
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e2f0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000136c  0801e430  0801e430  0001f430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000c0  0801f79c  0801f79c  0002079c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801f85c  0801f85c  00021308  2**0
                  CONTENTS
  5 .ARM          00000008  0801f85c  0801f85c  0002085c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801f864  0801f864  00021308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801f864  0801f864  00020864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801f868  0801f868  00020868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000308  20000000  0801f86c  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000021f4  20000308  0801fb74  00021308  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200024fc  0801fb74  000214fc  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00021308  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003ea3a  00000000  00000000  00021332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a2a3  00000000  00000000  0005fd6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000032a8  00000000  00000000  0006a010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000268e  00000000  00000000  0006d2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000288d0  00000000  00000000  0006f946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00043960  00000000  00000000  00098216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb52a  00000000  00000000  000dbb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a70a0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000dd8c  00000000  00000000  001a70e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  001b4e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000308 	.word	0x20000308
 800015c:	00000000 	.word	0x00000000
 8000160:	0801e418 	.word	0x0801e418

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000030c 	.word	0x2000030c
 800017c:	0801e418 	.word	0x0801e418

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_f2iz>:
 8000d74:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d78:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d7c:	d30f      	bcc.n	8000d9e <__aeabi_f2iz+0x2a>
 8000d7e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d82:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d86:	d90d      	bls.n	8000da4 <__aeabi_f2iz+0x30>
 8000d88:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d90:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d94:	fa23 f002 	lsr.w	r0, r3, r2
 8000d98:	bf18      	it	ne
 8000d9a:	4240      	negne	r0, r0
 8000d9c:	4770      	bx	lr
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	4770      	bx	lr
 8000da4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000da8:	d101      	bne.n	8000dae <__aeabi_f2iz+0x3a>
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	d105      	bne.n	8000dba <__aeabi_f2iz+0x46>
 8000dae:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f04f 0000 	mov.w	r0, #0
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_uldivmod>:
 8000dc0:	b953      	cbnz	r3, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc2:	b94a      	cbnz	r2, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	bf08      	it	eq
 8000dc8:	2800      	cmpeq	r0, #0
 8000dca:	bf1c      	itt	ne
 8000dcc:	f04f 31ff 	movne.w	r1, #4294967295
 8000dd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000dd4:	f000 b988 	b.w	80010e8 <__aeabi_idiv0>
 8000dd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ddc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000de0:	f000 f806 	bl	8000df0 <__udivmoddi4>
 8000de4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dec:	b004      	add	sp, #16
 8000dee:	4770      	bx	lr

08000df0 <__udivmoddi4>:
 8000df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df4:	9d08      	ldr	r5, [sp, #32]
 8000df6:	468e      	mov	lr, r1
 8000df8:	4604      	mov	r4, r0
 8000dfa:	4688      	mov	r8, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14a      	bne.n	8000e96 <__udivmoddi4+0xa6>
 8000e00:	428a      	cmp	r2, r1
 8000e02:	4617      	mov	r7, r2
 8000e04:	d962      	bls.n	8000ecc <__udivmoddi4+0xdc>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	b14e      	cbz	r6, 8000e20 <__udivmoddi4+0x30>
 8000e0c:	f1c6 0320 	rsb	r3, r6, #32
 8000e10:	fa01 f806 	lsl.w	r8, r1, r6
 8000e14:	fa20 f303 	lsr.w	r3, r0, r3
 8000e18:	40b7      	lsls	r7, r6
 8000e1a:	ea43 0808 	orr.w	r8, r3, r8
 8000e1e:	40b4      	lsls	r4, r6
 8000e20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e24:	fa1f fc87 	uxth.w	ip, r7
 8000e28:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e2c:	0c23      	lsrs	r3, r4, #16
 8000e2e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fb01 f20c 	mul.w	r2, r1, ip
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x62>
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e44:	f080 80ea 	bcs.w	800101c <__udivmoddi4+0x22c>
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	f240 80e7 	bls.w	800101c <__udivmoddi4+0x22c>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	443b      	add	r3, r7
 8000e52:	1a9a      	subs	r2, r3, r2
 8000e54:	b2a3      	uxth	r3, r4
 8000e56:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e62:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e66:	459c      	cmp	ip, r3
 8000e68:	d909      	bls.n	8000e7e <__udivmoddi4+0x8e>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e70:	f080 80d6 	bcs.w	8001020 <__udivmoddi4+0x230>
 8000e74:	459c      	cmp	ip, r3
 8000e76:	f240 80d3 	bls.w	8001020 <__udivmoddi4+0x230>
 8000e7a:	443b      	add	r3, r7
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e82:	eba3 030c 	sub.w	r3, r3, ip
 8000e86:	2100      	movs	r1, #0
 8000e88:	b11d      	cbz	r5, 8000e92 <__udivmoddi4+0xa2>
 8000e8a:	40f3      	lsrs	r3, r6
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d905      	bls.n	8000ea6 <__udivmoddi4+0xb6>
 8000e9a:	b10d      	cbz	r5, 8000ea0 <__udivmoddi4+0xb0>
 8000e9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e7f5      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ea6:	fab3 f183 	clz	r1, r3
 8000eaa:	2900      	cmp	r1, #0
 8000eac:	d146      	bne.n	8000f3c <__udivmoddi4+0x14c>
 8000eae:	4573      	cmp	r3, lr
 8000eb0:	d302      	bcc.n	8000eb8 <__udivmoddi4+0xc8>
 8000eb2:	4282      	cmp	r2, r0
 8000eb4:	f200 8105 	bhi.w	80010c2 <__udivmoddi4+0x2d2>
 8000eb8:	1a84      	subs	r4, r0, r2
 8000eba:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4690      	mov	r8, r2
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d0e5      	beq.n	8000e92 <__udivmoddi4+0xa2>
 8000ec6:	e9c5 4800 	strd	r4, r8, [r5]
 8000eca:	e7e2      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ecc:	2a00      	cmp	r2, #0
 8000ece:	f000 8090 	beq.w	8000ff2 <__udivmoddi4+0x202>
 8000ed2:	fab2 f682 	clz	r6, r2
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	f040 80a4 	bne.w	8001024 <__udivmoddi4+0x234>
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	2101      	movs	r1, #1
 8000eea:	fbb2 fcfe 	udiv	ip, r2, lr
 8000eee:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ef6:	fb04 f20c 	mul.w	r2, r4, ip
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x11e>
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f04:	d202      	bcs.n	8000f0c <__udivmoddi4+0x11c>
 8000f06:	429a      	cmp	r2, r3
 8000f08:	f200 80e0 	bhi.w	80010cc <__udivmoddi4+0x2dc>
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	1a9b      	subs	r3, r3, r2
 8000f10:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f14:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f18:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f1c:	fb02 f404 	mul.w	r4, r2, r4
 8000f20:	429c      	cmp	r4, r3
 8000f22:	d907      	bls.n	8000f34 <__udivmoddi4+0x144>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x142>
 8000f2c:	429c      	cmp	r4, r3
 8000f2e:	f200 80ca 	bhi.w	80010c6 <__udivmoddi4+0x2d6>
 8000f32:	4602      	mov	r2, r0
 8000f34:	1b1b      	subs	r3, r3, r4
 8000f36:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f3a:	e7a5      	b.n	8000e88 <__udivmoddi4+0x98>
 8000f3c:	f1c1 0620 	rsb	r6, r1, #32
 8000f40:	408b      	lsls	r3, r1
 8000f42:	fa22 f706 	lsr.w	r7, r2, r6
 8000f46:	431f      	orrs	r7, r3
 8000f48:	fa0e f401 	lsl.w	r4, lr, r1
 8000f4c:	fa20 f306 	lsr.w	r3, r0, r6
 8000f50:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f54:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f58:	4323      	orrs	r3, r4
 8000f5a:	fa00 f801 	lsl.w	r8, r0, r1
 8000f5e:	fa1f fc87 	uxth.w	ip, r7
 8000f62:	fbbe f0f9 	udiv	r0, lr, r9
 8000f66:	0c1c      	lsrs	r4, r3, #16
 8000f68:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f6c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f70:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f74:	45a6      	cmp	lr, r4
 8000f76:	fa02 f201 	lsl.w	r2, r2, r1
 8000f7a:	d909      	bls.n	8000f90 <__udivmoddi4+0x1a0>
 8000f7c:	193c      	adds	r4, r7, r4
 8000f7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f82:	f080 809c 	bcs.w	80010be <__udivmoddi4+0x2ce>
 8000f86:	45a6      	cmp	lr, r4
 8000f88:	f240 8099 	bls.w	80010be <__udivmoddi4+0x2ce>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	443c      	add	r4, r7
 8000f90:	eba4 040e 	sub.w	r4, r4, lr
 8000f94:	fa1f fe83 	uxth.w	lr, r3
 8000f98:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f9c:	fb09 4413 	mls	r4, r9, r3, r4
 8000fa0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fa4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fa8:	45a4      	cmp	ip, r4
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x1ce>
 8000fac:	193c      	adds	r4, r7, r4
 8000fae:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fb2:	f080 8082 	bcs.w	80010ba <__udivmoddi4+0x2ca>
 8000fb6:	45a4      	cmp	ip, r4
 8000fb8:	d97f      	bls.n	80010ba <__udivmoddi4+0x2ca>
 8000fba:	3b02      	subs	r3, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fc2:	eba4 040c 	sub.w	r4, r4, ip
 8000fc6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fca:	4564      	cmp	r4, ip
 8000fcc:	4673      	mov	r3, lr
 8000fce:	46e1      	mov	r9, ip
 8000fd0:	d362      	bcc.n	8001098 <__udivmoddi4+0x2a8>
 8000fd2:	d05f      	beq.n	8001094 <__udivmoddi4+0x2a4>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x1fe>
 8000fd6:	ebb8 0203 	subs.w	r2, r8, r3
 8000fda:	eb64 0409 	sbc.w	r4, r4, r9
 8000fde:	fa04 f606 	lsl.w	r6, r4, r6
 8000fe2:	fa22 f301 	lsr.w	r3, r2, r1
 8000fe6:	431e      	orrs	r6, r3
 8000fe8:	40cc      	lsrs	r4, r1
 8000fea:	e9c5 6400 	strd	r6, r4, [r5]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	e74f      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ff2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ff6:	0c01      	lsrs	r1, r0, #16
 8000ff8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ffc:	b280      	uxth	r0, r0
 8000ffe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001002:	463b      	mov	r3, r7
 8001004:	4638      	mov	r0, r7
 8001006:	463c      	mov	r4, r7
 8001008:	46b8      	mov	r8, r7
 800100a:	46be      	mov	lr, r7
 800100c:	2620      	movs	r6, #32
 800100e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001012:	eba2 0208 	sub.w	r2, r2, r8
 8001016:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800101a:	e766      	b.n	8000eea <__udivmoddi4+0xfa>
 800101c:	4601      	mov	r1, r0
 800101e:	e718      	b.n	8000e52 <__udivmoddi4+0x62>
 8001020:	4610      	mov	r0, r2
 8001022:	e72c      	b.n	8000e7e <__udivmoddi4+0x8e>
 8001024:	f1c6 0220 	rsb	r2, r6, #32
 8001028:	fa2e f302 	lsr.w	r3, lr, r2
 800102c:	40b7      	lsls	r7, r6
 800102e:	40b1      	lsls	r1, r6
 8001030:	fa20 f202 	lsr.w	r2, r0, r2
 8001034:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001038:	430a      	orrs	r2, r1
 800103a:	fbb3 f8fe 	udiv	r8, r3, lr
 800103e:	b2bc      	uxth	r4, r7
 8001040:	fb0e 3318 	mls	r3, lr, r8, r3
 8001044:	0c11      	lsrs	r1, r2, #16
 8001046:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104a:	fb08 f904 	mul.w	r9, r8, r4
 800104e:	40b0      	lsls	r0, r6
 8001050:	4589      	cmp	r9, r1
 8001052:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001056:	b280      	uxth	r0, r0
 8001058:	d93e      	bls.n	80010d8 <__udivmoddi4+0x2e8>
 800105a:	1879      	adds	r1, r7, r1
 800105c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001060:	d201      	bcs.n	8001066 <__udivmoddi4+0x276>
 8001062:	4589      	cmp	r9, r1
 8001064:	d81f      	bhi.n	80010a6 <__udivmoddi4+0x2b6>
 8001066:	eba1 0109 	sub.w	r1, r1, r9
 800106a:	fbb1 f9fe 	udiv	r9, r1, lr
 800106e:	fb09 f804 	mul.w	r8, r9, r4
 8001072:	fb0e 1119 	mls	r1, lr, r9, r1
 8001076:	b292      	uxth	r2, r2
 8001078:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800107c:	4542      	cmp	r2, r8
 800107e:	d229      	bcs.n	80010d4 <__udivmoddi4+0x2e4>
 8001080:	18ba      	adds	r2, r7, r2
 8001082:	f109 31ff 	add.w	r1, r9, #4294967295
 8001086:	d2c4      	bcs.n	8001012 <__udivmoddi4+0x222>
 8001088:	4542      	cmp	r2, r8
 800108a:	d2c2      	bcs.n	8001012 <__udivmoddi4+0x222>
 800108c:	f1a9 0102 	sub.w	r1, r9, #2
 8001090:	443a      	add	r2, r7
 8001092:	e7be      	b.n	8001012 <__udivmoddi4+0x222>
 8001094:	45f0      	cmp	r8, lr
 8001096:	d29d      	bcs.n	8000fd4 <__udivmoddi4+0x1e4>
 8001098:	ebbe 0302 	subs.w	r3, lr, r2
 800109c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010a0:	3801      	subs	r0, #1
 80010a2:	46e1      	mov	r9, ip
 80010a4:	e796      	b.n	8000fd4 <__udivmoddi4+0x1e4>
 80010a6:	eba7 0909 	sub.w	r9, r7, r9
 80010aa:	4449      	add	r1, r9
 80010ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80010b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b4:	fb09 f804 	mul.w	r8, r9, r4
 80010b8:	e7db      	b.n	8001072 <__udivmoddi4+0x282>
 80010ba:	4673      	mov	r3, lr
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1ce>
 80010be:	4650      	mov	r0, sl
 80010c0:	e766      	b.n	8000f90 <__udivmoddi4+0x1a0>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e6fd      	b.n	8000ec2 <__udivmoddi4+0xd2>
 80010c6:	443b      	add	r3, r7
 80010c8:	3a02      	subs	r2, #2
 80010ca:	e733      	b.n	8000f34 <__udivmoddi4+0x144>
 80010cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80010d0:	443b      	add	r3, r7
 80010d2:	e71c      	b.n	8000f0e <__udivmoddi4+0x11e>
 80010d4:	4649      	mov	r1, r9
 80010d6:	e79c      	b.n	8001012 <__udivmoddi4+0x222>
 80010d8:	eba1 0109 	sub.w	r1, r1, r9
 80010dc:	46c4      	mov	ip, r8
 80010de:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e2:	fb09 f804 	mul.w	r8, r9, r4
 80010e6:	e7c4      	b.n	8001072 <__udivmoddi4+0x282>

080010e8 <__aeabi_idiv0>:
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80010f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4313      	orrs	r3, r2
 8001102:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001108:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001110:	68fb      	ldr	r3, [r7, #12]
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001128:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	43db      	mvns	r3, r3
 800112e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001132:	4013      	ands	r3, r2
 8001134:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001144:	4b23      	ldr	r3, [pc, #140]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001146:	4a24      	ldr	r2, [pc, #144]	@ (80011d8 <MX_ADC_Init+0x98>)
 8001148:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <MX_ADC_Init+0x94>)
 800114c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001150:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001158:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <MX_ADC_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001166:	2204      	movs	r2, #4
 8001168:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <MX_ADC_Init+0x94>)
 800116c:	2200      	movs	r2, #0
 800116e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001170:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001172:	2200      	movs	r2, #0
 8001174:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001176:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001178:	2200      	movs	r2, #0
 800117a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800117c:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <MX_ADC_Init+0x94>)
 800117e:	2201      	movs	r2, #1
 8001180:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001182:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800118a:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <MX_ADC_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001190:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800119e:	4b0d      	ldr	r3, [pc, #52]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011a8:	2207      	movs	r2, #7
 80011aa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011ae:	2207      	movs	r2, #7
 80011b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80011c0:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011c2:	f002 f955 	bl	8003470 <HAL_ADC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80011cc:	f000 fc62 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000324 	.word	0x20000324
 80011d8:	40012400 	.word	0x40012400

080011dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <HAL_ADC_MspInit+0x24>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d103      	bne.n	80011f6 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011f2:	f7ff ff7b 	bl	80010ec <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40012400 	.word	0x40012400

08001204 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a05      	ldr	r2, [pc, #20]	@ (8001228 <HAL_ADC_MspDeInit+0x24>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d103      	bne.n	800121e <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001216:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800121a:	f7ff ff7f 	bl	800111c <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40012400 	.word	0x40012400

0800122c <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <SYS_InitMeasurement+0x14>)
 8001232:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <SYS_InitMeasurement+0x18>)
 8001234:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000324 	.word	0x20000324
 8001244:	40012400 	.word	0x40012400

08001248 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8001256:	4813      	ldr	r0, [pc, #76]	@ (80012a4 <SYS_GetBatteryLevel+0x5c>)
 8001258:	f000 f82a 	bl	80012b0 <ADC_ReadChannels>
 800125c:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d102      	bne.n	800126a <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	80fb      	strh	r3, [r7, #6]
 8001268:	e016      	b.n	8001298 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800126a:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <SYS_GetBatteryLevel+0x60>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001272:	4293      	cmp	r3, r2
 8001274:	d00b      	beq.n	800128e <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001276:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <SYS_GetBatteryLevel+0x60>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001280:	fb03 f202 	mul.w	r2, r3, r2
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	fbb2 f3f3 	udiv	r3, r2, r3
 800128a:	80fb      	strh	r3, [r7, #6]
 800128c:	e004      	b.n	8001298 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800128e:	4a07      	ldr	r2, [pc, #28]	@ (80012ac <SYS_GetBatteryLevel+0x64>)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	fbb2 f3f3 	udiv	r3, r2, r3
 8001296:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001298:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	b4002000 	.word	0xb4002000
 80012a8:	1fff75aa 	.word	0x1fff75aa
 80012ac:	004c08d8 	.word	0x004c08d8

080012b0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80012c8:	f7ff ff3a 	bl	8001140 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80012cc:	481a      	ldr	r0, [pc, #104]	@ (8001338 <ADC_ReadChannels+0x88>)
 80012ce:	f002 fefe 	bl	80040ce <HAL_ADCEx_Calibration_Start>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80012d8:	f000 fbdc 	bl	8001a94 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	4619      	mov	r1, r3
 80012ee:	4812      	ldr	r0, [pc, #72]	@ (8001338 <ADC_ReadChannels+0x88>)
 80012f0:	f002 fc0a 	bl	8003b08 <HAL_ADC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80012fa:	f000 fbcb 	bl	8001a94 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001300:	f002 fae6 	bl	80038d0 <HAL_ADC_Start>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800130a:	f000 fbc3 	bl	8001a94 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800130e:	f04f 31ff 	mov.w	r1, #4294967295
 8001312:	4809      	ldr	r0, [pc, #36]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001314:	f002 fb54 	bl	80039c0 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001318:	4807      	ldr	r0, [pc, #28]	@ (8001338 <ADC_ReadChannels+0x88>)
 800131a:	f002 fb1f 	bl	800395c <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001320:	f002 fbe5 	bl	8003aee <HAL_ADC_GetValue>
 8001324:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001326:	4804      	ldr	r0, [pc, #16]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001328:	f002 fa56 	bl	80037d8 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800132c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800132e:	4618      	mov	r0, r3
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000324 	.word	0x20000324

0800133c <LL_AHB1_GRP1_EnableClock>:
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001348:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800134a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4313      	orrs	r3, r2
 8001352:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001358:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4013      	ands	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	bf00      	nop
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001370:	2004      	movs	r0, #4
 8001372:	f7ff ffe3 	bl	800133c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff ffe0 	bl	800133c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2102      	movs	r1, #2
 8001380:	200b      	movs	r0, #11
 8001382:	f003 f84a 	bl	800441a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001386:	200b      	movs	r0, #11
 8001388:	f003 f861 	bl	800444e <HAL_NVIC_EnableIRQ>

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}

08001390 <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <LL_FLASH_IsActiveFlag_OperationSuspended+0x20>)
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800139c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80013a0:	d101      	bne.n	80013a6 <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 80013a6:	2300      	movs	r3, #0
#endif
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	58004000 	.word	0x58004000

080013b4 <FLASH_IF_Write>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t FLASH_IF_Write(uint32_t address, uint8_t *data, uint32_t size, uint8_t *dataTempPage)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08c      	sub	sp, #48	@ 0x30
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  int32_t status = FLASH_OK;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t page_start_index = PAGE(address);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80013cc:	4b56      	ldr	r3, [pc, #344]	@ (8001528 <FLASH_IF_Write+0x174>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	0299      	lsls	r1, r3, #10
 80013d2:	4b56      	ldr	r3, [pc, #344]	@ (800152c <FLASH_IF_Write+0x178>)
 80013d4:	400b      	ands	r3, r1
 80013d6:	fbb2 f1f3 	udiv	r1, r2, r3
 80013da:	fb01 f303 	mul.w	r3, r1, r3
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	0adb      	lsrs	r3, r3, #11
 80013e2:	61bb      	str	r3, [r7, #24]
  uint32_t page_end_index = PAGE(address + size - 1);
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80013ee:	3b01      	subs	r3, #1
 80013f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001528 <FLASH_IF_Write+0x174>)
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	0291      	lsls	r1, r2, #10
 80013f6:	4a4d      	ldr	r2, [pc, #308]	@ (800152c <FLASH_IF_Write+0x178>)
 80013f8:	400a      	ands	r2, r1
 80013fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80013fe:	fb01 f202 	mul.w	r2, r1, r2
 8001402:	1a9b      	subs	r3, r3, r2
 8001404:	0adb      	lsrs	r3, r3, #11
 8001406:	617b      	str	r3, [r7, #20]
  uint32_t curr_size = size;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t curr_dest_addr = address;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t curr_src_addr = (uint32_t)data;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	623b      	str	r3, [r7, #32]

  if ((data == NULL) || ((size % sizeof(uint64_t)) != 0) || ((address % sizeof(uint64_t)) != 0))
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d009      	beq.n	800142e <FLASH_IF_Write+0x7a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	2b00      	cmp	r3, #0
 8001422:	d104      	bne.n	800142e <FLASH_IF_Write+0x7a>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <FLASH_IF_Write+0x80>
  {
    return FLASH_PARAM_ERROR;
 800142e:	f06f 0304 	mvn.w	r3, #4
 8001432:	e074      	b.n	800151e <FLASH_IF_Write+0x16a>
  }

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001434:	4b3e      	ldr	r3, [pc, #248]	@ (8001530 <FLASH_IF_Write+0x17c>)
 8001436:	695b      	ldr	r3, [r3, #20]
 8001438:	2b00      	cmp	r3, #0
 800143a:	da02      	bge.n	8001442 <FLASH_IF_Write+0x8e>
  {
    return FLASH_LOCK_ERROR;
 800143c:	f06f 0303 	mvn.w	r3, #3
 8001440:	e06d      	b.n	800151e <FLASH_IF_Write+0x16a>
  }

  if (page_start_index != page_end_index)
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	429a      	cmp	r2, r3
 8001448:	d005      	beq.n	8001456 <FLASH_IF_Write+0xa2>
  {
    curr_size = FLASH_PAGE_SIZE - (address % FLASH_PAGE_SIZE);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001450:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001454:	62bb      	str	r3, [r7, #40]	@ 0x28
  }

  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	61fb      	str	r3, [r7, #28]
 800145a:	e05b      	b.n	8001514 <FLASH_IF_Write+0x160>
  {
    if (FLASH_IF_IsEmpty((uint8_t *)curr_dest_addr, curr_size) != FLASH_EMPTY)
 800145c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001460:	4618      	mov	r0, r3
 8001462:	f000 f8f8 	bl	8001656 <FLASH_IF_IsEmpty>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d037      	beq.n	80014dc <FLASH_IF_Write+0x128>
    {
      if (dataTempPage == NULL)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d102      	bne.n	8001478 <FLASH_IF_Write+0xc4>
      {
        return FLASH_PARAM_ERROR;
 8001472:	f06f 0304 	mvn.w	r3, #4
 8001476:	e052      	b.n	800151e <FLASH_IF_Write+0x16a>
      }
      /* backup initial Flash page data in RAM area */
      UTIL_MEM_cpy_8(dataTempPage, (uint8_t *)(idx * FLASH_PAGE_SIZE + FLASH_BASE), FLASH_PAGE_SIZE);
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800147e:	02db      	lsls	r3, r3, #11
 8001480:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001484:	4619      	mov	r1, r3
 8001486:	6838      	ldr	r0, [r7, #0]
 8001488:	f019 f80c 	bl	801a4a4 <UTIL_MEM_cpy_8>
      /* copy fragment into RAM area */
      UTIL_MEM_cpy_8(&dataTempPage[((uint32_t)curr_dest_addr) % FLASH_PAGE_SIZE], (uint8_t *)curr_src_addr, curr_size);
 800148c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	4413      	add	r3, r2
 8001496:	6a39      	ldr	r1, [r7, #32]
 8001498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800149a:	b292      	uxth	r2, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f019 f801 	bl	801a4a4 <UTIL_MEM_cpy_8>

      /*  erase the Flash sector, to avoid writing twice in RAM */
      if (FLASH_IF_EraseByPages(idx, 1, 0) != FLASH_OK)
 80014a2:	2200      	movs	r2, #0
 80014a4:	2101      	movs	r1, #1
 80014a6:	69f8      	ldr	r0, [r7, #28]
 80014a8:	f000 f865 	bl	8001576 <FLASH_IF_EraseByPages>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <FLASH_IF_Write+0x106>
      {
        status = FLASH_ERASE_ERROR;
 80014b2:	f06f 0301 	mvn.w	r3, #1
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break; /* exit for loop */
 80014b8:	e030      	b.n	800151c <FLASH_IF_Write+0x168>
      }
      else
      {
        /* copy the whole flash sector including fragment from RAM to Flash*/
        if (FLASH_IF_Write_Buffer(idx * FLASH_PAGE_SIZE + FLASH_BASE, dataTempPage, FLASH_PAGE_SIZE) != FLASH_OK)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80014c0:	02db      	lsls	r3, r3, #11
 80014c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014c6:	6839      	ldr	r1, [r7, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 f88a 	bl	80015e2 <FLASH_IF_Write_Buffer>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d010      	beq.n	80014f6 <FLASH_IF_Write+0x142>
        {
          status = FLASH_WRITE_ERROR;
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break; /* exit for loop */
 80014da:	e01f      	b.n	800151c <FLASH_IF_Write+0x168>
        }
      }
    }
    else
    {
      if (FLASH_IF_Write_Buffer(curr_dest_addr, (uint8_t *)curr_src_addr, curr_size) != FLASH_OK)
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e0:	4619      	mov	r1, r3
 80014e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014e4:	f000 f87d 	bl	80015e2 <FLASH_IF_Write_Buffer>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <FLASH_IF_Write+0x142>
      {
        status = FLASH_WRITE_ERROR;
 80014ee:	f06f 0302 	mvn.w	r3, #2
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break; /* exit for loop */
 80014f4:	e012      	b.n	800151c <FLASH_IF_Write+0x168>
      }
    }

    /* 2nd part of memory overlapped on 2nd flash sector */
    curr_dest_addr += curr_size;
 80014f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fa:	4413      	add	r3, r2
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
    curr_src_addr += curr_size;
 80014fe:	6a3a      	ldr	r2, [r7, #32]
 8001500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001502:	4413      	add	r3, r2
 8001504:	623b      	str	r3, [r7, #32]
    curr_size = size - curr_size;
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3301      	adds	r3, #1
 8001512:	61fb      	str	r3, [r7, #28]
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	d99f      	bls.n	800145c <FLASH_IF_Write+0xa8>
  }

  return status;
 800151c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
}
 800151e:	4618      	mov	r0, r3
 8001520:	3730      	adds	r7, #48	@ 0x30
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	1fff75e0 	.word	0x1fff75e0
 800152c:	03fffc00 	.word	0x03fffc00
 8001530:	58004000 	.word	0x58004000

08001534 <FLASH_IF_Write64>:

int32_t FLASH_IF_Write64(uint32_t address, uint64_t data)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE BEGIN FLASH_IF_Write64_1 */

  /* USER CODE END FLASH_IF_Write64_1 */
  while (*(uint64_t *)address != data)
 8001540:	e00b      	b.n	800155a <FLASH_IF_Write64+0x26>
  {
    while (LL_FLASH_IsActiveFlag_OperationSuspended());
 8001542:	bf00      	nop
 8001544:	f7ff ff24 	bl	8001390 <LL_FLASH_IsActiveFlag_OperationSuspended>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1fa      	bne.n	8001544 <FLASH_IF_Write64+0x10>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 800154e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001552:	68f9      	ldr	r1, [r7, #12]
 8001554:	2001      	movs	r0, #1
 8001556:	f003 fb81 	bl	8004c5c <HAL_FLASH_Program>
  while (*(uint64_t *)address != data)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001564:	4299      	cmp	r1, r3
 8001566:	bf08      	it	eq
 8001568:	4290      	cmpeq	r0, r2
 800156a:	d1ea      	bne.n	8001542 <FLASH_IF_Write64+0xe>
  }

  return FLASH_OK;
 800156c:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_Write64_2 */

  /* USER CODE END FLASH_IF_Write64_2 */
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <FLASH_IF_EraseByPages>:

int32_t FLASH_IF_EraseByPages(uint32_t page, uint16_t n, int32_t interrupt)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b08a      	sub	sp, #40	@ 0x28
 800157a:	af00      	add	r7, sp, #0
 800157c:	60f8      	str	r0, [r7, #12]
 800157e:	460b      	mov	r3, r1
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	817b      	strh	r3, [r7, #10]
  /* USER CODE END FLASH_IF_EraseByPages_1 */
  HAL_StatusTypeDef hal_status;
  FLASH_EraseInitTypeDef erase_str;
  uint32_t page_error;

  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 8001584:	2302      	movs	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
  erase_str.Page = page;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	61fb      	str	r3, [r7, #28]
  erase_str.NbPages = n;
 800158c:	897b      	ldrh	r3, [r7, #10]
 800158e:	623b      	str	r3, [r7, #32]

  /* Erase the Page */
  if (interrupt)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d008      	beq.n	80015a8 <FLASH_IF_EraseByPages+0x32>
  {
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 8001596:	f107 0318 	add.w	r3, r7, #24
 800159a:	4618      	mov	r0, r3
 800159c:	f003 fcfc 	bl	8004f98 <HAL_FLASHEx_Erase_IT>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015a6:	e00a      	b.n	80015be <FLASH_IF_EraseByPages+0x48>
  }
  else
  {
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 80015a8:	f107 0214 	add.w	r2, r7, #20
 80015ac:	f107 0318 	add.w	r3, r7, #24
 80015b0:	4611      	mov	r1, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fc98 	bl	8004ee8 <HAL_FLASHEx_Erase>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 80015be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d008      	beq.n	80015d8 <FLASH_IF_EraseByPages+0x62>
 80015c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d101      	bne.n	80015d2 <FLASH_IF_EraseByPages+0x5c>
 80015ce:	2301      	movs	r3, #1
 80015d0:	e003      	b.n	80015da <FLASH_IF_EraseByPages+0x64>
 80015d2:	f06f 0301 	mvn.w	r3, #1
 80015d6:	e000      	b.n	80015da <FLASH_IF_EraseByPages+0x64>
 80015d8:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_EraseByPages_2 */

  /* USER CODE END FLASH_IF_EraseByPages_2 */
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3728      	adds	r7, #40	@ 0x28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <FLASH_IF_Write_Buffer>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t FLASH_IF_Write_Buffer(uint32_t pDestination, uint8_t *pSource, uint32_t uLength)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b08a      	sub	sp, #40	@ 0x28
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_1 */

  /* USER CODE END FLASH_IF_Write_Buffer_1 */
  uint8_t *pSrc = pSource;
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint64_t src_value;
  int32_t status = FLASH_OK;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]

  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e020      	b.n	800163e <FLASH_IF_Write_Buffer+0x5c>
  {
    UTIL_MEM_cpy_8(&src_value, pSrc, sizeof(uint64_t));
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	2208      	movs	r2, #8
 8001602:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001604:	4618      	mov	r0, r3
 8001606:	f018 ff4d 	bl	801a4a4 <UTIL_MEM_cpy_8>

    /* Avoid writing 0xFFFFFFFFFFFFFFFFLL on erased Flash */
    if (src_value != UINT64_MAX)
 800160a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800160e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001612:	bf08      	it	eq
 8001614:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001618:	d005      	beq.n	8001626 <FLASH_IF_Write_Buffer+0x44>
    {
      status = FLASH_IF_Write64(pDestination, src_value);
 800161a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff ff88 	bl	8001534 <FLASH_IF_Write64>
 8001624:	6238      	str	r0, [r7, #32]
    }

    pDestination += sizeof(uint64_t);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	3308      	adds	r3, #8
 800162a:	60fb      	str	r3, [r7, #12]
    pSrc += sizeof(uint64_t);
 800162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162e:	3308      	adds	r3, #8
 8001630:	627b      	str	r3, [r7, #36]	@ 0x24

    if (status != FLASH_OK)
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d108      	bne.n	800164a <FLASH_IF_Write_Buffer+0x68>
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	3301      	adds	r3, #1
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	08db      	lsrs	r3, r3, #3
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	429a      	cmp	r2, r3
 8001646:	d3d9      	bcc.n	80015fc <FLASH_IF_Write_Buffer+0x1a>
 8001648:	e000      	b.n	800164c <FLASH_IF_Write_Buffer+0x6a>
    {
      /* exit the for loop*/
      break;
 800164a:	bf00      	nop
    }
  }

  return status;
 800164c:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_2 */

  /* USER CODE END FLASH_IF_Write_Buffer_2 */
}
 800164e:	4618      	mov	r0, r3
 8001650:	3728      	adds	r7, #40	@ 0x28
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <FLASH_IF_IsEmpty>:

static int32_t FLASH_IF_IsEmpty(uint8_t *addr, uint32_t size)
{
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  /* USER CODE END FLASH_IF_IsEmpty_1 */
  uint64_t *addr64;
  uint32_t i;

  /* start memory NOT 64bits aligned */
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 8001660:	e00a      	b.n	8001678 <FLASH_IF_IsEmpty+0x22>
  {
    if (*addr++ != UINT8_MAX)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2bff      	cmp	r3, #255	@ 0xff
 800166c:	d001      	beq.n	8001672 <FLASH_IF_IsEmpty+0x1c>
    {
      return FLASH_NOT_EMPTY;
 800166e:	2301      	movs	r3, #1
 8001670:	e039      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3b01      	subs	r3, #1
 8001676:	603b      	str	r3, [r7, #0]
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1ef      	bne.n	8001662 <FLASH_IF_IsEmpty+0xc>
  }

  /* addr64 is 64 bits aligned */
  addr64 = (uint64_t *)addr;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	e010      	b.n	80016ae <FLASH_IF_IsEmpty+0x58>
  {
    if (*addr64++ != UINT64_MAX)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f103 0208 	add.w	r2, r3, #8
 8001692:	60fa      	str	r2, [r7, #12]
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800169c:	bf08      	it	eq
 800169e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 80016a2:	d001      	beq.n	80016a8 <FLASH_IF_IsEmpty+0x52>
    {
      return FLASH_NOT_EMPTY;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e01e      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	3301      	adds	r3, #1
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d3e9      	bcc.n	800168c <FLASH_IF_IsEmpty+0x36>
    }
  }
  size -= sizeof(uint64_t) * i;
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	603b      	str	r3, [r7, #0]

  /* end memory NOT 64 bits aligned */
  addr = (uint8_t *)addr64;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	607b      	str	r3, [r7, #4]
  while (size != 0)
 80016c6:	e00a      	b.n	80016de <FLASH_IF_IsEmpty+0x88>
  {
    if (*addr++ != UINT8_MAX)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2bff      	cmp	r3, #255	@ 0xff
 80016d2:	d001      	beq.n	80016d8 <FLASH_IF_IsEmpty+0x82>
    {
      return FLASH_NOT_EMPTY;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e006      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	3b01      	subs	r3, #1
 80016dc:	603b      	str	r3, [r7, #0]
  while (size != 0)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1f1      	bne.n	80016c8 <FLASH_IF_IsEmpty+0x72>
  }
  return FLASH_EMPTY;
 80016e4:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_IsEmpty_2 */

  /* USER CODE END FLASH_IF_IsEmpty_2 */
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <LL_AHB2_GRP1_EnableClock>:
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80016f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80016fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4313      	orrs	r3, r2
 8001706:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4013      	ands	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001714:	68fb      	ldr	r3, [r7, #12]
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001734:	2002      	movs	r0, #2
 8001736:	f7ff ffdb 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	2004      	movs	r0, #4
 800173c:	f7ff ffd8 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ffd5 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|DBG3_Pin|DBG4_Pin|GPIO_PIN_9
 8001746:	2200      	movs	r2, #0
 8001748:	f248 6118 	movw	r1, #34328	@ 0x8618
 800174c:	4836      	ldr	r0, [pc, #216]	@ (8001828 <MX_GPIO_Init+0x108>)
 800174e:	f003 ff15 	bl	800557c <HAL_GPIO_WritePin>
                          |DBG2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2120      	movs	r1, #32
 8001756:	4834      	ldr	r0, [pc, #208]	@ (8001828 <MX_GPIO_Init+0x108>)
 8001758:	f003 ff10 	bl	800557c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|GPIO_PIN_9|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	f240 2131 	movw	r1, #561	@ 0x231
 8001762:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001766:	f003 ff09 	bl	800557c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB15 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_9;
 800176a:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 800176e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4619      	mov	r1, r3
 8001780:	4829      	ldr	r0, [pc, #164]	@ (8001828 <MX_GPIO_Init+0x108>)
 8001782:	f003 fccd 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|DBG4_Pin|LED2_Pin|DBG2_Pin;
 8001786:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 800178a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4822      	ldr	r0, [pc, #136]	@ (8001828 <MX_GPIO_Init+0x108>)
 800179e:	f003 fcbf 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	4619      	mov	r1, r3
 80017b4:	481c      	ldr	r0, [pc, #112]	@ (8001828 <MX_GPIO_Init+0x108>)
 80017b6:	f003 fcb3 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 80017ba:	2331      	movs	r3, #49	@ 0x31
 80017bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017be:	2301      	movs	r3, #1
 80017c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d2:	f003 fca5 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 80017d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	480f      	ldr	r0, [pc, #60]	@ (8001828 <MX_GPIO_Init+0x108>)
 80017ec:	f003 fc98 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	4619      	mov	r1, r3
 8001806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800180a:	f003 fc89 	bl	8005120 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	2029      	movs	r0, #41	@ 0x29
 8001814:	f002 fe01 	bl	800441a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001818:	2029      	movs	r0, #41	@ 0x29
 800181a:	f002 fe18 	bl	800444e <HAL_NVIC_EnableIRQ>

}
 800181e:	bf00      	nop
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	48000400 	.word	0x48000400

0800182c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800183c:	f023 0218 	bic.w	r2, r3, #24
 8001840:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4313      	orrs	r3, r2
 8001848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
	...

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185c:	f001 fc1a 	bl	8003094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001860:	f000 f81a 	bl	8001898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001864:	f7ff ff5c 	bl	8001720 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001868:	f008 fc5a 	bl	800a120 <MX_LoRaWAN_Init>
  MX_USART2_UART_Init();
 800186c:	f001 f8d8 	bl	8002a20 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001876:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187a:	f003 fe7f 	bl	800557c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 800187e:	2201      	movs	r2, #1
 8001880:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001884:	4803      	ldr	r0, [pc, #12]	@ (8001894 <main+0x3c>)
 8001886:	f003 fe79 	bl	800557c <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 800188a:	f008 fc51 	bl	800a130 <MX_LoRaWAN_Process>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800188e:	bf00      	nop
 8001890:	e7ee      	b.n	8001870 <main+0x18>
 8001892:	bf00      	nop
 8001894:	48000400 	.word	0x48000400

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b09a      	sub	sp, #104	@ 0x68
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0320 	add.w	r3, r7, #32
 80018a2:	2248      	movs	r2, #72	@ 0x48
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f01a fe19 	bl	801c4de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
 80018bc:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80018be:	f003 fe8d 	bl	80055dc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff ffb2 	bl	800182c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <SystemClock_Config+0xb0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001948 <SystemClock_Config+0xb0>)
 80018d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <SystemClock_Config+0xb0>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80018e4:	2324      	movs	r3, #36	@ 0x24
 80018e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80018e8:	2381      	movs	r3, #129	@ 0x81
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018ec:	2301      	movs	r3, #1
 80018ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80018f4:	23b0      	movs	r3, #176	@ 0xb0
 80018f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018fc:	f107 0320 	add.w	r3, r7, #32
 8001900:	4618      	mov	r0, r3
 8001902:	f004 f9b7 	bl	8005c74 <HAL_RCC_OscConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800190c:	f000 f8c2 	bl	8001a94 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001910:	234f      	movs	r3, #79	@ 0x4f
 8001912:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001928:	f107 0308 	add.w	r3, r7, #8
 800192c:	2102      	movs	r1, #2
 800192e:	4618      	mov	r0, r3
 8001930:	f004 fd3c 	bl	80063ac <HAL_RCC_ClockConfig>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800193a:	f000 f8ab 	bl	8001a94 <Error_Handler>
  }
}
 800193e:	bf00      	nop
 8001940:	3768      	adds	r7, #104	@ 0x68
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	58000400 	.word	0x58000400

0800194c <PumpStateMachine>:

/* USER CODE BEGIN 4 */

void PumpStateMachine(PumpState_t state)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af02      	add	r7, sp, #8
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
  switch (state)
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d03d      	beq.n	80019d8 <PumpStateMachine+0x8c>
 800195c:	2b02      	cmp	r3, #2
 800195e:	dc7a      	bgt.n	8001a56 <PumpStateMachine+0x10a>
 8001960:	2b00      	cmp	r3, #0
 8001962:	d002      	beq.n	800196a <PumpStateMachine+0x1e>
 8001964:	2b01      	cmp	r3, #1
 8001966:	d06c      	beq.n	8001a42 <PumpStateMachine+0xf6>
//		  pumpState = STATE_IDLE;
		  break;
		}
      default:

      break;
 8001968:	e075      	b.n	8001a56 <PumpStateMachine+0x10a>
	      if (!triggeredOn)
 800196a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a68 <PumpStateMachine+0x11c>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	f083 0301 	eor.w	r3, r3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d015      	beq.n	80019a4 <PumpStateMachine+0x58>
	          APP_LOG(TS_ON, VLEVEL_M, "Command 0x01: Pump ON\r\n");
 8001978:	4b3c      	ldr	r3, [pc, #240]	@ (8001a6c <PumpStateMachine+0x120>)
 800197a:	2201      	movs	r2, #1
 800197c:	2100      	movs	r1, #0
 800197e:	2002      	movs	r0, #2
 8001980:	f019 fdda 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
	          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800198a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800198e:	f003 fdf5 	bl	800557c <HAL_GPIO_WritePin>
	          startOnTime = HAL_GetTick();
 8001992:	f000 fbbf 	bl	8002114 <HAL_GetTick>
 8001996:	4603      	mov	r3, r0
 8001998:	4a35      	ldr	r2, [pc, #212]	@ (8001a70 <PumpStateMachine+0x124>)
 800199a:	6013      	str	r3, [r2, #0]
	          triggeredOn = true;
 800199c:	4b32      	ldr	r3, [pc, #200]	@ (8001a68 <PumpStateMachine+0x11c>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
	      break;
 80019a2:	e05a      	b.n	8001a5a <PumpStateMachine+0x10e>
	          if ((HAL_GetTick() - startOnTime) >= 1000)
 80019a4:	f000 fbb6 	bl	8002114 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	4b31      	ldr	r3, [pc, #196]	@ (8001a70 <PumpStateMachine+0x124>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019b4:	d351      	bcc.n	8001a5a <PumpStateMachine+0x10e>
	              HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80019b6:	2201      	movs	r2, #1
 80019b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c0:	f003 fddc 	bl	800557c <HAL_GPIO_WritePin>
	              APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_PUMP_ON:  10  \r\n");
 80019c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001a74 <PumpStateMachine+0x128>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	2100      	movs	r1, #0
 80019ca:	2002      	movs	r0, #2
 80019cc:	f019 fdb4 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
	              triggeredOn = false;
 80019d0:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <PumpStateMachine+0x11c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
	      break;
 80019d6:	e040      	b.n	8001a5a <PumpStateMachine+0x10e>
	      if (!triggeredOff)
 80019d8:	4b27      	ldr	r3, [pc, #156]	@ (8001a78 <PumpStateMachine+0x12c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	f083 0301 	eor.w	r3, r3, #1
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d014      	beq.n	8001a10 <PumpStateMachine+0xc4>
	          APP_LOG(TS_ON, VLEVEL_M, "Command 0x03: Pump OFF\r\n");
 80019e6:	4b25      	ldr	r3, [pc, #148]	@ (8001a7c <PumpStateMachine+0x130>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	2100      	movs	r1, #0
 80019ec:	2002      	movs	r0, #2
 80019ee:	f019 fda3 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
	          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019f8:	4821      	ldr	r0, [pc, #132]	@ (8001a80 <PumpStateMachine+0x134>)
 80019fa:	f003 fdbf 	bl	800557c <HAL_GPIO_WritePin>
	          startOffTime = HAL_GetTick();
 80019fe:	f000 fb89 	bl	8002114 <HAL_GetTick>
 8001a02:	4603      	mov	r3, r0
 8001a04:	4a1f      	ldr	r2, [pc, #124]	@ (8001a84 <PumpStateMachine+0x138>)
 8001a06:	6013      	str	r3, [r2, #0]
	          triggeredOff = true;
 8001a08:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <PumpStateMachine+0x12c>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	701a      	strb	r2, [r3, #0]
	      break;
 8001a0e:	e026      	b.n	8001a5e <PumpStateMachine+0x112>
	          if ((HAL_GetTick() - startOffTime) >= 1000)
 8001a10:	f000 fb80 	bl	8002114 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <PumpStateMachine+0x138>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a20:	d31d      	bcc.n	8001a5e <PumpStateMachine+0x112>
	              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a28:	4815      	ldr	r0, [pc, #84]	@ (8001a80 <PumpStateMachine+0x134>)
 8001a2a:	f003 fda7 	bl	800557c <HAL_GPIO_WritePin>
	              APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_PUMP_OFF:  10  \r\n");
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <PumpStateMachine+0x13c>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	2100      	movs	r1, #0
 8001a34:	2002      	movs	r0, #2
 8001a36:	f019 fd7f 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
	              triggeredOff = false;
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <PumpStateMachine+0x12c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
	      break;
 8001a40:	e00d      	b.n	8001a5e <PumpStateMachine+0x112>
		  APP_LOG(TS_ON, VLEVEL_M, "Duration: %d minute(s)\r\n", durationMinutes);
 8001a42:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <PumpStateMachine+0x140>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <PumpStateMachine+0x144>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2002      	movs	r0, #2
 8001a50:	f019 fd72 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
		  break;
 8001a54:	e004      	b.n	8001a60 <PumpStateMachine+0x114>
      break;
 8001a56:	bf00      	nop
 8001a58:	e002      	b.n	8001a60 <PumpStateMachine+0x114>
	      break;
 8001a5a:	bf00      	nop
 8001a5c:	e000      	b.n	8001a60 <PumpStateMachine+0x114>
	      break;
 8001a5e:	bf00      	nop
  }
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	2000038a 	.word	0x2000038a
 8001a6c:	0801e430 	.word	0x0801e430
 8001a70:	2000038c 	.word	0x2000038c
 8001a74:	0801e448 	.word	0x0801e448
 8001a78:	20000390 	.word	0x20000390
 8001a7c:	0801e4a4 	.word	0x0801e4a4
 8001a80:	48000400 	.word	0x48000400
 8001a84:	20000394 	.word	0x20000394
 8001a88:	0801e4c0 	.word	0x0801e4c0
 8001a8c:	20000389 	.word	0x20000389
 8001a90:	0801e528 	.word	0x0801e528

08001a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a98:	b672      	cpsid	i
}
 8001a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <Error_Handler+0x8>

08001aa0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001aa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ab0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr

08001ac0 <LL_APB1_GRP1_EnableClock>:
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001acc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ace:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001adc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08c      	sub	sp, #48	@ 0x30
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	222c      	movs	r2, #44	@ 0x2c
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f01a fcee 	bl	801c4de <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b02:	4b22      	ldr	r3, [pc, #136]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b04:	4a22      	ldr	r2, [pc, #136]	@ (8001b90 <MX_RTC_Init+0xa0>)
 8001b06:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001b08:	4b20      	ldr	r3, [pc, #128]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b0a:	221f      	movs	r2, #31
 8001b0c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001b14:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b22:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b26:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001b28:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001b2e:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b36:	4815      	ldr	r0, [pc, #84]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b38:	f005 f8f4 	bl	8006d24 <HAL_RTC_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001b42:	f7ff ffa7 	bl	8001a94 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001b46:	4811      	ldr	r0, [pc, #68]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b48:	f005 fbe2 	bl	8007310 <HAL_RTCEx_SetSSRU_IT>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001b52:	f7ff ff9f 	bl	8001a94 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001b56:	2300      	movs	r3, #0
 8001b58:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001b62:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001b66:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2200      	movs	r2, #0
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_RTC_Init+0x9c>)
 8001b76:	f005 f94f 	bl	8006e18 <HAL_RTC_SetAlarm_IT>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001b80:	f7ff ff88 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	3730      	adds	r7, #48	@ 0x30
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000398 	.word	0x20000398
 8001b90:	40002800 	.word	0x40002800

08001b94 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b090      	sub	sp, #64	@ 0x40
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b9c:	f107 0308 	add.w	r3, r7, #8
 8001ba0:	2238      	movs	r2, #56	@ 0x38
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f01a fc9a 	bl	801c4de <memset>
  if(rtcHandle->Instance==RTC)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a16      	ldr	r2, [pc, #88]	@ (8001c08 <HAL_RTC_MspInit+0x74>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d125      	bne.n	8001c00 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bb8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001bba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc0:	f107 0308 	add.w	r3, r7, #8
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f004 ff93 	bl	8006af0 <HAL_RCCEx_PeriphCLKConfig>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001bd0:	f7ff ff60 	bl	8001a94 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bd4:	f7ff ff64 	bl	8001aa0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001bd8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001bdc:	f7ff ff70 	bl	8001ac0 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2002      	movs	r0, #2
 8001be6:	f002 fc18 	bl	800441a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001bea:	2002      	movs	r0, #2
 8001bec:	f002 fc2f 	bl	800444e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	202a      	movs	r0, #42	@ 0x2a
 8001bf6:	f002 fc10 	bl	800441a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001bfa:	202a      	movs	r0, #42	@ 0x2a
 8001bfc:	f002 fc27 	bl	800444e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001c00:	bf00      	nop
 8001c02:	3740      	adds	r7, #64	@ 0x40
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40002800 	.word	0x40002800

08001c0c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001c10:	4b03      	ldr	r3, [pc, #12]	@ (8001c20 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	58000400 	.word	0x58000400

08001c24 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr

08001c3c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001c40:	f001 fa48 	bl	80030d4 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001c44:	f7ff ffe2 	bl	8001c0c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001c48:	2001      	movs	r0, #1
 8001c4a:	f003 fd59 	bl	8005700 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001c56:	f001 fa4b 	bl	80030f0 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001c5a:	f001 f8cb 	bl	8002df4 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001c66:	f001 fa35 	bl	80030d4 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	2000      	movs	r0, #0
 8001c6e:	f003 fcc3 	bl	80055f8 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001c7a:	f001 fa39 	bl	80030f0 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr

08001c8e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c92:	bf00      	nop
 8001c94:	e7fd      	b.n	8001c92 <NMI_Handler+0x4>

08001c96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c9a:	bf00      	nop
 8001c9c:	e7fd      	b.n	8001c9a <HardFault_Handler+0x4>

08001c9e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca2:	bf00      	nop
 8001ca4:	e7fd      	b.n	8001ca2 <MemManage_Handler+0x4>

08001ca6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <BusFault_Handler+0x4>

08001cae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb2:	bf00      	nop
 8001cb4:	e7fd      	b.n	8001cb2 <UsageFault_Handler+0x4>

08001cb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr

08001cc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr

08001cce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr

08001cda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
	...

08001ce8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001cec:	4802      	ldr	r0, [pc, #8]	@ (8001cf8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001cee:	f005 fb4b 	bl	8007388 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000398 	.word	0x20000398

08001cfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d00:	4802      	ldr	r0, [pc, #8]	@ (8001d0c <DMA1_Channel1_IRQHandler+0x10>)
 8001d02:	f002 fe3b 	bl	800497c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000050c 	.word	0x2000050c

08001d10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <USART1_IRQHandler+0x10>)
 8001d16:	f006 f999 	bl	800804c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	200003ec 	.word	0x200003ec

08001d24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d28:	4802      	ldr	r0, [pc, #8]	@ (8001d34 <USART2_IRQHandler+0x10>)
 8001d2a:	f006 f98f 	bl	800804c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000047c 	.word	0x2000047c

08001d38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001d3c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d40:	f003 fc34 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d4c:	4802      	ldr	r0, [pc, #8]	@ (8001d58 <RTC_Alarm_IRQHandler+0x10>)
 8001d4e:	f005 f9cb 	bl	80070e8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000398 	.word	0x20000398

08001d5c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001d62:	f005 fe79 	bl	8007a58 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200003d0 	.word	0x200003d0

08001d70 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001d7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d8c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d94:	68fb      	ldr	r3, [r7, #12]
}
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <MX_SUBGHZ_Init+0x20>)
 8001da6:	2208      	movs	r2, #8
 8001da8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <MX_SUBGHZ_Init+0x20>)
 8001dac:	f005 fbd8 	bl	8007560 <HAL_SUBGHZ_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001db6:	f7ff fe6d 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	200003d0 	.word	0x200003d0

08001dc4 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001dcc:	2001      	movs	r0, #1
 8001dce:	f7ff ffcf 	bl	8001d70 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	2032      	movs	r0, #50	@ 0x32
 8001dd8:	f002 fb1f 	bl	800441a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001ddc:	2032      	movs	r0, #50	@ 0x32
 8001dde:	f002 fb36 	bl	800444e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001dfc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	608b      	str	r3, [r1, #8]
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001e14:	4b02      	ldr	r3, [pc, #8]	@ (8001e20 <LL_FLASH_GetUDN+0x10>)
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	1fff7580 	.word	0x1fff7580

08001e24 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001e28:	4b03      	ldr	r3, [pc, #12]	@ (8001e38 <LL_FLASH_GetDeviceID+0x14>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	b2db      	uxtb	r3, r3
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	1fff7584 	.word	0x1fff7584

08001e3c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <LL_FLASH_GetSTCompanyID+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	0a1b      	lsrs	r3, r3, #8
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	1fff7584 	.word	0x1fff7584

08001e54 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f7ff ffc6 	bl	8001dea <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001e5e:	f019 f8ad 	bl	801afbc <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001e62:	4b10      	ldr	r3, [pc, #64]	@ (8001ea4 <SystemApp_Init+0x50>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001e68:	f000 f98c 	bl	8002184 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001e6c:	f019 fb36 	bl	801b4dc <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001e70:	480d      	ldr	r0, [pc, #52]	@ (8001ea8 <SystemApp_Init+0x54>)
 8001e72:	f019 fbe1 	bl	801b638 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001e76:	4b0d      	ldr	r3, [pc, #52]	@ (8001eac <SystemApp_Init+0x58>)
 8001e78:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e7c:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f019 fbe8 	bl	801b654 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001e84:	f7ff f9d2 	bl	800122c <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001e88:	f000 fa02 	bl	8002290 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001e8c:	f018 fa64 	bl	801a358 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001e90:	2101      	movs	r1, #1
 8001e92:	2001      	movs	r0, #1
 8001e94:	f018 faa0 	bl	801a3d8 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001e98:	2101      	movs	r1, #1
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	f018 fa6c 	bl	801a378 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200003dc 	.word	0x200003dc
 8001ea8:	08002075 	.word	0x08002075
 8001eac:	58004000 	.word	0x58004000

08001eb0 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001eb4:	f018 fac0 	bl	801a438 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001ec6:	f7ff f9bf 	bl	8001248 <SYS_GetBatteryLevel>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001ece:	88bb      	ldrh	r3, [r7, #4]
 8001ed0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d902      	bls.n	8001ede <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001ed8:	23fe      	movs	r3, #254	@ 0xfe
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	e014      	b.n	8001f08 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001ede:	88bb      	ldrh	r3, [r7, #4]
 8001ee0:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001ee4:	d202      	bcs.n	8001eec <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	71fb      	strb	r3, [r7, #7]
 8001eea:	e00d      	b.n	8001f08 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001eec:	88bb      	ldrh	r3, [r7, #4]
 8001eee:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	01db      	lsls	r3, r3, #7
 8001ef8:	1a9b      	subs	r3, r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <GetBatteryLevel+0x58>)
 8001f00:	fba3 2302 	umull	r2, r3, r3, r2
 8001f04:	09db      	lsrs	r3, r3, #7
 8001f06:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001f08:	79fb      	ldrb	r3, [r7, #7]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	1b4e81b5 	.word	0x1b4e81b5

08001f18 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001f22:	1d3b      	adds	r3, r7, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 f989 	bl	800223c <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe ff21 	bl	8000d74 <__aeabi_f2iz>
 8001f32:	4603      	mov	r3, r0
 8001f34:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001f36:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001f42:	b590      	push	{r4, r7, lr}
 8001f44:	b087      	sub	sp, #28
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001f4e:	f7ff ff5f 	bl	8001e10 <LL_FLASH_GetUDN>
 8001f52:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5a:	d138      	bne.n	8001fce <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001f5c:	f001 f8d6 	bl	800310c <HAL_GetUIDw0>
 8001f60:	4604      	mov	r4, r0
 8001f62:	f001 f8e7 	bl	8003134 <HAL_GetUIDw2>
 8001f66:	4603      	mov	r3, r0
 8001f68:	4423      	add	r3, r4
 8001f6a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001f6c:	f001 f8d8 	bl	8003120 <HAL_GetUIDw1>
 8001f70:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	0e1a      	lsrs	r2, r3, #24
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	3307      	adds	r3, #7
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	0c1a      	lsrs	r2, r3, #16
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3306      	adds	r3, #6
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	0a1a      	lsrs	r2, r3, #8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3305      	adds	r3, #5
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	0e1a      	lsrs	r2, r3, #24
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3303      	adds	r3, #3
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	0c1a      	lsrs	r2, r3, #16
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	0a1a      	lsrs	r2, r3, #8
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001fcc:	e031      	b.n	8002032 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3307      	adds	r3, #7
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	0a1a      	lsrs	r2, r3, #8
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3306      	adds	r3, #6
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	0c1a      	lsrs	r2, r3, #16
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3305      	adds	r3, #5
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	0e1a      	lsrs	r2, r3, #24
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001ffc:	f7ff ff12 	bl	8001e24 <LL_FLASH_GetDeviceID>
 8002000:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3303      	adds	r3, #3
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 800200c:	f7ff ff16 	bl	8001e3c <LL_FLASH_GetSTCompanyID>
 8002010:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3302      	adds	r3, #2
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	0a1a      	lsrs	r2, r3, #8
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3301      	adds	r3, #1
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	0c1b      	lsrs	r3, r3, #16
 800202c:	b2da      	uxtb	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	701a      	strb	r2, [r3, #0]
}
 8002032:	bf00      	nop
 8002034:	371c      	adds	r7, #28
 8002036:	46bd      	mov	sp, r7
 8002038:	bd90      	pop	{r4, r7, pc}

0800203a <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 800203a:	b590      	push	{r4, r7, lr}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8002044:	f7ff fee4 	bl	8001e10 <LL_FLASH_GetUDN>
 8002048:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002050:	d10b      	bne.n	800206a <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002052:	f001 f85b 	bl	800310c <HAL_GetUIDw0>
 8002056:	4604      	mov	r4, r0
 8002058:	f001 f862 	bl	8003120 <HAL_GetUIDw1>
 800205c:	4603      	mov	r3, r0
 800205e:	405c      	eors	r4, r3
 8002060:	f001 f868 	bl	8003134 <HAL_GetUIDw2>
 8002064:	4603      	mov	r3, r0
 8002066:	4063      	eors	r3, r4
 8002068:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 800206a:	687b      	ldr	r3, [r7, #4]

}
 800206c:	4618      	mov	r0, r3
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	bd90      	pop	{r4, r7, pc}

08002074 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af02      	add	r7, sp, #8
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	4618      	mov	r0, r3
 8002084:	f018 fae8 	bl	801a658 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800208e:	9200      	str	r2, [sp, #0]
 8002090:	4a07      	ldr	r2, [pc, #28]	@ (80020b0 <TimestampNow+0x3c>)
 8002092:	2110      	movs	r1, #16
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f81d 	bl	80020d4 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7fe f8c0 	bl	8000220 <strlen>
 80020a0:	4603      	mov	r3, r0
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80020a8:	bf00      	nop
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	0801e544 	.word	0x0801e544

080020b4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80020b8:	2101      	movs	r1, #1
 80020ba:	2002      	movs	r0, #2
 80020bc:	f018 f95c 	bl	801a378 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80020c8:	2100      	movs	r1, #0
 80020ca:	2002      	movs	r0, #2
 80020cc:	f018 f954 	bl	801a378 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80020d4:	b40c      	push	{r2, r3}
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b084      	sub	sp, #16
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80020e0:	f107 031c 	add.w	r3, r7, #28
 80020e4:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80020e6:	6839      	ldr	r1, [r7, #0]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f018 fc85 	bl	801a9fc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80020f2:	bf00      	nop
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80020fc:	b002      	add	sp, #8
 80020fe:	4770      	bx	lr

08002100 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002108:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr

08002114 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800211e:	4b06      	ldr	r3, [pc, #24]	@ (8002138 <HAL_GetTick+0x24>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d002      	beq.n	800212c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8002126:	f000 fa41 	bl	80025ac <TIMER_IF_GetTimerValue>
 800212a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 800212c:	687b      	ldr	r3, [r7, #4]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200003dc 	.word	0x200003dc

0800213c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4618      	mov	r0, r3
 8002148:	f000 fab7 	bl	80026ba <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <LL_AHB2_GRP1_EnableClock>:
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800215c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002160:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002162:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4313      	orrs	r3, r2
 800216a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800216c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002170:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002178:	68fb      	ldr	r3, [r7, #12]
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 800218a:	f000 ffdd 	bl	8003148 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 800218e:	f000 ffe1 	bl	8003154 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002192:	f000 ffe5 	bl	8003160 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ac:	2303      	movs	r3, #3
 80021ae:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 80021b0:	2001      	movs	r0, #1
 80021b2:	f7ff ffcf 	bl	8002154 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 80021b6:	2002      	movs	r0, #2
 80021b8:	f7ff ffcc 	bl	8002154 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 80021bc:	2002      	movs	r0, #2
 80021be:	f7ff ffc9 	bl	8002154 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 80021c2:	2002      	movs	r0, #2
 80021c4:	f7ff ffc6 	bl	8002154 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 80021c8:	2301      	movs	r3, #1
 80021ca:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	4619      	mov	r1, r3
 80021d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021d4:	f002 ffa4 	bl	8005120 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 80021d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021dc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	4619      	mov	r1, r3
 80021e2:	4815      	ldr	r0, [pc, #84]	@ (8002238 <DBG_Init+0xb4>)
 80021e4:	f002 ff9c 	bl	8005120 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 80021e8:	2308      	movs	r3, #8
 80021ea:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	4619      	mov	r1, r3
 80021f0:	4811      	ldr	r0, [pc, #68]	@ (8002238 <DBG_Init+0xb4>)
 80021f2:	f002 ff95 	bl	8005120 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 80021f6:	2310      	movs	r3, #16
 80021f8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	4619      	mov	r1, r3
 80021fe:	480e      	ldr	r0, [pc, #56]	@ (8002238 <DBG_Init+0xb4>)
 8002200:	f002 ff8e 	bl	8005120 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8002204:	2200      	movs	r2, #0
 8002206:	2101      	movs	r1, #1
 8002208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800220c:	f003 f9b6 	bl	800557c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8002210:	2200      	movs	r2, #0
 8002212:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002216:	4808      	ldr	r0, [pc, #32]	@ (8002238 <DBG_Init+0xb4>)
 8002218:	f003 f9b0 	bl	800557c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 800221c:	2200      	movs	r2, #0
 800221e:	2108      	movs	r1, #8
 8002220:	4805      	ldr	r0, [pc, #20]	@ (8002238 <DBG_Init+0xb4>)
 8002222:	f003 f9ab 	bl	800557c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	2110      	movs	r1, #16
 800222a:	4803      	ldr	r0, [pc, #12]	@ (8002238 <DBG_Init+0xb4>)
 800222c:	f003 f9a6 	bl	800557c <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002230:	bf00      	nop
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	48000400 	.word	0x48000400

0800223c <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 800223c:	b480      	push	{r7}
 800223e:	b087      	sub	sp, #28
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002244:	4b0d      	ldr	r3, [pc, #52]	@ (800227c <EnvSensors_Read+0x40>)
 8002246:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002248:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <EnvSensors_Read+0x44>)
 800224a:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 800224c:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <EnvSensors_Read+0x48>)
 800224e:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a08      	ldr	r2, [pc, #32]	@ (8002288 <EnvSensors_Read+0x4c>)
 8002266:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a08      	ldr	r2, [pc, #32]	@ (800228c <EnvSensors_Read+0x50>)
 800226c:	611a      	str	r2, [r3, #16]

  return 0;
 800226e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002270:	4618      	mov	r0, r3
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	42480000 	.word	0x42480000
 8002280:	41900000 	.word	0x41900000
 8002284:	447a0000 	.word	0x447a0000
 8002288:	003e090d 	.word	0x003e090d
 800228c:	000503ab 	.word	0x000503ab

08002290 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
#if defined( USE_IKS01A2_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A2_ENV_SENSOR_LPS22HB_0 ) || \
    defined( USE_IKS01A3_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A3_ENV_SENSOR_LPS22HH_0 ) || \
    defined( USE_BSP_DRIVER )
  int32_t ret = BSP_ERROR_NONE;
 8002296:	2300      	movs	r3, #0
 8002298:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 800229a:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bc80      	pop	{r7}
 80022a4:	4770      	bx	lr

080022a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
	return 1;
 80022aa:	2301      	movs	r3, #1
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <_kill>:

int _kill(int pid, int sig)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022be:	f01a f961 	bl	801c584 <__errno>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2216      	movs	r2, #22
 80022c6:	601a      	str	r2, [r3, #0]
	return -1;
 80022c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <_exit>:

void _exit (int status)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022dc:	f04f 31ff 	mov.w	r1, #4294967295
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ffe7 	bl	80022b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022e6:	bf00      	nop
 80022e8:	e7fd      	b.n	80022e6 <_exit+0x12>

080022ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	e00a      	b.n	8002312 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022fc:	f3af 8000 	nop.w
 8002300:	4601      	mov	r1, r0
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	60ba      	str	r2, [r7, #8]
 8002308:	b2ca      	uxtb	r2, r1
 800230a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	3301      	adds	r3, #1
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	429a      	cmp	r2, r3
 8002318:	dbf0      	blt.n	80022fc <_read+0x12>
	}

return len;
 800231a:	687b      	ldr	r3, [r7, #4]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	e009      	b.n	800234a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	60ba      	str	r2, [r7, #8]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	3301      	adds	r3, #1
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	429a      	cmp	r2, r3
 8002350:	dbf1      	blt.n	8002336 <_write+0x12>
	}
	return len;
 8002352:	687b      	ldr	r3, [r7, #4]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <_close>:

int _close(int file)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	return -1;
 8002364:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
 800237a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002382:	605a      	str	r2, [r3, #4]
	return 0;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <_isatty>:

int _isatty(int file)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	return 1;
 8002398:	2301      	movs	r3, #1
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
	return 0;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c4:	4a14      	ldr	r2, [pc, #80]	@ (8002418 <_sbrk+0x5c>)
 80023c6:	4b15      	ldr	r3, [pc, #84]	@ (800241c <_sbrk+0x60>)
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d8:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <_sbrk+0x64>)
 80023da:	4a12      	ldr	r2, [pc, #72]	@ (8002424 <_sbrk+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d207      	bcs.n	80023fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023ec:	f01a f8ca 	bl	801c584 <__errno>
 80023f0:	4603      	mov	r3, r0
 80023f2:	220c      	movs	r2, #12
 80023f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f6:	f04f 33ff 	mov.w	r3, #4294967295
 80023fa:	e009      	b.n	8002410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <_sbrk+0x64>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002402:	4b07      	ldr	r3, [pc, #28]	@ (8002420 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	4a05      	ldr	r2, [pc, #20]	@ (8002420 <_sbrk+0x64>)
 800240c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20010000 	.word	0x20010000
 800241c:	00000400 	.word	0x00000400
 8002420:	200003e0 	.word	0x200003e0
 8002424:	20002500 	.word	0x20002500

08002428 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr
	...

0800244c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002452:	2300      	movs	r3, #0
 8002454:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002456:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <TIMER_IF_Init+0x5c>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	f083 0301 	eor.w	r3, r3, #1
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d01b      	beq.n	800249c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <TIMER_IF_Init+0x60>)
 8002466:	f04f 32ff 	mov.w	r2, #4294967295
 800246a:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 800246c:	f7ff fb40 	bl	8001af0 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002470:	f000 f856 	bl	8002520 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002474:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002478:	480c      	ldr	r0, [pc, #48]	@ (80024ac <TIMER_IF_Init+0x60>)
 800247a:	f004 fdd9 	bl	8007030 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <TIMER_IF_Init+0x60>)
 8002480:	f04f 32ff 	mov.w	r2, #4294967295
 8002484:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002486:	4809      	ldr	r0, [pc, #36]	@ (80024ac <TIMER_IF_Init+0x60>)
 8002488:	f004 ff10 	bl	80072ac <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 800248c:	2000      	movs	r0, #0
 800248e:	f000 f9d3 	bl	8002838 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002492:	f000 f85f 	bl	8002554 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002496:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <TIMER_IF_Init+0x5c>)
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 800249c:	79fb      	ldrb	r3, [r7, #7]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200003e4 	.word	0x200003e4
 80024ac:	20000398 	.word	0x20000398

080024b0 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08e      	sub	sp, #56	@ 0x38
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80024be:	f107 0308 	add.w	r3, r7, #8
 80024c2:	222c      	movs	r2, #44	@ 0x2c
 80024c4:	2100      	movs	r1, #0
 80024c6:	4618      	mov	r0, r3
 80024c8:	f01a f809 	bl	801c4de <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 80024cc:	f000 f828 	bl	8002520 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80024d0:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <TIMER_IF_StartTimer+0x68>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80024da:	2300      	movs	r3, #0
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	43db      	mvns	r3, r3
 80024e2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80024e8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80024ec:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80024ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024f2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80024f4:	f107 0308 	add.w	r3, r7, #8
 80024f8:	2201      	movs	r2, #1
 80024fa:	4619      	mov	r1, r3
 80024fc:	4807      	ldr	r0, [pc, #28]	@ (800251c <TIMER_IF_StartTimer+0x6c>)
 80024fe:	f004 fc8b 	bl	8006e18 <HAL_RTC_SetAlarm_IT>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002508:	f7ff fac4 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 800250c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002510:	4618      	mov	r0, r3
 8002512:	3738      	adds	r7, #56	@ 0x38
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	200003e8 	.word	0x200003e8
 800251c:	20000398 	.word	0x20000398

08002520 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800252a:	4b08      	ldr	r3, [pc, #32]	@ (800254c <TIMER_IF_StopTimer+0x2c>)
 800252c:	2201      	movs	r2, #1
 800252e:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002530:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002534:	4806      	ldr	r0, [pc, #24]	@ (8002550 <TIMER_IF_StopTimer+0x30>)
 8002536:	f004 fd7b 	bl	8007030 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800253a:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <TIMER_IF_StopTimer+0x30>)
 800253c:	f04f 32ff 	mov.w	r2, #4294967295
 8002540:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002542:	79fb      	ldrb	r3, [r7, #7]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40002800 	.word	0x40002800
 8002550:	20000398 	.word	0x20000398

08002554 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002558:	f000 f98e 	bl	8002878 <GetTimerTicks>
 800255c:	4603      	mov	r3, r0
 800255e:	4a03      	ldr	r2, [pc, #12]	@ (800256c <TIMER_IF_SetTimerContext+0x18>)
 8002560:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002562:	4b02      	ldr	r3, [pc, #8]	@ (800256c <TIMER_IF_SetTimerContext+0x18>)
 8002564:	681b      	ldr	r3, [r3, #0]
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	200003e8 	.word	0x200003e8

08002570 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002574:	4b02      	ldr	r3, [pc, #8]	@ (8002580 <TIMER_IF_GetTimerContext+0x10>)
 8002576:	681b      	ldr	r3, [r3, #0]
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	200003e8 	.word	0x200003e8

08002584 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800258e:	f000 f973 	bl	8002878 <GetTimerTicks>
 8002592:	4602      	mov	r2, r0
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 800259c:	687b      	ldr	r3, [r7, #4]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200003e8 	.word	0x200003e8

080025ac <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80025b6:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <TIMER_IF_GetTimerValue+0x24>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 80025be:	f000 f95b 	bl	8002878 <GetTimerTicks>
 80025c2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 80025c4:	687b      	ldr	r3, [r7, #4]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200003e4 	.word	0x200003e4

080025d4 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 80025de:	2303      	movs	r3, #3
 80025e0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 80025e2:	687b      	ldr	r3, [r7, #4]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80025ee:	b5b0      	push	{r4, r5, r7, lr}
 80025f0:	b084      	sub	sp, #16
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80025f6:	2100      	movs	r1, #0
 80025f8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	2000      	movs	r0, #0
 80025fe:	460a      	mov	r2, r1
 8002600:	4603      	mov	r3, r0
 8002602:	0d95      	lsrs	r5, r2, #22
 8002604:	0294      	lsls	r4, r2, #10
 8002606:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	4620      	mov	r0, r4
 8002610:	4629      	mov	r1, r5
 8002612:	f7fe fbd5 	bl	8000dc0 <__aeabi_uldivmod>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4613      	mov	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 800261e:	68fb      	ldr	r3, [r7, #12]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bdb0      	pop	{r4, r5, r7, pc}

08002628 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002628:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800262c:	b085      	sub	sp, #20
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002632:	2100      	movs	r1, #0
 8002634:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	2000      	movs	r0, #0
 800263a:	460c      	mov	r4, r1
 800263c:	4605      	mov	r5, r0
 800263e:	4620      	mov	r0, r4
 8002640:	4629      	mov	r1, r5
 8002642:	f04f 0a00 	mov.w	sl, #0
 8002646:	f04f 0b00 	mov.w	fp, #0
 800264a:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800264e:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002652:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002656:	4650      	mov	r0, sl
 8002658:	4659      	mov	r1, fp
 800265a:	1b02      	subs	r2, r0, r4
 800265c:	eb61 0305 	sbc.w	r3, r1, r5
 8002660:	f04f 0000 	mov.w	r0, #0
 8002664:	f04f 0100 	mov.w	r1, #0
 8002668:	0099      	lsls	r1, r3, #2
 800266a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800266e:	0090      	lsls	r0, r2, #2
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	eb12 0804 	adds.w	r8, r2, r4
 8002678:	eb43 0905 	adc.w	r9, r3, r5
 800267c:	f04f 0200 	mov.w	r2, #0
 8002680:	f04f 0300 	mov.w	r3, #0
 8002684:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002688:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800268c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002690:	4690      	mov	r8, r2
 8002692:	4699      	mov	r9, r3
 8002694:	4640      	mov	r0, r8
 8002696:	4649      	mov	r1, r9
 8002698:	f04f 0200 	mov.w	r2, #0
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	0a82      	lsrs	r2, r0, #10
 80026a2:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80026a6:	0a8b      	lsrs	r3, r1, #10
 80026a8:	4613      	mov	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 80026ac:	68fb      	ldr	r3, [r7, #12]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80026b8:	4770      	bx	lr

080026ba <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b084      	sub	sp, #16
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff ff93 	bl	80025ee <TIMER_IF_Convert_ms2Tick>
 80026c8:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80026ca:	f000 f8d5 	bl	8002878 <GetTimerTicks>
 80026ce:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80026d0:	e000      	b.n	80026d4 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80026d2:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80026d4:	f000 f8d0 	bl	8002878 <GetTimerTicks>
 80026d8:	4602      	mov	r2, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d8f6      	bhi.n	80026d2 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80026f6:	f018 fdaf 	bl	801b258 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800270a:	f000 f8a5 	bl	8002858 <TIMER_IF_BkUp_Read_MSBticks>
 800270e:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	3301      	adds	r3, #1
 8002714:	4618      	mov	r0, r3
 8002716:	f000 f88f 	bl	8002838 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002722:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002726:	b08c      	sub	sp, #48	@ 0x30
 8002728:	af00      	add	r7, sp, #0
 800272a:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 800272c:	2300      	movs	r3, #0
 800272e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002730:	f000 f8a2 	bl	8002878 <GetTimerTicks>
 8002734:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002736:	f000 f88f 	bl	8002858 <TIMER_IF_BkUp_Read_MSBticks>
 800273a:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800273c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273e:	2200      	movs	r2, #0
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	60fa      	str	r2, [r7, #12]
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	000b      	movs	r3, r1
 8002750:	2200      	movs	r2, #0
 8002752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002754:	2000      	movs	r0, #0
 8002756:	460c      	mov	r4, r1
 8002758:	4605      	mov	r5, r0
 800275a:	eb12 0804 	adds.w	r8, r2, r4
 800275e:	eb43 0905 	adc.w	r9, r3, r5
 8002762:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002766:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	0a82      	lsrs	r2, r0, #10
 8002774:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002778:	0a8b      	lsrs	r3, r1, #10
 800277a:	4613      	mov	r3, r2
 800277c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	2200      	movs	r2, #0
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800278c:	f04f 0b00 	mov.w	fp, #0
 8002790:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff ff46 	bl	8002628 <TIMER_IF_Convert_Tick2ms>
 800279c:	4603      	mov	r3, r0
 800279e:	b29a      	uxth	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 80027a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3730      	adds	r7, #48	@ 0x30
 80027aa:	46bd      	mov	sp, r7
 80027ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080027b0 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	2100      	movs	r1, #0
 80027bc:	4803      	ldr	r0, [pc, #12]	@ (80027cc <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80027be:	f004 fe07 	bl	80073d0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80027c2:	bf00      	nop
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000398 	.word	0x20000398

080027d0 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	2101      	movs	r1, #1
 80027dc:	4803      	ldr	r0, [pc, #12]	@ (80027ec <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80027de:	f004 fdf7 	bl	80073d0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000398 	.word	0x20000398

080027f0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80027fa:	2100      	movs	r1, #0
 80027fc:	4804      	ldr	r0, [pc, #16]	@ (8002810 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 80027fe:	f004 fdff 	bl	8007400 <HAL_RTCEx_BKUPRead>
 8002802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002804:	687b      	ldr	r3, [r7, #4]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000398 	.word	0x20000398

08002814 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800281a:	2300      	movs	r3, #0
 800281c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800281e:	2101      	movs	r1, #1
 8002820:	4804      	ldr	r0, [pc, #16]	@ (8002834 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002822:	f004 fded 	bl	8007400 <HAL_RTCEx_BKUPRead>
 8002826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002828:	687b      	ldr	r3, [r7, #4]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20000398 	.word	0x20000398

08002838 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	2102      	movs	r1, #2
 8002844:	4803      	ldr	r0, [pc, #12]	@ (8002854 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002846:	f004 fdc3 	bl	80073d0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000398 	.word	0x20000398

08002858 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800285e:	2102      	movs	r1, #2
 8002860:	4804      	ldr	r0, [pc, #16]	@ (8002874 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002862:	f004 fdcd 	bl	8007400 <HAL_RTCEx_BKUPRead>
 8002866:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002868:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000398 	.word	0x20000398

08002878 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800287e:	480b      	ldr	r0, [pc, #44]	@ (80028ac <GetTimerTicks+0x34>)
 8002880:	f7ff fdd8 	bl	8002434 <LL_RTC_TIME_GetSubSecond>
 8002884:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002886:	e003      	b.n	8002890 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002888:	4808      	ldr	r0, [pc, #32]	@ (80028ac <GetTimerTicks+0x34>)
 800288a:	f7ff fdd3 	bl	8002434 <LL_RTC_TIME_GetSubSecond>
 800288e:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002890:	4806      	ldr	r0, [pc, #24]	@ (80028ac <GetTimerTicks+0x34>)
 8002892:	f7ff fdcf 	bl	8002434 <LL_RTC_TIME_GetSubSecond>
 8002896:	4602      	mov	r2, r0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4293      	cmp	r3, r2
 800289c:	d1f4      	bne.n	8002888 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40002800 	.word	0x40002800

080028b0 <LL_AHB2_GRP1_EnableClock>:
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80028b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4013      	ands	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028d4:	68fb      	ldr	r3, [r7, #12]
}
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <LL_APB1_GRP1_EnableClock>:
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80028e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80028ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80028f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4013      	ands	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002904:	68fb      	ldr	r3, [r7, #12]
}
 8002906:	bf00      	nop
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <LL_APB1_GRP1_DisableClock>:
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800291c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	43db      	mvns	r3, r3
 8002922:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002926:	4013      	ands	r3, r2
 8002928:	658b      	str	r3, [r1, #88]	@ 0x58
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <LL_APB2_GRP1_EnableClock>:
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800293c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002940:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002942:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4313      	orrs	r3, r2
 800294a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800294c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002950:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4013      	ands	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002958:	68fb      	ldr	r3, [r7, #12]
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <LL_APB2_GRP1_DisableClock>:
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800296c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002970:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	43db      	mvns	r3, r3
 8002976:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800297a:	4013      	ands	r3, r2
 800297c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800298c:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 800298e:	4a23      	ldr	r2, [pc, #140]	@ (8002a1c <MX_USART1_UART_Init+0x94>)
 8002990:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002992:	4b21      	ldr	r3, [pc, #132]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 8002994:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002998:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800299a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029ae:	220c      	movs	r2, #12
 80029b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029b2:	4b19      	ldr	r3, [pc, #100]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b8:	4b17      	ldr	r3, [pc, #92]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029be:	4b16      	ldr	r3, [pc, #88]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029c4:	4b14      	ldr	r3, [pc, #80]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029ca:	4b13      	ldr	r3, [pc, #76]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029d0:	4811      	ldr	r0, [pc, #68]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029d2:	f005 fa02 	bl	8007dda <HAL_UART_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80029dc:	f7ff f85a 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029e0:	2100      	movs	r1, #0
 80029e2:	480d      	ldr	r0, [pc, #52]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029e4:	f007 fab1 	bl	8009f4a <HAL_UARTEx_SetTxFifoThreshold>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80029ee:	f7ff f851 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029f2:	2100      	movs	r1, #0
 80029f4:	4808      	ldr	r0, [pc, #32]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 80029f6:	f007 fae6 	bl	8009fc6 <HAL_UARTEx_SetRxFifoThreshold>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002a00:	f7ff f848 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002a04:	4804      	ldr	r0, [pc, #16]	@ (8002a18 <MX_USART1_UART_Init+0x90>)
 8002a06:	f007 fa2d 	bl	8009e64 <HAL_UARTEx_EnableFifoMode>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002a10:	f7ff f840 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	200003ec 	.word	0x200003ec
 8002a1c:	40013800 	.word	0x40013800

08002a20 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a24:	4b22      	ldr	r3, [pc, #136]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a26:	4a23      	ldr	r2, [pc, #140]	@ (8002ab4 <MX_USART2_UART_Init+0x94>)
 8002a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002a2a:	4b21      	ldr	r3, [pc, #132]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a2c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a32:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a38:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a44:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a46:	220c      	movs	r2, #12
 8002a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a4a:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a50:	4b17      	ldr	r3, [pc, #92]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a56:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a5c:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a68:	4811      	ldr	r0, [pc, #68]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a6a:	f005 f9b6 	bl	8007dda <HAL_UART_Init>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002a74:	f7ff f80e 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a78:	2100      	movs	r1, #0
 8002a7a:	480d      	ldr	r0, [pc, #52]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a7c:	f007 fa65 	bl	8009f4a <HAL_UARTEx_SetTxFifoThreshold>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002a86:	f7ff f805 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4808      	ldr	r0, [pc, #32]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a8e:	f007 fa9a 	bl	8009fc6 <HAL_UARTEx_SetRxFifoThreshold>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002a98:	f7fe fffc 	bl	8001a94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002a9c:	4804      	ldr	r0, [pc, #16]	@ (8002ab0 <MX_USART2_UART_Init+0x90>)
 8002a9e:	f007 fa1c 	bl	8009eda <HAL_UARTEx_DisableFifoMode>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002aa8:	f7fe fff4 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	2000047c 	.word	0x2000047c
 8002ab4:	40004400 	.word	0x40004400

08002ab8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b096      	sub	sp, #88	@ 0x58
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ad0:	f107 030c 	add.w	r3, r7, #12
 8002ad4:	2238      	movs	r2, #56	@ 0x38
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f019 fd00 	bl	801c4de <memset>
  if(uartHandle->Instance==USART1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a49      	ldr	r2, [pc, #292]	@ (8002c08 <HAL_UART_MspInit+0x150>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d157      	bne.n	8002b98 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002aec:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002af0:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002af2:	f107 030c 	add.w	r3, r7, #12
 8002af6:	4618      	mov	r0, r3
 8002af8:	f003 fffa 	bl	8006af0 <HAL_RCCEx_PeriphCLKConfig>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002b02:	f7fe ffc7 	bl	8001a94 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b06:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b0a:	f7ff ff13 	bl	8002934 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0e:	2002      	movs	r0, #2
 8002b10:	f7ff fece 	bl	80028b0 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002b14:	23c0      	movs	r3, #192	@ 0xc0
 8002b16:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b20:	2303      	movs	r3, #3
 8002b22:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b24:	2307      	movs	r3, #7
 8002b26:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b28:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4837      	ldr	r0, [pc, #220]	@ (8002c0c <HAL_UART_MspInit+0x154>)
 8002b30:	f002 faf6 	bl	8005120 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002b34:	4b36      	ldr	r3, [pc, #216]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b36:	4a37      	ldr	r2, [pc, #220]	@ (8002c14 <HAL_UART_MspInit+0x15c>)
 8002b38:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002b3a:	4b35      	ldr	r3, [pc, #212]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b3c:	2212      	movs	r2, #18
 8002b3e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b40:	4b33      	ldr	r3, [pc, #204]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b42:	2210      	movs	r2, #16
 8002b44:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b46:	4b32      	ldr	r3, [pc, #200]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b4c:	4b30      	ldr	r3, [pc, #192]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b4e:	2280      	movs	r2, #128	@ 0x80
 8002b50:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b52:	4b2f      	ldr	r3, [pc, #188]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b58:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b64:	4b2a      	ldr	r3, [pc, #168]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002b6a:	4829      	ldr	r0, [pc, #164]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b6c:	f001 fc8c 	bl	8004488 <HAL_DMA_Init>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002b76:	f7fe ff8d 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b7e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002b80:	4a23      	ldr	r2, [pc, #140]	@ (8002c10 <HAL_UART_MspInit+0x158>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002b86:	2200      	movs	r2, #0
 8002b88:	2102      	movs	r1, #2
 8002b8a:	2024      	movs	r0, #36	@ 0x24
 8002b8c:	f001 fc45 	bl	800441a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b90:	2024      	movs	r0, #36	@ 0x24
 8002b92:	f001 fc5c 	bl	800444e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b96:	e033      	b.n	8002c00 <HAL_UART_MspInit+0x148>
  else if(uartHandle->Instance==USART2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a1e      	ldr	r2, [pc, #120]	@ (8002c18 <HAL_UART_MspInit+0x160>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d12e      	bne.n	8002c00 <HAL_UART_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ba6:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8002baa:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bac:	f107 030c 	add.w	r3, r7, #12
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f003 ff9d 	bl	8006af0 <HAL_RCCEx_PeriphCLKConfig>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_UART_MspInit+0x108>
      Error_Handler();
 8002bbc:	f7fe ff6a 	bl	8001a94 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bc0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002bc4:	f7ff fe8c 	bl	80028e0 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc8:	2001      	movs	r0, #1
 8002bca:	f7ff fe71 	bl	80028b0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 8002bce:	230c      	movs	r3, #12
 8002bd0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bde:	2307      	movs	r3, #7
 8002be0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002be6:	4619      	mov	r1, r3
 8002be8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bec:	f002 fa98 	bl	8005120 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	2025      	movs	r0, #37	@ 0x25
 8002bf6:	f001 fc10 	bl	800441a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002bfa:	2025      	movs	r0, #37	@ 0x25
 8002bfc:	f001 fc27 	bl	800444e <HAL_NVIC_EnableIRQ>
}
 8002c00:	bf00      	nop
 8002c02:	3758      	adds	r7, #88	@ 0x58
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40013800 	.word	0x40013800
 8002c0c:	48000400 	.word	0x48000400
 8002c10:	2000050c 	.word	0x2000050c
 8002c14:	40020008 	.word	0x40020008
 8002c18:	40004400 	.word	0x40004400

08002c1c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a14      	ldr	r2, [pc, #80]	@ (8002c7c <HAL_UART_MspDeInit+0x60>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d110      	bne.n	8002c50 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c2e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002c32:	f7ff fe97 	bl	8002964 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8002c36:	21c0      	movs	r1, #192	@ 0xc0
 8002c38:	4811      	ldr	r0, [pc, #68]	@ (8002c80 <HAL_UART_MspDeInit+0x64>)
 8002c3a:	f002 fbd1 	bl	80053e0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c42:	4618      	mov	r0, r3
 8002c44:	f001 fcc8 	bl	80045d8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002c48:	2024      	movs	r0, #36	@ 0x24
 8002c4a:	f001 fc0e 	bl	800446a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002c4e:	e010      	b.n	8002c72 <HAL_UART_MspDeInit+0x56>
  else if(uartHandle->Instance==USART2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0b      	ldr	r2, [pc, #44]	@ (8002c84 <HAL_UART_MspDeInit+0x68>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10b      	bne.n	8002c72 <HAL_UART_MspDeInit+0x56>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002c5a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002c5e:	f7ff fe57 	bl	8002910 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_2);
 8002c62:	210c      	movs	r1, #12
 8002c64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c68:	f002 fbba 	bl	80053e0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002c6c:	2025      	movs	r0, #37	@ 0x25
 8002c6e:	f001 fbfc 	bl	800446a <HAL_NVIC_DisableIRQ>
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40013800 	.word	0x40013800
 8002c80:	48000400 	.word	0x48000400
 8002c84:	40004400 	.word	0x40004400

08002c88 <LL_APB2_GRP1_ForceReset>:
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002c90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr

08002caa <LL_APB2_GRP1_ReleaseReset>:
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002cb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
	...

08002cd0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002cd8:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002cda:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002cde:	4905      	ldr	r1, [pc, #20]	@ (8002cf4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	58000800 	.word	0x58000800

08002cf8 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002d00:	4a07      	ldr	r2, [pc, #28]	@ (8002d20 <vcom_Init+0x28>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002d06:	f7fe fb31 	bl	800136c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002d0a:	f7ff fe3d 	bl	8002988 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 8002d0e:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002d12:	f7ff ffdd 	bl	8002cd0 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002d16:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	20000570 	.word	0x20000570

08002d24 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 8002d28:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002d2c:	f7ff ffac 	bl	8002c88 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8002d30:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002d34:	f7ff ffb9 	bl	8002caa <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002d38:	4804      	ldr	r0, [pc, #16]	@ (8002d4c <vcom_DeInit+0x28>)
 8002d3a:	f7ff ff6f 	bl	8002c1c <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002d3e:	200f      	movs	r0, #15
 8002d40:	f001 fb93 	bl	800446a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002d44:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200003ec 	.word	0x200003ec

08002d50 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002d5c:	887b      	ldrh	r3, [r7, #2]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	4804      	ldr	r0, [pc, #16]	@ (8002d74 <vcom_Trace_DMA+0x24>)
 8002d64:	f005 f8e0 	bl	8007f28 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002d68:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	200003ec 	.word	0x200003ec

08002d78 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002d80:	4a19      	ldr	r2, [pc, #100]	@ (8002de8 <vcom_ReceiveInit+0x70>)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002d86:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d8a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002d8c:	f107 0308 	add.w	r3, r7, #8
 8002d90:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d94:	4815      	ldr	r0, [pc, #84]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002d96:	f006 ffd8 	bl	8009d4a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002d9a:	bf00      	nop
 8002d9c:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002da6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002daa:	d0f7      	beq.n	8002d9c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002dac:	bf00      	nop
 8002dae:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002db8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dbc:	d1f7      	bne.n	8002dae <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002dcc:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002dce:	4807      	ldr	r0, [pc, #28]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002dd0:	f007 f816 	bl	8009e00 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	4906      	ldr	r1, [pc, #24]	@ (8002df0 <vcom_ReceiveInit+0x78>)
 8002dd8:	4804      	ldr	r0, [pc, #16]	@ (8002dec <vcom_ReceiveInit+0x74>)
 8002dda:	f005 f84f 	bl	8007e7c <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002dde:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	20000574 	.word	0x20000574
 8002dec:	200003ec 	.word	0x200003ec
 8002df0:	2000056c 	.word	0x2000056c

08002df4 <vcom_Resume>:

void vcom_Resume(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002df8:	4808      	ldr	r0, [pc, #32]	@ (8002e1c <vcom_Resume+0x28>)
 8002dfa:	f004 ffee 	bl	8007dda <HAL_UART_Init>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002e04:	f7fe fe46 	bl	8001a94 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e08:	4805      	ldr	r0, [pc, #20]	@ (8002e20 <vcom_Resume+0x2c>)
 8002e0a:	f001 fb3d 	bl	8004488 <HAL_DMA_Init>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002e14:	f7fe fe3e 	bl	8001a94 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002e18:	bf00      	nop
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	200003ec 	.word	0x200003ec
 8002e20:	2000050c 	.word	0x2000050c

08002e24 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a05      	ldr	r2, [pc, #20]	@ (8002e48 <HAL_UART_TxCpltCallback+0x24>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d103      	bne.n	8002e3e <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002e36:	4b05      	ldr	r3, [pc, #20]	@ (8002e4c <HAL_UART_TxCpltCallback+0x28>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40013800 	.word	0x40013800
 8002e4c:	20000570 	.word	0x20000570

08002e50 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e94 <HAL_UART_RxCpltCallback+0x44>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d113      	bne.n	8002e8a <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002e62:	4b0d      	ldr	r3, [pc, #52]	@ (8002e98 <HAL_UART_RxCpltCallback+0x48>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_UART_RxCpltCallback+0x30>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d105      	bne.n	8002e80 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002e74:	4b08      	ldr	r3, [pc, #32]	@ (8002e98 <HAL_UART_RxCpltCallback+0x48>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	4807      	ldr	r0, [pc, #28]	@ (8002e9c <HAL_UART_RxCpltCallback+0x4c>)
 8002e7e:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002e80:	2201      	movs	r2, #1
 8002e82:	4906      	ldr	r1, [pc, #24]	@ (8002e9c <HAL_UART_RxCpltCallback+0x4c>)
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f004 fff9 	bl	8007e7c <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40013800 	.word	0x40013800
 8002e98:	20000574 	.word	0x20000574
 8002e9c:	2000056c 	.word	0x2000056c

08002ea0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ea0:	480d      	ldr	r0, [pc, #52]	@ (8002ed8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ea2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ea4:	f7ff fac0 	bl	8002428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ea8:	480c      	ldr	r0, [pc, #48]	@ (8002edc <LoopForever+0x6>)
  ldr r1, =_edata
 8002eaa:	490d      	ldr	r1, [pc, #52]	@ (8002ee0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002eac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ee4 <LoopForever+0xe>)
  movs r3, #0
 8002eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002eb0:	e002      	b.n	8002eb8 <LoopCopyDataInit>

08002eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eb6:	3304      	adds	r3, #4

08002eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ebc:	d3f9      	bcc.n	8002eb2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ec0:	4c0a      	ldr	r4, [pc, #40]	@ (8002eec <LoopForever+0x16>)
  movs r3, #0
 8002ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ec4:	e001      	b.n	8002eca <LoopFillZerobss>

08002ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ec8:	3204      	adds	r2, #4

08002eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ecc:	d3fb      	bcc.n	8002ec6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ece:	f019 fb5f 	bl	801c590 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ed2:	f7fe fcc1 	bl	8001858 <main>

08002ed6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ed6:	e7fe      	b.n	8002ed6 <LoopForever>
  ldr   r0, =_estack
 8002ed8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ee0:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8002ee4:	0801f86c 	.word	0x0801f86c
  ldr r2, =_sbss
 8002ee8:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8002eec:	200024fc 	.word	0x200024fc

08002ef0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ef0:	e7fe      	b.n	8002ef0 <ADC_IRQHandler>

08002ef2 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b086      	sub	sp, #24
 8002ef6:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002ef8:	1d3b      	adds	r3, r7, #4
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	605a      	str	r2, [r3, #4]
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	60da      	str	r2, [r3, #12]
 8002f04:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002f06:	2310      	movs	r3, #16
 8002f08:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f12:	2303      	movs	r3, #3
 8002f14:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002f16:	1d3b      	adds	r3, r7, #4
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f1e:	f002 f8ff 	bl	8005120 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002f22:	2320      	movs	r3, #32
 8002f24:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002f26:	1d3b      	adds	r3, r7, #4
 8002f28:	4619      	mov	r1, r3
 8002f2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f2e:	f002 f8f7 	bl	8005120 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002f32:	2200      	movs	r2, #0
 8002f34:	2120      	movs	r1, #32
 8002f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f3a:	f002 fb1f 	bl	800557c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2110      	movs	r1, #16
 8002f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f46:	f002 fb19 	bl	800557c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d83f      	bhi.n	8002fe4 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002f64:	a201      	add	r2, pc, #4	@ (adr r2, 8002f6c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6a:	bf00      	nop
 8002f6c:	08002f7d 	.word	0x08002f7d
 8002f70:	08002f97 	.word	0x08002f97
 8002f74:	08002fb1 	.word	0x08002fb1
 8002f78:	08002fcb 	.word	0x08002fcb
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2110      	movs	r1, #16
 8002f80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f84:	f002 fafa 	bl	800557c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2120      	movs	r1, #32
 8002f8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f90:	f002 faf4 	bl	800557c <HAL_GPIO_WritePin>
      break;      
 8002f94:	e027      	b.n	8002fe6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f96:	2201      	movs	r2, #1
 8002f98:	2110      	movs	r1, #16
 8002f9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f9e:	f002 faed 	bl	800557c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2120      	movs	r1, #32
 8002fa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002faa:	f002 fae7 	bl	800557c <HAL_GPIO_WritePin>
      break;
 8002fae:	e01a      	b.n	8002fe6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	2110      	movs	r1, #16
 8002fb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fb8:	f002 fae0 	bl	800557c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	2120      	movs	r1, #32
 8002fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fc4:	f002 fada 	bl	800557c <HAL_GPIO_WritePin>
      break;
 8002fc8:	e00d      	b.n	8002fe6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2110      	movs	r1, #16
 8002fce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fd2:	f002 fad3 	bl	800557c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2120      	movs	r1, #32
 8002fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fde:	f002 facd 	bl	800557c <HAL_GPIO_WritePin>
      break;
 8002fe2:	e000      	b.n	8002fe6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002fe4:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002ff4:	2302      	movs	r3, #2
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr

08002ffe <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002ffe:	b480      	push	{r7}
 8003000:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8003002:	2301      	movs	r3, #1
}
 8003004:	4618      	mov	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8003010:	2301      	movs	r3, #1
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800302a:	230f      	movs	r3, #15
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	e001      	b.n	8003034 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8003030:	2316      	movs	r3, #22
 8003032:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003034:	68fb      	ldr	r3, [r7, #12]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr

08003040 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003044:	4b04      	ldr	r3, [pc, #16]	@ (8003058 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a03      	ldr	r2, [pc, #12]	@ (8003058 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800304a:	f023 0301 	bic.w	r3, r3, #1
 800304e:	6053      	str	r3, [r2, #4]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	e0042000 	.word	0xe0042000

0800305c <LL_DBGMCU_DisableDBGStopMode>:
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003060:	4b04      	ldr	r3, [pc, #16]	@ (8003074 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	4a03      	ldr	r2, [pc, #12]	@ (8003074 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003066:	f023 0302 	bic.w	r3, r3, #2
 800306a:	6053      	str	r3, [r2, #4]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr
 8003074:	e0042000 	.word	0xe0042000

08003078 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800307c:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	4a03      	ldr	r2, [pc, #12]	@ (8003090 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003082:	f023 0304 	bic.w	r3, r3, #4
 8003086:	6053      	str	r3, [r2, #4]
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr
 8003090:	e0042000 	.word	0xe0042000

08003094 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800309e:	2003      	movs	r0, #3
 80030a0:	f001 f9b0 	bl	8004404 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80030a4:	f003 fb46 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 80030a8:	4603      	mov	r3, r0
 80030aa:	4a09      	ldr	r2, [pc, #36]	@ (80030d0 <HAL_Init+0x3c>)
 80030ac:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030ae:	200f      	movs	r0, #15
 80030b0:	f7ff f826 	bl	8002100 <HAL_InitTick>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	71fb      	strb	r3, [r7, #7]
 80030be:	e001      	b.n	80030c4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030c0:	f7fe fddf 	bl	8001c82 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030c4:	79fb      	ldrb	r3, [r7, #7]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20000000 	.word	0x20000000

080030d4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80030d8:	4b04      	ldr	r3, [pc, #16]	@ (80030ec <HAL_SuspendTick+0x18>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a03      	ldr	r2, [pc, #12]	@ (80030ec <HAL_SuspendTick+0x18>)
 80030de:	f023 0302 	bic.w	r3, r3, #2
 80030e2:	6013      	str	r3, [r2, #0]
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	e000e010 	.word	0xe000e010

080030f0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80030f4:	4b04      	ldr	r3, [pc, #16]	@ (8003108 <HAL_ResumeTick+0x18>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a03      	ldr	r2, [pc, #12]	@ (8003108 <HAL_ResumeTick+0x18>)
 80030fa:	f043 0302 	orr.w	r3, r3, #2
 80030fe:	6013      	str	r3, [r2, #0]
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	e000e010 	.word	0xe000e010

0800310c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8003110:	4b02      	ldr	r3, [pc, #8]	@ (800311c <HAL_GetUIDw0+0x10>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	1fff7590 	.word	0x1fff7590

08003120 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003124:	4b02      	ldr	r3, [pc, #8]	@ (8003130 <HAL_GetUIDw1+0x10>)
 8003126:	681b      	ldr	r3, [r3, #0]
}
 8003128:	4618      	mov	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr
 8003130:	1fff7594 	.word	0x1fff7594

08003134 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003138:	4b02      	ldr	r3, [pc, #8]	@ (8003144 <HAL_GetUIDw2+0x10>)
 800313a:	681b      	ldr	r3, [r3, #0]
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	1fff7598 	.word	0x1fff7598

08003148 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 800314c:	f7ff ff78 	bl	8003040 <LL_DBGMCU_DisableDBGSleepMode>
}
 8003150:	bf00      	nop
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003158:	f7ff ff80 	bl	800305c <LL_DBGMCU_DisableDBGStopMode>
}
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8003164:	f7ff ff88 	bl	8003078 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8003168:	bf00      	nop
 800316a:	bd80      	pop	{r7, pc}

0800316c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	601a      	str	r2, [r3, #0]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr

08003190 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr

080031aa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b085      	sub	sp, #20
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	695a      	ldr	r2, [r3, #20]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2107      	movs	r1, #7
 80031c2:	fa01 f303 	lsl.w	r3, r1, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	401a      	ands	r2, r3
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	431a      	orrs	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
 80031ee:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	f003 0304 	and.w	r3, r3, #4
 80031fa:	2107      	movs	r1, #7
 80031fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003200:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr

08003216 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	bc80      	pop	{r7}
 8003238:	4770      	bx	lr

0800323a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800323a:	b480      	push	{r7}
 800323c:	b085      	sub	sp, #20
 800323e:	af00      	add	r7, sp, #0
 8003240:	60f8      	str	r0, [r7, #12]
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	f003 031f 	and.w	r3, r3, #31
 8003250:	210f      	movs	r1, #15
 8003252:	fa01 f303 	lsl.w	r3, r1, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	401a      	ands	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	0e9b      	lsrs	r3, r3, #26
 800325e:	f003 010f 	and.w	r1, r3, #15
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	f003 031f 	and.w	r3, r3, #31
 8003268:	fa01 f303 	lsl.w	r3, r1, r3
 800326c:	431a      	orrs	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003272:	bf00      	nop
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr

0800327c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003290:	431a      	orrs	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr

080032a0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80032b4:	43db      	mvns	r3, r3
 80032b6:	401a      	ands	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b085      	sub	sp, #20
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	43db      	mvns	r3, r3
 80032dc:	401a      	ands	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	0219      	lsls	r1, r3, #8
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	400b      	ands	r3, r1
 80032e6:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 80032ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032ee:	431a      	orrs	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80032f4:	bf00      	nop
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800330e:	f023 0317 	bic.w	r3, r3, #23
 8003312:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003334:	f023 0317 	bic.w	r3, r3, #23
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6093      	str	r3, [r2, #8]
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr

08003346 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003356:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800335a:	d101      	bne.n	8003360 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr

0800336c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800337c:	f023 0317 	bic.w	r3, r3, #23
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr

08003392 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033a2:	f023 0317 	bic.w	r3, r3, #23
 80033a6:	f043 0202 	orr.w	r2, r3, #2
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <LL_ADC_IsEnabled+0x18>
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <LL_ADC_IsEnabled+0x1a>
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d101      	bne.n	80033f4 <LL_ADC_IsDisableOngoing+0x18>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <LL_ADC_IsDisableOngoing+0x1a>
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003410:	f023 0317 	bic.w	r3, r3, #23
 8003414:	f043 0204 	orr.w	r2, r3, #4
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	bc80      	pop	{r7}
 8003424:	4770      	bx	lr

08003426 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003426:	b480      	push	{r7}
 8003428:	b083      	sub	sp, #12
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003436:	f023 0317 	bic.w	r3, r3, #23
 800343a:	f043 0210 	orr.w	r2, r3, #16
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b04      	cmp	r3, #4
 800345e:	d101      	bne.n	8003464 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003460:	2301      	movs	r3, #1
 8003462:	e000      	b.n	8003466 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 800347c:	2300      	movs	r3, #0
 800347e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003484:	2300      	movs	r3, #0
 8003486:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e19e      	b.n	80037d0 <HAL_ADC_Init+0x360>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349c:	2b00      	cmp	r3, #0
 800349e:	d109      	bne.n	80034b4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7fd fe9b 	bl	80011dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff ff44 	bl	8003346 <LL_ADC_IsInternalRegulatorEnabled>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d115      	bne.n	80034f0 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ff18 	bl	80032fe <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034ce:	4b99      	ldr	r3, [pc, #612]	@ (8003734 <HAL_ADC_Init+0x2c4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	099b      	lsrs	r3, r3, #6
 80034d4:	4a98      	ldr	r2, [pc, #608]	@ (8003738 <HAL_ADC_Init+0x2c8>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	099b      	lsrs	r3, r3, #6
 80034dc:	3301      	adds	r3, #1
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034e2:	e002      	b.n	80034ea <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f9      	bne.n	80034e4 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff ff26 	bl	8003346 <LL_ADC_IsInternalRegulatorEnabled>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10d      	bne.n	800351c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003504:	f043 0210 	orr.w	r2, r3, #16
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	f043 0201 	orr.w	r2, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff93 	bl	800344c <LL_ADC_REG_IsConversionOngoing>
 8003526:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b00      	cmp	r3, #0
 8003532:	f040 8144 	bne.w	80037be <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	f040 8140 	bne.w	80037be <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003542:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003546:	f043 0202 	orr.w	r2, r3, #2
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff30 	bl	80033b8 <LL_ADC_IsEnabled>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	f040 80a7 	bne.w	80036ae <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	7e1b      	ldrb	r3, [r3, #24]
 8003568:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800356a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7e5b      	ldrb	r3, [r3, #25]
 8003570:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003572:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	7e9b      	ldrb	r3, [r3, #26]
 8003578:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800357a:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003580:	2a00      	cmp	r2, #0
 8003582:	d002      	beq.n	800358a <HAL_ADC_Init+0x11a>
 8003584:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003588:	e000      	b.n	800358c <HAL_ADC_Init+0x11c>
 800358a:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800358c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003592:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	2b00      	cmp	r3, #0
 800359a:	da04      	bge.n	80035a6 <HAL_ADC_Init+0x136>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035a4:	e001      	b.n	80035aa <HAL_ADC_Init+0x13a>
 80035a6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 80035aa:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80035b2:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80035b4:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d114      	bne.n	80035f0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	7e9b      	ldrb	r3, [r3, #26]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d104      	bne.n	80035d8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d4:	61bb      	str	r3, [r7, #24]
 80035d6:	e00b      	b.n	80035f0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035dc:	f043 0220 	orr.w	r2, r3, #32
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d009      	beq.n	800360c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fc:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003604:	4313      	orrs	r3, r2
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8003616:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	69b9      	ldr	r1, [r7, #24]
 8003620:	430b      	orrs	r3, r1
 8003622:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003630:	4313      	orrs	r3, r2
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800363e:	2b01      	cmp	r3, #1
 8003640:	d111      	bne.n	8003666 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800364e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003654:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800365a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	4313      	orrs	r3, r2
 8003660:	f043 0301 	orr.w	r3, r3, #1
 8003664:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	4b33      	ldr	r3, [pc, #204]	@ (800373c <HAL_ADC_Init+0x2cc>)
 800366e:	4013      	ands	r3, r2
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	6979      	ldr	r1, [r7, #20]
 8003676:	430b      	orrs	r3, r1
 8003678:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003682:	d014      	beq.n	80036ae <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800368c:	d00f      	beq.n	80036ae <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003692:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003696:	d00a      	beq.n	80036ae <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003698:	4b29      	ldr	r3, [pc, #164]	@ (8003740 <HAL_ADC_Init+0x2d0>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80036a8:	4925      	ldr	r1, [pc, #148]	@ (8003740 <HAL_ADC_Init+0x2d0>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b6:	461a      	mov	r2, r3
 80036b8:	2100      	movs	r1, #0
 80036ba:	f7ff fd76 	bl	80031aa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c6:	461a      	mov	r2, r3
 80036c8:	491e      	ldr	r1, [pc, #120]	@ (8003744 <HAL_ADC_Init+0x2d4>)
 80036ca:	f7ff fd6e 	bl	80031aa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d108      	bne.n	80036e8 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f062 020f 	orn	r2, r2, #15
 80036e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80036e6:	e042      	b.n	800376e <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036f0:	d13d      	bne.n	800376e <HAL_ADC_Init+0x2fe>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	e00c      	b.n	8003712 <HAL_ADC_Init+0x2a2>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
 8003704:	f003 030f 	and.w	r3, r3, #15
 8003708:	2b0f      	cmp	r3, #15
 800370a:	d006      	beq.n	800371a <HAL_ADC_Init+0x2aa>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	3301      	adds	r3, #1
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b07      	cmp	r3, #7
 8003716:	d9ef      	bls.n	80036f8 <HAL_ADC_Init+0x288>
 8003718:	e000      	b.n	800371c <HAL_ADC_Init+0x2ac>
            ADC_CHSELR_SQ1)
        {
          break;
 800371a:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d112      	bne.n	8003748 <HAL_ADC_Init+0x2d8>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f062 020f 	orn	r2, r2, #15
 8003730:	629a      	str	r2, [r3, #40]	@ 0x28
 8003732:	e01c      	b.n	800376e <HAL_ADC_Init+0x2fe>
 8003734:	20000000 	.word	0x20000000
 8003738:	053e2d63 	.word	0x053e2d63
 800373c:	1ffffc02 	.word	0x1ffffc02
 8003740:	40012708 	.word	0x40012708
 8003744:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69db      	ldr	r3, [r3, #28]
 8003752:	3b01      	subs	r3, #1
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	f003 031c 	and.w	r3, r3, #28
 800375a:	f06f 020f 	mvn.w	r2, #15
 800375e:	fa02 f103 	lsl.w	r1, r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff fd36 	bl	80031e6 <LL_ADC_GetSamplingTimeCommonChannels>
 800377a:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003780:	429a      	cmp	r2, r3
 8003782:	d10b      	bne.n	800379c <HAL_ADC_Init+0x32c>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378e:	f023 0303 	bic.w	r3, r3, #3
 8003792:	f043 0201 	orr.w	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800379a:	e018      	b.n	80037ce <HAL_ADC_Init+0x35e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	f023 0312 	bic.w	r3, r3, #18
 80037a4:	f043 0210 	orr.w	r2, r3, #16
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b0:	f043 0201 	orr.w	r2, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80037bc:	e007      	b.n	80037ce <HAL_ADC_Init+0x35e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c2:	f043 0210 	orr.w	r2, r3, #16
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 80037ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3720      	adds	r7, #32
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e06a      	b.n	80038c0 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	f043 0202 	orr.w	r2, r3, #2
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fabe 	bl	8003d78 <ADC_ConversionStop>
 80037fc:	4603      	mov	r3, r0
 80037fe:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10f      	bne.n	8003826 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 fb82 	bl	8003f10 <ADC_Disable>
 800380c:	4603      	mov	r3, r0
 800380e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d102      	bne.n	800381c <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff fd7f 	bl	8003324 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6812      	ldr	r2, [r2, #0]
 8003830:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003834:	f023 0303 	bic.w	r3, r3, #3
 8003838:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f240 329f 	movw	r2, #927	@ 0x39f
 8003842:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68d9      	ldr	r1, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	4b1e      	ldr	r3, [pc, #120]	@ (80038c8 <HAL_ADC_DeInit+0xf0>)
 8003850:	400b      	ands	r3, r1
 8003852:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003862:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0207 	bic.w	r2, r2, #7
 8003872:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a1a      	ldr	r2, [r3, #32]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003882:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2200      	movs	r2, #0
 8003890:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003892:	4b0e      	ldr	r3, [pc, #56]	@ (80038cc <HAL_ADC_DeInit+0xf4>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a0d      	ldr	r2, [pc, #52]	@ (80038cc <HAL_ADC_DeInit+0xf4>)
 8003898:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 800389c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7fd fcb0 	bl	8001204 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	833e0200 	.word	0x833e0200
 80038cc:	40012708 	.word	0x40012708

080038d0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff fdb5 	bl	800344c <LL_ADC_REG_IsConversionOngoing>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d132      	bne.n	800394e <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_ADC_Start+0x26>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e02e      	b.n	8003954 <HAL_ADC_Start+0x84>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fa80 	bl	8003e04 <ADC_Enable>
 8003904:	4603      	mov	r3, r0
 8003906:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d11a      	bne.n	8003944 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003912:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	221c      	movs	r2, #28
 800392e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff fd5f 	bl	8003400 <LL_ADC_REG_StartConversion>
 8003942:	e006      	b.n	8003952 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800394c:	e001      	b.n	8003952 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800394e:	2302      	movs	r3, #2
 8003950:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003952:	7bfb      	ldrb	r3, [r7, #15]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800396a:	2b01      	cmp	r3, #1
 800396c:	d101      	bne.n	8003972 <HAL_ADC_Stop+0x16>
 800396e:	2302      	movs	r3, #2
 8003970:	e022      	b.n	80039b8 <HAL_ADC_Stop+0x5c>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f9fc 	bl	8003d78 <ADC_ConversionStop>
 8003980:	4603      	mov	r3, r0
 8003982:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d111      	bne.n	80039ae <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 fac0 	bl	8003f10 <ADC_Disable>
 8003990:	4603      	mov	r3, r0
 8003992:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003994:	7bfb      	ldrb	r3, [r7, #15]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d109      	bne.n	80039ae <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039a2:	f023 0301 	bic.w	r3, r3, #1
 80039a6:	f043 0201 	orr.w	r2, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	2b08      	cmp	r3, #8
 80039d0:	d102      	bne.n	80039d8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80039d2:	2308      	movs	r3, #8
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	e010      	b.n	80039fa <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d007      	beq.n	80039f6 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	f043 0220 	orr.w	r2, r3, #32
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e077      	b.n	8003ae6 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80039f6:	2304      	movs	r3, #4
 80039f8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80039fa:	f7fe fb8b 	bl	8002114 <HAL_GetTick>
 80039fe:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003a00:	e021      	b.n	8003a46 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a08:	d01d      	beq.n	8003a46 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003a0a:	f7fe fb83 	bl	8002114 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d302      	bcc.n	8003a20 <HAL_ADC_PollForConversion+0x60>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d112      	bne.n	8003a46 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10b      	bne.n	8003a46 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a32:	f043 0204 	orr.w	r2, r3, #4
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e04f      	b.n	8003ae6 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0d6      	beq.n	8003a02 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a58:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7ff fbd6 	bl	8003216 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d031      	beq.n	8003ad4 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7e9b      	ldrb	r3, [r3, #26]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d12d      	bne.n	8003ad4 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d126      	bne.n	8003ad4 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7ff fcde 	bl	800344c <LL_ADC_REG_IsConversionOngoing>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d112      	bne.n	8003abc <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 020c 	bic.w	r2, r2, #12
 8003aa4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aaa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003aae:	f023 0301 	bic.w	r3, r3, #1
 8003ab2:	f043 0201 	orr.w	r2, r3, #1
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	659a      	str	r2, [r3, #88]	@ 0x58
 8003aba:	e00b      	b.n	8003ad4 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac0:	f043 0220 	orr.w	r2, r3, #32
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	7e1b      	ldrb	r3, [r3, #24]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d103      	bne.n	8003ae4 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	220c      	movs	r2, #12
 8003ae2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr
	...

08003b08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_ADC_ConfigChannel+0x28>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e110      	b.n	8003d52 <HAL_ADC_ConfigChannel+0x24a>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff fc85 	bl	800344c <LL_ADC_REG_IsConversionOngoing>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f040 80f7 	bne.w	8003d38 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	f000 80b1 	beq.w	8003cb6 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b5c:	d004      	beq.n	8003b68 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003b62:	4a7e      	ldr	r2, [pc, #504]	@ (8003d5c <HAL_ADC_ConfigChannel+0x254>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d108      	bne.n	8003b7a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4619      	mov	r1, r3
 8003b72:	4610      	mov	r0, r2
 8003b74:	f7ff fb82 	bl	800327c <LL_ADC_REG_SetSequencerChAdd>
 8003b78:	e041      	b.n	8003bfe <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f003 031f 	and.w	r3, r3, #31
 8003b86:	210f      	movs	r1, #15
 8003b88:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	401a      	ands	r2, r3
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d105      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0xa0>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0e9b      	lsrs	r3, r3, #26
 8003ba2:	f003 031f 	and.w	r3, r3, #31
 8003ba6:	e011      	b.n	8003bcc <HAL_ADC_ConfigChannel+0xc4>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	fa93 f3a3 	rbit	r3, r3
 8003bb4:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003bc0:	2320      	movs	r3, #32
 8003bc2:	e003      	b.n	8003bcc <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	fab3 f383 	clz	r3, r3
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	6839      	ldr	r1, [r7, #0]
 8003bce:	6849      	ldr	r1, [r1, #4]
 8003bd0:	f001 011f 	and.w	r1, r1, #31
 8003bd4:	408b      	lsls	r3, r1
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d808      	bhi.n	8003bfe <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	6859      	ldr	r1, [r3, #4]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	f7ff fb1e 	bl	800323a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6818      	ldr	r0, [r3, #0]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	6819      	ldr	r1, [r3, #0]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f7ff fb5b 	bl	80032c6 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f280 8097 	bge.w	8003d48 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c1a:	4851      	ldr	r0, [pc, #324]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003c1c:	f7ff fab8 	bl	8003190 <LL_ADC_GetCommonPathInternalCh>
 8003c20:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a4f      	ldr	r2, [pc, #316]	@ (8003d64 <HAL_ADC_ConfigChannel+0x25c>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d120      	bne.n	8003c6e <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d11b      	bne.n	8003c6e <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4848      	ldr	r0, [pc, #288]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003c40:	f7ff fa94 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c44:	4b48      	ldr	r3, [pc, #288]	@ (8003d68 <HAL_ADC_ConfigChannel+0x260>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	099b      	lsrs	r3, r3, #6
 8003c4a:	4a48      	ldr	r2, [pc, #288]	@ (8003d6c <HAL_ADC_ConfigChannel+0x264>)
 8003c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c50:	099b      	lsrs	r3, r3, #6
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	4613      	mov	r3, r2
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	4413      	add	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c5e:	e002      	b.n	8003c66 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f9      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003c6c:	e06c      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a3f      	ldr	r2, [pc, #252]	@ (8003d70 <HAL_ADC_ConfigChannel+0x268>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d10c      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x18a>
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4835      	ldr	r0, [pc, #212]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003c8c:	f7ff fa6e 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
 8003c90:	e05a      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a37      	ldr	r2, [pc, #220]	@ (8003d74 <HAL_ADC_ConfigChannel+0x26c>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d155      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d150      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cac:	4619      	mov	r1, r3
 8003cae:	482c      	ldr	r0, [pc, #176]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003cb0:	f7ff fa5c 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
 8003cb4:	e048      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cbe:	d004      	beq.n	8003cca <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003cc4:	4a25      	ldr	r2, [pc, #148]	@ (8003d5c <HAL_ADC_ConfigChannel+0x254>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d107      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	f7ff fae3 	bl	80032a0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	da32      	bge.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ce2:	481f      	ldr	r0, [pc, #124]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003ce4:	f7ff fa54 	bl	8003190 <LL_ADC_GetCommonPathInternalCh>
 8003ce8:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a1d      	ldr	r2, [pc, #116]	@ (8003d64 <HAL_ADC_ConfigChannel+0x25c>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d107      	bne.n	8003d04 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4818      	ldr	r0, [pc, #96]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003cfe:	f7ff fa35 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
 8003d02:	e021      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a19      	ldr	r2, [pc, #100]	@ (8003d70 <HAL_ADC_ConfigChannel+0x268>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d107      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d14:	4619      	mov	r1, r3
 8003d16:	4812      	ldr	r0, [pc, #72]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003d18:	f7ff fa28 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
 8003d1c:	e014      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a14      	ldr	r2, [pc, #80]	@ (8003d74 <HAL_ADC_ConfigChannel+0x26c>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d10f      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003d2e:	4619      	mov	r1, r3
 8003d30:	480b      	ldr	r0, [pc, #44]	@ (8003d60 <HAL_ADC_ConfigChannel+0x258>)
 8003d32:	f7ff fa1b 	bl	800316c <LL_ADC_SetCommonPathInternalCh>
 8003d36:	e007      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	f043 0220 	orr.w	r2, r3, #32
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003d50:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3720      	adds	r7, #32
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	80000004 	.word	0x80000004
 8003d60:	40012708 	.word	0x40012708
 8003d64:	b0001000 	.word	0xb0001000
 8003d68:	20000000 	.word	0x20000000
 8003d6c:	053e2d63 	.word	0x053e2d63
 8003d70:	b8004000 	.word	0xb8004000
 8003d74:	b4002000 	.word	0xb4002000

08003d78 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff fb61 	bl	800344c <LL_ADC_REG_IsConversionOngoing>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d033      	beq.n	8003df8 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff fb21 	bl	80033dc <LL_ADC_IsDisableOngoing>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d104      	bne.n	8003daa <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff fb3e 	bl	8003426 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003daa:	f7fe f9b3 	bl	8002114 <HAL_GetTick>
 8003dae:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003db0:	e01b      	b.n	8003dea <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003db2:	f7fe f9af 	bl	8002114 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d914      	bls.n	8003dea <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00d      	beq.n	8003dea <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	f043 0210 	orr.w	r2, r3, #16
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	f043 0201 	orr.w	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e007      	b.n	8003dfa <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1dc      	bne.n	8003db2 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3710      	adds	r7, #16
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff facf 	bl	80033b8 <LL_ADC_IsEnabled>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d169      	bne.n	8003ef4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	4b36      	ldr	r3, [pc, #216]	@ (8003f00 <ADC_Enable+0xfc>)
 8003e28:	4013      	ands	r3, r2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00d      	beq.n	8003e4a <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e32:	f043 0210 	orr.w	r2, r3, #16
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3e:	f043 0201 	orr.w	r2, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e055      	b.n	8003ef6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff fa8c 	bl	800336c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003e54:	482b      	ldr	r0, [pc, #172]	@ (8003f04 <ADC_Enable+0x100>)
 8003e56:	f7ff f99b 	bl	8003190 <LL_ADC_GetCommonPathInternalCh>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00f      	beq.n	8003e84 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e64:	4b28      	ldr	r3, [pc, #160]	@ (8003f08 <ADC_Enable+0x104>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	099b      	lsrs	r3, r3, #6
 8003e6a:	4a28      	ldr	r2, [pc, #160]	@ (8003f0c <ADC_Enable+0x108>)
 8003e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e70:	099b      	lsrs	r3, r3, #6
 8003e72:	3301      	adds	r3, #1
 8003e74:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e76:	e002      	b.n	8003e7e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f9      	bne.n	8003e78 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	7e5b      	ldrb	r3, [r3, #25]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d033      	beq.n	8003ef4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003e8c:	f7fe f942 	bl	8002114 <HAL_GetTick>
 8003e90:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e92:	e028      	b.n	8003ee6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff fa8d 	bl	80033b8 <LL_ADC_IsEnabled>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d104      	bne.n	8003eae <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff fa5f 	bl	800336c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003eae:	f7fe f931 	bl	8002114 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d914      	bls.n	8003ee6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d00d      	beq.n	8003ee6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ece:	f043 0210 	orr.w	r2, r3, #16
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eda:	f043 0201 	orr.w	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e007      	b.n	8003ef6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d1cf      	bne.n	8003e94 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	80000017 	.word	0x80000017
 8003f04:	40012708 	.word	0x40012708
 8003f08:	20000000 	.word	0x20000000
 8003f0c:	053e2d63 	.word	0x053e2d63

08003f10 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fa5d 	bl	80033dc <LL_ADC_IsDisableOngoing>
 8003f22:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff fa45 	bl	80033b8 <LL_ADC_IsEnabled>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d047      	beq.n	8003fc4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d144      	bne.n	8003fc4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f003 0305 	and.w	r3, r3, #5
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d10c      	bne.n	8003f62 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff fa20 	bl	8003392 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2203      	movs	r2, #3
 8003f58:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f5a:	f7fe f8db 	bl	8002114 <HAL_GetTick>
 8003f5e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f60:	e029      	b.n	8003fb6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f66:	f043 0210 	orr.w	r2, r3, #16
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f72:	f043 0201 	orr.w	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e023      	b.n	8003fc6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f7e:	f7fe f8c9 	bl	8002114 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d914      	bls.n	8003fb6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00d      	beq.n	8003fb6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9e:	f043 0210 	orr.w	r2, r3, #16
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003faa:	f043 0201 	orr.w	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e007      	b.n	8003fc6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1dc      	bne.n	8003f7e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <LL_ADC_SetCalibrationFactor>:
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fde:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bc80      	pop	{r7}
 8003ff4:	4770      	bx	lr

08003ff6 <LL_ADC_GetCalibrationFactor>:
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b083      	sub	sp, #12
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8004008:	4618      	mov	r0, r3
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <LL_ADC_Enable>:
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004022:	f023 0317 	bic.w	r3, r3, #23
 8004026:	f043 0201 	orr.w	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	609a      	str	r2, [r3, #8]
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <LL_ADC_Disable>:
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004048:	f023 0317 	bic.w	r3, r3, #23
 800404c:	f043 0202 	orr.w	r2, r3, #2
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	609a      	str	r2, [r3, #8]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr

0800405e <LL_ADC_IsEnabled>:
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <LL_ADC_IsEnabled+0x18>
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <LL_ADC_IsEnabled+0x1a>
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <LL_ADC_StartCalibration>:
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004092:	f023 0317 	bic.w	r3, r3, #23
 8004096:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	609a      	str	r2, [r3, #8]
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr

080040a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040bc:	d101      	bne.n	80040c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80040be:	2301      	movs	r3, #1
 80040c0:	e000      	b.n	80040c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr

080040ce <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b088      	sub	sp, #32
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80040da:	2300      	movs	r3, #0
 80040dc:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d101      	bne.n	80040ec <HAL_ADCEx_Calibration_Start+0x1e>
 80040e8:	2302      	movs	r3, #2
 80040ea:	e0b9      	b.n	8004260 <HAL_ADCEx_Calibration_Start+0x192>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff ff0b 	bl	8003f10 <ADC_Disable>
 80040fa:	4603      	mov	r3, r0
 80040fc:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff ffab 	bl	800405e <LL_ADC_IsEnabled>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	f040 809d 	bne.w	800424a <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004114:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004118:	f043 0202 	orr.w	r2, r3, #2
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	f248 0303 	movw	r3, #32771	@ 0x8003
 800412a:	4013      	ands	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6812      	ldr	r2, [r2, #0]
 8004138:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800413c:	f023 0303 	bic.w	r3, r3, #3
 8004140:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004142:	2300      	movs	r3, #0
 8004144:	61fb      	str	r3, [r7, #28]
 8004146:	e02e      	b.n	80041a6 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ff98 	bl	8004082 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004152:	e014      	b.n	800417e <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	3301      	adds	r3, #1
 8004158:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004160:	d30d      	bcc.n	800417e <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004166:	f023 0312 	bic.w	r3, r3, #18
 800416a:	f043 0210 	orr.w	r2, r3, #16
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e070      	b.n	8004260 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff ff90 	bl	80040a8 <LL_ADC_IsCalibrationOnGoing>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1e2      	bne.n	8004154 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff ff2f 	bl	8003ff6 <LL_ADC_GetCalibrationFactor>
 8004198:	4602      	mov	r2, r0
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	4413      	add	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	3301      	adds	r3, #1
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	2b07      	cmp	r3, #7
 80041aa:	d9cd      	bls.n	8004148 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b4:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff ff29 	bl	8004012 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	69b9      	ldr	r1, [r7, #24]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff ff01 	bl	8003fce <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff ff31 	bl	8004038 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80041d6:	f7fd ff9d 	bl	8002114 <HAL_GetTick>
 80041da:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80041dc:	e01c      	b.n	8004218 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80041de:	f7fd ff99 	bl	8002114 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d915      	bls.n	8004218 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7ff ff34 	bl	800405e <LL_ADC_IsEnabled>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00d      	beq.n	8004218 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004200:	f043 0210 	orr.w	r2, r3, #16
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420c:	f043 0201 	orr.w	r2, r3, #1
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e023      	b.n	8004260 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff ff1e 	bl	800405e <LL_ADC_IsEnabled>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1da      	bne.n	80041de <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68d9      	ldr	r1, [r3, #12]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	430a      	orrs	r2, r1
 8004236:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423c:	f023 0303 	bic.w	r3, r3, #3
 8004240:	f043 0201 	orr.w	r2, r3, #1
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	659a      	str	r2, [r3, #88]	@ 0x58
 8004248:	e005      	b.n	8004256 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	f043 0210 	orr.w	r2, r3, #16
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800425e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3720      	adds	r7, #32
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004278:	4b0c      	ldr	r3, [pc, #48]	@ (80042ac <__NVIC_SetPriorityGrouping+0x44>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004284:	4013      	ands	r3, r2
 8004286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004290:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800429a:	4a04      	ldr	r2, [pc, #16]	@ (80042ac <__NVIC_SetPriorityGrouping+0x44>)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	60d3      	str	r3, [r2, #12]
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	e000ed00 	.word	0xe000ed00

080042b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042b4:	4b04      	ldr	r3, [pc, #16]	@ (80042c8 <__NVIC_GetPriorityGrouping+0x18>)
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	0a1b      	lsrs	r3, r3, #8
 80042ba:	f003 0307 	and.w	r3, r3, #7
}
 80042be:	4618      	mov	r0, r3
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	db0b      	blt.n	80042f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	f003 021f 	and.w	r2, r3, #31
 80042e4:	4906      	ldr	r1, [pc, #24]	@ (8004300 <__NVIC_EnableIRQ+0x34>)
 80042e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ea:	095b      	lsrs	r3, r3, #5
 80042ec:	2001      	movs	r0, #1
 80042ee:	fa00 f202 	lsl.w	r2, r0, r2
 80042f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr
 8004300:	e000e100 	.word	0xe000e100

08004304 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	4603      	mov	r3, r0
 800430c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800430e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004312:	2b00      	cmp	r3, #0
 8004314:	db12      	blt.n	800433c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	f003 021f 	and.w	r2, r3, #31
 800431c:	490a      	ldr	r1, [pc, #40]	@ (8004348 <__NVIC_DisableIRQ+0x44>)
 800431e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004322:	095b      	lsrs	r3, r3, #5
 8004324:	2001      	movs	r0, #1
 8004326:	fa00 f202 	lsl.w	r2, r0, r2
 800432a:	3320      	adds	r3, #32
 800432c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004330:	f3bf 8f4f 	dsb	sy
}
 8004334:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004336:	f3bf 8f6f 	isb	sy
}
 800433a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	bc80      	pop	{r7}
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	e000e100 	.word	0xe000e100

0800434c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	6039      	str	r1, [r7, #0]
 8004356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435c:	2b00      	cmp	r3, #0
 800435e:	db0a      	blt.n	8004376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	b2da      	uxtb	r2, r3
 8004364:	490c      	ldr	r1, [pc, #48]	@ (8004398 <__NVIC_SetPriority+0x4c>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	0112      	lsls	r2, r2, #4
 800436c:	b2d2      	uxtb	r2, r2
 800436e:	440b      	add	r3, r1
 8004370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004374:	e00a      	b.n	800438c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	b2da      	uxtb	r2, r3
 800437a:	4908      	ldr	r1, [pc, #32]	@ (800439c <__NVIC_SetPriority+0x50>)
 800437c:	79fb      	ldrb	r3, [r7, #7]
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	3b04      	subs	r3, #4
 8004384:	0112      	lsls	r2, r2, #4
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	440b      	add	r3, r1
 800438a:	761a      	strb	r2, [r3, #24]
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	bc80      	pop	{r7}
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	e000e100 	.word	0xe000e100
 800439c:	e000ed00 	.word	0xe000ed00

080043a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b089      	sub	sp, #36	@ 0x24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f1c3 0307 	rsb	r3, r3, #7
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	bf28      	it	cs
 80043be:	2304      	movcs	r3, #4
 80043c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	3304      	adds	r3, #4
 80043c6:	2b06      	cmp	r3, #6
 80043c8:	d902      	bls.n	80043d0 <NVIC_EncodePriority+0x30>
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	3b03      	subs	r3, #3
 80043ce:	e000      	b.n	80043d2 <NVIC_EncodePriority+0x32>
 80043d0:	2300      	movs	r3, #0
 80043d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d4:	f04f 32ff 	mov.w	r2, #4294967295
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43da      	mvns	r2, r3
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	401a      	ands	r2, r3
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043e8:	f04f 31ff 	mov.w	r1, #4294967295
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	fa01 f303 	lsl.w	r3, r1, r3
 80043f2:	43d9      	mvns	r1, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f8:	4313      	orrs	r3, r2
         );
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3724      	adds	r7, #36	@ 0x24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr

08004404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f7ff ff2b 	bl	8004268 <__NVIC_SetPriorityGrouping>
}
 8004412:	bf00      	nop
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b086      	sub	sp, #24
 800441e:	af00      	add	r7, sp, #0
 8004420:	4603      	mov	r3, r0
 8004422:	60b9      	str	r1, [r7, #8]
 8004424:	607a      	str	r2, [r7, #4]
 8004426:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004428:	f7ff ff42 	bl	80042b0 <__NVIC_GetPriorityGrouping>
 800442c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	68b9      	ldr	r1, [r7, #8]
 8004432:	6978      	ldr	r0, [r7, #20]
 8004434:	f7ff ffb4 	bl	80043a0 <NVIC_EncodePriority>
 8004438:	4602      	mov	r2, r0
 800443a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800443e:	4611      	mov	r1, r2
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff ff83 	bl	800434c <__NVIC_SetPriority>
}
 8004446:	bf00      	nop
 8004448:	3718      	adds	r7, #24
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b082      	sub	sp, #8
 8004452:	af00      	add	r7, sp, #0
 8004454:	4603      	mov	r3, r0
 8004456:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff ff35 	bl	80042cc <__NVIC_EnableIRQ>
}
 8004462:	bf00      	nop
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b082      	sub	sp, #8
 800446e:	af00      	add	r7, sp, #0
 8004470:	4603      	mov	r3, r0
 8004472:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff ff43 	bl	8004304 <__NVIC_DisableIRQ>
}
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e08e      	b.n	80045b8 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	4b47      	ldr	r3, [pc, #284]	@ (80045c0 <HAL_DMA_Init+0x138>)
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d80f      	bhi.n	80044c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	4b45      	ldr	r3, [pc, #276]	@ (80045c4 <HAL_DMA_Init+0x13c>)
 80044ae:	4413      	add	r3, r2
 80044b0:	4a45      	ldr	r2, [pc, #276]	@ (80045c8 <HAL_DMA_Init+0x140>)
 80044b2:	fba2 2303 	umull	r2, r3, r2, r3
 80044b6:	091b      	lsrs	r3, r3, #4
 80044b8:	009a      	lsls	r2, r3, #2
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a42      	ldr	r2, [pc, #264]	@ (80045cc <HAL_DMA_Init+0x144>)
 80044c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80044c4:	e00e      	b.n	80044e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	4b40      	ldr	r3, [pc, #256]	@ (80045d0 <HAL_DMA_Init+0x148>)
 80044ce:	4413      	add	r3, r2
 80044d0:	4a3d      	ldr	r2, [pc, #244]	@ (80045c8 <HAL_DMA_Init+0x140>)
 80044d2:	fba2 2303 	umull	r2, r3, r2, r3
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	009a      	lsls	r2, r3, #2
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a3c      	ldr	r2, [pc, #240]	@ (80045d4 <HAL_DMA_Init+0x14c>)
 80044e2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6812      	ldr	r2, [r2, #0]
 80044f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80044fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044fe:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6819      	ldr	r1, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	431a      	orrs	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	430a      	orrs	r2, r1
 8004534:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fb24 	bl	8004b84 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004544:	d102      	bne.n	800454c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004554:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004558:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004562:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d010      	beq.n	800458e <HAL_DMA_Init+0x106>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2b04      	cmp	r3, #4
 8004572:	d80c      	bhi.n	800458e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 fb4d 	bl	8004c14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800458a:	605a      	str	r2, [r3, #4]
 800458c:	e008      	b.n	80045a0 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40020407 	.word	0x40020407
 80045c4:	bffdfff8 	.word	0xbffdfff8
 80045c8:	cccccccd 	.word	0xcccccccd
 80045cc:	40020000 	.word	0x40020000
 80045d0:	bffdfbf8 	.word	0xbffdfbf8
 80045d4:	40020400 	.word	0x40020400

080045d8 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e07b      	b.n	80046e2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0201 	bic.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	4b3a      	ldr	r3, [pc, #232]	@ (80046ec <HAL_DMA_DeInit+0x114>)
 8004602:	429a      	cmp	r2, r3
 8004604:	d80f      	bhi.n	8004626 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	4b38      	ldr	r3, [pc, #224]	@ (80046f0 <HAL_DMA_DeInit+0x118>)
 800460e:	4413      	add	r3, r2
 8004610:	4a38      	ldr	r2, [pc, #224]	@ (80046f4 <HAL_DMA_DeInit+0x11c>)
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	091b      	lsrs	r3, r3, #4
 8004618:	009a      	lsls	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a35      	ldr	r2, [pc, #212]	@ (80046f8 <HAL_DMA_DeInit+0x120>)
 8004622:	641a      	str	r2, [r3, #64]	@ 0x40
 8004624:	e00e      	b.n	8004644 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	461a      	mov	r2, r3
 800462c:	4b33      	ldr	r3, [pc, #204]	@ (80046fc <HAL_DMA_DeInit+0x124>)
 800462e:	4413      	add	r3, r2
 8004630:	4a30      	ldr	r2, [pc, #192]	@ (80046f4 <HAL_DMA_DeInit+0x11c>)
 8004632:	fba2 2303 	umull	r2, r3, r2, r3
 8004636:	091b      	lsrs	r3, r3, #4
 8004638:	009a      	lsls	r2, r3, #2
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a2f      	ldr	r2, [pc, #188]	@ (8004700 <HAL_DMA_DeInit+0x128>)
 8004642:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004650:	f003 021c 	and.w	r2, r3, #28
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	2101      	movs	r1, #1
 800465a:	fa01 f202 	lsl.w	r2, r1, r2
 800465e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 fa8f 	bl	8004b84 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004676:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00f      	beq.n	80046a0 <HAL_DMA_DeInit+0xc8>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b04      	cmp	r3, #4
 8004686:	d80b      	bhi.n	80046a0 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fac3 	bl	8004c14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800469e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40020407 	.word	0x40020407
 80046f0:	bffdfff8 	.word	0xbffdfff8
 80046f4:	cccccccd 	.word	0xcccccccd
 80046f8:	40020000 	.word	0x40020000
 80046fc:	bffdfbf8 	.word	0xbffdfbf8
 8004700:	40020400 	.word	0x40020400

08004704 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004712:	2300      	movs	r3, #0
 8004714:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_DMA_Start_IT+0x20>
 8004720:	2302      	movs	r3, #2
 8004722:	e069      	b.n	80047f8 <HAL_DMA_Start_IT+0xf4>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b01      	cmp	r3, #1
 8004736:	d155      	bne.n	80047e4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0201 	bic.w	r2, r2, #1
 8004754:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	68b9      	ldr	r1, [r7, #8]
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 f9d3 	bl	8004b08 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f042 020e 	orr.w	r2, r2, #14
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	e00f      	b.n	800479c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0204 	bic.w	r2, r2, #4
 800478a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 020a 	orr.w	r2, r2, #10
 800479a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d007      	beq.n	80047ba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047b8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d007      	beq.n	80047d2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	e008      	b.n	80047f6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2280      	movs	r2, #128	@ 0x80
 80047e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80047f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e04f      	b.n	80048b2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d008      	beq.n	8004830 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2204      	movs	r2, #4
 8004822:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e040      	b.n	80048b2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 020e 	bic.w	r2, r2, #14
 800483e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800484a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800484e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0201 	bic.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004864:	f003 021c 	and.w	r2, r3, #28
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486c:	2101      	movs	r1, #1
 800486e:	fa01 f202 	lsl.w	r2, r1, r2
 8004872:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800487c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00c      	beq.n	80048a0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004890:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004894:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800489e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr

080048bc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d005      	beq.n	80048e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2204      	movs	r2, #4
 80048d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	73fb      	strb	r3, [r7, #15]
 80048de:	e047      	b.n	8004970 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 020e 	bic.w	r2, r2, #14
 80048ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0201 	bic.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800490a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800490e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004914:	f003 021c 	and.w	r2, r3, #28
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	2101      	movs	r1, #1
 800491e:	fa01 f202 	lsl.w	r2, r1, r2
 8004922:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800492c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00c      	beq.n	8004950 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004944:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800494e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004964:	2b00      	cmp	r3, #0
 8004966:	d003      	beq.n	8004970 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	4798      	blx	r3
    }
  }
  return status;
 8004970:	7bfb      	ldrb	r3, [r7, #15]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3710      	adds	r7, #16
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004998:	f003 031c 	and.w	r3, r3, #28
 800499c:	2204      	movs	r2, #4
 800499e:	409a      	lsls	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4013      	ands	r3, r2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d027      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x7c>
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d022      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0320 	and.w	r3, r3, #32
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d107      	bne.n	80049d0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0204 	bic.w	r2, r2, #4
 80049ce:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d4:	f003 021c 	and.w	r2, r3, #28
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	2104      	movs	r1, #4
 80049de:	fa01 f202 	lsl.w	r2, r1, r2
 80049e2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 8081 	beq.w	8004af0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80049f6:	e07b      	b.n	8004af0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fc:	f003 031c 	and.w	r3, r3, #28
 8004a00:	2202      	movs	r2, #2
 8004a02:	409a      	lsls	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4013      	ands	r3, r2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d03d      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x10c>
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d038      	beq.n	8004a88 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10b      	bne.n	8004a3c <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 020a 	bic.w	r2, r2, #10
 8004a32:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	4b2e      	ldr	r3, [pc, #184]	@ (8004afc <HAL_DMA_IRQHandler+0x180>)
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d909      	bls.n	8004a5c <HAL_DMA_IRQHandler+0xe0>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4c:	f003 031c 	and.w	r3, r3, #28
 8004a50:	4a2b      	ldr	r2, [pc, #172]	@ (8004b00 <HAL_DMA_IRQHandler+0x184>)
 8004a52:	2102      	movs	r1, #2
 8004a54:	fa01 f303 	lsl.w	r3, r1, r3
 8004a58:	6053      	str	r3, [r2, #4]
 8004a5a:	e008      	b.n	8004a6e <HAL_DMA_IRQHandler+0xf2>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a60:	f003 031c 	and.w	r3, r3, #28
 8004a64:	4a27      	ldr	r2, [pc, #156]	@ (8004b04 <HAL_DMA_IRQHandler+0x188>)
 8004a66:	2102      	movs	r1, #2
 8004a68:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d038      	beq.n	8004af0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004a86:	e033      	b.n	8004af0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8c:	f003 031c 	and.w	r3, r3, #28
 8004a90:	2208      	movs	r2, #8
 8004a92:	409a      	lsls	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d02a      	beq.n	8004af2 <HAL_DMA_IRQHandler+0x176>
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d025      	beq.n	8004af2 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 020e 	bic.w	r2, r2, #14
 8004ab4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aba:	f003 021c 	and.w	r2, r3, #28
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ac8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d004      	beq.n	8004af2 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
}
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	40020080 	.word	0x40020080
 8004b00:	40020400 	.word	0x40020400
 8004b04:	40020000 	.word	0x40020000

08004b08 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
 8004b14:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b1e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d004      	beq.n	8004b32 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b30:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b36:	f003 021c 	and.w	r2, r3, #28
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	2101      	movs	r1, #1
 8004b40:	fa01 f202 	lsl.w	r2, r1, r2
 8004b44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	2b10      	cmp	r3, #16
 8004b54:	d108      	bne.n	8004b68 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b66:	e007      	b.n	8004b78 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	60da      	str	r2, [r3, #12]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr
	...

08004b84 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	461a      	mov	r2, r3
 8004b92:	4b1c      	ldr	r3, [pc, #112]	@ (8004c04 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d813      	bhi.n	8004bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ba4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	3b08      	subs	r3, #8
 8004bb4:	4a14      	ldr	r2, [pc, #80]	@ (8004c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bba:	091b      	lsrs	r3, r3, #4
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	e011      	b.n	8004be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc4:	089b      	lsrs	r3, r3, #2
 8004bc6:	009a      	lsls	r2, r3, #2
 8004bc8:	4b10      	ldr	r3, [pc, #64]	@ (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004bca:	4413      	add	r3, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	3b08      	subs	r3, #8
 8004bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8004c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004bda:	fba2 2303 	umull	r2, r3, r2, r3
 8004bde:	091b      	lsrs	r3, r3, #4
 8004be0:	3307      	adds	r3, #7
 8004be2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a0a      	ldr	r2, [pc, #40]	@ (8004c10 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004be8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	409a      	lsls	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bf8:	bf00      	nop
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bc80      	pop	{r7}
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40020407 	.word	0x40020407
 8004c08:	cccccccd 	.word	0xcccccccd
 8004c0c:	4002081c 	.word	0x4002081c
 8004c10:	40020880 	.word	0x40020880

08004c14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c24:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	4b0a      	ldr	r3, [pc, #40]	@ (8004c54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	461a      	mov	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a08      	ldr	r2, [pc, #32]	@ (8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	f003 0303 	and.w	r3, r3, #3
 8004c42:	2201      	movs	r2, #1
 8004c44:	409a      	lsls	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004c4a:	bf00      	nop
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr
 8004c54:	1000823f 	.word	0x1000823f
 8004c58:	40020940 	.word	0x40020940

08004c5c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cdc <HAL_FLASH_Program+0x80>)
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d101      	bne.n	8004c76 <HAL_FLASH_Program+0x1a>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e02d      	b.n	8004cd2 <HAL_FLASH_Program+0x76>
 8004c76:	4b19      	ldr	r3, [pc, #100]	@ (8004cdc <HAL_FLASH_Program+0x80>)
 8004c78:	2201      	movs	r2, #1
 8004c7a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c7c:	4b17      	ldr	r3, [pc, #92]	@ (8004cdc <HAL_FLASH_Program+0x80>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c86:	f000 f869 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004c8e:	7dfb      	ldrb	r3, [r7, #23]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d11a      	bne.n	8004cca <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d105      	bne.n	8004ca6 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004c9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c9e:	68b8      	ldr	r0, [r7, #8]
 8004ca0:	f000 f8be 	bl	8004e20 <FLASH_Program_DoubleWord>
 8004ca4:	e004      	b.n	8004cb0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	4619      	mov	r1, r3
 8004caa:	68b8      	ldr	r0, [r7, #8]
 8004cac:	f000 f8de 	bl	8004e6c <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004cb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004cb4:	f000 f852 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004cbc:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <HAL_FLASH_Program+0x84>)
 8004cbe:	695a      	ldr	r2, [r3, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	43db      	mvns	r3, r3
 8004cc4:	4906      	ldr	r1, [pc, #24]	@ (8004ce0 <HAL_FLASH_Program+0x84>)
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004cca:	4b04      	ldr	r3, [pc, #16]	@ (8004cdc <HAL_FLASH_Program+0x80>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000578 	.word	0x20000578
 8004ce0:	58004000 	.word	0x58004000

08004ce4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004cea:	2300      	movs	r3, #0
 8004cec:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004cee:	4b0b      	ldr	r3, [pc, #44]	@ (8004d1c <HAL_FLASH_Unlock+0x38>)
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	da0b      	bge.n	8004d0e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004cf6:	4b09      	ldr	r3, [pc, #36]	@ (8004d1c <HAL_FLASH_Unlock+0x38>)
 8004cf8:	4a09      	ldr	r2, [pc, #36]	@ (8004d20 <HAL_FLASH_Unlock+0x3c>)
 8004cfa:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004cfc:	4b07      	ldr	r3, [pc, #28]	@ (8004d1c <HAL_FLASH_Unlock+0x38>)
 8004cfe:	4a09      	ldr	r2, [pc, #36]	@ (8004d24 <HAL_FLASH_Unlock+0x40>)
 8004d00:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d02:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <HAL_FLASH_Unlock+0x38>)
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	da01      	bge.n	8004d0e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004d0e:	79fb      	ldrb	r3, [r7, #7]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	58004000 	.word	0x58004000
 8004d20:	45670123 	.word	0x45670123
 8004d24:	cdef89ab 	.word	0xcdef89ab

08004d28 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004d32:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <HAL_FLASH_Lock+0x30>)
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	4a08      	ldr	r2, [pc, #32]	@ (8004d58 <HAL_FLASH_Lock+0x30>)
 8004d38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d3c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004d3e:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <HAL_FLASH_Lock+0x30>)
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	db01      	blt.n	8004d4a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004d4a:	79fb      	ldrb	r3, [r7, #7]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	58004000 	.word	0x58004000

08004d5c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004d64:	f7fd f9d6 	bl	8002114 <HAL_GetTick>
 8004d68:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d6a:	e009      	b.n	8004d80 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004d6c:	f7fd f9d2 	bl	8002114 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d801      	bhi.n	8004d80 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e046      	b.n	8004e0e <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d80:	4b25      	ldr	r3, [pc, #148]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d8c:	d0ee      	beq.n	8004d6c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004d8e:	4b22      	ldr	r3, [pc, #136]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d002      	beq.n	8004da4 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004da0:	2201      	movs	r2, #1
 8004da2:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8004daa:	4013      	ands	r3, r2
 8004dac:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db4:	d307      	bcc.n	8004dc6 <FLASH_WaitForLastOperation+0x6a>
 8004db6:	4b18      	ldr	r3, [pc, #96]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004db8:	699a      	ldr	r2, [r3, #24]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004dc0:	4915      	ldr	r1, [pc, #84]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	618b      	str	r3, [r1, #24]
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d004      	beq.n	8004dda <FLASH_WaitForLastOperation+0x7e>
 8004dd0:	4a11      	ldr	r2, [pc, #68]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004dd8:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00e      	beq.n	8004dfe <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004de0:	4a0e      	ldr	r2, [pc, #56]	@ (8004e1c <FLASH_WaitForLastOperation+0xc0>)
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e011      	b.n	8004e0e <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004dea:	f7fd f993 	bl	8002114 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d801      	bhi.n	8004dfe <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e007      	b.n	8004e0e <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004dfe:	4b06      	ldr	r3, [pc, #24]	@ (8004e18 <FLASH_WaitForLastOperation+0xbc>)
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e0a:	d0ee      	beq.n	8004dea <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	58004000 	.word	0x58004000
 8004e1c:	20000578 	.word	0x20000578

08004e20 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e68 <FLASH_Program_DoubleWord+0x48>)
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	4a0d      	ldr	r2, [pc, #52]	@ (8004e68 <FLASH_Program_DoubleWord+0x48>)
 8004e32:	f043 0301 	orr.w	r3, r3, #1
 8004e36:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004e3e:	f3bf 8f6f 	isb	sy
}
 8004e42:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004e44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	f04f 0300 	mov.w	r3, #0
 8004e50:	000a      	movs	r2, r1
 8004e52:	2300      	movs	r3, #0
 8004e54:	68f9      	ldr	r1, [r7, #12]
 8004e56:	3104      	adds	r1, #4
 8004e58:	4613      	mov	r3, r2
 8004e5a:	600b      	str	r3, [r1, #0]
}
 8004e5c:	bf00      	nop
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	58004000 	.word	0x58004000

08004e6c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b089      	sub	sp, #36	@ 0x24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004e76:	2340      	movs	r3, #64	@ 0x40
 8004e78:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004e82:	4b18      	ldr	r3, [pc, #96]	@ (8004ee4 <FLASH_Program_Fast+0x78>)
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	4a17      	ldr	r2, [pc, #92]	@ (8004ee4 <FLASH_Program_Fast+0x78>)
 8004e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e8c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004e92:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e94:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8004e96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e98:	b672      	cpsid	i
}
 8004e9a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	3304      	adds	r3, #4
 8004ea8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	3304      	adds	r3, #4
 8004eae:	617b      	str	r3, [r7, #20]
    row_index--;
 8004eb0:	7ffb      	ldrb	r3, [r7, #31]
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8004eb6:	7ffb      	ldrb	r3, [r7, #31]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1ef      	bne.n	8004e9c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004ebc:	bf00      	nop
 8004ebe:	4b09      	ldr	r3, [pc, #36]	@ (8004ee4 <FLASH_Program_Fast+0x78>)
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eca:	d0f8      	beq.n	8004ebe <FLASH_Program_Fast+0x52>
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	f383 8810 	msr	PRIMASK, r3
}
 8004ed6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004ed8:	bf00      	nop
 8004eda:	3724      	adds	r7, #36	@ 0x24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	58004000 	.word	0x58004000

08004ee8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004ef2:	4b28      	ldr	r3, [pc, #160]	@ (8004f94 <HAL_FLASHEx_Erase+0xac>)
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_FLASHEx_Erase+0x16>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e046      	b.n	8004f8c <HAL_FLASHEx_Erase+0xa4>
 8004efe:	4b25      	ldr	r3, [pc, #148]	@ (8004f94 <HAL_FLASHEx_Erase+0xac>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f04:	4b23      	ldr	r3, [pc, #140]	@ (8004f94 <HAL_FLASHEx_Erase+0xac>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f0e:	f7ff ff25 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004f12:	4603      	mov	r3, r0
 8004f14:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d133      	bne.n	8004f84 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d108      	bne.n	8004f36 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004f24:	f000 f880 	bl	8005028 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f2c:	f7ff ff16 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004f30:	4603      	mov	r3, r0
 8004f32:	73fb      	strb	r3, [r7, #15]
 8004f34:	e024      	b.n	8004f80 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	f04f 32ff 	mov.w	r2, #4294967295
 8004f3c:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	60bb      	str	r3, [r7, #8]
 8004f44:	e012      	b.n	8004f6c <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004f46:	68b8      	ldr	r0, [r7, #8]
 8004f48:	f000 f87e 	bl	8005048 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004f4c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f50:	f7ff ff04 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004f54:	4603      	mov	r3, r0
 8004f56:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	601a      	str	r2, [r3, #0]
          break;
 8004f64:	e00a      	b.n	8004f7c <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	60bb      	str	r3, [r7, #8]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	4413      	add	r3, r2
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d3e4      	bcc.n	8004f46 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004f7c:	f000 f8c0 	bl	8005100 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004f80:	f000 f87a 	bl	8005078 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004f84:	4b03      	ldr	r3, [pc, #12]	@ (8004f94 <HAL_FLASHEx_Erase+0xac>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	701a      	strb	r2, [r3, #0]

  return status;
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	20000578 	.word	0x20000578

08004f98 <HAL_FLASHEx_Erase_IT>:
  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
  *         contains the configuration information for the erasing.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d101      	bne.n	8004fac <HAL_FLASHEx_Erase_IT+0x14>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	e034      	b.n	8005016 <HAL_FLASHEx_Erase_IT+0x7e>
 8004fac:	4b1c      	ldr	r3, [pc, #112]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004fae:	2201      	movs	r2, #1
 8004fb0:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	605a      	str	r2, [r3, #4]

  /* save procedure for interrupt treatment */
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a18      	ldr	r2, [pc, #96]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004fbe:	6093      	str	r3, [r2, #8]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004fc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004fc4:	f7ff feca 	bl	8004d5c <FLASH_WaitForLastOperation>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_FLASHEx_Erase_IT+0x42>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004fd2:	4b13      	ldr	r3, [pc, #76]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	701a      	strb	r2, [r3, #0]
 8004fd8:	e01c      	b.n	8005014 <HAL_FLASHEx_Erase_IT+0x7c>
  }
  else
  {
    /* Enable End of Operation and Error interrupts */
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004fda:	4b12      	ldr	r3, [pc, #72]	@ (8005024 <HAL_FLASHEx_Erase_IT+0x8c>)
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	4a11      	ldr	r2, [pc, #68]	@ (8005024 <HAL_FLASHEx_Erase_IT+0x8c>)
 8004fe0:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8004fe4:	6153      	str	r3, [r2, #20]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b04      	cmp	r3, #4
 8004fec:	d105      	bne.n	8004ffa <HAL_FLASHEx_Erase_IT+0x62>
    {
      /* Set Page to 0 for Interrupt callback management */
      pFlash.Page = 0;
 8004fee:	4b0c      	ldr	r3, [pc, #48]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	611a      	str	r2, [r3, #16]

      /* Proceed to Mass Erase */
      FLASH_MassErase();
 8004ff4:	f000 f818 	bl	8005028 <FLASH_MassErase>
 8004ff8:	e00c      	b.n	8005014 <HAL_FLASHEx_Erase_IT+0x7c>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	4a08      	ldr	r2, [pc, #32]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8005000:	6153      	str	r3, [r2, #20]
      pFlash.Page = pEraseInit->Page;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	4a06      	ldr	r2, [pc, #24]	@ (8005020 <HAL_FLASHEx_Erase_IT+0x88>)
 8005008:	6113      	str	r3, [r2, #16]

      /*Erase 1st page and wait for IT */
      FLASH_PageErase(pEraseInit->Page);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	4618      	mov	r0, r3
 8005010:	f000 f81a 	bl	8005048 <FLASH_PageErase>
    }
  }

  /* return status */
  return status;
 8005014:	7bfb      	ldrb	r3, [r7, #15]
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	20000578 	.word	0x20000578
 8005024:	58004000 	.word	0x58004000

08005028 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 800502c:	4b05      	ldr	r3, [pc, #20]	@ (8005044 <FLASH_MassErase+0x1c>)
 800502e:	695b      	ldr	r3, [r3, #20]
 8005030:	4a04      	ldr	r2, [pc, #16]	@ (8005044 <FLASH_MassErase+0x1c>)
 8005032:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005036:	f043 0304 	orr.w	r3, r3, #4
 800503a:	6153      	str	r3, [r2, #20]
#endif
}
 800503c:	bf00      	nop
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	58004000 	.word	0x58004000

08005048 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8005050:	4b08      	ldr	r3, [pc, #32]	@ (8005074 <FLASH_PageErase+0x2c>)
 8005052:	695b      	ldr	r3, [r3, #20]
 8005054:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	4313      	orrs	r3, r2
 800505e:	4a05      	ldr	r2, [pc, #20]	@ (8005074 <FLASH_PageErase+0x2c>)
 8005060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005064:	f043 0302 	orr.w	r3, r3, #2
 8005068:	6153      	str	r3, [r2, #20]
#endif
}
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr
 8005074:	58004000 	.word	0x58004000

08005078 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 800507c:	4b1f      	ldr	r3, [pc, #124]	@ (80050fc <FLASH_FlushCaches+0x84>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005084:	2b01      	cmp	r3, #1
 8005086:	d117      	bne.n	80050b8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005088:	4b1c      	ldr	r3, [pc, #112]	@ (80050fc <FLASH_FlushCaches+0x84>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a1b      	ldr	r2, [pc, #108]	@ (80050fc <FLASH_FlushCaches+0x84>)
 800508e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005092:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005094:	4b19      	ldr	r3, [pc, #100]	@ (80050fc <FLASH_FlushCaches+0x84>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a18      	ldr	r2, [pc, #96]	@ (80050fc <FLASH_FlushCaches+0x84>)
 800509a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800509e:	6013      	str	r3, [r2, #0]
 80050a0:	4b16      	ldr	r3, [pc, #88]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a15      	ldr	r2, [pc, #84]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050aa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80050ac:	4b13      	ldr	r3, [pc, #76]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a12      	ldr	r2, [pc, #72]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050b6:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 80050b8:	4b10      	ldr	r3, [pc, #64]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d117      	bne.n	80050f4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80050c4:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a0c      	ldr	r2, [pc, #48]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050ce:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80050d0:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a09      	ldr	r2, [pc, #36]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80050da:	6013      	str	r3, [r2, #0]
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a06      	ldr	r2, [pc, #24]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050e6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80050e8:	4b04      	ldr	r3, [pc, #16]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a03      	ldr	r2, [pc, #12]	@ (80050fc <FLASH_FlushCaches+0x84>)
 80050ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80050f2:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80050f4:	bf00      	nop
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr
 80050fc:	58004000 	.word	0x58004000

08005100 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005104:	4b05      	ldr	r3, [pc, #20]	@ (800511c <FLASH_AcknowledgePageErase+0x1c>)
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	4a04      	ldr	r2, [pc, #16]	@ (800511c <FLASH_AcknowledgePageErase+0x1c>)
 800510a:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800510e:	f023 0302 	bic.w	r3, r3, #2
 8005112:	6153      	str	r3, [r2, #20]
#endif
}
 8005114:	bf00      	nop
 8005116:	46bd      	mov	sp, r7
 8005118:	bc80      	pop	{r7}
 800511a:	4770      	bx	lr
 800511c:	58004000 	.word	0x58004000

08005120 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800512e:	e140      	b.n	80053b2 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	2101      	movs	r1, #1
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	fa01 f303 	lsl.w	r3, r1, r3
 800513c:	4013      	ands	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	f000 8132 	beq.w	80053ac <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f003 0303 	and.w	r3, r3, #3
 8005150:	2b01      	cmp	r3, #1
 8005152:	d005      	beq.n	8005160 <HAL_GPIO_Init+0x40>
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f003 0303 	and.w	r3, r3, #3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d130      	bne.n	80051c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	2203      	movs	r2, #3
 800516c:	fa02 f303 	lsl.w	r3, r2, r3
 8005170:	43db      	mvns	r3, r3
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4013      	ands	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	fa02 f303 	lsl.w	r3, r2, r3
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	4313      	orrs	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005196:	2201      	movs	r2, #1
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	fa02 f303 	lsl.w	r3, r2, r3
 800519e:	43db      	mvns	r3, r3
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4013      	ands	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	091b      	lsrs	r3, r3, #4
 80051ac:	f003 0201 	and.w	r2, r3, #1
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	2b03      	cmp	r3, #3
 80051cc:	d017      	beq.n	80051fe <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	2203      	movs	r2, #3
 80051da:	fa02 f303 	lsl.w	r3, r2, r3
 80051de:	43db      	mvns	r3, r3
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	4013      	ands	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	005b      	lsls	r3, r3, #1
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d123      	bne.n	8005252 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	08da      	lsrs	r2, r3, #3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3208      	adds	r2, #8
 8005212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005216:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f003 0307 	and.w	r3, r3, #7
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	220f      	movs	r2, #15
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	43db      	mvns	r3, r3
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4013      	ands	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	691a      	ldr	r2, [r3, #16]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	08da      	lsrs	r2, r3, #3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3208      	adds	r2, #8
 800524c:	6939      	ldr	r1, [r7, #16]
 800524e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	2203      	movs	r2, #3
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	43db      	mvns	r3, r3
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	4013      	ands	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f003 0203 	and.w	r2, r3, #3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800528e:	2b00      	cmp	r3, #0
 8005290:	f000 808c 	beq.w	80053ac <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005294:	4a4e      	ldr	r2, [pc, #312]	@ (80053d0 <HAL_GPIO_Init+0x2b0>)
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	089b      	lsrs	r3, r3, #2
 800529a:	3302      	adds	r3, #2
 800529c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f003 0303 	and.w	r3, r3, #3
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	2207      	movs	r2, #7
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	43db      	mvns	r3, r3
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4013      	ands	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80052be:	d00d      	beq.n	80052dc <HAL_GPIO_Init+0x1bc>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a44      	ldr	r2, [pc, #272]	@ (80053d4 <HAL_GPIO_Init+0x2b4>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d007      	beq.n	80052d8 <HAL_GPIO_Init+0x1b8>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a43      	ldr	r2, [pc, #268]	@ (80053d8 <HAL_GPIO_Init+0x2b8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d101      	bne.n	80052d4 <HAL_GPIO_Init+0x1b4>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e004      	b.n	80052de <HAL_GPIO_Init+0x1be>
 80052d4:	2307      	movs	r3, #7
 80052d6:	e002      	b.n	80052de <HAL_GPIO_Init+0x1be>
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <HAL_GPIO_Init+0x1be>
 80052dc:	2300      	movs	r3, #0
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	f002 0203 	and.w	r2, r2, #3
 80052e4:	0092      	lsls	r2, r2, #2
 80052e6:	4093      	lsls	r3, r2
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80052ee:	4938      	ldr	r1, [pc, #224]	@ (80053d0 <HAL_GPIO_Init+0x2b0>)
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	089b      	lsrs	r3, r3, #2
 80052f4:	3302      	adds	r3, #2
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80052fc:	4b37      	ldr	r3, [pc, #220]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	43db      	mvns	r3, r3
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4013      	ands	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005320:	4a2e      	ldr	r2, [pc, #184]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005326:	4b2d      	ldr	r3, [pc, #180]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	43db      	mvns	r3, r3
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4013      	ands	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800534a:	4a24      	ldr	r2, [pc, #144]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005350:	4b22      	ldr	r3, [pc, #136]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 8005352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005356:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	43db      	mvns	r3, r3
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4013      	ands	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	4313      	orrs	r3, r2
 8005374:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005376:	4a19      	ldr	r2, [pc, #100]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800537e:	4b17      	ldr	r3, [pc, #92]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 8005380:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005384:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	43db      	mvns	r3, r3
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4013      	ands	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d003      	beq.n	80053a4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80053a4:	4a0d      	ldr	r2, [pc, #52]	@ (80053dc <HAL_GPIO_Init+0x2bc>)
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	3301      	adds	r3, #1
 80053b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	fa22 f303 	lsr.w	r3, r2, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f47f aeb7 	bne.w	8005130 <HAL_GPIO_Init+0x10>
  }
}
 80053c2:	bf00      	nop
 80053c4:	bf00      	nop
 80053c6:	371c      	adds	r7, #28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bc80      	pop	{r7}
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	40010000 	.word	0x40010000
 80053d4:	48000400 	.word	0x48000400
 80053d8:	48000800 	.word	0x48000800
 80053dc:	58000800 	.word	0x58000800

080053e0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80053ea:	2300      	movs	r3, #0
 80053ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80053ee:	e0af      	b.n	8005550 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80053f0:	2201      	movs	r2, #1
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	683a      	ldr	r2, [r7, #0]
 80053fa:	4013      	ands	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 80a2 	beq.w	800554a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005406:	4a59      	ldr	r2, [pc, #356]	@ (800556c <HAL_GPIO_DeInit+0x18c>)
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	089b      	lsrs	r3, r3, #2
 800540c:	3302      	adds	r3, #2
 800540e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005412:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	2207      	movs	r2, #7
 800541e:	fa02 f303 	lsl.w	r3, r2, r3
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4013      	ands	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800542e:	d00d      	beq.n	800544c <HAL_GPIO_DeInit+0x6c>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a4f      	ldr	r2, [pc, #316]	@ (8005570 <HAL_GPIO_DeInit+0x190>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d007      	beq.n	8005448 <HAL_GPIO_DeInit+0x68>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a4e      	ldr	r2, [pc, #312]	@ (8005574 <HAL_GPIO_DeInit+0x194>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d101      	bne.n	8005444 <HAL_GPIO_DeInit+0x64>
 8005440:	2302      	movs	r3, #2
 8005442:	e004      	b.n	800544e <HAL_GPIO_DeInit+0x6e>
 8005444:	2307      	movs	r3, #7
 8005446:	e002      	b.n	800544e <HAL_GPIO_DeInit+0x6e>
 8005448:	2301      	movs	r3, #1
 800544a:	e000      	b.n	800544e <HAL_GPIO_DeInit+0x6e>
 800544c:	2300      	movs	r3, #0
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	f002 0203 	and.w	r2, r2, #3
 8005454:	0092      	lsls	r2, r2, #2
 8005456:	4093      	lsls	r3, r2
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	429a      	cmp	r2, r3
 800545c:	d136      	bne.n	80054cc <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800545e:	4b46      	ldr	r3, [pc, #280]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 8005460:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	43db      	mvns	r3, r3
 8005468:	4943      	ldr	r1, [pc, #268]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 800546a:	4013      	ands	r3, r2
 800546c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005470:	4b41      	ldr	r3, [pc, #260]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 8005472:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	43db      	mvns	r3, r3
 800547a:	493f      	ldr	r1, [pc, #252]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 800547c:	4013      	ands	r3, r2
 800547e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005482:	4b3d      	ldr	r3, [pc, #244]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	43db      	mvns	r3, r3
 800548a:	493b      	ldr	r1, [pc, #236]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 800548c:	4013      	ands	r3, r2
 800548e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005490:	4b39      	ldr	r3, [pc, #228]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	43db      	mvns	r3, r3
 8005498:	4937      	ldr	r1, [pc, #220]	@ (8005578 <HAL_GPIO_DeInit+0x198>)
 800549a:	4013      	ands	r3, r2
 800549c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	2207      	movs	r2, #7
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80054ae:	4a2f      	ldr	r2, [pc, #188]	@ (800556c <HAL_GPIO_DeInit+0x18c>)
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	089b      	lsrs	r3, r3, #2
 80054b4:	3302      	adds	r3, #2
 80054b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	43da      	mvns	r2, r3
 80054be:	482b      	ldr	r0, [pc, #172]	@ (800556c <HAL_GPIO_DeInit+0x18c>)
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	089b      	lsrs	r3, r3, #2
 80054c4:	400a      	ands	r2, r1
 80054c6:	3302      	adds	r3, #2
 80054c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	2103      	movs	r1, #3
 80054d6:	fa01 f303 	lsl.w	r3, r1, r3
 80054da:	431a      	orrs	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	08da      	lsrs	r2, r3, #3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3208      	adds	r2, #8
 80054e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	f003 0307 	and.w	r3, r3, #7
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	220f      	movs	r2, #15
 80054f6:	fa02 f303 	lsl.w	r3, r2, r3
 80054fa:	43db      	mvns	r3, r3
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	08d2      	lsrs	r2, r2, #3
 8005500:	4019      	ands	r1, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	3208      	adds	r2, #8
 8005506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	689a      	ldr	r2, [r3, #8]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	2103      	movs	r1, #3
 8005514:	fa01 f303 	lsl.w	r3, r1, r3
 8005518:	43db      	mvns	r3, r3
 800551a:	401a      	ands	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685a      	ldr	r2, [r3, #4]
 8005524:	2101      	movs	r1, #1
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	fa01 f303 	lsl.w	r3, r1, r3
 800552c:	43db      	mvns	r3, r3
 800552e:	401a      	ands	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	2103      	movs	r1, #3
 800553e:	fa01 f303 	lsl.w	r3, r1, r3
 8005542:	43db      	mvns	r3, r3
 8005544:	401a      	ands	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	60da      	str	r2, [r3, #12]
    }

    position++;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	3301      	adds	r3, #1
 800554e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	fa22 f303 	lsr.w	r3, r2, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	f47f af49 	bne.w	80053f0 <HAL_GPIO_DeInit+0x10>
  }
}
 800555e:	bf00      	nop
 8005560:	bf00      	nop
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	bc80      	pop	{r7}
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	40010000 	.word	0x40010000
 8005570:	48000400 	.word	0x48000400
 8005574:	48000800 	.word	0x48000800
 8005578:	58000800 	.word	0x58000800

0800557c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	460b      	mov	r3, r1
 8005586:	807b      	strh	r3, [r7, #2]
 8005588:	4613      	mov	r3, r2
 800558a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800558c:	787b      	ldrb	r3, [r7, #1]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005592:	887a      	ldrh	r2, [r7, #2]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005598:	e002      	b.n	80055a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800559a:	887a      	ldrh	r2, [r7, #2]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr
	...

080055ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	4603      	mov	r3, r0
 80055b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055b6:	4b08      	ldr	r3, [pc, #32]	@ (80055d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055b8:	68da      	ldr	r2, [r3, #12]
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	4013      	ands	r3, r2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d006      	beq.n	80055d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055c2:	4a05      	ldr	r2, [pc, #20]	@ (80055d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055c8:	88fb      	ldrh	r3, [r7, #6]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f004 fec0 	bl	800a350 <HAL_GPIO_EXTI_Callback>
  }
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	58000800 	.word	0x58000800

080055dc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e0:	4b04      	ldr	r3, [pc, #16]	@ (80055f4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a03      	ldr	r2, [pc, #12]	@ (80055f4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80055e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ea:	6013      	str	r3, [r2, #0]
}
 80055ec:	bf00      	nop
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bc80      	pop	{r7}
 80055f2:	4770      	bx	lr
 80055f4:	58000400 	.word	0x58000400

080055f8 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	460b      	mov	r3, r1
 8005602:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10c      	bne.n	8005624 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800560a:	4b13      	ldr	r3, [pc, #76]	@ (8005658 <HAL_PWR_EnterSLEEPMode+0x60>)
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005612:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005616:	d10d      	bne.n	8005634 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005618:	f000 f83c 	bl	8005694 <HAL_PWREx_DisableLowPowerRunMode>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d008      	beq.n	8005634 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005622:	e015      	b.n	8005650 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005624:	4b0c      	ldr	r3, [pc, #48]	@ (8005658 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005630:	f000 f822 	bl	8005678 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005634:	4b09      	ldr	r3, [pc, #36]	@ (800565c <HAL_PWR_EnterSLEEPMode+0x64>)
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	4a08      	ldr	r2, [pc, #32]	@ (800565c <HAL_PWR_EnterSLEEPMode+0x64>)
 800563a:	f023 0304 	bic.w	r3, r3, #4
 800563e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005640:	78fb      	ldrb	r3, [r7, #3]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d101      	bne.n	800564a <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005646:	bf30      	wfi
 8005648:	e002      	b.n	8005650 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800564a:	bf40      	sev
    __WFE();
 800564c:	bf20      	wfe
    __WFE();
 800564e:	bf20      	wfe
  }
}
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	58000400 	.word	0x58000400
 800565c:	e000ed00 	.word	0xe000ed00

08005660 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <HAL_PWREx_GetVoltageRange+0x14>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800566c:	4618      	mov	r0, r3
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr
 8005674:	58000400 	.word	0x58000400

08005678 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800567c:	4b04      	ldr	r3, [pc, #16]	@ (8005690 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a03      	ldr	r2, [pc, #12]	@ (8005690 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005686:	6013      	str	r3, [r2, #0]
}
 8005688:	bf00      	nop
 800568a:	46bd      	mov	sp, r7
 800568c:	bc80      	pop	{r7}
 800568e:	4770      	bx	lr
 8005690:	58000400 	.word	0x58000400

08005694 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800569a:	4b16      	ldr	r3, [pc, #88]	@ (80056f4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a15      	ldr	r2, [pc, #84]	@ (80056f4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80056a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056a4:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80056a6:	4b14      	ldr	r3, [pc, #80]	@ (80056f8 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2232      	movs	r2, #50	@ 0x32
 80056ac:	fb02 f303 	mul.w	r3, r2, r3
 80056b0:	4a12      	ldr	r2, [pc, #72]	@ (80056fc <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80056b2:	fba2 2303 	umull	r2, r3, r2, r3
 80056b6:	0c9b      	lsrs	r3, r3, #18
 80056b8:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80056ba:	e002      	b.n	80056c2 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3b01      	subs	r3, #1
 80056c0:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80056c2:	4b0c      	ldr	r3, [pc, #48]	@ (80056f4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056ce:	d102      	bne.n	80056d6 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1f2      	bne.n	80056bc <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80056d6:	4b07      	ldr	r3, [pc, #28]	@ (80056f4 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056e2:	d101      	bne.n	80056e8 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e000      	b.n	80056ea <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr
 80056f4:	58000400 	.word	0x58000400
 80056f8:	20000000 	.word	0x20000000
 80056fc:	431bde83 	.word	0x431bde83

08005700 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	4603      	mov	r3, r0
 8005708:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800570a:	4b10      	ldr	r3, [pc, #64]	@ (800574c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f023 0307 	bic.w	r3, r3, #7
 8005712:	4a0e      	ldr	r2, [pc, #56]	@ (800574c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005714:	f043 0302 	orr.w	r3, r3, #2
 8005718:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800571a:	4b0d      	ldr	r3, [pc, #52]	@ (8005750 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	4a0c      	ldr	r2, [pc, #48]	@ (8005750 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005720:	f043 0304 	orr.w	r3, r3, #4
 8005724:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005726:	79fb      	ldrb	r3, [r7, #7]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800572c:	bf30      	wfi
 800572e:	e002      	b.n	8005736 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005730:	bf40      	sev
    __WFE();
 8005732:	bf20      	wfe
    __WFE();
 8005734:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005736:	4b06      	ldr	r3, [pc, #24]	@ (8005750 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	4a05      	ldr	r2, [pc, #20]	@ (8005750 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800573c:	f023 0304 	bic.w	r3, r3, #4
 8005740:	6113      	str	r3, [r2, #16]
}
 8005742:	bf00      	nop
 8005744:	370c      	adds	r7, #12
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr
 800574c:	58000400 	.word	0x58000400
 8005750:	e000ed00 	.word	0xe000ed00

08005754 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005758:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005764:	d101      	bne.n	800576a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005766:	2301      	movs	r3, #1
 8005768:	e000      	b.n	800576c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	46bd      	mov	sp, r7
 8005770:	bc80      	pop	{r7}
 8005772:	4770      	bx	lr
 8005774:	58000400 	.word	0x58000400

08005778 <LL_RCC_HSE_EnableTcxo>:
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800577c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005786:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800578a:	6013      	str	r3, [r2, #0]
}
 800578c:	bf00      	nop
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <LL_RCC_HSE_DisableTcxo>:
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005798:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80057a6:	6013      	str	r3, [r2, #0]
}
 80057a8:	bf00      	nop
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80057b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057c2:	d101      	bne.n	80057c8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80057c4:	2301      	movs	r3, #1
 80057c6:	e000      	b.n	80057ca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bc80      	pop	{r7}
 80057d0:	4770      	bx	lr

080057d2 <LL_RCC_HSE_Enable>:
{
 80057d2:	b480      	push	{r7}
 80057d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80057d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e4:	6013      	str	r3, [r2, #0]
}
 80057e6:	bf00      	nop
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <LL_RCC_HSE_Disable>:
{
 80057ee:	b480      	push	{r7}
 80057f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80057f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005800:	6013      	str	r3, [r2, #0]
}
 8005802:	bf00      	nop
 8005804:	46bd      	mov	sp, r7
 8005806:	bc80      	pop	{r7}
 8005808:	4770      	bx	lr

0800580a <LL_RCC_HSE_IsReady>:
{
 800580a:	b480      	push	{r7}
 800580c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800580e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005818:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800581c:	d101      	bne.n	8005822 <LL_RCC_HSE_IsReady+0x18>
 800581e:	2301      	movs	r3, #1
 8005820:	e000      	b.n	8005824 <LL_RCC_HSE_IsReady+0x1a>
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr

0800582c <LL_RCC_HSI_Enable>:
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800583a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800583e:	6013      	str	r3, [r2, #0]
}
 8005840:	bf00      	nop
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <LL_RCC_HSI_Disable>:
{
 8005848:	b480      	push	{r7}
 800584a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800584c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005856:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800585a:	6013      	str	r3, [r2, #0]
}
 800585c:	bf00      	nop
 800585e:	46bd      	mov	sp, r7
 8005860:	bc80      	pop	{r7}
 8005862:	4770      	bx	lr

08005864 <LL_RCC_HSI_IsReady>:
{
 8005864:	b480      	push	{r7}
 8005866:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005876:	d101      	bne.n	800587c <LL_RCC_HSI_IsReady+0x18>
 8005878:	2301      	movs	r3, #1
 800587a:	e000      	b.n	800587e <LL_RCC_HSI_IsReady+0x1a>
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	46bd      	mov	sp, r7
 8005882:	bc80      	pop	{r7}
 8005884:	4770      	bx	lr

08005886 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005886:	b480      	push	{r7}
 8005888:	b083      	sub	sp, #12
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800588e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	061b      	lsls	r3, r3, #24
 800589c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058a0:	4313      	orrs	r3, r2
 80058a2:	604b      	str	r3, [r1, #4]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr

080058ae <LL_RCC_LSE_IsReady>:
{
 80058ae:	b480      	push	{r7}
 80058b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80058b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d101      	bne.n	80058c6 <LL_RCC_LSE_IsReady+0x18>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e000      	b.n	80058c8 <LL_RCC_LSE_IsReady+0x1a>
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc80      	pop	{r7}
 80058ce:	4770      	bx	lr

080058d0 <LL_RCC_LSI_Enable>:
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80058d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058e0:	f043 0301 	orr.w	r3, r3, #1
 80058e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80058e8:	bf00      	nop
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr

080058f0 <LL_RCC_LSI_Disable>:
{
 80058f0:	b480      	push	{r7}
 80058f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80058f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005900:	f023 0301 	bic.w	r3, r3, #1
 8005904:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005908:	bf00      	nop
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr

08005910 <LL_RCC_LSI_IsReady>:
{
 8005910:	b480      	push	{r7}
 8005912:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005918:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b02      	cmp	r3, #2
 8005922:	d101      	bne.n	8005928 <LL_RCC_LSI_IsReady+0x18>
 8005924:	2301      	movs	r3, #1
 8005926:	e000      	b.n	800592a <LL_RCC_LSI_IsReady+0x1a>
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	46bd      	mov	sp, r7
 800592e:	bc80      	pop	{r7}
 8005930:	4770      	bx	lr

08005932 <LL_RCC_MSI_Enable>:
{
 8005932:	b480      	push	{r7}
 8005934:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005936:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005940:	f043 0301 	orr.w	r3, r3, #1
 8005944:	6013      	str	r3, [r2, #0]
}
 8005946:	bf00      	nop
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr

0800594e <LL_RCC_MSI_Disable>:
{
 800594e:	b480      	push	{r7}
 8005950:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800595c:	f023 0301 	bic.w	r3, r3, #1
 8005960:	6013      	str	r3, [r2, #0]
}
 8005962:	bf00      	nop
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr

0800596a <LL_RCC_MSI_IsReady>:
{
 800596a:	b480      	push	{r7}
 800596c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800596e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b02      	cmp	r3, #2
 800597a:	d101      	bne.n	8005980 <LL_RCC_MSI_IsReady+0x16>
 800597c:	2301      	movs	r3, #1
 800597e:	e000      	b.n	8005982 <LL_RCC_MSI_IsReady+0x18>
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr

0800598a <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800598a:	b480      	push	{r7}
 800598c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800598e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0308 	and.w	r3, r3, #8
 8005998:	2b08      	cmp	r3, #8
 800599a:	d101      	bne.n	80059a0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bc80      	pop	{r7}
 80059a8:	4770      	bx	lr

080059aa <LL_RCC_MSI_GetRange>:
{
 80059aa:	b480      	push	{r7}
 80059ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80059ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr

080059c0 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80059c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bc80      	pop	{r7}
 80059d6:	4770      	bx	lr

080059d8 <LL_RCC_MSI_SetCalibTrimming>:
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80059e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	021b      	lsls	r3, r3, #8
 80059ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059f2:	4313      	orrs	r3, r2
 80059f4:	604b      	str	r3, [r1, #4]
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr

08005a00 <LL_RCC_SetSysClkSource>:
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f023 0203 	bic.w	r2, r3, #3
 8005a12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	608b      	str	r3, [r1, #8]
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr

08005a26 <LL_RCC_GetSysClkSource>:
{
 8005a26:	b480      	push	{r7}
 8005a28:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005a2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 030c 	and.w	r3, r3, #12
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bc80      	pop	{r7}
 8005a3a:	4770      	bx	lr

08005a3c <LL_RCC_SetAHBPrescaler>:
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005a44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	608b      	str	r3, [r1, #8]
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr

08005a62 <LL_RCC_SetAHB3Prescaler>:
{
 8005a62:	b480      	push	{r7}
 8005a64:	b083      	sub	sp, #12
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005a6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a6e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005a72:	f023 020f 	bic.w	r2, r3, #15
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	091b      	lsrs	r3, r3, #4
 8005a7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <LL_RCC_SetAPB1Prescaler>:
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005aa0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	608b      	str	r3, [r1, #8]
}
 8005aaa:	bf00      	nop
 8005aac:	370c      	adds	r7, #12
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bc80      	pop	{r7}
 8005ab2:	4770      	bx	lr

08005ab4 <LL_RCC_SetAPB2Prescaler>:
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ac6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	608b      	str	r3, [r1, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bc80      	pop	{r7}
 8005ad8:	4770      	bx	lr

08005ada <LL_RCC_GetAHBPrescaler>:
{
 8005ada:	b480      	push	{r7}
 8005adc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005ade:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bc80      	pop	{r7}
 8005aee:	4770      	bx	lr

08005af0 <LL_RCC_GetAHB3Prescaler>:
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005af8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005afc:	011b      	lsls	r3, r3, #4
 8005afe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr

08005b0a <LL_RCC_GetAPB1Prescaler>:
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bc80      	pop	{r7}
 8005b1e:	4770      	bx	lr

08005b20 <LL_RCC_GetAPB2Prescaler>:
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr

08005b36 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005b36:	b480      	push	{r7}
 8005b38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b48:	6013      	str	r3, [r2, #0]
}
 8005b4a:	bf00      	nop
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bc80      	pop	{r7}
 8005b50:	4770      	bx	lr

08005b52 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005b52:	b480      	push	{r7}
 8005b54:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005b56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b64:	6013      	str	r3, [r2, #0]
}
 8005b66:	bf00      	nop
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bc80      	pop	{r7}
 8005b6c:	4770      	bx	lr

08005b6e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005b72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b80:	d101      	bne.n	8005b86 <LL_RCC_PLL_IsReady+0x18>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e000      	b.n	8005b88 <LL_RCC_PLL_IsReady+0x1a>
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bc80      	pop	{r7}
 8005b8e:	4770      	bx	lr

08005b90 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005b90:	b480      	push	{r7}
 8005b92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	0a1b      	lsrs	r3, r3, #8
 8005b9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr

08005ba8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005bac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr

08005bbe <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005bc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr

08005bd4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005bd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	f003 0303 	and.w	r3, r3, #3
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bc80      	pop	{r7}
 8005be8:	4770      	bx	lr

08005bea <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005bea:	b480      	push	{r7}
 8005bec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bfc:	d101      	bne.n	8005c02 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e000      	b.n	8005c04 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bc80      	pop	{r7}
 8005c0a:	4770      	bx	lr

08005c0c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005c10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c14:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005c18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c20:	d101      	bne.n	8005c26 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005c22:	2301      	movs	r3, #1
 8005c24:	e000      	b.n	8005c28 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr

08005c30 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005c34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c42:	d101      	bne.n	8005c48 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005c44:	2301      	movs	r3, #1
 8005c46:	e000      	b.n	8005c4a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bc80      	pop	{r7}
 8005c50:	4770      	bx	lr

08005c52 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005c52:	b480      	push	{r7}
 8005c54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005c56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c64:	d101      	bne.n	8005c6a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr

08005c74 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e38b      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c86:	f7ff fece 	bl	8005a26 <LL_RCC_GetSysClkSource>
 8005c8a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c8c:	f7ff ffa2 	bl	8005bd4 <LL_RCC_PLL_GetMainSource>
 8005c90:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0320 	and.w	r3, r3, #32
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f000 80c9 	beq.w	8005e32 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d005      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x3e>
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	2b0c      	cmp	r3, #12
 8005caa:	d17b      	bne.n	8005da4 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d178      	bne.n	8005da4 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005cb2:	f7ff fe5a 	bl	800596a <LL_RCC_MSI_IsReady>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d005      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x54>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e36a      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ccc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0308 	and.w	r3, r3, #8
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d005      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x72>
 8005cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ce4:	e006      	b.n	8005cf4 <HAL_RCC_OscConfig+0x80>
 8005ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cee:	091b      	lsrs	r3, r3, #4
 8005cf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d222      	bcs.n	8005d3e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 fd51 	bl	80067a4 <RCC_SetFlashLatencyFromMSIRange>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e348      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d16:	f043 0308 	orr.w	r3, r3, #8
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff fe4e 	bl	80059d8 <LL_RCC_MSI_SetCalibTrimming>
 8005d3c:	e021      	b.n	8005d82 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d48:	f043 0308 	orr.w	r3, r3, #8
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005d60:	4313      	orrs	r3, r2
 8005d62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7ff fe35 	bl	80059d8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 fd16 	bl	80067a4 <RCC_SetFlashLatencyFromMSIRange>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e30d      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005d82:	f000 fcd7 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 8005d86:	4603      	mov	r3, r0
 8005d88:	4aa1      	ldr	r2, [pc, #644]	@ (8006010 <HAL_RCC_OscConfig+0x39c>)
 8005d8a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d8c:	4ba1      	ldr	r3, [pc, #644]	@ (8006014 <HAL_RCC_OscConfig+0x3a0>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fc f9b5 	bl	8002100 <HAL_InitTick>
 8005d96:	4603      	mov	r3, r0
 8005d98:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005d9a:	7cfb      	ldrb	r3, [r7, #19]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d047      	beq.n	8005e30 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8005da0:	7cfb      	ldrb	r3, [r7, #19]
 8005da2:	e2fc      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d02c      	beq.n	8005e06 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005dac:	f7ff fdc1 	bl	8005932 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005db0:	f7fc f9b0 	bl	8002114 <HAL_GetTick>
 8005db4:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005db6:	e008      	b.n	8005dca <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005db8:	f7fc f9ac 	bl	8002114 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d901      	bls.n	8005dca <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e2e9      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005dca:	f7ff fdce 	bl	800596a <LL_RCC_MSI_IsReady>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d0f1      	beq.n	8005db8 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dde:	f043 0308 	orr.w	r3, r3, #8
 8005de2:	6013      	str	r3, [r2, #0]
 8005de4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005df6:	4313      	orrs	r3, r2
 8005df8:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff fdea 	bl	80059d8 <LL_RCC_MSI_SetCalibTrimming>
 8005e04:	e015      	b.n	8005e32 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005e06:	f7ff fda2 	bl	800594e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e0a:	f7fc f983 	bl	8002114 <HAL_GetTick>
 8005e0e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005e10:	e008      	b.n	8005e24 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e12:	f7fc f97f 	bl	8002114 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e2bc      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005e24:	f7ff fda1 	bl	800596a <LL_RCC_MSI_IsReady>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1f1      	bne.n	8005e12 <HAL_RCC_OscConfig+0x19e>
 8005e2e:	e000      	b.n	8005e32 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e30:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d05f      	beq.n	8005efe <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	2b08      	cmp	r3, #8
 8005e42:	d005      	beq.n	8005e50 <HAL_RCC_OscConfig+0x1dc>
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	2b0c      	cmp	r3, #12
 8005e48:	d10d      	bne.n	8005e66 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	d10a      	bne.n	8005e66 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e50:	f7ff fcdb 	bl	800580a <LL_RCC_HSE_IsReady>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d050      	beq.n	8005efc <HAL_RCC_OscConfig+0x288>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d14c      	bne.n	8005efc <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e29b      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005e66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e84:	d102      	bne.n	8005e8c <HAL_RCC_OscConfig+0x218>
 8005e86:	f7ff fca4 	bl	80057d2 <LL_RCC_HSE_Enable>
 8005e8a:	e00d      	b.n	8005ea8 <HAL_RCC_OscConfig+0x234>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005e94:	d104      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x22c>
 8005e96:	f7ff fc6f 	bl	8005778 <LL_RCC_HSE_EnableTcxo>
 8005e9a:	f7ff fc9a 	bl	80057d2 <LL_RCC_HSE_Enable>
 8005e9e:	e003      	b.n	8005ea8 <HAL_RCC_OscConfig+0x234>
 8005ea0:	f7ff fca5 	bl	80057ee <LL_RCC_HSE_Disable>
 8005ea4:	f7ff fc76 	bl	8005794 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d012      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb0:	f7fc f930 	bl	8002114 <HAL_GetTick>
 8005eb4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005eb6:	e008      	b.n	8005eca <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb8:	f7fc f92c 	bl	8002114 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b64      	cmp	r3, #100	@ 0x64
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e269      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005eca:	f7ff fc9e 	bl	800580a <LL_RCC_HSE_IsReady>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d0f1      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x244>
 8005ed4:	e013      	b.n	8005efe <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed6:	f7fc f91d 	bl	8002114 <HAL_GetTick>
 8005eda:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005edc:	e008      	b.n	8005ef0 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ede:	f7fc f919 	bl	8002114 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	2b64      	cmp	r3, #100	@ 0x64
 8005eea:	d901      	bls.n	8005ef0 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e256      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005ef0:	f7ff fc8b 	bl	800580a <LL_RCC_HSE_IsReady>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1f1      	bne.n	8005ede <HAL_RCC_OscConfig+0x26a>
 8005efa:	e000      	b.n	8005efe <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005efc:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d04b      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	2b04      	cmp	r3, #4
 8005f0e:	d005      	beq.n	8005f1c <HAL_RCC_OscConfig+0x2a8>
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	2b0c      	cmp	r3, #12
 8005f14:	d113      	bne.n	8005f3e <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d110      	bne.n	8005f3e <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f1c:	f7ff fca2 	bl	8005864 <LL_RCC_HSI_IsReady>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_RCC_OscConfig+0x2be>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e235      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fca5 	bl	8005886 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f3c:	e031      	b.n	8005fa2 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d019      	beq.n	8005f7a <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f46:	f7ff fc71 	bl	800582c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f4a:	f7fc f8e3 	bl	8002114 <HAL_GetTick>
 8005f4e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005f50:	e008      	b.n	8005f64 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f52:	f7fc f8df 	bl	8002114 <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e21c      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005f64:	f7ff fc7e 	bl	8005864 <LL_RCC_HSI_IsReady>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0f1      	beq.n	8005f52 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff fc87 	bl	8005886 <LL_RCC_HSI_SetCalibTrimming>
 8005f78:	e013      	b.n	8005fa2 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f7a:	f7ff fc65 	bl	8005848 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f7e:	f7fc f8c9 	bl	8002114 <HAL_GetTick>
 8005f82:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005f84:	e008      	b.n	8005f98 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f86:	f7fc f8c5 	bl	8002114 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e202      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005f98:	f7ff fc64 	bl	8005864 <LL_RCC_HSI_IsReady>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1f1      	bne.n	8005f86 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d06f      	beq.n	800608e <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d057      	beq.n	8006066 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 8005fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fbe:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	69da      	ldr	r2, [r3, #28]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f003 0310 	and.w	r3, r3, #16
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d036      	beq.n	800603c <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f003 0302 	and.w	r3, r3, #2
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d006      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e1db      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d018      	beq.n	8006022 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8005ff0:	f7ff fc7e 	bl	80058f0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005ff4:	f7fc f88e 	bl	8002114 <HAL_GetTick>
 8005ff8:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8005ffa:	e00d      	b.n	8006018 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ffc:	f7fc f88a 	bl	8002114 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	2b11      	cmp	r3, #17
 8006008:	d906      	bls.n	8006018 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e1c7      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
 800600e:	bf00      	nop
 8006010:	20000000 	.word	0x20000000
 8006014:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 8006018:	f7ff fc7a 	bl	8005910 <LL_RCC_LSI_IsReady>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1ec      	bne.n	8005ffc <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800602a:	f023 0210 	bic.w	r2, r3, #16
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006036:	4313      	orrs	r3, r2
 8006038:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800603c:	f7ff fc48 	bl	80058d0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006040:	f7fc f868 	bl	8002114 <HAL_GetTick>
 8006044:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006048:	f7fc f864 	bl	8002114 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b11      	cmp	r3, #17
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e1a1      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 800605a:	f7ff fc59 	bl	8005910 <LL_RCC_LSI_IsReady>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d0f1      	beq.n	8006048 <HAL_RCC_OscConfig+0x3d4>
 8006064:	e013      	b.n	800608e <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006066:	f7ff fc43 	bl	80058f0 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800606a:	f7fc f853 	bl	8002114 <HAL_GetTick>
 800606e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006070:	e008      	b.n	8006084 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006072:	f7fc f84f 	bl	8002114 <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b11      	cmp	r3, #17
 800607e:	d901      	bls.n	8006084 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e18c      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006084:	f7ff fc44 	bl	8005910 <LL_RCC_LSI_IsReady>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f1      	bne.n	8006072 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0304 	and.w	r3, r3, #4
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 80d8 	beq.w	800624c <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800609c:	f7ff fb5a 	bl	8005754 <LL_PWR_IsEnabledBkUpAccess>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d113      	bne.n	80060ce <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80060a6:	f7ff fa99 	bl	80055dc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060aa:	f7fc f833 	bl	8002114 <HAL_GetTick>
 80060ae:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060b2:	f7fc f82f 	bl	8002114 <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e16c      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80060c4:	f7ff fb46 	bl	8005754 <LL_PWR_IsEnabledBkUpAccess>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d0f1      	beq.n	80060b2 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d07b      	beq.n	80061ce <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	2b85      	cmp	r3, #133	@ 0x85
 80060dc:	d003      	beq.n	80060e6 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2b05      	cmp	r3, #5
 80060e4:	d109      	bne.n	80060fa <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80060e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060f2:	f043 0304 	orr.w	r3, r3, #4
 80060f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060fa:	f7fc f80b 	bl	8002114 <HAL_GetTick>
 80060fe:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006108:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800610c:	f043 0301 	orr.w	r3, r3, #1
 8006110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006114:	e00a      	b.n	800612c <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006116:	f7fb fffd 	bl	8002114 <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006124:	4293      	cmp	r3, r2
 8006126:	d901      	bls.n	800612c <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e138      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 800612c:	f7ff fbbf 	bl	80058ae <LL_RCC_LSE_IsReady>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0ef      	beq.n	8006116 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	2b81      	cmp	r3, #129	@ 0x81
 800613c:	d003      	beq.n	8006146 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	2b85      	cmp	r3, #133	@ 0x85
 8006144:	d121      	bne.n	800618a <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006146:	f7fb ffe5 	bl	8002114 <HAL_GetTick>
 800614a:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800614c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006154:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800615c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006160:	e00a      	b.n	8006178 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006162:	f7fb ffd7 	bl	8002114 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006170:	4293      	cmp	r3, r2
 8006172:	d901      	bls.n	8006178 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e112      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800617c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0ec      	beq.n	8006162 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006188:	e060      	b.n	800624c <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618a:	f7fb ffc3 	bl	8002114 <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006198:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800619c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80061a4:	e00a      	b.n	80061bc <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061a6:	f7fb ffb5 	bl	8002114 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d901      	bls.n	80061bc <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e0f0      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80061bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1ec      	bne.n	80061a6 <HAL_RCC_OscConfig+0x532>
 80061cc:	e03e      	b.n	800624c <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ce:	f7fb ffa1 	bl	8002114 <HAL_GetTick>
 80061d2:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80061d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80061e8:	e00a      	b.n	8006200 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061ea:	f7fb ff93 	bl	8002114 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d901      	bls.n	8006200 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e0ce      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006200:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1ec      	bne.n	80061ea <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006210:	f7fb ff80 	bl	8002114 <HAL_GetTick>
 8006214:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800621a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800621e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006222:	f023 0301 	bic.w	r3, r3, #1
 8006226:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800622a:	e00a      	b.n	8006242 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800622c:	f7fb ff72 	bl	8002114 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800623a:	4293      	cmp	r3, r2
 800623c:	d901      	bls.n	8006242 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e0ad      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006242:	f7ff fb34 	bl	80058ae <LL_RCC_LSE_IsReady>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1ef      	bne.n	800622c <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 80a3 	beq.w	800639c <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	2b0c      	cmp	r3, #12
 800625a:	d076      	beq.n	800634a <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006260:	2b02      	cmp	r3, #2
 8006262:	d14b      	bne.n	80062fc <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006264:	f7ff fc75 	bl	8005b52 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006268:	f7fb ff54 	bl	8002114 <HAL_GetTick>
 800626c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800626e:	e008      	b.n	8006282 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006270:	f7fb ff50 	bl	8002114 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	2b0a      	cmp	r3, #10
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e08d      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006282:	f7ff fc74 	bl	8005b6e <LL_RCC_PLL_IsReady>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1f1      	bne.n	8006270 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800628c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006290:	68da      	ldr	r2, [r3, #12]
 8006292:	4b45      	ldr	r3, [pc, #276]	@ (80063a8 <HAL_RCC_OscConfig+0x734>)
 8006294:	4013      	ands	r3, r2
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800629e:	4311      	orrs	r1, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80062a4:	0212      	lsls	r2, r2, #8
 80062a6:	4311      	orrs	r1, r2
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062ac:	4311      	orrs	r1, r2
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80062b2:	4311      	orrs	r1, r2
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80062b8:	430a      	orrs	r2, r1
 80062ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062be:	4313      	orrs	r3, r2
 80062c0:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062c2:	f7ff fc38 	bl	8005b36 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062d4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d6:	f7fb ff1d 	bl	8002114 <HAL_GetTick>
 80062da:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80062dc:	e008      	b.n	80062f0 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062de:	f7fb ff19 	bl	8002114 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b0a      	cmp	r3, #10
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e056      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80062f0:	f7ff fc3d 	bl	8005b6e <LL_RCC_PLL_IsReady>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d0f1      	beq.n	80062de <HAL_RCC_OscConfig+0x66a>
 80062fa:	e04f      	b.n	800639c <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062fc:	f7ff fc29 	bl	8005b52 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006310:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800631a:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800631e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006322:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006324:	f7fb fef6 	bl	8002114 <HAL_GetTick>
 8006328:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800632a:	e008      	b.n	800633e <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800632c:	f7fb fef2 	bl	8002114 <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	2b0a      	cmp	r3, #10
 8006338:	d901      	bls.n	800633e <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e02f      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800633e:	f7ff fc16 	bl	8005b6e <LL_RCC_PLL_IsReady>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1f1      	bne.n	800632c <HAL_RCC_OscConfig+0x6b8>
 8006348:	e028      	b.n	800639c <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e023      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	f003 0203 	and.w	r2, r3, #3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006368:	429a      	cmp	r2, r3
 800636a:	d115      	bne.n	8006398 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006376:	429a      	cmp	r2, r3
 8006378:	d10e      	bne.n	8006398 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	429a      	cmp	r2, r3
 8006388:	d106      	bne.n	8006398 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006394:	429a      	cmp	r2, r3
 8006396:	d001      	beq.n	800639c <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e000      	b.n	800639e <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	11c1808c 	.word	0x11c1808c

080063ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e10f      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80063c0:	4b89      	ldr	r3, [pc, #548]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0307 	and.w	r3, r3, #7
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d91b      	bls.n	8006406 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ce:	4b86      	ldr	r3, [pc, #536]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f023 0207 	bic.w	r2, r3, #7
 80063d6:	4984      	ldr	r1, [pc, #528]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	4313      	orrs	r3, r2
 80063dc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063de:	f7fb fe99 	bl	8002114 <HAL_GetTick>
 80063e2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80063e6:	f7fb fe95 	bl	8002114 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e0f3      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063f8:	4b7b      	ldr	r3, [pc, #492]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	429a      	cmp	r2, r3
 8006404:	d1ef      	bne.n	80063e6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d016      	beq.n	8006440 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff fb10 	bl	8005a3c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800641c:	f7fb fe7a 	bl	8002114 <HAL_GetTick>
 8006420:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006422:	e008      	b.n	8006436 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006424:	f7fb fe76 	bl	8002114 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e0d4      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006436:	f7ff fbd8 	bl	8005bea <LL_RCC_IsActiveFlag_HPRE>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d0f1      	beq.n	8006424 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d016      	beq.n	800647a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff fb06 	bl	8005a62 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006456:	f7fb fe5d 	bl	8002114 <HAL_GetTick>
 800645a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800645c:	e008      	b.n	8006470 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800645e:	f7fb fe59 	bl	8002114 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	2b02      	cmp	r3, #2
 800646a:	d901      	bls.n	8006470 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e0b7      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006470:	f7ff fbcc 	bl	8005c0c <LL_RCC_IsActiveFlag_SHDHPRE>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0f1      	beq.n	800645e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	d016      	beq.n	80064b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	4618      	mov	r0, r3
 800648c:	f7ff faff 	bl	8005a8e <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006490:	f7fb fe40 	bl	8002114 <HAL_GetTick>
 8006494:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006496:	e008      	b.n	80064aa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006498:	f7fb fe3c 	bl	8002114 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e09a      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80064aa:	f7ff fbc1 	bl	8005c30 <LL_RCC_IsActiveFlag_PPRE1>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0f1      	beq.n	8006498 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0308 	and.w	r3, r3, #8
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d017      	beq.n	80064f0 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7ff faf4 	bl	8005ab4 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80064cc:	f7fb fe22 	bl	8002114 <HAL_GetTick>
 80064d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80064d4:	f7fb fe1e 	bl	8002114 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e07c      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80064e6:	f7ff fbb4 	bl	8005c52 <LL_RCC_IsActiveFlag_PPRE2>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d0f1      	beq.n	80064d4 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d043      	beq.n	8006584 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b02      	cmp	r3, #2
 8006502:	d106      	bne.n	8006512 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006504:	f7ff f981 	bl	800580a <LL_RCC_HSE_IsReady>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d11e      	bne.n	800654c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e066      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b03      	cmp	r3, #3
 8006518:	d106      	bne.n	8006528 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800651a:	f7ff fb28 	bl	8005b6e <LL_RCC_PLL_IsReady>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d113      	bne.n	800654c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e05b      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d106      	bne.n	800653e <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006530:	f7ff fa1b 	bl	800596a <LL_RCC_MSI_IsReady>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d108      	bne.n	800654c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e050      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800653e:	f7ff f991 	bl	8005864 <LL_RCC_HSI_IsReady>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e049      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	4618      	mov	r0, r3
 8006552:	f7ff fa55 	bl	8005a00 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006556:	f7fb fddd 	bl	8002114 <HAL_GetTick>
 800655a:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800655c:	e00a      	b.n	8006574 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800655e:	f7fb fdd9 	bl	8002114 <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f241 3288 	movw	r2, #5000	@ 0x1388
 800656c:	4293      	cmp	r3, r2
 800656e:	d901      	bls.n	8006574 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e035      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006574:	f7ff fa57 	bl	8005a26 <LL_RCC_GetSysClkSource>
 8006578:	4602      	mov	r2, r0
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	429a      	cmp	r2, r3
 8006582:	d1ec      	bne.n	800655e <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006584:	4b18      	ldr	r3, [pc, #96]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0307 	and.w	r3, r3, #7
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d21b      	bcs.n	80065ca <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006592:	4b15      	ldr	r3, [pc, #84]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f023 0207 	bic.w	r2, r3, #7
 800659a:	4913      	ldr	r1, [pc, #76]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	4313      	orrs	r3, r2
 80065a0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065a2:	f7fb fdb7 	bl	8002114 <HAL_GetTick>
 80065a6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065a8:	e008      	b.n	80065bc <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80065aa:	f7fb fdb3 	bl	8002114 <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d901      	bls.n	80065bc <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e011      	b.n	80065e0 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065bc:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <HAL_RCC_ClockConfig+0x23c>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d1ef      	bne.n	80065aa <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80065ca:	f000 f8b3 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 80065ce:	4603      	mov	r3, r0
 80065d0:	4a06      	ldr	r2, [pc, #24]	@ (80065ec <HAL_RCC_ClockConfig+0x240>)
 80065d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80065d4:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <HAL_RCC_ClockConfig+0x244>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4618      	mov	r0, r3
 80065da:	f7fb fd91 	bl	8002100 <HAL_InitTick>
 80065de:	4603      	mov	r3, r0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	58004000 	.word	0x58004000
 80065ec:	20000000 	.word	0x20000000
 80065f0:	20000004 	.word	0x20000004

080065f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065f4:	b590      	push	{r4, r7, lr}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80065fa:	2300      	movs	r3, #0
 80065fc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006602:	f7ff fa10 	bl	8005a26 <LL_RCC_GetSysClkSource>
 8006606:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006608:	f7ff fae4 	bl	8005bd4 <LL_RCC_PLL_GetMainSource>
 800660c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d005      	beq.n	8006620 <HAL_RCC_GetSysClockFreq+0x2c>
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2b0c      	cmp	r3, #12
 8006618:	d139      	bne.n	800668e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d136      	bne.n	800668e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006620:	f7ff f9b3 	bl	800598a <LL_RCC_MSI_IsEnabledRangeSelect>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d115      	bne.n	8006656 <HAL_RCC_GetSysClockFreq+0x62>
 800662a:	f7ff f9ae 	bl	800598a <LL_RCC_MSI_IsEnabledRangeSelect>
 800662e:	4603      	mov	r3, r0
 8006630:	2b01      	cmp	r3, #1
 8006632:	d106      	bne.n	8006642 <HAL_RCC_GetSysClockFreq+0x4e>
 8006634:	f7ff f9b9 	bl	80059aa <LL_RCC_MSI_GetRange>
 8006638:	4603      	mov	r3, r0
 800663a:	0a1b      	lsrs	r3, r3, #8
 800663c:	f003 030f 	and.w	r3, r3, #15
 8006640:	e005      	b.n	800664e <HAL_RCC_GetSysClockFreq+0x5a>
 8006642:	f7ff f9bd 	bl	80059c0 <LL_RCC_MSI_GetRangeAfterStandby>
 8006646:	4603      	mov	r3, r0
 8006648:	0a1b      	lsrs	r3, r3, #8
 800664a:	f003 030f 	and.w	r3, r3, #15
 800664e:	4a36      	ldr	r2, [pc, #216]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x134>)
 8006650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006654:	e014      	b.n	8006680 <HAL_RCC_GetSysClockFreq+0x8c>
 8006656:	f7ff f998 	bl	800598a <LL_RCC_MSI_IsEnabledRangeSelect>
 800665a:	4603      	mov	r3, r0
 800665c:	2b01      	cmp	r3, #1
 800665e:	d106      	bne.n	800666e <HAL_RCC_GetSysClockFreq+0x7a>
 8006660:	f7ff f9a3 	bl	80059aa <LL_RCC_MSI_GetRange>
 8006664:	4603      	mov	r3, r0
 8006666:	091b      	lsrs	r3, r3, #4
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	e005      	b.n	800667a <HAL_RCC_GetSysClockFreq+0x86>
 800666e:	f7ff f9a7 	bl	80059c0 <LL_RCC_MSI_GetRangeAfterStandby>
 8006672:	4603      	mov	r3, r0
 8006674:	091b      	lsrs	r3, r3, #4
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	4a2b      	ldr	r2, [pc, #172]	@ (8006728 <HAL_RCC_GetSysClockFreq+0x134>)
 800667c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006680:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d115      	bne.n	80066b4 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800668c:	e012      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b04      	cmp	r3, #4
 8006692:	d102      	bne.n	800669a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006694:	4b25      	ldr	r3, [pc, #148]	@ (800672c <HAL_RCC_GetSysClockFreq+0x138>)
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	e00c      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	2b08      	cmp	r3, #8
 800669e:	d109      	bne.n	80066b4 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80066a0:	f7ff f886 	bl	80057b0 <LL_RCC_HSE_IsEnabledDiv2>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d102      	bne.n	80066b0 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80066aa:	4b20      	ldr	r3, [pc, #128]	@ (800672c <HAL_RCC_GetSysClockFreq+0x138>)
 80066ac:	617b      	str	r3, [r7, #20]
 80066ae:	e001      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80066b0:	4b1f      	ldr	r3, [pc, #124]	@ (8006730 <HAL_RCC_GetSysClockFreq+0x13c>)
 80066b2:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066b4:	f7ff f9b7 	bl	8005a26 <LL_RCC_GetSysClkSource>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b0c      	cmp	r3, #12
 80066bc:	d12f      	bne.n	800671e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80066be:	f7ff fa89 	bl	8005bd4 <LL_RCC_PLL_GetMainSource>
 80066c2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d003      	beq.n	80066d2 <HAL_RCC_GetSysClockFreq+0xde>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b03      	cmp	r3, #3
 80066ce:	d003      	beq.n	80066d8 <HAL_RCC_GetSysClockFreq+0xe4>
 80066d0:	e00d      	b.n	80066ee <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80066d2:	4b16      	ldr	r3, [pc, #88]	@ (800672c <HAL_RCC_GetSysClockFreq+0x138>)
 80066d4:	60fb      	str	r3, [r7, #12]
        break;
 80066d6:	e00d      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80066d8:	f7ff f86a 	bl	80057b0 <LL_RCC_HSE_IsEnabledDiv2>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d102      	bne.n	80066e8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80066e2:	4b12      	ldr	r3, [pc, #72]	@ (800672c <HAL_RCC_GetSysClockFreq+0x138>)
 80066e4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80066e6:	e005      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80066e8:	4b11      	ldr	r3, [pc, #68]	@ (8006730 <HAL_RCC_GetSysClockFreq+0x13c>)
 80066ea:	60fb      	str	r3, [r7, #12]
        break;
 80066ec:	e002      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	60fb      	str	r3, [r7, #12]
        break;
 80066f2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80066f4:	f7ff fa4c 	bl	8005b90 <LL_RCC_PLL_GetN>
 80066f8:	4602      	mov	r2, r0
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	fb03 f402 	mul.w	r4, r3, r2
 8006700:	f7ff fa5d 	bl	8005bbe <LL_RCC_PLL_GetDivider>
 8006704:	4603      	mov	r3, r0
 8006706:	091b      	lsrs	r3, r3, #4
 8006708:	3301      	adds	r3, #1
 800670a:	fbb4 f4f3 	udiv	r4, r4, r3
 800670e:	f7ff fa4b 	bl	8005ba8 <LL_RCC_PLL_GetR>
 8006712:	4603      	mov	r3, r0
 8006714:	0f5b      	lsrs	r3, r3, #29
 8006716:	3301      	adds	r3, #1
 8006718:	fbb4 f3f3 	udiv	r3, r4, r3
 800671c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800671e:	697b      	ldr	r3, [r7, #20]
}
 8006720:	4618      	mov	r0, r3
 8006722:	371c      	adds	r7, #28
 8006724:	46bd      	mov	sp, r7
 8006726:	bd90      	pop	{r4, r7, pc}
 8006728:	0801ee58 	.word	0x0801ee58
 800672c:	00f42400 	.word	0x00f42400
 8006730:	01e84800 	.word	0x01e84800

08006734 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006734:	b598      	push	{r3, r4, r7, lr}
 8006736:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006738:	f7ff ff5c 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 800673c:	4604      	mov	r4, r0
 800673e:	f7ff f9cc 	bl	8005ada <LL_RCC_GetAHBPrescaler>
 8006742:	4603      	mov	r3, r0
 8006744:	091b      	lsrs	r3, r3, #4
 8006746:	f003 030f 	and.w	r3, r3, #15
 800674a:	4a03      	ldr	r2, [pc, #12]	@ (8006758 <HAL_RCC_GetHCLKFreq+0x24>)
 800674c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006750:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006754:	4618      	mov	r0, r3
 8006756:	bd98      	pop	{r3, r4, r7, pc}
 8006758:	0801edf8 	.word	0x0801edf8

0800675c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800675c:	b598      	push	{r3, r4, r7, lr}
 800675e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006760:	f7ff ffe8 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 8006764:	4604      	mov	r4, r0
 8006766:	f7ff f9d0 	bl	8005b0a <LL_RCC_GetAPB1Prescaler>
 800676a:	4603      	mov	r3, r0
 800676c:	0a1b      	lsrs	r3, r3, #8
 800676e:	4a03      	ldr	r2, [pc, #12]	@ (800677c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006774:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006778:	4618      	mov	r0, r3
 800677a:	bd98      	pop	{r3, r4, r7, pc}
 800677c:	0801ee38 	.word	0x0801ee38

08006780 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006780:	b598      	push	{r3, r4, r7, lr}
 8006782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006784:	f7ff ffd6 	bl	8006734 <HAL_RCC_GetHCLKFreq>
 8006788:	4604      	mov	r4, r0
 800678a:	f7ff f9c9 	bl	8005b20 <LL_RCC_GetAPB2Prescaler>
 800678e:	4603      	mov	r3, r0
 8006790:	0adb      	lsrs	r3, r3, #11
 8006792:	4a03      	ldr	r2, [pc, #12]	@ (80067a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006798:	fa24 f303 	lsr.w	r3, r4, r3
}
 800679c:	4618      	mov	r0, r3
 800679e:	bd98      	pop	{r3, r4, r7, pc}
 80067a0:	0801ee38 	.word	0x0801ee38

080067a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80067a4:	b590      	push	{r4, r7, lr}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	091b      	lsrs	r3, r3, #4
 80067b0:	f003 030f 	and.w	r3, r3, #15
 80067b4:	4a10      	ldr	r2, [pc, #64]	@ (80067f8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80067b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ba:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80067bc:	f7ff f998 	bl	8005af0 <LL_RCC_GetAHB3Prescaler>
 80067c0:	4603      	mov	r3, r0
 80067c2:	091b      	lsrs	r3, r3, #4
 80067c4:	f003 030f 	and.w	r3, r3, #15
 80067c8:	4a0c      	ldr	r2, [pc, #48]	@ (80067fc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80067ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	4a09      	ldr	r2, [pc, #36]	@ (8006800 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80067da:	fba2 2303 	umull	r2, r3, r2, r3
 80067de:	0c9c      	lsrs	r4, r3, #18
 80067e0:	f7fe ff3e 	bl	8005660 <HAL_PWREx_GetVoltageRange>
 80067e4:	4603      	mov	r3, r0
 80067e6:	4619      	mov	r1, r3
 80067e8:	4620      	mov	r0, r4
 80067ea:	f000 f80b 	bl	8006804 <RCC_SetFlashLatency>
 80067ee:	4603      	mov	r3, r0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3714      	adds	r7, #20
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd90      	pop	{r4, r7, pc}
 80067f8:	0801ee58 	.word	0x0801ee58
 80067fc:	0801edf8 	.word	0x0801edf8
 8006800:	431bde83 	.word	0x431bde83

08006804 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b08e      	sub	sp, #56	@ 0x38
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800680e:	4a3a      	ldr	r2, [pc, #232]	@ (80068f8 <RCC_SetFlashLatency+0xf4>)
 8006810:	f107 0320 	add.w	r3, r7, #32
 8006814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006818:	6018      	str	r0, [r3, #0]
 800681a:	3304      	adds	r3, #4
 800681c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800681e:	4a37      	ldr	r2, [pc, #220]	@ (80068fc <RCC_SetFlashLatency+0xf8>)
 8006820:	f107 0318 	add.w	r3, r7, #24
 8006824:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006828:	6018      	str	r0, [r3, #0]
 800682a:	3304      	adds	r3, #4
 800682c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800682e:	4a34      	ldr	r2, [pc, #208]	@ (8006900 <RCC_SetFlashLatency+0xfc>)
 8006830:	f107 030c 	add.w	r3, r7, #12
 8006834:	ca07      	ldmia	r2, {r0, r1, r2}
 8006836:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800683a:	2300      	movs	r3, #0
 800683c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006844:	d11b      	bne.n	800687e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006846:	2300      	movs	r3, #0
 8006848:	633b      	str	r3, [r7, #48]	@ 0x30
 800684a:	e014      	b.n	8006876 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	3338      	adds	r3, #56	@ 0x38
 8006852:	443b      	add	r3, r7
 8006854:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006858:	461a      	mov	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4293      	cmp	r3, r2
 800685e:	d807      	bhi.n	8006870 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	3338      	adds	r3, #56	@ 0x38
 8006866:	443b      	add	r3, r7
 8006868:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800686c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800686e:	e021      	b.n	80068b4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006872:	3301      	adds	r3, #1
 8006874:	633b      	str	r3, [r7, #48]	@ 0x30
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	2b02      	cmp	r3, #2
 800687a:	d9e7      	bls.n	800684c <RCC_SetFlashLatency+0x48>
 800687c:	e01a      	b.n	80068b4 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800687e:	2300      	movs	r3, #0
 8006880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006882:	e014      	b.n	80068ae <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	3338      	adds	r3, #56	@ 0x38
 800688a:	443b      	add	r3, r7
 800688c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006890:	461a      	mov	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4293      	cmp	r3, r2
 8006896:	d807      	bhi.n	80068a8 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	3338      	adds	r3, #56	@ 0x38
 800689e:	443b      	add	r3, r7
 80068a0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80068a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068a6:	e005      	b.n	80068b4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80068a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068aa:	3301      	adds	r3, #1
 80068ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b0:	2b02      	cmp	r3, #2
 80068b2:	d9e7      	bls.n	8006884 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80068b4:	4b13      	ldr	r3, [pc, #76]	@ (8006904 <RCC_SetFlashLatency+0x100>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f023 0207 	bic.w	r2, r3, #7
 80068bc:	4911      	ldr	r1, [pc, #68]	@ (8006904 <RCC_SetFlashLatency+0x100>)
 80068be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c0:	4313      	orrs	r3, r2
 80068c2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80068c4:	f7fb fc26 	bl	8002114 <HAL_GetTick>
 80068c8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80068ca:	e008      	b.n	80068de <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80068cc:	f7fb fc22 	bl	8002114 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d901      	bls.n	80068de <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e007      	b.n	80068ee <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80068de:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <RCC_SetFlashLatency+0x100>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d1ef      	bne.n	80068cc <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3738      	adds	r7, #56	@ 0x38
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	0801e550 	.word	0x0801e550
 80068fc:	0801e558 	.word	0x0801e558
 8006900:	0801e560 	.word	0x0801e560
 8006904:	58004000 	.word	0x58004000

08006908 <LL_RCC_LSE_IsReady>:
{
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800690c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b02      	cmp	r3, #2
 800691a:	d101      	bne.n	8006920 <LL_RCC_LSE_IsReady+0x18>
 800691c:	2301      	movs	r3, #1
 800691e:	e000      	b.n	8006922 <LL_RCC_LSE_IsReady+0x1a>
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	46bd      	mov	sp, r7
 8006926:	bc80      	pop	{r7}
 8006928:	4770      	bx	lr

0800692a <LL_RCC_SetUSARTClockSource>:
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006936:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	0c1b      	lsrs	r3, r3, #16
 800693e:	43db      	mvns	r3, r3
 8006940:	401a      	ands	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	b29b      	uxth	r3, r3
 8006946:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006950:	bf00      	nop
 8006952:	370c      	adds	r7, #12
 8006954:	46bd      	mov	sp, r7
 8006956:	bc80      	pop	{r7}
 8006958:	4770      	bx	lr

0800695a <LL_RCC_SetI2SClockSource>:
{
 800695a:	b480      	push	{r7}
 800695c:	b083      	sub	sp, #12
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800696e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4313      	orrs	r3, r2
 8006976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800697a:	bf00      	nop
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	bc80      	pop	{r7}
 8006982:	4770      	bx	lr

08006984 <LL_RCC_SetLPUARTClockSource>:
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800698c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006994:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006998:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4313      	orrs	r3, r2
 80069a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bc80      	pop	{r7}
 80069ac:	4770      	bx	lr

080069ae <LL_RCC_SetI2CClockSource>:
{
 80069ae:	b480      	push	{r7}
 80069b0:	b083      	sub	sp, #12
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80069b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	091b      	lsrs	r3, r3, #4
 80069c2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80069c6:	43db      	mvns	r3, r3
 80069c8:	401a      	ands	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80069d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80069d6:	4313      	orrs	r3, r2
 80069d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bc80      	pop	{r7}
 80069e4:	4770      	bx	lr

080069e6 <LL_RCC_SetLPTIMClockSource>:
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80069ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	0c1b      	lsrs	r3, r3, #16
 80069fa:	041b      	lsls	r3, r3, #16
 80069fc:	43db      	mvns	r3, r3
 80069fe:	401a      	ands	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	041b      	lsls	r3, r3, #16
 8006a04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bc80      	pop	{r7}
 8006a16:	4770      	bx	lr

08006a18 <LL_RCC_SetRNGClockSource>:
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006a20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a28:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006a2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bc80      	pop	{r7}
 8006a40:	4770      	bx	lr

08006a42 <LL_RCC_SetADCClockSource>:
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006a4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006a56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a62:	bf00      	nop
 8006a64:	370c      	adds	r7, #12
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bc80      	pop	{r7}
 8006a6a:	4770      	bx	lr

08006a6c <LL_RCC_SetRTCClockSource>:
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006a74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bc80      	pop	{r7}
 8006a94:	4770      	bx	lr

08006a96 <LL_RCC_GetRTCClockSource>:
{
 8006a96:	b480      	push	{r7}
 8006a98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bc80      	pop	{r7}
 8006aac:	4770      	bx	lr

08006aae <LL_RCC_ForceBackupDomainReset>:
{
 8006aae:	b480      	push	{r7}
 8006ab0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006ab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006abe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ac2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006ac6:	bf00      	nop
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bc80      	pop	{r7}
 8006acc:	4770      	bx	lr

08006ace <LL_RCC_ReleaseBackupDomainReset>:
{
 8006ace:	b480      	push	{r7}
 8006ad0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ada:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ae2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006ae6:	bf00      	nop
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bc80      	pop	{r7}
 8006aec:	4770      	bx	lr
	...

08006af0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006afc:	2300      	movs	r3, #0
 8006afe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006b00:	2300      	movs	r3, #0
 8006b02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d058      	beq.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006b10:	f7fe fd64 	bl	80055dc <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b14:	f7fb fafe 	bl	8002114 <HAL_GetTick>
 8006b18:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006b1a:	e009      	b.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b1c:	f7fb fafa 	bl	8002114 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d902      	bls.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	74fb      	strb	r3, [r7, #19]
        break;
 8006b2e:	e006      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006b30:	4b7b      	ldr	r3, [pc, #492]	@ (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b3c:	d1ee      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006b3e:	7cfb      	ldrb	r3, [r7, #19]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d13c      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006b44:	f7ff ffa7 	bl	8006a96 <LL_RCC_GetRTCClockSource>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d00f      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b5e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b60:	f7ff ffa5 	bl	8006aae <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b64:	f7ff ffb3 	bl	8006ace <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d014      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b7c:	f7fb faca 	bl	8002114 <HAL_GetTick>
 8006b80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006b82:	e00b      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b84:	f7fb fac6 	bl	8002114 <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d902      	bls.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	74fb      	strb	r3, [r7, #19]
            break;
 8006b9a:	e004      	b.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006b9c:	f7ff feb4 	bl	8006908 <LL_RCC_LSE_IsReady>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d1ee      	bne.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006ba6:	7cfb      	ldrb	r3, [r7, #19]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d105      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7ff ff5b 	bl	8006a6c <LL_RCC_SetRTCClockSource>
 8006bb6:	e004      	b.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bb8:	7cfb      	ldrb	r3, [r7, #19]
 8006bba:	74bb      	strb	r3, [r7, #18]
 8006bbc:	e001      	b.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bbe:	7cfb      	ldrb	r3, [r7, #19]
 8006bc0:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d004      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fea9 	bl	800692a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d004      	beq.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7ff fe9e 	bl	800692a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d004      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7ff fec0 	bl	8006984 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d004      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a1b      	ldr	r3, [r3, #32]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff fee6 	bl	80069e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d004      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7ff fedb 	bl	80069e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d004      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7ff fed0 	bl	80069e6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d004      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7ff fea9 	bl	80069ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d004      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7ff fe9e 	bl	80069ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d004      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7ff fe93 	bl	80069ae <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d011      	beq.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7ff fe5e 	bl	800695a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ca6:	d107      	bne.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006ca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cb6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d010      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7ff fea5 	bl	8006a18 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d107      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006cd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ce0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ce4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d011      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff fea3 	bl	8006a42 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d04:	d107      	bne.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d14:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006d16:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3718      	adds	r7, #24
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	58000400 	.word	0x58000400

08006d24 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d068      	beq.n	8006e08 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fa ff22 	bl	8001b94 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2202      	movs	r2, #2
 8006d54:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d58:	4b2e      	ldr	r3, [pc, #184]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d5a:	22ca      	movs	r2, #202	@ 0xca
 8006d5c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d60:	2253      	movs	r2, #83	@ 0x53
 8006d62:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fa0f 	bl	8007188 <RTC_EnterInitMode>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d13f      	bne.n	8006df4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006d74:	4b27      	ldr	r3, [pc, #156]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d76:	699b      	ldr	r3, [r3, #24]
 8006d78:	4a26      	ldr	r2, [pc, #152]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d7a:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8006d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d82:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006d84:	4b23      	ldr	r3, [pc, #140]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d86:	699a      	ldr	r2, [r3, #24]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6859      	ldr	r1, [r3, #4]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	4319      	orrs	r1, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	430b      	orrs	r3, r1
 8006d98:	491e      	ldr	r1, [pc, #120]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	041b      	lsls	r3, r3, #16
 8006da8:	491a      	ldr	r1, [pc, #104]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006dae:	4b19      	ldr	r3, [pc, #100]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dbe:	430b      	orrs	r3, r1
 8006dc0:	4914      	ldr	r1, [pc, #80]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 fa12 	bl	80071f0 <RTC_ExitInitMode>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10e      	bne.n	8006df4 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a19      	ldr	r1, [r3, #32]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	4319      	orrs	r1, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	430b      	orrs	r3, r1
 8006dee:	4909      	ldr	r1, [pc, #36]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006df4:	4b07      	ldr	r3, [pc, #28]	@ (8006e14 <HAL_RTC_Init+0xf0>)
 8006df6:	22ff      	movs	r2, #255	@ 0xff
 8006df8:	625a      	str	r2, [r3, #36]	@ 0x24

    if (status == HAL_OK)
 8006dfa:	7bfb      	ldrb	r3, [r7, #15]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d103      	bne.n	8006e08 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	40002800 	.word	0x40002800

08006e18 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006e18:	b590      	push	{r4, r7, lr}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006e24:	2300      	movs	r3, #0
 8006e26:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d101      	bne.n	8006e36 <HAL_RTC_SetAlarm_IT+0x1e>
 8006e32:	2302      	movs	r3, #2
 8006e34:	e0f3      	b.n	800701e <HAL_RTC_SetAlarm_IT+0x206>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2202      	movs	r2, #2
 8006e42:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006e46:	4b78      	ldr	r3, [pc, #480]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e4e:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e56:	d06a      	beq.n	8006f2e <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d13a      	bne.n	8006ed4 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006e5e:	4b72      	ldr	r3, [pc, #456]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d102      	bne.n	8006e70 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 f9f5 	bl	800726c <RTC_ByteToBcd2>
 8006e82:	4603      	mov	r3, r0
 8006e84:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f000 f9ee 	bl	800726c <RTC_ByteToBcd2>
 8006e90:	4603      	mov	r3, r0
 8006e92:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006e94:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	789b      	ldrb	r3, [r3, #2]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 f9e6 	bl	800726c <RTC_ByteToBcd2>
 8006ea0:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006ea2:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	78db      	ldrb	r3, [r3, #3]
 8006eaa:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006eac:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f000 f9d8 	bl	800726c <RTC_ByteToBcd2>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ec0:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ec8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]
 8006ed2:	e02c      	b.n	8006f2e <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	695b      	ldr	r3, [r3, #20]
 8006ed8:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8006edc:	d00d      	beq.n	8006efa <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ee6:	d008      	beq.n	8006efa <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006ee8:	4b4f      	ldr	r3, [pc, #316]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d102      	bne.n	8006efa <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	785b      	ldrb	r3, [r3, #1]
 8006f04:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006f06:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006f0c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	78db      	ldrb	r3, [r3, #3]
 8006f12:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006f14:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f1c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006f1e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006f24:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f30:	22ca      	movs	r2, #202	@ 0xca
 8006f32:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f34:	4b3c      	ldr	r3, [pc, #240]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f36:	2253      	movs	r2, #83	@ 0x53
 8006f38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f42:	d12c      	bne.n	8006f9e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006f44:	4b38      	ldr	r3, [pc, #224]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f46:	699b      	ldr	r3, [r3, #24]
 8006f48:	4a37      	ldr	r2, [pc, #220]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f4a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006f4e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006f50:	4b35      	ldr	r3, [pc, #212]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f52:	2201      	movs	r2, #1
 8006f54:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f5c:	d107      	bne.n	8006f6e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	699a      	ldr	r2, [r3, #24]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	69db      	ldr	r3, [r3, #28]
 8006f66:	4930      	ldr	r1, [pc, #192]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	644b      	str	r3, [r1, #68]	@ 0x44
 8006f6c:	e006      	b.n	8006f7c <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8006f6e:	4a2e      	ldr	r2, [pc, #184]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8006f74:	4a2c      	ldr	r2, [pc, #176]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	699b      	ldr	r3, [r3, #24]
 8006f7a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8006f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f88:	f043 0201 	orr.w	r2, r3, #1
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8006f90:	4b25      	ldr	r3, [pc, #148]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f92:	699b      	ldr	r3, [r3, #24]
 8006f94:	4a24      	ldr	r2, [pc, #144]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f96:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8006f9a:	6193      	str	r3, [r2, #24]
 8006f9c:	e02b      	b.n	8006ff6 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006f9e:	4b22      	ldr	r3, [pc, #136]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fa0:	699b      	ldr	r3, [r3, #24]
 8006fa2:	4a21      	ldr	r2, [pc, #132]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fa4:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8006fa8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006faa:	4b1f      	ldr	r3, [pc, #124]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fac:	2202      	movs	r2, #2
 8006fae:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fb6:	d107      	bne.n	8006fc8 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	699a      	ldr	r2, [r3, #24]
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	4919      	ldr	r1, [pc, #100]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8006fc6:	e006      	b.n	8006fd6 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006fc8:	4a17      	ldr	r2, [pc, #92]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006fce:	4a16      	ldr	r2, [pc, #88]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8006fd6:	4a14      	ldr	r2, [pc, #80]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fe2:	f043 0202 	orr.w	r2, r3, #2
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006fea:	4b0f      	ldr	r3, [pc, #60]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	4a0e      	ldr	r2, [pc, #56]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8006ff0:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8006ff4:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800702c <HAL_RTC_SetAlarm_IT+0x214>)
 8006ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ffc:	4a0b      	ldr	r2, [pc, #44]	@ (800702c <HAL_RTC_SetAlarm_IT+0x214>)
 8006ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007002:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007006:	4b08      	ldr	r3, [pc, #32]	@ (8007028 <HAL_RTC_SetAlarm_IT+0x210>)
 8007008:	22ff      	movs	r2, #255	@ 0xff
 800700a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2201      	movs	r2, #1
 8007010:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2200      	movs	r2, #0
 8007018:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	371c      	adds	r7, #28
 8007022:	46bd      	mov	sp, r7
 8007024:	bd90      	pop	{r4, r7, pc}
 8007026:	bf00      	nop
 8007028:	40002800 	.word	0x40002800
 800702c:	58000800 	.word	0x58000800

08007030 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007040:	2b01      	cmp	r3, #1
 8007042:	d101      	bne.n	8007048 <HAL_RTC_DeactivateAlarm+0x18>
 8007044:	2302      	movs	r3, #2
 8007046:	e048      	b.n	80070da <HAL_RTC_DeactivateAlarm+0xaa>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007058:	4b22      	ldr	r3, [pc, #136]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800705a:	22ca      	movs	r2, #202	@ 0xca
 800705c:	625a      	str	r2, [r3, #36]	@ 0x24
 800705e:	4b21      	ldr	r3, [pc, #132]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007060:	2253      	movs	r2, #83	@ 0x53
 8007062:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800706a:	d115      	bne.n	8007098 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800706c:	4b1d      	ldr	r3, [pc, #116]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	4a1c      	ldr	r2, [pc, #112]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007072:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007076:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007078:	4b1a      	ldr	r3, [pc, #104]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800707a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800707c:	4a19      	ldr	r2, [pc, #100]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800707e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007082:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007088:	f023 0201 	bic.w	r2, r3, #1
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007090:	4b14      	ldr	r3, [pc, #80]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007092:	2201      	movs	r2, #1
 8007094:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007096:	e014      	b.n	80070c2 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007098:	4b12      	ldr	r3, [pc, #72]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	4a11      	ldr	r2, [pc, #68]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 800709e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80070a2:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80070a4:	4b0f      	ldr	r3, [pc, #60]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 80070a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a8:	4a0e      	ldr	r2, [pc, #56]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 80070aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070ae:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b4:	f023 0202 	bic.w	r2, r3, #2
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80070bc:	4b09      	ldr	r3, [pc, #36]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 80070be:	2202      	movs	r2, #2
 80070c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070c2:	4b08      	ldr	r3, [pc, #32]	@ (80070e4 <HAL_RTC_DeactivateAlarm+0xb4>)
 80070c4:	22ff      	movs	r2, #255	@ 0xff
 80070c6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr
 80070e4:	40002800 	.word	0x40002800

080070e8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80070f0:	4b11      	ldr	r3, [pc, #68]	@ (8007138 <HAL_RTC_AlarmIRQHandler+0x50>)
 80070f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f8:	4013      	ands	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f003 0301 	and.w	r3, r3, #1
 8007102:	2b00      	cmp	r3, #0
 8007104:	d005      	beq.n	8007112 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007106:	4b0c      	ldr	r3, [pc, #48]	@ (8007138 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007108:	2201      	movs	r2, #1
 800710a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7fb faee 	bl	80026ee <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f003 0302 	and.w	r3, r3, #2
 8007118:	2b00      	cmp	r3, #0
 800711a:	d005      	beq.n	8007128 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800711c:	4b06      	ldr	r3, [pc, #24]	@ (8007138 <HAL_RTC_AlarmIRQHandler+0x50>)
 800711e:	2202      	movs	r2, #2
 8007120:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f94a 	bl	80073bc <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007130:	bf00      	nop
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	40002800 	.word	0x40002800

0800713c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007144:	4b0f      	ldr	r3, [pc, #60]	@ (8007184 <HAL_RTC_WaitForSynchro+0x48>)
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	4a0e      	ldr	r2, [pc, #56]	@ (8007184 <HAL_RTC_WaitForSynchro+0x48>)
 800714a:	f023 0320 	bic.w	r3, r3, #32
 800714e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007150:	f7fa ffe0 	bl	8002114 <HAL_GetTick>
 8007154:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007156:	e009      	b.n	800716c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007158:	f7fa ffdc 	bl	8002114 <HAL_GetTick>
 800715c:	4602      	mov	r2, r0
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007166:	d901      	bls.n	800716c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e006      	b.n	800717a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800716c:	4b05      	ldr	r3, [pc, #20]	@ (8007184 <HAL_RTC_WaitForSynchro+0x48>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f003 0320 	and.w	r3, r3, #32
 8007174:	2b00      	cmp	r3, #0
 8007176:	d0ef      	beq.n	8007158 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	40002800 	.word	0x40002800

08007188 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007194:	4b15      	ldr	r3, [pc, #84]	@ (80071ec <RTC_EnterInitMode+0x64>)
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800719c:	2b00      	cmp	r3, #0
 800719e:	d120      	bne.n	80071e2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80071a0:	4b12      	ldr	r3, [pc, #72]	@ (80071ec <RTC_EnterInitMode+0x64>)
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	4a11      	ldr	r2, [pc, #68]	@ (80071ec <RTC_EnterInitMode+0x64>)
 80071a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071aa:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80071ac:	f7fa ffb2 	bl	8002114 <HAL_GetTick>
 80071b0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80071b2:	e00d      	b.n	80071d0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80071b4:	f7fa ffae 	bl	8002114 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80071c2:	d905      	bls.n	80071d0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2203      	movs	r2, #3
 80071cc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80071d0:	4b06      	ldr	r3, [pc, #24]	@ (80071ec <RTC_EnterInitMode+0x64>)
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d102      	bne.n	80071e2 <RTC_EnterInitMode+0x5a>
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d1e8      	bne.n	80071b4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	40002800 	.word	0x40002800

080071f0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80071fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007268 <RTC_ExitInitMode+0x78>)
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	4a19      	ldr	r2, [pc, #100]	@ (8007268 <RTC_ExitInitMode+0x78>)
 8007202:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007206:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007208:	4b17      	ldr	r3, [pc, #92]	@ (8007268 <RTC_ExitInitMode+0x78>)
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	f003 0320 	and.w	r3, r3, #32
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10c      	bne.n	800722e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f7ff ff91 	bl	800713c <HAL_RTC_WaitForSynchro>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d01e      	beq.n	800725e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2203      	movs	r2, #3
 8007224:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	73fb      	strb	r3, [r7, #15]
 800722c:	e017      	b.n	800725e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800722e:	4b0e      	ldr	r3, [pc, #56]	@ (8007268 <RTC_ExitInitMode+0x78>)
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	4a0d      	ldr	r2, [pc, #52]	@ (8007268 <RTC_ExitInitMode+0x78>)
 8007234:	f023 0320 	bic.w	r3, r3, #32
 8007238:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f7ff ff7e 	bl	800713c <HAL_RTC_WaitForSynchro>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d005      	beq.n	8007252 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2203      	movs	r2, #3
 800724a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007252:	4b05      	ldr	r3, [pc, #20]	@ (8007268 <RTC_ExitInitMode+0x78>)
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	4a04      	ldr	r2, [pc, #16]	@ (8007268 <RTC_ExitInitMode+0x78>)
 8007258:	f043 0320 	orr.w	r3, r3, #32
 800725c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800725e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	40002800 	.word	0x40002800

0800726c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	4603      	mov	r3, r0
 8007274:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800727a:	79fb      	ldrb	r3, [r7, #7]
 800727c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800727e:	e005      	b.n	800728c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3301      	adds	r3, #1
 8007284:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007286:	7afb      	ldrb	r3, [r7, #11]
 8007288:	3b0a      	subs	r3, #10
 800728a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800728c:	7afb      	ldrb	r3, [r7, #11]
 800728e:	2b09      	cmp	r3, #9
 8007290:	d8f6      	bhi.n	8007280 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	b2db      	uxtb	r3, r3
 8007296:	011b      	lsls	r3, r3, #4
 8007298:	b2da      	uxtb	r2, r3
 800729a:	7afb      	ldrb	r3, [r7, #11]
 800729c:	4313      	orrs	r3, r2
 800729e:	b2db      	uxtb	r3, r3
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3714      	adds	r7, #20
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bc80      	pop	{r7}
 80072a8:	4770      	bx	lr
	...

080072ac <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <HAL_RTCEx_EnableBypassShadow+0x16>
 80072be:	2302      	movs	r3, #2
 80072c0:	e01f      	b.n	8007302 <HAL_RTCEx_EnableBypassShadow+0x56>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2202      	movs	r2, #2
 80072ce:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072d2:	4b0e      	ldr	r3, [pc, #56]	@ (800730c <HAL_RTCEx_EnableBypassShadow+0x60>)
 80072d4:	22ca      	movs	r2, #202	@ 0xca
 80072d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80072d8:	4b0c      	ldr	r3, [pc, #48]	@ (800730c <HAL_RTCEx_EnableBypassShadow+0x60>)
 80072da:	2253      	movs	r2, #83	@ 0x53
 80072dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80072de:	4b0b      	ldr	r3, [pc, #44]	@ (800730c <HAL_RTCEx_EnableBypassShadow+0x60>)
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	4a0a      	ldr	r2, [pc, #40]	@ (800730c <HAL_RTCEx_EnableBypassShadow+0x60>)
 80072e4:	f043 0320 	orr.w	r3, r3, #32
 80072e8:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072ea:	4b08      	ldr	r3, [pc, #32]	@ (800730c <HAL_RTCEx_EnableBypassShadow+0x60>)
 80072ec:	22ff      	movs	r2, #255	@ 0xff
 80072ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	370c      	adds	r7, #12
 8007306:	46bd      	mov	sp, r7
 8007308:	bc80      	pop	{r7}
 800730a:	4770      	bx	lr
 800730c:	40002800 	.word	0x40002800

08007310 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800731e:	2b01      	cmp	r3, #1
 8007320:	d101      	bne.n	8007326 <HAL_RTCEx_SetSSRU_IT+0x16>
 8007322:	2302      	movs	r3, #2
 8007324:	e027      	b.n	8007376 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2201      	movs	r2, #1
 800732a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2202      	movs	r2, #2
 8007332:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007336:	4b12      	ldr	r3, [pc, #72]	@ (8007380 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007338:	22ca      	movs	r2, #202	@ 0xca
 800733a:	625a      	str	r2, [r3, #36]	@ 0x24
 800733c:	4b10      	ldr	r3, [pc, #64]	@ (8007380 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800733e:	2253      	movs	r2, #83	@ 0x53
 8007340:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007342:	4b0f      	ldr	r3, [pc, #60]	@ (8007380 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	4a0e      	ldr	r2, [pc, #56]	@ (8007380 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007348:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800734c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800734e:	4b0d      	ldr	r3, [pc, #52]	@ (8007384 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007354:	4a0b      	ldr	r2, [pc, #44]	@ (8007384 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007356:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800735a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800735e:	4b08      	ldr	r3, [pc, #32]	@ (8007380 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007360:	22ff      	movs	r2, #255	@ 0xff
 8007362:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr
 8007380:	40002800 	.word	0x40002800
 8007384:	58000800 	.word	0x58000800

08007388 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007390:	4b09      	ldr	r3, [pc, #36]	@ (80073b8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007398:	2b00      	cmp	r3, #0
 800739a:	d005      	beq.n	80073a8 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800739c:	4b06      	ldr	r3, [pc, #24]	@ (80073b8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800739e:	2240      	movs	r2, #64	@ 0x40
 80073a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7fb f9ad 	bl	8002702 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40002800 	.word	0x40002800

080073bc <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bc80      	pop	{r7}
 80073cc:	4770      	bx	lr
	...

080073d0 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b087      	sub	sp, #28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	60b9      	str	r1, [r7, #8]
 80073da:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80073dc:	4b07      	ldr	r3, [pc, #28]	@ (80073fc <HAL_RTCEx_BKUPWrite+0x2c>)
 80073de:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	697a      	ldr	r2, [r7, #20]
 80073e6:	4413      	add	r3, r2
 80073e8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	601a      	str	r2, [r3, #0]
}
 80073f0:	bf00      	nop
 80073f2:	371c      	adds	r7, #28
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	4000b100 	.word	0x4000b100

08007400 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800740a:	4b07      	ldr	r3, [pc, #28]	@ (8007428 <HAL_RTCEx_BKUPRead+0x28>)
 800740c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4413      	add	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	bc80      	pop	{r7}
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	4000b100 	.word	0x4000b100

0800742c <LL_PWR_SetRadioBusyTrigger>:
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007434:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800743c:	4904      	ldr	r1, [pc, #16]	@ (8007450 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4313      	orrs	r3, r2
 8007442:	608b      	str	r3, [r1, #8]
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	58000400 	.word	0x58000400

08007454 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007454:	b480      	push	{r7}
 8007456:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007458:	4b05      	ldr	r3, [pc, #20]	@ (8007470 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800745a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745e:	4a04      	ldr	r2, [pc, #16]	@ (8007470 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007468:	bf00      	nop
 800746a:	46bd      	mov	sp, r7
 800746c:	bc80      	pop	{r7}
 800746e:	4770      	bx	lr
 8007470:	58000400 	.word	0x58000400

08007474 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007474:	b480      	push	{r7}
 8007476:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007478:	4b05      	ldr	r3, [pc, #20]	@ (8007490 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800747a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800747e:	4a04      	ldr	r2, [pc, #16]	@ (8007490 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007480:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007488:	bf00      	nop
 800748a:	46bd      	mov	sp, r7
 800748c:	bc80      	pop	{r7}
 800748e:	4770      	bx	lr
 8007490:	58000400 	.word	0x58000400

08007494 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007494:	b480      	push	{r7}
 8007496:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007498:	4b03      	ldr	r3, [pc, #12]	@ (80074a8 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800749a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800749e:	619a      	str	r2, [r3, #24]
}
 80074a0:	bf00      	nop
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bc80      	pop	{r7}
 80074a6:	4770      	bx	lr
 80074a8:	58000400 	.word	0x58000400

080074ac <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80074ac:	b480      	push	{r7}
 80074ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80074b0:	4b06      	ldr	r3, [pc, #24]	@ (80074cc <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d101      	bne.n	80074c0 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80074bc:	2301      	movs	r3, #1
 80074be:	e000      	b.n	80074c2 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bc80      	pop	{r7}
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	58000400 	.word	0x58000400

080074d0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 80074d0:	b480      	push	{r7}
 80074d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80074d4:	4b06      	ldr	r3, [pc, #24]	@ (80074f0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80074d6:	695b      	ldr	r3, [r3, #20]
 80074d8:	f003 0304 	and.w	r3, r3, #4
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d101      	bne.n	80074e4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80074e0:	2301      	movs	r3, #1
 80074e2:	e000      	b.n	80074e6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bc80      	pop	{r7}
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	58000400 	.word	0x58000400

080074f4 <LL_RCC_RF_DisableReset>:
{
 80074f4:	b480      	push	{r7}
 80074f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80074f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007500:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007504:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007508:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800750c:	bf00      	nop
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <LL_RCC_IsRFUnderReset>:
{
 8007514:	b480      	push	{r7}
 8007516:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007518:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800751c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007520:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007524:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007528:	d101      	bne.n	800752e <LL_RCC_IsRFUnderReset+0x1a>
 800752a:	2301      	movs	r3, #1
 800752c:	e000      	b.n	8007530 <LL_RCC_IsRFUnderReset+0x1c>
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	46bd      	mov	sp, r7
 8007534:	bc80      	pop	{r7}
 8007536:	4770      	bx	lr

08007538 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007540:	4b06      	ldr	r3, [pc, #24]	@ (800755c <LL_EXTI_EnableIT_32_63+0x24>)
 8007542:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007546:	4905      	ldr	r1, [pc, #20]	@ (800755c <LL_EXTI_EnableIT_32_63+0x24>)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4313      	orrs	r3, r2
 800754c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	bc80      	pop	{r7}
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	58000800 	.word	0x58000800

08007560 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d103      	bne.n	8007576 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	73fb      	strb	r3, [r7, #15]
    return status;
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	e04b      	b.n	800760e <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	799b      	ldrb	r3, [r3, #6]
 800757e:	b2db      	uxtb	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	d105      	bne.n	8007590 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7fa fc1a 	bl	8001dc4 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8007596:	f7ff ffad 	bl	80074f4 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800759a:	4b1f      	ldr	r3, [pc, #124]	@ (8007618 <HAL_SUBGHZ_Init+0xb8>)
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	4613      	mov	r3, r2
 80075a0:	00db      	lsls	r3, r3, #3
 80075a2:	1a9b      	subs	r3, r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	0cdb      	lsrs	r3, r3, #19
 80075a8:	2264      	movs	r2, #100	@ 0x64
 80075aa:	fb02 f303 	mul.w	r3, r2, r3
 80075ae:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d105      	bne.n	80075c2 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	609a      	str	r2, [r3, #8]
      break;
 80075c0:	e007      	b.n	80075d2 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80075c8:	f7ff ffa4 	bl	8007514 <LL_RCC_IsRFUnderReset>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1ee      	bne.n	80075b0 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80075d2:	f7ff ff3f 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80075d6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80075da:	f7ff ffad 	bl	8007538 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80075de:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80075e2:	f7ff ff23 	bl	800742c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80075e6:	f7ff ff55 	bl	8007494 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10a      	bne.n	8007606 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4618      	mov	r0, r3
 80075f6:	f000 faaf 	bl	8007b58 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2201      	movs	r2, #1
 800760a:	719a      	strb	r2, [r3, #6]

  return status;
 800760c:	7bfb      	ldrb	r3, [r7, #15]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	20000000 	.word	0x20000000

0800761c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b086      	sub	sp, #24
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	461a      	mov	r2, r3
 8007628:	460b      	mov	r3, r1
 800762a:	817b      	strh	r3, [r7, #10]
 800762c:	4613      	mov	r3, r2
 800762e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	799b      	ldrb	r3, [r3, #6]
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b01      	cmp	r3, #1
 8007638:	d14a      	bne.n	80076d0 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	795b      	ldrb	r3, [r3, #5]
 800763e:	2b01      	cmp	r3, #1
 8007640:	d101      	bne.n	8007646 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007642:	2302      	movs	r3, #2
 8007644:	e045      	b.n	80076d2 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2202      	movs	r2, #2
 8007650:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007652:	68f8      	ldr	r0, [r7, #12]
 8007654:	f000 fb4e 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007658:	f7ff ff0c 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800765c:	210d      	movs	r1, #13
 800765e:	68f8      	ldr	r0, [r7, #12]
 8007660:	f000 fa9a 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007664:	897b      	ldrh	r3, [r7, #10]
 8007666:	0a1b      	lsrs	r3, r3, #8
 8007668:	b29b      	uxth	r3, r3
 800766a:	b2db      	uxtb	r3, r3
 800766c:	4619      	mov	r1, r3
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f000 fa92 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007674:	897b      	ldrh	r3, [r7, #10]
 8007676:	b2db      	uxtb	r3, r3
 8007678:	4619      	mov	r1, r3
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f000 fa8c 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007680:	2300      	movs	r3, #0
 8007682:	82bb      	strh	r3, [r7, #20]
 8007684:	e00a      	b.n	800769c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007686:	8abb      	ldrh	r3, [r7, #20]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	4413      	add	r3, r2
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	4619      	mov	r1, r3
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f000 fa81 	bl	8007b98 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007696:	8abb      	ldrh	r3, [r7, #20]
 8007698:	3301      	adds	r3, #1
 800769a:	82bb      	strh	r3, [r7, #20]
 800769c:	8aba      	ldrh	r2, [r7, #20]
 800769e:	893b      	ldrh	r3, [r7, #8]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d3f0      	bcc.n	8007686 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80076a4:	f7ff fed6 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fb47 	bl	8007d3c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d002      	beq.n	80076bc <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	75fb      	strb	r3, [r7, #23]
 80076ba:	e001      	b.n	80076c0 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2201      	movs	r2, #1
 80076c4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	715a      	strb	r2, [r3, #5]

    return status;
 80076cc:	7dfb      	ldrb	r3, [r7, #23]
 80076ce:	e000      	b.n	80076d2 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80076d0:	2302      	movs	r3, #2
  }
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3718      	adds	r7, #24
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b088      	sub	sp, #32
 80076de:	af00      	add	r7, sp, #0
 80076e0:	60f8      	str	r0, [r7, #12]
 80076e2:	607a      	str	r2, [r7, #4]
 80076e4:	461a      	mov	r2, r3
 80076e6:	460b      	mov	r3, r1
 80076e8:	817b      	strh	r3, [r7, #10]
 80076ea:	4613      	mov	r3, r2
 80076ec:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	799b      	ldrb	r3, [r3, #6]
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d14a      	bne.n	8007792 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	795b      	ldrb	r3, [r3, #5]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007704:	2302      	movs	r3, #2
 8007706:	e045      	b.n	8007794 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2201      	movs	r2, #1
 800770c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 faf0 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007714:	f7ff feae 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007718:	211d      	movs	r1, #29
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f000 fa3c 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007720:	897b      	ldrh	r3, [r7, #10]
 8007722:	0a1b      	lsrs	r3, r3, #8
 8007724:	b29b      	uxth	r3, r3
 8007726:	b2db      	uxtb	r3, r3
 8007728:	4619      	mov	r1, r3
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f000 fa34 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007730:	897b      	ldrh	r3, [r7, #10]
 8007732:	b2db      	uxtb	r3, r3
 8007734:	4619      	mov	r1, r3
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 fa2e 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800773c:	2100      	movs	r1, #0
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 fa2a 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007744:	2300      	movs	r3, #0
 8007746:	82fb      	strh	r3, [r7, #22]
 8007748:	e009      	b.n	800775e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800774a:	69b9      	ldr	r1, [r7, #24]
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 fa79 	bl	8007c44 <SUBGHZSPI_Receive>
      pData++;
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	3301      	adds	r3, #1
 8007756:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007758:	8afb      	ldrh	r3, [r7, #22]
 800775a:	3301      	adds	r3, #1
 800775c:	82fb      	strh	r3, [r7, #22]
 800775e:	8afa      	ldrh	r2, [r7, #22]
 8007760:	893b      	ldrh	r3, [r7, #8]
 8007762:	429a      	cmp	r2, r3
 8007764:	d3f1      	bcc.n	800774a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007766:	f7ff fe75 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f000 fae6 	bl	8007d3c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d002      	beq.n	800777e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	77fb      	strb	r3, [r7, #31]
 800777c:	e001      	b.n	8007782 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2201      	movs	r2, #1
 8007786:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2200      	movs	r2, #0
 800778c:	715a      	strb	r2, [r3, #5]

    return status;
 800778e:	7ffb      	ldrb	r3, [r7, #31]
 8007790:	e000      	b.n	8007794 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007792:	2302      	movs	r3, #2
  }
}
 8007794:	4618      	mov	r0, r3
 8007796:	3720      	adds	r7, #32
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b086      	sub	sp, #24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	607a      	str	r2, [r7, #4]
 80077a6:	461a      	mov	r2, r3
 80077a8:	460b      	mov	r3, r1
 80077aa:	72fb      	strb	r3, [r7, #11]
 80077ac:	4613      	mov	r3, r2
 80077ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	799b      	ldrb	r3, [r3, #6]
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d14a      	bne.n	8007850 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	795b      	ldrb	r3, [r3, #5]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d101      	bne.n	80077c6 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80077c2:	2302      	movs	r3, #2
 80077c4:	e045      	b.n	8007852 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2201      	movs	r2, #1
 80077ca:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80077cc:	68f8      	ldr	r0, [r7, #12]
 80077ce:	f000 fa91 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80077d2:	7afb      	ldrb	r3, [r7, #11]
 80077d4:	2b84      	cmp	r3, #132	@ 0x84
 80077d6:	d002      	beq.n	80077de <HAL_SUBGHZ_ExecSetCmd+0x42>
 80077d8:	7afb      	ldrb	r3, [r7, #11]
 80077da:	2b94      	cmp	r3, #148	@ 0x94
 80077dc:	d103      	bne.n	80077e6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2201      	movs	r2, #1
 80077e2:	711a      	strb	r2, [r3, #4]
 80077e4:	e002      	b.n	80077ec <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80077ec:	f7ff fe42 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80077f0:	7afb      	ldrb	r3, [r7, #11]
 80077f2:	4619      	mov	r1, r3
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 f9cf 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80077fa:	2300      	movs	r3, #0
 80077fc:	82bb      	strh	r3, [r7, #20]
 80077fe:	e00a      	b.n	8007816 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007800:	8abb      	ldrh	r3, [r7, #20]
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	4413      	add	r3, r2
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	4619      	mov	r1, r3
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 f9c4 	bl	8007b98 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007810:	8abb      	ldrh	r3, [r7, #20]
 8007812:	3301      	adds	r3, #1
 8007814:	82bb      	strh	r3, [r7, #20]
 8007816:	8aba      	ldrh	r2, [r7, #20]
 8007818:	893b      	ldrh	r3, [r7, #8]
 800781a:	429a      	cmp	r2, r3
 800781c:	d3f0      	bcc.n	8007800 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800781e:	f7ff fe19 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007822:	7afb      	ldrb	r3, [r7, #11]
 8007824:	2b84      	cmp	r3, #132	@ 0x84
 8007826:	d002      	beq.n	800782e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f000 fa87 	bl	8007d3c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d002      	beq.n	800783c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	75fb      	strb	r3, [r7, #23]
 800783a:	e001      	b.n	8007840 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	715a      	strb	r2, [r3, #5]

    return status;
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	e000      	b.n	8007852 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007850:	2302      	movs	r3, #2
  }
}
 8007852:	4618      	mov	r0, r3
 8007854:	3718      	adds	r7, #24
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}

0800785a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800785a:	b580      	push	{r7, lr}
 800785c:	b088      	sub	sp, #32
 800785e:	af00      	add	r7, sp, #0
 8007860:	60f8      	str	r0, [r7, #12]
 8007862:	607a      	str	r2, [r7, #4]
 8007864:	461a      	mov	r2, r3
 8007866:	460b      	mov	r3, r1
 8007868:	72fb      	strb	r3, [r7, #11]
 800786a:	4613      	mov	r3, r2
 800786c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	799b      	ldrb	r3, [r3, #6]
 8007876:	b2db      	uxtb	r3, r3
 8007878:	2b01      	cmp	r3, #1
 800787a:	d13d      	bne.n	80078f8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	795b      	ldrb	r3, [r3, #5]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d101      	bne.n	8007888 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007884:	2302      	movs	r3, #2
 8007886:	e038      	b.n	80078fa <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2201      	movs	r2, #1
 800788c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f000 fa30 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007894:	f7ff fdee 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007898:	7afb      	ldrb	r3, [r7, #11]
 800789a:	4619      	mov	r1, r3
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f000 f97b 	bl	8007b98 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80078a2:	2100      	movs	r1, #0
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 f977 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80078aa:	2300      	movs	r3, #0
 80078ac:	82fb      	strh	r3, [r7, #22]
 80078ae:	e009      	b.n	80078c4 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80078b0:	69b9      	ldr	r1, [r7, #24]
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f9c6 	bl	8007c44 <SUBGHZSPI_Receive>
      pData++;
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	3301      	adds	r3, #1
 80078bc:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80078be:	8afb      	ldrh	r3, [r7, #22]
 80078c0:	3301      	adds	r3, #1
 80078c2:	82fb      	strh	r3, [r7, #22]
 80078c4:	8afa      	ldrh	r2, [r7, #22]
 80078c6:	893b      	ldrh	r3, [r7, #8]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d3f1      	bcc.n	80078b0 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80078cc:	f7ff fdc2 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 fa33 	bl	8007d3c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d002      	beq.n	80078e4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	77fb      	strb	r3, [r7, #31]
 80078e2:	e001      	b.n	80078e8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2201      	movs	r2, #1
 80078ec:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	715a      	strb	r2, [r3, #5]

    return status;
 80078f4:	7ffb      	ldrb	r3, [r7, #31]
 80078f6:	e000      	b.n	80078fa <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80078f8:	2302      	movs	r3, #2
  }
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3720      	adds	r7, #32
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b086      	sub	sp, #24
 8007906:	af00      	add	r7, sp, #0
 8007908:	60f8      	str	r0, [r7, #12]
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	461a      	mov	r2, r3
 800790e:	460b      	mov	r3, r1
 8007910:	72fb      	strb	r3, [r7, #11]
 8007912:	4613      	mov	r3, r2
 8007914:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	799b      	ldrb	r3, [r3, #6]
 800791a:	b2db      	uxtb	r3, r3
 800791c:	2b01      	cmp	r3, #1
 800791e:	d13e      	bne.n	800799e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	795b      	ldrb	r3, [r3, #5]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d101      	bne.n	800792c <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007928:	2302      	movs	r3, #2
 800792a:	e039      	b.n	80079a0 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2201      	movs	r2, #1
 8007930:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	f000 f9de 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007938:	f7ff fd9c 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800793c:	210e      	movs	r1, #14
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 f92a 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007944:	7afb      	ldrb	r3, [r7, #11]
 8007946:	4619      	mov	r1, r3
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 f925 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800794e:	2300      	movs	r3, #0
 8007950:	82bb      	strh	r3, [r7, #20]
 8007952:	e00a      	b.n	800796a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007954:	8abb      	ldrh	r3, [r7, #20]
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	4413      	add	r3, r2
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	4619      	mov	r1, r3
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 f91a 	bl	8007b98 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007964:	8abb      	ldrh	r3, [r7, #20]
 8007966:	3301      	adds	r3, #1
 8007968:	82bb      	strh	r3, [r7, #20]
 800796a:	8aba      	ldrh	r2, [r7, #20]
 800796c:	893b      	ldrh	r3, [r7, #8]
 800796e:	429a      	cmp	r2, r3
 8007970:	d3f0      	bcc.n	8007954 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007972:	f7ff fd6f 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f9e0 	bl	8007d3c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d002      	beq.n	800798a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	75fb      	strb	r3, [r7, #23]
 8007988:	e001      	b.n	800798e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	715a      	strb	r2, [r3, #5]

    return status;
 800799a:	7dfb      	ldrb	r3, [r7, #23]
 800799c:	e000      	b.n	80079a0 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800799e:	2302      	movs	r3, #2
  }
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3718      	adds	r7, #24
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	607a      	str	r2, [r7, #4]
 80079b2:	461a      	mov	r2, r3
 80079b4:	460b      	mov	r3, r1
 80079b6:	72fb      	strb	r3, [r7, #11]
 80079b8:	4613      	mov	r3, r2
 80079ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	799b      	ldrb	r3, [r3, #6]
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d141      	bne.n	8007a4e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	795b      	ldrb	r3, [r3, #5]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d101      	bne.n	80079d6 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80079d2:	2302      	movs	r3, #2
 80079d4:	e03c      	b.n	8007a50 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2201      	movs	r2, #1
 80079da:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 f989 	bl	8007cf4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80079e2:	f7ff fd47 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80079e6:	211e      	movs	r1, #30
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f000 f8d5 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80079ee:	7afb      	ldrb	r3, [r7, #11]
 80079f0:	4619      	mov	r1, r3
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 f8d0 	bl	8007b98 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80079f8:	2100      	movs	r1, #0
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 f8cc 	bl	8007b98 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007a00:	2300      	movs	r3, #0
 8007a02:	82fb      	strh	r3, [r7, #22]
 8007a04:	e009      	b.n	8007a1a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007a06:	69b9      	ldr	r1, [r7, #24]
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f000 f91b 	bl	8007c44 <SUBGHZSPI_Receive>
      pData++;
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	3301      	adds	r3, #1
 8007a12:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007a14:	8afb      	ldrh	r3, [r7, #22]
 8007a16:	3301      	adds	r3, #1
 8007a18:	82fb      	strh	r3, [r7, #22]
 8007a1a:	8afa      	ldrh	r2, [r7, #22]
 8007a1c:	893b      	ldrh	r3, [r7, #8]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d3f1      	bcc.n	8007a06 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a22:	f7ff fd17 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f000 f988 	bl	8007d3c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d002      	beq.n	8007a3a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	77fb      	strb	r3, [r7, #31]
 8007a38:	e001      	b.n	8007a3e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2201      	movs	r2, #1
 8007a42:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	715a      	strb	r2, [r3, #5]

    return status;
 8007a4a:	7ffb      	ldrb	r3, [r7, #31]
 8007a4c:	e000      	b.n	8007a50 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007a4e:	2302      	movs	r3, #2
  }
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3720      	adds	r7, #32
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007a60:	2300      	movs	r3, #0
 8007a62:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007a64:	f107 020c 	add.w	r2, r7, #12
 8007a68:	2302      	movs	r3, #2
 8007a6a:	2112      	movs	r1, #18
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f7ff fef4 	bl	800785a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007a72:	7b3b      	ldrb	r3, [r7, #12]
 8007a74:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007a76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a7a:	021b      	lsls	r3, r3, #8
 8007a7c:	b21a      	sxth	r2, r3
 8007a7e:	7b7b      	ldrb	r3, [r7, #13]
 8007a80:	b21b      	sxth	r3, r3
 8007a82:	4313      	orrs	r3, r2
 8007a84:	b21b      	sxth	r3, r3
 8007a86:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007a88:	89fb      	ldrh	r3, [r7, #14]
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d002      	beq.n	8007a98 <HAL_SUBGHZ_IRQHandler+0x40>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f012 fa94 	bl	8019fc0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007a98:	89fb      	ldrh	r3, [r7, #14]
 8007a9a:	085b      	lsrs	r3, r3, #1
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <HAL_SUBGHZ_IRQHandler+0x52>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f012 fa99 	bl	8019fdc <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007aaa:	89fb      	ldrh	r3, [r7, #14]
 8007aac:	089b      	lsrs	r3, r3, #2
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d002      	beq.n	8007abc <HAL_SUBGHZ_IRQHandler+0x64>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f012 fae8 	bl	801a08c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007abc:	89fb      	ldrh	r3, [r7, #14]
 8007abe:	08db      	lsrs	r3, r3, #3
 8007ac0:	f003 0301 	and.w	r3, r3, #1
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d002      	beq.n	8007ace <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f012 faed 	bl	801a0a8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007ace:	89fb      	ldrh	r3, [r7, #14]
 8007ad0:	091b      	lsrs	r3, r3, #4
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d002      	beq.n	8007ae0 <HAL_SUBGHZ_IRQHandler+0x88>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f012 faf2 	bl	801a0c4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007ae0:	89fb      	ldrh	r3, [r7, #14]
 8007ae2:	095b      	lsrs	r3, r3, #5
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <HAL_SUBGHZ_IRQHandler+0x9a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f012 fabf 	bl	801a070 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007af2:	89fb      	ldrh	r3, [r7, #14]
 8007af4:	099b      	lsrs	r3, r3, #6
 8007af6:	f003 0301 	and.w	r3, r3, #1
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_SUBGHZ_IRQHandler+0xac>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f012 fa7a 	bl	8019ff8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007b04:	89fb      	ldrh	r3, [r7, #14]
 8007b06:	09db      	lsrs	r3, r3, #7
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d00e      	beq.n	8007b2e <HAL_SUBGHZ_IRQHandler+0xd6>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007b10:	89fb      	ldrh	r3, [r7, #14]
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d004      	beq.n	8007b26 <HAL_SUBGHZ_IRQHandler+0xce>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f012 fa78 	bl	801a014 <HAL_SUBGHZ_CADStatusCallback>
 8007b24:	e003      	b.n	8007b2e <HAL_SUBGHZ_IRQHandler+0xd6>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007b26:	2100      	movs	r1, #0
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f012 fa73 	bl	801a014 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007b2e:	89fb      	ldrh	r3, [r7, #14]
 8007b30:	0a5b      	lsrs	r3, r3, #9
 8007b32:	f003 0301 	and.w	r3, r3, #1
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <HAL_SUBGHZ_IRQHandler+0xe8>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f012 fa88 	bl	801a050 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007b40:	f107 020c 	add.w	r2, r7, #12
 8007b44:	2302      	movs	r3, #2
 8007b46:	2102      	movs	r1, #2
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff fe27 	bl	800779c <HAL_SUBGHZ_ExecSetCmd>
}
 8007b4e:	bf00      	nop
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
	...

08007b58 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007b60:	4b0c      	ldr	r3, [pc, #48]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a0b      	ldr	r2, [pc, #44]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b6a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007b6c:	4a09      	ldr	r2, [pc, #36]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8007b74:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007b76:	4b07      	ldr	r3, [pc, #28]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b78:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8007b7c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007b7e:	4b05      	ldr	r3, [pc, #20]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a04      	ldr	r2, [pc, #16]	@ (8007b94 <SUBGHZSPI_Init+0x3c>)
 8007b84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b88:	6013      	str	r3, [r2, #0]
}
 8007b8a:	bf00      	nop
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bc80      	pop	{r7}
 8007b92:	4770      	bx	lr
 8007b94:	58010000 	.word	0x58010000

08007b98 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b087      	sub	sp, #28
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007ba8:	4b23      	ldr	r3, [pc, #140]	@ (8007c38 <SUBGHZSPI_Transmit+0xa0>)
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	4613      	mov	r3, r2
 8007bae:	00db      	lsls	r3, r3, #3
 8007bb0:	1a9b      	subs	r3, r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	0cdb      	lsrs	r3, r3, #19
 8007bb6:	2264      	movs	r2, #100	@ 0x64
 8007bb8:	fb02 f303 	mul.w	r3, r2, r3
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d105      	bne.n	8007bd0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	609a      	str	r2, [r3, #8]
      break;
 8007bce:	e008      	b.n	8007be2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007bd6:	4b19      	ldr	r3, [pc, #100]	@ (8007c3c <SUBGHZSPI_Transmit+0xa4>)
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d1ed      	bne.n	8007bbe <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007be2:	4b17      	ldr	r3, [pc, #92]	@ (8007c40 <SUBGHZSPI_Transmit+0xa8>)
 8007be4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	78fa      	ldrb	r2, [r7, #3]
 8007bea:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007bec:	4b12      	ldr	r3, [pc, #72]	@ (8007c38 <SUBGHZSPI_Transmit+0xa0>)
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	00db      	lsls	r3, r3, #3
 8007bf4:	1a9b      	subs	r3, r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	0cdb      	lsrs	r3, r3, #19
 8007bfa:	2264      	movs	r2, #100	@ 0x64
 8007bfc:	fb02 f303 	mul.w	r3, r2, r3
 8007c00:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d105      	bne.n	8007c14 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	609a      	str	r2, [r3, #8]
      break;
 8007c12:	e008      	b.n	8007c26 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007c1a:	4b08      	ldr	r3, [pc, #32]	@ (8007c3c <SUBGHZSPI_Transmit+0xa4>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f003 0301 	and.w	r3, r3, #1
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d1ed      	bne.n	8007c02 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007c26:	4b05      	ldr	r3, [pc, #20]	@ (8007c3c <SUBGHZSPI_Transmit+0xa4>)
 8007c28:	68db      	ldr	r3, [r3, #12]

  return status;
 8007c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	371c      	adds	r7, #28
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bc80      	pop	{r7}
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	20000000 	.word	0x20000000
 8007c3c:	58010000 	.word	0x58010000
 8007c40:	5801000c 	.word	0x5801000c

08007c44 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b087      	sub	sp, #28
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007c52:	4b25      	ldr	r3, [pc, #148]	@ (8007ce8 <SUBGHZSPI_Receive+0xa4>)
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	4613      	mov	r3, r2
 8007c58:	00db      	lsls	r3, r3, #3
 8007c5a:	1a9b      	subs	r3, r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	0cdb      	lsrs	r3, r3, #19
 8007c60:	2264      	movs	r2, #100	@ 0x64
 8007c62:	fb02 f303 	mul.w	r3, r2, r3
 8007c66:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d105      	bne.n	8007c7a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	609a      	str	r2, [r3, #8]
      break;
 8007c78:	e008      	b.n	8007c8c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007c80:	4b1a      	ldr	r3, [pc, #104]	@ (8007cec <SUBGHZSPI_Receive+0xa8>)
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b02      	cmp	r3, #2
 8007c8a:	d1ed      	bne.n	8007c68 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007c8c:	4b18      	ldr	r3, [pc, #96]	@ (8007cf0 <SUBGHZSPI_Receive+0xac>)
 8007c8e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	22ff      	movs	r2, #255	@ 0xff
 8007c94:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007c96:	4b14      	ldr	r3, [pc, #80]	@ (8007ce8 <SUBGHZSPI_Receive+0xa4>)
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	00db      	lsls	r3, r3, #3
 8007c9e:	1a9b      	subs	r3, r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	0cdb      	lsrs	r3, r3, #19
 8007ca4:	2264      	movs	r2, #100	@ 0x64
 8007ca6:	fb02 f303 	mul.w	r3, r2, r3
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d105      	bne.n	8007cbe <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	609a      	str	r2, [r3, #8]
      break;
 8007cbc:	e008      	b.n	8007cd0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007cc4:	4b09      	ldr	r3, [pc, #36]	@ (8007cec <SUBGHZSPI_Receive+0xa8>)
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d1ed      	bne.n	8007cac <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007cd0:	4b06      	ldr	r3, [pc, #24]	@ (8007cec <SUBGHZSPI_Receive+0xa8>)
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	b2da      	uxtb	r2, r3
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	701a      	strb	r2, [r3, #0]

  return status;
 8007cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bc80      	pop	{r7}
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	20000000 	.word	0x20000000
 8007cec:	58010000 	.word	0x58010000
 8007cf0:	5801000c 	.word	0x5801000c

08007cf4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	791b      	ldrb	r3, [r3, #4]
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d111      	bne.n	8007d28 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007d04:	4b0c      	ldr	r3, [pc, #48]	@ (8007d38 <SUBGHZ_CheckDeviceReady+0x44>)
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	4413      	add	r3, r2
 8007d0e:	00db      	lsls	r3, r3, #3
 8007d10:	0c1b      	lsrs	r3, r3, #16
 8007d12:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d14:	f7ff fbae 	bl	8007474 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1f9      	bne.n	8007d18 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d24:	f7ff fb96 	bl	8007454 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 f807 	bl	8007d3c <SUBGHZ_WaitOnBusy>
 8007d2e:	4603      	mov	r3, r0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	20000000 	.word	0x20000000

08007d3c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007d48:	4b12      	ldr	r3, [pc, #72]	@ (8007d94 <SUBGHZ_WaitOnBusy+0x58>)
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	005b      	lsls	r3, r3, #1
 8007d50:	4413      	add	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	0d1b      	lsrs	r3, r3, #20
 8007d56:	2264      	movs	r2, #100	@ 0x64
 8007d58:	fb02 f303 	mul.w	r3, r2, r3
 8007d5c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007d5e:	f7ff fbb7 	bl	80074d0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007d62:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d105      	bne.n	8007d76 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2202      	movs	r2, #2
 8007d72:	609a      	str	r2, [r3, #8]
      break;
 8007d74:	e009      	b.n	8007d8a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007d7c:	f7ff fb96 	bl	80074ac <LL_PWR_IsActiveFlag_RFBUSYS>
 8007d80:	4602      	mov	r2, r0
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	4013      	ands	r3, r2
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d0e9      	beq.n	8007d5e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	20000000 	.word	0x20000000

08007d98 <LL_RCC_GetUSARTClockSource>:
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007da4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	401a      	ands	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	041b      	lsls	r3, r3, #16
 8007db0:	4313      	orrs	r3, r2
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	370c      	adds	r7, #12
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bc80      	pop	{r7}
 8007dba:	4770      	bx	lr

08007dbc <LL_RCC_GetLPUARTClockSource>:
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dc8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4013      	ands	r3, r2
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bc80      	pop	{r7}
 8007dd8:	4770      	bx	lr

08007dda <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b082      	sub	sp, #8
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007de8:	2301      	movs	r3, #1
 8007dea:	e042      	b.n	8007e72 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d106      	bne.n	8007e04 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f7fa fe5a 	bl	8002ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2224      	movs	r2, #36	@ 0x24
 8007e08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f022 0201 	bic.w	r2, r2, #1
 8007e1a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 fc4b 	bl	80086b8 <UART_SetConfig>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d101      	bne.n	8007e2c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e022      	b.n	8007e72 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d002      	beq.n	8007e3a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 feb3 	bl	8008ba0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e48:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	689a      	ldr	r2, [r3, #8]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e58:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f042 0201 	orr.w	r2, r2, #1
 8007e68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 ff39 	bl	8008ce2 <UART_CheckIdleState>
 8007e70:	4603      	mov	r3, r0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3708      	adds	r7, #8
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
	...

08007e7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08a      	sub	sp, #40	@ 0x28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	4613      	mov	r3, r2
 8007e88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e90:	2b20      	cmp	r3, #32
 8007e92:	d142      	bne.n	8007f1a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <HAL_UART_Receive_IT+0x24>
 8007e9a:	88fb      	ldrh	r3, [r7, #6]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d101      	bne.n	8007ea4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e03b      	b.n	8007f1c <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d101      	bne.n	8007eb2 <HAL_UART_Receive_IT+0x36>
 8007eae:	2302      	movs	r3, #2
 8007eb0:	e034      	b.n	8007f1c <HAL_UART_Receive_IT+0xa0>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a17      	ldr	r2, [pc, #92]	@ (8007f24 <HAL_UART_Receive_IT+0xa8>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d01f      	beq.n	8007f0a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d018      	beq.n	8007f0a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	e853 3f00 	ldrex	r3, [r3]
 8007ee4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef6:	623b      	str	r3, [r7, #32]
 8007ef8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efa:	69f9      	ldr	r1, [r7, #28]
 8007efc:	6a3a      	ldr	r2, [r7, #32]
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1e6      	bne.n	8007ed8 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007f0a:	88fb      	ldrh	r3, [r7, #6]
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	68b9      	ldr	r1, [r7, #8]
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 fff9 	bl	8008f08 <UART_Start_Receive_IT>
 8007f16:	4603      	mov	r3, r0
 8007f18:	e000      	b.n	8007f1c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f1a:	2302      	movs	r3, #2
  }
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3728      	adds	r7, #40	@ 0x28
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	40008000 	.word	0x40008000

08007f28 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b08a      	sub	sp, #40	@ 0x28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	60f8      	str	r0, [r7, #12]
 8007f30:	60b9      	str	r1, [r7, #8]
 8007f32:	4613      	mov	r3, r2
 8007f34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f3c:	2b20      	cmp	r3, #32
 8007f3e:	d17a      	bne.n	8008036 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <HAL_UART_Transmit_DMA+0x24>
 8007f46:	88fb      	ldrh	r3, [r7, #6]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d101      	bne.n	8007f50 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e073      	b.n	8008038 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d101      	bne.n	8007f5e <HAL_UART_Transmit_DMA+0x36>
 8007f5a:	2302      	movs	r3, #2
 8007f5c:	e06c      	b.n	8008038 <HAL_UART_Transmit_DMA+0x110>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	88fa      	ldrh	r2, [r7, #6]
 8007f70:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	88fa      	ldrh	r2, [r7, #6]
 8007f78:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2221      	movs	r2, #33	@ 0x21
 8007f88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    if (huart->hdmatx != NULL)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d02c      	beq.n	8007fee <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f98:	4a29      	ldr	r2, [pc, #164]	@ (8008040 <HAL_UART_Transmit_DMA+0x118>)
 8007f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fa0:	4a28      	ldr	r2, [pc, #160]	@ (8008044 <HAL_UART_Transmit_DMA+0x11c>)
 8007fa2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fa8:	4a27      	ldr	r2, [pc, #156]	@ (8008048 <HAL_UART_Transmit_DMA+0x120>)
 8007faa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3328      	adds	r3, #40	@ 0x28
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	88fb      	ldrh	r3, [r7, #6]
 8007fc8:	f7fc fb9c 	bl	8004704 <HAL_DMA_Start_IT>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00d      	beq.n	8007fee <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2210      	movs	r2, #16
 8007fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2220      	movs	r2, #32
 8007fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e024      	b.n	8008038 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2240      	movs	r2, #64	@ 0x40
 8007ff4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3308      	adds	r3, #8
 8008004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	613b      	str	r3, [r7, #16]
   return(result);
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008014:	627b      	str	r3, [r7, #36]	@ 0x24
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3308      	adds	r3, #8
 800801c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800801e:	623a      	str	r2, [r7, #32]
 8008020:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008022:	69f9      	ldr	r1, [r7, #28]
 8008024:	6a3a      	ldr	r2, [r7, #32]
 8008026:	e841 2300 	strex	r3, r2, [r1]
 800802a:	61bb      	str	r3, [r7, #24]
   return(result);
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1e5      	bne.n	8007ffe <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 8008032:	2300      	movs	r3, #0
 8008034:	e000      	b.n	8008038 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8008036:	2302      	movs	r3, #2
  }
}
 8008038:	4618      	mov	r0, r3
 800803a:	3728      	adds	r7, #40	@ 0x28
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	080092a3 	.word	0x080092a3
 8008044:	0800933d 	.word	0x0800933d
 8008048:	08009359 	.word	0x08009359

0800804c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b0ba      	sub	sp, #232	@ 0xe8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	69db      	ldr	r3, [r3, #28]
 800805a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008072:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008076:	f640 030f 	movw	r3, #2063	@ 0x80f
 800807a:	4013      	ands	r3, r2
 800807c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008080:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008084:	2b00      	cmp	r3, #0
 8008086:	d11b      	bne.n	80080c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808c:	f003 0320 	and.w	r3, r3, #32
 8008090:	2b00      	cmp	r3, #0
 8008092:	d015      	beq.n	80080c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008098:	f003 0320 	and.w	r3, r3, #32
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80080a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d009      	beq.n	80080c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f000 82d6 	beq.w	8008662 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	4798      	blx	r3
      }
      return;
 80080be:	e2d0      	b.n	8008662 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80080c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 811f 	beq.w	8008308 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80080ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80080ce:	4b8b      	ldr	r3, [pc, #556]	@ (80082fc <HAL_UART_IRQHandler+0x2b0>)
 80080d0:	4013      	ands	r3, r2
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d106      	bne.n	80080e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80080d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80080da:	4b89      	ldr	r3, [pc, #548]	@ (8008300 <HAL_UART_IRQHandler+0x2b4>)
 80080dc:	4013      	ands	r3, r2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 8112 	beq.w	8008308 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080e8:	f003 0301 	and.w	r3, r3, #1
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d011      	beq.n	8008114 <HAL_UART_IRQHandler+0xc8>
 80080f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00b      	beq.n	8008114 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2201      	movs	r2, #1
 8008102:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800810a:	f043 0201 	orr.w	r2, r3, #1
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008118:	f003 0302 	and.w	r3, r3, #2
 800811c:	2b00      	cmp	r3, #0
 800811e:	d011      	beq.n	8008144 <HAL_UART_IRQHandler+0xf8>
 8008120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00b      	beq.n	8008144 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2202      	movs	r2, #2
 8008132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800813a:	f043 0204 	orr.w	r2, r3, #4
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008148:	f003 0304 	and.w	r3, r3, #4
 800814c:	2b00      	cmp	r3, #0
 800814e:	d011      	beq.n	8008174 <HAL_UART_IRQHandler+0x128>
 8008150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2204      	movs	r2, #4
 8008162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800816a:	f043 0202 	orr.w	r2, r3, #2
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008178:	f003 0308 	and.w	r3, r3, #8
 800817c:	2b00      	cmp	r3, #0
 800817e:	d017      	beq.n	80081b0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008184:	f003 0320 	and.w	r3, r3, #32
 8008188:	2b00      	cmp	r3, #0
 800818a:	d105      	bne.n	8008198 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800818c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008190:	4b5a      	ldr	r3, [pc, #360]	@ (80082fc <HAL_UART_IRQHandler+0x2b0>)
 8008192:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00b      	beq.n	80081b0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2208      	movs	r2, #8
 800819e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081a6:	f043 0208 	orr.w	r2, r3, #8
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80081b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d012      	beq.n	80081e2 <HAL_UART_IRQHandler+0x196>
 80081bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00c      	beq.n	80081e2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081d8:	f043 0220 	orr.w	r2, r3, #32
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 823c 	beq.w	8008666 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f2:	f003 0320 	and.w	r3, r3, #32
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d013      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80081fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081fe:	f003 0320 	and.w	r3, r3, #32
 8008202:	2b00      	cmp	r3, #0
 8008204:	d105      	bne.n	8008212 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800820a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d007      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008216:	2b00      	cmp	r3, #0
 8008218:	d003      	beq.n	8008222 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008228:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008236:	2b40      	cmp	r3, #64	@ 0x40
 8008238:	d005      	beq.n	8008246 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800823a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800823e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008242:	2b00      	cmp	r3, #0
 8008244:	d04f      	beq.n	80082e6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 ffc6 	bl	80091d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008256:	2b40      	cmp	r3, #64	@ 0x40
 8008258:	d141      	bne.n	80082de <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008268:	e853 3f00 	ldrex	r3, [r3]
 800826c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008270:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008274:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3308      	adds	r3, #8
 8008282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008286:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800828a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008292:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800829e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1d9      	bne.n	800825a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d013      	beq.n	80082d6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082b2:	4a14      	ldr	r2, [pc, #80]	@ (8008304 <HAL_UART_IRQHandler+0x2b8>)
 80082b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7fc fafe 	bl	80048bc <HAL_DMA_Abort_IT>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d017      	beq.n	80082f6 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 80082d0:	4610      	mov	r0, r2
 80082d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	e00f      	b.n	80082f6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f9d9 	bl	800868e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	e00b      	b.n	80082f6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f9d5 	bl	800868e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	e007      	b.n	80082f6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f9d1 	bl	800868e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 80082f4:	e1b7      	b.n	8008666 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082f6:	bf00      	nop
    return;
 80082f8:	e1b5      	b.n	8008666 <HAL_UART_IRQHandler+0x61a>
 80082fa:	bf00      	nop
 80082fc:	10000001 	.word	0x10000001
 8008300:	04000120 	.word	0x04000120
 8008304:	080093d9 	.word	0x080093d9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800830c:	2b01      	cmp	r3, #1
 800830e:	f040 814a 	bne.w	80085a6 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008316:	f003 0310 	and.w	r3, r3, #16
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 8143 	beq.w	80085a6 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008324:	f003 0310 	and.w	r3, r3, #16
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 813c 	beq.w	80085a6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2210      	movs	r2, #16
 8008334:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008340:	2b40      	cmp	r3, #64	@ 0x40
 8008342:	f040 80b5 	bne.w	80084b0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if (  (nb_remaining_rx_data > 0U)
 8008352:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 8187 	beq.w	800866a <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008366:	429a      	cmp	r2, r3
 8008368:	f080 817f 	bcs.w	800866a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008372:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f003 0320 	and.w	r3, r3, #32
 8008382:	2b00      	cmp	r3, #0
 8008384:	f040 8086 	bne.w	8008494 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008390:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008394:	e853 3f00 	ldrex	r3, [r3]
 8008398:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800839c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	461a      	mov	r2, r3
 80083ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80083b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80083be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80083c2:	e841 2300 	strex	r3, r2, [r1]
 80083c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80083ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1da      	bne.n	8008388 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	3308      	adds	r3, #8
 80083d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80083e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083e4:	f023 0301 	bic.w	r3, r3, #1
 80083e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3308      	adds	r3, #8
 80083f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008408:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e1      	bne.n	80083d2 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	3308      	adds	r3, #8
 8008414:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008418:	e853 3f00 	ldrex	r3, [r3]
 800841c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800841e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008420:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008424:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	3308      	adds	r3, #8
 800842e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008432:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008434:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008436:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008438:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800843a:	e841 2300 	strex	r3, r2, [r1]
 800843e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008440:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1e3      	bne.n	800840e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2220      	movs	r2, #32
 800844a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845c:	e853 3f00 	ldrex	r3, [r3]
 8008460:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008464:	f023 0310 	bic.w	r3, r3, #16
 8008468:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	461a      	mov	r2, r3
 8008472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008476:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008478:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800847c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1e4      	bne.n	8008454 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800848e:	4618      	mov	r0, r3
 8008490:	f7fc f9b6 	bl	8004800 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	4619      	mov	r1, r3
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f8f9 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80084ae:	e0dc      	b.n	800866a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084bc:	b29b      	uxth	r3, r3
 80084be:	1ad3      	subs	r3, r2, r3
 80084c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if (  (huart->RxXferCount > 0U)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 80ce 	beq.w	800866e <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80084d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f000 80c9 	beq.w	800866e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e4:	e853 3f00 	ldrex	r3, [r3]
 80084e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	461a      	mov	r2, r3
 80084fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008500:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008502:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008504:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008506:	e841 2300 	strex	r3, r2, [r1]
 800850a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800850c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1e4      	bne.n	80084dc <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3308      	adds	r3, #8
 8008518:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	e853 3f00 	ldrex	r3, [r3]
 8008520:	623b      	str	r3, [r7, #32]
   return(result);
 8008522:	6a3b      	ldr	r3, [r7, #32]
 8008524:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008528:	f023 0301 	bic.w	r3, r3, #1
 800852c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3308      	adds	r3, #8
 8008536:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800853a:	633a      	str	r2, [r7, #48]	@ 0x30
 800853c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1e1      	bne.n	8008512 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2220      	movs	r2, #32
 8008552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	e853 3f00 	ldrex	r3, [r3]
 800856e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f023 0310 	bic.w	r3, r3, #16
 8008576:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008584:	61fb      	str	r3, [r7, #28]
 8008586:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008588:	69b9      	ldr	r1, [r7, #24]
 800858a:	69fa      	ldr	r2, [r7, #28]
 800858c:	e841 2300 	strex	r3, r2, [r1]
 8008590:	617b      	str	r3, [r7, #20]
   return(result);
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1e4      	bne.n	8008562 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800859c:	4619      	mov	r1, r3
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f000 f87e 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80085a4:	e063      	b.n	800866e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00e      	beq.n	80085d0 <HAL_UART_IRQHandler+0x584>
 80085b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d008      	beq.n	80085d0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80085c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fba3 	bl	8009d14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085ce:	e051      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80085d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d014      	beq.n	8008606 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80085dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d105      	bne.n	80085f4 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80085e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d008      	beq.n	8008606 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d03a      	beq.n	8008672 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	4798      	blx	r3
    }
    return;
 8008604:	e035      	b.n	8008672 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800860e:	2b00      	cmp	r3, #0
 8008610:	d009      	beq.n	8008626 <HAL_UART_IRQHandler+0x5da>
 8008612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800861a:	2b00      	cmp	r3, #0
 800861c:	d003      	beq.n	8008626 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fef0 	bl	8009404 <UART_EndTransmit_IT>
    return;
 8008624:	e026      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800862a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d009      	beq.n	8008646 <HAL_UART_IRQHandler+0x5fa>
 8008632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008636:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d003      	beq.n	8008646 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f001 fb7a 	bl	8009d38 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008644:	e016      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800864a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800864e:	2b00      	cmp	r3, #0
 8008650:	d010      	beq.n	8008674 <HAL_UART_IRQHandler+0x628>
 8008652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008656:	2b00      	cmp	r3, #0
 8008658:	da0c      	bge.n	8008674 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f001 fb63 	bl	8009d26 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008660:	e008      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
      return;
 8008662:	bf00      	nop
 8008664:	e006      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
    return;
 8008666:	bf00      	nop
 8008668:	e004      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
      return;
 800866a:	bf00      	nop
 800866c:	e002      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
      return;
 800866e:	bf00      	nop
 8008670:	e000      	b.n	8008674 <HAL_UART_IRQHandler+0x628>
    return;
 8008672:	bf00      	nop
  }
}
 8008674:	37e8      	adds	r7, #232	@ 0xe8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop

0800867c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	bc80      	pop	{r7}
 800868c:	4770      	bx	lr

0800868e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800868e:	b480      	push	{r7}
 8008690:	b083      	sub	sp, #12
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008696:	bf00      	nop
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	bc80      	pop	{r7}
 800869e:	4770      	bx	lr

080086a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	460b      	mov	r3, r1
 80086aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086ac:	bf00      	nop
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bc80      	pop	{r7}
 80086b4:	4770      	bx	lr
	...

080086b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086bc:	b08c      	sub	sp, #48	@ 0x30
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086c2:	2300      	movs	r3, #0
 80086c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	689a      	ldr	r2, [r3, #8]
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	431a      	orrs	r2, r3
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	431a      	orrs	r2, r3
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	69db      	ldr	r3, [r3, #28]
 80086dc:	4313      	orrs	r3, r2
 80086de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	4b94      	ldr	r3, [pc, #592]	@ (8008938 <UART_SetConfig+0x280>)
 80086e8:	4013      	ands	r3, r2
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086f0:	430b      	orrs	r3, r1
 80086f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	68da      	ldr	r2, [r3, #12]
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	430a      	orrs	r2, r1
 8008708:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	699b      	ldr	r3, [r3, #24]
 800870e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a89      	ldr	r2, [pc, #548]	@ (800893c <UART_SetConfig+0x284>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d004      	beq.n	8008724 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	6a1b      	ldr	r3, [r3, #32]
 800871e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008720:	4313      	orrs	r3, r2
 8008722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800872e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008732:	697a      	ldr	r2, [r7, #20]
 8008734:	6812      	ldr	r2, [r2, #0]
 8008736:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008738:	430b      	orrs	r3, r1
 800873a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008742:	f023 010f 	bic.w	r1, r3, #15
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	430a      	orrs	r2, r1
 8008750:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a7a      	ldr	r2, [pc, #488]	@ (8008940 <UART_SetConfig+0x288>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d127      	bne.n	80087ac <UART_SetConfig+0xf4>
 800875c:	2003      	movs	r0, #3
 800875e:	f7ff fb1b 	bl	8007d98 <LL_RCC_GetUSARTClockSource>
 8008762:	4603      	mov	r3, r0
 8008764:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008768:	2b03      	cmp	r3, #3
 800876a:	d81b      	bhi.n	80087a4 <UART_SetConfig+0xec>
 800876c:	a201      	add	r2, pc, #4	@ (adr r2, 8008774 <UART_SetConfig+0xbc>)
 800876e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008772:	bf00      	nop
 8008774:	08008785 	.word	0x08008785
 8008778:	08008795 	.word	0x08008795
 800877c:	0800878d 	.word	0x0800878d
 8008780:	0800879d 	.word	0x0800879d
 8008784:	2301      	movs	r3, #1
 8008786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800878a:	e080      	b.n	800888e <UART_SetConfig+0x1d6>
 800878c:	2302      	movs	r3, #2
 800878e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008792:	e07c      	b.n	800888e <UART_SetConfig+0x1d6>
 8008794:	2304      	movs	r3, #4
 8008796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800879a:	e078      	b.n	800888e <UART_SetConfig+0x1d6>
 800879c:	2308      	movs	r3, #8
 800879e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087a2:	e074      	b.n	800888e <UART_SetConfig+0x1d6>
 80087a4:	2310      	movs	r3, #16
 80087a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087aa:	e070      	b.n	800888e <UART_SetConfig+0x1d6>
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a64      	ldr	r2, [pc, #400]	@ (8008944 <UART_SetConfig+0x28c>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d138      	bne.n	8008828 <UART_SetConfig+0x170>
 80087b6:	200c      	movs	r0, #12
 80087b8:	f7ff faee 	bl	8007d98 <LL_RCC_GetUSARTClockSource>
 80087bc:	4603      	mov	r3, r0
 80087be:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80087c2:	2b0c      	cmp	r3, #12
 80087c4:	d82c      	bhi.n	8008820 <UART_SetConfig+0x168>
 80087c6:	a201      	add	r2, pc, #4	@ (adr r2, 80087cc <UART_SetConfig+0x114>)
 80087c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087cc:	08008801 	.word	0x08008801
 80087d0:	08008821 	.word	0x08008821
 80087d4:	08008821 	.word	0x08008821
 80087d8:	08008821 	.word	0x08008821
 80087dc:	08008811 	.word	0x08008811
 80087e0:	08008821 	.word	0x08008821
 80087e4:	08008821 	.word	0x08008821
 80087e8:	08008821 	.word	0x08008821
 80087ec:	08008809 	.word	0x08008809
 80087f0:	08008821 	.word	0x08008821
 80087f4:	08008821 	.word	0x08008821
 80087f8:	08008821 	.word	0x08008821
 80087fc:	08008819 	.word	0x08008819
 8008800:	2300      	movs	r3, #0
 8008802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008806:	e042      	b.n	800888e <UART_SetConfig+0x1d6>
 8008808:	2302      	movs	r3, #2
 800880a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800880e:	e03e      	b.n	800888e <UART_SetConfig+0x1d6>
 8008810:	2304      	movs	r3, #4
 8008812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008816:	e03a      	b.n	800888e <UART_SetConfig+0x1d6>
 8008818:	2308      	movs	r3, #8
 800881a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800881e:	e036      	b.n	800888e <UART_SetConfig+0x1d6>
 8008820:	2310      	movs	r3, #16
 8008822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008826:	e032      	b.n	800888e <UART_SetConfig+0x1d6>
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a43      	ldr	r2, [pc, #268]	@ (800893c <UART_SetConfig+0x284>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d12a      	bne.n	8008888 <UART_SetConfig+0x1d0>
 8008832:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008836:	f7ff fac1 	bl	8007dbc <LL_RCC_GetLPUARTClockSource>
 800883a:	4603      	mov	r3, r0
 800883c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008840:	d01a      	beq.n	8008878 <UART_SetConfig+0x1c0>
 8008842:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008846:	d81b      	bhi.n	8008880 <UART_SetConfig+0x1c8>
 8008848:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800884c:	d00c      	beq.n	8008868 <UART_SetConfig+0x1b0>
 800884e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008852:	d815      	bhi.n	8008880 <UART_SetConfig+0x1c8>
 8008854:	2b00      	cmp	r3, #0
 8008856:	d003      	beq.n	8008860 <UART_SetConfig+0x1a8>
 8008858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800885c:	d008      	beq.n	8008870 <UART_SetConfig+0x1b8>
 800885e:	e00f      	b.n	8008880 <UART_SetConfig+0x1c8>
 8008860:	2300      	movs	r3, #0
 8008862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008866:	e012      	b.n	800888e <UART_SetConfig+0x1d6>
 8008868:	2302      	movs	r3, #2
 800886a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800886e:	e00e      	b.n	800888e <UART_SetConfig+0x1d6>
 8008870:	2304      	movs	r3, #4
 8008872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008876:	e00a      	b.n	800888e <UART_SetConfig+0x1d6>
 8008878:	2308      	movs	r3, #8
 800887a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800887e:	e006      	b.n	800888e <UART_SetConfig+0x1d6>
 8008880:	2310      	movs	r3, #16
 8008882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008886:	e002      	b.n	800888e <UART_SetConfig+0x1d6>
 8008888:	2310      	movs	r3, #16
 800888a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a2a      	ldr	r2, [pc, #168]	@ (800893c <UART_SetConfig+0x284>)
 8008894:	4293      	cmp	r3, r2
 8008896:	f040 80a4 	bne.w	80089e2 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800889a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800889e:	2b08      	cmp	r3, #8
 80088a0:	d823      	bhi.n	80088ea <UART_SetConfig+0x232>
 80088a2:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <UART_SetConfig+0x1f0>)
 80088a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a8:	080088cd 	.word	0x080088cd
 80088ac:	080088eb 	.word	0x080088eb
 80088b0:	080088d5 	.word	0x080088d5
 80088b4:	080088eb 	.word	0x080088eb
 80088b8:	080088db 	.word	0x080088db
 80088bc:	080088eb 	.word	0x080088eb
 80088c0:	080088eb 	.word	0x080088eb
 80088c4:	080088eb 	.word	0x080088eb
 80088c8:	080088e3 	.word	0x080088e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088cc:	f7fd ff46 	bl	800675c <HAL_RCC_GetPCLK1Freq>
 80088d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088d2:	e010      	b.n	80088f6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008948 <UART_SetConfig+0x290>)
 80088d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088d8:	e00d      	b.n	80088f6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088da:	f7fd fe8b 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 80088de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088e0:	e009      	b.n	80088f6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088e8:	e005      	b.n	80088f6 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80088ea:	2300      	movs	r3, #0
 80088ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80088f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8137 	beq.w	8008b6c <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008902:	4a12      	ldr	r2, [pc, #72]	@ (800894c <UART_SetConfig+0x294>)
 8008904:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008908:	461a      	mov	r2, r3
 800890a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008910:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	685a      	ldr	r2, [r3, #4]
 8008916:	4613      	mov	r3, r2
 8008918:	005b      	lsls	r3, r3, #1
 800891a:	4413      	add	r3, r2
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	429a      	cmp	r2, r3
 8008920:	d305      	bcc.n	800892e <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008928:	69ba      	ldr	r2, [r7, #24]
 800892a:	429a      	cmp	r2, r3
 800892c:	d910      	bls.n	8008950 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008934:	e11a      	b.n	8008b6c <UART_SetConfig+0x4b4>
 8008936:	bf00      	nop
 8008938:	cfff69f3 	.word	0xcfff69f3
 800893c:	40008000 	.word	0x40008000
 8008940:	40013800 	.word	0x40013800
 8008944:	40004400 	.word	0x40004400
 8008948:	00f42400 	.word	0x00f42400
 800894c:	0801eee8 	.word	0x0801eee8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	2200      	movs	r2, #0
 8008954:	60bb      	str	r3, [r7, #8]
 8008956:	60fa      	str	r2, [r7, #12]
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895c:	4a8e      	ldr	r2, [pc, #568]	@ (8008b98 <UART_SetConfig+0x4e0>)
 800895e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008962:	b29b      	uxth	r3, r3
 8008964:	2200      	movs	r2, #0
 8008966:	603b      	str	r3, [r7, #0]
 8008968:	607a      	str	r2, [r7, #4]
 800896a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800896e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008972:	f7f8 fa25 	bl	8000dc0 <__aeabi_uldivmod>
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	4610      	mov	r0, r2
 800897c:	4619      	mov	r1, r3
 800897e:	f04f 0200 	mov.w	r2, #0
 8008982:	f04f 0300 	mov.w	r3, #0
 8008986:	020b      	lsls	r3, r1, #8
 8008988:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800898c:	0202      	lsls	r2, r0, #8
 800898e:	6979      	ldr	r1, [r7, #20]
 8008990:	6849      	ldr	r1, [r1, #4]
 8008992:	0849      	lsrs	r1, r1, #1
 8008994:	2000      	movs	r0, #0
 8008996:	460c      	mov	r4, r1
 8008998:	4605      	mov	r5, r0
 800899a:	eb12 0804 	adds.w	r8, r2, r4
 800899e:	eb43 0905 	adc.w	r9, r3, r5
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	469a      	mov	sl, r3
 80089aa:	4693      	mov	fp, r2
 80089ac:	4652      	mov	r2, sl
 80089ae:	465b      	mov	r3, fp
 80089b0:	4640      	mov	r0, r8
 80089b2:	4649      	mov	r1, r9
 80089b4:	f7f8 fa04 	bl	8000dc0 <__aeabi_uldivmod>
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	4613      	mov	r3, r2
 80089be:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089c6:	d308      	bcc.n	80089da <UART_SetConfig+0x322>
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089ce:	d204      	bcs.n	80089da <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	6a3a      	ldr	r2, [r7, #32]
 80089d6:	60da      	str	r2, [r3, #12]
 80089d8:	e0c8      	b.n	8008b6c <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80089e0:	e0c4      	b.n	8008b6c <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089ea:	d168      	bne.n	8008abe <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80089ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089f0:	2b08      	cmp	r3, #8
 80089f2:	d828      	bhi.n	8008a46 <UART_SetConfig+0x38e>
 80089f4:	a201      	add	r2, pc, #4	@ (adr r2, 80089fc <UART_SetConfig+0x344>)
 80089f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089fa:	bf00      	nop
 80089fc:	08008a21 	.word	0x08008a21
 8008a00:	08008a29 	.word	0x08008a29
 8008a04:	08008a31 	.word	0x08008a31
 8008a08:	08008a47 	.word	0x08008a47
 8008a0c:	08008a37 	.word	0x08008a37
 8008a10:	08008a47 	.word	0x08008a47
 8008a14:	08008a47 	.word	0x08008a47
 8008a18:	08008a47 	.word	0x08008a47
 8008a1c:	08008a3f 	.word	0x08008a3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a20:	f7fd fe9c 	bl	800675c <HAL_RCC_GetPCLK1Freq>
 8008a24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a26:	e014      	b.n	8008a52 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a28:	f7fd feaa 	bl	8006780 <HAL_RCC_GetPCLK2Freq>
 8008a2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a2e:	e010      	b.n	8008a52 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a30:	4b5a      	ldr	r3, [pc, #360]	@ (8008b9c <UART_SetConfig+0x4e4>)
 8008a32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a34:	e00d      	b.n	8008a52 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a36:	f7fd fddd 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 8008a3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a3c:	e009      	b.n	8008a52 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a44:	e005      	b.n	8008a52 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008a46:	2300      	movs	r3, #0
 8008a48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 8089 	beq.w	8008b6c <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a5e:	4a4e      	ldr	r2, [pc, #312]	@ (8008b98 <UART_SetConfig+0x4e0>)
 8008a60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a64:	461a      	mov	r2, r3
 8008a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a68:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a6c:	005a      	lsls	r2, r3, #1
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	085b      	lsrs	r3, r3, #1
 8008a74:	441a      	add	r2, r3
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a82:	6a3b      	ldr	r3, [r7, #32]
 8008a84:	2b0f      	cmp	r3, #15
 8008a86:	d916      	bls.n	8008ab6 <UART_SetConfig+0x3fe>
 8008a88:	6a3b      	ldr	r3, [r7, #32]
 8008a8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a8e:	d212      	bcs.n	8008ab6 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a90:	6a3b      	ldr	r3, [r7, #32]
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	f023 030f 	bic.w	r3, r3, #15
 8008a98:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a9a:	6a3b      	ldr	r3, [r7, #32]
 8008a9c:	085b      	lsrs	r3, r3, #1
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	f003 0307 	and.w	r3, r3, #7
 8008aa4:	b29a      	uxth	r2, r3
 8008aa6:	8bfb      	ldrh	r3, [r7, #30]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	8bfa      	ldrh	r2, [r7, #30]
 8008ab2:	60da      	str	r2, [r3, #12]
 8008ab4:	e05a      	b.n	8008b6c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008abc:	e056      	b.n	8008b6c <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008abe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ac2:	2b08      	cmp	r3, #8
 8008ac4:	d827      	bhi.n	8008b16 <UART_SetConfig+0x45e>
 8008ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8008acc <UART_SetConfig+0x414>)
 8008ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008acc:	08008af1 	.word	0x08008af1
 8008ad0:	08008af9 	.word	0x08008af9
 8008ad4:	08008b01 	.word	0x08008b01
 8008ad8:	08008b17 	.word	0x08008b17
 8008adc:	08008b07 	.word	0x08008b07
 8008ae0:	08008b17 	.word	0x08008b17
 8008ae4:	08008b17 	.word	0x08008b17
 8008ae8:	08008b17 	.word	0x08008b17
 8008aec:	08008b0f 	.word	0x08008b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008af0:	f7fd fe34 	bl	800675c <HAL_RCC_GetPCLK1Freq>
 8008af4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008af6:	e014      	b.n	8008b22 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008af8:	f7fd fe42 	bl	8006780 <HAL_RCC_GetPCLK2Freq>
 8008afc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008afe:	e010      	b.n	8008b22 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b00:	4b26      	ldr	r3, [pc, #152]	@ (8008b9c <UART_SetConfig+0x4e4>)
 8008b02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b04:	e00d      	b.n	8008b22 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b06:	f7fd fd75 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 8008b0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b0c:	e009      	b.n	8008b22 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b14:	e005      	b.n	8008b22 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b20:	bf00      	nop
    }

    if (pclk != 0U)
 8008b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d021      	beq.n	8008b6c <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8008b98 <UART_SetConfig+0x4e0>)
 8008b2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b32:	461a      	mov	r2, r3
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	085b      	lsrs	r3, r3, #1
 8008b40:	441a      	add	r2, r3
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b4e:	6a3b      	ldr	r3, [r7, #32]
 8008b50:	2b0f      	cmp	r3, #15
 8008b52:	d908      	bls.n	8008b66 <UART_SetConfig+0x4ae>
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b5a:	d204      	bcs.n	8008b66 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	6a3a      	ldr	r2, [r7, #32]
 8008b62:	60da      	str	r2, [r3, #12]
 8008b64:	e002      	b.n	8008b6c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	2200      	movs	r2, #0
 8008b86:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8008b88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3730      	adds	r7, #48	@ 0x30
 8008b90:	46bd      	mov	sp, r7
 8008b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b96:	bf00      	nop
 8008b98:	0801eee8 	.word	0x0801eee8
 8008b9c:	00f42400 	.word	0x00f42400

08008ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bac:	f003 0301 	and.w	r3, r3, #1
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d00a      	beq.n	8008bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bce:	f003 0302 	and.w	r3, r3, #2
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00a      	beq.n	8008bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	430a      	orrs	r2, r1
 8008bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d00a      	beq.n	8008c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c12:	f003 0308 	and.w	r3, r3, #8
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00a      	beq.n	8008c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c34:	f003 0310 	and.w	r3, r3, #16
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d00a      	beq.n	8008c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	430a      	orrs	r2, r1
 8008c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c56:	f003 0320 	and.w	r3, r3, #32
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00a      	beq.n	8008c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	430a      	orrs	r2, r1
 8008c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d01a      	beq.n	8008cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	430a      	orrs	r2, r1
 8008c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c9e:	d10a      	bne.n	8008cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	430a      	orrs	r2, r1
 8008cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00a      	beq.n	8008cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	430a      	orrs	r2, r1
 8008cd6:	605a      	str	r2, [r3, #4]
  }
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bc80      	pop	{r7}
 8008ce0:	4770      	bx	lr

08008ce2 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b086      	sub	sp, #24
 8008ce6:	af02      	add	r7, sp, #8
 8008ce8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cf2:	f7f9 fa0f 	bl	8002114 <HAL_GetTick>
 8008cf6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 0308 	and.w	r3, r3, #8
 8008d02:	2b08      	cmp	r3, #8
 8008d04:	d10e      	bne.n	8008d24 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 f82f 	bl	8008d78 <UART_WaitOnFlagUntilTimeout>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d20:	2303      	movs	r3, #3
 8008d22:	e025      	b.n	8008d70 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b04      	cmp	r3, #4
 8008d30:	d10e      	bne.n	8008d50 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 f819 	bl	8008d78 <UART_WaitOnFlagUntilTimeout>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e00f      	b.n	8008d70 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2220      	movs	r2, #32
 8008d54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2220      	movs	r2, #32
 8008d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2200      	movs	r2, #0
 8008d64:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b09c      	sub	sp, #112	@ 0x70
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	603b      	str	r3, [r7, #0]
 8008d84:	4613      	mov	r3, r2
 8008d86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d88:	e0a9      	b.n	8008ede <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d90:	f000 80a5 	beq.w	8008ede <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d94:	f7f9 f9be 	bl	8002114 <HAL_GetTick>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d302      	bcc.n	8008daa <UART_WaitOnFlagUntilTimeout+0x32>
 8008da4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d140      	bne.n	8008e2c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008db2:	e853 3f00 	ldrex	r3, [r3]
 8008db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008db8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dba:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008dbe:	667b      	str	r3, [r7, #100]	@ 0x64
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dca:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dcc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008dce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008dd0:	e841 2300 	strex	r3, r2, [r1]
 8008dd4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d1e6      	bne.n	8008daa <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	3308      	adds	r3, #8
 8008de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de6:	e853 3f00 	ldrex	r3, [r3]
 8008dea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dee:	f023 0301 	bic.w	r3, r3, #1
 8008df2:	663b      	str	r3, [r7, #96]	@ 0x60
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	3308      	adds	r3, #8
 8008dfa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008dfc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008dfe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e00:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e04:	e841 2300 	strex	r3, r2, [r1]
 8008e08:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1e5      	bne.n	8008ddc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2220      	movs	r2, #32
 8008e14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2220      	movs	r2, #32
 8008e1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	e069      	b.n	8008f00 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 0304 	and.w	r3, r3, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d051      	beq.n	8008ede <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	69db      	ldr	r3, [r3, #28]
 8008e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e48:	d149      	bne.n	8008ede <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e52:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5c:	e853 3f00 	ldrex	r3, [r3]
 8008e60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e64:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008e68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	461a      	mov	r2, r3
 8008e70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e72:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e74:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e7a:	e841 2300 	strex	r3, r2, [r1]
 8008e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1e6      	bne.n	8008e54 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3308      	adds	r3, #8
 8008e8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	e853 3f00 	ldrex	r3, [r3]
 8008e94:	613b      	str	r3, [r7, #16]
   return(result);
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	f023 0301 	bic.w	r3, r3, #1
 8008e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	3308      	adds	r3, #8
 8008ea4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008ea6:	623a      	str	r2, [r7, #32]
 8008ea8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eaa:	69f9      	ldr	r1, [r7, #28]
 8008eac:	6a3a      	ldr	r2, [r7, #32]
 8008eae:	e841 2300 	strex	r3, r2, [r1]
 8008eb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1e5      	bne.n	8008e86 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2220      	movs	r2, #32
 8008ebe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2220      	movs	r2, #32
 8008ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2220      	movs	r2, #32
 8008ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008eda:	2303      	movs	r3, #3
 8008edc:	e010      	b.n	8008f00 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	69da      	ldr	r2, [r3, #28]
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	68ba      	ldr	r2, [r7, #8]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	bf0c      	ite	eq
 8008eee:	2301      	moveq	r3, #1
 8008ef0:	2300      	movne	r3, #0
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	79fb      	ldrb	r3, [r7, #7]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	f43f af46 	beq.w	8008d8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3770      	adds	r7, #112	@ 0x70
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b0a3      	sub	sp, #140	@ 0x8c
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	4613      	mov	r3, r2
 8008f14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	88fa      	ldrh	r2, [r7, #6]
 8008f20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	88fa      	ldrh	r2, [r7, #6]
 8008f28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f3a:	d10e      	bne.n	8008f5a <UART_Start_Receive_IT+0x52>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d105      	bne.n	8008f50 <UART_Start_Receive_IT+0x48>
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008f4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f4e:	e02d      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	22ff      	movs	r2, #255	@ 0xff
 8008f54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f58:	e028      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10d      	bne.n	8008f7e <UART_Start_Receive_IT+0x76>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d104      	bne.n	8008f74 <UART_Start_Receive_IT+0x6c>
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	22ff      	movs	r2, #255	@ 0xff
 8008f6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f72:	e01b      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	227f      	movs	r2, #127	@ 0x7f
 8008f78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f7c:	e016      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f86:	d10d      	bne.n	8008fa4 <UART_Start_Receive_IT+0x9c>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d104      	bne.n	8008f9a <UART_Start_Receive_IT+0x92>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	227f      	movs	r2, #127	@ 0x7f
 8008f94:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008f98:	e008      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	223f      	movs	r2, #63	@ 0x3f
 8008f9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008fa2:	e003      	b.n	8008fac <UART_Start_Receive_IT+0xa4>
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2222      	movs	r2, #34	@ 0x22
 8008fb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3308      	adds	r3, #8
 8008fc2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fc6:	e853 3f00 	ldrex	r3, [r3]
 8008fca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008fcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fce:	f043 0301 	orr.w	r3, r3, #1
 8008fd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	3308      	adds	r3, #8
 8008fdc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008fe0:	673a      	str	r2, [r7, #112]	@ 0x70
 8008fe2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008fe6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008fe8:	e841 2300 	strex	r3, r2, [r1]
 8008fec:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008fee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d1e3      	bne.n	8008fbc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ffc:	d153      	bne.n	80090a6 <UART_Start_Receive_IT+0x19e>
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009004:	88fa      	ldrh	r2, [r7, #6]
 8009006:	429a      	cmp	r2, r3
 8009008:	d34d      	bcc.n	80090a6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009012:	d107      	bne.n	8009024 <UART_Start_Receive_IT+0x11c>
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d103      	bne.n	8009024 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	4a4a      	ldr	r2, [pc, #296]	@ (8009148 <UART_Start_Receive_IT+0x240>)
 8009020:	671a      	str	r2, [r3, #112]	@ 0x70
 8009022:	e002      	b.n	800902a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	4a49      	ldr	r2, [pc, #292]	@ (800914c <UART_Start_Receive_IT+0x244>)
 8009028:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d01a      	beq.n	8009070 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009042:	e853 3f00 	ldrex	r3, [r3]
 8009046:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800904a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800904e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	461a      	mov	r2, r3
 8009058:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800905c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800905e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009060:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009062:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009064:	e841 2300 	strex	r3, r2, [r1]
 8009068:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800906a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800906c:	2b00      	cmp	r3, #0
 800906e:	d1e4      	bne.n	800903a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	3308      	adds	r3, #8
 8009076:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800907a:	e853 3f00 	ldrex	r3, [r3]
 800907e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009086:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	3308      	adds	r3, #8
 800908e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009090:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009092:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009094:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009098:	e841 2300 	strex	r3, r2, [r1]
 800909c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800909e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1e5      	bne.n	8009070 <UART_Start_Receive_IT+0x168>
 80090a4:	e04a      	b.n	800913c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ae:	d107      	bne.n	80090c0 <UART_Start_Receive_IT+0x1b8>
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d103      	bne.n	80090c0 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	4a25      	ldr	r2, [pc, #148]	@ (8009150 <UART_Start_Receive_IT+0x248>)
 80090bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80090be:	e002      	b.n	80090c6 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4a24      	ldr	r2, [pc, #144]	@ (8009154 <UART_Start_Receive_IT+0x24c>)
 80090c4:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d019      	beq.n	800910a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090de:	e853 3f00 	ldrex	r3, [r3]
 80090e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80090ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	461a      	mov	r2, r3
 80090f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090fc:	e841 2300 	strex	r3, r2, [r1]
 8009100:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1e6      	bne.n	80090d6 <UART_Start_Receive_IT+0x1ce>
 8009108:	e018      	b.n	800913c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	e853 3f00 	ldrex	r3, [r3]
 8009116:	613b      	str	r3, [r7, #16]
   return(result);
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	f043 0320 	orr.w	r3, r3, #32
 800911e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	461a      	mov	r2, r3
 8009126:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009128:	623b      	str	r3, [r7, #32]
 800912a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912c:	69f9      	ldr	r1, [r7, #28]
 800912e:	6a3a      	ldr	r2, [r7, #32]
 8009130:	e841 2300 	strex	r3, r2, [r1]
 8009134:	61bb      	str	r3, [r7, #24]
   return(result);
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d1e6      	bne.n	800910a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	378c      	adds	r7, #140	@ 0x8c
 8009142:	46bd      	mov	sp, r7
 8009144:	bc80      	pop	{r7}
 8009146:	4770      	bx	lr
 8009148:	08009a15 	.word	0x08009a15
 800914c:	0800971d 	.word	0x0800971d
 8009150:	080095bb 	.word	0x080095bb
 8009154:	0800945b 	.word	0x0800945b

08009158 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009158:	b480      	push	{r7}
 800915a:	b08f      	sub	sp, #60	@ 0x3c
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009166:	6a3b      	ldr	r3, [r7, #32]
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	61fb      	str	r3, [r7, #28]
   return(result);
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009174:	637b      	str	r3, [r7, #52]	@ 0x34
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	461a      	mov	r2, r3
 800917c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009180:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009186:	e841 2300 	strex	r3, r2, [r1]
 800918a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800918c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1e6      	bne.n	8009160 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3308      	adds	r3, #8
 8009198:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	e853 3f00 	ldrex	r3, [r3]
 80091a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80091a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3308      	adds	r3, #8
 80091b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091b2:	61ba      	str	r2, [r7, #24]
 80091b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b6:	6979      	ldr	r1, [r7, #20]
 80091b8:	69ba      	ldr	r2, [r7, #24]
 80091ba:	e841 2300 	strex	r3, r2, [r1]
 80091be:	613b      	str	r3, [r7, #16]
   return(result);
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e5      	bne.n	8009192 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80091ce:	bf00      	nop
 80091d0:	373c      	adds	r7, #60	@ 0x3c
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bc80      	pop	{r7}
 80091d6:	4770      	bx	lr

080091d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091d8:	b480      	push	{r7}
 80091da:	b095      	sub	sp, #84	@ 0x54
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e8:	e853 3f00 	ldrex	r3, [r3]
 80091ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80091ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009200:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009202:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009206:	e841 2300 	strex	r3, r2, [r1]
 800920a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800920c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1e6      	bne.n	80091e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3308      	adds	r3, #8
 8009218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921a:	6a3b      	ldr	r3, [r7, #32]
 800921c:	e853 3f00 	ldrex	r3, [r3]
 8009220:	61fb      	str	r3, [r7, #28]
   return(result);
 8009222:	69fb      	ldr	r3, [r7, #28]
 8009224:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009228:	f023 0301 	bic.w	r3, r3, #1
 800922c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3308      	adds	r3, #8
 8009234:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009236:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009238:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800923c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800923e:	e841 2300 	strex	r3, r2, [r1]
 8009242:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009246:	2b00      	cmp	r3, #0
 8009248:	d1e3      	bne.n	8009212 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800924e:	2b01      	cmp	r3, #1
 8009250:	d118      	bne.n	8009284 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	e853 3f00 	ldrex	r3, [r3]
 800925e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	f023 0310 	bic.w	r3, r3, #16
 8009266:	647b      	str	r3, [r7, #68]	@ 0x44
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	461a      	mov	r2, r3
 800926e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009270:	61bb      	str	r3, [r7, #24]
 8009272:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009274:	6979      	ldr	r1, [r7, #20]
 8009276:	69ba      	ldr	r2, [r7, #24]
 8009278:	e841 2300 	strex	r3, r2, [r1]
 800927c:	613b      	str	r3, [r7, #16]
   return(result);
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d1e6      	bne.n	8009252 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2220      	movs	r2, #32
 8009288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8009298:	bf00      	nop
 800929a:	3754      	adds	r7, #84	@ 0x54
 800929c:	46bd      	mov	sp, r7
 800929e:	bc80      	pop	{r7}
 80092a0:	4770      	bx	lr

080092a2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b090      	sub	sp, #64	@ 0x40
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0320 	and.w	r3, r3, #32
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d137      	bne.n	800932e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80092be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092c0:	2200      	movs	r2, #0
 80092c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80092c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3308      	adds	r3, #8
 80092cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d0:	e853 3f00 	ldrex	r3, [r3]
 80092d4:	623b      	str	r3, [r7, #32]
   return(result);
 80092d6:	6a3b      	ldr	r3, [r7, #32]
 80092d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3308      	adds	r3, #8
 80092e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80092e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80092e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092ee:	e841 2300 	strex	r3, r2, [r1]
 80092f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d1e5      	bne.n	80092c6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80092fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	e853 3f00 	ldrex	r3, [r3]
 8009306:	60fb      	str	r3, [r7, #12]
   return(result);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800930e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	461a      	mov	r2, r3
 8009316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009318:	61fb      	str	r3, [r7, #28]
 800931a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931c:	69b9      	ldr	r1, [r7, #24]
 800931e:	69fa      	ldr	r2, [r7, #28]
 8009320:	e841 2300 	strex	r3, r2, [r1]
 8009324:	617b      	str	r3, [r7, #20]
   return(result);
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1e6      	bne.n	80092fa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800932c:	e002      	b.n	8009334 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800932e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009330:	f7f9 fd78 	bl	8002e24 <HAL_UART_TxCpltCallback>
}
 8009334:	bf00      	nop
 8009336:	3740      	adds	r7, #64	@ 0x40
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009348:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f7ff f996 	bl	800867c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009350:	bf00      	nop
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009364:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800936c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009374:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009380:	2b80      	cmp	r3, #128	@ 0x80
 8009382:	d109      	bne.n	8009398 <UART_DMAError+0x40>
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	2b21      	cmp	r3, #33	@ 0x21
 8009388:	d106      	bne.n	8009398 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	2200      	movs	r2, #0
 800938e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009392:	6978      	ldr	r0, [r7, #20]
 8009394:	f7ff fee0 	bl	8009158 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093a2:	2b40      	cmp	r3, #64	@ 0x40
 80093a4:	d109      	bne.n	80093ba <UART_DMAError+0x62>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2b22      	cmp	r3, #34	@ 0x22
 80093aa:	d106      	bne.n	80093ba <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80093b4:	6978      	ldr	r0, [r7, #20]
 80093b6:	f7ff ff0f 	bl	80091d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093c0:	f043 0210 	orr.w	r2, r3, #16
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093ca:	6978      	ldr	r0, [r7, #20]
 80093cc:	f7ff f95f 	bl	800868e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093d0:	bf00      	nop
 80093d2:	3718      	adds	r7, #24
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2200      	movs	r2, #0
 80093ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f7ff f949 	bl	800868e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093fc:	bf00      	nop
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b088      	sub	sp, #32
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	e853 3f00 	ldrex	r3, [r3]
 8009418:	60bb      	str	r3, [r7, #8]
   return(result);
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009420:	61fb      	str	r3, [r7, #28]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	461a      	mov	r2, r3
 8009428:	69fb      	ldr	r3, [r7, #28]
 800942a:	61bb      	str	r3, [r7, #24]
 800942c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942e:	6979      	ldr	r1, [r7, #20]
 8009430:	69ba      	ldr	r2, [r7, #24]
 8009432:	e841 2300 	strex	r3, r2, [r1]
 8009436:	613b      	str	r3, [r7, #16]
   return(result);
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1e6      	bne.n	800940c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2220      	movs	r2, #32
 8009442:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2200      	movs	r2, #0
 800944a:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7f9 fce9 	bl	8002e24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009452:	bf00      	nop
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b096      	sub	sp, #88	@ 0x58
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009468:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009472:	2b22      	cmp	r3, #34	@ 0x22
 8009474:	f040 8095 	bne.w	80095a2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800947e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009482:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8009486:	b2d9      	uxtb	r1, r3
 8009488:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800948c:	b2da      	uxtb	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009492:	400a      	ands	r2, r1
 8009494:	b2d2      	uxtb	r2, r2
 8009496:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800949c:	1c5a      	adds	r2, r3, #1
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	3b01      	subs	r3, #1
 80094ac:	b29a      	uxth	r2, r3
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d178      	bne.n	80095b2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094de:	647b      	str	r3, [r7, #68]	@ 0x44
 80094e0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e6      	bne.n	80094c0 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3308      	adds	r3, #8
 80094f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fc:	e853 3f00 	ldrex	r3, [r3]
 8009500:	623b      	str	r3, [r7, #32]
   return(result);
 8009502:	6a3b      	ldr	r3, [r7, #32]
 8009504:	f023 0301 	bic.w	r3, r3, #1
 8009508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009512:	633a      	str	r2, [r7, #48]	@ 0x30
 8009514:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009516:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800951a:	e841 2300 	strex	r3, r2, [r1]
 800951e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1e5      	bne.n	80094f2 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009538:	2b01      	cmp	r3, #1
 800953a:	d12e      	bne.n	800959a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f023 0310 	bic.w	r3, r3, #16
 8009556:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	461a      	mov	r2, r3
 800955e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009560:	61fb      	str	r3, [r7, #28]
 8009562:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	69b9      	ldr	r1, [r7, #24]
 8009566:	69fa      	ldr	r2, [r7, #28]
 8009568:	e841 2300 	strex	r3, r2, [r1]
 800956c:	617b      	str	r3, [r7, #20]
   return(result);
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e6      	bne.n	8009542 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	f003 0310 	and.w	r3, r3, #16
 800957e:	2b10      	cmp	r3, #16
 8009580:	d103      	bne.n	800958a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	2210      	movs	r2, #16
 8009588:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009590:	4619      	mov	r1, r3
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f7ff f884 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009598:	e00b      	b.n	80095b2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f7f9 fc58 	bl	8002e50 <HAL_UART_RxCpltCallback>
}
 80095a0:	e007      	b.n	80095b2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	699a      	ldr	r2, [r3, #24]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f042 0208 	orr.w	r2, r2, #8
 80095b0:	619a      	str	r2, [r3, #24]
}
 80095b2:	bf00      	nop
 80095b4:	3758      	adds	r7, #88	@ 0x58
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}

080095ba <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b096      	sub	sp, #88	@ 0x58
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80095c8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095d2:	2b22      	cmp	r3, #34	@ 0x22
 80095d4:	f040 8095 	bne.w	8009702 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095de:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e6:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80095e8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80095ec:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80095f0:	4013      	ands	r3, r2
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095f6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095fc:	1c9a      	adds	r2, r3, #2
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009608:	b29b      	uxth	r3, r3
 800960a:	3b01      	subs	r3, #1
 800960c:	b29a      	uxth	r2, r3
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800961a:	b29b      	uxth	r3, r3
 800961c:	2b00      	cmp	r3, #0
 800961e:	d178      	bne.n	8009712 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009628:	e853 3f00 	ldrex	r3, [r3]
 800962c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	461a      	mov	r2, r3
 800963c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800963e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009640:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009646:	e841 2300 	strex	r3, r2, [r1]
 800964a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800964c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800964e:	2b00      	cmp	r3, #0
 8009650:	d1e6      	bne.n	8009620 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	3308      	adds	r3, #8
 8009658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965a:	6a3b      	ldr	r3, [r7, #32]
 800965c:	e853 3f00 	ldrex	r3, [r3]
 8009660:	61fb      	str	r3, [r7, #28]
   return(result);
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	f023 0301 	bic.w	r3, r3, #1
 8009668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	3308      	adds	r3, #8
 8009670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800967a:	e841 2300 	strex	r3, r2, [r1]
 800967e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1e5      	bne.n	8009652 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2220      	movs	r2, #32
 800968a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009698:	2b01      	cmp	r3, #1
 800969a:	d12e      	bne.n	80096fa <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	e853 3f00 	ldrex	r3, [r3]
 80096ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	f023 0310 	bic.w	r3, r3, #16
 80096b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	461a      	mov	r2, r3
 80096be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096c0:	61bb      	str	r3, [r7, #24]
 80096c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c4:	6979      	ldr	r1, [r7, #20]
 80096c6:	69ba      	ldr	r2, [r7, #24]
 80096c8:	e841 2300 	strex	r3, r2, [r1]
 80096cc:	613b      	str	r3, [r7, #16]
   return(result);
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1e6      	bne.n	80096a2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	f003 0310 	and.w	r3, r3, #16
 80096de:	2b10      	cmp	r3, #16
 80096e0:	d103      	bne.n	80096ea <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2210      	movs	r2, #16
 80096e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80096f0:	4619      	mov	r1, r3
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7fe ffd4 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096f8:	e00b      	b.n	8009712 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7f9 fba8 	bl	8002e50 <HAL_UART_RxCpltCallback>
}
 8009700:	e007      	b.n	8009712 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	699a      	ldr	r2, [r3, #24]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f042 0208 	orr.w	r2, r2, #8
 8009710:	619a      	str	r2, [r3, #24]
}
 8009712:	bf00      	nop
 8009714:	3758      	adds	r7, #88	@ 0x58
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
	...

0800971c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b0a6      	sub	sp, #152	@ 0x98
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800972a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	69db      	ldr	r3, [r3, #28]
 8009734:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009752:	2b22      	cmp	r3, #34	@ 0x22
 8009754:	f040 814f 	bne.w	80099f6 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800975e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009762:	e0f6      	b.n	8009952 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800976e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8009772:	b2d9      	uxtb	r1, r3
 8009774:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009778:	b2da      	uxtb	r2, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800977e:	400a      	ands	r2, r1
 8009780:	b2d2      	uxtb	r2, r2
 8009782:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009788:	1c5a      	adds	r2, r3, #1
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009794:	b29b      	uxth	r3, r3
 8009796:	3b01      	subs	r3, #1
 8009798:	b29a      	uxth	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	69db      	ldr	r3, [r3, #28]
 80097a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80097aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80097ae:	f003 0307 	and.w	r3, r3, #7
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d053      	beq.n	800985e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80097b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80097ba:	f003 0301 	and.w	r3, r3, #1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d011      	beq.n	80097e6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80097c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80097c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00b      	beq.n	80097e6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	2201      	movs	r2, #1
 80097d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097dc:	f043 0201 	orr.w	r2, r3, #1
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80097ea:	f003 0302 	and.w	r3, r3, #2
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d011      	beq.n	8009816 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80097f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80097f6:	f003 0301 	and.w	r3, r3, #1
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00b      	beq.n	8009816 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2202      	movs	r2, #2
 8009804:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800980c:	f043 0204 	orr.w	r2, r3, #4
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009816:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b00      	cmp	r3, #0
 8009820:	d011      	beq.n	8009846 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009822:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00b      	beq.n	8009846 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2204      	movs	r2, #4
 8009834:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800983c:	f043 0202 	orr.w	r2, r3, #2
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800984c:	2b00      	cmp	r3, #0
 800984e:	d006      	beq.n	800985e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7fe ff1c 	bl	800868e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	d173      	bne.n	8009952 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009870:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009872:	e853 3f00 	ldrex	r3, [r3]
 8009876:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009878:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800987a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800987e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	461a      	mov	r2, r3
 8009888:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800988c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800988e:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009890:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009892:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009894:	e841 2300 	strex	r3, r2, [r1]
 8009898:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800989a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1e4      	bne.n	800986a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	3308      	adds	r3, #8
 80098a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098aa:	e853 3f00 	ldrex	r3, [r3]
 80098ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80098b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098b6:	f023 0301 	bic.w	r3, r3, #1
 80098ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	3308      	adds	r3, #8
 80098c2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80098c4:	657a      	str	r2, [r7, #84]	@ 0x54
 80098c6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80098ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80098cc:	e841 2300 	strex	r3, r2, [r1]
 80098d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80098d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1e3      	bne.n	80098a0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2220      	movs	r2, #32
 80098dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d12e      	bne.n	800994c <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2200      	movs	r2, #0
 80098f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098fc:	e853 3f00 	ldrex	r3, [r3]
 8009900:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009904:	f023 0310 	bic.w	r3, r3, #16
 8009908:	67bb      	str	r3, [r7, #120]	@ 0x78
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	461a      	mov	r2, r3
 8009910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009912:	643b      	str	r3, [r7, #64]	@ 0x40
 8009914:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009916:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009918:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800991a:	e841 2300 	strex	r3, r2, [r1]
 800991e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1e6      	bne.n	80098f4 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	69db      	ldr	r3, [r3, #28]
 800992c:	f003 0310 	and.w	r3, r3, #16
 8009930:	2b10      	cmp	r3, #16
 8009932:	d103      	bne.n	800993c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2210      	movs	r2, #16
 800993a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f7fe feab 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
 800994a:	e002      	b.n	8009952 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f7f9 fa7f 	bl	8002e50 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009952:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8009956:	2b00      	cmp	r3, #0
 8009958:	d006      	beq.n	8009968 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800995a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800995e:	f003 0320 	and.w	r3, r3, #32
 8009962:	2b00      	cmp	r3, #0
 8009964:	f47f aefe 	bne.w	8009764 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800996e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009972:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8009976:	2b00      	cmp	r3, #0
 8009978:	d045      	beq.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009980:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009984:	429a      	cmp	r2, r3
 8009986:	d23e      	bcs.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	3308      	adds	r3, #8
 800998e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009990:	6a3b      	ldr	r3, [r7, #32]
 8009992:	e853 3f00 	ldrex	r3, [r3]
 8009996:	61fb      	str	r3, [r7, #28]
   return(result);
 8009998:	69fb      	ldr	r3, [r7, #28]
 800999a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800999e:	673b      	str	r3, [r7, #112]	@ 0x70
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	3308      	adds	r3, #8
 80099a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80099a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80099aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099b0:	e841 2300 	strex	r3, r2, [r1]
 80099b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d1e5      	bne.n	8009988 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a14      	ldr	r2, [pc, #80]	@ (8009a10 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 80099c0:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	e853 3f00 	ldrex	r3, [r3]
 80099ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	f043 0320 	orr.w	r3, r3, #32
 80099d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	461a      	mov	r2, r3
 80099de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099e0:	61bb      	str	r3, [r7, #24]
 80099e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e4:	6979      	ldr	r1, [r7, #20]
 80099e6:	69ba      	ldr	r2, [r7, #24]
 80099e8:	e841 2300 	strex	r3, r2, [r1]
 80099ec:	613b      	str	r3, [r7, #16]
   return(result);
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1e6      	bne.n	80099c2 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80099f4:	e007      	b.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	699a      	ldr	r2, [r3, #24]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f042 0208 	orr.w	r2, r2, #8
 8009a04:	619a      	str	r2, [r3, #24]
}
 8009a06:	bf00      	nop
 8009a08:	3798      	adds	r7, #152	@ 0x98
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	0800945b 	.word	0x0800945b

08009a14 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b0a8      	sub	sp, #160	@ 0xa0
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009a22:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	69db      	ldr	r3, [r3, #28]
 8009a2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a4a:	2b22      	cmp	r3, #34	@ 0x22
 8009a4c:	f040 8153 	bne.w	8009cf6 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a56:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a5a:	e0fa      	b.n	8009c52 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a62:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a6e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8009a72:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8009a76:	4013      	ands	r3, r2
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009a7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a84:	1c9a      	adds	r2, r3, #2
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	3b01      	subs	r3, #1
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009aa6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009aaa:	f003 0307 	and.w	r3, r3, #7
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d053      	beq.n	8009b5a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ab2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d011      	beq.n	8009ae2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009abe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00b      	beq.n	8009ae2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ad8:	f043 0201 	orr.w	r2, r3, #1
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ae2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ae6:	f003 0302 	and.w	r3, r3, #2
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d011      	beq.n	8009b12 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009aee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009af2:	f003 0301 	and.w	r3, r3, #1
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00b      	beq.n	8009b12 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2202      	movs	r2, #2
 8009b00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b08:	f043 0204 	orr.w	r2, r3, #4
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b16:	f003 0304 	and.w	r3, r3, #4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d011      	beq.n	8009b42 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00b      	beq.n	8009b42 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2204      	movs	r2, #4
 8009b30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b38:	f043 0202 	orr.w	r2, r3, #2
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d006      	beq.n	8009b5a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7fe fd9e 	bl	800868e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d175      	bne.n	8009c52 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b6e:	e853 3f00 	ldrex	r3, [r3]
 8009b72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009b74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	461a      	mov	r2, r3
 8009b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b8a:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009b8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009b90:	e841 2300 	strex	r3, r2, [r1]
 8009b94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009b96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d1e4      	bne.n	8009b66 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	3308      	adds	r3, #8
 8009ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ba6:	e853 3f00 	ldrex	r3, [r3]
 8009baa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bb2:	f023 0301 	bic.w	r3, r3, #1
 8009bb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	3308      	adds	r3, #8
 8009bc0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009bc4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009bc6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bcc:	e841 2300 	strex	r3, r2, [r1]
 8009bd0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d1e1      	bne.n	8009b9c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2220      	movs	r2, #32
 8009bdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d12e      	bne.n	8009c4c <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfc:	e853 3f00 	ldrex	r3, [r3]
 8009c00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c04:	f023 0310 	bic.w	r3, r3, #16
 8009c08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c14:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e6      	bne.n	8009bf4 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	69db      	ldr	r3, [r3, #28]
 8009c2c:	f003 0310 	and.w	r3, r3, #16
 8009c30:	2b10      	cmp	r3, #16
 8009c32:	d103      	bne.n	8009c3c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2210      	movs	r2, #16
 8009c3a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f7fe fd2b 	bl	80086a0 <HAL_UARTEx_RxEventCallback>
 8009c4a:	e002      	b.n	8009c52 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f7f9 f8ff 	bl	8002e50 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009c52:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d006      	beq.n	8009c68 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009c5a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c5e:	f003 0320 	and.w	r3, r3, #32
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	f47f aefa 	bne.w	8009a5c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c6e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009c72:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d045      	beq.n	8009d06 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009c80:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d23e      	bcs.n	8009d06 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	3308      	adds	r3, #8
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	e853 3f00 	ldrex	r3, [r3]
 8009c96:	623b      	str	r3, [r7, #32]
   return(result);
 8009c98:	6a3b      	ldr	r3, [r7, #32]
 8009c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c9e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	3308      	adds	r3, #8
 8009ca6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009ca8:	633a      	str	r2, [r7, #48]	@ 0x30
 8009caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cb0:	e841 2300 	strex	r3, r2, [r1]
 8009cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d1e5      	bne.n	8009c88 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	4a14      	ldr	r2, [pc, #80]	@ (8009d10 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009cc0:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	e853 3f00 	ldrex	r3, [r3]
 8009cce:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f043 0320 	orr.w	r3, r3, #32
 8009cd6:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ce0:	61fb      	str	r3, [r7, #28]
 8009ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	69b9      	ldr	r1, [r7, #24]
 8009ce6:	69fa      	ldr	r2, [r7, #28]
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	617b      	str	r3, [r7, #20]
   return(result);
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e6      	bne.n	8009cc2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009cf4:	e007      	b.n	8009d06 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	699a      	ldr	r2, [r3, #24]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f042 0208 	orr.w	r2, r2, #8
 8009d04:	619a      	str	r2, [r3, #24]
}
 8009d06:	bf00      	nop
 8009d08:	37a0      	adds	r7, #160	@ 0xa0
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	080095bb 	.word	0x080095bb

08009d14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009d1c:	bf00      	nop
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bc80      	pop	{r7}
 8009d24:	4770      	bx	lr

08009d26 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b083      	sub	sp, #12
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009d2e:	bf00      	nop
 8009d30:	370c      	adds	r7, #12
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bc80      	pop	{r7}
 8009d36:	4770      	bx	lr

08009d38 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009d40:	bf00      	nop
 8009d42:	370c      	adds	r7, #12
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bc80      	pop	{r7}
 8009d48:	4770      	bx	lr

08009d4a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009d4a:	b580      	push	{r7, lr}
 8009d4c:	b088      	sub	sp, #32
 8009d4e:	af02      	add	r7, sp, #8
 8009d50:	60f8      	str	r0, [r7, #12]
 8009d52:	1d3b      	adds	r3, r7, #4
 8009d54:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d101      	bne.n	8009d6a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009d66:	2302      	movs	r3, #2
 8009d68:	e046      	b.n	8009df8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2224      	movs	r2, #36	@ 0x24
 8009d76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	681a      	ldr	r2, [r3, #0]
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f022 0201 	bic.w	r2, r2, #1
 8009d88:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d105      	bne.n	8009db0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009da4:	1d3b      	adds	r3, r7, #4
 8009da6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f000 f949 	bl	800a042 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f042 0201 	orr.w	r2, r2, #1
 8009dbe:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009dc0:	f7f8 f9a8 	bl	8002114 <HAL_GetTick>
 8009dc4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dc6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f7fe ffcf 	bl	8008d78 <UART_WaitOnFlagUntilTimeout>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d002      	beq.n	8009de6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	75fb      	strb	r3, [r7, #23]
 8009de4:	e003      	b.n	8009dee <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return status;
 8009df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b089      	sub	sp, #36	@ 0x24
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d101      	bne.n	8009e16 <HAL_UARTEx_EnableStopMode+0x16>
 8009e12:	2302      	movs	r3, #2
 8009e14:	e021      	b.n	8009e5a <HAL_UARTEx_EnableStopMode+0x5a>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	e853 3f00 	ldrex	r3, [r3]
 8009e2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	f043 0302 	orr.w	r3, r3, #2
 8009e32:	61fb      	str	r3, [r7, #28]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	461a      	mov	r2, r3
 8009e3a:	69fb      	ldr	r3, [r7, #28]
 8009e3c:	61bb      	str	r3, [r7, #24]
 8009e3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e40:	6979      	ldr	r1, [r7, #20]
 8009e42:	69ba      	ldr	r2, [r7, #24]
 8009e44:	e841 2300 	strex	r3, r2, [r1]
 8009e48:	613b      	str	r3, [r7, #16]
   return(result);
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d1e6      	bne.n	8009e1e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3724      	adds	r7, #36	@ 0x24
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bc80      	pop	{r7}
 8009e62:	4770      	bx	lr

08009e64 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d101      	bne.n	8009e7a <HAL_UARTEx_EnableFifoMode+0x16>
 8009e76:	2302      	movs	r3, #2
 8009e78:	e02b      	b.n	8009ed2 <HAL_UARTEx_EnableFifoMode+0x6e>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2224      	movs	r2, #36	@ 0x24
 8009e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f022 0201 	bic.w	r2, r2, #1
 8009ea0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009ea8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8009eb0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	68fa      	ldr	r2, [r7, #12]
 8009eb8:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f8e4 	bl	800a088 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2220      	movs	r2, #32
 8009ec4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009eda:	b480      	push	{r7}
 8009edc:	b085      	sub	sp, #20
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d101      	bne.n	8009ef0 <HAL_UARTEx_DisableFifoMode+0x16>
 8009eec:	2302      	movs	r3, #2
 8009eee:	e027      	b.n	8009f40 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2224      	movs	r2, #36	@ 0x24
 8009efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f022 0201 	bic.w	r2, r2, #1
 8009f16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2220      	movs	r2, #32
 8009f32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bc80      	pop	{r7}
 8009f48:	4770      	bx	lr

08009f4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b084      	sub	sp, #16
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d101      	bne.n	8009f62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f5e:	2302      	movs	r3, #2
 8009f60:	e02d      	b.n	8009fbe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2224      	movs	r2, #36	@ 0x24
 8009f6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0201 	bic.w	r2, r2, #1
 8009f88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	683a      	ldr	r2, [r7, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f872 	bl	800a088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d101      	bne.n	8009fde <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009fda:	2302      	movs	r3, #2
 8009fdc:	e02d      	b.n	800a03a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2224      	movs	r2, #36	@ 0x24
 8009fea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f022 0201 	bic.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	683a      	ldr	r2, [r7, #0]
 800a016:	430a      	orrs	r2, r1
 800a018:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f834 	bl	800a088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2220      	movs	r2, #32
 800a02c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a042:	b480      	push	{r7}
 800a044:	b085      	sub	sp, #20
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	1d3b      	adds	r3, r7, #4
 800a04c:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	f023 0210 	bic.w	r2, r3, #16
 800a05a:	893b      	ldrh	r3, [r7, #8]
 800a05c:	4619      	mov	r1, r3
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a070:	7abb      	ldrb	r3, [r7, #10]
 800a072:	061a      	lsls	r2, r3, #24
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	430a      	orrs	r2, r1
 800a07a:	605a      	str	r2, [r3, #4]
}
 800a07c:	bf00      	nop
 800a07e:	3714      	adds	r7, #20
 800a080:	46bd      	mov	sp, r7
 800a082:	bc80      	pop	{r7}
 800a084:	4770      	bx	lr
	...

0800a088 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a094:	2b00      	cmp	r3, #0
 800a096:	d108      	bne.n	800a0aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2201      	movs	r2, #1
 800a09c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a0a8:	e031      	b.n	800a10e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a0aa:	2308      	movs	r3, #8
 800a0ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a0ae:	2308      	movs	r3, #8
 800a0b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	689b      	ldr	r3, [r3, #8]
 800a0b8:	0e5b      	lsrs	r3, r3, #25
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	f003 0307 	and.w	r3, r3, #7
 800a0c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	0f5b      	lsrs	r3, r3, #29
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	f003 0307 	and.w	r3, r3, #7
 800a0d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a0d2:	7bbb      	ldrb	r3, [r7, #14]
 800a0d4:	7b3a      	ldrb	r2, [r7, #12]
 800a0d6:	4910      	ldr	r1, [pc, #64]	@ (800a118 <UARTEx_SetNbDataToProcess+0x90>)
 800a0d8:	5c8a      	ldrb	r2, [r1, r2]
 800a0da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a0de:	7b3a      	ldrb	r2, [r7, #12]
 800a0e0:	490e      	ldr	r1, [pc, #56]	@ (800a11c <UARTEx_SetNbDataToProcess+0x94>)
 800a0e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a0e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0e8:	b29a      	uxth	r2, r3
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
 800a0f2:	7b7a      	ldrb	r2, [r7, #13]
 800a0f4:	4908      	ldr	r1, [pc, #32]	@ (800a118 <UARTEx_SetNbDataToProcess+0x90>)
 800a0f6:	5c8a      	ldrb	r2, [r1, r2]
 800a0f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a0fc:	7b7a      	ldrb	r2, [r7, #13]
 800a0fe:	4907      	ldr	r1, [pc, #28]	@ (800a11c <UARTEx_SetNbDataToProcess+0x94>)
 800a100:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a102:	fb93 f3f2 	sdiv	r3, r3, r2
 800a106:	b29a      	uxth	r2, r3
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a10e:	bf00      	nop
 800a110:	3714      	adds	r7, #20
 800a112:	46bd      	mov	sp, r7
 800a114:	bc80      	pop	{r7}
 800a116:	4770      	bx	lr
 800a118:	0801ef00 	.word	0x0801ef00
 800a11c:	0801ef08 	.word	0x0801ef08

0800a120 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a124:	f7f7 fe96 	bl	8001e54 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a128:	f000 f820 	bl	800a16c <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a12c:	bf00      	nop
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a134:	f04f 30ff 	mov.w	r0, #4294967295
 800a138:	f010 fdb2 	bl	801aca0 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a13c:	bf00      	nop
 800a13e:	bd80      	pop	{r7, pc}

0800a140 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a140:	b480      	push	{r7}
 800a142:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a144:	f3bf 8f4f 	dsb	sy
}
 800a148:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a14a:	4b06      	ldr	r3, [pc, #24]	@ (800a164 <__NVIC_SystemReset+0x24>)
 800a14c:	68db      	ldr	r3, [r3, #12]
 800a14e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a152:	4904      	ldr	r1, [pc, #16]	@ (800a164 <__NVIC_SystemReset+0x24>)
 800a154:	4b04      	ldr	r3, [pc, #16]	@ (800a168 <__NVIC_SystemReset+0x28>)
 800a156:	4313      	orrs	r3, r2
 800a158:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a15a:	f3bf 8f4f 	dsb	sy
}
 800a15e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a160:	bf00      	nop
 800a162:	e7fd      	b.n	800a160 <__NVIC_SystemReset+0x20>
 800a164:	e000ed00 	.word	0xe000ed00
 800a168:	05fa0004 	.word	0x05fa0004

0800a16c <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b086      	sub	sp, #24
 800a170:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a172:	2300      	movs	r3, #0
 800a174:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a176:	2300      	movs	r3, #0
 800a178:	9302      	str	r3, [sp, #8]
 800a17a:	2302      	movs	r3, #2
 800a17c:	9301      	str	r3, [sp, #4]
 800a17e:	2301      	movs	r3, #1
 800a180:	9300      	str	r3, [sp, #0]
 800a182:	4b5a      	ldr	r3, [pc, #360]	@ (800a2ec <LoRaWAN_Init+0x180>)
 800a184:	2200      	movs	r2, #0
 800a186:	2100      	movs	r1, #0
 800a188:	2002      	movs	r0, #2
 800a18a:	f011 f9d5 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a18e:	2300      	movs	r3, #0
 800a190:	9302      	str	r3, [sp, #8]
 800a192:	2304      	movs	r3, #4
 800a194:	9301      	str	r3, [sp, #4]
 800a196:	2302      	movs	r3, #2
 800a198:	9300      	str	r3, [sp, #0]
 800a19a:	4b55      	ldr	r3, [pc, #340]	@ (800a2f0 <LoRaWAN_Init+0x184>)
 800a19c:	2200      	movs	r2, #0
 800a19e:	2100      	movs	r1, #0
 800a1a0:	2002      	movs	r0, #2
 800a1a2:	f011 f9c9 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	9302      	str	r3, [sp, #8]
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	9301      	str	r3, [sp, #4]
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	9300      	str	r3, [sp, #0]
 800a1b2:	4b50      	ldr	r3, [pc, #320]	@ (800a2f4 <LoRaWAN_Init+0x188>)
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	2002      	movs	r0, #2
 800a1ba:	f011 f9bd 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a1be:	1d3b      	adds	r3, r7, #4
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	f002 ffba 	bl	800d13c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	0e1b      	lsrs	r3, r3, #24
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	0c1b      	lsrs	r3, r3, #16
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	0a1b      	lsrs	r3, r3, #8
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	9302      	str	r3, [sp, #8]
 800a1e0:	9101      	str	r1, [sp, #4]
 800a1e2:	9200      	str	r2, [sp, #0]
 800a1e4:	4b44      	ldr	r3, [pc, #272]	@ (800a2f8 <LoRaWAN_Init+0x18c>)
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	2100      	movs	r1, #0
 800a1ea:	2002      	movs	r0, #2
 800a1ec:	f011 f9a4 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a1f0:	1d3b      	adds	r3, r7, #4
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	2001      	movs	r0, #1
 800a1f6:	f002 ffa1 	bl	800d13c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	0e1b      	lsrs	r3, r3, #24
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	461a      	mov	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	0c1b      	lsrs	r3, r3, #16
 800a206:	b2db      	uxtb	r3, r3
 800a208:	4619      	mov	r1, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	0a1b      	lsrs	r3, r3, #8
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	b2c0      	uxtb	r0, r0
 800a214:	9003      	str	r0, [sp, #12]
 800a216:	9302      	str	r3, [sp, #8]
 800a218:	9101      	str	r1, [sp, #4]
 800a21a:	9200      	str	r2, [sp, #0]
 800a21c:	4b37      	ldr	r3, [pc, #220]	@ (800a2fc <LoRaWAN_Init+0x190>)
 800a21e:	2200      	movs	r2, #0
 800a220:	2100      	movs	r1, #0
 800a222:	2002      	movs	r0, #2
 800a224:	f011 f988 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a228:	2300      	movs	r3, #0
 800a22a:	9300      	str	r3, [sp, #0]
 800a22c:	4b34      	ldr	r3, [pc, #208]	@ (800a300 <LoRaWAN_Init+0x194>)
 800a22e:	2200      	movs	r2, #0
 800a230:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a234:	4833      	ldr	r0, [pc, #204]	@ (800a304 <LoRaWAN_Init+0x198>)
 800a236:	f010 fed1 	bl	801afdc <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a23a:	2300      	movs	r3, #0
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	4b32      	ldr	r3, [pc, #200]	@ (800a308 <LoRaWAN_Init+0x19c>)
 800a240:	2200      	movs	r2, #0
 800a242:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a246:	4831      	ldr	r0, [pc, #196]	@ (800a30c <LoRaWAN_Init+0x1a0>)
 800a248:	f010 fec8 	bl	801afdc <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a24c:	2300      	movs	r3, #0
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	4b2f      	ldr	r3, [pc, #188]	@ (800a310 <LoRaWAN_Init+0x1a4>)
 800a252:	2201      	movs	r2, #1
 800a254:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a258:	482e      	ldr	r0, [pc, #184]	@ (800a314 <LoRaWAN_Init+0x1a8>)
 800a25a:	f010 febf 	bl	801afdc <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a25e:	2300      	movs	r3, #0
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	4b2d      	ldr	r3, [pc, #180]	@ (800a318 <LoRaWAN_Init+0x1ac>)
 800a264:	2200      	movs	r2, #0
 800a266:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a26a:	482c      	ldr	r0, [pc, #176]	@ (800a31c <LoRaWAN_Init+0x1b0>)
 800a26c:	f010 feb6 	bl	801afdc <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a270:	4a2b      	ldr	r2, [pc, #172]	@ (800a320 <LoRaWAN_Init+0x1b4>)
 800a272:	2100      	movs	r1, #0
 800a274:	2001      	movs	r0, #1
 800a276:	f010 fe0f 	bl	801ae98 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a27a:	4a2a      	ldr	r2, [pc, #168]	@ (800a324 <LoRaWAN_Init+0x1b8>)
 800a27c:	2100      	movs	r1, #0
 800a27e:	2002      	movs	r0, #2
 800a280:	f010 fe0a 	bl	801ae98 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a284:	4a28      	ldr	r2, [pc, #160]	@ (800a328 <LoRaWAN_Init+0x1bc>)
 800a286:	2100      	movs	r1, #0
 800a288:	2004      	movs	r0, #4
 800a28a:	f010 fe05 	bl	801ae98 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a28e:	4a27      	ldr	r2, [pc, #156]	@ (800a32c <LoRaWAN_Init+0x1c0>)
 800a290:	2100      	movs	r1, #0
 800a292:	2008      	movs	r0, #8
 800a294:	f010 fe00 	bl	801ae98 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a298:	f000 fb7a 	bl	800a990 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a29c:	f04f 7181 	mov.w	r1, #16908288	@ 0x1020000
 800a2a0:	4823      	ldr	r0, [pc, #140]	@ (800a330 <LoRaWAN_Init+0x1c4>)
 800a2a2:	f002 f831 	bl	800c308 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a2a6:	4823      	ldr	r0, [pc, #140]	@ (800a334 <LoRaWAN_Init+0x1c8>)
 800a2a8:	f002 f88c 	bl	800c3c4 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a2ac:	4819      	ldr	r0, [pc, #100]	@ (800a314 <LoRaWAN_Init+0x1a8>)
 800a2ae:	f010 fecb 	bl	801b048 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a2b2:	4b21      	ldr	r3, [pc, #132]	@ (800a338 <LoRaWAN_Init+0x1cc>)
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	4a21      	ldr	r2, [pc, #132]	@ (800a33c <LoRaWAN_Init+0x1d0>)
 800a2b8:	7812      	ldrb	r2, [r2, #0]
 800a2ba:	4611      	mov	r1, r2
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f002 f9fd 	bl	800c6bc <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a2c2:	4b1f      	ldr	r3, [pc, #124]	@ (800a340 <LoRaWAN_Init+0x1d4>)
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10b      	bne.n	800a2e2 <LoRaWAN_Init+0x176>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a2ca:	4b1e      	ldr	r3, [pc, #120]	@ (800a344 <LoRaWAN_Init+0x1d8>)
 800a2cc:	6819      	ldr	r1, [r3, #0]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	9300      	str	r3, [sp, #0]
 800a2d2:	4b1d      	ldr	r3, [pc, #116]	@ (800a348 <LoRaWAN_Init+0x1dc>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	481d      	ldr	r0, [pc, #116]	@ (800a34c <LoRaWAN_Init+0x1e0>)
 800a2d8:	f010 fe80 	bl	801afdc <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a2dc:	481b      	ldr	r0, [pc, #108]	@ (800a34c <LoRaWAN_Init+0x1e0>)
 800a2de:	f010 feb3 	bl	801b048 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a2e2:	bf00      	nop
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	0801e56c 	.word	0x0801e56c
 800a2f0:	0801e590 	.word	0x0801e590
 800a2f4:	0801e5b4 	.word	0x0801e5b4
 800a2f8:	0801e5d8 	.word	0x0801e5d8
 800a2fc:	0801e5fc 	.word	0x0801e5fc
 800a300:	0800a4fd 	.word	0x0800a4fd
 800a304:	200006b8 	.word	0x200006b8
 800a308:	0800a50f 	.word	0x0800a50f
 800a30c:	200006d0 	.word	0x200006d0
 800a310:	0800a521 	.word	0x0800a521
 800a314:	200006e8 	.word	0x200006e8
 800a318:	0800a859 	.word	0x0800a859
 800a31c:	200005ac 	.word	0x200005ac
 800a320:	0800c651 	.word	0x0800c651
 800a324:	0800a47d 	.word	0x0800a47d
 800a328:	0800a87d 	.word	0x0800a87d
 800a32c:	0800a7d9 	.word	0x0800a7d9
 800a330:	2000000c 	.word	0x2000000c
 800a334:	20000058 	.word	0x20000058
 800a338:	20000008 	.word	0x20000008
 800a33c:	20000009 	.word	0x20000009
 800a340:	20000590 	.word	0x20000590
 800a344:	2000006c 	.word	0x2000006c
 800a348:	0800a4d9 	.word	0x0800a4d9
 800a34c:	20000594 	.word	0x20000594

0800a350 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	4603      	mov	r3, r0
 800a358:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a35a:	88fb      	ldrh	r3, [r7, #6]
 800a35c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a360:	d104      	bne.n	800a36c <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  BUT1_Pin:
    	// XXX: always initialized
      if (EventType == TX_ON_EVENT || 1)
      {
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a362:	2100      	movs	r1, #0
 800a364:	2002      	movs	r0, #2
 800a366:	f010 fdb9 	bl	801aedc <UTIL_SEQ_SetTask>
      }
      break;
 800a36a:	e000      	b.n	800a36e <HAL_GPIO_EXTI_Callback+0x1e>
    default:
      break;
 800a36c:	bf00      	nop
  }
}
 800a36e:	bf00      	nop
 800a370:	3708      	adds	r7, #8
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
	...

0800a378 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af02      	add	r7, sp, #8
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  if (params != NULL && appData != NULL && appData->Buffer != NULL && appData->BufferSize > 0)
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d066      	beq.n	800a456 <OnRxData+0xde>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d063      	beq.n	800a456 <OnRxData+0xde>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d05f      	beq.n	800a456 <OnRxData+0xde>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	785b      	ldrb	r3, [r3, #1]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d05b      	beq.n	800a456 <OnRxData+0xde>
  {
    uint8_t command = appData->Buffer[0];
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	73bb      	strb	r3, [r7, #14]
    uint8_t duration = appData->Buffer[1];
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	785b      	ldrb	r3, [r3, #1]
 800a3ac:	73fb      	strb	r3, [r7, #15]

    if (appData->BufferSize >= 2)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	785b      	ldrb	r3, [r3, #1]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d903      	bls.n	800a3be <OnRxData+0x46>
    {
      duration = appData->Buffer[1];  //  ( AUTO)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	785b      	ldrb	r3, [r3, #1]
 800a3bc:	73fb      	strb	r3, [r7, #15]
    }

    switch (command)
 800a3be:	7bbb      	ldrb	r3, [r7, #14]
 800a3c0:	2b03      	cmp	r3, #3
 800a3c2:	d030      	beq.n	800a426 <OnRxData+0xae>
 800a3c4:	2b03      	cmp	r3, #3
 800a3c6:	dc3d      	bgt.n	800a444 <OnRxData+0xcc>
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d002      	beq.n	800a3d2 <OnRxData+0x5a>
 800a3cc:	2b02      	cmp	r3, #2
 800a3ce:	d00f      	beq.n	800a3f0 <OnRxData+0x78>
 800a3d0:	e038      	b.n	800a444 <OnRxData+0xcc>
    {
      case 0x01:  // Pump ON
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x01: Pump ON\r\n");
 800a3d2:	4b23      	ldr	r3, [pc, #140]	@ (800a460 <OnRxData+0xe8>)
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	2002      	movs	r0, #2
 800a3da:	f011 f8ad 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_PUMP_ON;
 800a3de:	4b21      	ldr	r3, [pc, #132]	@ (800a464 <OnRxData+0xec>)
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState);
 800a3e4:	4b1f      	ldr	r3, [pc, #124]	@ (800a464 <OnRxData+0xec>)
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7f7 faaf 	bl	800194c <PumpStateMachine>
        break;
 800a3ee:	e032      	b.n	800a456 <OnRxData+0xde>

      case 0x02:  // Pump AUTO
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x02: Pump AUTO\r\n");
 800a3f0:	4b1d      	ldr	r3, [pc, #116]	@ (800a468 <OnRxData+0xf0>)
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	2002      	movs	r0, #2
 800a3f8:	f011 f89e 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        durationMinutes = duration;  //  duration 
 800a3fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a46c <OnRxData+0xf4>)
 800a3fe:	7bfb      	ldrb	r3, [r7, #15]
 800a400:	7013      	strb	r3, [r2, #0]
        APP_LOG(TS_ON, VLEVEL_M, "Duration: %d minute(s)\r\n", durationMinutes);
 800a402:	4b1a      	ldr	r3, [pc, #104]	@ (800a46c <OnRxData+0xf4>)
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	9300      	str	r3, [sp, #0]
 800a408:	4b19      	ldr	r3, [pc, #100]	@ (800a470 <OnRxData+0xf8>)
 800a40a:	2201      	movs	r2, #1
 800a40c:	2100      	movs	r1, #0
 800a40e:	2002      	movs	r0, #2
 800a410:	f011 f892 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_AUTO;
 800a414:	4b13      	ldr	r3, [pc, #76]	@ (800a464 <OnRxData+0xec>)
 800a416:	2201      	movs	r2, #1
 800a418:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState);
 800a41a:	4b12      	ldr	r3, [pc, #72]	@ (800a464 <OnRxData+0xec>)
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	4618      	mov	r0, r3
 800a420:	f7f7 fa94 	bl	800194c <PumpStateMachine>
        break;
 800a424:	e017      	b.n	800a456 <OnRxData+0xde>

      case 0x03:  // Pump OFF
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x03: Pump OFF\r\n");
 800a426:	4b13      	ldr	r3, [pc, #76]	@ (800a474 <OnRxData+0xfc>)
 800a428:	2201      	movs	r2, #1
 800a42a:	2100      	movs	r1, #0
 800a42c:	2002      	movs	r0, #2
 800a42e:	f011 f883 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_PUMP_OFF;
 800a432:	4b0c      	ldr	r3, [pc, #48]	@ (800a464 <OnRxData+0xec>)
 800a434:	2202      	movs	r2, #2
 800a436:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState);
 800a438:	4b0a      	ldr	r3, [pc, #40]	@ (800a464 <OnRxData+0xec>)
 800a43a:	781b      	ldrb	r3, [r3, #0]
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7f7 fa85 	bl	800194c <PumpStateMachine>
        break;
 800a442:	e008      	b.n	800a456 <OnRxData+0xde>

      default:
        APP_LOG(TS_ON, VLEVEL_M, "Unknown command: 0x%02X\r\n", command);
 800a444:	7bbb      	ldrb	r3, [r7, #14]
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	4b0b      	ldr	r3, [pc, #44]	@ (800a478 <OnRxData+0x100>)
 800a44a:	2201      	movs	r2, #1
 800a44c:	2100      	movs	r1, #0
 800a44e:	2002      	movs	r0, #2
 800a450:	f011 f872 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a454:	bf00      	nop
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a456:	bf00      	nop
 800a458:	3710      	adds	r7, #16
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}
 800a45e:	bf00      	nop
 800a460:	0801e620 	.word	0x0801e620
 800a464:	20000388 	.word	0x20000388
 800a468:	0801e638 	.word	0x0801e638
 800a46c:	20000389 	.word	0x20000389
 800a470:	0801e654 	.word	0x0801e654
 800a474:	0801e670 	.word	0x0801e670
 800a478:	0801e68c 	.word	0x0801e68c

0800a47c <SendTxData>:


static void SendTxData(void)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status;


  AppData.Port = LORAWAN_USER_APP_PORT;
 800a482:	4b12      	ldr	r3, [pc, #72]	@ (800a4cc <SendTxData+0x50>)
 800a484:	2202      	movs	r2, #2
 800a486:	701a      	strb	r2, [r3, #0]
  AppData.BufferSize = 0;
 800a488:	4b10      	ldr	r3, [pc, #64]	@ (800a4cc <SendTxData+0x50>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	705a      	strb	r2, [r3, #1]
  AppData.Buffer = NULL;
 800a48e:	4b0f      	ldr	r3, [pc, #60]	@ (800a4cc <SendTxData+0x50>)
 800a490:	2200      	movs	r2, #0
 800a492:	605a      	str	r2, [r3, #4]


  status = LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, false);
 800a494:	2200      	movs	r2, #0
 800a496:	2100      	movs	r1, #0
 800a498:	480c      	ldr	r0, [pc, #48]	@ (800a4cc <SendTxData+0x50>)
 800a49a:	f002 f9ad 	bl	800c7f8 <LmHandlerSend>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_SUCCESS)
 800a4a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d106      	bne.n	800a4b8 <SendTxData+0x3c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST SUCCESS\r\n");
 800a4aa:	4b09      	ldr	r3, [pc, #36]	@ (800a4d0 <SendTxData+0x54>)
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	2001      	movs	r0, #1
 800a4b2:	f011 f841 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
  else
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST FAILED\r\n");
  }
  /* USER CODE END SendTxData_1 */
}
 800a4b6:	e005      	b.n	800a4c4 <SendTxData+0x48>
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST FAILED\r\n");
 800a4b8:	4b06      	ldr	r3, [pc, #24]	@ (800a4d4 <SendTxData+0x58>)
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	2100      	movs	r1, #0
 800a4be:	2001      	movs	r0, #1
 800a4c0:	f011 f83a 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800a4c4:	bf00      	nop
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	20000070 	.word	0x20000070
 800a4d0:	0801e6a8 	.word	0x0801e6a8
 800a4d4:	0801e6c8 	.word	0x0801e6c8

0800a4d8 <OnTxTimerEvent>:



static void OnTxTimerEvent(void *context)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	2002      	movs	r0, #2
 800a4e4:	f010 fcfa 	bl	801aedc <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800a4e8:	4803      	ldr	r0, [pc, #12]	@ (800a4f8 <OnTxTimerEvent+0x20>)
 800a4ea:	f010 fdad 	bl	801b048 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800a4ee:	bf00      	nop
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
 800a4f6:	bf00      	nop
 800a4f8:	20000594 	.word	0x20000594

0800a4fc <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800a504:	bf00      	nop
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	bc80      	pop	{r7}
 800a50c:	4770      	bx	lr

0800a50e <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800a50e:	b480      	push	{r7}
 800a510:	b083      	sub	sp, #12
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800a516:	bf00      	nop
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bc80      	pop	{r7}
 800a51e:	4770      	bx	lr

0800a520 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800a520:	b480      	push	{r7}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bc80      	pop	{r7}
 800a530:	4770      	bx	lr
	...

0800a534 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b086      	sub	sp, #24
 800a538:	af04      	add	r7, sp, #16
 800a53a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d041      	beq.n	800a5c6 <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d03d      	beq.n	800a5c6 <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800a54a:	4821      	ldr	r0, [pc, #132]	@ (800a5d0 <OnTxData+0x9c>)
 800a54c:	f010 fd7c 	bl	801b048 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800a550:	4b20      	ldr	r3, [pc, #128]	@ (800a5d4 <OnTxData+0xa0>)
 800a552:	2200      	movs	r2, #0
 800a554:	2100      	movs	r1, #0
 800a556:	2002      	movs	r0, #2
 800a558:	f010 ffee 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	7c12      	ldrb	r2, [r2, #16]
 800a564:	4611      	mov	r1, r2
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800a56c:	4610      	mov	r0, r2
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800a574:	9203      	str	r2, [sp, #12]
 800a576:	9002      	str	r0, [sp, #8]
 800a578:	9101      	str	r1, [sp, #4]
 800a57a:	9300      	str	r3, [sp, #0]
 800a57c:	4b16      	ldr	r3, [pc, #88]	@ (800a5d8 <OnTxData+0xa4>)
 800a57e:	2200      	movs	r2, #0
 800a580:	2100      	movs	r1, #0
 800a582:	2003      	movs	r0, #3
 800a584:	f010 ffd8 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800a588:	4b14      	ldr	r3, [pc, #80]	@ (800a5dc <OnTxData+0xa8>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	2100      	movs	r1, #0
 800a58e:	2003      	movs	r0, #3
 800a590:	f010 ffd2 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	7a1b      	ldrb	r3, [r3, #8]
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d10e      	bne.n	800a5ba <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	7a5b      	ldrb	r3, [r3, #9]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d001      	beq.n	800a5a8 <OnTxData+0x74>
 800a5a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a5e0 <OnTxData+0xac>)
 800a5a6:	e000      	b.n	800a5aa <OnTxData+0x76>
 800a5a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a5e4 <OnTxData+0xb0>)
 800a5aa:	9300      	str	r3, [sp, #0]
 800a5ac:	4b0e      	ldr	r3, [pc, #56]	@ (800a5e8 <OnTxData+0xb4>)
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	2003      	movs	r0, #3
 800a5b4:	f010 ffc0 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800a5b8:	e005      	b.n	800a5c6 <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800a5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a5ec <OnTxData+0xb8>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	2100      	movs	r1, #0
 800a5c0:	2003      	movs	r0, #3
 800a5c2:	f010 ffb9 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800a5c6:	bf00      	nop
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	200006b8 	.word	0x200006b8
 800a5d4:	0801e6e4 	.word	0x0801e6e4
 800a5d8:	0801e718 	.word	0x0801e718
 800a5dc:	0801e74c 	.word	0x0801e74c
 800a5e0:	0801e75c 	.word	0x0801e75c
 800a5e4:	0801e760 	.word	0x0801e760
 800a5e8:	0801e768 	.word	0x0801e768
 800a5ec:	0801e77c 	.word	0x0801e77c

0800a5f0 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
	{
	  if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d108      	bne.n	800a614 <OnJoinRequest+0x24>
	  {
	    // Switch to Class C immediately after successful join
	    LmHandlerRequestClass(CLASS_C);
 800a602:	2002      	movs	r0, #2
 800a604:	f002 f9e6 	bl	800c9d4 <LmHandlerRequestClass>

	    APP_LOG(TS_OFF, VLEVEL_M, "Force switch to CLASS_C after Join Success\r\n");
 800a608:	4b04      	ldr	r3, [pc, #16]	@ (800a61c <OnJoinRequest+0x2c>)
 800a60a:	2200      	movs	r2, #0
 800a60c:	2100      	movs	r1, #0
 800a60e:	2002      	movs	r0, #2
 800a610:	f010 ff92 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
	  }
	}
  /* USER CODE END OnJoinRequest_1 */
}
 800a614:	bf00      	nop
 800a616:	3708      	adds	r7, #8
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}
 800a61c:	0801e78c 	.word	0x0801e78c

0800a620 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800a620:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a622:	b093      	sub	sp, #76	@ 0x4c
 800a624:	af0c      	add	r7, sp, #48	@ 0x30
 800a626:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d056      	beq.n	800a6dc <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	785b      	ldrb	r3, [r3, #1]
 800a632:	2b02      	cmp	r3, #2
 800a634:	d008      	beq.n	800a648 <OnBeaconStatusChange+0x28>
 800a636:	2b03      	cmp	r3, #3
 800a638:	d049      	beq.n	800a6ce <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800a63a:	4b2a      	ldr	r3, [pc, #168]	@ (800a6e4 <OnBeaconStatusChange+0xc4>)
 800a63c:	2200      	movs	r2, #0
 800a63e:	2100      	movs	r1, #0
 800a640:	2002      	movs	r0, #2
 800a642:	f010 ff79 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a646:	e049      	b.n	800a6dc <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	7c1b      	ldrb	r3, [r3, #16]
 800a64c:	4618      	mov	r0, r3
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800a654:	461c      	mov	r4, r3
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800a65c:	461d      	mov	r5, r3
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	68db      	ldr	r3, [r3, #12]
 800a662:	697a      	ldr	r2, [r7, #20]
 800a664:	6852      	ldr	r2, [r2, #4]
 800a666:	6979      	ldr	r1, [r7, #20]
 800a668:	7d89      	ldrb	r1, [r1, #22]
 800a66a:	460e      	mov	r6, r1
 800a66c:	6979      	ldr	r1, [r7, #20]
 800a66e:	7dc9      	ldrb	r1, [r1, #23]
 800a670:	6139      	str	r1, [r7, #16]
 800a672:	6979      	ldr	r1, [r7, #20]
 800a674:	7e09      	ldrb	r1, [r1, #24]
 800a676:	60f9      	str	r1, [r7, #12]
 800a678:	6979      	ldr	r1, [r7, #20]
 800a67a:	7e49      	ldrb	r1, [r1, #25]
 800a67c:	60b9      	str	r1, [r7, #8]
 800a67e:	6979      	ldr	r1, [r7, #20]
 800a680:	7e89      	ldrb	r1, [r1, #26]
 800a682:	6079      	str	r1, [r7, #4]
 800a684:	6979      	ldr	r1, [r7, #20]
 800a686:	7ec9      	ldrb	r1, [r1, #27]
 800a688:	6039      	str	r1, [r7, #0]
 800a68a:	6979      	ldr	r1, [r7, #20]
 800a68c:	7f09      	ldrb	r1, [r1, #28]
 800a68e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a690:	f8d7 c000 	ldr.w	ip, [r7]
 800a694:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800a698:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800a69c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800a6a0:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800a6a4:	f8cd c020 	str.w	ip, [sp, #32]
 800a6a8:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800a6ac:	f8cd c01c 	str.w	ip, [sp, #28]
 800a6b0:	6939      	ldr	r1, [r7, #16]
 800a6b2:	9106      	str	r1, [sp, #24]
 800a6b4:	9605      	str	r6, [sp, #20]
 800a6b6:	9204      	str	r2, [sp, #16]
 800a6b8:	9303      	str	r3, [sp, #12]
 800a6ba:	9502      	str	r5, [sp, #8]
 800a6bc:	9401      	str	r4, [sp, #4]
 800a6be:	9000      	str	r0, [sp, #0]
 800a6c0:	4b09      	ldr	r3, [pc, #36]	@ (800a6e8 <OnBeaconStatusChange+0xc8>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	2002      	movs	r0, #2
 800a6c8:	f010 ff36 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800a6cc:	e006      	b.n	800a6dc <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800a6ce:	4b07      	ldr	r3, [pc, #28]	@ (800a6ec <OnBeaconStatusChange+0xcc>)
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	2100      	movs	r1, #0
 800a6d4:	2002      	movs	r0, #2
 800a6d6:	f010 ff2f 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a6da:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800a6dc:	bf00      	nop
 800a6de:	371c      	adds	r7, #28
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6e4:	0801e7bc 	.word	0x0801e7bc
 800a6e8:	0801e7d4 	.word	0x0801e7d4
 800a6ec:	0801e848 	.word	0x0801e848

0800a6f0 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af02      	add	r7, sp, #8
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800a6fa:	79fb      	ldrb	r3, [r7, #7]
 800a6fc:	4a06      	ldr	r2, [pc, #24]	@ (800a718 <OnClassChange+0x28>)
 800a6fe:	5cd3      	ldrb	r3, [r2, r3]
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	4b06      	ldr	r3, [pc, #24]	@ (800a71c <OnClassChange+0x2c>)
 800a704:	2200      	movs	r2, #0
 800a706:	2100      	movs	r1, #0
 800a708:	2002      	movs	r0, #2
 800a70a:	f010 ff15 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	0801e884 	.word	0x0801e884
 800a71c:	0801e868 	.word	0x0801e868

0800a720 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800a724:	2100      	movs	r1, #0
 800a726:	2001      	movs	r0, #1
 800a728:	f010 fbd8 	bl	801aedc <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800a72c:	bf00      	nop
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800a738:	4a0d      	ldr	r2, [pc, #52]	@ (800a770 <OnTxPeriodicityChanged+0x40>)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800a73e:	4b0c      	ldr	r3, [pc, #48]	@ (800a770 <OnTxPeriodicityChanged+0x40>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d103      	bne.n	800a74e <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800a746:	4b0a      	ldr	r3, [pc, #40]	@ (800a770 <OnTxPeriodicityChanged+0x40>)
 800a748:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a74c:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800a74e:	4809      	ldr	r0, [pc, #36]	@ (800a774 <OnTxPeriodicityChanged+0x44>)
 800a750:	f010 fce8 	bl	801b124 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800a754:	4b06      	ldr	r3, [pc, #24]	@ (800a770 <OnTxPeriodicityChanged+0x40>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4619      	mov	r1, r3
 800a75a:	4806      	ldr	r0, [pc, #24]	@ (800a774 <OnTxPeriodicityChanged+0x44>)
 800a75c:	f010 fd52 	bl	801b204 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800a760:	4804      	ldr	r0, [pc, #16]	@ (800a774 <OnTxPeriodicityChanged+0x44>)
 800a762:	f010 fc71 	bl	801b048 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800a766:	bf00      	nop
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	2000006c 	.word	0x2000006c
 800a774:	20000594 	.word	0x20000594

0800a778 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800a782:	4a04      	ldr	r2, [pc, #16]	@ (800a794 <OnTxFrameCtrlChanged+0x1c>)
 800a784:	79fb      	ldrb	r3, [r7, #7]
 800a786:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800a788:	bf00      	nop
 800a78a:	370c      	adds	r7, #12
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bc80      	pop	{r7}
 800a790:	4770      	bx	lr
 800a792:	bf00      	nop
 800a794:	20000058 	.word	0x20000058

0800a798 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800a798:	b480      	push	{r7}
 800a79a:	b083      	sub	sp, #12
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	4603      	mov	r3, r0
 800a7a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800a7a2:	4a04      	ldr	r2, [pc, #16]	@ (800a7b4 <OnPingSlotPeriodicityChanged+0x1c>)
 800a7a4:	79fb      	ldrb	r3, [r7, #7]
 800a7a6:	7313      	strb	r3, [r2, #12]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800a7a8:	bf00      	nop
 800a7aa:	370c      	adds	r7, #12
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bc80      	pop	{r7}
 800a7b0:	4770      	bx	lr
 800a7b2:	bf00      	nop
 800a7b4:	20000058 	.word	0x20000058

0800a7b8 <OnSystemReset>:

static void OnSystemReset(void)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800a7bc:	f002 fcef 	bl	800d19e <LmHandlerHalt>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d106      	bne.n	800a7d4 <OnSystemReset+0x1c>
 800a7c6:	f001 fffb 	bl	800c7c0 <LmHandlerJoinStatus>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d101      	bne.n	800a7d4 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800a7d0:	f7ff fcb6 	bl	800a140 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800a7d4:	bf00      	nop
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <StopJoin>:

static void StopJoin(void)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800a7dc:	4817      	ldr	r0, [pc, #92]	@ (800a83c <StopJoin+0x64>)
 800a7de:	f010 fca1 	bl	801b124 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800a7e2:	f002 fccf 	bl	800d184 <LmHandlerStop>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d006      	beq.n	800a7fa <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800a7ec:	4b14      	ldr	r3, [pc, #80]	@ (800a840 <StopJoin+0x68>)
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	2002      	movs	r0, #2
 800a7f4:	f010 fea0 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800a7f8:	e01a      	b.n	800a830 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800a7fa:	4b12      	ldr	r3, [pc, #72]	@ (800a844 <StopJoin+0x6c>)
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	2100      	movs	r1, #0
 800a800:	2002      	movs	r0, #2
 800a802:	f010 fe99 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800a806:	4b10      	ldr	r3, [pc, #64]	@ (800a848 <StopJoin+0x70>)
 800a808:	2201      	movs	r2, #1
 800a80a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800a80c:	4b0f      	ldr	r3, [pc, #60]	@ (800a84c <StopJoin+0x74>)
 800a80e:	2200      	movs	r2, #0
 800a810:	2100      	movs	r1, #0
 800a812:	2002      	movs	r0, #2
 800a814:	f010 fe90 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800a818:	480d      	ldr	r0, [pc, #52]	@ (800a850 <StopJoin+0x78>)
 800a81a:	f001 fdd3 	bl	800c3c4 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800a81e:	4b0a      	ldr	r3, [pc, #40]	@ (800a848 <StopJoin+0x70>)
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	2101      	movs	r1, #1
 800a824:	4618      	mov	r0, r3
 800a826:	f001 ff49 	bl	800c6bc <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800a82a:	4804      	ldr	r0, [pc, #16]	@ (800a83c <StopJoin+0x64>)
 800a82c:	f010 fc0c 	bl	801b048 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800a830:	4808      	ldr	r0, [pc, #32]	@ (800a854 <StopJoin+0x7c>)
 800a832:	f010 fc09 	bl	801b048 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800a836:	bf00      	nop
 800a838:	bd80      	pop	{r7, pc}
 800a83a:	bf00      	nop
 800a83c:	20000594 	.word	0x20000594
 800a840:	0801e888 	.word	0x0801e888
 800a844:	0801e8a8 	.word	0x0801e8a8
 800a848:	20000008 	.word	0x20000008
 800a84c:	0801e8bc 	.word	0x0801e8bc
 800a850:	20000058 	.word	0x20000058
 800a854:	200005ac 	.word	0x200005ac

0800a858 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800a860:	4b05      	ldr	r3, [pc, #20]	@ (800a878 <OnStopJoinTimerEvent+0x20>)
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	2b02      	cmp	r3, #2
 800a866:	d103      	bne.n	800a870 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800a868:	2100      	movs	r1, #0
 800a86a:	2008      	movs	r0, #8
 800a86c:	f010 fb36 	bl	801aedc <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800a870:	bf00      	nop
 800a872:	3708      	adds	r7, #8
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}
 800a878:	20000008 	.word	0x20000008

0800a87c <StoreContext>:

static void StoreContext(void)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800a882:	23ff      	movs	r3, #255	@ 0xff
 800a884:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800a886:	f002 fc97 	bl	800d1b8 <LmHandlerNvmDataStore>
 800a88a:	4603      	mov	r3, r0
 800a88c:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800a88e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a892:	f113 0f08 	cmn.w	r3, #8
 800a896:	d106      	bne.n	800a8a6 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800a898:	4b0a      	ldr	r3, [pc, #40]	@ (800a8c4 <StoreContext+0x48>)
 800a89a:	2200      	movs	r2, #0
 800a89c:	2100      	movs	r1, #0
 800a89e:	2002      	movs	r0, #2
 800a8a0:	f010 fe4a 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800a8a4:	e00a      	b.n	800a8bc <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800a8a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ae:	d105      	bne.n	800a8bc <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800a8b0:	4b05      	ldr	r3, [pc, #20]	@ (800a8c8 <StoreContext+0x4c>)
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	2002      	movs	r0, #2
 800a8b8:	f010 fe3e 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800a8bc:	bf00      	nop
 800a8be:	3708      	adds	r7, #8
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	0801e8dc 	.word	0x0801e8dc
 800a8c8:	0801e8f4 	.word	0x0801e8f4

0800a8cc <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b082      	sub	sp, #8
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800a8d6:	79fb      	ldrb	r3, [r7, #7]
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d106      	bne.n	800a8ea <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800a8dc:	4b08      	ldr	r3, [pc, #32]	@ (800a900 <OnNvmDataChange+0x34>)
 800a8de:	2200      	movs	r2, #0
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	2002      	movs	r0, #2
 800a8e4:	f010 fe28 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800a8e8:	e005      	b.n	800a8f6 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800a8ea:	4b06      	ldr	r3, [pc, #24]	@ (800a904 <OnNvmDataChange+0x38>)
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	2100      	movs	r1, #0
 800a8f0:	2002      	movs	r0, #2
 800a8f2:	f010 fe21 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800a8f6:	bf00      	nop
 800a8f8:	3708      	adds	r7, #8
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	0801e90c 	.word	0x0801e90c
 800a904:	0801e920 	.word	0x0801e920

0800a908 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800a912:	f7fa f9e7 	bl	8004ce4 <HAL_FLASH_Unlock>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d11c      	bne.n	800a956 <OnStoreContextRequest+0x4e>
  {
    if (FLASH_IF_EraseByPages(PAGE(LORAWAN_NVM_BASE_ADDRESS), 1, 0U) == FLASH_OK)
 800a91c:	4b10      	ldr	r3, [pc, #64]	@ (800a960 <OnStoreContextRequest+0x58>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	029a      	lsls	r2, r3, #10
 800a922:	4b10      	ldr	r3, [pc, #64]	@ (800a964 <OnStoreContextRequest+0x5c>)
 800a924:	4013      	ands	r3, r2
 800a926:	f44f 327c 	mov.w	r2, #258048	@ 0x3f000
 800a92a:	fbb2 f1f3 	udiv	r1, r2, r3
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	0adb      	lsrs	r3, r3, #11
 800a936:	2200      	movs	r2, #0
 800a938:	2101      	movs	r1, #1
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7f6 fe1b 	bl	8001576 <FLASH_IF_EraseByPages>
 800a940:	4603      	mov	r3, r0
 800a942:	2b00      	cmp	r3, #0
 800a944:	d105      	bne.n	800a952 <OnStoreContextRequest+0x4a>
    {
      FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (uint8_t *)nvm, nvm_size, NULL);
 800a946:	2300      	movs	r3, #0
 800a948:	683a      	ldr	r2, [r7, #0]
 800a94a:	6879      	ldr	r1, [r7, #4]
 800a94c:	4806      	ldr	r0, [pc, #24]	@ (800a968 <OnStoreContextRequest+0x60>)
 800a94e:	f7f6 fd31 	bl	80013b4 <FLASH_IF_Write>
    }
    HAL_FLASH_Lock();
 800a952:	f7fa f9e9 	bl	8004d28 <HAL_FLASH_Lock>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800a956:	bf00      	nop
 800a958:	3708      	adds	r7, #8
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	bf00      	nop
 800a960:	1fff75e0 	.word	0x1fff75e0
 800a964:	03fffc00 	.word	0x03fffc00
 800a968:	0803f000 	.word	0x0803f000

0800a96c <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  UTIL_MEM_cpy_8(nvm, (void *)LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	b29b      	uxth	r3, r3
 800a97a:	461a      	mov	r2, r3
 800a97c:	4903      	ldr	r1, [pc, #12]	@ (800a98c <OnRestoreContextRequest+0x20>)
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f00f fd90 	bl	801a4a4 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800a984:	bf00      	nop
 800a986:	3708      	adds	r7, #8
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}
 800a98c:	0803f000 	.word	0x0803f000

0800a990 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800a994:	4b15      	ldr	r3, [pc, #84]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a996:	2200      	movs	r2, #0
 800a998:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800a99a:	4b14      	ldr	r3, [pc, #80]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800a9a0:	4b12      	ldr	r3, [pc, #72]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800a9a6:	4b11      	ldr	r3, [pc, #68]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN LoraInfo_Init_1 */

  /* USER CODE END LoraInfo_Init_1 */

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
 800a9ac:	4b0f      	ldr	r3, [pc, #60]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	f043 0301 	orr.w	r3, r3, #1
 800a9b4:	4a0d      	ldr	r2, [pc, #52]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9b6:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800a9b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d10d      	bne.n	800a9dc <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f0 <LoraInfo_Init+0x60>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	2000      	movs	r0, #0
 800a9c8:	f010 fdb6 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800a9cc:	bf00      	nop
 800a9ce:	f010 fda1 	bl	801b514 <UTIL_ADV_TRACE_IsBufferEmpty>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d1fa      	bne.n	800a9ce <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800a9d8:	bf00      	nop
 800a9da:	e7fd      	b.n	800a9d8 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800a9dc:	4b03      	ldr	r3, [pc, #12]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9de:	2200      	movs	r2, #0
 800a9e0:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800a9e2:	4b02      	ldr	r3, [pc, #8]	@ (800a9ec <LoraInfo_Init+0x5c>)
 800a9e4:	2203      	movs	r2, #3
 800a9e6:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800a9e8:	bf00      	nop
 800a9ea:	bd80      	pop	{r7, pc}
 800a9ec:	20000700 	.word	0x20000700
 800a9f0:	0801e934 	.word	0x0801e934

0800a9f4 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800a9f8:	4b02      	ldr	r3, [pc, #8]	@ (800aa04 <LoraInfo_GetPtr+0x10>)
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bc80      	pop	{r7}
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	20000700 	.word	0x20000700

0800aa08 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800aa0c:	f7f8 fa71 	bl	8002ef2 <BSP_RADIO_Init>
 800aa10:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	bd80      	pop	{r7, pc}

0800aa16 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b082      	sub	sp, #8
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800aa20:	79fb      	ldrb	r3, [r7, #7]
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7f8 fa96 	bl	8002f54 <BSP_RADIO_ConfigRFSwitch>
 800aa28:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800aa36:	f7f8 fadb 	bl	8002ff0 <BSP_RADIO_GetTxConfig>
 800aa3a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800aa44:	f7f8 fadb 	bl	8002ffe <BSP_RADIO_IsTCXO>
 800aa48:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800aa52:	f7f8 fadb 	bl	800300c <BSP_RADIO_IsDCDC>
 800aa56:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b082      	sub	sp, #8
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	4603      	mov	r3, r0
 800aa64:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800aa66:	79fb      	ldrb	r3, [r7, #7]
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7f8 fad6 	bl	800301a <BSP_RADIO_GetRFOMaxPowerConfig>
 800aa6e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3708      	adds	r7, #8
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	33f1      	adds	r3, #241	@ 0xf1
 800aa84:	2210      	movs	r2, #16
 800aa86:	2100      	movs	r1, #0
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f00c fa39 	bl	8016f00 <memset1>
    ctx->M_n = 0;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	22f0      	movs	r2, #240	@ 0xf0
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f00c fa2f 	bl	8016f00 <memset1>
}
 800aaa2:	bf00      	nop
 800aaa4:	3708      	adds	r7, #8
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b082      	sub	sp, #8
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	461a      	mov	r2, r3
 800aab8:	2110      	movs	r1, #16
 800aaba:	6838      	ldr	r0, [r7, #0]
 800aabc:	f000 fe60 	bl	800b780 <lorawan_aes_set_key>
}
 800aac0:	bf00      	nop
 800aac2:	3708      	adds	r7, #8
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b08c      	sub	sp, #48	@ 0x30
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	60b9      	str	r1, [r7, #8]
 800aad2:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f000 80a1 	beq.w	800ac22 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800aae6:	f1c3 0310 	rsb	r3, r3, #16
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	4293      	cmp	r3, r2
 800aaee:	bf28      	it	cs
 800aaf0:	4613      	movcs	r3, r2
 800aaf2:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ab00:	4413      	add	r3, r2
 800ab02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab04:	b292      	uxth	r2, r2
 800ab06:	68b9      	ldr	r1, [r7, #8]
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f00c f9be 	bl	8016e8a <memcpy1>
        ctx->M_n += mlen;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800ab14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab16:	441a      	add	r2, r3
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ab24:	2b0f      	cmp	r3, #15
 800ab26:	f240 808d 	bls.w	800ac44 <AES_CMAC_Update+0x17c>
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	f000 8088 	beq.w	800ac44 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800ab34:	2300      	movs	r3, #0
 800ab36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab38:	e015      	b.n	800ab66 <AES_CMAC_Update+0x9e>
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3e:	4413      	add	r3, r2
 800ab40:	33f1      	adds	r3, #241	@ 0xf1
 800ab42:	781a      	ldrb	r2, [r3, #0]
 800ab44:	68f9      	ldr	r1, [r7, #12]
 800ab46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab48:	440b      	add	r3, r1
 800ab4a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	4053      	eors	r3, r2
 800ab52:	b2d9      	uxtb	r1, r3
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab58:	4413      	add	r3, r2
 800ab5a:	33f1      	adds	r3, #241	@ 0xf1
 800ab5c:	460a      	mov	r2, r1
 800ab5e:	701a      	strb	r2, [r3, #0]
 800ab60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab62:	3301      	adds	r3, #1
 800ab64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab68:	2b0f      	cmp	r3, #15
 800ab6a:	dde6      	ble.n	800ab3a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800ab72:	f107 0314 	add.w	r3, r7, #20
 800ab76:	2210      	movs	r2, #16
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f00c f986 	bl	8016e8a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800ab7e:	68fa      	ldr	r2, [r7, #12]
 800ab80:	f107 0114 	add.w	r1, r7, #20
 800ab84:	f107 0314 	add.w	r3, r7, #20
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f000 fed7 	bl	800b93c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	33f1      	adds	r3, #241	@ 0xf1
 800ab92:	f107 0114 	add.w	r1, r7, #20
 800ab96:	2210      	movs	r2, #16
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f00c f976 	bl	8016e8a <memcpy1>

        data += mlen;
 800ab9e:	68ba      	ldr	r2, [r7, #8]
 800aba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba2:	4413      	add	r3, r2
 800aba4:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	1ad3      	subs	r3, r2, r3
 800abac:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800abae:	e038      	b.n	800ac22 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800abb0:	2300      	movs	r3, #0
 800abb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abb4:	e013      	b.n	800abde <AES_CMAC_Update+0x116>
 800abb6:	68fa      	ldr	r2, [r7, #12]
 800abb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abba:	4413      	add	r3, r2
 800abbc:	33f1      	adds	r3, #241	@ 0xf1
 800abbe:	781a      	ldrb	r2, [r3, #0]
 800abc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc2:	68b9      	ldr	r1, [r7, #8]
 800abc4:	440b      	add	r3, r1
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	4053      	eors	r3, r2
 800abca:	b2d9      	uxtb	r1, r3
 800abcc:	68fa      	ldr	r2, [r7, #12]
 800abce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd0:	4413      	add	r3, r2
 800abd2:	33f1      	adds	r3, #241	@ 0xf1
 800abd4:	460a      	mov	r2, r1
 800abd6:	701a      	strb	r2, [r3, #0]
 800abd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abda:	3301      	adds	r3, #1
 800abdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe0:	2b0f      	cmp	r3, #15
 800abe2:	dde8      	ble.n	800abb6 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800abea:	f107 0314 	add.w	r3, r7, #20
 800abee:	2210      	movs	r2, #16
 800abf0:	4618      	mov	r0, r3
 800abf2:	f00c f94a 	bl	8016e8a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800abf6:	68fa      	ldr	r2, [r7, #12]
 800abf8:	f107 0114 	add.w	r1, r7, #20
 800abfc:	f107 0314 	add.w	r3, r7, #20
 800ac00:	4618      	mov	r0, r3
 800ac02:	f000 fe9b 	bl	800b93c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	33f1      	adds	r3, #241	@ 0xf1
 800ac0a:	f107 0114 	add.w	r1, r7, #20
 800ac0e:	2210      	movs	r2, #16
 800ac10:	4618      	mov	r0, r3
 800ac12:	f00c f93a 	bl	8016e8a <memcpy1>

        data += 16;
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	3310      	adds	r3, #16
 800ac1a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	3b10      	subs	r3, #16
 800ac20:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b10      	cmp	r3, #16
 800ac26:	d8c3      	bhi.n	800abb0 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	b292      	uxth	r2, r2
 800ac32:	68b9      	ldr	r1, [r7, #8]
 800ac34:	4618      	mov	r0, r3
 800ac36:	f00c f928 	bl	8016e8a <memcpy1>
    ctx->M_n = len;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800ac42:	e000      	b.n	800ac46 <AES_CMAC_Update+0x17e>
            return;
 800ac44:	bf00      	nop
}
 800ac46:	3730      	adds	r7, #48	@ 0x30
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b092      	sub	sp, #72	@ 0x48
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800ac56:	f107 031c 	add.w	r3, r7, #28
 800ac5a:	2210      	movs	r2, #16
 800ac5c:	2100      	movs	r1, #0
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f00c f94e 	bl	8016f00 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800ac64:	683a      	ldr	r2, [r7, #0]
 800ac66:	f107 011c 	add.w	r1, r7, #28
 800ac6a:	f107 031c 	add.w	r3, r7, #28
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f000 fe64 	bl	800b93c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800ac74:	7f3b      	ldrb	r3, [r7, #28]
 800ac76:	b25b      	sxtb	r3, r3
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	da31      	bge.n	800ace0 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac80:	e01c      	b.n	800acbc <AES_CMAC_Final+0x70>
 800ac82:	f107 021c 	add.w	r2, r7, #28
 800ac86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac88:	4413      	add	r3, r2
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	b25b      	sxtb	r3, r3
 800ac8e:	005b      	lsls	r3, r3, #1
 800ac90:	b25a      	sxtb	r2, r3
 800ac92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac94:	3301      	adds	r3, #1
 800ac96:	3348      	adds	r3, #72	@ 0x48
 800ac98:	443b      	add	r3, r7
 800ac9a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ac9e:	09db      	lsrs	r3, r3, #7
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	b25b      	sxtb	r3, r3
 800aca4:	4313      	orrs	r3, r2
 800aca6:	b25b      	sxtb	r3, r3
 800aca8:	b2d9      	uxtb	r1, r3
 800acaa:	f107 021c 	add.w	r2, r7, #28
 800acae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acb0:	4413      	add	r3, r2
 800acb2:	460a      	mov	r2, r1
 800acb4:	701a      	strb	r2, [r3, #0]
 800acb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acb8:	3301      	adds	r3, #1
 800acba:	647b      	str	r3, [r7, #68]	@ 0x44
 800acbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acbe:	2b0e      	cmp	r3, #14
 800acc0:	dddf      	ble.n	800ac82 <AES_CMAC_Final+0x36>
 800acc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800acce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800acd2:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800acd6:	43db      	mvns	r3, r3
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800acde:	e028      	b.n	800ad32 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800ace0:	2300      	movs	r3, #0
 800ace2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ace4:	e01c      	b.n	800ad20 <AES_CMAC_Final+0xd4>
 800ace6:	f107 021c 	add.w	r2, r7, #28
 800acea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acec:	4413      	add	r3, r2
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	b25b      	sxtb	r3, r3
 800acf2:	005b      	lsls	r3, r3, #1
 800acf4:	b25a      	sxtb	r2, r3
 800acf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acf8:	3301      	adds	r3, #1
 800acfa:	3348      	adds	r3, #72	@ 0x48
 800acfc:	443b      	add	r3, r7
 800acfe:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ad02:	09db      	lsrs	r3, r3, #7
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	b25b      	sxtb	r3, r3
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	b25b      	sxtb	r3, r3
 800ad0c:	b2d9      	uxtb	r1, r3
 800ad0e:	f107 021c 	add.w	r2, r7, #28
 800ad12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad14:	4413      	add	r3, r2
 800ad16:	460a      	mov	r2, r1
 800ad18:	701a      	strb	r2, [r3, #0]
 800ad1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad22:	2b0e      	cmp	r3, #14
 800ad24:	dddf      	ble.n	800ace6 <AES_CMAC_Final+0x9a>
 800ad26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad2a:	005b      	lsls	r3, r3, #1
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ad38:	2b10      	cmp	r3, #16
 800ad3a:	d11d      	bne.n	800ad78 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad40:	e016      	b.n	800ad70 <AES_CMAC_Final+0x124>
 800ad42:	683a      	ldr	r2, [r7, #0]
 800ad44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad46:	4413      	add	r3, r2
 800ad48:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ad4c:	781a      	ldrb	r2, [r3, #0]
 800ad4e:	f107 011c 	add.w	r1, r7, #28
 800ad52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad54:	440b      	add	r3, r1
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	4053      	eors	r3, r2
 800ad5a:	b2d9      	uxtb	r1, r3
 800ad5c:	683a      	ldr	r2, [r7, #0]
 800ad5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad60:	4413      	add	r3, r2
 800ad62:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ad66:	460a      	mov	r2, r1
 800ad68:	701a      	strb	r2, [r3, #0]
 800ad6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad72:	2b0f      	cmp	r3, #15
 800ad74:	dde5      	ble.n	800ad42 <AES_CMAC_Final+0xf6>
 800ad76:	e098      	b.n	800aeaa <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800ad78:	7f3b      	ldrb	r3, [r7, #28]
 800ad7a:	b25b      	sxtb	r3, r3
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	da31      	bge.n	800ade4 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800ad80:	2300      	movs	r3, #0
 800ad82:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad84:	e01c      	b.n	800adc0 <AES_CMAC_Final+0x174>
 800ad86:	f107 021c 	add.w	r2, r7, #28
 800ad8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8c:	4413      	add	r3, r2
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	b25b      	sxtb	r3, r3
 800ad92:	005b      	lsls	r3, r3, #1
 800ad94:	b25a      	sxtb	r2, r3
 800ad96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad98:	3301      	adds	r3, #1
 800ad9a:	3348      	adds	r3, #72	@ 0x48
 800ad9c:	443b      	add	r3, r7
 800ad9e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ada2:	09db      	lsrs	r3, r3, #7
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	b25b      	sxtb	r3, r3
 800ada8:	4313      	orrs	r3, r2
 800adaa:	b25b      	sxtb	r3, r3
 800adac:	b2d9      	uxtb	r1, r3
 800adae:	f107 021c 	add.w	r2, r7, #28
 800adb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb4:	4413      	add	r3, r2
 800adb6:	460a      	mov	r2, r1
 800adb8:	701a      	strb	r2, [r3, #0]
 800adba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adbc:	3301      	adds	r3, #1
 800adbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800adc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc2:	2b0e      	cmp	r3, #14
 800adc4:	dddf      	ble.n	800ad86 <AES_CMAC_Final+0x13a>
 800adc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800adca:	005b      	lsls	r3, r3, #1
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800add2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800add6:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800adda:	43db      	mvns	r3, r3
 800addc:	b2db      	uxtb	r3, r3
 800adde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ade2:	e028      	b.n	800ae36 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800ade4:	2300      	movs	r3, #0
 800ade6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ade8:	e01c      	b.n	800ae24 <AES_CMAC_Final+0x1d8>
 800adea:	f107 021c 	add.w	r2, r7, #28
 800adee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adf0:	4413      	add	r3, r2
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	b25b      	sxtb	r3, r3
 800adf6:	005b      	lsls	r3, r3, #1
 800adf8:	b25a      	sxtb	r2, r3
 800adfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adfc:	3301      	adds	r3, #1
 800adfe:	3348      	adds	r3, #72	@ 0x48
 800ae00:	443b      	add	r3, r7
 800ae02:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ae06:	09db      	lsrs	r3, r3, #7
 800ae08:	b2db      	uxtb	r3, r3
 800ae0a:	b25b      	sxtb	r3, r3
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	b25b      	sxtb	r3, r3
 800ae10:	b2d9      	uxtb	r1, r3
 800ae12:	f107 021c 	add.w	r2, r7, #28
 800ae16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae18:	4413      	add	r3, r2
 800ae1a:	460a      	mov	r2, r1
 800ae1c:	701a      	strb	r2, [r3, #0]
 800ae1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae20:	3301      	adds	r3, #1
 800ae22:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae26:	2b0e      	cmp	r3, #14
 800ae28:	dddf      	ble.n	800adea <AES_CMAC_Final+0x19e>
 800ae2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae2e:	005b      	lsls	r3, r3, #1
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ae3c:	683a      	ldr	r2, [r7, #0]
 800ae3e:	4413      	add	r3, r2
 800ae40:	2280      	movs	r2, #128	@ 0x80
 800ae42:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800ae46:	e007      	b.n	800ae58 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	4413      	add	r3, r2
 800ae52:	2200      	movs	r2, #0
 800ae54:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ae5e:	1c5a      	adds	r2, r3, #1
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ae6c:	2b0f      	cmp	r3, #15
 800ae6e:	d9eb      	bls.n	800ae48 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800ae70:	2300      	movs	r3, #0
 800ae72:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae74:	e016      	b.n	800aea4 <AES_CMAC_Final+0x258>
 800ae76:	683a      	ldr	r2, [r7, #0]
 800ae78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7a:	4413      	add	r3, r2
 800ae7c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ae80:	781a      	ldrb	r2, [r3, #0]
 800ae82:	f107 011c 	add.w	r1, r7, #28
 800ae86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae88:	440b      	add	r3, r1
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	4053      	eors	r3, r2
 800ae8e:	b2d9      	uxtb	r1, r3
 800ae90:	683a      	ldr	r2, [r7, #0]
 800ae92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae94:	4413      	add	r3, r2
 800ae96:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ae9a:	460a      	mov	r2, r1
 800ae9c:	701a      	strb	r2, [r3, #0]
 800ae9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea0:	3301      	adds	r3, #1
 800aea2:	633b      	str	r3, [r7, #48]	@ 0x30
 800aea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea6:	2b0f      	cmp	r3, #15
 800aea8:	dde5      	ble.n	800ae76 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800aeaa:	2300      	movs	r3, #0
 800aeac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aeae:	e015      	b.n	800aedc <AES_CMAC_Final+0x290>
 800aeb0:	683a      	ldr	r2, [r7, #0]
 800aeb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb4:	4413      	add	r3, r2
 800aeb6:	33f1      	adds	r3, #241	@ 0xf1
 800aeb8:	781a      	ldrb	r2, [r3, #0]
 800aeba:	6839      	ldr	r1, [r7, #0]
 800aebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aebe:	440b      	add	r3, r1
 800aec0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	4053      	eors	r3, r2
 800aec8:	b2d9      	uxtb	r1, r3
 800aeca:	683a      	ldr	r2, [r7, #0]
 800aecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aece:	4413      	add	r3, r2
 800aed0:	33f1      	adds	r3, #241	@ 0xf1
 800aed2:	460a      	mov	r2, r1
 800aed4:	701a      	strb	r2, [r3, #0]
 800aed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aed8:	3301      	adds	r3, #1
 800aeda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aede:	2b0f      	cmp	r3, #15
 800aee0:	dde6      	ble.n	800aeb0 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800aee8:	f107 030c 	add.w	r3, r7, #12
 800aeec:	2210      	movs	r2, #16
 800aeee:	4618      	mov	r0, r3
 800aef0:	f00b ffcb 	bl	8016e8a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800aef4:	683a      	ldr	r2, [r7, #0]
 800aef6:	f107 030c 	add.w	r3, r7, #12
 800aefa:	6879      	ldr	r1, [r7, #4]
 800aefc:	4618      	mov	r0, r3
 800aefe:	f000 fd1d 	bl	800b93c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800af02:	f107 031c 	add.w	r3, r7, #28
 800af06:	2210      	movs	r2, #16
 800af08:	2100      	movs	r1, #0
 800af0a:	4618      	mov	r0, r3
 800af0c:	f00b fff8 	bl	8016f00 <memset1>
}
 800af10:	bf00      	nop
 800af12:	3748      	adds	r7, #72	@ 0x48
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800af18:	b480      	push	{r7}
 800af1a:	b083      	sub	sp, #12
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	781a      	ldrb	r2, [r3, #0]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	3301      	adds	r3, #1
 800af2e:	683a      	ldr	r2, [r7, #0]
 800af30:	7852      	ldrb	r2, [r2, #1]
 800af32:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	3302      	adds	r3, #2
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	7892      	ldrb	r2, [r2, #2]
 800af3c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	3303      	adds	r3, #3
 800af42:	683a      	ldr	r2, [r7, #0]
 800af44:	78d2      	ldrb	r2, [r2, #3]
 800af46:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	3304      	adds	r3, #4
 800af4c:	683a      	ldr	r2, [r7, #0]
 800af4e:	7912      	ldrb	r2, [r2, #4]
 800af50:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	3305      	adds	r3, #5
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	7952      	ldrb	r2, [r2, #5]
 800af5a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	3306      	adds	r3, #6
 800af60:	683a      	ldr	r2, [r7, #0]
 800af62:	7992      	ldrb	r2, [r2, #6]
 800af64:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	3307      	adds	r3, #7
 800af6a:	683a      	ldr	r2, [r7, #0]
 800af6c:	79d2      	ldrb	r2, [r2, #7]
 800af6e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	3308      	adds	r3, #8
 800af74:	683a      	ldr	r2, [r7, #0]
 800af76:	7a12      	ldrb	r2, [r2, #8]
 800af78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	3309      	adds	r3, #9
 800af7e:	683a      	ldr	r2, [r7, #0]
 800af80:	7a52      	ldrb	r2, [r2, #9]
 800af82:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	330a      	adds	r3, #10
 800af88:	683a      	ldr	r2, [r7, #0]
 800af8a:	7a92      	ldrb	r2, [r2, #10]
 800af8c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	330b      	adds	r3, #11
 800af92:	683a      	ldr	r2, [r7, #0]
 800af94:	7ad2      	ldrb	r2, [r2, #11]
 800af96:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	330c      	adds	r3, #12
 800af9c:	683a      	ldr	r2, [r7, #0]
 800af9e:	7b12      	ldrb	r2, [r2, #12]
 800afa0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	330d      	adds	r3, #13
 800afa6:	683a      	ldr	r2, [r7, #0]
 800afa8:	7b52      	ldrb	r2, [r2, #13]
 800afaa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	330e      	adds	r3, #14
 800afb0:	683a      	ldr	r2, [r7, #0]
 800afb2:	7b92      	ldrb	r2, [r2, #14]
 800afb4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	330f      	adds	r3, #15
 800afba:	683a      	ldr	r2, [r7, #0]
 800afbc:	7bd2      	ldrb	r2, [r2, #15]
 800afbe:	701a      	strb	r2, [r3, #0]
#endif
}
 800afc0:	bf00      	nop
 800afc2:	370c      	adds	r7, #12
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bc80      	pop	{r7}
 800afc8:	4770      	bx	lr

0800afca <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800afca:	b480      	push	{r7}
 800afcc:	b085      	sub	sp, #20
 800afce:	af00      	add	r7, sp, #0
 800afd0:	60f8      	str	r0, [r7, #12]
 800afd2:	60b9      	str	r1, [r7, #8]
 800afd4:	4613      	mov	r3, r2
 800afd6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800afd8:	e007      	b.n	800afea <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800afda:	68ba      	ldr	r2, [r7, #8]
 800afdc:	1c53      	adds	r3, r2, #1
 800afde:	60bb      	str	r3, [r7, #8]
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	1c59      	adds	r1, r3, #1
 800afe4:	60f9      	str	r1, [r7, #12]
 800afe6:	7812      	ldrb	r2, [r2, #0]
 800afe8:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800afea:	79fb      	ldrb	r3, [r7, #7]
 800afec:	1e5a      	subs	r2, r3, #1
 800afee:	71fa      	strb	r2, [r7, #7]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d1f2      	bne.n	800afda <copy_block_nn+0x10>
}
 800aff4:	bf00      	nop
 800aff6:	bf00      	nop
 800aff8:	3714      	adds	r7, #20
 800affa:	46bd      	mov	sp, r7
 800affc:	bc80      	pop	{r7}
 800affe:	4770      	bx	lr

0800b000 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b000:	b480      	push	{r7}
 800b002:	b083      	sub	sp, #12
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	781a      	ldrb	r2, [r3, #0]
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	781b      	ldrb	r3, [r3, #0]
 800b012:	4053      	eors	r3, r2
 800b014:	b2da      	uxtb	r2, r3
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	3301      	adds	r3, #1
 800b01e:	7819      	ldrb	r1, [r3, #0]
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	3301      	adds	r3, #1
 800b024:	781a      	ldrb	r2, [r3, #0]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	3301      	adds	r3, #1
 800b02a:	404a      	eors	r2, r1
 800b02c:	b2d2      	uxtb	r2, r2
 800b02e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	3302      	adds	r3, #2
 800b034:	7819      	ldrb	r1, [r3, #0]
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	3302      	adds	r3, #2
 800b03a:	781a      	ldrb	r2, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	3302      	adds	r3, #2
 800b040:	404a      	eors	r2, r1
 800b042:	b2d2      	uxtb	r2, r2
 800b044:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	3303      	adds	r3, #3
 800b04a:	7819      	ldrb	r1, [r3, #0]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	3303      	adds	r3, #3
 800b050:	781a      	ldrb	r2, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	3303      	adds	r3, #3
 800b056:	404a      	eors	r2, r1
 800b058:	b2d2      	uxtb	r2, r2
 800b05a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3304      	adds	r3, #4
 800b060:	7819      	ldrb	r1, [r3, #0]
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	3304      	adds	r3, #4
 800b066:	781a      	ldrb	r2, [r3, #0]
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	3304      	adds	r3, #4
 800b06c:	404a      	eors	r2, r1
 800b06e:	b2d2      	uxtb	r2, r2
 800b070:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	3305      	adds	r3, #5
 800b076:	7819      	ldrb	r1, [r3, #0]
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	3305      	adds	r3, #5
 800b07c:	781a      	ldrb	r2, [r3, #0]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	3305      	adds	r3, #5
 800b082:	404a      	eors	r2, r1
 800b084:	b2d2      	uxtb	r2, r2
 800b086:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	3306      	adds	r3, #6
 800b08c:	7819      	ldrb	r1, [r3, #0]
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	3306      	adds	r3, #6
 800b092:	781a      	ldrb	r2, [r3, #0]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	3306      	adds	r3, #6
 800b098:	404a      	eors	r2, r1
 800b09a:	b2d2      	uxtb	r2, r2
 800b09c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	3307      	adds	r3, #7
 800b0a2:	7819      	ldrb	r1, [r3, #0]
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	3307      	adds	r3, #7
 800b0a8:	781a      	ldrb	r2, [r3, #0]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	3307      	adds	r3, #7
 800b0ae:	404a      	eors	r2, r1
 800b0b0:	b2d2      	uxtb	r2, r2
 800b0b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	3308      	adds	r3, #8
 800b0b8:	7819      	ldrb	r1, [r3, #0]
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	3308      	adds	r3, #8
 800b0be:	781a      	ldrb	r2, [r3, #0]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	3308      	adds	r3, #8
 800b0c4:	404a      	eors	r2, r1
 800b0c6:	b2d2      	uxtb	r2, r2
 800b0c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	3309      	adds	r3, #9
 800b0ce:	7819      	ldrb	r1, [r3, #0]
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	3309      	adds	r3, #9
 800b0d4:	781a      	ldrb	r2, [r3, #0]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	3309      	adds	r3, #9
 800b0da:	404a      	eors	r2, r1
 800b0dc:	b2d2      	uxtb	r2, r2
 800b0de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	330a      	adds	r3, #10
 800b0e4:	7819      	ldrb	r1, [r3, #0]
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	330a      	adds	r3, #10
 800b0ea:	781a      	ldrb	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	330a      	adds	r3, #10
 800b0f0:	404a      	eors	r2, r1
 800b0f2:	b2d2      	uxtb	r2, r2
 800b0f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	330b      	adds	r3, #11
 800b0fa:	7819      	ldrb	r1, [r3, #0]
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	330b      	adds	r3, #11
 800b100:	781a      	ldrb	r2, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	330b      	adds	r3, #11
 800b106:	404a      	eors	r2, r1
 800b108:	b2d2      	uxtb	r2, r2
 800b10a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	330c      	adds	r3, #12
 800b110:	7819      	ldrb	r1, [r3, #0]
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	330c      	adds	r3, #12
 800b116:	781a      	ldrb	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	330c      	adds	r3, #12
 800b11c:	404a      	eors	r2, r1
 800b11e:	b2d2      	uxtb	r2, r2
 800b120:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	330d      	adds	r3, #13
 800b126:	7819      	ldrb	r1, [r3, #0]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	330d      	adds	r3, #13
 800b12c:	781a      	ldrb	r2, [r3, #0]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	330d      	adds	r3, #13
 800b132:	404a      	eors	r2, r1
 800b134:	b2d2      	uxtb	r2, r2
 800b136:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	330e      	adds	r3, #14
 800b13c:	7819      	ldrb	r1, [r3, #0]
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	330e      	adds	r3, #14
 800b142:	781a      	ldrb	r2, [r3, #0]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	330e      	adds	r3, #14
 800b148:	404a      	eors	r2, r1
 800b14a:	b2d2      	uxtb	r2, r2
 800b14c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	330f      	adds	r3, #15
 800b152:	7819      	ldrb	r1, [r3, #0]
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	330f      	adds	r3, #15
 800b158:	781a      	ldrb	r2, [r3, #0]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	330f      	adds	r3, #15
 800b15e:	404a      	eors	r2, r1
 800b160:	b2d2      	uxtb	r2, r2
 800b162:	701a      	strb	r2, [r3, #0]
#endif
}
 800b164:	bf00      	nop
 800b166:	370c      	adds	r7, #12
 800b168:	46bd      	mov	sp, r7
 800b16a:	bc80      	pop	{r7}
 800b16c:	4770      	bx	lr

0800b16e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b16e:	b480      	push	{r7}
 800b170:	b085      	sub	sp, #20
 800b172:	af00      	add	r7, sp, #0
 800b174:	60f8      	str	r0, [r7, #12]
 800b176:	60b9      	str	r1, [r7, #8]
 800b178:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	781a      	ldrb	r2, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	4053      	eors	r3, r2
 800b184:	b2da      	uxtb	r2, r3
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	3301      	adds	r3, #1
 800b18e:	7819      	ldrb	r1, [r3, #0]
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	3301      	adds	r3, #1
 800b194:	781a      	ldrb	r2, [r3, #0]
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3301      	adds	r3, #1
 800b19a:	404a      	eors	r2, r1
 800b19c:	b2d2      	uxtb	r2, r2
 800b19e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	3302      	adds	r3, #2
 800b1a4:	7819      	ldrb	r1, [r3, #0]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	3302      	adds	r3, #2
 800b1aa:	781a      	ldrb	r2, [r3, #0]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	3302      	adds	r3, #2
 800b1b0:	404a      	eors	r2, r1
 800b1b2:	b2d2      	uxtb	r2, r2
 800b1b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	3303      	adds	r3, #3
 800b1ba:	7819      	ldrb	r1, [r3, #0]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	3303      	adds	r3, #3
 800b1c0:	781a      	ldrb	r2, [r3, #0]
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	3303      	adds	r3, #3
 800b1c6:	404a      	eors	r2, r1
 800b1c8:	b2d2      	uxtb	r2, r2
 800b1ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	3304      	adds	r3, #4
 800b1d0:	7819      	ldrb	r1, [r3, #0]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	3304      	adds	r3, #4
 800b1d6:	781a      	ldrb	r2, [r3, #0]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	404a      	eors	r2, r1
 800b1de:	b2d2      	uxtb	r2, r2
 800b1e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	3305      	adds	r3, #5
 800b1e6:	7819      	ldrb	r1, [r3, #0]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	3305      	adds	r3, #5
 800b1ec:	781a      	ldrb	r2, [r3, #0]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	3305      	adds	r3, #5
 800b1f2:	404a      	eors	r2, r1
 800b1f4:	b2d2      	uxtb	r2, r2
 800b1f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	3306      	adds	r3, #6
 800b1fc:	7819      	ldrb	r1, [r3, #0]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	3306      	adds	r3, #6
 800b202:	781a      	ldrb	r2, [r3, #0]
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	3306      	adds	r3, #6
 800b208:	404a      	eors	r2, r1
 800b20a:	b2d2      	uxtb	r2, r2
 800b20c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	3307      	adds	r3, #7
 800b212:	7819      	ldrb	r1, [r3, #0]
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	3307      	adds	r3, #7
 800b218:	781a      	ldrb	r2, [r3, #0]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	3307      	adds	r3, #7
 800b21e:	404a      	eors	r2, r1
 800b220:	b2d2      	uxtb	r2, r2
 800b222:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	3308      	adds	r3, #8
 800b228:	7819      	ldrb	r1, [r3, #0]
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	3308      	adds	r3, #8
 800b22e:	781a      	ldrb	r2, [r3, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	3308      	adds	r3, #8
 800b234:	404a      	eors	r2, r1
 800b236:	b2d2      	uxtb	r2, r2
 800b238:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	3309      	adds	r3, #9
 800b23e:	7819      	ldrb	r1, [r3, #0]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	3309      	adds	r3, #9
 800b244:	781a      	ldrb	r2, [r3, #0]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	3309      	adds	r3, #9
 800b24a:	404a      	eors	r2, r1
 800b24c:	b2d2      	uxtb	r2, r2
 800b24e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	330a      	adds	r3, #10
 800b254:	7819      	ldrb	r1, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	330a      	adds	r3, #10
 800b25a:	781a      	ldrb	r2, [r3, #0]
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	330a      	adds	r3, #10
 800b260:	404a      	eors	r2, r1
 800b262:	b2d2      	uxtb	r2, r2
 800b264:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	330b      	adds	r3, #11
 800b26a:	7819      	ldrb	r1, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	330b      	adds	r3, #11
 800b270:	781a      	ldrb	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	330b      	adds	r3, #11
 800b276:	404a      	eors	r2, r1
 800b278:	b2d2      	uxtb	r2, r2
 800b27a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	330c      	adds	r3, #12
 800b280:	7819      	ldrb	r1, [r3, #0]
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	330c      	adds	r3, #12
 800b286:	781a      	ldrb	r2, [r3, #0]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	330c      	adds	r3, #12
 800b28c:	404a      	eors	r2, r1
 800b28e:	b2d2      	uxtb	r2, r2
 800b290:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	330d      	adds	r3, #13
 800b296:	7819      	ldrb	r1, [r3, #0]
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	330d      	adds	r3, #13
 800b29c:	781a      	ldrb	r2, [r3, #0]
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	330d      	adds	r3, #13
 800b2a2:	404a      	eors	r2, r1
 800b2a4:	b2d2      	uxtb	r2, r2
 800b2a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	330e      	adds	r3, #14
 800b2ac:	7819      	ldrb	r1, [r3, #0]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	330e      	adds	r3, #14
 800b2b2:	781a      	ldrb	r2, [r3, #0]
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	330e      	adds	r3, #14
 800b2b8:	404a      	eors	r2, r1
 800b2ba:	b2d2      	uxtb	r2, r2
 800b2bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	330f      	adds	r3, #15
 800b2c2:	7819      	ldrb	r1, [r3, #0]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	330f      	adds	r3, #15
 800b2c8:	781a      	ldrb	r2, [r3, #0]
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	330f      	adds	r3, #15
 800b2ce:	404a      	eors	r2, r1
 800b2d0:	b2d2      	uxtb	r2, r2
 800b2d2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b2d4:	bf00      	nop
 800b2d6:	3714      	adds	r7, #20
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bc80      	pop	{r7}
 800b2dc:	4770      	bx	lr

0800b2de <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b082      	sub	sp, #8
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
 800b2e6:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b2e8:	6839      	ldr	r1, [r7, #0]
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f7ff fe88 	bl	800b000 <xor_block>
}
 800b2f0:	bf00      	nop
 800b2f2:	3708      	adds	r7, #8
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b2f8:	b480      	push	{r7}
 800b2fa:	b085      	sub	sp, #20
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	461a      	mov	r2, r3
 800b306:	4b48      	ldr	r3, [pc, #288]	@ (800b428 <shift_sub_rows+0x130>)
 800b308:	5c9a      	ldrb	r2, [r3, r2]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	701a      	strb	r2, [r3, #0]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	3304      	adds	r3, #4
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	4619      	mov	r1, r3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	3304      	adds	r3, #4
 800b31a:	4a43      	ldr	r2, [pc, #268]	@ (800b428 <shift_sub_rows+0x130>)
 800b31c:	5c52      	ldrb	r2, [r2, r1]
 800b31e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	3308      	adds	r3, #8
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	4619      	mov	r1, r3
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	3308      	adds	r3, #8
 800b32c:	4a3e      	ldr	r2, [pc, #248]	@ (800b428 <shift_sub_rows+0x130>)
 800b32e:	5c52      	ldrb	r2, [r2, r1]
 800b330:	701a      	strb	r2, [r3, #0]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	330c      	adds	r3, #12
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	4619      	mov	r1, r3
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	330c      	adds	r3, #12
 800b33e:	4a3a      	ldr	r2, [pc, #232]	@ (800b428 <shift_sub_rows+0x130>)
 800b340:	5c52      	ldrb	r2, [r2, r1]
 800b342:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	785b      	ldrb	r3, [r3, #1]
 800b348:	73fb      	strb	r3, [r7, #15]
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	3305      	adds	r3, #5
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	4619      	mov	r1, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	3301      	adds	r3, #1
 800b356:	4a34      	ldr	r2, [pc, #208]	@ (800b428 <shift_sub_rows+0x130>)
 800b358:	5c52      	ldrb	r2, [r2, r1]
 800b35a:	701a      	strb	r2, [r3, #0]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	3309      	adds	r3, #9
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	4619      	mov	r1, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	3305      	adds	r3, #5
 800b368:	4a2f      	ldr	r2, [pc, #188]	@ (800b428 <shift_sub_rows+0x130>)
 800b36a:	5c52      	ldrb	r2, [r2, r1]
 800b36c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	330d      	adds	r3, #13
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	4619      	mov	r1, r3
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	3309      	adds	r3, #9
 800b37a:	4a2b      	ldr	r2, [pc, #172]	@ (800b428 <shift_sub_rows+0x130>)
 800b37c:	5c52      	ldrb	r2, [r2, r1]
 800b37e:	701a      	strb	r2, [r3, #0]
 800b380:	7bfa      	ldrb	r2, [r7, #15]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	330d      	adds	r3, #13
 800b386:	4928      	ldr	r1, [pc, #160]	@ (800b428 <shift_sub_rows+0x130>)
 800b388:	5c8a      	ldrb	r2, [r1, r2]
 800b38a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	789b      	ldrb	r3, [r3, #2]
 800b390:	73fb      	strb	r3, [r7, #15]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	330a      	adds	r3, #10
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	4619      	mov	r1, r3
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	3302      	adds	r3, #2
 800b39e:	4a22      	ldr	r2, [pc, #136]	@ (800b428 <shift_sub_rows+0x130>)
 800b3a0:	5c52      	ldrb	r2, [r2, r1]
 800b3a2:	701a      	strb	r2, [r3, #0]
 800b3a4:	7bfa      	ldrb	r2, [r7, #15]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	330a      	adds	r3, #10
 800b3aa:	491f      	ldr	r1, [pc, #124]	@ (800b428 <shift_sub_rows+0x130>)
 800b3ac:	5c8a      	ldrb	r2, [r1, r2]
 800b3ae:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	799b      	ldrb	r3, [r3, #6]
 800b3b4:	73fb      	strb	r3, [r7, #15]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	330e      	adds	r3, #14
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	4619      	mov	r1, r3
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	3306      	adds	r3, #6
 800b3c2:	4a19      	ldr	r2, [pc, #100]	@ (800b428 <shift_sub_rows+0x130>)
 800b3c4:	5c52      	ldrb	r2, [r2, r1]
 800b3c6:	701a      	strb	r2, [r3, #0]
 800b3c8:	7bfa      	ldrb	r2, [r7, #15]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	330e      	adds	r3, #14
 800b3ce:	4916      	ldr	r1, [pc, #88]	@ (800b428 <shift_sub_rows+0x130>)
 800b3d0:	5c8a      	ldrb	r2, [r1, r2]
 800b3d2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	7bdb      	ldrb	r3, [r3, #15]
 800b3d8:	73fb      	strb	r3, [r7, #15]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	330b      	adds	r3, #11
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	4619      	mov	r1, r3
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	330f      	adds	r3, #15
 800b3e6:	4a10      	ldr	r2, [pc, #64]	@ (800b428 <shift_sub_rows+0x130>)
 800b3e8:	5c52      	ldrb	r2, [r2, r1]
 800b3ea:	701a      	strb	r2, [r3, #0]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	3307      	adds	r3, #7
 800b3f0:	781b      	ldrb	r3, [r3, #0]
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	330b      	adds	r3, #11
 800b3f8:	4a0b      	ldr	r2, [pc, #44]	@ (800b428 <shift_sub_rows+0x130>)
 800b3fa:	5c52      	ldrb	r2, [r2, r1]
 800b3fc:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	3303      	adds	r3, #3
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	4619      	mov	r1, r3
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	3307      	adds	r3, #7
 800b40a:	4a07      	ldr	r2, [pc, #28]	@ (800b428 <shift_sub_rows+0x130>)
 800b40c:	5c52      	ldrb	r2, [r2, r1]
 800b40e:	701a      	strb	r2, [r3, #0]
 800b410:	7bfa      	ldrb	r2, [r7, #15]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	3303      	adds	r3, #3
 800b416:	4904      	ldr	r1, [pc, #16]	@ (800b428 <shift_sub_rows+0x130>)
 800b418:	5c8a      	ldrb	r2, [r1, r2]
 800b41a:	701a      	strb	r2, [r3, #0]
}
 800b41c:	bf00      	nop
 800b41e:	3714      	adds	r7, #20
 800b420:	46bd      	mov	sp, r7
 800b422:	bc80      	pop	{r7}
 800b424:	4770      	bx	lr
 800b426:	bf00      	nop
 800b428:	0801ef10 	.word	0x0801ef10

0800b42c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b086      	sub	sp, #24
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800b434:	f107 0308 	add.w	r3, r7, #8
 800b438:	6879      	ldr	r1, [r7, #4]
 800b43a:	4618      	mov	r0, r3
 800b43c:	f7ff fd6c 	bl	800af18 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800b440:	7a3b      	ldrb	r3, [r7, #8]
 800b442:	461a      	mov	r2, r3
 800b444:	4b9a      	ldr	r3, [pc, #616]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b446:	5c9a      	ldrb	r2, [r3, r2]
 800b448:	7b7b      	ldrb	r3, [r7, #13]
 800b44a:	4619      	mov	r1, r3
 800b44c:	4b99      	ldr	r3, [pc, #612]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b44e:	5c5b      	ldrb	r3, [r3, r1]
 800b450:	4053      	eors	r3, r2
 800b452:	b2da      	uxtb	r2, r3
 800b454:	7cbb      	ldrb	r3, [r7, #18]
 800b456:	4619      	mov	r1, r3
 800b458:	4b97      	ldr	r3, [pc, #604]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b45a:	5c5b      	ldrb	r3, [r3, r1]
 800b45c:	4053      	eors	r3, r2
 800b45e:	b2da      	uxtb	r2, r3
 800b460:	7dfb      	ldrb	r3, [r7, #23]
 800b462:	4619      	mov	r1, r3
 800b464:	4b94      	ldr	r3, [pc, #592]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b466:	5c5b      	ldrb	r3, [r3, r1]
 800b468:	4053      	eors	r3, r2
 800b46a:	b2da      	uxtb	r2, r3
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800b470:	7a3b      	ldrb	r3, [r7, #8]
 800b472:	461a      	mov	r2, r3
 800b474:	4b90      	ldr	r3, [pc, #576]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b476:	5c9a      	ldrb	r2, [r3, r2]
 800b478:	7b7b      	ldrb	r3, [r7, #13]
 800b47a:	4619      	mov	r1, r3
 800b47c:	4b8c      	ldr	r3, [pc, #560]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b47e:	5c5b      	ldrb	r3, [r3, r1]
 800b480:	4053      	eors	r3, r2
 800b482:	b2da      	uxtb	r2, r3
 800b484:	7cbb      	ldrb	r3, [r7, #18]
 800b486:	4619      	mov	r1, r3
 800b488:	4b8a      	ldr	r3, [pc, #552]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b48a:	5c5b      	ldrb	r3, [r3, r1]
 800b48c:	4053      	eors	r3, r2
 800b48e:	b2d9      	uxtb	r1, r3
 800b490:	7dfb      	ldrb	r3, [r7, #23]
 800b492:	461a      	mov	r2, r3
 800b494:	4b88      	ldr	r3, [pc, #544]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b496:	5c9a      	ldrb	r2, [r3, r2]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	3301      	adds	r3, #1
 800b49c:	404a      	eors	r2, r1
 800b49e:	b2d2      	uxtb	r2, r2
 800b4a0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800b4a2:	7a3b      	ldrb	r3, [r7, #8]
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	4b84      	ldr	r3, [pc, #528]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b4a8:	5c9a      	ldrb	r2, [r3, r2]
 800b4aa:	7b7b      	ldrb	r3, [r7, #13]
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	4b82      	ldr	r3, [pc, #520]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b4b0:	5c5b      	ldrb	r3, [r3, r1]
 800b4b2:	4053      	eors	r3, r2
 800b4b4:	b2da      	uxtb	r2, r3
 800b4b6:	7cbb      	ldrb	r3, [r7, #18]
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4b7d      	ldr	r3, [pc, #500]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b4bc:	5c5b      	ldrb	r3, [r3, r1]
 800b4be:	4053      	eors	r3, r2
 800b4c0:	b2d9      	uxtb	r1, r3
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	4b7b      	ldr	r3, [pc, #492]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b4c8:	5c9a      	ldrb	r2, [r3, r2]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	3302      	adds	r3, #2
 800b4ce:	404a      	eors	r2, r1
 800b4d0:	b2d2      	uxtb	r2, r2
 800b4d2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800b4d4:	7a3b      	ldrb	r3, [r7, #8]
 800b4d6:	461a      	mov	r2, r3
 800b4d8:	4b76      	ldr	r3, [pc, #472]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b4da:	5c9a      	ldrb	r2, [r3, r2]
 800b4dc:	7b7b      	ldrb	r3, [r7, #13]
 800b4de:	4619      	mov	r1, r3
 800b4e0:	4b75      	ldr	r3, [pc, #468]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b4e2:	5c5b      	ldrb	r3, [r3, r1]
 800b4e4:	4053      	eors	r3, r2
 800b4e6:	b2da      	uxtb	r2, r3
 800b4e8:	7cbb      	ldrb	r3, [r7, #18]
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	4b72      	ldr	r3, [pc, #456]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b4ee:	5c5b      	ldrb	r3, [r3, r1]
 800b4f0:	4053      	eors	r3, r2
 800b4f2:	b2d9      	uxtb	r1, r3
 800b4f4:	7dfb      	ldrb	r3, [r7, #23]
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	4b6d      	ldr	r3, [pc, #436]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b4fa:	5c9a      	ldrb	r2, [r3, r2]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3303      	adds	r3, #3
 800b500:	404a      	eors	r2, r1
 800b502:	b2d2      	uxtb	r2, r2
 800b504:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800b506:	7b3b      	ldrb	r3, [r7, #12]
 800b508:	461a      	mov	r2, r3
 800b50a:	4b69      	ldr	r3, [pc, #420]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b50c:	5c9a      	ldrb	r2, [r3, r2]
 800b50e:	7c7b      	ldrb	r3, [r7, #17]
 800b510:	4619      	mov	r1, r3
 800b512:	4b68      	ldr	r3, [pc, #416]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b514:	5c5b      	ldrb	r3, [r3, r1]
 800b516:	4053      	eors	r3, r2
 800b518:	b2da      	uxtb	r2, r3
 800b51a:	7dbb      	ldrb	r3, [r7, #22]
 800b51c:	4619      	mov	r1, r3
 800b51e:	4b66      	ldr	r3, [pc, #408]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b520:	5c5b      	ldrb	r3, [r3, r1]
 800b522:	4053      	eors	r3, r2
 800b524:	b2d9      	uxtb	r1, r3
 800b526:	7afb      	ldrb	r3, [r7, #11]
 800b528:	461a      	mov	r2, r3
 800b52a:	4b63      	ldr	r3, [pc, #396]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b52c:	5c9a      	ldrb	r2, [r3, r2]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3304      	adds	r3, #4
 800b532:	404a      	eors	r2, r1
 800b534:	b2d2      	uxtb	r2, r2
 800b536:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800b538:	7b3b      	ldrb	r3, [r7, #12]
 800b53a:	461a      	mov	r2, r3
 800b53c:	4b5e      	ldr	r3, [pc, #376]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b53e:	5c9a      	ldrb	r2, [r3, r2]
 800b540:	7c7b      	ldrb	r3, [r7, #17]
 800b542:	4619      	mov	r1, r3
 800b544:	4b5a      	ldr	r3, [pc, #360]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b546:	5c5b      	ldrb	r3, [r3, r1]
 800b548:	4053      	eors	r3, r2
 800b54a:	b2da      	uxtb	r2, r3
 800b54c:	7dbb      	ldrb	r3, [r7, #22]
 800b54e:	4619      	mov	r1, r3
 800b550:	4b58      	ldr	r3, [pc, #352]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b552:	5c5b      	ldrb	r3, [r3, r1]
 800b554:	4053      	eors	r3, r2
 800b556:	b2d9      	uxtb	r1, r3
 800b558:	7afb      	ldrb	r3, [r7, #11]
 800b55a:	461a      	mov	r2, r3
 800b55c:	4b56      	ldr	r3, [pc, #344]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b55e:	5c9a      	ldrb	r2, [r3, r2]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	3305      	adds	r3, #5
 800b564:	404a      	eors	r2, r1
 800b566:	b2d2      	uxtb	r2, r2
 800b568:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800b56a:	7b3b      	ldrb	r3, [r7, #12]
 800b56c:	461a      	mov	r2, r3
 800b56e:	4b52      	ldr	r3, [pc, #328]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b570:	5c9a      	ldrb	r2, [r3, r2]
 800b572:	7c7b      	ldrb	r3, [r7, #17]
 800b574:	4619      	mov	r1, r3
 800b576:	4b50      	ldr	r3, [pc, #320]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b578:	5c5b      	ldrb	r3, [r3, r1]
 800b57a:	4053      	eors	r3, r2
 800b57c:	b2da      	uxtb	r2, r3
 800b57e:	7dbb      	ldrb	r3, [r7, #22]
 800b580:	4619      	mov	r1, r3
 800b582:	4b4b      	ldr	r3, [pc, #300]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b584:	5c5b      	ldrb	r3, [r3, r1]
 800b586:	4053      	eors	r3, r2
 800b588:	b2d9      	uxtb	r1, r3
 800b58a:	7afb      	ldrb	r3, [r7, #11]
 800b58c:	461a      	mov	r2, r3
 800b58e:	4b49      	ldr	r3, [pc, #292]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b590:	5c9a      	ldrb	r2, [r3, r2]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	3306      	adds	r3, #6
 800b596:	404a      	eors	r2, r1
 800b598:	b2d2      	uxtb	r2, r2
 800b59a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800b59c:	7b3b      	ldrb	r3, [r7, #12]
 800b59e:	461a      	mov	r2, r3
 800b5a0:	4b44      	ldr	r3, [pc, #272]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b5a2:	5c9a      	ldrb	r2, [r3, r2]
 800b5a4:	7c7b      	ldrb	r3, [r7, #17]
 800b5a6:	4619      	mov	r1, r3
 800b5a8:	4b43      	ldr	r3, [pc, #268]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b5aa:	5c5b      	ldrb	r3, [r3, r1]
 800b5ac:	4053      	eors	r3, r2
 800b5ae:	b2da      	uxtb	r2, r3
 800b5b0:	7dbb      	ldrb	r3, [r7, #22]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	4b40      	ldr	r3, [pc, #256]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b5b6:	5c5b      	ldrb	r3, [r3, r1]
 800b5b8:	4053      	eors	r3, r2
 800b5ba:	b2d9      	uxtb	r1, r3
 800b5bc:	7afb      	ldrb	r3, [r7, #11]
 800b5be:	461a      	mov	r2, r3
 800b5c0:	4b3b      	ldr	r3, [pc, #236]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b5c2:	5c9a      	ldrb	r2, [r3, r2]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	3307      	adds	r3, #7
 800b5c8:	404a      	eors	r2, r1
 800b5ca:	b2d2      	uxtb	r2, r2
 800b5cc:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800b5ce:	7c3b      	ldrb	r3, [r7, #16]
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	4b37      	ldr	r3, [pc, #220]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b5d4:	5c9a      	ldrb	r2, [r3, r2]
 800b5d6:	7d7b      	ldrb	r3, [r7, #21]
 800b5d8:	4619      	mov	r1, r3
 800b5da:	4b36      	ldr	r3, [pc, #216]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b5dc:	5c5b      	ldrb	r3, [r3, r1]
 800b5de:	4053      	eors	r3, r2
 800b5e0:	b2da      	uxtb	r2, r3
 800b5e2:	7abb      	ldrb	r3, [r7, #10]
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	4b34      	ldr	r3, [pc, #208]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b5e8:	5c5b      	ldrb	r3, [r3, r1]
 800b5ea:	4053      	eors	r3, r2
 800b5ec:	b2d9      	uxtb	r1, r3
 800b5ee:	7bfb      	ldrb	r3, [r7, #15]
 800b5f0:	461a      	mov	r2, r3
 800b5f2:	4b31      	ldr	r3, [pc, #196]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b5f4:	5c9a      	ldrb	r2, [r3, r2]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	3308      	adds	r3, #8
 800b5fa:	404a      	eors	r2, r1
 800b5fc:	b2d2      	uxtb	r2, r2
 800b5fe:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800b600:	7c3b      	ldrb	r3, [r7, #16]
 800b602:	461a      	mov	r2, r3
 800b604:	4b2c      	ldr	r3, [pc, #176]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b606:	5c9a      	ldrb	r2, [r3, r2]
 800b608:	7d7b      	ldrb	r3, [r7, #21]
 800b60a:	4619      	mov	r1, r3
 800b60c:	4b28      	ldr	r3, [pc, #160]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b60e:	5c5b      	ldrb	r3, [r3, r1]
 800b610:	4053      	eors	r3, r2
 800b612:	b2da      	uxtb	r2, r3
 800b614:	7abb      	ldrb	r3, [r7, #10]
 800b616:	4619      	mov	r1, r3
 800b618:	4b26      	ldr	r3, [pc, #152]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b61a:	5c5b      	ldrb	r3, [r3, r1]
 800b61c:	4053      	eors	r3, r2
 800b61e:	b2d9      	uxtb	r1, r3
 800b620:	7bfb      	ldrb	r3, [r7, #15]
 800b622:	461a      	mov	r2, r3
 800b624:	4b24      	ldr	r3, [pc, #144]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b626:	5c9a      	ldrb	r2, [r3, r2]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	3309      	adds	r3, #9
 800b62c:	404a      	eors	r2, r1
 800b62e:	b2d2      	uxtb	r2, r2
 800b630:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800b632:	7c3b      	ldrb	r3, [r7, #16]
 800b634:	461a      	mov	r2, r3
 800b636:	4b20      	ldr	r3, [pc, #128]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b638:	5c9a      	ldrb	r2, [r3, r2]
 800b63a:	7d7b      	ldrb	r3, [r7, #21]
 800b63c:	4619      	mov	r1, r3
 800b63e:	4b1e      	ldr	r3, [pc, #120]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b640:	5c5b      	ldrb	r3, [r3, r1]
 800b642:	4053      	eors	r3, r2
 800b644:	b2da      	uxtb	r2, r3
 800b646:	7abb      	ldrb	r3, [r7, #10]
 800b648:	4619      	mov	r1, r3
 800b64a:	4b19      	ldr	r3, [pc, #100]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b64c:	5c5b      	ldrb	r3, [r3, r1]
 800b64e:	4053      	eors	r3, r2
 800b650:	b2d9      	uxtb	r1, r3
 800b652:	7bfb      	ldrb	r3, [r7, #15]
 800b654:	461a      	mov	r2, r3
 800b656:	4b17      	ldr	r3, [pc, #92]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b658:	5c9a      	ldrb	r2, [r3, r2]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	330a      	adds	r3, #10
 800b65e:	404a      	eors	r2, r1
 800b660:	b2d2      	uxtb	r2, r2
 800b662:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800b664:	7c3b      	ldrb	r3, [r7, #16]
 800b666:	461a      	mov	r2, r3
 800b668:	4b12      	ldr	r3, [pc, #72]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b66a:	5c9a      	ldrb	r2, [r3, r2]
 800b66c:	7d7b      	ldrb	r3, [r7, #21]
 800b66e:	4619      	mov	r1, r3
 800b670:	4b11      	ldr	r3, [pc, #68]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b672:	5c5b      	ldrb	r3, [r3, r1]
 800b674:	4053      	eors	r3, r2
 800b676:	b2da      	uxtb	r2, r3
 800b678:	7abb      	ldrb	r3, [r7, #10]
 800b67a:	4619      	mov	r1, r3
 800b67c:	4b0e      	ldr	r3, [pc, #56]	@ (800b6b8 <mix_sub_columns+0x28c>)
 800b67e:	5c5b      	ldrb	r3, [r3, r1]
 800b680:	4053      	eors	r3, r2
 800b682:	b2d9      	uxtb	r1, r3
 800b684:	7bfb      	ldrb	r3, [r7, #15]
 800b686:	461a      	mov	r2, r3
 800b688:	4b09      	ldr	r3, [pc, #36]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b68a:	5c9a      	ldrb	r2, [r3, r2]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	330b      	adds	r3, #11
 800b690:	404a      	eors	r2, r1
 800b692:	b2d2      	uxtb	r2, r2
 800b694:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800b696:	7d3b      	ldrb	r3, [r7, #20]
 800b698:	461a      	mov	r2, r3
 800b69a:	4b05      	ldr	r3, [pc, #20]	@ (800b6b0 <mix_sub_columns+0x284>)
 800b69c:	5c9a      	ldrb	r2, [r3, r2]
 800b69e:	7a7b      	ldrb	r3, [r7, #9]
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	4b04      	ldr	r3, [pc, #16]	@ (800b6b4 <mix_sub_columns+0x288>)
 800b6a4:	5c5b      	ldrb	r3, [r3, r1]
 800b6a6:	4053      	eors	r3, r2
 800b6a8:	b2da      	uxtb	r2, r3
 800b6aa:	7bbb      	ldrb	r3, [r7, #14]
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	e005      	b.n	800b6bc <mix_sub_columns+0x290>
 800b6b0:	0801f010 	.word	0x0801f010
 800b6b4:	0801f110 	.word	0x0801f110
 800b6b8:	0801ef10 	.word	0x0801ef10
 800b6bc:	4b2d      	ldr	r3, [pc, #180]	@ (800b774 <mix_sub_columns+0x348>)
 800b6be:	5c5b      	ldrb	r3, [r3, r1]
 800b6c0:	4053      	eors	r3, r2
 800b6c2:	b2d9      	uxtb	r1, r3
 800b6c4:	7cfb      	ldrb	r3, [r7, #19]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	4b2a      	ldr	r3, [pc, #168]	@ (800b774 <mix_sub_columns+0x348>)
 800b6ca:	5c9a      	ldrb	r2, [r3, r2]
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	330c      	adds	r3, #12
 800b6d0:	404a      	eors	r2, r1
 800b6d2:	b2d2      	uxtb	r2, r2
 800b6d4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800b6d6:	7d3b      	ldrb	r3, [r7, #20]
 800b6d8:	461a      	mov	r2, r3
 800b6da:	4b26      	ldr	r3, [pc, #152]	@ (800b774 <mix_sub_columns+0x348>)
 800b6dc:	5c9a      	ldrb	r2, [r3, r2]
 800b6de:	7a7b      	ldrb	r3, [r7, #9]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4b25      	ldr	r3, [pc, #148]	@ (800b778 <mix_sub_columns+0x34c>)
 800b6e4:	5c5b      	ldrb	r3, [r3, r1]
 800b6e6:	4053      	eors	r3, r2
 800b6e8:	b2da      	uxtb	r2, r3
 800b6ea:	7bbb      	ldrb	r3, [r7, #14]
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	4b23      	ldr	r3, [pc, #140]	@ (800b77c <mix_sub_columns+0x350>)
 800b6f0:	5c5b      	ldrb	r3, [r3, r1]
 800b6f2:	4053      	eors	r3, r2
 800b6f4:	b2d9      	uxtb	r1, r3
 800b6f6:	7cfb      	ldrb	r3, [r7, #19]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4b1e      	ldr	r3, [pc, #120]	@ (800b774 <mix_sub_columns+0x348>)
 800b6fc:	5c9a      	ldrb	r2, [r3, r2]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	330d      	adds	r3, #13
 800b702:	404a      	eors	r2, r1
 800b704:	b2d2      	uxtb	r2, r2
 800b706:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800b708:	7d3b      	ldrb	r3, [r7, #20]
 800b70a:	461a      	mov	r2, r3
 800b70c:	4b19      	ldr	r3, [pc, #100]	@ (800b774 <mix_sub_columns+0x348>)
 800b70e:	5c9a      	ldrb	r2, [r3, r2]
 800b710:	7a7b      	ldrb	r3, [r7, #9]
 800b712:	4619      	mov	r1, r3
 800b714:	4b17      	ldr	r3, [pc, #92]	@ (800b774 <mix_sub_columns+0x348>)
 800b716:	5c5b      	ldrb	r3, [r3, r1]
 800b718:	4053      	eors	r3, r2
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	7bbb      	ldrb	r3, [r7, #14]
 800b71e:	4619      	mov	r1, r3
 800b720:	4b15      	ldr	r3, [pc, #84]	@ (800b778 <mix_sub_columns+0x34c>)
 800b722:	5c5b      	ldrb	r3, [r3, r1]
 800b724:	4053      	eors	r3, r2
 800b726:	b2d9      	uxtb	r1, r3
 800b728:	7cfb      	ldrb	r3, [r7, #19]
 800b72a:	461a      	mov	r2, r3
 800b72c:	4b13      	ldr	r3, [pc, #76]	@ (800b77c <mix_sub_columns+0x350>)
 800b72e:	5c9a      	ldrb	r2, [r3, r2]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	330e      	adds	r3, #14
 800b734:	404a      	eors	r2, r1
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800b73a:	7d3b      	ldrb	r3, [r7, #20]
 800b73c:	461a      	mov	r2, r3
 800b73e:	4b0f      	ldr	r3, [pc, #60]	@ (800b77c <mix_sub_columns+0x350>)
 800b740:	5c9a      	ldrb	r2, [r3, r2]
 800b742:	7a7b      	ldrb	r3, [r7, #9]
 800b744:	4619      	mov	r1, r3
 800b746:	4b0b      	ldr	r3, [pc, #44]	@ (800b774 <mix_sub_columns+0x348>)
 800b748:	5c5b      	ldrb	r3, [r3, r1]
 800b74a:	4053      	eors	r3, r2
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	7bbb      	ldrb	r3, [r7, #14]
 800b750:	4619      	mov	r1, r3
 800b752:	4b08      	ldr	r3, [pc, #32]	@ (800b774 <mix_sub_columns+0x348>)
 800b754:	5c5b      	ldrb	r3, [r3, r1]
 800b756:	4053      	eors	r3, r2
 800b758:	b2d9      	uxtb	r1, r3
 800b75a:	7cfb      	ldrb	r3, [r7, #19]
 800b75c:	461a      	mov	r2, r3
 800b75e:	4b06      	ldr	r3, [pc, #24]	@ (800b778 <mix_sub_columns+0x34c>)
 800b760:	5c9a      	ldrb	r2, [r3, r2]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	330f      	adds	r3, #15
 800b766:	404a      	eors	r2, r1
 800b768:	b2d2      	uxtb	r2, r2
 800b76a:	701a      	strb	r2, [r3, #0]
  }
 800b76c:	bf00      	nop
 800b76e:	3718      	adds	r7, #24
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}
 800b774:	0801ef10 	.word	0x0801ef10
 800b778:	0801f010 	.word	0x0801f010
 800b77c:	0801f110 	.word	0x0801f110

0800b780 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af00      	add	r7, sp, #0
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	460b      	mov	r3, r1
 800b78a:	607a      	str	r2, [r7, #4]
 800b78c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800b78e:	7afb      	ldrb	r3, [r7, #11]
 800b790:	3b10      	subs	r3, #16
 800b792:	2b10      	cmp	r3, #16
 800b794:	bf8c      	ite	hi
 800b796:	2201      	movhi	r2, #1
 800b798:	2200      	movls	r2, #0
 800b79a:	b2d2      	uxtb	r2, r2
 800b79c:	2a00      	cmp	r2, #0
 800b79e:	d10b      	bne.n	800b7b8 <lorawan_aes_set_key+0x38>
 800b7a0:	4a64      	ldr	r2, [pc, #400]	@ (800b934 <lorawan_aes_set_key+0x1b4>)
 800b7a2:	fa22 f303 	lsr.w	r3, r2, r3
 800b7a6:	f003 0301 	and.w	r3, r3, #1
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	bf14      	ite	ne
 800b7ae:	2301      	movne	r3, #1
 800b7b0:	2300      	moveq	r3, #0
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d105      	bne.n	800b7c4 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800b7c0:	23ff      	movs	r3, #255	@ 0xff
 800b7c2:	e0b3      	b.n	800b92c <lorawan_aes_set_key+0x1ac>
        break;
 800b7c4:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	7afa      	ldrb	r2, [r7, #11]
 800b7ca:	68f9      	ldr	r1, [r7, #12]
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7ff fbfc 	bl	800afca <copy_block_nn>
    hi = (keylen + 28) << 2;
 800b7d2:	7afb      	ldrb	r3, [r7, #11]
 800b7d4:	331c      	adds	r3, #28
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800b7dc:	7c7b      	ldrb	r3, [r7, #17]
 800b7de:	091b      	lsrs	r3, r3, #4
 800b7e0:	b2db      	uxtb	r3, r3
 800b7e2:	3b01      	subs	r3, #1
 800b7e4:	b2da      	uxtb	r2, r3
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800b7ec:	7afb      	ldrb	r3, [r7, #11]
 800b7ee:	75fb      	strb	r3, [r7, #23]
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	75bb      	strb	r3, [r7, #22]
 800b7f4:	e094      	b.n	800b920 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	3b04      	subs	r3, #4
 800b7fa:	687a      	ldr	r2, [r7, #4]
 800b7fc:	5cd3      	ldrb	r3, [r2, r3]
 800b7fe:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800b800:	7dfb      	ldrb	r3, [r7, #23]
 800b802:	3b03      	subs	r3, #3
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	5cd3      	ldrb	r3, [r2, r3]
 800b808:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800b80a:	7dfb      	ldrb	r3, [r7, #23]
 800b80c:	3b02      	subs	r3, #2
 800b80e:	687a      	ldr	r2, [r7, #4]
 800b810:	5cd3      	ldrb	r3, [r2, r3]
 800b812:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800b814:	7dfb      	ldrb	r3, [r7, #23]
 800b816:	3b01      	subs	r3, #1
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	5cd3      	ldrb	r3, [r2, r3]
 800b81c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800b81e:	7dfb      	ldrb	r3, [r7, #23]
 800b820:	7afa      	ldrb	r2, [r7, #11]
 800b822:	fbb3 f1f2 	udiv	r1, r3, r2
 800b826:	fb01 f202 	mul.w	r2, r1, r2
 800b82a:	1a9b      	subs	r3, r3, r2
 800b82c:	b2db      	uxtb	r3, r3
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d128      	bne.n	800b884 <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800b832:	7d7b      	ldrb	r3, [r7, #21]
 800b834:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800b836:	7d3b      	ldrb	r3, [r7, #20]
 800b838:	4a3f      	ldr	r2, [pc, #252]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b83a:	5cd2      	ldrb	r2, [r2, r3]
 800b83c:	7dbb      	ldrb	r3, [r7, #22]
 800b83e:	4053      	eors	r3, r2
 800b840:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800b842:	7cfb      	ldrb	r3, [r7, #19]
 800b844:	4a3c      	ldr	r2, [pc, #240]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b846:	5cd3      	ldrb	r3, [r2, r3]
 800b848:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800b84a:	7cbb      	ldrb	r3, [r7, #18]
 800b84c:	4a3a      	ldr	r2, [pc, #232]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b84e:	5cd3      	ldrb	r3, [r2, r3]
 800b850:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800b852:	7c3b      	ldrb	r3, [r7, #16]
 800b854:	4a38      	ldr	r2, [pc, #224]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b856:	5cd3      	ldrb	r3, [r2, r3]
 800b858:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800b85a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800b85e:	005b      	lsls	r3, r3, #1
 800b860:	b25a      	sxtb	r2, r3
 800b862:	7dbb      	ldrb	r3, [r7, #22]
 800b864:	09db      	lsrs	r3, r3, #7
 800b866:	b2db      	uxtb	r3, r3
 800b868:	b25b      	sxtb	r3, r3
 800b86a:	4619      	mov	r1, r3
 800b86c:	0049      	lsls	r1, r1, #1
 800b86e:	440b      	add	r3, r1
 800b870:	4619      	mov	r1, r3
 800b872:	00c8      	lsls	r0, r1, #3
 800b874:	4619      	mov	r1, r3
 800b876:	4603      	mov	r3, r0
 800b878:	440b      	add	r3, r1
 800b87a:	b25b      	sxtb	r3, r3
 800b87c:	4053      	eors	r3, r2
 800b87e:	b25b      	sxtb	r3, r3
 800b880:	75bb      	strb	r3, [r7, #22]
 800b882:	e01c      	b.n	800b8be <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800b884:	7afb      	ldrb	r3, [r7, #11]
 800b886:	2b18      	cmp	r3, #24
 800b888:	d919      	bls.n	800b8be <lorawan_aes_set_key+0x13e>
 800b88a:	7dfb      	ldrb	r3, [r7, #23]
 800b88c:	7afa      	ldrb	r2, [r7, #11]
 800b88e:	fbb3 f1f2 	udiv	r1, r3, r2
 800b892:	fb01 f202 	mul.w	r2, r1, r2
 800b896:	1a9b      	subs	r3, r3, r2
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	2b10      	cmp	r3, #16
 800b89c:	d10f      	bne.n	800b8be <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800b89e:	7d7b      	ldrb	r3, [r7, #21]
 800b8a0:	4a25      	ldr	r2, [pc, #148]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b8a2:	5cd3      	ldrb	r3, [r2, r3]
 800b8a4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800b8a6:	7d3b      	ldrb	r3, [r7, #20]
 800b8a8:	4a23      	ldr	r2, [pc, #140]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b8aa:	5cd3      	ldrb	r3, [r2, r3]
 800b8ac:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800b8ae:	7cfb      	ldrb	r3, [r7, #19]
 800b8b0:	4a21      	ldr	r2, [pc, #132]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b8b2:	5cd3      	ldrb	r3, [r2, r3]
 800b8b4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800b8b6:	7cbb      	ldrb	r3, [r7, #18]
 800b8b8:	4a1f      	ldr	r2, [pc, #124]	@ (800b938 <lorawan_aes_set_key+0x1b8>)
 800b8ba:	5cd3      	ldrb	r3, [r2, r3]
 800b8bc:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800b8be:	7dfa      	ldrb	r2, [r7, #23]
 800b8c0:	7afb      	ldrb	r3, [r7, #11]
 800b8c2:	1ad3      	subs	r3, r2, r3
 800b8c4:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800b8c6:	7c3b      	ldrb	r3, [r7, #16]
 800b8c8:	687a      	ldr	r2, [r7, #4]
 800b8ca:	5cd1      	ldrb	r1, [r2, r3]
 800b8cc:	7dfb      	ldrb	r3, [r7, #23]
 800b8ce:	7d7a      	ldrb	r2, [r7, #21]
 800b8d0:	404a      	eors	r2, r1
 800b8d2:	b2d1      	uxtb	r1, r2
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800b8d8:	7c3b      	ldrb	r3, [r7, #16]
 800b8da:	3301      	adds	r3, #1
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	5cd1      	ldrb	r1, [r2, r3]
 800b8e0:	7dfb      	ldrb	r3, [r7, #23]
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	7d3a      	ldrb	r2, [r7, #20]
 800b8e6:	404a      	eors	r2, r1
 800b8e8:	b2d1      	uxtb	r1, r2
 800b8ea:	687a      	ldr	r2, [r7, #4]
 800b8ec:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800b8ee:	7c3b      	ldrb	r3, [r7, #16]
 800b8f0:	3302      	adds	r3, #2
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	5cd1      	ldrb	r1, [r2, r3]
 800b8f6:	7dfb      	ldrb	r3, [r7, #23]
 800b8f8:	3302      	adds	r3, #2
 800b8fa:	7cfa      	ldrb	r2, [r7, #19]
 800b8fc:	404a      	eors	r2, r1
 800b8fe:	b2d1      	uxtb	r1, r2
 800b900:	687a      	ldr	r2, [r7, #4]
 800b902:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800b904:	7c3b      	ldrb	r3, [r7, #16]
 800b906:	3303      	adds	r3, #3
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	5cd1      	ldrb	r1, [r2, r3]
 800b90c:	7dfb      	ldrb	r3, [r7, #23]
 800b90e:	3303      	adds	r3, #3
 800b910:	7cba      	ldrb	r2, [r7, #18]
 800b912:	404a      	eors	r2, r1
 800b914:	b2d1      	uxtb	r1, r2
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800b91a:	7dfb      	ldrb	r3, [r7, #23]
 800b91c:	3304      	adds	r3, #4
 800b91e:	75fb      	strb	r3, [r7, #23]
 800b920:	7dfa      	ldrb	r2, [r7, #23]
 800b922:	7c7b      	ldrb	r3, [r7, #17]
 800b924:	429a      	cmp	r2, r3
 800b926:	f4ff af66 	bcc.w	800b7f6 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800b92a:	2300      	movs	r3, #0
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	3718      	adds	r7, #24
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}
 800b934:	00010101 	.word	0x00010101
 800b938:	0801ef10 	.word	0x0801ef10

0800b93c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b08a      	sub	sp, #40	@ 0x28
 800b940:	af00      	add	r7, sp, #0
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	60b9      	str	r1, [r7, #8]
 800b946:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d038      	beq.n	800b9c4 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	f107 0314 	add.w	r3, r7, #20
 800b958:	68f9      	ldr	r1, [r7, #12]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f7ff fc07 	bl	800b16e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800b960:	2301      	movs	r3, #1
 800b962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b966:	e014      	b.n	800b992 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800b968:	f107 0314 	add.w	r3, r7, #20
 800b96c:	4618      	mov	r0, r3
 800b96e:	f7ff fd5d 	bl	800b42c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b978:	0112      	lsls	r2, r2, #4
 800b97a:	441a      	add	r2, r3
 800b97c:	f107 0314 	add.w	r3, r7, #20
 800b980:	4611      	mov	r1, r2
 800b982:	4618      	mov	r0, r3
 800b984:	f7ff fcab 	bl	800b2de <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800b988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b98c:	3301      	adds	r3, #1
 800b98e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800b998:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d3e3      	bcc.n	800b968 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800b9a0:	f107 0314 	add.w	r3, r7, #20
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7ff fca7 	bl	800b2f8 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b9b0:	0112      	lsls	r2, r2, #4
 800b9b2:	441a      	add	r2, r3
 800b9b4:	f107 0314 	add.w	r3, r7, #20
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	68b8      	ldr	r0, [r7, #8]
 800b9bc:	f7ff fbd7 	bl	800b16e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	e000      	b.n	800b9c6 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800b9c4:	23ff      	movs	r3, #255	@ 0xff
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3728      	adds	r7, #40	@ 0x28
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}
	...

0800b9d0 <PrintKey>:
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac);

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t key )
{
 800b9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9d2:	b09d      	sub	sp, #116	@ 0x74
 800b9d4:	af10      	add	r7, sp, #64	@ 0x40
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b9dc:	2306      	movs	r3, #6
 800b9de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800b9e2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b9e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9ea:	4611      	mov	r1, r2
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f000 f9a7 	bl	800bd40 <SecureElementGetKeyByID>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#else
    uint8_t extractable_key[16] = {0};
    retval = SecureElementGetKeyByID(key, (uint8_t*)extractable_key);
#endif /* LORAWAN_KMS */
    if (retval == SECURE_ELEMENT_SUCCESS)
 800b9f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f040 80b0 	bne.w	800bb62 <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800ba02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d106      	bne.n	800ba18 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800ba0a:	4b58      	ldr	r3, [pc, #352]	@ (800bb6c <PrintKey+0x19c>)
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	2100      	movs	r1, #0
 800ba10:	2002      	movs	r0, #2
 800ba12:	f00f fd91 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba16:	e056      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800ba18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d106      	bne.n	800ba2e <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800ba20:	4b53      	ldr	r3, [pc, #332]	@ (800bb70 <PrintKey+0x1a0>)
 800ba22:	2200      	movs	r2, #0
 800ba24:	2100      	movs	r1, #0
 800ba26:	2002      	movs	r0, #2
 800ba28:	f00f fd86 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba2c:	e04b      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800ba2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba32:	2b03      	cmp	r3, #3
 800ba34:	d106      	bne.n	800ba44 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800ba36:	4b4f      	ldr	r3, [pc, #316]	@ (800bb74 <PrintKey+0x1a4>)
 800ba38:	2200      	movs	r2, #0
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	2002      	movs	r0, #2
 800ba3e:	f00f fd7b 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba42:	e040      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800ba44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba48:	2b02      	cmp	r3, #2
 800ba4a:	d106      	bne.n	800ba5a <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800ba4c:	4b4a      	ldr	r3, [pc, #296]	@ (800bb78 <PrintKey+0x1a8>)
 800ba4e:	2200      	movs	r2, #0
 800ba50:	2100      	movs	r1, #0
 800ba52:	2002      	movs	r0, #2
 800ba54:	f00f fd70 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba58:	e035      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800ba5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba5e:	2b04      	cmp	r3, #4
 800ba60:	d106      	bne.n	800ba70 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800ba62:	4b46      	ldr	r3, [pc, #280]	@ (800bb7c <PrintKey+0x1ac>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	2100      	movs	r1, #0
 800ba68:	2002      	movs	r0, #2
 800ba6a:	f00f fd65 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba6e:	e02a      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800ba70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba74:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba76:	d106      	bne.n	800ba86 <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800ba78:	4b41      	ldr	r3, [pc, #260]	@ (800bb80 <PrintKey+0x1b0>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	2002      	movs	r0, #2
 800ba80:	f00f fd5a 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba84:	e01f      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800ba86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba8a:	2b80      	cmp	r3, #128	@ 0x80
 800ba8c:	d106      	bne.n	800ba9c <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800ba8e:	4b3d      	ldr	r3, [pc, #244]	@ (800bb84 <PrintKey+0x1b4>)
 800ba90:	2200      	movs	r2, #0
 800ba92:	2100      	movs	r1, #0
 800ba94:	2002      	movs	r0, #2
 800ba96:	f00f fd4f 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800ba9a:	e014      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800ba9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800baa0:	2b81      	cmp	r3, #129	@ 0x81
 800baa2:	d106      	bne.n	800bab2 <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800baa4:	4b38      	ldr	r3, [pc, #224]	@ (800bb88 <PrintKey+0x1b8>)
 800baa6:	2200      	movs	r2, #0
 800baa8:	2100      	movs	r1, #0
 800baaa:	2002      	movs	r0, #2
 800baac:	f00f fd44 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 800bab0:	e009      	b.n	800bac6 <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800bab2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bab6:	2b82      	cmp	r3, #130	@ 0x82
 800bab8:	d105      	bne.n	800bac6 <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800baba:	4b34      	ldr	r3, [pc, #208]	@ (800bb8c <PrintKey+0x1bc>)
 800babc:	2200      	movs	r2, #0
 800babe:	2100      	movs	r1, #0
 800bac0:	2002      	movs	r0, #2
 800bac2:	f00f fd39 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        }
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800bac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bac8:	785b      	ldrb	r3, [r3, #1]
 800baca:	4618      	mov	r0, r3
 800bacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bace:	789b      	ldrb	r3, [r3, #2]
 800bad0:	461c      	mov	r4, r3
 800bad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad4:	78db      	ldrb	r3, [r3, #3]
 800bad6:	461d      	mov	r5, r3
 800bad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bada:	791b      	ldrb	r3, [r3, #4]
 800badc:	461e      	mov	r6, r3
 800bade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bae0:	795b      	ldrb	r3, [r3, #5]
 800bae2:	623b      	str	r3, [r7, #32]
 800bae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bae6:	799b      	ldrb	r3, [r3, #6]
 800bae8:	61fb      	str	r3, [r7, #28]
 800baea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baec:	79db      	ldrb	r3, [r3, #7]
 800baee:	61bb      	str	r3, [r7, #24]
 800baf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf2:	7a1b      	ldrb	r3, [r3, #8]
 800baf4:	617b      	str	r3, [r7, #20]
 800baf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf8:	7a5b      	ldrb	r3, [r3, #9]
 800bafa:	613b      	str	r3, [r7, #16]
 800bafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bafe:	7a9b      	ldrb	r3, [r3, #10]
 800bb00:	60fb      	str	r3, [r7, #12]
 800bb02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb04:	7adb      	ldrb	r3, [r3, #11]
 800bb06:	60bb      	str	r3, [r7, #8]
 800bb08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb0a:	7b1b      	ldrb	r3, [r3, #12]
 800bb0c:	607b      	str	r3, [r7, #4]
 800bb0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb10:	7b5b      	ldrb	r3, [r3, #13]
 800bb12:	603b      	str	r3, [r7, #0]
 800bb14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb16:	7b9b      	ldrb	r3, [r3, #14]
 800bb18:	4619      	mov	r1, r3
 800bb1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb1c:	7bdb      	ldrb	r3, [r3, #15]
 800bb1e:	461a      	mov	r2, r3
 800bb20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb22:	7c1b      	ldrb	r3, [r3, #16]
 800bb24:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb26:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb28:	910d      	str	r1, [sp, #52]	@ 0x34
 800bb2a:	683a      	ldr	r2, [r7, #0]
 800bb2c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bb32:	68ba      	ldr	r2, [r7, #8]
 800bb34:	920a      	str	r2, [sp, #40]	@ 0x28
 800bb36:	68fa      	ldr	r2, [r7, #12]
 800bb38:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb3a:	693a      	ldr	r2, [r7, #16]
 800bb3c:	9208      	str	r2, [sp, #32]
 800bb3e:	697a      	ldr	r2, [r7, #20]
 800bb40:	9207      	str	r2, [sp, #28]
 800bb42:	69ba      	ldr	r2, [r7, #24]
 800bb44:	9206      	str	r2, [sp, #24]
 800bb46:	69fa      	ldr	r2, [r7, #28]
 800bb48:	9205      	str	r2, [sp, #20]
 800bb4a:	6a3b      	ldr	r3, [r7, #32]
 800bb4c:	9304      	str	r3, [sp, #16]
 800bb4e:	9603      	str	r6, [sp, #12]
 800bb50:	9502      	str	r5, [sp, #8]
 800bb52:	9401      	str	r4, [sp, #4]
 800bb54:	9000      	str	r0, [sp, #0]
 800bb56:	4b0e      	ldr	r3, [pc, #56]	@ (800bb90 <PrintKey+0x1c0>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	2002      	movs	r0, #2
 800bb5e:	f00f fceb 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
               HEX16(extractable_key));
#endif /* LORAWAN_KMS */
    }
#endif /* KEY_EXTRACTABLE */
}
 800bb62:	bf00      	nop
 800bb64:	3734      	adds	r7, #52	@ 0x34
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb6a:	bf00      	nop
 800bb6c:	0801e984 	.word	0x0801e984
 800bb70:	0801e99c 	.word	0x0801e99c
 800bb74:	0801e9b4 	.word	0x0801e9b4
 800bb78:	0801e9cc 	.word	0x0801e9cc
 800bb7c:	0801e9e4 	.word	0x0801e9e4
 800bb80:	0801e9fc 	.word	0x0801e9fc
 800bb84:	0801ea14 	.word	0x0801ea14
 800bb88:	0801ea2c 	.word	0x0801ea2c
 800bb8c:	0801ea44 	.word	0x0801ea44
 800bb90:	0801ea5c 	.word	0x0801ea5c

0800bb94 <GetKeyByID>:
 * \param [in] keyID          - Key identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800bb94:	b480      	push	{r7}
 800bb96:	b085      	sub	sp, #20
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	6039      	str	r1, [r7, #0]
 800bb9e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bba0:	2300      	movs	r3, #0
 800bba2:	73fb      	strb	r3, [r7, #15]
 800bba4:	e01a      	b.n	800bbdc <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800bba6:	4b12      	ldr	r3, [pc, #72]	@ (800bbf0 <GetKeyByID+0x5c>)
 800bba8:	6819      	ldr	r1, [r3, #0]
 800bbaa:	7bfa      	ldrb	r2, [r7, #15]
 800bbac:	4613      	mov	r3, r2
 800bbae:	011b      	lsls	r3, r3, #4
 800bbb0:	4413      	add	r3, r2
 800bbb2:	440b      	add	r3, r1
 800bbb4:	3310      	adds	r3, #16
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	79fa      	ldrb	r2, [r7, #7]
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d10b      	bne.n	800bbd6 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800bbbe:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf0 <GetKeyByID+0x5c>)
 800bbc0:	6819      	ldr	r1, [r3, #0]
 800bbc2:	7bfa      	ldrb	r2, [r7, #15]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	011b      	lsls	r3, r3, #4
 800bbc8:	4413      	add	r3, r2
 800bbca:	3310      	adds	r3, #16
 800bbcc:	18ca      	adds	r2, r1, r3
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	e006      	b.n	800bbe4 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bbd6:	7bfb      	ldrb	r3, [r7, #15]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	73fb      	strb	r3, [r7, #15]
 800bbdc:	7bfb      	ldrb	r3, [r7, #15]
 800bbde:	2b09      	cmp	r3, #9
 800bbe0:	d9e1      	bls.n	800bba6 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bbe2:	2303      	movs	r3, #3
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3714      	adds	r7, #20
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bc80      	pop	{r7}
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	20000710 	.word	0x20000710

0800bbf4 <ComputeCmac>:
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800bbf4:	b590      	push	{r4, r7, lr}
 800bbf6:	b0d1      	sub	sp, #324	@ 0x144
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800bbfe:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800bc02:	6020      	str	r0, [r4, #0]
 800bc04:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800bc08:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800bc0c:	6001      	str	r1, [r0, #0]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc14:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800bc18:	801a      	strh	r2, [r3, #0]
 800bc1a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc1e:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800bc22:	460a      	mov	r2, r1
 800bc24:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800bc26:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc2a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d003      	beq.n	800bc3c <ComputeCmac+0x48>
 800bc34:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d101      	bne.n	800bc40 <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bc3c:	2302      	movs	r3, #2
 800bc3e:	e05c      	b.n	800bcfa <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800bc40:	f107 0314 	add.w	r3, r7, #20
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7fe ff17 	bl	800aa78 <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800bc4a:	f107 0210 	add.w	r2, r7, #16
 800bc4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc52:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	4611      	mov	r1, r2
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f7ff ff9a 	bl	800bb94 <GetKeyByID>
 800bc60:	4603      	mov	r3, r0
 800bc62:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800bc66:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d143      	bne.n	800bcf6 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800bc6e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc72:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	f107 0314 	add.w	r3, r7, #20
 800bc7e:	4611      	mov	r1, r2
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fe ff12 	bl	800aaaa <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800bc86:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc8a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d009      	beq.n	800bca8 <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800bc94:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bc98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800bc9c:	f107 0014 	add.w	r0, r7, #20
 800bca0:	2210      	movs	r2, #16
 800bca2:	6819      	ldr	r1, [r3, #0]
 800bca4:	f7fe ff10 	bl	800aac8 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800bca8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bcac:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800bcb0:	881a      	ldrh	r2, [r3, #0]
 800bcb2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bcb6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800bcba:	f107 0014 	add.w	r0, r7, #20
 800bcbe:	6819      	ldr	r1, [r3, #0]
 800bcc0:	f7fe ff02 	bl	800aac8 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800bcc4:	f107 0214 	add.w	r2, r7, #20
 800bcc8:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800bccc:	4611      	mov	r1, r2
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7fe ffbc 	bl	800ac4c <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bcd4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800bcd8:	061a      	lsls	r2, r3, #24
 800bcda:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800bcde:	041b      	lsls	r3, r3, #16
 800bce0:	431a      	orrs	r2, r3
 800bce2:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800bce6:	021b      	lsls	r3, r3, #8
 800bce8:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800bcea:	f897 212c 	ldrb.w	r2, [r7, #300]	@ 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bcee:	431a      	orrs	r2, r3
 800bcf0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800bcf4:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800bcf6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd90      	pop	{r4, r7, pc}

0800bd04 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b082      	sub	sp, #8
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    if( nvm == NULL )
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d101      	bne.n	800bd18 <SecureElementInit+0x14>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bd14:	2302      	movs	r3, #2
 800bd16:	e00a      	b.n	800bd2e <SecureElementInit+0x2a>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800bd18:	4a07      	ldr	r2, [pc, #28]	@ (800bd38 <SecureElementInit+0x34>)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800bd1e:	4b06      	ldr	r3, [pc, #24]	@ (800bd38 <SecureElementInit+0x34>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	22c0      	movs	r2, #192	@ 0xc0
 800bd24:	4905      	ldr	r1, [pc, #20]	@ (800bd3c <SecureElementInit+0x38>)
 800bd26:	4618      	mov	r0, r3
 800bd28:	f00b f8af 	bl	8016e8a <memcpy1>
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3708      	adds	r7, #8
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	bf00      	nop
 800bd38:	20000710 	.word	0x20000710
 800bd3c:	0801f79c 	.word	0x0801f79c

0800bd40 <SecureElementGetKeyByID>:
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem)
#else
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, uint8_t* extractable_key )
#endif /* LORAWAN_KMS */
{
 800bd40:	b480      	push	{r7}
 800bd42:	b085      	sub	sp, #20
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	4603      	mov	r3, r0
 800bd48:	6039      	str	r1, [r7, #0]
 800bd4a:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	73fb      	strb	r3, [r7, #15]
 800bd50:	e01a      	b.n	800bd88 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800bd52:	4b12      	ldr	r3, [pc, #72]	@ (800bd9c <SecureElementGetKeyByID+0x5c>)
 800bd54:	6819      	ldr	r1, [r3, #0]
 800bd56:	7bfa      	ldrb	r2, [r7, #15]
 800bd58:	4613      	mov	r3, r2
 800bd5a:	011b      	lsls	r3, r3, #4
 800bd5c:	4413      	add	r3, r2
 800bd5e:	440b      	add	r3, r1
 800bd60:	3310      	adds	r3, #16
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	79fa      	ldrb	r2, [r7, #7]
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d10b      	bne.n	800bd82 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800bd6a:	4b0c      	ldr	r3, [pc, #48]	@ (800bd9c <SecureElementGetKeyByID+0x5c>)
 800bd6c:	6819      	ldr	r1, [r3, #0]
 800bd6e:	7bfa      	ldrb	r2, [r7, #15]
 800bd70:	4613      	mov	r3, r2
 800bd72:	011b      	lsls	r3, r3, #4
 800bd74:	4413      	add	r3, r2
 800bd76:	3310      	adds	r3, #16
 800bd78:	18ca      	adds	r2, r1, r3
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	e006      	b.n	800bd90 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bd82:	7bfb      	ldrb	r3, [r7, #15]
 800bd84:	3301      	adds	r3, #1
 800bd86:	73fb      	strb	r3, [r7, #15]
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
 800bd8a:	2b09      	cmp	r3, #9
 800bd8c:	d9e1      	bls.n	800bd52 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bd8e:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3714      	adds	r7, #20
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bc80      	pop	{r7}
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	20000710 	.word	0x20000710

0800bda0 <SecureElementPrintKeys>:

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800bda0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bda2:	b08b      	sub	sp, #44	@ 0x2c
 800bda4:	af08      	add	r7, sp, #32
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800bda6:	4b3f      	ldr	r3, [pc, #252]	@ (800bea4 <SecureElementPrintKeys+0x104>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	2100      	movs	r1, #0
 800bdac:	2002      	movs	r0, #2
 800bdae:	f00f fbc3 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	f7ff fe0c 	bl	800b9d0 <PrintKey>
    PrintKey(NWK_KEY);
 800bdb8:	2001      	movs	r0, #1
 800bdba:	f7ff fe09 	bl	800b9d0 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800bdbe:	4b3a      	ldr	r3, [pc, #232]	@ (800bea8 <SecureElementPrintKeys+0x108>)
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	2100      	movs	r1, #0
 800bdc4:	2002      	movs	r0, #2
 800bdc6:	f00f fbb7 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800bdca:	2003      	movs	r0, #3
 800bdcc:	f7ff fe00 	bl	800b9d0 <PrintKey>
    PrintKey(NWK_S_KEY);
 800bdd0:	2002      	movs	r0, #2
 800bdd2:	f7ff fdfd 	bl	800b9d0 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    MW_LOG(TS_OFF, VLEVEL_M, "###### IDs  ######\r\n");
 800bdd6:	4b35      	ldr	r3, [pc, #212]	@ (800beac <SecureElementPrintKeys+0x10c>)
 800bdd8:	2200      	movs	r2, #0
 800bdda:	2100      	movs	r1, #0
 800bddc:	2002      	movs	r0, #2
 800bdde:	f00f fbab 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800bde2:	4b33      	ldr	r3, [pc, #204]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	781b      	ldrb	r3, [r3, #0]
 800bde8:	461a      	mov	r2, r3
 800bdea:	4b31      	ldr	r3, [pc, #196]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	785b      	ldrb	r3, [r3, #1]
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4b2f      	ldr	r3, [pc, #188]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	789b      	ldrb	r3, [r3, #2]
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	4b2d      	ldr	r3, [pc, #180]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	78db      	ldrb	r3, [r3, #3]
 800be00:	461c      	mov	r4, r3
 800be02:	4b2b      	ldr	r3, [pc, #172]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	791b      	ldrb	r3, [r3, #4]
 800be08:	461d      	mov	r5, r3
 800be0a:	4b29      	ldr	r3, [pc, #164]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	795b      	ldrb	r3, [r3, #5]
 800be10:	461e      	mov	r6, r3
 800be12:	4b27      	ldr	r3, [pc, #156]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	799b      	ldrb	r3, [r3, #6]
 800be18:	607b      	str	r3, [r7, #4]
 800be1a:	4b25      	ldr	r3, [pc, #148]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	79db      	ldrb	r3, [r3, #7]
 800be20:	9307      	str	r3, [sp, #28]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	9306      	str	r3, [sp, #24]
 800be26:	9605      	str	r6, [sp, #20]
 800be28:	9504      	str	r5, [sp, #16]
 800be2a:	9403      	str	r4, [sp, #12]
 800be2c:	9002      	str	r0, [sp, #8]
 800be2e:	9101      	str	r1, [sp, #4]
 800be30:	9200      	str	r2, [sp, #0]
 800be32:	4b20      	ldr	r3, [pc, #128]	@ (800beb4 <SecureElementPrintKeys+0x114>)
 800be34:	2200      	movs	r2, #0
 800be36:	2100      	movs	r1, #0
 800be38:	2002      	movs	r0, #2
 800be3a:	f00f fb7d 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800be3e:	4b1c      	ldr	r3, [pc, #112]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	7a1b      	ldrb	r3, [r3, #8]
 800be44:	461a      	mov	r2, r3
 800be46:	4b1a      	ldr	r3, [pc, #104]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	7a5b      	ldrb	r3, [r3, #9]
 800be4c:	4619      	mov	r1, r3
 800be4e:	4b18      	ldr	r3, [pc, #96]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	7a9b      	ldrb	r3, [r3, #10]
 800be54:	4618      	mov	r0, r3
 800be56:	4b16      	ldr	r3, [pc, #88]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	7adb      	ldrb	r3, [r3, #11]
 800be5c:	461c      	mov	r4, r3
 800be5e:	4b14      	ldr	r3, [pc, #80]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	7b1b      	ldrb	r3, [r3, #12]
 800be64:	461d      	mov	r5, r3
 800be66:	4b12      	ldr	r3, [pc, #72]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	7b5b      	ldrb	r3, [r3, #13]
 800be6c:	461e      	mov	r6, r3
 800be6e:	4b10      	ldr	r3, [pc, #64]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	7b9b      	ldrb	r3, [r3, #14]
 800be74:	607b      	str	r3, [r7, #4]
 800be76:	4b0e      	ldr	r3, [pc, #56]	@ (800beb0 <SecureElementPrintKeys+0x110>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	7bdb      	ldrb	r3, [r3, #15]
 800be7c:	9307      	str	r3, [sp, #28]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	9306      	str	r3, [sp, #24]
 800be82:	9605      	str	r6, [sp, #20]
 800be84:	9504      	str	r5, [sp, #16]
 800be86:	9403      	str	r4, [sp, #12]
 800be88:	9002      	str	r0, [sp, #8]
 800be8a:	9101      	str	r1, [sp, #4]
 800be8c:	9200      	str	r2, [sp, #0]
 800be8e:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <SecureElementPrintKeys+0x118>)
 800be90:	2200      	movs	r2, #0
 800be92:	2100      	movs	r1, #0
 800be94:	2002      	movs	r0, #2
 800be96:	f00f fb4f 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->JoinEui));
    return SECURE_ELEMENT_SUCCESS;
 800be9a:	2300      	movs	r3, #0
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	370c      	adds	r7, #12
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bea4:	0801eab0 	.word	0x0801eab0
 800bea8:	0801eac8 	.word	0x0801eac8
 800beac:	0801eae0 	.word	0x0801eae0
 800beb0:	20000710 	.word	0x20000710
 800beb4:	0801eaf8 	.word	0x0801eaf8
 800beb8:	0801eb38 	.word	0x0801eb38

0800bebc <SecureElementPrintSessionKeys>:
    
SecureElementStatus_t SecureElementPrintSessionKeys( void )
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	af00      	add	r7, sp, #0
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    PrintKey(MC_ROOT_KEY);
 800bec0:	2004      	movs	r0, #4
 800bec2:	f7ff fd85 	bl	800b9d0 <PrintKey>
    PrintKey(MC_KE_KEY);
 800bec6:	207f      	movs	r0, #127	@ 0x7f
 800bec8:	f7ff fd82 	bl	800b9d0 <PrintKey>
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    PrintKey(F_NWK_S_INT_KEY);
    PrintKey(S_NWK_S_INT_KEY);
    PrintKey(NWK_S_ENC_KEY);
#else
    PrintKey(NWK_S_KEY);
 800becc:	2002      	movs	r0, #2
 800bece:	f7ff fd7f 	bl	800b9d0 <PrintKey>
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    PrintKey(APP_S_KEY);
 800bed2:	2003      	movs	r0, #3
 800bed4:	f7ff fd7c 	bl	800b9d0 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_SUCCESS;
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	bd80      	pop	{r7, pc}
	...

0800bee0 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b088      	sub	sp, #32
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	4603      	mov	r3, r0
 800bee8:	6039      	str	r1, [r7, #0]
 800beea:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d101      	bne.n	800bef6 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bef2:	2302      	movs	r3, #2
 800bef4:	e04b      	b.n	800bf8e <SecureElementSetKey+0xae>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bef6:	2300      	movs	r3, #0
 800bef8:	77fb      	strb	r3, [r7, #31]
 800befa:	e044      	b.n	800bf86 <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800befc:	4b26      	ldr	r3, [pc, #152]	@ (800bf98 <SecureElementSetKey+0xb8>)
 800befe:	6819      	ldr	r1, [r3, #0]
 800bf00:	7ffa      	ldrb	r2, [r7, #31]
 800bf02:	4613      	mov	r3, r2
 800bf04:	011b      	lsls	r3, r3, #4
 800bf06:	4413      	add	r3, r2
 800bf08:	440b      	add	r3, r1
 800bf0a:	3310      	adds	r3, #16
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	79fa      	ldrb	r2, [r7, #7]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d135      	bne.n	800bf80 <SecureElementSetKey+0xa0>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800bf14:	79fb      	ldrb	r3, [r7, #7]
 800bf16:	2b80      	cmp	r3, #128	@ 0x80
 800bf18:	d122      	bne.n	800bf60 <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800bf1a:	2306      	movs	r3, #6
 800bf1c:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800bf1e:	f107 030c 	add.w	r3, r7, #12
 800bf22:	2200      	movs	r2, #0
 800bf24:	601a      	str	r2, [r3, #0]
 800bf26:	605a      	str	r2, [r3, #4]
 800bf28:	609a      	str	r2, [r3, #8]
 800bf2a:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800bf2c:	f107 030c 	add.w	r3, r7, #12
 800bf30:	227f      	movs	r2, #127	@ 0x7f
 800bf32:	2110      	movs	r1, #16
 800bf34:	6838      	ldr	r0, [r7, #0]
 800bf36:	f000 f87e 	bl	800c036 <SecureElementAesEncrypt>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800bf3e:	4b16      	ldr	r3, [pc, #88]	@ (800bf98 <SecureElementSetKey+0xb8>)
 800bf40:	6819      	ldr	r1, [r3, #0]
 800bf42:	7ffa      	ldrb	r2, [r7, #31]
 800bf44:	4613      	mov	r3, r2
 800bf46:	011b      	lsls	r3, r3, #4
 800bf48:	4413      	add	r3, r2
 800bf4a:	3310      	adds	r3, #16
 800bf4c:	440b      	add	r3, r1
 800bf4e:	3301      	adds	r3, #1
 800bf50:	f107 010c 	add.w	r1, r7, #12
 800bf54:	2210      	movs	r2, #16
 800bf56:	4618      	mov	r0, r3
 800bf58:	f00a ff97 	bl	8016e8a <memcpy1>
                return retval;
 800bf5c:	7fbb      	ldrb	r3, [r7, #30]
 800bf5e:	e016      	b.n	800bf8e <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800bf60:	4b0d      	ldr	r3, [pc, #52]	@ (800bf98 <SecureElementSetKey+0xb8>)
 800bf62:	6819      	ldr	r1, [r3, #0]
 800bf64:	7ffa      	ldrb	r2, [r7, #31]
 800bf66:	4613      	mov	r3, r2
 800bf68:	011b      	lsls	r3, r3, #4
 800bf6a:	4413      	add	r3, r2
 800bf6c:	3310      	adds	r3, #16
 800bf6e:	440b      	add	r3, r1
 800bf70:	3301      	adds	r3, #1
 800bf72:	2210      	movs	r2, #16
 800bf74:	6839      	ldr	r1, [r7, #0]
 800bf76:	4618      	mov	r0, r3
 800bf78:	f00a ff87 	bl	8016e8a <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	e006      	b.n	800bf8e <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bf80:	7ffb      	ldrb	r3, [r7, #31]
 800bf82:	3301      	adds	r3, #1
 800bf84:	77fb      	strb	r3, [r7, #31]
 800bf86:	7ffb      	ldrb	r3, [r7, #31]
 800bf88:	2b09      	cmp	r3, #9
 800bf8a:	d9b7      	bls.n	800befc <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bf8c:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3720      	adds	r7, #32
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}
 800bf96:	bf00      	nop
 800bf98:	20000710 	.word	0x20000710

0800bf9c <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af02      	add	r7, sp, #8
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	60b9      	str	r1, [r7, #8]
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	460b      	mov	r3, r1
 800bfac:	80fb      	strh	r3, [r7, #6]
 800bfae:	4613      	mov	r3, r2
 800bfb0:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800bfb2:	797b      	ldrb	r3, [r7, #5]
 800bfb4:	2b7e      	cmp	r3, #126	@ 0x7e
 800bfb6:	d901      	bls.n	800bfbc <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bfb8:	2303      	movs	r3, #3
 800bfba:	e009      	b.n	800bfd0 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800bfbc:	7979      	ldrb	r1, [r7, #5]
 800bfbe:	88fa      	ldrh	r2, [r7, #6]
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	9300      	str	r3, [sp, #0]
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	68b9      	ldr	r1, [r7, #8]
 800bfc8:	68f8      	ldr	r0, [r7, #12]
 800bfca:	f7ff fe13 	bl	800bbf4 <ComputeCmac>
 800bfce:	4603      	mov	r3, r0
}
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	3710      	adds	r7, #16
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}

0800bfd8 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b088      	sub	sp, #32
 800bfdc:	af02      	add	r7, sp, #8
 800bfde:	60f8      	str	r0, [r7, #12]
 800bfe0:	607a      	str	r2, [r7, #4]
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	817b      	strh	r3, [r7, #10]
 800bfe8:	4613      	mov	r3, r2
 800bfea:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d101      	bne.n	800bff6 <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bff2:	2302      	movs	r3, #2
 800bff4:	e01b      	b.n	800c02e <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800bff6:	2306      	movs	r3, #6
 800bff8:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800bffa:	2300      	movs	r3, #0
 800bffc:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800bffe:	7a79      	ldrb	r1, [r7, #9]
 800c000:	897a      	ldrh	r2, [r7, #10]
 800c002:	f107 0310 	add.w	r3, r7, #16
 800c006:	9300      	str	r3, [sp, #0]
 800c008:	460b      	mov	r3, r1
 800c00a:	68f9      	ldr	r1, [r7, #12]
 800c00c:	2000      	movs	r0, #0
 800c00e:	f7ff fdf1 	bl	800bbf4 <ComputeCmac>
 800c012:	4603      	mov	r3, r0
 800c014:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c016:	7dfb      	ldrb	r3, [r7, #23]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d001      	beq.n	800c020 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800c01c:	7dfb      	ldrb	r3, [r7, #23]
 800c01e:	e006      	b.n	800c02e <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800c020:	693b      	ldr	r3, [r7, #16]
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	429a      	cmp	r2, r3
 800c026:	d001      	beq.n	800c02c <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c028:	2301      	movs	r3, #1
 800c02a:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c02c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3718      	adds	r7, #24
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}

0800c036 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800c036:	b580      	push	{r7, lr}
 800c038:	b0c2      	sub	sp, #264	@ 0x108
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	60f8      	str	r0, [r7, #12]
 800c03e:	4608      	mov	r0, r1
 800c040:	4611      	mov	r1, r2
 800c042:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c046:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800c04a:	6013      	str	r3, [r2, #0]
 800c04c:	4603      	mov	r3, r0
 800c04e:	817b      	strh	r3, [r7, #10]
 800c050:	460b      	mov	r3, r1
 800c052:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d006      	beq.n	800c068 <SecureElementAesEncrypt+0x32>
 800c05a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c05e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d101      	bne.n	800c06c <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c068:	2302      	movs	r3, #2
 800c06a:	e046      	b.n	800c0fa <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800c06c:	897b      	ldrh	r3, [r7, #10]
 800c06e:	f003 030f 	and.w	r3, r3, #15
 800c072:	b29b      	uxth	r3, r3
 800c074:	2b00      	cmp	r3, #0
 800c076:	d001      	beq.n	800c07c <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c078:	2305      	movs	r3, #5
 800c07a:	e03e      	b.n	800c0fa <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c07c:	f107 0314 	add.w	r3, r7, #20
 800c080:	22f0      	movs	r2, #240	@ 0xf0
 800c082:	2100      	movs	r1, #0
 800c084:	4618      	mov	r0, r3
 800c086:	f00a ff3b 	bl	8016f00 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c08a:	f107 0210 	add.w	r2, r7, #16
 800c08e:	7a7b      	ldrb	r3, [r7, #9]
 800c090:	4611      	mov	r1, r2
 800c092:	4618      	mov	r0, r3
 800c094:	f7ff fd7e 	bl	800bb94 <GetKeyByID>
 800c098:	4603      	mov	r3, r0
 800c09a:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c09e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d127      	bne.n	800c0f6 <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800c0a6:	693b      	ldr	r3, [r7, #16]
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	f107 0214 	add.w	r2, r7, #20
 800c0ae:	2110      	movs	r1, #16
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f7ff fb65 	bl	800b780 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800c0bc:	e018      	b.n	800c0f0 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800c0be:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	18d0      	adds	r0, r2, r3
 800c0c6:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c0ca:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c0ce:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800c0d2:	6812      	ldr	r2, [r2, #0]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	f107 0214 	add.w	r2, r7, #20
 800c0da:	4619      	mov	r1, r3
 800c0dc:	f7ff fc2e 	bl	800b93c <lorawan_aes_encrypt>
            block = block + 16;
 800c0e0:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c0e4:	3310      	adds	r3, #16
 800c0e6:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800c0ea:	897b      	ldrh	r3, [r7, #10]
 800c0ec:	3b10      	subs	r3, #16
 800c0ee:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800c0f0:	897b      	ldrh	r3, [r7, #10]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d1e3      	bne.n	800c0be <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c0f6:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}

0800c104 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b088      	sub	sp, #32
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
 800c10c:	460b      	mov	r3, r1
 800c10e:	70fb      	strb	r3, [r7, #3]
 800c110:	4613      	mov	r3, r2
 800c112:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d101      	bne.n	800c11e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c11a:	2302      	movs	r3, #2
 800c11c:	e02d      	b.n	800c17a <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c11e:	2306      	movs	r3, #6
 800c120:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800c122:	78bb      	ldrb	r3, [r7, #2]
 800c124:	2b7f      	cmp	r3, #127	@ 0x7f
 800c126:	d104      	bne.n	800c132 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c128:	78fb      	ldrb	r3, [r7, #3]
 800c12a:	2b04      	cmp	r3, #4
 800c12c:	d001      	beq.n	800c132 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c12e:	2303      	movs	r3, #3
 800c130:	e023      	b.n	800c17a <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800c132:	f107 030c 	add.w	r3, r7, #12
 800c136:	2200      	movs	r2, #0
 800c138:	601a      	str	r2, [r3, #0]
 800c13a:	605a      	str	r2, [r3, #4]
 800c13c:	609a      	str	r2, [r3, #8]
 800c13e:	60da      	str	r2, [r3, #12]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800c140:	f107 030c 	add.w	r3, r7, #12
 800c144:	78fa      	ldrb	r2, [r7, #3]
 800c146:	2110      	movs	r1, #16
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f7ff ff74 	bl	800c036 <SecureElementAesEncrypt>
 800c14e:	4603      	mov	r3, r0
 800c150:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c152:	7ffb      	ldrb	r3, [r7, #31]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d001      	beq.n	800c15c <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800c158:	7ffb      	ldrb	r3, [r7, #31]
 800c15a:	e00e      	b.n	800c17a <SecureElementDeriveAndStoreKey+0x76>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800c15c:	f107 020c 	add.w	r2, r7, #12
 800c160:	78bb      	ldrb	r3, [r7, #2]
 800c162:	4611      	mov	r1, r2
 800c164:	4618      	mov	r0, r3
 800c166:	f7ff febb 	bl	800bee0 <SecureElementSetKey>
 800c16a:	4603      	mov	r3, r0
 800c16c:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c16e:	7ffb      	ldrb	r3, [r7, #31]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d001      	beq.n	800c178 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800c174:	7ffb      	ldrb	r3, [r7, #31]
 800c176:	e000      	b.n	800c17a <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c178:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3720      	adds	r7, #32
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}

0800c182 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800c182:	b580      	push	{r7, lr}
 800c184:	b086      	sub	sp, #24
 800c186:	af00      	add	r7, sp, #0
 800c188:	60b9      	str	r1, [r7, #8]
 800c18a:	607b      	str	r3, [r7, #4]
 800c18c:	4603      	mov	r3, r0
 800c18e:	73fb      	strb	r3, [r7, #15]
 800c190:	4613      	mov	r3, r2
 800c192:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d005      	beq.n	800c1a6 <SecureElementProcessJoinAccept+0x24>
 800c19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d002      	beq.n	800c1a6 <SecureElementProcessJoinAccept+0x24>
 800c1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d101      	bne.n	800c1aa <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c1a6:	2302      	movs	r3, #2
 800c1a8:	e064      	b.n	800c274 <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c1aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1ae:	2b21      	cmp	r3, #33	@ 0x21
 800c1b0:	d901      	bls.n	800c1b6 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c1b2:	2305      	movs	r3, #5
 800c1b4:	e05e      	b.n	800c274 <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c1ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	6879      	ldr	r1, [r7, #4]
 800c1c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c1c6:	f00a fe60 	bl	8016e8a <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	1c58      	adds	r0, r3, #1
 800c1ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	3b01      	subs	r3, #1
 800c1d6:	b299      	uxth	r1, r3
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1da:	3301      	adds	r3, #1
 800c1dc:	7dfa      	ldrb	r2, [r7, #23]
 800c1de:	f7ff ff2a 	bl	800c036 <SecureElementAesEncrypt>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d001      	beq.n	800c1ec <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c1e8:	2307      	movs	r3, #7
 800c1ea:	e043      	b.n	800c274 <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ee:	330b      	adds	r3, #11
 800c1f0:	781b      	ldrb	r3, [r3, #0]
 800c1f2:	09db      	lsrs	r3, r3, #7
 800c1f4:	b2da      	uxtb	r2, r3
 800c1f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1f8:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800c1fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c202:	3b04      	subs	r3, #4
 800c204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c206:	4413      	add	r3, r2
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800c20c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c210:	3b03      	subs	r3, #3
 800c212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c214:	4413      	add	r3, r2
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	021b      	lsls	r3, r3, #8
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800c220:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c224:	3b02      	subs	r3, #2
 800c226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c228:	4413      	add	r3, r2
 800c22a:	781b      	ldrb	r3, [r3, #0]
 800c22c:	041b      	lsls	r3, r3, #16
 800c22e:	693a      	ldr	r2, [r7, #16]
 800c230:	4313      	orrs	r3, r2
 800c232:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800c234:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c238:	3b01      	subs	r3, #1
 800c23a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c23c:	4413      	add	r3, r2
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	061b      	lsls	r3, r3, #24
 800c242:	693a      	ldr	r2, [r7, #16]
 800c244:	4313      	orrs	r3, r2
 800c246:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800c248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c24a:	781b      	ldrb	r3, [r3, #0]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d10e      	bne.n	800c26e <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c250:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c254:	b29b      	uxth	r3, r3
 800c256:	3b04      	subs	r3, #4
 800c258:	b299      	uxth	r1, r3
 800c25a:	2301      	movs	r3, #1
 800c25c:	693a      	ldr	r2, [r7, #16]
 800c25e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c260:	f7ff feba 	bl	800bfd8 <SecureElementVerifyAesCmac>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d003      	beq.n	800c272 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c26a:	2301      	movs	r3, #1
 800c26c:	e002      	b.n	800c274 <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c26e:	2304      	movs	r3, #4
 800c270:	e000      	b.n	800c274 <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c272:	2300      	movs	r3, #0
}
 800c274:	4618      	mov	r0, r3
 800c276:	3718      	adds	r7, #24
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c28a:	2302      	movs	r3, #2
 800c28c:	e007      	b.n	800c29e <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800c28e:	4b06      	ldr	r3, [pc, #24]	@ (800c2a8 <SecureElementSetDevEui+0x2c>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2208      	movs	r2, #8
 800c294:	6879      	ldr	r1, [r7, #4]
 800c296:	4618      	mov	r0, r3
 800c298:	f00a fdf7 	bl	8016e8a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c29c:	2300      	movs	r3, #0
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3708      	adds	r7, #8
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	20000710 	.word	0x20000710

0800c2ac <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800c2b0:	4b02      	ldr	r3, [pc, #8]	@ (800c2bc <SecureElementGetDevEui+0x10>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
}
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bc80      	pop	{r7}
 800c2ba:	4770      	bx	lr
 800c2bc:	20000710 	.word	0x20000710

0800c2c0 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d101      	bne.n	800c2d2 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c2ce:	2302      	movs	r3, #2
 800c2d0:	e008      	b.n	800c2e4 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800c2d2:	4b06      	ldr	r3, [pc, #24]	@ (800c2ec <SecureElementSetJoinEui+0x2c>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	3308      	adds	r3, #8
 800c2d8:	2208      	movs	r2, #8
 800c2da:	6879      	ldr	r1, [r7, #4]
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f00a fdd4 	bl	8016e8a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3708      	adds	r7, #8
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	20000710 	.word	0x20000710

0800c2f0 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800c2f4:	4b03      	ldr	r3, [pc, #12]	@ (800c304 <SecureElementGetJoinEui+0x14>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	3308      	adds	r3, #8
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bc80      	pop	{r7}
 800c300:	4770      	bx	lr
 800c302:	bf00      	nop
 800c304:	20000710 	.word	0x20000710

0800c308 <LmHandlerInit>:
 */
static bool LmHandlerPackageIsInitialized(uint8_t id);

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800c312:	4a23      	ldr	r2, [pc, #140]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800c318:	4b22      	ldr	r3, [pc, #136]	@ (800c3a4 <LmHandlerInit+0x9c>)
 800c31a:	4a23      	ldr	r2, [pc, #140]	@ (800c3a8 <LmHandlerInit+0xa0>)
 800c31c:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800c31e:	4b21      	ldr	r3, [pc, #132]	@ (800c3a4 <LmHandlerInit+0x9c>)
 800c320:	4a22      	ldr	r2, [pc, #136]	@ (800c3ac <LmHandlerInit+0xa4>)
 800c322:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800c324:	4b1f      	ldr	r3, [pc, #124]	@ (800c3a4 <LmHandlerInit+0x9c>)
 800c326:	4a22      	ldr	r2, [pc, #136]	@ (800c3b0 <LmHandlerInit+0xa8>)
 800c328:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800c32a:	4b1e      	ldr	r3, [pc, #120]	@ (800c3a4 <LmHandlerInit+0x9c>)
 800c32c:	4a21      	ldr	r2, [pc, #132]	@ (800c3b4 <LmHandlerInit+0xac>)
 800c32e:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800c330:	4b1b      	ldr	r3, [pc, #108]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4a20      	ldr	r2, [pc, #128]	@ (800c3b8 <LmHandlerInit+0xb0>)
 800c338:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800c33a:	4b19      	ldr	r3, [pc, #100]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	4a1d      	ldr	r2, [pc, #116]	@ (800c3b8 <LmHandlerInit+0xb0>)
 800c342:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800c344:	4b16      	ldr	r3, [pc, #88]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	689b      	ldr	r3, [r3, #8]
 800c34a:	4a1b      	ldr	r2, [pc, #108]	@ (800c3b8 <LmHandlerInit+0xb0>)
 800c34c:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800c34e:	4b1a      	ldr	r3, [pc, #104]	@ (800c3b8 <LmHandlerInit+0xb0>)
 800c350:	4a1a      	ldr	r2, [pc, #104]	@ (800c3bc <LmHandlerInit+0xb4>)
 800c352:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800c354:	4b12      	ldr	r3, [pc, #72]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	699b      	ldr	r3, [r3, #24]
 800c35a:	4a17      	ldr	r2, [pc, #92]	@ (800c3b8 <LmHandlerInit+0xb0>)
 800c35c:	6113      	str	r3, [r2, #16]

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800c35e:	4a18      	ldr	r2, [pc, #96]	@ (800c3c0 <LmHandlerInit+0xb8>)
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800c364:	4b0e      	ldr	r3, [pc, #56]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c36a:	4a15      	ldr	r2, [pc, #84]	@ (800c3c0 <LmHandlerInit+0xb8>)
 800c36c:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerCallbacks->OnTxFrameCtrlChanged;
 800c36e:	4b0c      	ldr	r3, [pc, #48]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c374:	4a12      	ldr	r2, [pc, #72]	@ (800c3c0 <LmHandlerInit+0xb8>)
 800c376:	6093      	str	r3, [r2, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerCallbacks->OnPingSlotPeriodicityChanged;
 800c378:	4b09      	ldr	r3, [pc, #36]	@ (800c3a0 <LmHandlerInit+0x98>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c37e:	4a10      	ldr	r2, [pc, #64]	@ (800c3c0 <LmHandlerInit+0xb8>)
 800c380:	60d3      	str	r3, [r2, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800c382:	490f      	ldr	r1, [pc, #60]	@ (800c3c0 <LmHandlerInit+0xb8>)
 800c384:	2000      	movs	r0, #0
 800c386:	f000 fd87 	bl	800ce98 <LmHandlerPackageRegister>
 800c38a:	4603      	mov	r3, r0
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d002      	beq.n	800c396 <LmHandlerInit+0x8e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c390:	f04f 33ff 	mov.w	r3, #4294967295
 800c394:	e000      	b.n	800c398 <LmHandlerInit+0x90>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3708      	adds	r7, #8
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	2000074c 	.word	0x2000074c
 800c3a4:	20000750 	.word	0x20000750
 800c3a8:	0800cba5 	.word	0x0800cba5
 800c3ac:	0800cc0d 	.word	0x0800cc0d
 800c3b0:	0800ccd9 	.word	0x0800ccd9
 800c3b4:	0800cdf1 	.word	0x0800cdf1
 800c3b8:	20000760 	.word	0x20000760
 800c3bc:	0800d269 	.word	0x0800d269
 800c3c0:	20000714 	.word	0x20000714

0800c3c4 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b094      	sub	sp, #80	@ 0x50
 800c3c8:	af04      	add	r7, sp, #16
 800c3ca:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800c3cc:	2214      	movs	r2, #20
 800c3ce:	6879      	ldr	r1, [r7, #4]
 800c3d0:	4891      	ldr	r0, [pc, #580]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c3d2:	f00e f867 	bl	801a4a4 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    IsUplinkTxPending = false;
 800c3d6:	4b91      	ldr	r3, [pc, #580]	@ (800c61c <LmHandlerConfigure+0x258>)
 800c3d8:	2200      	movs	r2, #0
 800c3da:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800c3dc:	f7fe fb0a 	bl	800a9f4 <LoraInfo_GetPtr>
 800c3e0:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (0U == ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800c3e2:	4b8d      	ldr	r3, [pc, #564]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	4093      	lsls	r3, r2
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	4013      	ands	r3, r2
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d107      	bne.n	800c408 <LmHandlerConfigure+0x44>
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800c3f8:	4b89      	ldr	r3, [pc, #548]	@ (800c620 <LmHandlerConfigure+0x25c>)
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	2100      	movs	r1, #0
 800c3fe:	2000      	movs	r0, #0
 800c400:	f00f f89a 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800c404:	bf00      	nop
 800c406:	e7fd      	b.n	800c404 <LmHandlerConfigure+0x40>
    }

    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800c408:	4b83      	ldr	r3, [pc, #524]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	461a      	mov	r2, r3
 800c40e:	4985      	ldr	r1, [pc, #532]	@ (800c624 <LmHandlerConfigure+0x260>)
 800c410:	4885      	ldr	r0, [pc, #532]	@ (800c628 <LmHandlerConfigure+0x264>)
 800c412:	f004 fe95 	bl	8011140 <LoRaMacInitialization>
 800c416:	4603      	mov	r3, r0
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d002      	beq.n	800c422 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c41c:	f04f 33ff 	mov.w	r3, #4294967295
 800c420:	e0f5      	b.n	800c60e <LmHandlerConfigure+0x24a>
    }

    // Try the restore context from the Backup RAM structure if data retention is available
    mibReq.Type = MIB_NVM_CTXS;
 800c422:	2327      	movs	r3, #39	@ 0x27
 800c424:	763b      	strb	r3, [r7, #24]
    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800c426:	f107 0318 	add.w	r3, r7, #24
 800c42a:	4618      	mov	r0, r3
 800c42c:	f005 fbd8 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
 800c430:	4603      	mov	r3, r0
 800c432:	2b00      	cmp	r3, #0
 800c434:	d103      	bne.n	800c43e <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800c436:	4b7d      	ldr	r3, [pc, #500]	@ (800c62c <LmHandlerConfigure+0x268>)
 800c438:	2201      	movs	r2, #1
 800c43a:	701a      	strb	r2, [r3, #0]
 800c43c:	e02a      	b.n	800c494 <LmHandlerConfigure+0xd0>
    }
    else
    {
        // Restore context data backup from user callback (stored in FLASH)
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800c43e:	2328      	movs	r3, #40	@ 0x28
 800c440:	763b      	strb	r3, [r7, #24]
        if (LmHandlerCallbacks->OnRestoreContextRequest != NULL)
 800c442:	4b7b      	ldr	r3, [pc, #492]	@ (800c630 <LmHandlerConfigure+0x26c>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	691b      	ldr	r3, [r3, #16]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d00c      	beq.n	800c466 <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c44c:	f107 0318 	add.w	r3, r7, #24
 800c450:	4618      	mov	r0, r3
 800c452:	f005 fa1f 	bl	8011894 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest(mibReq.Param.BackupContexts, sizeof(LoRaMacNvmData_t));
 800c456:	4b76      	ldr	r3, [pc, #472]	@ (800c630 <LmHandlerConfigure+0x26c>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	691b      	ldr	r3, [r3, #16]
 800c45c:	69fa      	ldr	r2, [r7, #28]
 800c45e:	f240 517c 	movw	r1, #1404	@ 0x57c
 800c462:	4610      	mov	r0, r2
 800c464:	4798      	blx	r3
        }
        // Restore context data from backup to main nvm structure
        mibReq.Type = MIB_NVM_CTXS;
 800c466:	2327      	movs	r3, #39	@ 0x27
 800c468:	763b      	strb	r3, [r7, #24]
        if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800c46a:	f107 0318 	add.w	r3, r7, #24
 800c46e:	4618      	mov	r0, r3
 800c470:	f005 fbb6 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
 800c474:	4603      	mov	r3, r0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d10c      	bne.n	800c494 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c47a:	2301      	movs	r3, #1
 800c47c:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c47e:	f107 0318 	add.w	r3, r7, #24
 800c482:	4618      	mov	r0, r3
 800c484:	f005 fa06 	bl	8011894 <LoRaMacMibGetRequestConfirm>
            if (mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE)
 800c488:	7f3b      	ldrb	r3, [r7, #28]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d002      	beq.n	800c494 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800c48e:	4b67      	ldr	r3, [pc, #412]	@ (800c62c <LmHandlerConfigure+0x268>)
 800c490:	2201      	movs	r2, #1
 800c492:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (CtxRestoreDone == true)
 800c494:	4b65      	ldr	r3, [pc, #404]	@ (800c62c <LmHandlerConfigure+0x268>)
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d02a      	beq.n	800c4f2 <LmHandlerConfigure+0x12e>
    {
        if ( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800c49c:	4b64      	ldr	r3, [pc, #400]	@ (800c630 <LmHandlerConfigure+0x26c>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	69db      	ldr	r3, [r3, #28]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d004      	beq.n	800c4b0 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800c4a6:	4b62      	ldr	r3, [pc, #392]	@ (800c630 <LmHandlerConfigure+0x26c>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	69db      	ldr	r3, [r3, #28]
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	4798      	blx	r3
        }

        mibReq.Type = MIB_DEV_ADDR;
 800c4b0:	2306      	movs	r3, #6
 800c4b2:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800c4b4:	f107 0318 	add.w	r3, r7, #24
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f005 f9eb 	bl	8011894 <LoRaMacMibGetRequestConfirm>
        CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	4a5c      	ldr	r2, [pc, #368]	@ (800c634 <LmHandlerConfigure+0x270>)
 800c4c2:	6153      	str	r3, [r2, #20]

        mibReq.Type = MIB_NVM_CTXS;
 800c4c4:	2327      	movs	r3, #39	@ 0x27
 800c4c6:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800c4c8:	f107 0318 	add.w	r3, r7, #24
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f005 f9e1 	bl	8011894 <LoRaMacMibGetRequestConfirm>

        LmHandlerParams.ActiveRegion = mibReq.Param.Contexts->MacGroup2.Region;
 800c4d2:	69fb      	ldr	r3, [r7, #28]
 800c4d4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c4d8:	4b4f      	ldr	r3, [pc, #316]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c4da:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = mibReq.Param.Contexts->MacGroup2.DeviceClass;
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 800c4e2:	4b4d      	ldr	r3, [pc, #308]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c4e4:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = mibReq.Param.Contexts->MacGroup2.AdrCtrlOn;
 800c4e6:	69fb      	ldr	r3, [r7, #28]
 800c4e8:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 800c4ec:	4b4a      	ldr	r3, [pc, #296]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c4ee:	709a      	strb	r2, [r3, #2]
 800c4f0:	e019      	b.n	800c526 <LmHandlerConfigure+0x162>
    }
    else
    {
        mibReq.Type = MIB_NET_ID;
 800c4f2:	2305      	movs	r3, #5
 800c4f4:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c4fa:	f107 0318 	add.w	r3, r7, #24
 800c4fe:	4618      	mov	r0, r3
 800c500:	f005 fb6e 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

#if ( STATIC_DEVICE_ADDRESS != 1 )
        CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800c504:	4b4a      	ldr	r3, [pc, #296]	@ (800c630 <LmHandlerConfigure+0x26c>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	68db      	ldr	r3, [r3, #12]
 800c50a:	4798      	blx	r3
 800c50c:	4603      	mov	r3, r0
 800c50e:	4a49      	ldr	r2, [pc, #292]	@ (800c634 <LmHandlerConfigure+0x270>)
 800c510:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

        mibReq.Type = MIB_DEV_ADDR;
 800c512:	2306      	movs	r3, #6
 800c514:	763b      	strb	r3, [r7, #24]
        mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800c516:	4b47      	ldr	r3, [pc, #284]	@ (800c634 <LmHandlerConfigure+0x270>)
 800c518:	695b      	ldr	r3, [r3, #20]
 800c51a:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c51c:	f107 0318 	add.w	r3, r7, #24
 800c520:	4618      	mov	r0, r3
 800c522:	f005 fb5d 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
    }
    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800c526:	2302      	movs	r3, #2
 800c528:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c52a:	f107 0318 	add.w	r3, r7, #24
 800c52e:	4618      	mov	r0, r3
 800c530:	f005 f9b0 	bl	8011894 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	2208      	movs	r2, #8
 800c538:	4619      	mov	r1, r3
 800c53a:	483e      	ldr	r0, [pc, #248]	@ (800c634 <LmHandlerConfigure+0x270>)
 800c53c:	f00a fca5 	bl	8016e8a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800c540:	2303      	movs	r3, #3
 800c542:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c544:	f107 0318 	add.w	r3, r7, #24
 800c548:	4618      	mov	r0, r3
 800c54a:	f005 f9a3 	bl	8011894 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	2208      	movs	r2, #8
 800c552:	4619      	mov	r1, r3
 800c554:	4838      	ldr	r0, [pc, #224]	@ (800c638 <LmHandlerConfigure+0x274>)
 800c556:	f00a fc98 	bl	8016e8a <memcpy1>

    SecureElementPrintKeys();
 800c55a:	f7ff fc21 	bl	800bda0 <SecureElementPrintKeys>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800c55e:	4b37      	ldr	r3, [pc, #220]	@ (800c63c <LmHandlerConfigure+0x278>)
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	461a      	mov	r2, r3
 800c564:	4b36      	ldr	r3, [pc, #216]	@ (800c640 <LmHandlerConfigure+0x27c>)
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	4619      	mov	r1, r3
 800c56a:	4b36      	ldr	r3, [pc, #216]	@ (800c644 <LmHandlerConfigure+0x280>)
 800c56c:	781b      	ldrb	r3, [r3, #0]
 800c56e:	4618      	mov	r0, r3
 800c570:	4b35      	ldr	r3, [pc, #212]	@ (800c648 <LmHandlerConfigure+0x284>)
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	9303      	str	r3, [sp, #12]
 800c576:	9002      	str	r0, [sp, #8]
 800c578:	9101      	str	r1, [sp, #4]
 800c57a:	9200      	str	r2, [sp, #0]
 800c57c:	4b33      	ldr	r3, [pc, #204]	@ (800c64c <LmHandlerConfigure+0x288>)
 800c57e:	2200      	movs	r2, #0
 800c580:	2100      	movs	r1, #0
 800c582:	2002      	movs	r0, #2
 800c584:	f00e ffd8 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800c588:	230f      	movs	r3, #15
 800c58a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800c58c:	2301      	movs	r3, #1
 800c58e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800c590:	f107 0318 	add.w	r3, r7, #24
 800c594:	4618      	mov	r0, r3
 800c596:	f005 fb23 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800c59a:	2310      	movs	r3, #16
 800c59c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800c59e:	2300      	movs	r3, #0
 800c5a0:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c5a2:	f107 0318 	add.w	r3, r7, #24
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f005 fb1a 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800c5ac:	2304      	movs	r3, #4
 800c5ae:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800c5b0:	4b19      	ldr	r3, [pc, #100]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c5b2:	789b      	ldrb	r3, [r3, #2]
 800c5b4:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c5b6:	f107 0318 	add.w	r3, r7, #24
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f005 fb10 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800c5c0:	2338      	movs	r3, #56	@ 0x38
 800c5c2:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800c5c4:	4b14      	ldr	r3, [pc, #80]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c5ca:	f107 0318 	add.w	r3, r7, #24
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f005 fb06 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800c5d4:	230f      	movs	r3, #15
 800c5d6:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800c5d8:	4b0f      	ldr	r3, [pc, #60]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	f107 0210 	add.w	r2, r7, #16
 800c5e0:	4611      	mov	r1, r2
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f008 f9b0 	bl	8014948 <RegionGetPhyParam>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	bf14      	ite	ne
 800c5f2:	2301      	movne	r3, #1
 800c5f4:	2300      	moveq	r3, #0
 800c5f6:	b2da      	uxtb	r2, r3
 800c5f8:	4b07      	ldr	r3, [pc, #28]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c5fa:	719a      	strb	r2, [r3, #6]

    // Set system maximum tolerated rx error in milliseconds
    LmHandlerSetSystemMaxRxError( 20 );
 800c5fc:	2014      	movs	r0, #20
 800c5fe:	f000 fab9 	bl	800cb74 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800c602:	4b05      	ldr	r3, [pc, #20]	@ (800c618 <LmHandlerConfigure+0x254>)
 800c604:	799b      	ldrb	r3, [r3, #6]
 800c606:	4618      	mov	r0, r3
 800c608:	f006 f918 	bl	801283c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800c60c:	2300      	movs	r3, #0
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3740      	adds	r7, #64	@ 0x40
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}
 800c616:	bf00      	nop
 800c618:	20000738 	.word	0x20000738
 800c61c:	20000778 	.word	0x20000778
 800c620:	0801eb78 	.word	0x0801eb78
 800c624:	20000760 	.word	0x20000760
 800c628:	20000750 	.word	0x20000750
 800c62c:	2000086e 	.word	0x2000086e
 800c630:	2000074c 	.word	0x2000074c
 800c634:	20000078 	.word	0x20000078
 800c638:	20000080 	.word	0x20000080
 800c63c:	2000008f 	.word	0x2000008f
 800c640:	2000008e 	.word	0x2000008e
 800c644:	2000008d 	.word	0x2000008d
 800c648:	2000008c 	.word	0x2000008c
 800c64c:	0801ebc4 	.word	0x0801ebc4

0800c650 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b082      	sub	sp, #8
 800c654:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800c656:	f002 fd45 	bl	800f0e4 <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800c65a:	f000 fd3b 	bl	800d0d4 <LmHandlerPackagesProcess>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Check if a package transmission is pending.
    // If it is the case exit function earlier
    if( LmHandlerPackageIsTxPending( ) == true )
 800c65e:	f000 fd0f 	bl	800d080 <LmHandlerPackageIsTxPending>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d117      	bne.n	800c698 <LmHandlerProcess+0x48>
    {
        return;
    }

    // If a MAC layer scheduled uplink is still pending try to send it.
    if( IsUplinkTxPending == true )
 800c668:	4b0d      	ldr	r3, [pc, #52]	@ (800c6a0 <LmHandlerProcess+0x50>)
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d014      	beq.n	800c69a <LmHandlerProcess+0x4a>
    {
        // Send an empty message
        LmHandlerAppData_t appData =
 800c670:	2300      	movs	r3, #0
 800c672:	703b      	strb	r3, [r7, #0]
 800c674:	2300      	movs	r3, #0
 800c676:	707b      	strb	r3, [r7, #1]
 800c678:	2300      	movs	r3, #0
 800c67a:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800c67c:	4b09      	ldr	r3, [pc, #36]	@ (800c6a4 <LmHandlerProcess+0x54>)
 800c67e:	78d9      	ldrb	r1, [r3, #3]
 800c680:	463b      	mov	r3, r7
 800c682:	2200      	movs	r2, #0
 800c684:	4618      	mov	r0, r3
 800c686:	f000 f8b7 	bl	800c7f8 <LmHandlerSend>
 800c68a:	4603      	mov	r3, r0
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d104      	bne.n	800c69a <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800c690:	4b03      	ldr	r3, [pc, #12]	@ (800c6a0 <LmHandlerProcess+0x50>)
 800c692:	2200      	movs	r2, #0
 800c694:	701a      	strb	r2, [r3, #0]
 800c696:	e000      	b.n	800c69a <LmHandlerProcess+0x4a>
        return;
 800c698:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800c69a:	3708      	adds	r7, #8
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}
 800c6a0:	20000778 	.word	0x20000778
 800c6a4:	20000738 	.word	0x20000738

0800c6a8 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800c6ac:	4b02      	ldr	r3, [pc, #8]	@ (800c6b8 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bc80      	pop	{r7}
 800c6b6:	4770      	bx	lr
 800c6b8:	20000774 	.word	0x20000774

0800c6bc <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b090      	sub	sp, #64	@ 0x40
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	460a      	mov	r2, r1
 800c6c6:	71fb      	strb	r3, [r7, #7]
 800c6c8:	4613      	mov	r3, r2
 800c6ca:	71bb      	strb	r3, [r7, #6]
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800c6d2:	4b36      	ldr	r3, [pc, #216]	@ (800c7ac <LmHandlerJoin+0xf0>)
 800c6d4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    if ( mode == ACTIVATION_TYPE_OTAA )
 800c6de:	79fb      	ldrb	r3, [r7, #7]
 800c6e0:	2b02      	cmp	r3, #2
 800c6e2:	d10b      	bne.n	800c6fc <LmHandlerJoin+0x40>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c6e4:	2302      	movs	r3, #2
 800c6e6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800c6ea:	4b31      	ldr	r3, [pc, #196]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c6ec:	2202      	movs	r2, #2
 800c6ee:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800c6f0:	4a2f      	ldr	r2, [pc, #188]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c6f2:	79bb      	ldrb	r3, [r7, #6]
 800c6f4:	71d3      	strb	r3, [r2, #7]
        LoRaMacStart();
 800c6f6:	f004 ffdb 	bl	80116b0 <LoRaMacStart>
 800c6fa:	e041      	b.n	800c780 <LmHandlerJoin+0xc4>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800c702:	4b2b      	ldr	r3, [pc, #172]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c704:	2201      	movs	r2, #1
 800c706:	719a      	strb	r2, [r3, #6]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800c708:	4b28      	ldr	r3, [pc, #160]	@ (800c7ac <LmHandlerJoin+0xf0>)
 800c70a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800c70e:	4b28      	ldr	r3, [pc, #160]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c710:	711a      	strb	r2, [r3, #4]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800c712:	4b27      	ldr	r3, [pc, #156]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c714:	2200      	movs	r2, #0
 800c716:	715a      	strb	r2, [r3, #5]
        JoinParams.forceRejoin = forceRejoin;
 800c718:	4a25      	ldr	r2, [pc, #148]	@ (800c7b0 <LmHandlerJoin+0xf4>)
 800c71a:	79bb      	ldrb	r3, [r7, #6]
 800c71c:	71d3      	strb	r3, [r2, #7]

        if (CtxRestoreDone == false)
 800c71e:	4b25      	ldr	r3, [pc, #148]	@ (800c7b4 <LmHandlerJoin+0xf8>)
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	f083 0301 	eor.w	r3, r3, #1
 800c726:	b2db      	uxtb	r3, r3
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d01e      	beq.n	800c76a <LmHandlerJoin+0xae>
        {
            // Configure the default datarate
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800c72c:	231f      	movs	r3, #31
 800c72e:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800c730:	4b1e      	ldr	r3, [pc, #120]	@ (800c7ac <LmHandlerJoin+0xf0>)
 800c732:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c736:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800c738:	f107 0308 	add.w	r3, r7, #8
 800c73c:	4618      	mov	r0, r3
 800c73e:	f005 fa4f 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800c742:	2320      	movs	r3, #32
 800c744:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800c746:	4b19      	ldr	r3, [pc, #100]	@ (800c7ac <LmHandlerJoin+0xf0>)
 800c748:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c74c:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800c74e:	f107 0308 	add.w	r3, r7, #8
 800c752:	4618      	mov	r0, r3
 800c754:	f005 fa44 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800c758:	2329      	movs	r3, #41	@ 0x29
 800c75a:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800c75c:	4b16      	ldr	r3, [pc, #88]	@ (800c7b8 <LmHandlerJoin+0xfc>)
 800c75e:	60fb      	str	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800c760:	f107 0308 	add.w	r3, r7, #8
 800c764:	4618      	mov	r0, r3
 800c766:	f005 fa3b 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            SecureElementSetObjHandler(APP_S_KEY, KMS_APP_S_KEY_OBJECT_HANDLE);
#endif  /* LORAWAN_KMS == 1 */
        }

        LoRaMacStart();
 800c76a:	f004 ffa1 	bl	80116b0 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c76e:	2301      	movs	r3, #1
 800c770:	723b      	strb	r3, [r7, #8]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800c772:	2301      	movs	r3, #1
 800c774:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800c776:	f107 0308 	add.w	r3, r7, #8
 800c77a:	4618      	mov	r0, r3
 800c77c:	f005 fa30 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
#endif
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ((CtxRestoreDone == false) || (forceRejoin == true))
 800c780:	4b0c      	ldr	r3, [pc, #48]	@ (800c7b4 <LmHandlerJoin+0xf8>)
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	f083 0301 	eor.w	r3, r3, #1
 800c788:	b2db      	uxtb	r3, r3
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d102      	bne.n	800c794 <LmHandlerJoin+0xd8>
 800c78e:	79bb      	ldrb	r3, [r7, #6]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d004      	beq.n	800c79e <LmHandlerJoin+0xe2>
    {
        // Starts the join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800c794:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c798:	4618      	mov	r0, r3
 800c79a:	f005 fd91 	bl	80122c0 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800c79e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7a0:	4a06      	ldr	r2, [pc, #24]	@ (800c7bc <LmHandlerJoin+0x100>)
 800c7a2:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800c7a4:	bf00      	nop
 800c7a6:	3740      	adds	r7, #64	@ 0x40
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20000738 	.word	0x20000738
 800c7b0:	20000090 	.word	0x20000090
 800c7b4:	2000086e 	.word	0x2000086e
 800c7b8:	01000400 	.word	0x01000400
 800c7bc:	20000774 	.word	0x20000774

0800c7c0 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b08a      	sub	sp, #40	@ 0x28
 800c7c4:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800c7ca:	463b      	mov	r3, r7
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f005 f861 	bl	8011894 <LoRaMacMibGetRequestConfirm>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == LORAMAC_STATUS_OK )
 800c7d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d106      	bne.n	800c7ee <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800c7e0:	793b      	ldrb	r3, [r7, #4]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d101      	bne.n	800c7ea <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	e002      	b.n	800c7f0 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e000      	b.n	800c7f0 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800c7ee:	2300      	movs	r3, #0
    }
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3728      	adds	r7, #40	@ 0x28
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed, bool allowDelayedTx )
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b08a      	sub	sp, #40	@ 0x28
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	460b      	mov	r3, r1
 800c802:	70fb      	strb	r3, [r7, #3]
 800c804:	4613      	mov	r3, r2
 800c806:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800c808:	23ff      	movs	r3, #255	@ 0xff
 800c80a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800c80e:	f002 f9c9 	bl	800eba4 <LoRaMacIsBusy>
 800c812:	4603      	mov	r3, r0
 800c814:	2b00      	cmp	r3, #0
 800c816:	d002      	beq.n	800c81e <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800c818:	f06f 0301 	mvn.w	r3, #1
 800c81c:	e0a3      	b.n	800c966 <LmHandlerSend+0x16e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800c81e:	f7ff ffcf 	bl	800c7c0 <LmHandlerJoinStatus>
 800c822:	4603      	mov	r3, r0
 800c824:	2b01      	cmp	r3, #1
 800c826:	d00a      	beq.n	800c83e <LmHandlerSend+0x46>
    {
        // The network isn't joined, try again.
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800c828:	4b51      	ldr	r3, [pc, #324]	@ (800c970 <LmHandlerSend+0x178>)
 800c82a:	799b      	ldrb	r3, [r3, #6]
 800c82c:	4a50      	ldr	r2, [pc, #320]	@ (800c970 <LmHandlerSend+0x178>)
 800c82e:	79d2      	ldrb	r2, [r2, #7]
 800c830:	4611      	mov	r1, r2
 800c832:	4618      	mov	r0, r3
 800c834:	f7ff ff42 	bl	800c6bc <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c838:	f06f 0302 	mvn.w	r3, #2
 800c83c:	e093      	b.n	800c966 <LmHandlerSend+0x16e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800c83e:	4a4d      	ldr	r2, [pc, #308]	@ (800c974 <LmHandlerSend+0x17c>)
 800c840:	78fb      	ldrb	r3, [r7, #3]
 800c842:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800c844:	78fb      	ldrb	r3, [r7, #3]
 800c846:	2b00      	cmp	r3, #0
 800c848:	bf14      	ite	ne
 800c84a:	2301      	movne	r3, #1
 800c84c:	2300      	moveq	r3, #0
 800c84e:	b2db      	uxtb	r3, r3
 800c850:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800c852:	4b49      	ldr	r3, [pc, #292]	@ (800c978 <LmHandlerSend+0x180>)
 800c854:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c858:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	785b      	ldrb	r3, [r3, #1]
 800c85e:	f107 020c 	add.w	r2, r7, #12
 800c862:	4611      	mov	r1, r2
 800c864:	4618      	mov	r0, r3
 800c866:	f004 ff85 	bl	8011774 <LoRaMacQueryTxPossible>
 800c86a:	4603      	mov	r3, r0
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d009      	beq.n	800c884 <LmHandlerSend+0x8c>
    {
        // Send empty frame in order to flush MAC commands
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800c870:	2300      	movs	r3, #0
 800c872:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800c874:	2300      	movs	r3, #0
 800c876:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800c878:	2300      	movs	r3, #0
 800c87a:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800c87c:	23f9      	movs	r3, #249	@ 0xf9
 800c87e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c882:	e008      	b.n	800c896 <LmHandlerSend+0x9e>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	781b      	ldrb	r3, [r3, #0]
 800c888:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	785b      	ldrb	r3, [r3, #1]
 800c88e:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800c896:	4b37      	ldr	r3, [pc, #220]	@ (800c974 <LmHandlerSend+0x17c>)
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	3310      	adds	r3, #16
 800c89c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c8a0:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800c8a4:	4b34      	ldr	r3, [pc, #208]	@ (800c978 <LmHandlerSend+0x180>)
 800c8a6:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800c8aa:	4b32      	ldr	r3, [pc, #200]	@ (800c974 <LmHandlerSend+0x17c>)
 800c8ac:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800c8ae:	78ba      	ldrb	r2, [r7, #2]
 800c8b0:	f107 0310 	add.w	r3, r7, #16
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f005 fe88 	bl	80125cc <LoRaMacMcpsRequest>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800c8c2:	6a3b      	ldr	r3, [r7, #32]
 800c8c4:	4a2d      	ldr	r2, [pc, #180]	@ (800c97c <LmHandlerSend+0x184>)
 800c8c6:	6013      	str	r3, [r2, #0]

    switch (status)
 800c8c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c8cc:	2b11      	cmp	r3, #17
 800c8ce:	d843      	bhi.n	800c958 <LmHandlerSend+0x160>
 800c8d0:	a201      	add	r2, pc, #4	@ (adr r2, 800c8d8 <LmHandlerSend+0xe0>)
 800c8d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8d6:	bf00      	nop
 800c8d8:	0800c921 	.word	0x0800c921
 800c8dc:	0800c939 	.word	0x0800c939
 800c8e0:	0800c959 	.word	0x0800c959
 800c8e4:	0800c959 	.word	0x0800c959
 800c8e8:	0800c959 	.word	0x0800c959
 800c8ec:	0800c959 	.word	0x0800c959
 800c8f0:	0800c959 	.word	0x0800c959
 800c8f4:	0800c941 	.word	0x0800c941
 800c8f8:	0800c959 	.word	0x0800c959
 800c8fc:	0800c959 	.word	0x0800c959
 800c900:	0800c959 	.word	0x0800c959
 800c904:	0800c951 	.word	0x0800c951
 800c908:	0800c959 	.word	0x0800c959
 800c90c:	0800c959 	.word	0x0800c959
 800c910:	0800c939 	.word	0x0800c939
 800c914:	0800c939 	.word	0x0800c939
 800c918:	0800c939 	.word	0x0800c939
 800c91c:	0800c949 	.word	0x0800c949
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            IsUplinkTxPending = false;
 800c920:	4b17      	ldr	r3, [pc, #92]	@ (800c980 <LmHandlerSend+0x188>)
 800c922:	2200      	movs	r2, #0
 800c924:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if (lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED)
 800c926:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c92a:	f113 0f07 	cmn.w	r3, #7
 800c92e:	d017      	beq.n	800c960 <LmHandlerSend+0x168>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800c930:	2300      	movs	r3, #0
 800c932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800c936:	e013      	b.n	800c960 <LmHandlerSend+0x168>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800c938:	23fe      	movs	r3, #254	@ 0xfe
 800c93a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c93e:	e010      	b.n	800c962 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c940:	23fd      	movs	r3, #253	@ 0xfd
 800c942:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c946:	e00c      	b.n	800c962 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800c948:	23fb      	movs	r3, #251	@ 0xfb
 800c94a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c94e:	e008      	b.n	800c962 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800c950:	23fa      	movs	r3, #250	@ 0xfa
 800c952:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c956:	e004      	b.n	800c962 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800c958:	23ff      	movs	r3, #255	@ 0xff
 800c95a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c95e:	e000      	b.n	800c962 <LmHandlerSend+0x16a>
            break;
 800c960:	bf00      	nop
    }

    return lmhStatus;
 800c962:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c966:	4618      	mov	r0, r3
 800c968:	3728      	adds	r7, #40	@ 0x28
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	20000090 	.word	0x20000090
 800c974:	20000098 	.word	0x20000098
 800c978:	20000738 	.word	0x20000738
 800c97c:	20000774 	.word	0x20000774
 800c980:	20000778 	.word	0x20000778

0800c984 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b086      	sub	sp, #24
 800c988:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800c98a:	2309      	movs	r3, #9
 800c98c:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800c98e:	463b      	mov	r3, r7
 800c990:	4618      	mov	r0, r3
 800c992:	f005 fc95 	bl	80122c0 <LoRaMacMlmeRequest>
 800c996:	4603      	mov	r3, r0
 800c998:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	4a06      	ldr	r2, [pc, #24]	@ (800c9b8 <LmHandlerDeviceTimeReq+0x34>)
 800c99e:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d101      	bne.n	800c9aa <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	e001      	b.n	800c9ae <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800c9aa:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3718      	adds	r7, #24
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	20000774 	.word	0x20000774

0800c9bc <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b083      	sub	sp, #12
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800c9c6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	370c      	adds	r7, #12
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bc80      	pop	{r7}
 800c9d2:	4770      	bx	lr

0800c9d4 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b08c      	sub	sp, #48	@ 0x30
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	4603      	mov	r3, r0
 800c9dc:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if (LoRaMacIsBusy() == true)
 800c9e4:	f002 f8de 	bl	800eba4 <LoRaMacIsBusy>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d002      	beq.n	800c9f4 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800c9ee:	f06f 0301 	mvn.w	r3, #1
 800c9f2:	e071      	b.n	800cad8 <LmHandlerRequestClass+0x104>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800c9f4:	f7ff fee4 	bl	800c7c0 <LmHandlerJoinStatus>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d002      	beq.n	800ca04 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800c9fe:	f06f 0302 	mvn.w	r3, #2
 800ca02:	e069      	b.n	800cad8 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800ca04:	2300      	movs	r3, #0
 800ca06:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ca08:	f107 0308 	add.w	r3, r7, #8
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f004 ff41 	bl	8011894 <LoRaMacMibGetRequestConfirm>
 800ca12:	4603      	mov	r3, r0
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d002      	beq.n	800ca1e <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800ca18:	f04f 33ff 	mov.w	r3, #4294967295
 800ca1c:	e05c      	b.n	800cad8 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800ca1e:	7b3b      	ldrb	r3, [r7, #12]
 800ca20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800ca24:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800ca28:	79fb      	ldrb	r3, [r7, #7]
 800ca2a:	429a      	cmp	r2, r3
 800ca2c:	d052      	beq.n	800cad4 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800ca2e:	79fb      	ldrb	r3, [r7, #7]
 800ca30:	2b02      	cmp	r3, #2
 800ca32:	d028      	beq.n	800ca86 <LmHandlerRequestClass+0xb2>
 800ca34:	2b02      	cmp	r3, #2
 800ca36:	dc48      	bgt.n	800caca <LmHandlerRequestClass+0xf6>
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d002      	beq.n	800ca42 <LmHandlerRequestClass+0x6e>
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d01e      	beq.n	800ca7e <LmHandlerRequestClass+0xaa>
                    }
                }
            }
            break;
        default:
            break;
 800ca40:	e043      	b.n	800caca <LmHandlerRequestClass+0xf6>
                if( currentClass != CLASS_A )
 800ca42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d041      	beq.n	800cace <LmHandlerRequestClass+0xfa>
                    mibReq.Param.Class = newClass;
 800ca4a:	79fb      	ldrb	r3, [r7, #7]
 800ca4c:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800ca4e:	f107 0308 	add.w	r3, r7, #8
 800ca52:	4618      	mov	r0, r3
 800ca54:	f005 f8c4 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d10b      	bne.n	800ca76 <LmHandlerRequestClass+0xa2>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800ca5e:	4b20      	ldr	r3, [pc, #128]	@ (800cae0 <LmHandlerRequestClass+0x10c>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d032      	beq.n	800cace <LmHandlerRequestClass+0xfa>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800ca68:	4b1d      	ldr	r3, [pc, #116]	@ (800cae0 <LmHandlerRequestClass+0x10c>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca6e:	79fa      	ldrb	r2, [r7, #7]
 800ca70:	4610      	mov	r0, r2
 800ca72:	4798      	blx	r3
            break;
 800ca74:	e02b      	b.n	800cace <LmHandlerRequestClass+0xfa>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800ca76:	23ff      	movs	r3, #255	@ 0xff
 800ca78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800ca7c:	e027      	b.n	800cace <LmHandlerRequestClass+0xfa>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800ca7e:	23ff      	movs	r3, #255	@ 0xff
 800ca80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800ca84:	e026      	b.n	800cad4 <LmHandlerRequestClass+0x100>
                if( currentClass != CLASS_A )
 800ca86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d003      	beq.n	800ca96 <LmHandlerRequestClass+0xc2>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800ca8e:	23ff      	movs	r3, #255	@ 0xff
 800ca90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800ca94:	e01d      	b.n	800cad2 <LmHandlerRequestClass+0xfe>
                    mibReq.Param.Class = newClass;
 800ca96:	79fb      	ldrb	r3, [r7, #7]
 800ca98:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800ca9a:	f107 0308 	add.w	r3, r7, #8
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f005 f89e 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d10b      	bne.n	800cac2 <LmHandlerRequestClass+0xee>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800caaa:	4b0d      	ldr	r3, [pc, #52]	@ (800cae0 <LmHandlerRequestClass+0x10c>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d00e      	beq.n	800cad2 <LmHandlerRequestClass+0xfe>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800cab4:	4b0a      	ldr	r3, [pc, #40]	@ (800cae0 <LmHandlerRequestClass+0x10c>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caba:	79fa      	ldrb	r2, [r7, #7]
 800cabc:	4610      	mov	r0, r2
 800cabe:	4798      	blx	r3
            break;
 800cac0:	e007      	b.n	800cad2 <LmHandlerRequestClass+0xfe>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800cac2:	23ff      	movs	r3, #255	@ 0xff
 800cac4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800cac8:	e003      	b.n	800cad2 <LmHandlerRequestClass+0xfe>
            break;
 800caca:	bf00      	nop
 800cacc:	e002      	b.n	800cad4 <LmHandlerRequestClass+0x100>
            break;
 800cace:	bf00      	nop
 800cad0:	e000      	b.n	800cad4 <LmHandlerRequestClass+0x100>
            break;
 800cad2:	bf00      	nop
        }
    }
    return errorStatus;
 800cad4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3730      	adds	r7, #48	@ 0x30
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	2000074c 	.word	0x2000074c

0800cae4 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b08c      	sub	sp, #48	@ 0x30
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d102      	bne.n	800caf8 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800caf2:	f04f 33ff 	mov.w	r3, #4294967295
 800caf6:	e010      	b.n	800cb1a <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800caf8:	2300      	movs	r3, #0
 800cafa:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800cafc:	f107 030c 	add.w	r3, r7, #12
 800cb00:	4618      	mov	r0, r3
 800cb02:	f004 fec7 	bl	8011894 <LoRaMacMibGetRequestConfirm>
 800cb06:	4603      	mov	r3, r0
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d002      	beq.n	800cb12 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cb0c:	f04f 33ff 	mov.w	r3, #4294967295
 800cb10:	e003      	b.n	800cb1a <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800cb12:	7c3a      	ldrb	r2, [r7, #16]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800cb18:	2300      	movs	r3, #0
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3730      	adds	r7, #48	@ 0x30
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
	...

0800cb24 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b08c      	sub	sp, #48	@ 0x30
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d102      	bne.n	800cb38 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800cb32:	f04f 33ff 	mov.w	r3, #4294967295
 800cb36:	e016      	b.n	800cb66 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800cb38:	2320      	movs	r3, #32
 800cb3a:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800cb3c:	f107 030c 	add.w	r3, r7, #12
 800cb40:	4618      	mov	r0, r3
 800cb42:	f004 fea7 	bl	8011894 <LoRaMacMibGetRequestConfirm>
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d002      	beq.n	800cb52 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cb4c:	f04f 33ff 	mov.w	r3, #4294967295
 800cb50:	e009      	b.n	800cb66 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800cb52:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f993 2000 	ldrsb.w	r2, [r3]
 800cb60:	4b03      	ldr	r3, [pc, #12]	@ (800cb70 <LmHandlerGetTxDatarate+0x4c>)
 800cb62:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800cb64:	2300      	movs	r3, #0
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3730      	adds	r7, #48	@ 0x30
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	20000738 	.word	0x20000738

0800cb74 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b08c      	sub	sp, #48	@ 0x30
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800cb7c:	2323      	movs	r3, #35	@ 0x23
 800cb7e:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800cb84:	f107 030c 	add.w	r3, r7, #12
 800cb88:	4618      	mov	r0, r3
 800cb8a:	f005 f829 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d002      	beq.n	800cb9a <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800cb94:	f04f 33ff 	mov.w	r3, #4294967295
 800cb98:	e000      	b.n	800cb9c <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800cb9a:	2300      	movs	r3, #0
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	3730      	adds	r7, #48	@ 0x30
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b082      	sub	sp, #8
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800cbac:	4b15      	ldr	r3, [pc, #84]	@ (800cc04 <McpsConfirm+0x60>)
 800cbae:	2201      	movs	r2, #1
 800cbb0:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	785a      	ldrb	r2, [r3, #1]
 800cbb6:	4b13      	ldr	r3, [pc, #76]	@ (800cc04 <McpsConfirm+0x60>)
 800cbb8:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	789b      	ldrb	r3, [r3, #2]
 800cbbe:	b25a      	sxtb	r2, r3
 800cbc0:	4b10      	ldr	r3, [pc, #64]	@ (800cc04 <McpsConfirm+0x60>)
 800cbc2:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	4a0e      	ldr	r2, [pc, #56]	@ (800cc04 <McpsConfirm+0x60>)
 800cbca:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800cbd2:	4b0c      	ldr	r3, [pc, #48]	@ (800cc04 <McpsConfirm+0x60>)
 800cbd4:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	b2da      	uxtb	r2, r3
 800cbdc:	4b09      	ldr	r3, [pc, #36]	@ (800cc04 <McpsConfirm+0x60>)
 800cbde:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	791b      	ldrb	r3, [r3, #4]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	4b07      	ldr	r3, [pc, #28]	@ (800cc04 <McpsConfirm+0x60>)
 800cbe8:	725a      	strb	r2, [r3, #9]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800cbea:	4b07      	ldr	r3, [pc, #28]	@ (800cc08 <McpsConfirm+0x64>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbf0:	4804      	ldr	r0, [pc, #16]	@ (800cc04 <McpsConfirm+0x60>)
 800cbf2:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800cbf4:	6879      	ldr	r1, [r7, #4]
 800cbf6:	2000      	movs	r0, #0
 800cbf8:	f000 f9c6 	bl	800cf88 <LmHandlerPackagesNotify>
}
 800cbfc:	bf00      	nop
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}
 800cc04:	20000098 	.word	0x20000098
 800cc08:	2000074c 	.word	0x2000074c

0800cc0c <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b086      	sub	sp, #24
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800cc16:	2300      	movs	r3, #0
 800cc18:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800cc1a:	4b2c      	ldr	r3, [pc, #176]	@ (800cccc <McpsIndication+0xc0>)
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	785a      	ldrb	r2, [r3, #1]
 800cc24:	4b29      	ldr	r3, [pc, #164]	@ (800cccc <McpsIndication+0xc0>)
 800cc26:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800cc28:	4b28      	ldr	r3, [pc, #160]	@ (800cccc <McpsIndication+0xc0>)
 800cc2a:	785b      	ldrb	r3, [r3, #1]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d149      	bne.n	800ccc4 <McpsIndication+0xb8>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	791b      	ldrb	r3, [r3, #4]
 800cc34:	b25a      	sxtb	r2, r3
 800cc36:	4b25      	ldr	r3, [pc, #148]	@ (800cccc <McpsIndication+0xc0>)
 800cc38:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cc40:	b25a      	sxtb	r2, r3
 800cc42:	4b22      	ldr	r3, [pc, #136]	@ (800cccc <McpsIndication+0xc0>)
 800cc44:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800cc4c:	4b1f      	ldr	r3, [pc, #124]	@ (800cccc <McpsIndication+0xc0>)
 800cc4e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	78da      	ldrb	r2, [r3, #3]
 800cc54:	4b1d      	ldr	r3, [pc, #116]	@ (800cccc <McpsIndication+0xc0>)
 800cc56:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	4a1b      	ldr	r2, [pc, #108]	@ (800cccc <McpsIndication+0xc0>)
 800cc5e:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	78db      	ldrb	r3, [r3, #3]
 800cc64:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	7b1b      	ldrb	r3, [r3, #12]
 800cc6a:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	689b      	ldr	r3, [r3, #8]
 800cc70:	617b      	str	r3, [r7, #20]

    LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800cc72:	4b17      	ldr	r3, [pc, #92]	@ (800ccd0 <McpsIndication+0xc4>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc78:	f107 0210 	add.w	r2, r7, #16
 800cc7c:	4913      	ldr	r1, [pc, #76]	@ (800cccc <McpsIndication+0xc0>)
 800cc7e:	4610      	mov	r0, r2
 800cc80:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800cc82:	4b13      	ldr	r3, [pc, #76]	@ (800ccd0 <McpsIndication+0xc4>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d007      	beq.n	800cc9c <McpsIndication+0x90>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	7e1b      	ldrb	r3, [r3, #24]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d003      	beq.n	800cc9c <McpsIndication+0x90>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800cc94:	4b0e      	ldr	r3, [pc, #56]	@ (800ccd0 <McpsIndication+0xc4>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc9a:	4798      	blx	r3
    }
    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800cc9c:	6879      	ldr	r1, [r7, #4]
 800cc9e:	2001      	movs	r0, #1
 800cca0:	f000 f972 	bl	800cf88 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800cca4:	f107 030f 	add.w	r3, r7, #15
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f7ff ff1b 	bl	800cae4 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true);
    }
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	795b      	ldrb	r3, [r3, #5]
 800ccb2:	2b01      	cmp	r3, #1
 800ccb4:	d107      	bne.n	800ccc6 <McpsIndication+0xba>
 800ccb6:	7bfb      	ldrb	r3, [r7, #15]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d104      	bne.n	800ccc6 <McpsIndication+0xba>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.
        IsUplinkTxPending = true;
 800ccbc:	4b05      	ldr	r3, [pc, #20]	@ (800ccd4 <McpsIndication+0xc8>)
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	701a      	strb	r2, [r3, #0]
 800ccc2:	e000      	b.n	800ccc6 <McpsIndication+0xba>
        return;
 800ccc4:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800ccc6:	3718      	adds	r7, #24
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}
 800cccc:	200000b4 	.word	0x200000b4
 800ccd0:	2000074c 	.word	0x2000074c
 800ccd4:	20000778 	.word	0x20000778

0800ccd8 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b08c      	sub	sp, #48	@ 0x30
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800cce0:	4b3c      	ldr	r3, [pc, #240]	@ (800cdd4 <MlmeConfirm+0xfc>)
 800cce2:	2200      	movs	r2, #0
 800cce4:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	785a      	ldrb	r2, [r3, #1]
 800ccea:	4b3a      	ldr	r3, [pc, #232]	@ (800cdd4 <MlmeConfirm+0xfc>)
 800ccec:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800ccee:	4b3a      	ldr	r3, [pc, #232]	@ (800cdd8 <MlmeConfirm+0x100>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccf4:	4837      	ldr	r0, [pc, #220]	@ (800cdd4 <MlmeConfirm+0xfc>)
 800ccf6:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800ccf8:	6879      	ldr	r1, [r7, #4]
 800ccfa:	2002      	movs	r0, #2
 800ccfc:	f000 f944 	bl	800cf88 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	3b01      	subs	r3, #1
 800cd06:	2b0b      	cmp	r3, #11
 800cd08:	d85c      	bhi.n	800cdc4 <MlmeConfirm+0xec>
 800cd0a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd10 <MlmeConfirm+0x38>)
 800cd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd10:	0800cd41 	.word	0x0800cd41
 800cd14:	0800cdc5 	.word	0x0800cdc5
 800cd18:	0800cdc5 	.word	0x0800cdc5
 800cd1c:	0800cd93 	.word	0x0800cd93
 800cd20:	0800cdc5 	.word	0x0800cdc5
 800cd24:	0800cdc5 	.word	0x0800cdc5
 800cd28:	0800cdc5 	.word	0x0800cdc5
 800cd2c:	0800cdc5 	.word	0x0800cdc5
 800cd30:	0800cdc5 	.word	0x0800cdc5
 800cd34:	0800cdc5 	.word	0x0800cdc5
 800cd38:	0800cdab 	.word	0x0800cdab
 800cd3c:	0800cdc5 	.word	0x0800cdc5
    {
    case MLME_JOIN:
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_DEV_ADDR;
 800cd40:	2306      	movs	r3, #6
 800cd42:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cd44:	f107 030c 	add.w	r3, r7, #12
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f004 fda3 	bl	8011894 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	4a22      	ldr	r2, [pc, #136]	@ (800cddc <MlmeConfirm+0x104>)
 800cd52:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800cd54:	4822      	ldr	r0, [pc, #136]	@ (800cde0 <MlmeConfirm+0x108>)
 800cd56:	f7ff fee5 	bl	800cb24 <LmHandlerGetTxDatarate>

            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	785b      	ldrb	r3, [r3, #1]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d108      	bne.n	800cd74 <MlmeConfirm+0x9c>
            {
                // Status is OK, node has joined the network
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cd62:	4b20      	ldr	r3, [pc, #128]	@ (800cde4 <MlmeConfirm+0x10c>)
 800cd64:	2200      	movs	r2, #0
 800cd66:	715a      	strb	r2, [r3, #5]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800cd68:	4b1f      	ldr	r3, [pc, #124]	@ (800cde8 <MlmeConfirm+0x110>)
 800cd6a:	785b      	ldrb	r3, [r3, #1]
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f7ff fe31 	bl	800c9d4 <LmHandlerRequestClass>
 800cd72:	e002      	b.n	800cd7a <MlmeConfirm+0xa2>
            }
            else
            {
                // Join was not successful. Try to join again
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800cd74:	4b1b      	ldr	r3, [pc, #108]	@ (800cde4 <MlmeConfirm+0x10c>)
 800cd76:	22ff      	movs	r2, #255	@ 0xff
 800cd78:	715a      	strb	r2, [r3, #5]
            }
            // Notify upper layer
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800cd7a:	4b17      	ldr	r3, [pc, #92]	@ (800cdd8 <MlmeConfirm+0x100>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd80:	4818      	ldr	r0, [pc, #96]	@ (800cde4 <MlmeConfirm+0x10c>)
 800cd82:	4798      	blx	r3
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	785b      	ldrb	r3, [r3, #1]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d11d      	bne.n	800cdc8 <MlmeConfirm+0xf0>
            {
                SecureElementPrintSessionKeys();
 800cd8c:	f7ff f896 	bl	800bebc <SecureElementPrintSessionKeys>
            }
        }
        break;
 800cd90:	e01a      	b.n	800cdc8 <MlmeConfirm+0xf0>
    case MLME_LINK_CHECK:
        {
            RxParams.LinkCheck = true;
 800cd92:	4b16      	ldr	r3, [pc, #88]	@ (800cdec <MlmeConfirm+0x114>)
 800cd94:	2201      	movs	r2, #1
 800cd96:	745a      	strb	r2, [r3, #17]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	7a1a      	ldrb	r2, [r3, #8]
 800cd9c:	4b13      	ldr	r3, [pc, #76]	@ (800cdec <MlmeConfirm+0x114>)
 800cd9e:	749a      	strb	r2, [r3, #18]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	7a5a      	ldrb	r2, [r3, #9]
 800cda4:	4b11      	ldr	r3, [pc, #68]	@ (800cdec <MlmeConfirm+0x114>)
 800cda6:	74da      	strb	r2, [r3, #19]
        }
        break;
 800cda8:	e00f      	b.n	800cdca <MlmeConfirm+0xf2>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    case MLME_BEACON_ACQUISITION:
        {
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	785b      	ldrb	r3, [r3, #1]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d105      	bne.n	800cdbe <MlmeConfirm+0xe6>
            {
                // Beacon has been acquired
                // Request server for ping slot
                LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800cdb2:	4b0d      	ldr	r3, [pc, #52]	@ (800cde8 <MlmeConfirm+0x110>)
 800cdb4:	7b1b      	ldrb	r3, [r3, #12]
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f7ff fe00 	bl	800c9bc <LmHandlerPingSlotReq>
                // Beacon not acquired
                // Request Device Time again.
                LmHandlerDeviceTimeReq( );
            }
        }
        break;
 800cdbc:	e005      	b.n	800cdca <MlmeConfirm+0xf2>
                LmHandlerDeviceTimeReq( );
 800cdbe:	f7ff fde1 	bl	800c984 <LmHandlerDeviceTimeReq>
        break;
 800cdc2:	e002      	b.n	800cdca <MlmeConfirm+0xf2>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800cdc4:	bf00      	nop
 800cdc6:	e000      	b.n	800cdca <MlmeConfirm+0xf2>
        break;
 800cdc8:	bf00      	nop
    }
}
 800cdca:	bf00      	nop
 800cdcc:	3730      	adds	r7, #48	@ 0x30
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	20000098 	.word	0x20000098
 800cdd8:	2000074c 	.word	0x2000074c
 800cddc:	20000078 	.word	0x20000078
 800cde0:	20000094 	.word	0x20000094
 800cde4:	20000090 	.word	0x20000090
 800cde8:	20000738 	.word	0x20000738
 800cdec:	200000b4 	.word	0x200000b4

0800cdf0 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800cdfa:	4b24      	ldr	r3, [pc, #144]	@ (800ce8c <MlmeIndication+0x9c>)
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	785a      	ldrb	r2, [r3, #1]
 800ce04:	4b21      	ldr	r3, [pc, #132]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce06:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	789b      	ldrb	r3, [r3, #2]
 800ce0c:	b25a      	sxtb	r2, r3
 800ce0e:	4b1f      	ldr	r3, [pc, #124]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce10:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce18:	b25a      	sxtb	r2, r3
 800ce1a:	4b1c      	ldr	r3, [pc, #112]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce1c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800ce24:	4b19      	ldr	r3, [pc, #100]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce26:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	78da      	ldrb	r2, [r3, #3]
 800ce2c:	4b17      	ldr	r3, [pc, #92]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce2e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	4a15      	ldr	r2, [pc, #84]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce36:	60d3      	str	r3, [r2, #12]
    if ((mlmeIndication->MlmeIndication != MLME_BEACON) && (mlmeIndication->MlmeIndication != MLME_BEACON_LOST))
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	2b0a      	cmp	r3, #10
 800ce3e:	d009      	beq.n	800ce54 <MlmeIndication+0x64>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	781b      	ldrb	r3, [r3, #0]
 800ce44:	2b0e      	cmp	r3, #14
 800ce46:	d005      	beq.n	800ce54 <MlmeIndication+0x64>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800ce48:	4b11      	ldr	r3, [pc, #68]	@ (800ce90 <MlmeIndication+0xa0>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce4e:	490f      	ldr	r1, [pc, #60]	@ (800ce8c <MlmeIndication+0x9c>)
 800ce50:	2000      	movs	r0, #0
 800ce52:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800ce54:	6879      	ldr	r1, [r7, #4]
 800ce56:	2003      	movs	r0, #3
 800ce58:	f000 f896 	bl	800cf88 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	781b      	ldrb	r3, [r3, #0]
 800ce60:	2b0e      	cmp	r3, #14
 800ce62:	d00a      	beq.n	800ce7a <MlmeIndication+0x8a>
 800ce64:	2b0e      	cmp	r3, #14
 800ce66:	dc0a      	bgt.n	800ce7e <MlmeIndication+0x8e>
 800ce68:	2b06      	cmp	r3, #6
 800ce6a:	d002      	beq.n	800ce72 <MlmeIndication+0x82>
 800ce6c:	2b0a      	cmp	r3, #10
 800ce6e:	d008      	beq.n	800ce82 <MlmeIndication+0x92>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800ce70:	e005      	b.n	800ce7e <MlmeIndication+0x8e>
            IsUplinkTxPending = true;
 800ce72:	4b08      	ldr	r3, [pc, #32]	@ (800ce94 <MlmeIndication+0xa4>)
 800ce74:	2201      	movs	r2, #1
 800ce76:	701a      	strb	r2, [r3, #0]
        break;
 800ce78:	e004      	b.n	800ce84 <MlmeIndication+0x94>
        break;
 800ce7a:	bf00      	nop
 800ce7c:	e002      	b.n	800ce84 <MlmeIndication+0x94>
        break;
 800ce7e:	bf00      	nop
 800ce80:	e000      	b.n	800ce84 <MlmeIndication+0x94>
        break;
 800ce82:	bf00      	nop
    }
}
 800ce84:	bf00      	nop
 800ce86:	3708      	adds	r7, #8
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	bd80      	pop	{r7, pc}
 800ce8c:	200000b4 	.word	0x200000b4
 800ce90:	2000074c 	.word	0x2000074c
 800ce94:	20000778 	.word	0x20000778

0800ce98 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b084      	sub	sp, #16
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	4603      	mov	r3, r0
 800cea0:	6039      	str	r1, [r7, #0]
 800cea2:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800cea4:	2300      	movs	r3, #0
 800cea6:	60fb      	str	r3, [r7, #12]
    switch( id )
 800cea8:	79fb      	ldrb	r3, [r7, #7]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d103      	bne.n	800ceb6 <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800ceae:	f000 fa1d 	bl	800d2ec <LmhpCompliancePackageFactory>
 800ceb2:	60f8      	str	r0, [r7, #12]
            break;
 800ceb4:	e000      	b.n	800ceb8 <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister( id, &package );
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800ceb6:	bf00      	nop
        }
    }
    if( package != NULL )
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d035      	beq.n	800cf2a <LmHandlerPackageRegister+0x92>
    {
        LmHandlerPackages[id] = package;
 800cebe:	79fb      	ldrb	r3, [r7, #7]
 800cec0:	491d      	ldr	r1, [pc, #116]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cec2:	68fa      	ldr	r2, [r7, #12]
 800cec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800cec8:	79fb      	ldrb	r3, [r7, #7]
 800ceca:	4a1b      	ldr	r2, [pc, #108]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ced0:	4a1a      	ldr	r2, [pc, #104]	@ (800cf3c <LmHandlerPackageRegister+0xa4>)
 800ced2:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800ced4:	4b1a      	ldr	r3, [pc, #104]	@ (800cf40 <LmHandlerPackageRegister+0xa8>)
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	79fb      	ldrb	r3, [r7, #7]
 800ceda:	4917      	ldr	r1, [pc, #92]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cedc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800cee0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800cee2:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800cee4:	4b16      	ldr	r3, [pc, #88]	@ (800cf40 <LmHandlerPackageRegister+0xa8>)
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	79fb      	ldrb	r3, [r7, #7]
 800ceea:	4913      	ldr	r1, [pc, #76]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800ceec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800cef0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800cef2:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800cef4:	79fb      	ldrb	r3, [r7, #7]
 800cef6:	4a10      	ldr	r2, [pc, #64]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cefc:	4a11      	ldr	r2, [pc, #68]	@ (800cf44 <LmHandlerPackageRegister+0xac>)
 800cefe:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800cf00:	4b0f      	ldr	r3, [pc, #60]	@ (800cf40 <LmHandlerPackageRegister+0xa8>)
 800cf02:	681a      	ldr	r2, [r3, #0]
 800cf04:	79fb      	ldrb	r3, [r7, #7]
 800cf06:	490c      	ldr	r1, [pc, #48]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cf08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800cf0c:	6992      	ldr	r2, [r2, #24]
 800cf0e:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800cf10:	79fb      	ldrb	r3, [r7, #7]
 800cf12:	4a09      	ldr	r2, [pc, #36]	@ (800cf38 <LmHandlerPackageRegister+0xa0>)
 800cf14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf18:	685b      	ldr	r3, [r3, #4]
 800cf1a:	4a0b      	ldr	r2, [pc, #44]	@ (800cf48 <LmHandlerPackageRegister+0xb0>)
 800cf1c:	6851      	ldr	r1, [r2, #4]
 800cf1e:	4a0a      	ldr	r2, [pc, #40]	@ (800cf48 <LmHandlerPackageRegister+0xb0>)
 800cf20:	7852      	ldrb	r2, [r2, #1]
 800cf22:	6838      	ldr	r0, [r7, #0]
 800cf24:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800cf26:	2300      	movs	r3, #0
 800cf28:	e001      	b.n	800cf2e <LmHandlerPackageRegister+0x96>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800cf2a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3710      	adds	r7, #16
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}
 800cf36:	bf00      	nop
 800cf38:	20000724 	.word	0x20000724
 800cf3c:	0800c6bd 	.word	0x0800c6bd
 800cf40:	2000074c 	.word	0x2000074c
 800cf44:	0800c985 	.word	0x0800c985
 800cf48:	200000c8 	.word	0x200000c8

0800cf4c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	4603      	mov	r3, r0
 800cf54:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800cf56:	79fb      	ldrb	r3, [r7, #7]
 800cf58:	2b04      	cmp	r3, #4
 800cf5a:	d80e      	bhi.n	800cf7a <LmHandlerPackageIsInitialized+0x2e>
 800cf5c:	79fb      	ldrb	r3, [r7, #7]
 800cf5e:	4a09      	ldr	r2, [pc, #36]	@ (800cf84 <LmHandlerPackageIsInitialized+0x38>)
 800cf60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf64:	689b      	ldr	r3, [r3, #8]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d007      	beq.n	800cf7a <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800cf6a:	79fb      	ldrb	r3, [r7, #7]
 800cf6c:	4a05      	ldr	r2, [pc, #20]	@ (800cf84 <LmHandlerPackageIsInitialized+0x38>)
 800cf6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf72:	689b      	ldr	r3, [r3, #8]
 800cf74:	4798      	blx	r3
 800cf76:	4603      	mov	r3, r0
 800cf78:	e000      	b.n	800cf7c <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800cf7a:	2300      	movs	r3, #0
    }
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3708      	adds	r7, #8
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}
 800cf84:	20000724 	.word	0x20000724

0800cf88 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	4603      	mov	r3, r0
 800cf90:	6039      	str	r1, [r7, #0]
 800cf92:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800cf94:	2300      	movs	r3, #0
 800cf96:	73fb      	strb	r3, [r7, #15]
 800cf98:	e067      	b.n	800d06a <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800cf9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf9e:	4a37      	ldr	r2, [pc, #220]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800cfa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d05a      	beq.n	800d05e <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800cfa8:	79fb      	ldrb	r3, [r7, #7]
 800cfaa:	2b03      	cmp	r3, #3
 800cfac:	d84e      	bhi.n	800d04c <LmHandlerPackagesNotify+0xc4>
 800cfae:	a201      	add	r2, pc, #4	@ (adr r2, 800cfb4 <LmHandlerPackagesNotify+0x2c>)
 800cfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfb4:	0800cfc5 	.word	0x0800cfc5
 800cfb8:	0800cfe7 	.word	0x0800cfe7
 800cfbc:	0800d009 	.word	0x0800d009
 800cfc0:	0800d02b 	.word	0x0800d02b
            {
                case PACKAGE_MCPS_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800cfc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfc8:	4a2c      	ldr	r2, [pc, #176]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800cfca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfce:	699b      	ldr	r3, [r3, #24]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d03d      	beq.n	800d050 <LmHandlerPackagesNotify+0xc8>
                    {
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800cfd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfd8:	4a28      	ldr	r2, [pc, #160]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800cfda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfde:	699b      	ldr	r3, [r3, #24]
 800cfe0:	6838      	ldr	r0, [r7, #0]
 800cfe2:	4798      	blx	r3
                    }
                    break;
 800cfe4:	e034      	b.n	800d050 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800cfe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfea:	4a24      	ldr	r2, [pc, #144]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800cfec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cff0:	69db      	ldr	r3, [r3, #28]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d02e      	beq.n	800d054 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                    {
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800cff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cffa:	4a20      	ldr	r2, [pc, #128]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800cffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d000:	69db      	ldr	r3, [r3, #28]
 800d002:	6838      	ldr	r0, [r7, #0]
 800d004:	4798      	blx	r3
                    }
                    break;
 800d006:	e025      	b.n	800d054 <LmHandlerPackagesNotify+0xcc>
                }
                case PACKAGE_MLME_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d00c:	4a1b      	ldr	r2, [pc, #108]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800d00e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d012:	6a1b      	ldr	r3, [r3, #32]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d01f      	beq.n	800d058 <LmHandlerPackagesNotify+0xd0>
                    {
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800d018:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d01c:	4a17      	ldr	r2, [pc, #92]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800d01e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d022:	6a1b      	ldr	r3, [r3, #32]
 800d024:	6838      	ldr	r0, [r7, #0]
 800d026:	4798      	blx	r3
                    }
                    break;
 800d028:	e016      	b.n	800d058 <LmHandlerPackagesNotify+0xd0>
                }
                case PACKAGE_MLME_INDICATION:
                {
                    if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d02a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d02e:	4a13      	ldr	r2, [pc, #76]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800d030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d036:	2b00      	cmp	r3, #0
 800d038:	d010      	beq.n	800d05c <LmHandlerPackagesNotify+0xd4>
                    {
                        LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d03a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d03e:	4a0f      	ldr	r2, [pc, #60]	@ (800d07c <LmHandlerPackagesNotify+0xf4>)
 800d040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d046:	6838      	ldr	r0, [r7, #0]
 800d048:	4798      	blx	r3
                    }
                    break;
 800d04a:	e007      	b.n	800d05c <LmHandlerPackagesNotify+0xd4>
                }
                default:
                {
                    break;
 800d04c:	bf00      	nop
 800d04e:	e006      	b.n	800d05e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d050:	bf00      	nop
 800d052:	e004      	b.n	800d05e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d054:	bf00      	nop
 800d056:	e002      	b.n	800d05e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d058:	bf00      	nop
 800d05a:	e000      	b.n	800d05e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d05c:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d05e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d062:	b2db      	uxtb	r3, r3
 800d064:	3301      	adds	r3, #1
 800d066:	b2db      	uxtb	r3, r3
 800d068:	73fb      	strb	r3, [r7, #15]
 800d06a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d06e:	2b04      	cmp	r3, #4
 800d070:	dd93      	ble.n	800cf9a <LmHandlerPackagesNotify+0x12>
                }
            }
        }
    }
}
 800d072:	bf00      	nop
 800d074:	bf00      	nop
 800d076:	3710      	adds	r7, #16
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}
 800d07c:	20000724 	.word	0x20000724

0800d080 <LmHandlerPackageIsTxPending>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LmHandlerPackageIsTxPending( void )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b082      	sub	sp, #8
 800d084:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d086:	2300      	movs	r3, #0
 800d088:	71fb      	strb	r3, [r7, #7]
 800d08a:	e018      	b.n	800d0be <LmHandlerPackageIsTxPending+0x3e>
    {
        if( LmHandlerPackages[i] != NULL )
 800d08c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d090:	4a0f      	ldr	r2, [pc, #60]	@ (800d0d0 <LmHandlerPackageIsTxPending+0x50>)
 800d092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d00b      	beq.n	800d0b2 <LmHandlerPackageIsTxPending+0x32>
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d09a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d09e:	4a0c      	ldr	r2, [pc, #48]	@ (800d0d0 <LmHandlerPackageIsTxPending+0x50>)
 800d0a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	4798      	blx	r3
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d001      	beq.n	800d0b2 <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	e00a      	b.n	800d0c8 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d0b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d0b6:	b2db      	uxtb	r3, r3
 800d0b8:	3301      	adds	r3, #1
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	71fb      	strb	r3, [r7, #7]
 800d0be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d0c2:	2b04      	cmp	r3, #4
 800d0c4:	dde2      	ble.n	800d08c <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d0c6:	2300      	movs	r3, #0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3708      	adds	r7, #8
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	20000724 	.word	0x20000724

0800d0d4 <LmHandlerPackagesProcess>:
#endif /* LORAMAC_VERSION */

static void LmHandlerPackagesProcess( void )
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d0da:	2300      	movs	r3, #0
 800d0dc:	71fb      	strb	r3, [r7, #7]
 800d0de:	e022      	b.n	800d126 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d0e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d0e4:	4a14      	ldr	r2, [pc, #80]	@ (800d138 <LmHandlerPackagesProcess+0x64>)
 800d0e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d015      	beq.n	800d11a <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d0ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d0f2:	4a11      	ldr	r2, [pc, #68]	@ (800d138 <LmHandlerPackagesProcess+0x64>)
 800d0f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0f8:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d00d      	beq.n	800d11a <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d0fe:	79fb      	ldrb	r3, [r7, #7]
 800d100:	4618      	mov	r0, r3
 800d102:	f7ff ff23 	bl	800cf4c <LmHandlerPackageIsInitialized>
 800d106:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d006      	beq.n	800d11a <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d10c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d110:	4a09      	ldr	r2, [pc, #36]	@ (800d138 <LmHandlerPackagesProcess+0x64>)
 800d112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d11a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d11e:	b2db      	uxtb	r3, r3
 800d120:	3301      	adds	r3, #1
 800d122:	b2db      	uxtb	r3, r3
 800d124:	71fb      	strb	r3, [r7, #7]
 800d126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d12a:	2b04      	cmp	r3, #4
 800d12c:	ddd8      	ble.n	800d0e0 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d12e:	bf00      	nop
 800d130:	bf00      	nop
 800d132:	3708      	adds	r7, #8
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	20000724 	.word	0x20000724

0800d13c <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b083      	sub	sp, #12
 800d140:	af00      	add	r7, sp, #0
 800d142:	4603      	mov	r3, r0
 800d144:	6039      	str	r1, [r7, #0]
 800d146:	71fb      	strb	r3, [r7, #7]
    if (featureVersion == NULL)
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d102      	bne.n	800d154 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d14e:	f04f 33ff 	mov.w	r3, #4294967295
 800d152:	e00e      	b.n	800d172 <LmHandlerGetVersion+0x36>
    }

    switch(lmhType)
 800d154:	79fb      	ldrb	r3, [r7, #7]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d002      	beq.n	800d160 <LmHandlerGetVersion+0x24>
 800d15a:	2b01      	cmp	r3, #1
 800d15c:	d004      	beq.n	800d168 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
          break;
 800d15e:	e007      	b.n	800d170 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	4a06      	ldr	r2, [pc, #24]	@ (800d17c <LmHandlerGetVersion+0x40>)
 800d164:	601a      	str	r2, [r3, #0]
            break;
 800d166:	e003      	b.n	800d170 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	4a05      	ldr	r2, [pc, #20]	@ (800d180 <LmHandlerGetVersion+0x44>)
 800d16c:	601a      	str	r2, [r3, #0]
            break;
 800d16e:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d170:	2300      	movs	r3, #0
}
 800d172:	4618      	mov	r0, r3
 800d174:	370c      	adds	r7, #12
 800d176:	46bd      	mov	sp, r7
 800d178:	bc80      	pop	{r7}
 800d17a:	4770      	bx	lr
 800d17c:	01000400 	.word	0x01000400
 800d180:	02010001 	.word	0x02010001

0800d184 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop(void)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	af00      	add	r7, sp, #0
    if (LoRaMacDeInitialization() == LORAMAC_STATUS_OK)
 800d188:	f005 fb76 	bl	8012878 <LoRaMacDeInitialization>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d101      	bne.n	800d196 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d192:	2300      	movs	r3, #0
 800d194:	e001      	b.n	800d19a <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d196:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	bd80      	pop	{r7, pc}

0800d19e <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt(void)
{
 800d19e:	b580      	push	{r7, lr}
 800d1a0:	af00      	add	r7, sp, #0
    if (LoRaMacHalt() == LORAMAC_STATUS_OK)
 800d1a2:	f004 faaf 	bl	8011704 <LoRaMacHalt>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d101      	bne.n	800d1b0 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	e001      	b.n	800d1b4 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d1b0:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <LmHandlerNvmDataStore>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b08e      	sub	sp, #56	@ 0x38
 800d1bc:	af00      	add	r7, sp, #0
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800d1c8:	f7ff ffe9 	bl	800d19e <LmHandlerHalt>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (lmhStatus == LORAMAC_HANDLER_SUCCESS)
 800d1d2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d12f      	bne.n	800d23a <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800d1da:	f000 f859 	bl	800d290 <NvmDataMgmtStoreBegin>
 800d1de:	6338      	str	r0, [r7, #48]	@ 0x30

        if (status == NVM_DATA_NO_UPDATED_DATA)
 800d1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1e2:	f113 0f02 	cmn.w	r3, #2
 800d1e6:	d103      	bne.n	800d1f0 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800d1e8:	23f8      	movs	r3, #248	@ 0xf8
 800d1ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d1ee:	e01c      	b.n	800d22a <LmHandlerNvmDataStore+0x72>
        }
        else if (( status != NVM_DATA_OK ) || (LmHandlerCallbacks->OnStoreContextRequest == NULL))
 800d1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d104      	bne.n	800d200 <LmHandlerNvmDataStore+0x48>
 800d1f6:	4b1b      	ldr	r3, [pc, #108]	@ (800d264 <LmHandlerNvmDataStore+0xac>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	695b      	ldr	r3, [r3, #20]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d103      	bne.n	800d208 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d200:	23ff      	movs	r3, #255	@ 0xff
 800d202:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d206:	e010      	b.n	800d22a <LmHandlerNvmDataStore+0x72>
        }
        else
        {
          MibRequestConfirm_t mibReq;
          mibReq.Type = MIB_NVM_CTXS;
 800d208:	2327      	movs	r3, #39	@ 0x27
 800d20a:	713b      	strb	r3, [r7, #4]
          LoRaMacMibGetRequestConfirm( &mibReq );
 800d20c:	1d3b      	adds	r3, r7, #4
 800d20e:	4618      	mov	r0, r3
 800d210:	f004 fb40 	bl	8011894 <LoRaMacMibGetRequestConfirm>
          nvm = mibReq.Param.Contexts;
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	62fb      	str	r3, [r7, #44]	@ 0x2c
          nvm_size = ((sizeof(LoRaMacNvmData_t) + 7) & ~0x07);
 800d218:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 800d21c:	62bb      	str	r3, [r7, #40]	@ 0x28
          LmHandlerCallbacks->OnStoreContextRequest(nvm, nvm_size);
 800d21e:	4b11      	ldr	r3, [pc, #68]	@ (800d264 <LmHandlerNvmDataStore+0xac>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	695b      	ldr	r3, [r3, #20]
 800d224:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d226:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d228:	4798      	blx	r3
        }

        if ( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800d22a:	f000 f847 	bl	800d2bc <NvmDataMgmtStoreEnd>
 800d22e:	4603      	mov	r3, r0
 800d230:	2b00      	cmp	r3, #0
 800d232:	d002      	beq.n	800d23a <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d234:	23ff      	movs	r3, #255	@ 0xff
 800d236:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if ((lmhStatus == LORAMAC_HANDLER_SUCCESS) && (LmHandlerCallbacks->OnNvmDataChange != NULL ))
 800d23a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d109      	bne.n	800d256 <LmHandlerNvmDataStore+0x9e>
 800d242:	4b08      	ldr	r3, [pc, #32]	@ (800d264 <LmHandlerNvmDataStore+0xac>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	69db      	ldr	r3, [r3, #28]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d004      	beq.n	800d256 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800d24c:	4b05      	ldr	r3, [pc, #20]	@ (800d264 <LmHandlerNvmDataStore+0xac>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	69db      	ldr	r3, [r3, #28]
 800d252:	2001      	movs	r0, #1
 800d254:	4798      	blx	r3
    }

    return lmhStatus;
 800d256:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3738      	adds	r7, #56	@ 0x38
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	2000074c 	.word	0x2000074c

0800d268 <NvmDataMgmtEvent>:
static uint16_t NvmNotifyFlags = 0;

#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800d268:	b480      	push	{r7}
 800d26a:	b083      	sub	sp, #12
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	4603      	mov	r3, r0
 800d270:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800d272:	4b06      	ldr	r3, [pc, #24]	@ (800d28c <NvmDataMgmtEvent+0x24>)
 800d274:	881a      	ldrh	r2, [r3, #0]
 800d276:	88fb      	ldrh	r3, [r7, #6]
 800d278:	4313      	orrs	r3, r2
 800d27a:	b29a      	uxth	r2, r3
 800d27c:	4b03      	ldr	r3, [pc, #12]	@ (800d28c <NvmDataMgmtEvent+0x24>)
 800d27e:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800d280:	bf00      	nop
 800d282:	370c      	adds	r7, #12
 800d284:	46bd      	mov	sp, r7
 800d286:	bc80      	pop	{r7}
 800d288:	4770      	bx	lr
 800d28a:	bf00      	nop
 800d28c:	20000870 	.word	0x20000870

0800d290 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Input checks
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800d294:	4b08      	ldr	r3, [pc, #32]	@ (800d2b8 <NvmDataMgmtStoreBegin+0x28>)
 800d296:	881b      	ldrh	r3, [r3, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d102      	bne.n	800d2a2 <NvmDataMgmtStoreBegin+0x12>
    {
        // There was no update.
        return NVM_DATA_NO_UPDATED_DATA;
 800d29c:	f06f 0301 	mvn.w	r3, #1
 800d2a0:	e008      	b.n	800d2b4 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800d2a2:	f004 fa13 	bl	80116cc <LoRaMacStop>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800d2ac:	f06f 0302 	mvn.w	r3, #2
 800d2b0:	e000      	b.n	800d2b4 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800d2b2:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	bd80      	pop	{r7, pc}
 800d2b8:	20000870 	.word	0x20000870

0800d2bc <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Reset notification flags
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800d2c0:	4b03      	ldr	r3, [pc, #12]	@ (800d2d0 <NvmDataMgmtStoreEnd+0x14>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	801a      	strh	r2, [r3, #0]

    // Resume LoRaMac
    LoRaMacStart( );
 800d2c6:	f004 f9f3 	bl	80116b0 <LoRaMacStart>
    return NVM_DATA_OK;
 800d2ca:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	bd80      	pop	{r7, pc}
 800d2d0:	20000870 	.word	0x20000870

0800d2d4 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	af00      	add	r7, sp, #0
    memset1( ( uint8_t* ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800d2d8:	2220      	movs	r2, #32
 800d2da:	2100      	movs	r1, #0
 800d2dc:	4802      	ldr	r0, [pc, #8]	@ (800d2e8 <ClassBStatusReset+0x14>)
 800d2de:	f009 fe0f 	bl	8016f00 <memset1>
}
 800d2e2:	bf00      	nop
 800d2e4:	bd80      	pop	{r7, pc}
 800d2e6:	bf00      	nop
 800d2e8:	20000888 	.word	0x20000888

0800d2ec <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  // To be initialized by LmHandler
    .OnSystemReset           = NULL,  // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800d2ec:	b480      	push	{r7}
 800d2ee:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800d2f0:	4b02      	ldr	r3, [pc, #8]	@ (800d2fc <LmhpCompliancePackageFactory+0x10>)
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bc80      	pop	{r7}
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	200000d0 	.word	0x200000d0

0800d300 <LmhpComplianceInit>:

static void LmhpComplianceInit( void* params, uint8_t* dataBuffer, uint8_t dataBufferMaxSize )
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b086      	sub	sp, #24
 800d304:	af02      	add	r7, sp, #8
 800d306:	60f8      	str	r0, [r7, #12]
 800d308:	60b9      	str	r1, [r7, #8]
 800d30a:	4613      	mov	r3, r2
 800d30c:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d018      	beq.n	800d346 <LmhpComplianceInit+0x46>
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d015      	beq.n	800d346 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t* ) params;
 800d31a:	4a19      	ldr	r2, [pc, #100]	@ (800d380 <LmhpComplianceInit+0x80>)
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800d320:	4a18      	ldr	r2, [pc, #96]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800d326:	4a17      	ldr	r2, [pc, #92]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d328:	79fb      	ldrb	r3, [r7, #7]
 800d32a:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800d32c:	4b15      	ldr	r3, [pc, #84]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d32e:	2201      	movs	r2, #1
 800d330:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800d332:	2300      	movs	r3, #0
 800d334:	9300      	str	r3, [sp, #0]
 800d336:	4b14      	ldr	r3, [pc, #80]	@ (800d388 <LmhpComplianceInit+0x88>)
 800d338:	2200      	movs	r2, #0
 800d33a:	f04f 31ff 	mov.w	r1, #4294967295
 800d33e:	4813      	ldr	r0, [pc, #76]	@ (800d38c <LmhpComplianceInit+0x8c>)
 800d340:	f00d fe4c 	bl	801afdc <UTIL_TIMER_Create>
 800d344:	e005      	b.n	800d352 <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800d346:	4b0e      	ldr	r3, [pc, #56]	@ (800d380 <LmhpComplianceInit+0x80>)
 800d348:	2200      	movs	r2, #0
 800d34a:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800d34c:	4b0d      	ldr	r3, [pc, #52]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d34e:	2200      	movs	r2, #0
 800d350:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800d352:	4b0c      	ldr	r3, [pc, #48]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d354:	2200      	movs	r2, #0
 800d356:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800d358:	f7ff ffbc 	bl	800d2d4 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800d35c:	4b09      	ldr	r3, [pc, #36]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d35e:	2200      	movs	r2, #0
 800d360:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800d362:	4b08      	ldr	r3, [pc, #32]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d364:	2200      	movs	r2, #0
 800d366:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800d368:	4b06      	ldr	r3, [pc, #24]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d36a:	2200      	movs	r2, #0
 800d36c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800d370:	4b04      	ldr	r3, [pc, #16]	@ (800d384 <LmhpComplianceInit+0x84>)
 800d372:	2200      	movs	r2, #0
 800d374:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800d378:	bf00      	nop
 800d37a:	3710      	adds	r7, #16
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}
 800d380:	200008ac 	.word	0x200008ac
 800d384:	20000874 	.word	0x20000874
 800d388:	0800dc75 	.word	0x0800dc75
 800d38c:	200008b0 	.word	0x200008b0

0800d390 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800d390:	b480      	push	{r7}
 800d392:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800d394:	4b02      	ldr	r3, [pc, #8]	@ (800d3a0 <LmhpComplianceIsInitialized+0x10>)
 800d396:	781b      	ldrb	r3, [r3, #0]
}
 800d398:	4618      	mov	r0, r3
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bc80      	pop	{r7}
 800d39e:	4770      	bx	lr
 800d3a0:	20000874 	.word	0x20000874

0800d3a4 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800d3a8:	4b02      	ldr	r3, [pc, #8]	@ (800d3b4 <LmhpComplianceIsTxPending+0x10>)
 800d3aa:	785b      	ldrb	r3, [r3, #1]
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bc80      	pop	{r7}
 800d3b2:	4770      	bx	lr
 800d3b4:	20000874 	.word	0x20000874

0800d3b8 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800d3b8:	b590      	push	{r4, r7, lr}
 800d3ba:	b085      	sub	sp, #20
 800d3bc:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800d3be:	4b33      	ldr	r3, [pc, #204]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3c0:	785b      	ldrb	r3, [r3, #1]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d03f      	beq.n	800d446 <LmhpComplianceProcess+0x8e>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800d3c6:	f00d ffc7 	bl	801b358 <UTIL_TIMER_GetCurrentTime>
 800d3ca:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800d3cc:	4b2f      	ldr	r3, [pc, #188]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3ce:	685c      	ldr	r4, [r3, #4]
 800d3d0:	f7ff f96a 	bl	800c6a8 <LmHandlerGetDutyCycleWaitTime>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	4423      	add	r3, r4
 800d3d8:	68fa      	ldr	r2, [r7, #12]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d942      	bls.n	800d464 <LmhpComplianceProcess+0xac>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800d3de:	4b2b      	ldr	r3, [pc, #172]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3e0:	7a9b      	ldrb	r3, [r3, #10]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d03e      	beq.n	800d464 <LmhpComplianceProcess+0xac>
            {
                // Answer commands
                LmHandlerAppData_t appData = {
 800d3e6:	23e0      	movs	r3, #224	@ 0xe0
 800d3e8:	703b      	strb	r3, [r7, #0]
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800d3ea:	4b28      	ldr	r3, [pc, #160]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3ec:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData = {
 800d3ee:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800d3f0:	4b26      	ldr	r3, [pc, #152]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3f2:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData = {
 800d3f4:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };
                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d3f6:	23ff      	movs	r3, #255	@ 0xff
 800d3f8:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800d3fa:	4b24      	ldr	r3, [pc, #144]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d3fc:	7a19      	ldrb	r1, [r3, #8]
 800d3fe:	463b      	mov	r3, r7
 800d400:	2201      	movs	r2, #1
 800d402:	4618      	mov	r0, r3
 800d404:	f7ff f9f8 	bl	800c7f8 <LmHandlerSend>
 800d408:	4603      	mov	r3, r0
 800d40a:	72fb      	strb	r3, [r7, #11]
                if ((lmhStatus == LORAMAC_HANDLER_BUSY_ERROR) || (lmhStatus == LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED))
 800d40c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d410:	f113 0f02 	cmn.w	r3, #2
 800d414:	d004      	beq.n	800d420 <LmhpComplianceProcess+0x68>
 800d416:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d41a:	f113 0f06 	cmn.w	r3, #6
 800d41e:	d108      	bne.n	800d432 <LmhpComplianceProcess+0x7a>
                {
                    // try to send the message again
                    TimerSetValue( &ProcessTimer, 1000 );
 800d420:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d424:	481a      	ldr	r0, [pc, #104]	@ (800d490 <LmhpComplianceProcess+0xd8>)
 800d426:	f00d feed 	bl	801b204 <UTIL_TIMER_SetPeriod>
                    TimerStart(&ProcessTimer);
 800d42a:	4819      	ldr	r0, [pc, #100]	@ (800d490 <LmhpComplianceProcess+0xd8>)
 800d42c:	f00d fe0c 	bl	801b048 <UTIL_TIMER_Start>
 800d430:	e005      	b.n	800d43e <LmhpComplianceProcess+0x86>
                }
                else
                {
                    ComplianceTestState.IsTxPending = false;
 800d432:	4b16      	ldr	r3, [pc, #88]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d434:	2200      	movs	r2, #0
 800d436:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800d438:	4b14      	ldr	r3, [pc, #80]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d43a:	2200      	movs	r2, #0
 800d43c:	729a      	strb	r2, [r3, #10]
                }
                ComplianceTestState.TxPendingTimestamp = now;
 800d43e:	4a13      	ldr	r2, [pc, #76]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	6053      	str	r3, [r2, #4]
 800d444:	e00e      	b.n	800d464 <LmhpComplianceProcess+0xac>
            }
        }
    }
    else
    { // If no Tx is pending process other commands
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800d446:	4b11      	ldr	r3, [pc, #68]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d448:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d009      	beq.n	800d464 <LmhpComplianceProcess+0xac>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800d450:	4b0e      	ldr	r3, [pc, #56]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d452:	2200      	movs	r2, #0
 800d454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800d458:	4b0c      	ldr	r3, [pc, #48]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d45a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d45e:	4618      	mov	r0, r3
 800d460:	f7ff fab8 	bl	800c9d4 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800d464:	4b09      	ldr	r3, [pc, #36]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d466:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00a      	beq.n	800d484 <LmhpComplianceProcess+0xcc>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800d46e:	4b07      	ldr	r3, [pc, #28]	@ (800d48c <LmhpComplianceProcess+0xd4>)
 800d470:	2200      	movs	r2, #0
 800d472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        // Call platform MCU reset API
        if (CompliancePackage.OnSystemReset != NULL)
 800d476:	4b07      	ldr	r3, [pc, #28]	@ (800d494 <LmhpComplianceProcess+0xdc>)
 800d478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d002      	beq.n	800d484 <LmhpComplianceProcess+0xcc>
        {
            CompliancePackage.OnSystemReset( );
 800d47e:	4b05      	ldr	r3, [pc, #20]	@ (800d494 <LmhpComplianceProcess+0xdc>)
 800d480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d482:	4798      	blx	r3
        }
    }
}
 800d484:	bf00      	nop
 800d486:	3714      	adds	r7, #20
 800d488:	46bd      	mov	sp, r7
 800d48a:	bd90      	pop	{r4, r7, pc}
 800d48c:	20000874 	.word	0x20000874
 800d490:	200008b0 	.word	0x200008b0
 800d494:	200000d0 	.word	0x200000d0

0800d498 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800d498:	b5b0      	push	{r4, r5, r7, lr}
 800d49a:	b0a4      	sub	sp, #144	@ 0x90
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800d4a6:	4bce      	ldr	r3, [pc, #824]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	f083 0301 	eor.w	r3, r3, #1
 800d4ae:	b2db      	uxtb	r3, r3
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	f040 83b5 	bne.w	800dc20 <LmhpComplianceOnMcpsIndication+0x788>
        return;
    }

    // Increment the compliance certification protocol downlink counter
    // Not counting downlinks on FPort 0
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	78db      	ldrb	r3, [r3, #3]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d103      	bne.n	800d4c6 <LmhpComplianceOnMcpsIndication+0x2e>
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	7b9b      	ldrb	r3, [r3, #14]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d005      	beq.n	800d4d2 <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800d4c6:	4bc6      	ldr	r3, [pc, #792]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d4c8:	8a1b      	ldrh	r3, [r3, #16]
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	b29a      	uxth	r2, r3
 800d4ce:	4bc4      	ldr	r3, [pc, #784]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d4d0:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	7b5b      	ldrb	r3, [r3, #13]
 800d4d6:	f083 0301 	eor.w	r3, r3, #1
 800d4da:	b2db      	uxtb	r3, r3
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	f040 83a1 	bne.w	800dc24 <LmhpComplianceOnMcpsIndication+0x78c>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	78db      	ldrb	r3, [r3, #3]
 800d4e6:	2be0      	cmp	r3, #224	@ 0xe0
 800d4e8:	f040 839e 	bne.w	800dc28 <LmhpComplianceOnMcpsIndication+0x790>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800d4ec:	4bbc      	ldr	r3, [pc, #752]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	689a      	ldr	r2, [r3, #8]
 800d4f6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d4fa:	1c59      	adds	r1, r3, #1
 800d4fc:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d500:	4413      	add	r3, r2
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	2b7f      	cmp	r3, #127	@ 0x7f
 800d506:	f200 836e 	bhi.w	800dbe6 <LmhpComplianceOnMcpsIndication+0x74e>
 800d50a:	a201      	add	r2, pc, #4	@ (adr r2, 800d510 <LmhpComplianceOnMcpsIndication+0x78>)
 800d50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d510:	0800d711 	.word	0x0800d711
 800d514:	0800d755 	.word	0x0800d755
 800d518:	0800d75f 	.word	0x0800d75f
 800d51c:	0800d76b 	.word	0x0800d76b
 800d520:	0800d78d 	.word	0x0800d78d
 800d524:	0800d7bb 	.word	0x0800d7bb
 800d528:	0800d7e9 	.word	0x0800d7e9
 800d52c:	0800d847 	.word	0x0800d847
 800d530:	0800d89f 	.word	0x0800d89f
 800d534:	0800d90b 	.word	0x0800d90b
 800d538:	0800d95b 	.word	0x0800d95b
 800d53c:	0800dbe7 	.word	0x0800dbe7
 800d540:	0800dbe7 	.word	0x0800dbe7
 800d544:	0800dbe7 	.word	0x0800dbe7
 800d548:	0800dbe7 	.word	0x0800dbe7
 800d54c:	0800dbe7 	.word	0x0800dbe7
 800d550:	0800dbe7 	.word	0x0800dbe7
 800d554:	0800dbe7 	.word	0x0800dbe7
 800d558:	0800dbe7 	.word	0x0800dbe7
 800d55c:	0800dbe7 	.word	0x0800dbe7
 800d560:	0800dbe7 	.word	0x0800dbe7
 800d564:	0800dbe7 	.word	0x0800dbe7
 800d568:	0800dbe7 	.word	0x0800dbe7
 800d56c:	0800dbe7 	.word	0x0800dbe7
 800d570:	0800dbe7 	.word	0x0800dbe7
 800d574:	0800dbe7 	.word	0x0800dbe7
 800d578:	0800dbe7 	.word	0x0800dbe7
 800d57c:	0800dbe7 	.word	0x0800dbe7
 800d580:	0800dbe7 	.word	0x0800dbe7
 800d584:	0800dbe7 	.word	0x0800dbe7
 800d588:	0800dbe7 	.word	0x0800dbe7
 800d58c:	0800dbe7 	.word	0x0800dbe7
 800d590:	0800d963 	.word	0x0800d963
 800d594:	0800d975 	.word	0x0800d975
 800d598:	0800d97d 	.word	0x0800d97d
 800d59c:	0800dbe7 	.word	0x0800dbe7
 800d5a0:	0800dbe7 	.word	0x0800dbe7
 800d5a4:	0800dbe7 	.word	0x0800dbe7
 800d5a8:	0800dbe7 	.word	0x0800dbe7
 800d5ac:	0800dbe7 	.word	0x0800dbe7
 800d5b0:	0800dbe7 	.word	0x0800dbe7
 800d5b4:	0800dbe7 	.word	0x0800dbe7
 800d5b8:	0800dbe7 	.word	0x0800dbe7
 800d5bc:	0800dbe7 	.word	0x0800dbe7
 800d5c0:	0800dbe7 	.word	0x0800dbe7
 800d5c4:	0800dbe7 	.word	0x0800dbe7
 800d5c8:	0800dbe7 	.word	0x0800dbe7
 800d5cc:	0800dbe7 	.word	0x0800dbe7
 800d5d0:	0800dbe7 	.word	0x0800dbe7
 800d5d4:	0800dbe7 	.word	0x0800dbe7
 800d5d8:	0800dbe7 	.word	0x0800dbe7
 800d5dc:	0800dbe7 	.word	0x0800dbe7
 800d5e0:	0800dbe7 	.word	0x0800dbe7
 800d5e4:	0800dbe7 	.word	0x0800dbe7
 800d5e8:	0800dbe7 	.word	0x0800dbe7
 800d5ec:	0800dbe7 	.word	0x0800dbe7
 800d5f0:	0800dbe7 	.word	0x0800dbe7
 800d5f4:	0800dbe7 	.word	0x0800dbe7
 800d5f8:	0800dbe7 	.word	0x0800dbe7
 800d5fc:	0800dbe7 	.word	0x0800dbe7
 800d600:	0800dbe7 	.word	0x0800dbe7
 800d604:	0800dbe7 	.word	0x0800dbe7
 800d608:	0800dbe7 	.word	0x0800dbe7
 800d60c:	0800dbe7 	.word	0x0800dbe7
 800d610:	0800dbe7 	.word	0x0800dbe7
 800d614:	0800dbe7 	.word	0x0800dbe7
 800d618:	0800dbe7 	.word	0x0800dbe7
 800d61c:	0800dbe7 	.word	0x0800dbe7
 800d620:	0800dbe7 	.word	0x0800dbe7
 800d624:	0800dbe7 	.word	0x0800dbe7
 800d628:	0800dbe7 	.word	0x0800dbe7
 800d62c:	0800dbe7 	.word	0x0800dbe7
 800d630:	0800dbe7 	.word	0x0800dbe7
 800d634:	0800dbe7 	.word	0x0800dbe7
 800d638:	0800dbe7 	.word	0x0800dbe7
 800d63c:	0800dbe7 	.word	0x0800dbe7
 800d640:	0800dbe7 	.word	0x0800dbe7
 800d644:	0800dbe7 	.word	0x0800dbe7
 800d648:	0800dbe7 	.word	0x0800dbe7
 800d64c:	0800dbe7 	.word	0x0800dbe7
 800d650:	0800dbe7 	.word	0x0800dbe7
 800d654:	0800dbe7 	.word	0x0800dbe7
 800d658:	0800dbe7 	.word	0x0800dbe7
 800d65c:	0800dbe7 	.word	0x0800dbe7
 800d660:	0800dbe7 	.word	0x0800dbe7
 800d664:	0800dbe7 	.word	0x0800dbe7
 800d668:	0800dbe7 	.word	0x0800dbe7
 800d66c:	0800dbe7 	.word	0x0800dbe7
 800d670:	0800dbe7 	.word	0x0800dbe7
 800d674:	0800dbe7 	.word	0x0800dbe7
 800d678:	0800dbe7 	.word	0x0800dbe7
 800d67c:	0800dbe7 	.word	0x0800dbe7
 800d680:	0800dbe7 	.word	0x0800dbe7
 800d684:	0800dbe7 	.word	0x0800dbe7
 800d688:	0800dbe7 	.word	0x0800dbe7
 800d68c:	0800dbe7 	.word	0x0800dbe7
 800d690:	0800dbe7 	.word	0x0800dbe7
 800d694:	0800dbe7 	.word	0x0800dbe7
 800d698:	0800dbe7 	.word	0x0800dbe7
 800d69c:	0800dbe7 	.word	0x0800dbe7
 800d6a0:	0800dbe7 	.word	0x0800dbe7
 800d6a4:	0800dbe7 	.word	0x0800dbe7
 800d6a8:	0800dbe7 	.word	0x0800dbe7
 800d6ac:	0800dbe7 	.word	0x0800dbe7
 800d6b0:	0800dbe7 	.word	0x0800dbe7
 800d6b4:	0800dbe7 	.word	0x0800dbe7
 800d6b8:	0800dbe7 	.word	0x0800dbe7
 800d6bc:	0800dbe7 	.word	0x0800dbe7
 800d6c0:	0800dbe7 	.word	0x0800dbe7
 800d6c4:	0800dbe7 	.word	0x0800dbe7
 800d6c8:	0800dbe7 	.word	0x0800dbe7
 800d6cc:	0800dbe7 	.word	0x0800dbe7
 800d6d0:	0800dbe7 	.word	0x0800dbe7
 800d6d4:	0800dbe7 	.word	0x0800dbe7
 800d6d8:	0800dbe7 	.word	0x0800dbe7
 800d6dc:	0800dbe7 	.word	0x0800dbe7
 800d6e0:	0800dbe7 	.word	0x0800dbe7
 800d6e4:	0800dbe7 	.word	0x0800dbe7
 800d6e8:	0800dbe7 	.word	0x0800dbe7
 800d6ec:	0800dbe7 	.word	0x0800dbe7
 800d6f0:	0800dbe7 	.word	0x0800dbe7
 800d6f4:	0800dbe7 	.word	0x0800dbe7
 800d6f8:	0800dbe7 	.word	0x0800dbe7
 800d6fc:	0800dbe7 	.word	0x0800dbe7
 800d700:	0800dbe7 	.word	0x0800dbe7
 800d704:	0800d9af 	.word	0x0800d9af
 800d708:	0800da61 	.word	0x0800da61
 800d70c:	0800da91 	.word	0x0800da91
    {
    case COMPLIANCE_PKG_VERSION_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800d710:	4b33      	ldr	r3, [pc, #204]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d712:	68da      	ldr	r2, [r3, #12]
 800d714:	4b32      	ldr	r3, [pc, #200]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d716:	7a9b      	ldrb	r3, [r3, #10]
 800d718:	1c59      	adds	r1, r3, #1
 800d71a:	b2c8      	uxtb	r0, r1
 800d71c:	4930      	ldr	r1, [pc, #192]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d71e:	7288      	strb	r0, [r1, #10]
 800d720:	4413      	add	r3, r2
 800d722:	2200      	movs	r2, #0
 800d724:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800d726:	4b2e      	ldr	r3, [pc, #184]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d728:	68da      	ldr	r2, [r3, #12]
 800d72a:	4b2d      	ldr	r3, [pc, #180]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d72c:	7a9b      	ldrb	r3, [r3, #10]
 800d72e:	1c59      	adds	r1, r3, #1
 800d730:	b2c8      	uxtb	r0, r1
 800d732:	492b      	ldr	r1, [pc, #172]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d734:	7288      	strb	r0, [r1, #10]
 800d736:	4413      	add	r3, r2
 800d738:	2206      	movs	r2, #6
 800d73a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800d73c:	4b28      	ldr	r3, [pc, #160]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d73e:	68da      	ldr	r2, [r3, #12]
 800d740:	4b27      	ldr	r3, [pc, #156]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d742:	7a9b      	ldrb	r3, [r3, #10]
 800d744:	1c59      	adds	r1, r3, #1
 800d746:	b2c8      	uxtb	r0, r1
 800d748:	4925      	ldr	r1, [pc, #148]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d74a:	7288      	strb	r0, [r1, #10]
 800d74c:	4413      	add	r3, r2
 800d74e:	2201      	movs	r2, #1
 800d750:	701a      	strb	r2, [r3, #0]
        break;
 800d752:	e251      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_RESET_REQ:
    {
        ComplianceTestState.IsResetCmdPending = true;
 800d754:	4b22      	ldr	r3, [pc, #136]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d756:	2201      	movs	r2, #1
 800d758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        break;
 800d75c:	e24c      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_JOIN_REQ:
    {
        CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800d75e:	4b21      	ldr	r3, [pc, #132]	@ (800d7e4 <LmhpComplianceOnMcpsIndication+0x34c>)
 800d760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d762:	2101      	movs	r1, #1
 800d764:	2002      	movs	r0, #2
 800d766:	4798      	blx	r3
        break;
 800d768:	e246      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_SWITCH_CLASS_REQ:
    {
        // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
        ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	689a      	ldr	r2, [r3, #8]
 800d76e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d772:	1c59      	adds	r1, r3, #1
 800d774:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d778:	4413      	add	r3, r2
 800d77a:	781a      	ldrb	r2, [r3, #0]
 800d77c:	4b18      	ldr	r3, [pc, #96]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d77e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
        ComplianceTestState.IsClassReqCmdPending = true;
 800d782:	4b17      	ldr	r3, [pc, #92]	@ (800d7e0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d784:	2201      	movs	r2, #1
 800d786:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        break;
 800d78a:	e235      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_ADR_BIT_CHANGE_REQ:
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type            = MIB_ADR;
 800d78c:	2304      	movs	r3, #4
 800d78e:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	689a      	ldr	r2, [r3, #8]
 800d794:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d798:	1c59      	adds	r1, r3, #1
 800d79a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d79e:	4413      	add	r3, r2
 800d7a0:	781b      	ldrb	r3, [r3, #0]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	bf14      	ite	ne
 800d7a6:	2301      	movne	r3, #1
 800d7a8:	2300      	moveq	r3, #0
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	743b      	strb	r3, [r7, #16]

        LoRaMacMibSetRequestConfirm( &mibReq );
 800d7ae:	f107 030c 	add.w	r3, r7, #12
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f004 fa14 	bl	8011be0 <LoRaMacMibSetRequestConfirm>
        break;
 800d7b8:	e21e      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
    {
        LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	689a      	ldr	r2, [r3, #8]
 800d7be:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d7c2:	1c59      	adds	r1, r3, #1
 800d7c4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d7c8:	4413      	add	r3, r2
 800d7ca:	781b      	ldrb	r3, [r3, #0]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	bf14      	ite	ne
 800d7d0:	2301      	movne	r3, #1
 800d7d2:	2300      	moveq	r3, #0
 800d7d4:	b2db      	uxtb	r3, r3
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f005 f830 	bl	801283c <LoRaMacTestSetDutyCycleOn>
        break;
 800d7dc:	e20c      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
 800d7de:	bf00      	nop
 800d7e0:	20000874 	.word	0x20000874
 800d7e4:	200000d0 	.word	0x200000d0
    }
    case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
    {
        // Periodicity in milli-seconds
        uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800d7e8:	4ba5      	ldr	r3, [pc, #660]	@ (800da80 <LmhpComplianceOnMcpsIndication+0x5e8>)
 800d7ea:	f107 040c 	add.w	r4, r7, #12
 800d7ee:	461d      	mov	r5, r3
 800d7f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d7f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d7f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d7fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	689a      	ldr	r2, [r3, #8]
 800d804:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d808:	1c59      	adds	r1, r3, #1
 800d80a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d80e:	4413      	add	r3, r2
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

        if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800d816:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800d81a:	2b0a      	cmp	r3, #10
 800d81c:	f200 81e5 	bhi.w	800dbea <LmhpComplianceOnMcpsIndication+0x752>
        {
            if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800d820:	4b98      	ldr	r3, [pc, #608]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	2b00      	cmp	r3, #0
 800d828:	f000 81df 	beq.w	800dbea <LmhpComplianceOnMcpsIndication+0x752>
            {
                ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800d82c:	4b95      	ldr	r3, [pc, #596]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	685a      	ldr	r2, [r3, #4]
 800d832:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800d836:	009b      	lsls	r3, r3, #2
 800d838:	3390      	adds	r3, #144	@ 0x90
 800d83a:	443b      	add	r3, r7
 800d83c:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800d840:	4618      	mov	r0, r3
 800d842:	4790      	blx	r2
            }
        }
        break;
 800d844:	e1d1      	b.n	800dbea <LmhpComplianceOnMcpsIndication+0x752>
    }
    case COMPLIANCE_TX_FRAMES_CTRL_REQ:
    {
        uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	689a      	ldr	r2, [r3, #8]
 800d84a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d84e:	1c59      	adds	r1, r3, #1
 800d850:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d854:	4413      	add	r3, r2
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

        if( ( frameType == 1 ) || ( frameType == 2 ) )
 800d85c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800d860:	2b01      	cmp	r3, #1
 800d862:	d004      	beq.n	800d86e <LmhpComplianceOnMcpsIndication+0x3d6>
 800d864:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800d868:	2b02      	cmp	r3, #2
 800d86a:	f040 81c0 	bne.w	800dbee <LmhpComplianceOnMcpsIndication+0x756>
        {
            ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800d86e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800d872:	2b01      	cmp	r3, #1
 800d874:	bf14      	ite	ne
 800d876:	2301      	movne	r3, #1
 800d878:	2300      	moveq	r3, #0
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	461a      	mov	r2, r3
 800d87e:	4b82      	ldr	r3, [pc, #520]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d880:	721a      	strb	r2, [r3, #8]

            if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800d882:	4b80      	ldr	r3, [pc, #512]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	f000 81b0 	beq.w	800dbee <LmhpComplianceOnMcpsIndication+0x756>
            {
                ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800d88e:	4b7d      	ldr	r3, [pc, #500]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	689b      	ldr	r3, [r3, #8]
 800d894:	4a7c      	ldr	r2, [pc, #496]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d896:	7a12      	ldrb	r2, [r2, #8]
 800d898:	4610      	mov	r0, r2
 800d89a:	4798      	blx	r3
            }
        }
        break;
 800d89c:	e1a7      	b.n	800dbee <LmhpComplianceOnMcpsIndication+0x756>
    }
    case COMPLIANCE_ECHO_PAYLOAD_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800d89e:	4b7a      	ldr	r3, [pc, #488]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8a0:	68da      	ldr	r2, [r3, #12]
 800d8a2:	4b79      	ldr	r3, [pc, #484]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8a4:	7a9b      	ldrb	r3, [r3, #10]
 800d8a6:	1c59      	adds	r1, r3, #1
 800d8a8:	b2c8      	uxtb	r0, r1
 800d8aa:	4977      	ldr	r1, [pc, #476]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8ac:	7288      	strb	r0, [r1, #10]
 800d8ae:	4413      	add	r3, r2
 800d8b0:	2208      	movs	r2, #8
 800d8b2:	701a      	strb	r2, [r3, #0]

        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800d8ba:	e019      	b.n	800d8f0 <LmhpComplianceOnMcpsIndication+0x458>
             i++ )
        {
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	689a      	ldr	r2, [r3, #8]
 800d8c0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d8c4:	1c59      	adds	r1, r3, #1
 800d8c6:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d8ca:	4413      	add	r3, r2
 800d8cc:	781a      	ldrb	r2, [r3, #0]
 800d8ce:	4b6e      	ldr	r3, [pc, #440]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8d0:	68d9      	ldr	r1, [r3, #12]
 800d8d2:	4b6d      	ldr	r3, [pc, #436]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8d4:	7a9b      	ldrb	r3, [r3, #10]
 800d8d6:	1c58      	adds	r0, r3, #1
 800d8d8:	b2c4      	uxtb	r4, r0
 800d8da:	486b      	ldr	r0, [pc, #428]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8dc:	7284      	strb	r4, [r0, #10]
 800d8de:	440b      	add	r3, r1
 800d8e0:	3201      	adds	r2, #1
 800d8e2:	b2d2      	uxtb	r2, r2
 800d8e4:	701a      	strb	r2, [r3, #0]
             i++ )
 800d8e6:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800d8ea:	3301      	adds	r3, #1
 800d8ec:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800d8f0:	4b65      	ldr	r3, [pc, #404]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d8f2:	7a5a      	ldrb	r2, [r3, #9]
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	7b1b      	ldrb	r3, [r3, #12]
 800d8f8:	4293      	cmp	r3, r2
 800d8fa:	bf28      	it	cs
 800d8fc:	4613      	movcs	r3, r2
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800d904:	429a      	cmp	r2, r3
 800d906:	d3d9      	bcc.n	800d8bc <LmhpComplianceOnMcpsIndication+0x424>
        }
        break;
 800d908:	e176      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800d90a:	4b5f      	ldr	r3, [pc, #380]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d90c:	68da      	ldr	r2, [r3, #12]
 800d90e:	4b5e      	ldr	r3, [pc, #376]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d910:	7a9b      	ldrb	r3, [r3, #10]
 800d912:	1c59      	adds	r1, r3, #1
 800d914:	b2c8      	uxtb	r0, r1
 800d916:	495c      	ldr	r1, [pc, #368]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d918:	7288      	strb	r0, [r1, #10]
 800d91a:	4413      	add	r3, r2
 800d91c:	2209      	movs	r2, #9
 800d91e:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800d920:	4b59      	ldr	r3, [pc, #356]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d922:	8a18      	ldrh	r0, [r3, #16]
 800d924:	4b58      	ldr	r3, [pc, #352]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d926:	68da      	ldr	r2, [r3, #12]
 800d928:	4b57      	ldr	r3, [pc, #348]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d92a:	7a9b      	ldrb	r3, [r3, #10]
 800d92c:	1c59      	adds	r1, r3, #1
 800d92e:	b2cc      	uxtb	r4, r1
 800d930:	4955      	ldr	r1, [pc, #340]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d932:	728c      	strb	r4, [r1, #10]
 800d934:	4413      	add	r3, r2
 800d936:	b2c2      	uxtb	r2, r0
 800d938:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800d93a:	4b53      	ldr	r3, [pc, #332]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d93c:	8a1b      	ldrh	r3, [r3, #16]
 800d93e:	0a1b      	lsrs	r3, r3, #8
 800d940:	b298      	uxth	r0, r3
 800d942:	4b51      	ldr	r3, [pc, #324]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d944:	68da      	ldr	r2, [r3, #12]
 800d946:	4b50      	ldr	r3, [pc, #320]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d948:	7a9b      	ldrb	r3, [r3, #10]
 800d94a:	1c59      	adds	r1, r3, #1
 800d94c:	b2cc      	uxtb	r4, r1
 800d94e:	494e      	ldr	r1, [pc, #312]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d950:	728c      	strb	r4, [r1, #10]
 800d952:	4413      	add	r3, r2
 800d954:	b2c2      	uxtb	r2, r0
 800d956:	701a      	strb	r2, [r3, #0]
        break;
 800d958:	e14e      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_RESET_REQ:
    {
        ComplianceTestState.RxAppCnt = 0;
 800d95a:	4b4b      	ldr	r3, [pc, #300]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	821a      	strh	r2, [r3, #16]
        break;
 800d960:	e14a      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_LINK_CHECK_REQ:
    {
        MlmeReq_t mlmeReq;
        mlmeReq.Type = MLME_LINK_CHECK;
 800d962:	2304      	movs	r3, #4
 800d964:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

        LoRaMacMlmeRequest( &mlmeReq );
 800d968:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d96c:	4618      	mov	r0, r3
 800d96e:	f004 fca7 	bl	80122c0 <LoRaMacMlmeRequest>
        break;
 800d972:	e141      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DEVICE_TIME_REQ:
    {
        CompliancePackage.OnDeviceTimeRequest( );
 800d974:	4b45      	ldr	r3, [pc, #276]	@ (800da8c <LmhpComplianceOnMcpsIndication+0x5f4>)
 800d976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d978:	4798      	blx	r3
        break;
 800d97a:	e13d      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_PING_SLOT_INFO_REQ:
    {
        ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	689a      	ldr	r2, [r3, #8]
 800d980:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d984:	1c59      	adds	r1, r3, #1
 800d986:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d98a:	4413      	add	r3, r2
 800d98c:	781a      	ldrb	r2, [r3, #0]
 800d98e:	4b3e      	ldr	r3, [pc, #248]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d990:	755a      	strb	r2, [r3, #21]
        if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800d992:	4b3c      	ldr	r3, [pc, #240]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	68db      	ldr	r3, [r3, #12]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	f000 812a 	beq.w	800dbf2 <LmhpComplianceOnMcpsIndication+0x75a>
        {
        ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800d99e:	4b39      	ldr	r3, [pc, #228]	@ (800da84 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	68db      	ldr	r3, [r3, #12]
 800d9a4:	4a38      	ldr	r2, [pc, #224]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800d9a6:	7d52      	ldrb	r2, [r2, #21]
 800d9a8:	4610      	mov	r0, r2
 800d9aa:	4798      	blx	r3
        }
        break;
 800d9ac:	e121      	b.n	800dbf2 <LmhpComplianceOnMcpsIndication+0x75a>
#endif
    /* ST_WORKAROUND_END */
    case COMPLIANCE_TX_CW_REQ:
    {
        MlmeReq_t mlmeReq;
        if( mcpsIndication->BufferSize == 7 )
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	7b1b      	ldrb	r3, [r3, #12]
 800d9b2:	2b07      	cmp	r3, #7
 800d9b4:	f040 811f 	bne.w	800dbf6 <LmhpComplianceOnMcpsIndication+0x75e>
        {
            mlmeReq.Type = MLME_TXCW;
 800d9b8:	2305      	movs	r3, #5
 800d9ba:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            mlmeReq.Req.TxCw.Timeout =
                ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	689a      	ldr	r2, [r3, #8]
 800d9c2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d9c6:	4413      	add	r3, r2
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	b21a      	sxth	r2, r3
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6899      	ldr	r1, [r3, #8]
 800d9d0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	440b      	add	r3, r1
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	b21b      	sxth	r3, r3
 800d9dc:	021b      	lsls	r3, r3, #8
 800d9de:	b21b      	sxth	r3, r3
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	b21b      	sxth	r3, r3
 800d9e4:	b29b      	uxth	r3, r3
            mlmeReq.Req.TxCw.Timeout =
 800d9e6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            cmdIndex += 2;
 800d9ea:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d9ee:	3302      	adds	r3, #2
 800d9f0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
            mlmeReq.Req.TxCw.Frequency =
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	689a      	ldr	r2, [r3, #8]
 800d9f8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d9fc:	4413      	add	r3, r2
 800d9fe:	781b      	ldrb	r3, [r3, #0]
 800da00:	4619      	mov	r1, r3
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	689a      	ldr	r2, [r3, #8]
 800da06:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da0a:	3301      	adds	r3, #1
 800da0c:	4413      	add	r3, r2
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	021b      	lsls	r3, r3, #8
 800da12:	ea41 0203 	orr.w	r2, r1, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6899      	ldr	r1, [r3, #8]
 800da1a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da1e:	3302      	adds	r3, #2
 800da20:	440b      	add	r3, r1
 800da22:	781b      	ldrb	r3, [r3, #0]
 800da24:	041b      	lsls	r3, r3, #16
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800da26:	4313      	orrs	r3, r2
 800da28:	461a      	mov	r2, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800da2a:	2364      	movs	r3, #100	@ 0x64
 800da2c:	fb02 f303 	mul.w	r3, r2, r3
            mlmeReq.Req.TxCw.Frequency =
 800da30:	64bb      	str	r3, [r7, #72]	@ 0x48
                100;
            cmdIndex += 3;
 800da32:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da36:	3303      	adds	r3, #3
 800da38:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
            mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	689a      	ldr	r2, [r3, #8]
 800da40:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da44:	1c59      	adds	r1, r3, #1
 800da46:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800da4a:	4413      	add	r3, r2
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	b25b      	sxtb	r3, r3
 800da50:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

            LoRaMacMlmeRequest( &mlmeReq );
 800da54:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800da58:	4618      	mov	r0, r3
 800da5a:	f004 fc31 	bl	80122c0 <LoRaMacMlmeRequest>
        }
        break;
 800da5e:	e0ca      	b.n	800dbf6 <LmhpComplianceOnMcpsIndication+0x75e>
    }
    case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
    {
        mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800da60:	2339      	movs	r3, #57	@ 0x39
 800da62:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
        mibReq.Param.IsCertPortOn = false;
 800da66:	2300      	movs	r3, #0
 800da68:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
        LoRaMacMibSetRequestConfirm( &mibReq );
 800da6c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800da70:	4618      	mov	r0, r3
 800da72:	f004 f8b5 	bl	8011be0 <LoRaMacMibSetRequestConfirm>

        ComplianceTestState.IsResetCmdPending = true;
 800da76:	4b04      	ldr	r3, [pc, #16]	@ (800da88 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da78:	2201      	movs	r2, #1
 800da7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        break;
 800da7e:	e0bb      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
 800da80:	0801ebf0 	.word	0x0801ebf0
 800da84:	200008ac 	.word	0x200008ac
 800da88:	20000874 	.word	0x20000874
 800da8c:	200000d0 	.word	0x200000d0
    {
        Version_t           lrwanVersion;
        Version_t           lrwanRpVersion;
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_LORAWAN_VERSION;
 800da90:	232a      	movs	r3, #42	@ 0x2a
 800da92:	733b      	strb	r3, [r7, #12]

        LoRaMacMibGetRequestConfirm( &mibReq );
 800da94:	f107 030c 	add.w	r3, r7, #12
 800da98:	4618      	mov	r0, r3
 800da9a:	f003 fefb 	bl	8011894 <LoRaMacMibGetRequestConfirm>
        lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800da9e:	693b      	ldr	r3, [r7, #16]
 800daa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800daa2:	697b      	ldr	r3, [r7, #20]
 800daa4:	63bb      	str	r3, [r7, #56]	@ 0x38

        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800daa6:	4b62      	ldr	r3, [pc, #392]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800daa8:	68da      	ldr	r2, [r3, #12]
 800daaa:	4b61      	ldr	r3, [pc, #388]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800daac:	7a9b      	ldrb	r3, [r3, #10]
 800daae:	1c59      	adds	r1, r3, #1
 800dab0:	b2c8      	uxtb	r0, r1
 800dab2:	495f      	ldr	r1, [pc, #380]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dab4:	7288      	strb	r0, [r1, #10]
 800dab6:	4413      	add	r3, r2
 800dab8:	227f      	movs	r2, #127	@ 0x7f
 800daba:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800dabc:	4b5d      	ldr	r3, [pc, #372]	@ (800dc34 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dabe:	681a      	ldr	r2, [r3, #0]
 800dac0:	4b5b      	ldr	r3, [pc, #364]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dac2:	68d9      	ldr	r1, [r3, #12]
 800dac4:	4b5a      	ldr	r3, [pc, #360]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dac6:	7a9b      	ldrb	r3, [r3, #10]
 800dac8:	1c58      	adds	r0, r3, #1
 800daca:	b2c4      	uxtb	r4, r0
 800dacc:	4858      	ldr	r0, [pc, #352]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dace:	7284      	strb	r4, [r0, #10]
 800dad0:	440b      	add	r3, r1
 800dad2:	78d2      	ldrb	r2, [r2, #3]
 800dad4:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800dad6:	4b57      	ldr	r3, [pc, #348]	@ (800dc34 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dad8:	681a      	ldr	r2, [r3, #0]
 800dada:	4b55      	ldr	r3, [pc, #340]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dadc:	68d9      	ldr	r1, [r3, #12]
 800dade:	4b54      	ldr	r3, [pc, #336]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dae0:	7a9b      	ldrb	r3, [r3, #10]
 800dae2:	1c58      	adds	r0, r3, #1
 800dae4:	b2c4      	uxtb	r4, r0
 800dae6:	4852      	ldr	r0, [pc, #328]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dae8:	7284      	strb	r4, [r0, #10]
 800daea:	440b      	add	r3, r1
 800daec:	7892      	ldrb	r2, [r2, #2]
 800daee:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800daf0:	4b50      	ldr	r3, [pc, #320]	@ (800dc34 <LmhpComplianceOnMcpsIndication+0x79c>)
 800daf2:	681a      	ldr	r2, [r3, #0]
 800daf4:	4b4e      	ldr	r3, [pc, #312]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800daf6:	68d9      	ldr	r1, [r3, #12]
 800daf8:	4b4d      	ldr	r3, [pc, #308]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dafa:	7a9b      	ldrb	r3, [r3, #10]
 800dafc:	1c58      	adds	r0, r3, #1
 800dafe:	b2c4      	uxtb	r4, r0
 800db00:	484b      	ldr	r0, [pc, #300]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db02:	7284      	strb	r4, [r0, #10]
 800db04:	440b      	add	r3, r1
 800db06:	7852      	ldrb	r2, [r2, #1]
 800db08:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800db0a:	4b4a      	ldr	r3, [pc, #296]	@ (800dc34 <LmhpComplianceOnMcpsIndication+0x79c>)
 800db0c:	681a      	ldr	r2, [r3, #0]
 800db0e:	4b48      	ldr	r3, [pc, #288]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db10:	68d9      	ldr	r1, [r3, #12]
 800db12:	4b47      	ldr	r3, [pc, #284]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db14:	7a9b      	ldrb	r3, [r3, #10]
 800db16:	1c58      	adds	r0, r3, #1
 800db18:	b2c4      	uxtb	r4, r0
 800db1a:	4845      	ldr	r0, [pc, #276]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db1c:	7284      	strb	r4, [r0, #10]
 800db1e:	440b      	add	r3, r1
 800db20:	7812      	ldrb	r2, [r2, #0]
 800db22:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800db24:	4b42      	ldr	r3, [pc, #264]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db26:	68da      	ldr	r2, [r3, #12]
 800db28:	4b41      	ldr	r3, [pc, #260]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db2a:	7a9b      	ldrb	r3, [r3, #10]
 800db2c:	1c59      	adds	r1, r3, #1
 800db2e:	b2c8      	uxtb	r0, r1
 800db30:	493f      	ldr	r1, [pc, #252]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db32:	7288      	strb	r0, [r1, #10]
 800db34:	4413      	add	r3, r2
 800db36:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800db3a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800db3c:	4b3c      	ldr	r3, [pc, #240]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db3e:	68da      	ldr	r2, [r3, #12]
 800db40:	4b3b      	ldr	r3, [pc, #236]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db42:	7a9b      	ldrb	r3, [r3, #10]
 800db44:	1c59      	adds	r1, r3, #1
 800db46:	b2c8      	uxtb	r0, r1
 800db48:	4939      	ldr	r1, [pc, #228]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db4a:	7288      	strb	r0, [r1, #10]
 800db4c:	4413      	add	r3, r2
 800db4e:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800db52:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800db54:	4b36      	ldr	r3, [pc, #216]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db56:	68da      	ldr	r2, [r3, #12]
 800db58:	4b35      	ldr	r3, [pc, #212]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db5a:	7a9b      	ldrb	r3, [r3, #10]
 800db5c:	1c59      	adds	r1, r3, #1
 800db5e:	b2c8      	uxtb	r0, r1
 800db60:	4933      	ldr	r1, [pc, #204]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db62:	7288      	strb	r0, [r1, #10]
 800db64:	4413      	add	r3, r2
 800db66:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800db6a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800db6c:	4b30      	ldr	r3, [pc, #192]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db6e:	68da      	ldr	r2, [r3, #12]
 800db70:	4b2f      	ldr	r3, [pc, #188]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db72:	7a9b      	ldrb	r3, [r3, #10]
 800db74:	1c59      	adds	r1, r3, #1
 800db76:	b2c8      	uxtb	r0, r1
 800db78:	492d      	ldr	r1, [pc, #180]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db7a:	7288      	strb	r0, [r1, #10]
 800db7c:	4413      	add	r3, r2
 800db7e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800db82:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800db84:	4b2a      	ldr	r3, [pc, #168]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db86:	68da      	ldr	r2, [r3, #12]
 800db88:	4b29      	ldr	r3, [pc, #164]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db8a:	7a9b      	ldrb	r3, [r3, #10]
 800db8c:	1c59      	adds	r1, r3, #1
 800db8e:	b2c8      	uxtb	r0, r1
 800db90:	4927      	ldr	r1, [pc, #156]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db92:	7288      	strb	r0, [r1, #10]
 800db94:	4413      	add	r3, r2
 800db96:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800db9a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800db9c:	4b24      	ldr	r3, [pc, #144]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800db9e:	68da      	ldr	r2, [r3, #12]
 800dba0:	4b23      	ldr	r3, [pc, #140]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dba2:	7a9b      	ldrb	r3, [r3, #10]
 800dba4:	1c59      	adds	r1, r3, #1
 800dba6:	b2c8      	uxtb	r0, r1
 800dba8:	4921      	ldr	r1, [pc, #132]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbaa:	7288      	strb	r0, [r1, #10]
 800dbac:	4413      	add	r3, r2
 800dbae:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800dbb2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800dbb4:	4b1e      	ldr	r3, [pc, #120]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbb6:	68da      	ldr	r2, [r3, #12]
 800dbb8:	4b1d      	ldr	r3, [pc, #116]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbba:	7a9b      	ldrb	r3, [r3, #10]
 800dbbc:	1c59      	adds	r1, r3, #1
 800dbbe:	b2c8      	uxtb	r0, r1
 800dbc0:	491b      	ldr	r1, [pc, #108]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbc2:	7288      	strb	r0, [r1, #10]
 800dbc4:	4413      	add	r3, r2
 800dbc6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800dbca:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800dbcc:	4b18      	ldr	r3, [pc, #96]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbce:	68da      	ldr	r2, [r3, #12]
 800dbd0:	4b17      	ldr	r3, [pc, #92]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbd2:	7a9b      	ldrb	r3, [r3, #10]
 800dbd4:	1c59      	adds	r1, r3, #1
 800dbd6:	b2c8      	uxtb	r0, r1
 800dbd8:	4915      	ldr	r1, [pc, #84]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbda:	7288      	strb	r0, [r1, #10]
 800dbdc:	4413      	add	r3, r2
 800dbde:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800dbe2:	701a      	strb	r2, [r3, #0]
        break;
 800dbe4:	e008      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    default:
    {
        break;
 800dbe6:	bf00      	nop
 800dbe8:	e006      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800dbea:	bf00      	nop
 800dbec:	e004      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800dbee:	bf00      	nop
 800dbf0:	e002      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800dbf2:	bf00      	nop
 800dbf4:	e000      	b.n	800dbf8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800dbf6:	bf00      	nop
    }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800dbf8:	4b0d      	ldr	r3, [pc, #52]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dbfa:	7a9b      	ldrb	r3, [r3, #10]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d008      	beq.n	800dc12 <LmhpComplianceOnMcpsIndication+0x77a>
    {
        TimerSetValue( &ProcessTimer, 1000 );
 800dc00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800dc04:	480c      	ldr	r0, [pc, #48]	@ (800dc38 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800dc06:	f00d fafd 	bl	801b204 <UTIL_TIMER_SetPeriod>
        TimerStart(&ProcessTimer);
 800dc0a:	480b      	ldr	r0, [pc, #44]	@ (800dc38 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800dc0c:	f00d fa1c 	bl	801b048 <UTIL_TIMER_Start>
 800dc10:	e00b      	b.n	800dc2a <LmhpComplianceOnMcpsIndication+0x792>
    }
    else
    {
        // Abort any pending Tx as a new command has been processed
        TimerStop(&ProcessTimer);
 800dc12:	4809      	ldr	r0, [pc, #36]	@ (800dc38 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800dc14:	f00d fa86 	bl	801b124 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800dc18:	4b05      	ldr	r3, [pc, #20]	@ (800dc30 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	705a      	strb	r2, [r3, #1]
 800dc1e:	e004      	b.n	800dc2a <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800dc20:	bf00      	nop
 800dc22:	e002      	b.n	800dc2a <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800dc24:	bf00      	nop
 800dc26:	e000      	b.n	800dc2a <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800dc28:	bf00      	nop
    }
}
 800dc2a:	3790      	adds	r7, #144	@ 0x90
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bdb0      	pop	{r4, r5, r7, pc}
 800dc30:	20000874 	.word	0x20000874
 800dc34:	200008ac 	.word	0x200008ac
 800dc38:	200008b0 	.word	0x200008b0

0800dc3c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800dc3c:	b480      	push	{r7}
 800dc3e:	b083      	sub	sp, #12
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
        break;
    }
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
 800dc44:	bf00      	nop
    }
}
 800dc46:	bf00      	nop
 800dc48:	370c      	adds	r7, #12
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bc80      	pop	{r7}
 800dc4e:	4770      	bx	lr

0800dc50 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t* mlmeIndication )
{
 800dc50:	b480      	push	{r7}
 800dc52:	b083      	sub	sp, #12
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800dc58:	4b05      	ldr	r3, [pc, #20]	@ (800dc70 <LmhpComplianceOnMlmeIndication+0x20>)
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	f083 0301 	eor.w	r3, r3, #1
 800dc60:	b2db      	uxtb	r3, r3
 800dc62:	2b00      	cmp	r3, #0
    {
        return;
 800dc64:	bf00      	nop
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800dc66:	370c      	adds	r7, #12
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bc80      	pop	{r7}
 800dc6c:	4770      	bx	lr
 800dc6e:	bf00      	nop
 800dc70:	20000874 	.word	0x20000874

0800dc74 <OnProcessTimer>:
}
#endif
/* ST_WORKAROUND_END */

static void OnProcessTimer( void *context )
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b082      	sub	sp, #8
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
    ComplianceTestState.IsTxPending = true;
 800dc7c:	4b04      	ldr	r3, [pc, #16]	@ (800dc90 <OnProcessTimer+0x1c>)
 800dc7e:	2201      	movs	r2, #1
 800dc80:	705a      	strb	r2, [r3, #1]
    CompliancePackage.OnPackageProcessEvent();
 800dc82:	4b04      	ldr	r3, [pc, #16]	@ (800dc94 <OnProcessTimer+0x20>)
 800dc84:	695b      	ldr	r3, [r3, #20]
 800dc86:	4798      	blx	r3
}
 800dc88:	bf00      	nop
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	20000874 	.word	0x20000874
 800dc94:	200000d0 	.word	0x200000d0

0800dc98 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800dc98:	b590      	push	{r4, r7, lr}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800dc9e:	f00d fb5b 	bl	801b358 <UTIL_TIMER_GetCurrentTime>
 800dca2:	4603      	mov	r3, r0
 800dca4:	4a16      	ldr	r2, [pc, #88]	@ (800dd00 <OnRadioTxDone+0x68>)
 800dca6:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800dca8:	4c16      	ldr	r4, [pc, #88]	@ (800dd04 <OnRadioTxDone+0x6c>)
 800dcaa:	463b      	mov	r3, r7
 800dcac:	4618      	mov	r0, r3
 800dcae:	f00c fcd3 	bl	801a658 <SysTimeGet>
 800dcb2:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800dcb6:	463a      	mov	r2, r7
 800dcb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dcbc:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800dcc0:	4a11      	ldr	r2, [pc, #68]	@ (800dd08 <OnRadioTxDone+0x70>)
 800dcc2:	7813      	ldrb	r3, [r2, #0]
 800dcc4:	f043 0320 	orr.w	r3, r3, #32
 800dcc8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800dcca:	4b0e      	ldr	r3, [pc, #56]	@ (800dd04 <OnRadioTxDone+0x6c>)
 800dccc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d00a      	beq.n	800dcea <OnRadioTxDone+0x52>
 800dcd4:	4b0b      	ldr	r3, [pc, #44]	@ (800dd04 <OnRadioTxDone+0x6c>)
 800dcd6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dcda:	691b      	ldr	r3, [r3, #16]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d004      	beq.n	800dcea <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800dce0:	4b08      	ldr	r3, [pc, #32]	@ (800dd04 <OnRadioTxDone+0x6c>)
 800dce2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dce6:	691b      	ldr	r3, [r3, #16]
 800dce8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800dcea:	4b08      	ldr	r3, [pc, #32]	@ (800dd0c <OnRadioTxDone+0x74>)
 800dcec:	2201      	movs	r2, #1
 800dcee:	2100      	movs	r1, #0
 800dcf0:	2002      	movs	r0, #2
 800dcf2:	f00d fc21 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800dcf6:	bf00      	nop
 800dcf8:	370c      	adds	r7, #12
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	bd90      	pop	{r4, r7, pc}
 800dcfe:	bf00      	nop
 800dd00:	20001974 	.word	0x20001974
 800dd04:	200008c8 	.word	0x200008c8
 800dd08:	20001970 	.word	0x20001970
 800dd0c:	0801ec1c 	.word	0x0801ec1c

0800dd10 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	60f8      	str	r0, [r7, #12]
 800dd18:	4608      	mov	r0, r1
 800dd1a:	4611      	mov	r1, r2
 800dd1c:	461a      	mov	r2, r3
 800dd1e:	4603      	mov	r3, r0
 800dd20:	817b      	strh	r3, [r7, #10]
 800dd22:	460b      	mov	r3, r1
 800dd24:	813b      	strh	r3, [r7, #8]
 800dd26:	4613      	mov	r3, r2
 800dd28:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800dd2a:	f00d fb15 	bl	801b358 <UTIL_TIMER_GetCurrentTime>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	4a18      	ldr	r2, [pc, #96]	@ (800dd94 <OnRadioRxDone+0x84>)
 800dd32:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800dd34:	4a17      	ldr	r2, [pc, #92]	@ (800dd94 <OnRadioRxDone+0x84>)
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800dd3a:	4a16      	ldr	r2, [pc, #88]	@ (800dd94 <OnRadioRxDone+0x84>)
 800dd3c:	897b      	ldrh	r3, [r7, #10]
 800dd3e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800dd40:	4a14      	ldr	r2, [pc, #80]	@ (800dd94 <OnRadioRxDone+0x84>)
 800dd42:	893b      	ldrh	r3, [r7, #8]
 800dd44:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800dd46:	4a13      	ldr	r2, [pc, #76]	@ (800dd94 <OnRadioRxDone+0x84>)
 800dd48:	79fb      	ldrb	r3, [r7, #7]
 800dd4a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800dd4c:	4a12      	ldr	r2, [pc, #72]	@ (800dd98 <OnRadioRxDone+0x88>)
 800dd4e:	7813      	ldrb	r3, [r2, #0]
 800dd50:	f043 0310 	orr.w	r3, r3, #16
 800dd54:	7013      	strb	r3, [r2, #0]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800dd56:	4a10      	ldr	r2, [pc, #64]	@ (800dd98 <OnRadioRxDone+0x88>)
 800dd58:	7813      	ldrb	r3, [r2, #0]
 800dd5a:	f043 0301 	orr.w	r3, r3, #1
 800dd5e:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800dd60:	4b0e      	ldr	r3, [pc, #56]	@ (800dd9c <OnRadioRxDone+0x8c>)
 800dd62:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d00a      	beq.n	800dd80 <OnRadioRxDone+0x70>
 800dd6a:	4b0c      	ldr	r3, [pc, #48]	@ (800dd9c <OnRadioRxDone+0x8c>)
 800dd6c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dd70:	691b      	ldr	r3, [r3, #16]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d004      	beq.n	800dd80 <OnRadioRxDone+0x70>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800dd76:	4b09      	ldr	r3, [pc, #36]	@ (800dd9c <OnRadioRxDone+0x8c>)
 800dd78:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dd7c:	691b      	ldr	r3, [r3, #16]
 800dd7e:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800dd80:	4b07      	ldr	r3, [pc, #28]	@ (800dda0 <OnRadioRxDone+0x90>)
 800dd82:	2201      	movs	r2, #1
 800dd84:	2100      	movs	r1, #0
 800dd86:	2002      	movs	r0, #2
 800dd88:	f00d fbd6 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800dd8c:	bf00      	nop
 800dd8e:	3710      	adds	r7, #16
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}
 800dd94:	20001978 	.word	0x20001978
 800dd98:	20001970 	.word	0x20001970
 800dd9c:	200008c8 	.word	0x200008c8
 800dda0:	0801ec2c 	.word	0x0801ec2c

0800dda4 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800dda8:	4a0e      	ldr	r2, [pc, #56]	@ (800dde4 <OnRadioTxTimeout+0x40>)
 800ddaa:	7813      	ldrb	r3, [r2, #0]
 800ddac:	f043 0308 	orr.w	r3, r3, #8
 800ddb0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ddb2:	4b0d      	ldr	r3, [pc, #52]	@ (800dde8 <OnRadioTxTimeout+0x44>)
 800ddb4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00a      	beq.n	800ddd2 <OnRadioTxTimeout+0x2e>
 800ddbc:	4b0a      	ldr	r3, [pc, #40]	@ (800dde8 <OnRadioTxTimeout+0x44>)
 800ddbe:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ddc2:	691b      	ldr	r3, [r3, #16]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d004      	beq.n	800ddd2 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ddc8:	4b07      	ldr	r3, [pc, #28]	@ (800dde8 <OnRadioTxTimeout+0x44>)
 800ddca:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800ddce:	691b      	ldr	r3, [r3, #16]
 800ddd0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ddd2:	4b06      	ldr	r3, [pc, #24]	@ (800ddec <OnRadioTxTimeout+0x48>)
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	2100      	movs	r1, #0
 800ddd8:	2002      	movs	r0, #2
 800ddda:	f00d fbad 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800ddde:	bf00      	nop
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	20001970 	.word	0x20001970
 800dde8:	200008c8 	.word	0x200008c8
 800ddec:	0801ec3c 	.word	0x0801ec3c

0800ddf0 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ddf4:	4a0b      	ldr	r2, [pc, #44]	@ (800de24 <OnRadioRxError+0x34>)
 800ddf6:	7813      	ldrb	r3, [r2, #0]
 800ddf8:	f043 0304 	orr.w	r3, r3, #4
 800ddfc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ddfe:	4b0a      	ldr	r3, [pc, #40]	@ (800de28 <OnRadioRxError+0x38>)
 800de00:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00a      	beq.n	800de1e <OnRadioRxError+0x2e>
 800de08:	4b07      	ldr	r3, [pc, #28]	@ (800de28 <OnRadioRxError+0x38>)
 800de0a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de0e:	691b      	ldr	r3, [r3, #16]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d004      	beq.n	800de1e <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800de14:	4b04      	ldr	r3, [pc, #16]	@ (800de28 <OnRadioRxError+0x38>)
 800de16:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de1a:	691b      	ldr	r3, [r3, #16]
 800de1c:	4798      	blx	r3
    }
}
 800de1e:	bf00      	nop
 800de20:	bd80      	pop	{r7, pc}
 800de22:	bf00      	nop
 800de24:	20001970 	.word	0x20001970
 800de28:	200008c8 	.word	0x200008c8

0800de2c <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800de30:	4a0e      	ldr	r2, [pc, #56]	@ (800de6c <OnRadioRxTimeout+0x40>)
 800de32:	7813      	ldrb	r3, [r2, #0]
 800de34:	f043 0302 	orr.w	r3, r3, #2
 800de38:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800de3a:	4b0d      	ldr	r3, [pc, #52]	@ (800de70 <OnRadioRxTimeout+0x44>)
 800de3c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de40:	2b00      	cmp	r3, #0
 800de42:	d00a      	beq.n	800de5a <OnRadioRxTimeout+0x2e>
 800de44:	4b0a      	ldr	r3, [pc, #40]	@ (800de70 <OnRadioRxTimeout+0x44>)
 800de46:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de4a:	691b      	ldr	r3, [r3, #16]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d004      	beq.n	800de5a <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800de50:	4b07      	ldr	r3, [pc, #28]	@ (800de70 <OnRadioRxTimeout+0x44>)
 800de52:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800de56:	691b      	ldr	r3, [r3, #16]
 800de58:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800de5a:	4b06      	ldr	r3, [pc, #24]	@ (800de74 <OnRadioRxTimeout+0x48>)
 800de5c:	2201      	movs	r2, #1
 800de5e:	2100      	movs	r1, #0
 800de60:	2002      	movs	r0, #2
 800de62:	f00d fb69 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 800de66:	bf00      	nop
 800de68:	bd80      	pop	{r7, pc}
 800de6a:	bf00      	nop
 800de6c:	20001970 	.word	0x20001970
 800de70:	200008c8 	.word	0x200008c8
 800de74:	0801ec4c 	.word	0x0801ec4c

0800de78 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800de78:	b480      	push	{r7}
 800de7a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800de7c:	4b08      	ldr	r3, [pc, #32]	@ (800dea0 <UpdateRxSlotIdleState+0x28>)
 800de7e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800de82:	2b02      	cmp	r3, #2
 800de84:	d004      	beq.n	800de90 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800de86:	4b07      	ldr	r3, [pc, #28]	@ (800dea4 <UpdateRxSlotIdleState+0x2c>)
 800de88:	2206      	movs	r2, #6
 800de8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800de8e:	e003      	b.n	800de98 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800de90:	4b04      	ldr	r3, [pc, #16]	@ (800dea4 <UpdateRxSlotIdleState+0x2c>)
 800de92:	2202      	movs	r2, #2
 800de94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
}
 800de98:	bf00      	nop
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bc80      	pop	{r7}
 800de9e:	4770      	bx	lr
 800dea0:	20000de8 	.word	0x20000de8
 800dea4:	200008c8 	.word	0x200008c8

0800dea8 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b08e      	sub	sp, #56	@ 0x38
 800deac:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800deae:	4b3e      	ldr	r3, [pc, #248]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800deb0:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800deb4:	2b02      	cmp	r3, #2
 800deb6:	d002      	beq.n	800debe <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800deb8:	4b3c      	ldr	r3, [pc, #240]	@ (800dfac <ProcessRadioTxDone+0x104>)
 800deba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800debc:	4798      	blx	r3
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800debe:	4b3c      	ldr	r3, [pc, #240]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800dec0:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 800dec4:	4619      	mov	r1, r3
 800dec6:	483b      	ldr	r0, [pc, #236]	@ (800dfb4 <ProcessRadioTxDone+0x10c>)
 800dec8:	f00d f99c 	bl	801b204 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800decc:	4839      	ldr	r0, [pc, #228]	@ (800dfb4 <ProcessRadioTxDone+0x10c>)
 800dece:	f00d f8bb 	bl	801b048 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800ded2:	4b37      	ldr	r3, [pc, #220]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800ded4:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800ded8:	4619      	mov	r1, r3
 800deda:	4837      	ldr	r0, [pc, #220]	@ (800dfb8 <ProcessRadioTxDone+0x110>)
 800dedc:	f00d f992 	bl	801b204 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800dee0:	4835      	ldr	r0, [pc, #212]	@ (800dfb8 <ProcessRadioTxDone+0x110>)
 800dee2:	f00d f8b1 	bl	801b048 <UTIL_TIMER_Start>
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.NodeAckRequested == true )
 800dee6:	4b32      	ldr	r3, [pc, #200]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800dee8:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800deec:	2b00      	cmp	r3, #0
 800deee:	d01a      	beq.n	800df26 <ProcessRadioTxDone+0x7e>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800def0:	2315      	movs	r3, #21
 800def2:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800def6:	4b2c      	ldr	r3, [pc, #176]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800def8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800defc:	f107 0220 	add.w	r2, r7, #32
 800df00:	4611      	mov	r1, r2
 800df02:	4618      	mov	r0, r3
 800df04:	f006 fd20 	bl	8014948 <RegionGetPhyParam>
 800df08:	4603      	mov	r3, r0
 800df0a:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800df0c:	4b28      	ldr	r3, [pc, #160]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800df0e:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800df12:	69fb      	ldr	r3, [r7, #28]
 800df14:	4413      	add	r3, r2
 800df16:	4619      	mov	r1, r3
 800df18:	4828      	ldr	r0, [pc, #160]	@ (800dfbc <ProcessRadioTxDone+0x114>)
 800df1a:	f00d f973 	bl	801b204 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800df1e:	4827      	ldr	r0, [pc, #156]	@ (800dfbc <ProcessRadioTxDone+0x114>)
 800df20:	f00d f892 	bl	801b048 <UTIL_TIMER_Start>
 800df24:	e003      	b.n	800df2e <ProcessRadioTxDone+0x86>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800df26:	4b22      	ldr	r3, [pc, #136]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800df28:	2200      	movs	r2, #0
 800df2a:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800df2e:	4b24      	ldr	r3, [pc, #144]	@ (800dfc0 <ProcessRadioTxDone+0x118>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4a1d      	ldr	r2, [pc, #116]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800df34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800df36:	4b1e      	ldr	r3, [pc, #120]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800df38:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 800df3c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800df3e:	4b20      	ldr	r3, [pc, #128]	@ (800dfc0 <ProcessRadioTxDone+0x118>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800df44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800df48:	4618      	mov	r0, r3
 800df4a:	f00c fbbd 	bl	801a6c8 <SysTimeGetMcuTime>
 800df4e:	4638      	mov	r0, r7
 800df50:	4b15      	ldr	r3, [pc, #84]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800df52:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800df56:	9200      	str	r2, [sp, #0]
 800df58:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800df5c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800df60:	ca06      	ldmia	r2, {r1, r2}
 800df62:	f00c fb12 	bl	801a58a <SysTimeSub>
 800df66:	f107 0314 	add.w	r3, r7, #20
 800df6a:	463a      	mov	r2, r7
 800df6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800df70:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800df74:	4b0e      	ldr	r3, [pc, #56]	@ (800dfb0 <ProcessRadioTxDone+0x108>)
 800df76:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800df7a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800df7c:	2301      	movs	r3, #1
 800df7e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800df80:	4b09      	ldr	r3, [pc, #36]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800df82:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800df86:	2b00      	cmp	r3, #0
 800df88:	d101      	bne.n	800df8e <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800df8a:	2300      	movs	r3, #0
 800df8c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800df8e:	4b06      	ldr	r3, [pc, #24]	@ (800dfa8 <ProcessRadioTxDone+0x100>)
 800df90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800df94:	f107 0208 	add.w	r2, r7, #8
 800df98:	4611      	mov	r1, r2
 800df9a:	4618      	mov	r0, r3
 800df9c:	f006 fcec 	bl	8014978 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800dfa0:	bf00      	nop
 800dfa2:	3730      	adds	r7, #48	@ 0x30
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}
 800dfa8:	20000de8 	.word	0x20000de8
 800dfac:	0801f2e0 	.word	0x0801f2e0
 800dfb0:	200008c8 	.word	0x200008c8
 800dfb4:	20000c48 	.word	0x20000c48
 800dfb8:	20000c60 	.word	0x20000c60
 800dfbc:	20000ccc 	.word	0x20000ccc
 800dfc0:	20001974 	.word	0x20001974

0800dfc4 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800dfc8:	4b10      	ldr	r3, [pc, #64]	@ (800e00c <PrepareRxDoneAbort+0x48>)
 800dfca:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800dfce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfd2:	4a0e      	ldr	r2, [pc, #56]	@ (800e00c <PrepareRxDoneAbort+0x48>)
 800dfd4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800dfd8:	4b0c      	ldr	r3, [pc, #48]	@ (800e00c <PrepareRxDoneAbort+0x48>)
 800dfda:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d002      	beq.n	800dfe8 <PrepareRxDoneAbort+0x24>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        OnRetransmitTimeoutTimerEvent( NULL );
 800dfe2:	2000      	movs	r0, #0
 800dfe4:	f001 f99c 	bl	800f320 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800dfe8:	4a08      	ldr	r2, [pc, #32]	@ (800e00c <PrepareRxDoneAbort+0x48>)
 800dfea:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800dfee:	f043 0302 	orr.w	r3, r3, #2
 800dff2:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    MacCtx.MacFlags.Bits.MacDone = 1;
 800dff6:	4a05      	ldr	r2, [pc, #20]	@ (800e00c <PrepareRxDoneAbort+0x48>)
 800dff8:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800dffc:	f043 0320 	orr.w	r3, r3, #32
 800e000:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495

    UpdateRxSlotIdleState( );
 800e004:	f7ff ff38 	bl	800de78 <UpdateRxSlotIdleState>
}
 800e008:	bf00      	nop
 800e00a:	bd80      	pop	{r7, pc}
 800e00c:	200008c8 	.word	0x200008c8

0800e010 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e010:	b590      	push	{r4, r7, lr}
 800e012:	b0a7      	sub	sp, #156	@ 0x9c
 800e014:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e016:	2312      	movs	r3, #18
 800e018:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e01c:	4bbd      	ldr	r3, [pc, #756]	@ (800e314 <ProcessRadioRxDone+0x304>)
 800e01e:	685b      	ldr	r3, [r3, #4]
 800e020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    uint16_t size = RxDoneParams.Size;
 800e024:	4bbb      	ldr	r3, [pc, #748]	@ (800e314 <ProcessRadioRxDone+0x304>)
 800e026:	891b      	ldrh	r3, [r3, #8]
 800e028:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    int16_t rssi = RxDoneParams.Rssi;
 800e02c:	4bb9      	ldr	r3, [pc, #740]	@ (800e314 <ProcessRadioRxDone+0x304>)
 800e02e:	895b      	ldrh	r3, [r3, #10]
 800e030:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    int8_t snr = RxDoneParams.Snr;
 800e034:	4bb7      	ldr	r3, [pc, #732]	@ (800e314 <ProcessRadioRxDone+0x304>)
 800e036:	7b1b      	ldrb	r3, [r3, #12]
 800e038:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

    uint8_t pktHeaderLen = 0;
 800e03c:	2300      	movs	r3, #0
 800e03e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e

    uint32_t downLinkCounter = 0;
 800e042:	2300      	movs	r3, #0
 800e044:	60bb      	str	r3, [r7, #8]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e046:	4bb4      	ldr	r3, [pc, #720]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e048:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800e04c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint8_t multicast = 0;
 800e050:	2300      	movs	r3, #0
 800e052:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e056:	2301      	movs	r3, #1
 800e058:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
    FCntIdentifier_t fCntID;

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e05c:	4aaf      	ldr	r2, [pc, #700]	@ (800e31c <ProcessRadioRxDone+0x30c>)
 800e05e:	7813      	ldrb	r3, [r2, #0]
 800e060:	f023 0301 	bic.w	r3, r3, #1
 800e064:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e066:	4bae      	ldr	r3, [pc, #696]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e068:	2200      	movs	r2, #0
 800e06a:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448
    MacCtx.RxStatus.Rssi = rssi;
 800e06e:	4aac      	ldr	r2, [pc, #688]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e070:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800e074:	f8a2 3490 	strh.w	r3, [r2, #1168]	@ 0x490
    MacCtx.RxStatus.Snr = snr;
 800e078:	4aa9      	ldr	r2, [pc, #676]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e07a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e07e:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e082:	4ba7      	ldr	r3, [pc, #668]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e084:	f893 2494 	ldrb.w	r2, [r3, #1172]	@ 0x494
 800e088:	4ba5      	ldr	r3, [pc, #660]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e08a:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
    MacCtx.McpsIndication.Port = 0;
 800e08e:	4ba4      	ldr	r3, [pc, #656]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e090:	2200      	movs	r2, #0
 800e092:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
    MacCtx.McpsIndication.Multicast = 0;
 800e096:	4ba2      	ldr	r3, [pc, #648]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e098:	2200      	movs	r2, #0
 800e09a:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426
    MacCtx.McpsIndication.FramePending = 0;
 800e09e:	4ba0      	ldr	r3, [pc, #640]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    MacCtx.McpsIndication.Buffer = NULL;
 800e0a6:	4b9e      	ldr	r3, [pc, #632]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.BufferSize = 0;
 800e0ae:	4b9c      	ldr	r3, [pc, #624]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.RxData = false;
 800e0b6:	4b9a      	ldr	r3, [pc, #616]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
    MacCtx.McpsIndication.AckReceived = false;
 800e0be:	4b98      	ldr	r3, [pc, #608]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f883 2432 	strb.w	r2, [r3, #1074]	@ 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e0c6:	4b96      	ldr	r3, [pc, #600]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e0ce:	4b94      	ldr	r3, [pc, #592]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
    MacCtx.McpsIndication.DevAddress = 0;
 800e0d6:	4b92      	ldr	r3, [pc, #584]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0d8:	2200      	movs	r2, #0
 800e0da:	f8c3 2438 	str.w	r2, [r3, #1080]	@ 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e0de:	4b90      	ldr	r3, [pc, #576]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e0e6:	4b8e      	ldr	r3, [pc, #568]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e0ee:	4b8d      	ldr	r3, [pc, #564]	@ (800e324 <ProcessRadioRxDone+0x314>)
 800e0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f2:	4798      	blx	r3

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e0f4:	4b8a      	ldr	r3, [pc, #552]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e0f6:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d102      	bne.n	800e104 <ProcessRadioRxDone+0xf4>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e0fe:	488a      	ldr	r0, [pc, #552]	@ (800e328 <ProcessRadioRxDone+0x318>)
 800e100:	f00d f810 	bl	801b124 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e104:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e108:	4619      	mov	r1, r3
 800e10a:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800e10e:	f004 fcdb 	bl	8012ac8 <LoRaMacClassBRxBeacon>
 800e112:	4603      	mov	r3, r0
 800e114:	2b00      	cmp	r3, #0
 800e116:	d00b      	beq.n	800e130 <ProcessRadioRxDone+0x120>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e118:	4a81      	ldr	r2, [pc, #516]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e11a:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800e11e:	f8a2 3482 	strh.w	r3, [r2, #1154]	@ 0x482
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e122:	4a7f      	ldr	r2, [pc, #508]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e124:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e128:	f882 3484 	strb.w	r3, [r2, #1156]	@ 0x484
        return;
 800e12c:	f000 bc22 	b.w	800e974 <ProcessRadioRxDone+0x964>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e130:	4b79      	ldr	r3, [pc, #484]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e132:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e136:	2b01      	cmp	r3, #1
 800e138:	d11e      	bne.n	800e178 <ProcessRadioRxDone+0x168>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e13a:	f004 fcd8 	bl	8012aee <LoRaMacClassBIsPingExpected>
 800e13e:	4603      	mov	r3, r0
 800e140:	2b00      	cmp	r3, #0
 800e142:	d00a      	beq.n	800e15a <ProcessRadioRxDone+0x14a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e144:	2000      	movs	r0, #0
 800e146:	f004 fc89 	bl	8012a5c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e14a:	2000      	movs	r0, #0
 800e14c:	f004 fcaa 	bl	8012aa4 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e150:	4b73      	ldr	r3, [pc, #460]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e152:	2204      	movs	r2, #4
 800e154:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
 800e158:	e00e      	b.n	800e178 <ProcessRadioRxDone+0x168>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e15a:	f004 fccf 	bl	8012afc <LoRaMacClassBIsMulticastExpected>
 800e15e:	4603      	mov	r3, r0
 800e160:	2b00      	cmp	r3, #0
 800e162:	d009      	beq.n	800e178 <ProcessRadioRxDone+0x168>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e164:	2000      	movs	r0, #0
 800e166:	f004 fc83 	bl	8012a70 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e16a:	2000      	movs	r0, #0
 800e16c:	f004 fca3 	bl	8012ab6 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e170:	4b6b      	ldr	r3, [pc, #428]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e172:	2205      	movs	r2, #5
 800e174:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e178:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800e17c:	1c5a      	adds	r2, r3, #1
 800e17e:	f887 207e 	strb.w	r2, [r7, #126]	@ 0x7e
 800e182:	461a      	mov	r2, r3
 800e184:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e188:	4413      	add	r3, r2
 800e18a:	781b      	ldrb	r3, [r3, #0]
 800e18c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c

    switch( macHdr.Bits.MType )
 800e190:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800e194:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e198:	b2db      	uxtb	r3, r3
 800e19a:	3b01      	subs	r3, #1
 800e19c:	2b06      	cmp	r3, #6
 800e19e:	f200 83bd 	bhi.w	800e91c <ProcessRadioRxDone+0x90c>
 800e1a2:	a201      	add	r2, pc, #4	@ (adr r2, 800e1a8 <ProcessRadioRxDone+0x198>)
 800e1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1a8:	0800e1c5 	.word	0x0800e1c5
 800e1ac:	0800e91d 	.word	0x0800e91d
 800e1b0:	0800e359 	.word	0x0800e359
 800e1b4:	0800e91d 	.word	0x0800e91d
 800e1b8:	0800e351 	.word	0x0800e351
 800e1bc:	0800e91d 	.word	0x0800e91d
 800e1c0:	0800e8af 	.word	0x0800e8af
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800e1c4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e1c8:	2b10      	cmp	r3, #16
 800e1ca:	d806      	bhi.n	800e1da <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e1cc:	4b54      	ldr	r3, [pc, #336]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e1d4:	f7ff fef6 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e1d8:	e3cc      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }
            macMsgJoinAccept.Buffer = payload;
 800e1da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e1de:	60fb      	str	r3, [r7, #12]
            macMsgJoinAccept.BufSize = size;
 800e1e0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	743b      	strb	r3, [r7, #16]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800e1e8:	4b4b      	ldr	r3, [pc, #300]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e1ea:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d006      	beq.n	800e200 <ProcessRadioRxDone+0x1f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e1f2:	4b4b      	ldr	r3, [pc, #300]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e1f4:	2201      	movs	r2, #1
 800e1f6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e1fa:	f7ff fee3 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e1fe:	e3b9      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800e200:	f7fe f876 	bl	800c2f0 <SecureElementGetJoinEui>
 800e204:	4601      	mov	r1, r0
 800e206:	f107 030c 	add.w	r3, r7, #12
 800e20a:	461a      	mov	r2, r3
 800e20c:	20ff      	movs	r0, #255	@ 0xff
 800e20e:	f005 fe29 	bl	8013e64 <LoRaMacCryptoHandleJoinAccept>
 800e212:	4603      	mov	r3, r0
 800e214:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800e218:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	f040 8085 	bne.w	800e32c <ProcessRadioRxDone+0x31c>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800e222:	7d7b      	ldrb	r3, [r7, #21]
 800e224:	461a      	mov	r2, r3
 800e226:	4b3c      	ldr	r3, [pc, #240]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e228:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800e22c:	4b3a      	ldr	r3, [pc, #232]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e22e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800e232:	7dbb      	ldrb	r3, [r7, #22]
 800e234:	021b      	lsls	r3, r3, #8
 800e236:	4313      	orrs	r3, r2
 800e238:	4a37      	ldr	r2, [pc, #220]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e23a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800e23e:	4b36      	ldr	r3, [pc, #216]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e240:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800e244:	7dfb      	ldrb	r3, [r7, #23]
 800e246:	041b      	lsls	r3, r3, #16
 800e248:	4313      	orrs	r3, r2
 800e24a:	4a33      	ldr	r2, [pc, #204]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e24c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800e250:	69bb      	ldr	r3, [r7, #24]
 800e252:	4a31      	ldr	r2, [pc, #196]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e254:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800e258:	7f3b      	ldrb	r3, [r7, #28]
 800e25a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800e25e:	b2db      	uxtb	r3, r3
 800e260:	461a      	mov	r2, r3
 800e262:	4b2d      	ldr	r3, [pc, #180]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e264:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e268:	7f3b      	ldrb	r3, [r7, #28]
 800e26a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e26e:	b2db      	uxtb	r3, r3
 800e270:	461a      	mov	r2, r3
 800e272:	4b29      	ldr	r3, [pc, #164]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e274:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e278:	7f3b      	ldrb	r3, [r7, #28]
 800e27a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e27e:	b2db      	uxtb	r3, r3
 800e280:	461a      	mov	r2, r3
 800e282:	4b25      	ldr	r3, [pc, #148]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e284:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800e288:	7f7b      	ldrb	r3, [r7, #29]
 800e28a:	461a      	mov	r2, r3
 800e28c:	4b22      	ldr	r3, [pc, #136]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e28e:	651a      	str	r2, [r3, #80]	@ 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800e290:	4b21      	ldr	r3, [pc, #132]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e294:	2b00      	cmp	r3, #0
 800e296:	d102      	bne.n	800e29e <ProcessRadioRxDone+0x28e>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800e298:	4b1f      	ldr	r3, [pc, #124]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e29a:	2201      	movs	r2, #1
 800e29c:	651a      	str	r2, [r3, #80]	@ 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800e29e:	4b1e      	ldr	r3, [pc, #120]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e2a6:	fb02 f303 	mul.w	r3, r2, r3
 800e2aa:	4a1b      	ldr	r2, [pc, #108]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2ac:	6513      	str	r3, [r2, #80]	@ 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800e2ae:	4b1a      	ldr	r3, [pc, #104]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2b2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800e2b6:	4a18      	ldr	r2, [pc, #96]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2b8:	6553      	str	r3, [r2, #84]	@ 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800e2ba:	4b17      	ldr	r3, [pc, #92]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2bc:	2200      	movs	r2, #0
 800e2be:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800e2c2:	f107 030c 	add.w	r3, r7, #12
 800e2c6:	3312      	adds	r3, #18
 800e2c8:	677b      	str	r3, [r7, #116]	@ 0x74
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800e2ca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e2ce:	b2db      	uxtb	r3, r3
 800e2d0:	3b11      	subs	r3, #17
 800e2d2:	b2db      	uxtb	r3, r3
 800e2d4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800e2d8:	4b11      	ldr	r3, [pc, #68]	@ (800e320 <ProcessRadioRxDone+0x310>)
 800e2da:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 800e2de:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800e2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e2e8:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800e2ec:	4611      	mov	r1, r2
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f006 fb7c 	bl	80149ec <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800e2f4:	4b08      	ldr	r3, [pc, #32]	@ (800e318 <ProcessRadioRxDone+0x308>)
 800e2f6:	2202      	movs	r2, #2
 800e2f8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e2fc:	2001      	movs	r0, #1
 800e2fe:	f005 f8dd 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800e302:	4603      	mov	r3, r0
 800e304:	2b00      	cmp	r3, #0
 800e306:	d01b      	beq.n	800e340 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800e308:	2101      	movs	r1, #1
 800e30a:	2000      	movs	r0, #0
 800e30c:	f005 f84a 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>
 800e310:	e016      	b.n	800e340 <ProcessRadioRxDone+0x330>
 800e312:	bf00      	nop
 800e314:	20001978 	.word	0x20001978
 800e318:	20000de8 	.word	0x20000de8
 800e31c:	20001970 	.word	0x20001970
 800e320:	200008c8 	.word	0x200008c8
 800e324:	0801f2e0 	.word	0x0801f2e0
 800e328:	20000c60 	.word	0x20000c60
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e32c:	2001      	movs	r0, #1
 800e32e:	f005 f8c5 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d003      	beq.n	800e340 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800e338:	2101      	movs	r1, #1
 800e33a:	2007      	movs	r0, #7
 800e33c:	f005 f832 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800e340:	4ab9      	ldr	r2, [pc, #740]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e342:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e346:	f043 0308 	orr.w	r3, r3, #8
 800e34a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            break;
 800e34e:	e2ec      	b.n	800e92a <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800e350:	4bb5      	ldr	r3, [pc, #724]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e352:	2201      	movs	r2, #1
 800e354:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e358:	4bb4      	ldr	r3, [pc, #720]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e35a:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800e35e:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800e362:	4bb1      	ldr	r3, [pc, #708]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e364:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 800e368:	b25b      	sxtb	r3, r3
 800e36a:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800e36e:	230d      	movs	r3, #13
 800e370:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800e374:	4bad      	ldr	r3, [pc, #692]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e376:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d002      	beq.n	800e384 <ProcessRadioRxDone+0x374>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800e37e:	230e      	movs	r3, #14
 800e380:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e384:	4ba9      	ldr	r3, [pc, #676]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e38a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800e38e:	4611      	mov	r1, r2
 800e390:	4618      	mov	r0, r3
 800e392:	f006 fad9 	bl	8014948 <RegionGetPhyParam>
 800e396:	4603      	mov	r3, r0
 800e398:	667b      	str	r3, [r7, #100]	@ 0x64
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800e39a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e39e:	3b0d      	subs	r3, #13
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	b21b      	sxth	r3, r3
 800e3a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e3a8:	b21a      	sxth	r2, r3
 800e3aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e3ac:	b21b      	sxth	r3, r3
 800e3ae:	429a      	cmp	r2, r3
 800e3b0:	dc03      	bgt.n	800e3ba <ProcessRadioRxDone+0x3aa>
 800e3b2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e3b6:	2b0b      	cmp	r3, #11
 800e3b8:	d806      	bhi.n	800e3c8 <ProcessRadioRxDone+0x3b8>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e3ba:	4b9b      	ldr	r3, [pc, #620]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e3bc:	2201      	movs	r2, #1
 800e3be:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e3c2:	f7ff fdff 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e3c6:	e2d5      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }
            macMsgData.Buffer = payload;
 800e3c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e3cc:	637b      	str	r3, [r7, #52]	@ 0x34
            macMsgData.BufSize = size;
 800e3ce:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e3d2:	b2db      	uxtb	r3, r3
 800e3d4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800e3d8:	4b95      	ldr	r3, [pc, #596]	@ (800e630 <ProcessRadioRxDone+0x620>)
 800e3da:	65bb      	str	r3, [r7, #88]	@ 0x58
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800e3dc:	23ff      	movs	r3, #255	@ 0xff
 800e3de:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800e3e2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	f006 f835 	bl	8014456 <LoRaMacParserData>
 800e3ec:	4603      	mov	r3, r0
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d006      	beq.n	800e400 <ProcessRadioRxDone+0x3f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e3f2:	4b8d      	ldr	r3, [pc, #564]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e3f4:	2201      	movs	r2, #1
 800e3f6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e3fa:	f7ff fde3 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e3fe:	e2b9      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e400:	4b8a      	ldr	r3, [pc, #552]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e402:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e406:	2b01      	cmp	r3, #1
 800e408:	d132      	bne.n	800e470 <ProcessRadioRxDone+0x460>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800e40a:	f004 fb70 	bl	8012aee <LoRaMacClassBIsPingExpected>
 800e40e:	4603      	mov	r3, r0
 800e410:	2b00      	cmp	r3, #0
 800e412:	d014      	beq.n	800e43e <ProcessRadioRxDone+0x42e>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e414:	2000      	movs	r0, #0
 800e416:	f004 fb21 	bl	8012a5c <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800e41a:	2000      	movs	r0, #0
 800e41c:	f004 fb42 	bl	8012aa4 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e420:	4b81      	ldr	r3, [pc, #516]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e422:	2204      	movs	r2, #4
 800e424:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800e428:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e42a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e42e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e432:	b2db      	uxtb	r3, r3
 800e434:	4619      	mov	r1, r3
 800e436:	4610      	mov	r0, r2
 800e438:	f004 fbe2 	bl	8012c00 <LoRaMacClassBSetFPendingBit>
 800e43c:	e018      	b.n	800e470 <ProcessRadioRxDone+0x460>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e43e:	f004 fb5d 	bl	8012afc <LoRaMacClassBIsMulticastExpected>
 800e442:	4603      	mov	r3, r0
 800e444:	2b00      	cmp	r3, #0
 800e446:	d013      	beq.n	800e470 <ProcessRadioRxDone+0x460>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e448:	2000      	movs	r0, #0
 800e44a:	f004 fb11 	bl	8012a70 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e44e:	2000      	movs	r0, #0
 800e450:	f004 fb31 	bl	8012ab6 <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e454:	4b74      	ldr	r3, [pc, #464]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e456:	2205      	movs	r2, #5
 800e458:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800e45c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e45e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e462:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e466:	b2db      	uxtb	r3, r3
 800e468:	4619      	mov	r1, r3
 800e46a:	4610      	mov	r0, r2
 800e46c:	f004 fbc8 	bl	8012c00 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800e470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e472:	4a6d      	ldr	r2, [pc, #436]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e474:	f8c2 3438 	str.w	r3, [r2, #1080]	@ 0x438

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800e478:	1dba      	adds	r2, r7, #6
 800e47a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e47e:	4611      	mov	r1, r2
 800e480:	4618      	mov	r0, r3
 800e482:	f002 fd1f 	bl	8010ec4 <DetermineFrameType>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d006      	beq.n	800e49a <ProcessRadioRxDone+0x48a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e48c:	4b66      	ldr	r3, [pc, #408]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e48e:	2201      	movs	r2, #1
 800e490:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e494:	f7ff fd96 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e498:	e26c      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }

            //Check if it is a multicast message
            multicast = 0;
 800e49a:	2300      	movs	r3, #0
 800e49c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
            downLinkCounter = 0;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	60bb      	str	r3, [r7, #8]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
 800e4aa:	e049      	b.n	800e540 <ProcessRadioRxDone+0x530>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800e4ac:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e4b0:	4a5e      	ldr	r2, [pc, #376]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e4b2:	212c      	movs	r1, #44	@ 0x2c
 800e4b4:	fb01 f303 	mul.w	r3, r1, r3
 800e4b8:	4413      	add	r3, r2
 800e4ba:	33dc      	adds	r3, #220	@ 0xdc
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4c0:	429a      	cmp	r2, r3
 800e4c2:	d138      	bne.n	800e536 <ProcessRadioRxDone+0x526>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800e4c4:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e4c8:	4a58      	ldr	r2, [pc, #352]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e4ca:	212c      	movs	r1, #44	@ 0x2c
 800e4cc:	fb01 f303 	mul.w	r3, r1, r3
 800e4d0:	4413      	add	r3, r2
 800e4d2:	33da      	adds	r3, #218	@ 0xda
 800e4d4:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d02d      	beq.n	800e536 <ProcessRadioRxDone+0x526>
                {
                    multicast = 1;
 800e4da:	2301      	movs	r3, #1
 800e4dc:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800e4e0:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e4e4:	4a51      	ldr	r2, [pc, #324]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e4e6:	212c      	movs	r1, #44	@ 0x2c
 800e4e8:	fb01 f303 	mul.w	r3, r1, r3
 800e4ec:	4413      	add	r3, r2
 800e4ee:	33db      	adds	r3, #219	@ 0xdb
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800e4f6:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e4fa:	4a4c      	ldr	r2, [pc, #304]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e4fc:	212c      	movs	r1, #44	@ 0x2c
 800e4fe:	fb01 f303 	mul.w	r3, r1, r3
 800e502:	4413      	add	r3, r2
 800e504:	33f8      	adds	r3, #248	@ 0xf8
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	60bb      	str	r3, [r7, #8]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800e50c:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e510:	4a46      	ldr	r2, [pc, #280]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e512:	212c      	movs	r1, #44	@ 0x2c
 800e514:	fb01 f303 	mul.w	r3, r1, r3
 800e518:	4413      	add	r3, r2
 800e51a:	33dc      	adds	r3, #220	@ 0xdc
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800e522:	4b42      	ldr	r3, [pc, #264]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e524:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e528:	2b02      	cmp	r3, #2
 800e52a:	d10e      	bne.n	800e54a <ProcessRadioRxDone+0x53a>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800e52c:	4b3e      	ldr	r3, [pc, #248]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e52e:	2203      	movs	r2, #3
 800e530:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    }
                    break;
 800e534:	e009      	b.n	800e54a <ProcessRadioRxDone+0x53a>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800e536:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e53a:	3301      	adds	r3, #1
 800e53c:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
 800e540:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e544:	2b00      	cmp	r3, #0
 800e546:	d0b1      	beq.n	800e4ac <ProcessRadioRxDone+0x49c>
 800e548:	e000      	b.n	800e54c <ProcessRadioRxDone+0x53c>
                    break;
 800e54a:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800e54c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e550:	2b01      	cmp	r3, #1
 800e552:	d117      	bne.n	800e584 <ProcessRadioRxDone+0x574>
 800e554:	79bb      	ldrb	r3, [r7, #6]
 800e556:	2b03      	cmp	r3, #3
 800e558:	d10d      	bne.n	800e576 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800e55a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e55e:	f003 0320 	and.w	r3, r3, #32
 800e562:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800e564:	2b00      	cmp	r3, #0
 800e566:	d106      	bne.n	800e576 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800e568:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e570:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800e572:	2b00      	cmp	r3, #0
 800e574:	d006      	beq.n	800e584 <ProcessRadioRxDone+0x574>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e576:	4b2c      	ldr	r3, [pc, #176]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e578:	2201      	movs	r2, #1
 800e57a:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e57e:	f7ff fd21 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e582:	e1f7      	b.n	800e974 <ProcessRadioRxDone+0x964>
                PrepareRxDoneAbort( );
                return;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800e584:	79b9      	ldrb	r1, [r7, #6]
 800e586:	4c29      	ldr	r4, [pc, #164]	@ (800e62c <ProcessRadioRxDone+0x61c>)
 800e588:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e58c:	f897 008a 	ldrb.w	r0, [r7, #138]	@ 0x8a
 800e590:	f107 0308 	add.w	r3, r7, #8
 800e594:	9301      	str	r3, [sp, #4]
 800e596:	1dfb      	adds	r3, r7, #7
 800e598:	9300      	str	r3, [sp, #0]
 800e59a:	f8d4 3118 	ldr.w	r3, [r4, #280]	@ 0x118
 800e59e:	f000 fee7 	bl	800f370 <GetFCntDown>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800e5a8:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d017      	beq.n	800e5e0 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800e5b0:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e5b4:	2b07      	cmp	r3, #7
 800e5b6:	d104      	bne.n	800e5c2 <ProcessRadioRxDone+0x5b2>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800e5b8:	4b1b      	ldr	r3, [pc, #108]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e5ba:	2208      	movs	r2, #8
 800e5bc:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
 800e5c0:	e003      	b.n	800e5ca <ProcessRadioRxDone+0x5ba>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e5c2:	4b19      	ldr	r3, [pc, #100]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800e5ca:	68bb      	ldr	r3, [r7, #8]
 800e5cc:	4a16      	ldr	r2, [pc, #88]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e5ce:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800e5d2:	68bb      	ldr	r3, [r7, #8]
 800e5d4:	4a14      	ldr	r2, [pc, #80]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e5d6:	f8c2 3470 	str.w	r3, [r2, #1136]	@ 0x470
                PrepareRxDoneAbort( );
 800e5da:	f7ff fcf3 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e5de:	e1c9      	b.n	800e974 <ProcessRadioRxDone+0x964>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800e5e0:	79fa      	ldrb	r2, [r7, #7]
 800e5e2:	68b9      	ldr	r1, [r7, #8]
 800e5e4:	f897 008a 	ldrb.w	r0, [r7, #138]	@ 0x8a
 800e5e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e5ec:	9300      	str	r3, [sp, #0]
 800e5ee:	460b      	mov	r3, r1
 800e5f0:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800e5f4:	f005 fd80 	bl	80140f8 <LoRaMacCryptoUnsecureMessage>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800e5fe:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e602:	2b00      	cmp	r3, #0
 800e604:	d016      	beq.n	800e634 <ProcessRadioRxDone+0x624>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800e606:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e60a:	2b02      	cmp	r3, #2
 800e60c:	d104      	bne.n	800e618 <ProcessRadioRxDone+0x608>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800e60e:	4b06      	ldr	r3, [pc, #24]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e610:	220a      	movs	r2, #10
 800e612:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
 800e616:	e003      	b.n	800e620 <ProcessRadioRxDone+0x610>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800e618:	4b03      	ldr	r3, [pc, #12]	@ (800e628 <ProcessRadioRxDone+0x618>)
 800e61a:	220b      	movs	r2, #11
 800e61c:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                }
                PrepareRxDoneAbort( );
 800e620:	f7ff fcd0 	bl	800dfc4 <PrepareRxDoneAbort>
                return;
 800e624:	e1a6      	b.n	800e974 <ProcessRadioRxDone+0x964>
 800e626:	bf00      	nop
 800e628:	200008c8 	.word	0x200008c8
 800e62c:	20000de8 	.word	0x20000de8
 800e630:	20000b00 	.word	0x20000b00
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e634:	4bb5      	ldr	r3, [pc, #724]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e636:	2200      	movs	r2, #0
 800e638:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            MacCtx.McpsIndication.Multicast = multicast;
 800e63c:	4ab3      	ldr	r2, [pc, #716]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e63e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e642:	f882 3426 	strb.w	r3, [r2, #1062]	@ 0x426
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800e646:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e64a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e64e:	b2db      	uxtb	r3, r3
 800e650:	461a      	mov	r2, r3
 800e652:	4bae      	ldr	r3, [pc, #696]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e654:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
            MacCtx.McpsIndication.Buffer = NULL;
 800e658:	4bac      	ldr	r3, [pc, #688]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e65a:	2200      	movs	r2, #0
 800e65c:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.BufferSize = 0;
 800e660:	4baa      	ldr	r3, [pc, #680]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e662:	2200      	movs	r2, #0
 800e664:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800e668:	68bb      	ldr	r3, [r7, #8]
 800e66a:	4aa8      	ldr	r2, [pc, #672]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e66c:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	4aa6      	ldr	r2, [pc, #664]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e674:	f8c2 3470 	str.w	r3, [r2, #1136]	@ 0x470
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800e678:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e67c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800e680:	b2db      	uxtb	r3, r3
 800e682:	2b00      	cmp	r3, #0
 800e684:	bf14      	ite	ne
 800e686:	2301      	movne	r3, #1
 800e688:	2300      	moveq	r3, #0
 800e68a:	b2da      	uxtb	r2, r3
 800e68c:	4b9f      	ldr	r3, [pc, #636]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e68e:	f883 2432 	strb.w	r2, [r3, #1074]	@ 0x432

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e692:	4b9e      	ldr	r3, [pc, #632]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e694:	2200      	movs	r2, #0
 800e696:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800e69a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e69e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800e6a2:	b2db      	uxtb	r3, r3
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	bf14      	ite	ne
 800e6a8:	2301      	movne	r3, #1
 800e6aa:	2300      	moveq	r3, #0
 800e6ac:	b2da      	uxtb	r2, r3
 800e6ae:	4b97      	ldr	r3, [pc, #604]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e6b0:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e6b4:	4b95      	ldr	r3, [pc, #596]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e6b6:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d004      	beq.n	800e6c8 <ProcessRadioRxDone+0x6b8>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800e6be:	4b93      	ldr	r3, [pc, #588]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e6c0:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e6c4:	2b01      	cmp	r3, #1
 800e6c6:	d106      	bne.n	800e6d6 <ProcessRadioRxDone+0x6c6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800e6c8:	4b91      	ldr	r3, [pc, #580]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	629a      	str	r2, [r3, #40]	@ 0x28
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                Nvm.MacGroup2.DownlinkReceived = true;
 800e6ce:	4b90      	ldr	r3, [pc, #576]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800e6d6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e6da:	2b01      	cmp	r3, #1
 800e6dc:	d104      	bne.n	800e6e8 <ProcessRadioRxDone+0x6d8>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800e6de:	4b8b      	ldr	r3, [pc, #556]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e6e0:	2202      	movs	r2, #2
 800e6e2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
 800e6e6:	e034      	b.n	800e752 <ProcessRadioRxDone+0x742>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800e6e8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800e6ec:	f023 031f 	bic.w	r3, r3, #31
 800e6f0:	b2db      	uxtb	r3, r3
 800e6f2:	2ba0      	cmp	r3, #160	@ 0xa0
 800e6f4:	d125      	bne.n	800e742 <ProcessRadioRxDone+0x732>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800e6f6:	4b86      	ldr	r3, [pc, #536]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e6f8:	2201      	movs	r2, #1
 800e6fa:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800e6fe:	4b84      	ldr	r3, [pc, #528]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e700:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800e704:	2b00      	cmp	r3, #0
 800e706:	d102      	bne.n	800e70e <ProcessRadioRxDone+0x6fe>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800e708:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e70a:	4a81      	ldr	r2, [pc, #516]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e70c:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800e70e:	4b7f      	ldr	r3, [pc, #508]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e710:	2201      	movs	r2, #1
 800e712:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800e716:	4b7d      	ldr	r3, [pc, #500]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e718:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d018      	beq.n	800e752 <ProcessRadioRxDone+0x742>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800e720:	4b7a      	ldr	r3, [pc, #488]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e722:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800e726:	2b01      	cmp	r3, #1
 800e728:	d013      	beq.n	800e752 <ProcessRadioRxDone+0x742>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800e72a:	4b79      	ldr	r3, [pc, #484]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e72c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e730:	4a76      	ldr	r2, [pc, #472]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e732:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800e736:	4b77      	ldr	r3, [pc, #476]	@ (800e914 <ProcessRadioRxDone+0x904>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4a74      	ldr	r2, [pc, #464]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e73c:	f8c2 349c 	str.w	r3, [r2, #1180]	@ 0x49c
 800e740:	e007      	b.n	800e752 <ProcessRadioRxDone+0x742>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800e742:	4b73      	ldr	r3, [pc, #460]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e744:	2200      	movs	r2, #0
 800e746:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e74a:	4b70      	ldr	r3, [pc, #448]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e74c:	2200      	movs	r2, #0
 800e74e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800e752:	4b6e      	ldr	r3, [pc, #440]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e754:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e758:	4a6c      	ldr	r2, [pc, #432]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e75a:	f892 2444 	ldrb.w	r2, [r2, #1092]	@ 0x444
 800e75e:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 800e762:	4618      	mov	r0, r3
 800e764:	f001 ff96 	bl	8010694 <RemoveMacCommands>

            switch( fType )
 800e768:	79bb      	ldrb	r3, [r7, #6]
 800e76a:	2b03      	cmp	r3, #3
 800e76c:	d873      	bhi.n	800e856 <ProcessRadioRxDone+0x846>
 800e76e:	a201      	add	r2, pc, #4	@ (adr r2, 800e774 <ProcessRadioRxDone+0x764>)
 800e770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e774:	0800e785 	.word	0x0800e785
 800e778:	0800e7d5 	.word	0x0800e7d5
 800e77c:	0800e80b 	.word	0x0800e80b
 800e780:	0800e831 	.word	0x0800e831
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800e784:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e788:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e78c:	b2db      	uxtb	r3, r3
 800e78e:	461c      	mov	r4, r3
 800e790:	4b5e      	ldr	r3, [pc, #376]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e792:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e796:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e79a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e79e:	f102 0010 	add.w	r0, r2, #16
 800e7a2:	9300      	str	r3, [sp, #0]
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	4622      	mov	r2, r4
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	f000 ff45 	bl	800f638 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e7ae:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e7b2:	4b56      	ldr	r3, [pc, #344]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e7b4:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800e7b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e7ba:	4a54      	ldr	r2, [pc, #336]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e7bc:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800e7c0:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e7c4:	4b51      	ldr	r3, [pc, #324]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e7c6:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                    MacCtx.McpsIndication.RxData = true;
 800e7ca:	4b50      	ldr	r3, [pc, #320]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
                    break;
 800e7d2:	e047      	b.n	800e864 <ProcessRadioRxDone+0x854>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800e7d4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e7d8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e7dc:	b2db      	uxtb	r3, r3
 800e7de:	461c      	mov	r4, r3
 800e7e0:	4b4a      	ldr	r3, [pc, #296]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e7e2:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e7e6:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e7ea:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e7ee:	f102 0010 	add.w	r0, r2, #16
 800e7f2:	9300      	str	r3, [sp, #0]
 800e7f4:	460b      	mov	r3, r1
 800e7f6:	4622      	mov	r2, r4
 800e7f8:	2100      	movs	r1, #0
 800e7fa:	f000 ff1d 	bl	800f638 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e7fe:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e802:	4b42      	ldr	r3, [pc, #264]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e804:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    break;
 800e808:	e02c      	b.n	800e864 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800e80a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e80c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e810:	4b3e      	ldr	r3, [pc, #248]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e812:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e816:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e81a:	9300      	str	r3, [sp, #0]
 800e81c:	460b      	mov	r3, r1
 800e81e:	2100      	movs	r1, #0
 800e820:	f000 ff0a 	bl	800f638 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e824:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e828:	4b38      	ldr	r3, [pc, #224]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e82a:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    break;
 800e82e:	e019      	b.n	800e864 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e830:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e834:	4b35      	ldr	r3, [pc, #212]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e836:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800e83a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e83c:	4a33      	ldr	r2, [pc, #204]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e83e:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800e842:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e846:	4b31      	ldr	r3, [pc, #196]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e848:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                    MacCtx.McpsIndication.RxData = true;
 800e84c:	4b2f      	ldr	r3, [pc, #188]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e84e:	2201      	movs	r2, #1
 800e850:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
                    break;
 800e854:	e006      	b.n	800e864 <ProcessRadioRxDone+0x854>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e856:	4b2d      	ldr	r3, [pc, #180]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e858:	2201      	movs	r2, #1
 800e85a:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    PrepareRxDoneAbort( );
 800e85e:	f7ff fbb1 	bl	800dfc4 <PrepareRxDoneAbort>
                    break;
 800e862:	bf00      	nop
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800e864:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800e868:	2be0      	cmp	r3, #224	@ 0xe0
 800e86a:	d118      	bne.n	800e89e <ProcessRadioRxDone+0x88e>
 800e86c:	4b28      	ldr	r3, [pc, #160]	@ (800e910 <ProcessRadioRxDone+0x900>)
 800e86e:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800e872:	f083 0301 	eor.w	r3, r3, #1
 800e876:	b2db      	uxtb	r3, r3
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d010      	beq.n	800e89e <ProcessRadioRxDone+0x88e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e87c:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e880:	4b22      	ldr	r3, [pc, #136]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e882:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                MacCtx.McpsIndication.Buffer = NULL;
 800e886:	4b21      	ldr	r3, [pc, #132]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e888:	2200      	movs	r2, #0
 800e88a:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.BufferSize = 0;
 800e88e:	4b1f      	ldr	r3, [pc, #124]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e890:	2200      	movs	r2, #0
 800e892:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                MacCtx.McpsIndication.RxData = false;
 800e896:	4b1d      	ldr	r3, [pc, #116]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e898:	2200      	movs	r2, #0
 800e89a:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800e89e:	4a1b      	ldr	r2, [pc, #108]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8a0:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e8a4:	f043 0302 	orr.w	r3, r3, #2
 800e8a8:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495

            break;
 800e8ac:	e03d      	b.n	800e92a <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800e8ae:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800e8b2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e8b6:	18d1      	adds	r1, r2, r3
 800e8b8:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800e8bc:	b29b      	uxth	r3, r3
 800e8be:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 800e8c2:	1ad3      	subs	r3, r2, r3
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	461a      	mov	r2, r3
 800e8c8:	4813      	ldr	r0, [pc, #76]	@ (800e918 <ProcessRadioRxDone+0x908>)
 800e8ca:	f008 fade 	bl	8016e8a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800e8ce:	4b0f      	ldr	r3, [pc, #60]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8d0:	2203      	movs	r2, #3
 800e8d2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8d8:	2200      	movs	r2, #0
 800e8da:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800e8de:	4b0b      	ldr	r3, [pc, #44]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8e0:	4a0d      	ldr	r2, [pc, #52]	@ (800e918 <ProcessRadioRxDone+0x908>)
 800e8e2:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800e8e6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e8ea:	b2da      	uxtb	r2, r3
 800e8ec:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800e8f0:	1ad3      	subs	r3, r2, r3
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	4b05      	ldr	r3, [pc, #20]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8f6:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800e8fa:	4a04      	ldr	r2, [pc, #16]	@ (800e90c <ProcessRadioRxDone+0x8fc>)
 800e8fc:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e900:	f043 0302 	orr.w	r3, r3, #2
 800e904:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            break;
 800e908:	e00f      	b.n	800e92a <ProcessRadioRxDone+0x91a>
 800e90a:	bf00      	nop
 800e90c:	200008c8 	.word	0x200008c8
 800e910:	20000de8 	.word	0x20000de8
 800e914:	20001978 	.word	0x20001978
 800e918:	20000b00 	.word	0x20000b00
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e91c:	4b17      	ldr	r3, [pc, #92]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e91e:	2201      	movs	r2, #1
 800e920:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            PrepareRxDoneAbort( );
 800e924:	f7ff fb4e 	bl	800dfc4 <PrepareRxDoneAbort>
            break;
 800e928:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only aplies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e92a:	4b14      	ldr	r3, [pc, #80]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e92c:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e930:	2b00      	cmp	r3, #0
 800e932:	d004      	beq.n	800e93e <ProcessRadioRxDone+0x92e>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800e934:	4b11      	ldr	r3, [pc, #68]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e936:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e93a:	2b01      	cmp	r3, #1
 800e93c:	d10c      	bne.n	800e958 <ProcessRadioRxDone+0x948>
    {
        if( MacCtx.NodeAckRequested == true )
 800e93e:	4b0f      	ldr	r3, [pc, #60]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e940:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800e944:	2b00      	cmp	r3, #0
 800e946:	d007      	beq.n	800e958 <ProcessRadioRxDone+0x948>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800e948:	4b0c      	ldr	r3, [pc, #48]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e94a:	f893 3448 	ldrb.w	r3, [r3, #1096]	@ 0x448
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d002      	beq.n	800e958 <ProcessRadioRxDone+0x948>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800e952:	2000      	movs	r0, #0
 800e954:	f000 fce4 	bl	800f320 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800e958:	4b08      	ldr	r3, [pc, #32]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e95a:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e95e:	2b02      	cmp	r3, #2
 800e960:	d006      	beq.n	800e970 <ProcessRadioRxDone+0x960>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800e962:	4a06      	ldr	r2, [pc, #24]	@ (800e97c <ProcessRadioRxDone+0x96c>)
 800e964:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e968:	f043 0320 	orr.w	r3, r3, #32
 800e96c:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800e970:	f7ff fa82 	bl	800de78 <UpdateRxSlotIdleState>
}
 800e974:	3794      	adds	r7, #148	@ 0x94
 800e976:	46bd      	mov	sp, r7
 800e978:	bd90      	pop	{r4, r7, pc}
 800e97a:	bf00      	nop
 800e97c:	200008c8 	.word	0x200008c8

0800e980 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800e980:	b580      	push	{r7, lr}
 800e982:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e984:	4b11      	ldr	r3, [pc, #68]	@ (800e9cc <ProcessRadioTxTimeout+0x4c>)
 800e986:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e98a:	2b02      	cmp	r3, #2
 800e98c:	d002      	beq.n	800e994 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800e98e:	4b10      	ldr	r3, [pc, #64]	@ (800e9d0 <ProcessRadioTxTimeout+0x50>)
 800e990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e992:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800e994:	f7ff fa70 	bl	800de78 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800e998:	4b0e      	ldr	r3, [pc, #56]	@ (800e9d4 <ProcessRadioTxTimeout+0x54>)
 800e99a:	2202      	movs	r2, #2
 800e99c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800e9a0:	2002      	movs	r0, #2
 800e9a2:	f004 fd57 	bl	8013454 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800e9a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e9d4 <ProcessRadioTxTimeout+0x54>)
 800e9a8:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d003      	beq.n	800e9b8 <ProcessRadioTxTimeout+0x38>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        MacCtx.RetransmitTimeoutRetry = true;
 800e9b0:	4b08      	ldr	r3, [pc, #32]	@ (800e9d4 <ProcessRadioTxTimeout+0x54>)
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e9b8:	4a06      	ldr	r2, [pc, #24]	@ (800e9d4 <ProcessRadioTxTimeout+0x54>)
 800e9ba:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e9be:	f043 0320 	orr.w	r3, r3, #32
 800e9c2:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
}
 800e9c6:	bf00      	nop
 800e9c8:	bd80      	pop	{r7, pc}
 800e9ca:	bf00      	nop
 800e9cc:	20000de8 	.word	0x20000de8
 800e9d0:	0801f2e0 	.word	0x0801f2e0
 800e9d4:	200008c8 	.word	0x200008c8

0800e9d8 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	4603      	mov	r3, r0
 800e9e0:	460a      	mov	r2, r1
 800e9e2:	71fb      	strb	r3, [r7, #7]
 800e9e4:	4613      	mov	r3, r2
 800e9e6:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e9ec:	4b3d      	ldr	r3, [pc, #244]	@ (800eae4 <HandleRadioRxErrorTimeout+0x10c>)
 800e9ee:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e9f2:	2b02      	cmp	r3, #2
 800e9f4:	d002      	beq.n	800e9fc <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800e9f6:	4b3c      	ldr	r3, [pc, #240]	@ (800eae8 <HandleRadioRxErrorTimeout+0x110>)
 800e9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9fa:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800e9fc:	f004 f870 	bl	8012ae0 <LoRaMacClassBIsBeaconExpected>
 800ea00:	4603      	mov	r3, r0
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d007      	beq.n	800ea16 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800ea06:	2002      	movs	r0, #2
 800ea08:	f004 f81e 	bl	8012a48 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800ea0c:	2000      	movs	r0, #0
 800ea0e:	f004 f840 	bl	8012a92 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800ea12:	2301      	movs	r3, #1
 800ea14:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ea16:	4b33      	ldr	r3, [pc, #204]	@ (800eae4 <HandleRadioRxErrorTimeout+0x10c>)
 800ea18:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800ea1c:	2b01      	cmp	r3, #1
 800ea1e:	d119      	bne.n	800ea54 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ea20:	f004 f865 	bl	8012aee <LoRaMacClassBIsPingExpected>
 800ea24:	4603      	mov	r3, r0
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d007      	beq.n	800ea3a <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	f004 f816 	bl	8012a5c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800ea30:	2000      	movs	r0, #0
 800ea32:	f004 f837 	bl	8012aa4 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800ea36:	2301      	movs	r3, #1
 800ea38:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ea3a:	f004 f85f 	bl	8012afc <LoRaMacClassBIsMulticastExpected>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d007      	beq.n	800ea54 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ea44:	2000      	movs	r0, #0
 800ea46:	f004 f813 	bl	8012a70 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ea4a:	2000      	movs	r0, #0
 800ea4c:	f004 f833 	bl	8012ab6 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800ea50:	2301      	movs	r3, #1
 800ea52:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800ea54:	7bfb      	ldrb	r3, [r7, #15]
 800ea56:	f083 0301 	eor.w	r3, r3, #1
 800ea5a:	b2db      	uxtb	r3, r3
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d03b      	beq.n	800ead8 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ea60:	4b22      	ldr	r3, [pc, #136]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800ea62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d122      	bne.n	800eab0 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800ea6a:	4b20      	ldr	r3, [pc, #128]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800ea6c:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d003      	beq.n	800ea7c <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800ea74:	4a1d      	ldr	r2, [pc, #116]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800ea76:	79fb      	ldrb	r3, [r7, #7]
 800ea78:	f882 3445 	strb.w	r3, [r2, #1093]	@ 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800ea7c:	79fb      	ldrb	r3, [r7, #7]
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f004 fce8 	bl	8013454 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800ea84:	4b17      	ldr	r3, [pc, #92]	@ (800eae4 <HandleRadioRxErrorTimeout+0x10c>)
 800ea86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f00c fc77 	bl	801b37c <UTIL_TIMER_GetElapsedTime>
 800ea8e:	4602      	mov	r2, r0
 800ea90:	4b16      	ldr	r3, [pc, #88]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800ea92:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800ea96:	429a      	cmp	r2, r3
 800ea98:	d31e      	bcc.n	800ead8 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800ea9a:	4815      	ldr	r0, [pc, #84]	@ (800eaf0 <HandleRadioRxErrorTimeout+0x118>)
 800ea9c:	f00c fb42 	bl	801b124 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800eaa0:	4a12      	ldr	r2, [pc, #72]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800eaa2:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800eaa6:	f043 0320 	orr.w	r3, r3, #32
 800eaaa:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 800eaae:	e013      	b.n	800ead8 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800eab0:	4b0e      	ldr	r3, [pc, #56]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800eab2:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d003      	beq.n	800eac2 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800eaba:	4a0c      	ldr	r2, [pc, #48]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800eabc:	79bb      	ldrb	r3, [r7, #6]
 800eabe:	f882 3445 	strb.w	r3, [r2, #1093]	@ 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800eac2:	79bb      	ldrb	r3, [r7, #6]
 800eac4:	4618      	mov	r0, r3
 800eac6:	f004 fcc5 	bl	8013454 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800eaca:	4a08      	ldr	r2, [pc, #32]	@ (800eaec <HandleRadioRxErrorTimeout+0x114>)
 800eacc:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ead0:	f043 0320 	orr.w	r3, r3, #32
 800ead4:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800ead8:	f7ff f9ce 	bl	800de78 <UpdateRxSlotIdleState>
}
 800eadc:	bf00      	nop
 800eade:	3710      	adds	r7, #16
 800eae0:	46bd      	mov	sp, r7
 800eae2:	bd80      	pop	{r7, pc}
 800eae4:	20000de8 	.word	0x20000de8
 800eae8:	0801f2e0 	.word	0x0801f2e0
 800eaec:	200008c8 	.word	0x200008c8
 800eaf0:	20000c60 	.word	0x20000c60

0800eaf4 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800eaf8:	2106      	movs	r1, #6
 800eafa:	2005      	movs	r0, #5
 800eafc:	f7ff ff6c 	bl	800e9d8 <HandleRadioRxErrorTimeout>
}
 800eb00:	bf00      	nop
 800eb02:	bd80      	pop	{r7, pc}

0800eb04 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800eb08:	2104      	movs	r1, #4
 800eb0a:	2003      	movs	r0, #3
 800eb0c:	f7ff ff64 	bl	800e9d8 <HandleRadioRxErrorTimeout>
}
 800eb10:	bf00      	nop
 800eb12:	bd80      	pop	{r7, pc}

0800eb14 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b084      	sub	sp, #16
 800eb18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb1a:	f3ef 8310 	mrs	r3, PRIMASK
 800eb1e:	607b      	str	r3, [r7, #4]
  return(result);
 800eb20:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800eb22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb24:	b672      	cpsid	i
}
 800eb26:	bf00      	nop
    events = LoRaMacRadioEvents;
 800eb28:	4b1d      	ldr	r3, [pc, #116]	@ (800eba0 <LoRaMacHandleIrqEvents+0x8c>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800eb2e:	4b1c      	ldr	r3, [pc, #112]	@ (800eba0 <LoRaMacHandleIrqEvents+0x8c>)
 800eb30:	2200      	movs	r2, #0
 800eb32:	601a      	str	r2, [r3, #0]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb38:	68bb      	ldr	r3, [r7, #8]
 800eb3a:	f383 8810 	msr	PRIMASK, r3
}
 800eb3e:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d027      	beq.n	800eb96 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800eb46:	783b      	ldrb	r3, [r7, #0]
 800eb48:	f003 0320 	and.w	r3, r3, #32
 800eb4c:	b2db      	uxtb	r3, r3
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d001      	beq.n	800eb56 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800eb52:	f7ff f9a9 	bl	800dea8 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800eb56:	783b      	ldrb	r3, [r7, #0]
 800eb58:	f003 0310 	and.w	r3, r3, #16
 800eb5c:	b2db      	uxtb	r3, r3
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d001      	beq.n	800eb66 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800eb62:	f7ff fa55 	bl	800e010 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800eb66:	783b      	ldrb	r3, [r7, #0]
 800eb68:	f003 0308 	and.w	r3, r3, #8
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d001      	beq.n	800eb76 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800eb72:	f7ff ff05 	bl	800e980 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800eb76:	783b      	ldrb	r3, [r7, #0]
 800eb78:	f003 0304 	and.w	r3, r3, #4
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d001      	beq.n	800eb86 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800eb82:	f7ff ffb7 	bl	800eaf4 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800eb86:	783b      	ldrb	r3, [r7, #0]
 800eb88:	f003 0302 	and.w	r3, r3, #2
 800eb8c:	b2db      	uxtb	r3, r3
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d001      	beq.n	800eb96 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800eb92:	f7ff ffb7 	bl	800eb04 <ProcessRadioRxTimeout>
        }
    }
}
 800eb96:	bf00      	nop
 800eb98:	3710      	adds	r7, #16
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}
 800eb9e:	bf00      	nop
 800eba0:	20001970 	.word	0x20001970

0800eba4 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800eba4:	b480      	push	{r7}
 800eba6:	af00      	add	r7, sp, #0
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800eba8:	4b0c      	ldr	r3, [pc, #48]	@ (800ebdc <LoRaMacIsBusy+0x38>)
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	f003 0301 	and.w	r3, r3, #1
 800ebb0:	b2db      	uxtb	r3, r3
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d001      	beq.n	800ebba <LoRaMacIsBusy+0x16>
    {
        return true;
 800ebb6:	2301      	movs	r3, #1
 800ebb8:	e00c      	b.n	800ebd4 <LoRaMacIsBusy+0x30>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ebba:	4b09      	ldr	r3, [pc, #36]	@ (800ebe0 <LoRaMacIsBusy+0x3c>)
 800ebbc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d106      	bne.n	800ebd2 <LoRaMacIsBusy+0x2e>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800ebc4:	4b06      	ldr	r3, [pc, #24]	@ (800ebe0 <LoRaMacIsBusy+0x3c>)
 800ebc6:	f893 3496 	ldrb.w	r3, [r3, #1174]	@ 0x496
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ebca:	2b01      	cmp	r3, #1
 800ebcc:	d101      	bne.n	800ebd2 <LoRaMacIsBusy+0x2e>
    {
        return false;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	e000      	b.n	800ebd4 <LoRaMacIsBusy+0x30>
    }
    return true;
 800ebd2:	2301      	movs	r3, #1
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	bc80      	pop	{r7}
 800ebda:	4770      	bx	lr
 800ebdc:	20001970 	.word	0x20001970
 800ebe0:	200008c8 	.word	0x200008c8

0800ebe4 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b083      	sub	sp, #12
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	4603      	mov	r3, r0
 800ebec:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800ebee:	4a04      	ldr	r2, [pc, #16]	@ (800ec00 <LoRaMacEnableRequests+0x1c>)
 800ebf0:	79fb      	ldrb	r3, [r7, #7]
 800ebf2:	f882 3496 	strb.w	r3, [r2, #1174]	@ 0x496
}
 800ebf6:	bf00      	nop
 800ebf8:	370c      	adds	r7, #12
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bc80      	pop	{r7}
 800ebfe:	4770      	bx	lr
 800ec00:	200008c8 	.word	0x200008c8

0800ec04 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b082      	sub	sp, #8
 800ec08:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800ec0a:	4b2c      	ldr	r3, [pc, #176]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec0c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ec10:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800ec12:	4b2a      	ldr	r3, [pc, #168]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec14:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d14a      	bne.n	800ecb2 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ec1c:	4b27      	ldr	r3, [pc, #156]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec1e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ec22:	f003 0301 	and.w	r3, r3, #1
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d006      	beq.n	800ec3a <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800ec2c:	4a23      	ldr	r2, [pc, #140]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec2e:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ec32:	f023 0301 	bic.w	r3, r3, #1
 800ec36:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ec3a:	4b20      	ldr	r3, [pc, #128]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec3c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ec40:	f003 0304 	and.w	r3, r3, #4
 800ec44:	b2db      	uxtb	r3, r3
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d006      	beq.n	800ec58 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800ec4a:	4a1c      	ldr	r2, [pc, #112]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec4c:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ec50:	f023 0304 	bic.w	r3, r3, #4
 800ec54:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800ec58:	2001      	movs	r0, #1
 800ec5a:	f7ff ffc3 	bl	800ebe4 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800ec5e:	793b      	ldrb	r3, [r7, #4]
 800ec60:	f003 0301 	and.w	r3, r3, #1
 800ec64:	b2db      	uxtb	r3, r3
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d005      	beq.n	800ec76 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800ec6a:	4b14      	ldr	r3, [pc, #80]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec6c:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	4813      	ldr	r0, [pc, #76]	@ (800ecc0 <LoRaMacHandleRequestEvents+0xbc>)
 800ec74:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800ec76:	793b      	ldrb	r3, [r7, #4]
 800ec78:	f003 0304 	and.w	r3, r3, #4
 800ec7c:	b2db      	uxtb	r3, r3
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d00e      	beq.n	800eca0 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800ec82:	4810      	ldr	r0, [pc, #64]	@ (800ecc4 <LoRaMacHandleRequestEvents+0xc0>)
 800ec84:	f004 fc34 	bl	80134f0 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800ec88:	f004 fc7e 	bl	8013588 <LoRaMacConfirmQueueGetCnt>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d006      	beq.n	800eca0 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800ec92:	4a0a      	ldr	r2, [pc, #40]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800ec94:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ec98:	f043 0304 	orr.w	r3, r3, #4
 800ec9c:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800eca0:	f003 ff4a 	bl	8012b38 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800eca4:	4a05      	ldr	r2, [pc, #20]	@ (800ecbc <LoRaMacHandleRequestEvents+0xb8>)
 800eca6:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ecaa:	f023 0320 	bic.w	r3, r3, #32
 800ecae:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
}
 800ecb2:	bf00      	nop
 800ecb4:	3708      	adds	r7, #8
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd80      	pop	{r7, pc}
 800ecba:	bf00      	nop
 800ecbc:	200008c8 	.word	0x200008c8
 800ecc0:	20000d0c 	.word	0x20000d0c
 800ecc4:	20000d20 	.word	0x20000d20

0800ecc8 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b082      	sub	sp, #8
 800eccc:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800ecce:	4b07      	ldr	r3, [pc, #28]	@ (800ecec <LoRaMacHandleScheduleUplinkEvent+0x24>)
 800ecd0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d105      	bne.n	800ece4 <LoRaMacHandleScheduleUplinkEvent+0x1c>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800ecdc:	1dfb      	adds	r3, r7, #7
 800ecde:	4618      	mov	r0, r3
 800ece0:	f004 f9ec 	bl	80130bc <LoRaMacCommandsStickyCmdsPending>
        {// Setup MLME indication
            /* ST_WORKAROUND: remove unnecessary mlme operation to prevent uplinks burst */
            //SetMlmeScheduleUplinkIndication( );
        }
    }
}
 800ece4:	bf00      	nop
 800ece6:	3708      	adds	r7, #8
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}
 800ecec:	200008c8 	.word	0x200008c8

0800ecf0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800ecf4:	4b16      	ldr	r3, [pc, #88]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ecf6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ecfa:	f003 0308 	and.w	r3, r3, #8
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00d      	beq.n	800ed20 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800ed04:	4a12      	ldr	r2, [pc, #72]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ed06:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ed0a:	f023 0308 	bic.w	r3, r3, #8
 800ed0e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800ed12:	4b0f      	ldr	r3, [pc, #60]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ed14:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ed18:	68db      	ldr	r3, [r3, #12]
 800ed1a:	490e      	ldr	r1, [pc, #56]	@ (800ed54 <LoRaMacHandleIndicationEvents+0x64>)
 800ed1c:	480e      	ldr	r0, [pc, #56]	@ (800ed58 <LoRaMacHandleIndicationEvents+0x68>)
 800ed1e:	4798      	blx	r3
    }
    */
    /*ST_WORKAROUND_END */

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ed20:	4b0b      	ldr	r3, [pc, #44]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ed22:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ed26:	f003 0302 	and.w	r3, r3, #2
 800ed2a:	b2db      	uxtb	r3, r3
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d00d      	beq.n	800ed4c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800ed30:	4a07      	ldr	r2, [pc, #28]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ed32:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ed36:	f023 0302 	bic.w	r3, r3, #2
 800ed3a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800ed3e:	4b04      	ldr	r3, [pc, #16]	@ (800ed50 <LoRaMacHandleIndicationEvents+0x60>)
 800ed40:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ed44:	685b      	ldr	r3, [r3, #4]
 800ed46:	4903      	ldr	r1, [pc, #12]	@ (800ed54 <LoRaMacHandleIndicationEvents+0x64>)
 800ed48:	4804      	ldr	r0, [pc, #16]	@ (800ed5c <LoRaMacHandleIndicationEvents+0x6c>)
 800ed4a:	4798      	blx	r3
    }
}
 800ed4c:	bf00      	nop
 800ed4e:	bd80      	pop	{r7, pc}
 800ed50:	200008c8 	.word	0x200008c8
 800ed54:	20000d58 	.word	0x20000d58
 800ed58:	20000d34 	.word	0x20000d34
 800ed5c:	20000cec 	.word	0x20000cec

0800ed60 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b082      	sub	sp, #8
 800ed64:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ed66:	4b2a      	ldr	r3, [pc, #168]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800ed68:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ed6c:	f003 0301 	and.w	r3, r3, #1
 800ed70:	b2db      	uxtb	r3, r3
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d048      	beq.n	800ee08 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800ed76:	2300      	movs	r3, #0
 800ed78:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ed7e:	4b24      	ldr	r3, [pc, #144]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800ed80:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d004      	beq.n	800ed92 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ed88:	4b21      	ldr	r3, [pc, #132]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800ed8a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ed8e:	2b03      	cmp	r3, #3
 800ed90:	d104      	bne.n	800ed9c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ed92:	f002 f8f9 	bl	8010f88 <CheckRetransUnconfirmedUplink>
 800ed96:	4603      	mov	r3, r0
 800ed98:	71fb      	strb	r3, [r7, #7]
 800ed9a:	e010      	b.n	800edbe <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ed9c:	4b1c      	ldr	r3, [pc, #112]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800ed9e:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800eda2:	2b01      	cmp	r3, #1
 800eda4:	d10b      	bne.n	800edbe <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800eda6:	4b1a      	ldr	r3, [pc, #104]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800eda8:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 800edac:	2b00      	cmp	r3, #0
 800edae:	d004      	beq.n	800edba <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800edb0:	f002 f916 	bl	8010fe0 <CheckRetransConfirmedUplink>
 800edb4:	4603      	mov	r3, r0
 800edb6:	71fb      	strb	r3, [r7, #7]
 800edb8:	e001      	b.n	800edbe <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800edba:	2301      	movs	r3, #1
 800edbc:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800edbe:	79fb      	ldrb	r3, [r7, #7]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d00d      	beq.n	800ede0 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800edc4:	4813      	ldr	r0, [pc, #76]	@ (800ee14 <LoRaMacHandleMcpsRequest+0xb4>)
 800edc6:	f00c f9ad 	bl	801b124 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800edca:	4b11      	ldr	r3, [pc, #68]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800edcc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800edd0:	f023 0320 	bic.w	r3, r3, #32
 800edd4:	4a0e      	ldr	r2, [pc, #56]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800edd6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800edda:	f002 f93b 	bl	8011054 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800edde:	e013      	b.n	800ee08 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800ede0:	79bb      	ldrb	r3, [r7, #6]
 800ede2:	f083 0301 	eor.w	r3, r3, #1
 800ede6:	b2db      	uxtb	r3, r3
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d00d      	beq.n	800ee08 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800edec:	4a08      	ldr	r2, [pc, #32]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800edee:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800edf2:	f023 0320 	bic.w	r3, r3, #32
 800edf6:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            MacCtx.RetransmitTimeoutRetry = false;
 800edfa:	4b05      	ldr	r3, [pc, #20]	@ (800ee10 <LoRaMacHandleMcpsRequest+0xb0>)
 800edfc:	2200      	movs	r2, #0
 800edfe:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            OnTxDelayedTimerEvent( NULL );
 800ee02:	2000      	movs	r0, #0
 800ee04:	f000 f9c8 	bl	800f198 <OnTxDelayedTimerEvent>
}
 800ee08:	bf00      	nop
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	200008c8 	.word	0x200008c8
 800ee14:	20000c30 	.word	0x20000c30

0800ee18 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ee1c:	4b18      	ldr	r3, [pc, #96]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee1e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ee22:	f003 0304 	and.w	r3, r3, #4
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d026      	beq.n	800ee7a <LoRaMacHandleMlmeRequest+0x62>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ee2c:	2001      	movs	r0, #1
 800ee2e:	f004 fb45 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800ee32:	4603      	mov	r3, r0
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d012      	beq.n	800ee5e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800ee38:	2001      	movs	r0, #1
 800ee3a:	f004 fae1 	bl	8013400 <LoRaMacConfirmQueueGetStatus>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d103      	bne.n	800ee4c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800ee44:	4b0e      	ldr	r3, [pc, #56]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee46:	2200      	movs	r2, #0
 800ee48:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ee4c:	4b0c      	ldr	r3, [pc, #48]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee4e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ee52:	f023 0302 	bic.w	r3, r3, #2
 800ee56:	4a0a      	ldr	r2, [pc, #40]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee58:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800ee5c:	e00d      	b.n	800ee7a <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800ee5e:	2005      	movs	r0, #5
 800ee60:	f004 fb2c 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800ee64:	4603      	mov	r3, r0
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d007      	beq.n	800ee7a <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ee6a:	4b05      	ldr	r3, [pc, #20]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee6c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ee70:	f023 0302 	bic.w	r3, r3, #2
 800ee74:	4a02      	ldr	r2, [pc, #8]	@ (800ee80 <LoRaMacHandleMlmeRequest+0x68>)
 800ee76:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800ee7a:	bf00      	nop
 800ee7c:	bd80      	pop	{r7, pc}
 800ee7e:	bf00      	nop
 800ee80:	200008c8 	.word	0x200008c8

0800ee84 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800ee88:	200b      	movs	r0, #11
 800ee8a:	f004 fb17 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d019      	beq.n	800eec8 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800ee94:	4b0e      	ldr	r3, [pc, #56]	@ (800eed0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ee96:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ee9a:	f003 0301 	and.w	r3, r3, #1
 800ee9e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d111      	bne.n	800eec8 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800eea4:	4b0a      	ldr	r3, [pc, #40]	@ (800eed0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800eea6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800eeaa:	f003 0304 	and.w	r3, r3, #4
 800eeae:	b2db      	uxtb	r3, r3
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d009      	beq.n	800eec8 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800eeb4:	4b06      	ldr	r3, [pc, #24]	@ (800eed0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800eeb6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800eeba:	f023 0302 	bic.w	r3, r3, #2
 800eebe:	4a04      	ldr	r2, [pc, #16]	@ (800eed0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800eec0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800eec4:	2301      	movs	r3, #1
 800eec6:	e000      	b.n	800eeca <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800eec8:	2300      	movs	r3, #0
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	bd80      	pop	{r7, pc}
 800eece:	bf00      	nop
 800eed0:	200008c8 	.word	0x200008c8

0800eed4 <CheckForMinimumAbpDatarate>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800eed4:	b480      	push	{r7}
 800eed6:	b083      	sub	sp, #12
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	4603      	mov	r3, r0
 800eedc:	71fb      	strb	r3, [r7, #7]
 800eede:	460b      	mov	r3, r1
 800eee0:	71bb      	strb	r3, [r7, #6]
 800eee2:	4613      	mov	r3, r2
 800eee4:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800eee6:	79fb      	ldrb	r3, [r7, #7]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d00a      	beq.n	800ef02 <CheckForMinimumAbpDatarate+0x2e>
 800eeec:	79bb      	ldrb	r3, [r7, #6]
 800eeee:	2b01      	cmp	r3, #1
 800eef0:	d107      	bne.n	800ef02 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800eef2:	797b      	ldrb	r3, [r7, #5]
 800eef4:	f083 0301 	eor.w	r3, r3, #1
 800eef8:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d001      	beq.n	800ef02 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800eefe:	2301      	movs	r3, #1
 800ef00:	e000      	b.n	800ef04 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800ef02:	2300      	movs	r3, #0
}
 800ef04:	4618      	mov	r0, r3
 800ef06:	370c      	adds	r7, #12
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bc80      	pop	{r7}
 800ef0c:	4770      	bx	lr
	...

0800ef10 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800ef10:	b480      	push	{r7}
 800ef12:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800ef14:	4b0d      	ldr	r3, [pc, #52]	@ (800ef4c <LoRaMacCheckForRxAbort+0x3c>)
 800ef16:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ef1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d00f      	beq.n	800ef42 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800ef22:	4b0a      	ldr	r3, [pc, #40]	@ (800ef4c <LoRaMacCheckForRxAbort+0x3c>)
 800ef24:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ef28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ef2c:	4a07      	ldr	r2, [pc, #28]	@ (800ef4c <LoRaMacCheckForRxAbort+0x3c>)
 800ef2e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ef32:	4b06      	ldr	r3, [pc, #24]	@ (800ef4c <LoRaMacCheckForRxAbort+0x3c>)
 800ef34:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ef38:	f023 0302 	bic.w	r3, r3, #2
 800ef3c:	4a03      	ldr	r2, [pc, #12]	@ (800ef4c <LoRaMacCheckForRxAbort+0x3c>)
 800ef3e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800ef42:	bf00      	nop
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bc80      	pop	{r7}
 800ef48:	4770      	bx	lr
 800ef4a:	bf00      	nop
 800ef4c:	200008c8 	.word	0x200008c8

0800ef50 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b084      	sub	sp, #16
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800ef58:	2300      	movs	r3, #0
 800ef5a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800ef60:	4b50      	ldr	r3, [pc, #320]	@ (800f0a4 <LoRaMacHandleNvm+0x154>)
 800ef62:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	f040 8098 	bne.w	800f09c <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2124      	movs	r1, #36	@ 0x24
 800ef70:	4618      	mov	r0, r3
 800ef72:	f007 ffdf 	bl	8016f34 <Crc32>
 800ef76:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef7c:	68ba      	ldr	r2, [r7, #8]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d006      	beq.n	800ef90 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	68ba      	ldr	r2, [r7, #8]
 800ef86:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800ef88:	89fb      	ldrh	r3, [r7, #14]
 800ef8a:	f043 0301 	orr.w	r3, r3, #1
 800ef8e:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	3328      	adds	r3, #40	@ 0x28
 800ef94:	2114      	movs	r1, #20
 800ef96:	4618      	mov	r0, r3
 800ef98:	f007 ffcc 	bl	8016f34 <Crc32>
 800ef9c:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efa2:	68ba      	ldr	r2, [r7, #8]
 800efa4:	429a      	cmp	r2, r3
 800efa6:	d006      	beq.n	800efb6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	68ba      	ldr	r2, [r7, #8]
 800efac:	63da      	str	r2, [r3, #60]	@ 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800efae:	89fb      	ldrh	r3, [r7, #14]
 800efb0:	f043 0302 	orr.w	r3, r3, #2
 800efb4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	3340      	adds	r3, #64	@ 0x40
 800efba:	21e0      	movs	r1, #224	@ 0xe0
 800efbc:	4618      	mov	r0, r3
 800efbe:	f007 ffb9 	bl	8016f34 <Crc32>
 800efc2:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800efca:	68ba      	ldr	r2, [r7, #8]
 800efcc:	429a      	cmp	r2, r3
 800efce:	d007      	beq.n	800efe0 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	68ba      	ldr	r2, [r7, #8]
 800efd4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800efd8:	89fb      	ldrh	r3, [r7, #14]
 800efda:	f043 0304 	orr.w	r3, r3, #4
 800efde:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800efe6:	21bc      	movs	r1, #188	@ 0xbc
 800efe8:	4618      	mov	r0, r3
 800efea:	f007 ffa3 	bl	8016f34 <Crc32>
 800efee:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800eff6:	68ba      	ldr	r2, [r7, #8]
 800eff8:	429a      	cmp	r2, r3
 800effa:	d007      	beq.n	800f00c <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	68ba      	ldr	r2, [r7, #8]
 800f000:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f004:	89fb      	ldrh	r3, [r7, #14]
 800f006:	f043 0308 	orr.w	r3, r3, #8
 800f00a:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f012:	2100      	movs	r1, #0
 800f014:	4618      	mov	r0, r3
 800f016:	f007 ff8d 	bl	8016f34 <Crc32>
 800f01a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 800f022:	68ba      	ldr	r2, [r7, #8]
 800f024:	429a      	cmp	r2, r3
 800f026:	d007      	beq.n	800f038 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f030:	89fb      	ldrh	r3, [r7, #14]
 800f032:	f043 0310 	orr.w	r3, r3, #16
 800f036:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f03e:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800f042:	4618      	mov	r0, r3
 800f044:	f007 ff76 	bl	8016f34 <Crc32>
 800f048:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 800f050:	68ba      	ldr	r2, [r7, #8]
 800f052:	429a      	cmp	r2, r3
 800f054:	d007      	beq.n	800f066 <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	68ba      	ldr	r2, [r7, #8]
 800f05a:	f8c3 2560 	str.w	r2, [r3, #1376]	@ 0x560
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f05e:	89fb      	ldrh	r3, [r7, #14]
 800f060:	f043 0320 	orr.w	r3, r3, #32
 800f064:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f203 5364 	addw	r3, r3, #1380	@ 0x564
 800f06c:	2114      	movs	r1, #20
 800f06e:	4618      	mov	r0, r3
 800f070:	f007 ff60 	bl	8016f34 <Crc32>
 800f074:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	f8d3 3578 	ldr.w	r3, [r3, #1400]	@ 0x578
 800f07c:	68ba      	ldr	r2, [r7, #8]
 800f07e:	429a      	cmp	r2, r3
 800f080:	d007      	beq.n	800f092 <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	68ba      	ldr	r2, [r7, #8]
 800f086:	f8c3 2578 	str.w	r2, [r3, #1400]	@ 0x578
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f08a:	89fb      	ldrh	r3, [r7, #14]
 800f08c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f090:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f092:	89fb      	ldrh	r3, [r7, #14]
 800f094:	4618      	mov	r0, r3
 800f096:	f002 f819 	bl	80110cc <CallNvmDataChangeCallback>
 800f09a:	e000      	b.n	800f09e <LoRaMacHandleNvm+0x14e>
        return;
 800f09c:	bf00      	nop
}
 800f09e:	3710      	adds	r7, #16
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	bd80      	pop	{r7, pc}
 800f0a4:	200008c8 	.word	0x200008c8

0800f0a8 <LoRaMacHandleResponseTimeout>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f0a8:	b580      	push	{r7, lr}
 800f0aa:	b084      	sub	sp, #16
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d00d      	beq.n	800f0d4 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f0b8:	6838      	ldr	r0, [r7, #0]
 800f0ba:	f00c f95f 	bl	801b37c <UTIL_TIMER_GetElapsedTime>
 800f0be:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f0c0:	68fa      	ldr	r2, [r7, #12]
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d905      	bls.n	800f0d4 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f0c8:	4b05      	ldr	r3, [pc, #20]	@ (800f0e0 <LoRaMacHandleResponseTimeout+0x38>)
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	e000      	b.n	800f0d6 <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800f0d4:	2300      	movs	r3, #0
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3710      	adds	r7, #16
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}
 800f0de:	bf00      	nop
 800f0e0:	20000de8 	.word	0x20000de8

0800f0e4 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b082      	sub	sp, #8
 800f0e8:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f0ee:	f7ff fd11 	bl	800eb14 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f0f2:	f003 fd90 	bl	8012c16 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f0f6:	4b26      	ldr	r3, [pc, #152]	@ (800f190 <LoRaMacProcess+0xac>)
 800f0f8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f0fc:	f003 0320 	and.w	r3, r3, #32
 800f100:	b2db      	uxtb	r3, r3
 800f102:	2b00      	cmp	r3, #0
 800f104:	d025      	beq.n	800f152 <LoRaMacProcess+0x6e>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f106:	2000      	movs	r0, #0
 800f108:	f7ff fd6c 	bl	800ebe4 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f10c:	f7ff ff00 	bl	800ef10 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f110:	f001 fffa 	bl	8011108 <IsRequestPending>
 800f114:	4603      	mov	r3, r0
 800f116:	2b00      	cmp	r3, #0
 800f118:	d006      	beq.n	800f128 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f11a:	f7ff feb3 	bl	800ee84 <LoRaMacCheckForBeaconAcquisition>
 800f11e:	4603      	mov	r3, r0
 800f120:	461a      	mov	r2, r3
 800f122:	79fb      	ldrb	r3, [r7, #7]
 800f124:	4313      	orrs	r3, r2
 800f126:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f128:	79fb      	ldrb	r3, [r7, #7]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d103      	bne.n	800f136 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f12e:	f7ff fe73 	bl	800ee18 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f132:	f7ff fe15 	bl	800ed60 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f136:	f7ff fd65 	bl	800ec04 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f13a:	f7ff fdc5 	bl	800ecc8 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f13e:	2001      	movs	r0, #1
 800f140:	f7ff fd50 	bl	800ebe4 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f144:	4a12      	ldr	r2, [pc, #72]	@ (800f190 <LoRaMacProcess+0xac>)
 800f146:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800f14a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f14e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
    LoRaMacHandleIndicationEvents( );
 800f152:	f7ff fdcd 	bl	800ecf0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f156:	4b0e      	ldr	r3, [pc, #56]	@ (800f190 <LoRaMacProcess+0xac>)
 800f158:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800f15c:	2b02      	cmp	r3, #2
 800f15e:	d101      	bne.n	800f164 <LoRaMacProcess+0x80>
    {
        OpenContinuousRxCWindow( );
 800f160:	f001 fbee 	bl	8010940 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800f164:	4b0a      	ldr	r3, [pc, #40]	@ (800f190 <LoRaMacProcess+0xac>)
 800f166:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f16a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f16e:	b2db      	uxtb	r3, r3
 800f170:	2b00      	cmp	r3, #0
 800f172:	d009      	beq.n	800f188 <LoRaMacProcess+0xa4>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800f174:	4a06      	ldr	r2, [pc, #24]	@ (800f190 <LoRaMacProcess+0xac>)
 800f176:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800f17a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f17e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        LoRaMacHandleNvm( &Nvm );
 800f182:	4804      	ldr	r0, [pc, #16]	@ (800f194 <LoRaMacProcess+0xb0>)
 800f184:	f7ff fee4 	bl	800ef50 <LoRaMacHandleNvm>
    }
}
 800f188:	bf00      	nop
 800f18a:	3708      	adds	r7, #8
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}
 800f190:	200008c8 	.word	0x200008c8
 800f194:	20000de8 	.word	0x20000de8

0800f198 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b082      	sub	sp, #8
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800f1a0:	481e      	ldr	r0, [pc, #120]	@ (800f21c <OnTxDelayedTimerEvent+0x84>)
 800f1a2:	f00b ffbf 	bl	801b124 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f1a6:	4b1e      	ldr	r3, [pc, #120]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1a8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f1ac:	f023 0320 	bic.w	r3, r3, #32
 800f1b0:	4a1b      	ldr	r2, [pc, #108]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1b2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800f1b6:	4b1b      	ldr	r3, [pc, #108]	@ (800f224 <OnTxDelayedTimerEvent+0x8c>)
 800f1b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f1bc:	4a18      	ldr	r2, [pc, #96]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1be:	f8d2 249c 	ldr.w	r2, [r2, #1180]	@ 0x49c
 800f1c2:	4611      	mov	r1, r2
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	f7ff ff6f 	bl	800f0a8 <LoRaMacHandleResponseTimeout>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d11e      	bne.n	800f20e <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800f1d0:	2001      	movs	r0, #1
 800f1d2:	f001 f93b 	bl	801044c <ScheduleTx>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d01a      	beq.n	800f212 <OnTxDelayedTimerEvent+0x7a>
 800f1dc:	2b0b      	cmp	r3, #11
 800f1de:	d018      	beq.n	800f212 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f1e0:	4b10      	ldr	r3, [pc, #64]	@ (800f224 <OnTxDelayedTimerEvent+0x8c>)
 800f1e2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800f1e6:	b2da      	uxtb	r2, r3
 800f1e8:	4b0d      	ldr	r3, [pc, #52]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1ea:	f883 2446 	strb.w	r2, [r3, #1094]	@ 0x446
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800f1ee:	4b0c      	ldr	r3, [pc, #48]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1f0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800f1f4:	4b0a      	ldr	r3, [pc, #40]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1f6:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800f1fa:	4b09      	ldr	r3, [pc, #36]	@ (800f220 <OnTxDelayedTimerEvent+0x88>)
 800f1fc:	2209      	movs	r2, #9
 800f1fe:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800f202:	2009      	movs	r0, #9
 800f204:	f004 f926 	bl	8013454 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800f208:	f001 ff24 	bl	8011054 <StopRetransmission>
            break;
 800f20c:	e002      	b.n	800f214 <OnTxDelayedTimerEvent+0x7c>
        return;
 800f20e:	bf00      	nop
 800f210:	e000      	b.n	800f214 <OnTxDelayedTimerEvent+0x7c>
            break;
 800f212:	bf00      	nop
        }
    }
}
 800f214:	3708      	adds	r7, #8
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}
 800f21a:	bf00      	nop
 800f21c:	20000c30 	.word	0x20000c30
 800f220:	200008c8 	.word	0x200008c8
 800f224:	20000de8 	.word	0x20000de8

0800f228 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b082      	sub	sp, #8
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800f230:	4b17      	ldr	r3, [pc, #92]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f232:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f236:	4b16      	ldr	r3, [pc, #88]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f238:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800f23c:	4b15      	ldr	r3, [pc, #84]	@ (800f294 <OnRxWindow1TimerEvent+0x6c>)
 800f23e:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800f242:	b25a      	sxtb	r2, r3
 800f244:	4b12      	ldr	r3, [pc, #72]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f246:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f24a:	4b12      	ldr	r3, [pc, #72]	@ (800f294 <OnRxWindow1TimerEvent+0x6c>)
 800f24c:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f250:	4b0f      	ldr	r3, [pc, #60]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f252:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f256:	4b0f      	ldr	r3, [pc, #60]	@ (800f294 <OnRxWindow1TimerEvent+0x6c>)
 800f258:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f25c:	4b0c      	ldr	r3, [pc, #48]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f25e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800f262:	4b0b      	ldr	r3, [pc, #44]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f264:	2200      	movs	r2, #0
 800f266:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800f26a:	4b09      	ldr	r3, [pc, #36]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f26c:	2200      	movs	r2, #0
 800f26e:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f272:	4b08      	ldr	r3, [pc, #32]	@ (800f294 <OnRxWindow1TimerEvent+0x6c>)
 800f274:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 800f278:	4b05      	ldr	r3, [pc, #20]	@ (800f290 <OnRxWindow1TimerEvent+0x68>)
 800f27a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800f27e:	4906      	ldr	r1, [pc, #24]	@ (800f298 <OnRxWindow1TimerEvent+0x70>)
 800f280:	4806      	ldr	r0, [pc, #24]	@ (800f29c <OnRxWindow1TimerEvent+0x74>)
 800f282:	f001 fb29 	bl	80108d8 <RxWindowSetup>
}
 800f286:	bf00      	nop
 800f288:	3708      	adds	r7, #8
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}
 800f28e:	bf00      	nop
 800f290:	200008c8 	.word	0x200008c8
 800f294:	20000de8 	.word	0x20000de8
 800f298:	20000c80 	.word	0x20000c80
 800f29c:	20000c48 	.word	0x20000c48

0800f2a0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f2a8:	4b19      	ldr	r3, [pc, #100]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d029      	beq.n	800f306 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800f2b2:	4b17      	ldr	r3, [pc, #92]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2b4:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f2b8:	4b15      	ldr	r3, [pc, #84]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2ba:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800f2be:	4b15      	ldr	r3, [pc, #84]	@ (800f314 <OnRxWindow2TimerEvent+0x74>)
 800f2c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f2c2:	4a13      	ldr	r2, [pc, #76]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2c4:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f2c8:	4b12      	ldr	r3, [pc, #72]	@ (800f314 <OnRxWindow2TimerEvent+0x74>)
 800f2ca:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f2ce:	4b10      	ldr	r3, [pc, #64]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2d0:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f2d4:	4b0f      	ldr	r3, [pc, #60]	@ (800f314 <OnRxWindow2TimerEvent+0x74>)
 800f2d6:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f2da:	4b0d      	ldr	r3, [pc, #52]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2dc:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800f2e0:	4b0b      	ldr	r3, [pc, #44]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800f2e8:	4b09      	ldr	r3, [pc, #36]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f2f0:	4b08      	ldr	r3, [pc, #32]	@ (800f314 <OnRxWindow2TimerEvent+0x74>)
 800f2f2:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 800f2f6:	4b06      	ldr	r3, [pc, #24]	@ (800f310 <OnRxWindow2TimerEvent+0x70>)
 800f2f8:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800f2fc:	4906      	ldr	r1, [pc, #24]	@ (800f318 <OnRxWindow2TimerEvent+0x78>)
 800f2fe:	4807      	ldr	r0, [pc, #28]	@ (800f31c <OnRxWindow2TimerEvent+0x7c>)
 800f300:	f001 faea 	bl	80108d8 <RxWindowSetup>
 800f304:	e000      	b.n	800f308 <OnRxWindow2TimerEvent+0x68>
        return;
 800f306:	bf00      	nop
}
 800f308:	3708      	adds	r7, #8
 800f30a:	46bd      	mov	sp, r7
 800f30c:	bd80      	pop	{r7, pc}
 800f30e:	bf00      	nop
 800f310:	200008c8 	.word	0x200008c8
 800f314:	20000de8 	.word	0x20000de8
 800f318:	20000c98 	.word	0x20000c98
 800f31c:	20000c60 	.word	0x20000c60

0800f320 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b082      	sub	sp, #8
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800f328:	480f      	ldr	r0, [pc, #60]	@ (800f368 <OnRetransmitTimeoutTimerEvent+0x48>)
 800f32a:	f00b fefb 	bl	801b124 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800f32e:	4b0f      	ldr	r3, [pc, #60]	@ (800f36c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f330:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800f334:	2b00      	cmp	r3, #0
 800f336:	d003      	beq.n	800f340 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800f338:	4b0c      	ldr	r3, [pc, #48]	@ (800f36c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f33a:	2201      	movs	r2, #1
 800f33c:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800f340:	4b0a      	ldr	r3, [pc, #40]	@ (800f36c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f342:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f346:	2b00      	cmp	r3, #0
 800f348:	d00a      	beq.n	800f360 <OnRetransmitTimeoutTimerEvent+0x40>
 800f34a:	4b08      	ldr	r3, [pc, #32]	@ (800f36c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f34c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f350:	691b      	ldr	r3, [r3, #16]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d004      	beq.n	800f360 <OnRetransmitTimeoutTimerEvent+0x40>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800f356:	4b05      	ldr	r3, [pc, #20]	@ (800f36c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f358:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f35c:	691b      	ldr	r3, [r3, #16]
 800f35e:	4798      	blx	r3
    }
}
 800f360:	bf00      	nop
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}
 800f368:	20000ccc 	.word	0x20000ccc
 800f36c:	200008c8 	.word	0x200008c8

0800f370 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b084      	sub	sp, #16
 800f374:	af00      	add	r7, sp, #0
 800f376:	60ba      	str	r2, [r7, #8]
 800f378:	607b      	str	r3, [r7, #4]
 800f37a:	4603      	mov	r3, r0
 800f37c:	73fb      	strb	r3, [r7, #15]
 800f37e:	460b      	mov	r3, r1
 800f380:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d005      	beq.n	800f394 <GetFCntDown+0x24>
 800f388:	69bb      	ldr	r3, [r7, #24]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d002      	beq.n	800f394 <GetFCntDown+0x24>
 800f38e:	69fb      	ldr	r3, [r7, #28]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d101      	bne.n	800f398 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f394:	2309      	movs	r3, #9
 800f396:	e028      	b.n	800f3ea <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800f398:	7bfb      	ldrb	r3, [r7, #15]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d016      	beq.n	800f3cc <GetFCntDown+0x5c>
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	d118      	bne.n	800f3d4 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800f3a2:	79bb      	ldrb	r3, [r7, #6]
 800f3a4:	2b01      	cmp	r3, #1
 800f3a6:	d10d      	bne.n	800f3c4 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800f3a8:	7bbb      	ldrb	r3, [r7, #14]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d002      	beq.n	800f3b4 <GetFCntDown+0x44>
 800f3ae:	7bbb      	ldrb	r3, [r7, #14]
 800f3b0:	2b03      	cmp	r3, #3
 800f3b2:	d103      	bne.n	800f3bc <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800f3b4:	69bb      	ldr	r3, [r7, #24]
 800f3b6:	2202      	movs	r2, #2
 800f3b8:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800f3ba:	e00d      	b.n	800f3d8 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800f3bc:	69bb      	ldr	r3, [r7, #24]
 800f3be:	2201      	movs	r2, #1
 800f3c0:	701a      	strb	r2, [r3, #0]
            break;
 800f3c2:	e009      	b.n	800f3d8 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800f3c4:	69bb      	ldr	r3, [r7, #24]
 800f3c6:	2203      	movs	r2, #3
 800f3c8:	701a      	strb	r2, [r3, #0]
            break;
 800f3ca:	e005      	b.n	800f3d8 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800f3cc:	69bb      	ldr	r3, [r7, #24]
 800f3ce:	2204      	movs	r2, #4
 800f3d0:	701a      	strb	r2, [r3, #0]
            break;
 800f3d2:	e001      	b.n	800f3d8 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800f3d4:	2305      	movs	r3, #5
 800f3d6:	e008      	b.n	800f3ea <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800f3d8:	69bb      	ldr	r3, [r7, #24]
 800f3da:	7818      	ldrb	r0, [r3, #0]
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	89db      	ldrh	r3, [r3, #14]
 800f3e0:	69fa      	ldr	r2, [r7, #28]
 800f3e2:	4619      	mov	r1, r3
 800f3e4:	f004 fc5c 	bl	8013ca0 <LoRaMacCryptoGetFCntDown>
 800f3e8:	4603      	mov	r3, r0
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3710      	adds	r7, #16
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}
	...

0800f3f4 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800f3f4:	b5b0      	push	{r4, r5, r7, lr}
 800f3f6:	b084      	sub	sp, #16
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f3fe:	2303      	movs	r3, #3
 800f400:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800f402:	4b62      	ldr	r3, [pc, #392]	@ (800f58c <SwitchClass+0x198>)
 800f404:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800f408:	2b02      	cmp	r3, #2
 800f40a:	f000 80a7 	beq.w	800f55c <SwitchClass+0x168>
 800f40e:	2b02      	cmp	r3, #2
 800f410:	f300 80b6 	bgt.w	800f580 <SwitchClass+0x18c>
 800f414:	2b00      	cmp	r3, #0
 800f416:	d003      	beq.n	800f420 <SwitchClass+0x2c>
 800f418:	2b01      	cmp	r3, #1
 800f41a:	f000 8091 	beq.w	800f540 <SwitchClass+0x14c>
 800f41e:	e0af      	b.n	800f580 <SwitchClass+0x18c>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800f420:	79fb      	ldrb	r3, [r7, #7]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d107      	bne.n	800f436 <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800f426:	4b59      	ldr	r3, [pc, #356]	@ (800f58c <SwitchClass+0x198>)
 800f428:	4a58      	ldr	r2, [pc, #352]	@ (800f58c <SwitchClass+0x198>)
 800f42a:	336c      	adds	r3, #108	@ 0x6c
 800f42c:	3264      	adds	r2, #100	@ 0x64
 800f42e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f432:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800f436:	79fb      	ldrb	r3, [r7, #7]
 800f438:	2b01      	cmp	r3, #1
 800f43a:	d10c      	bne.n	800f456 <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800f43c:	79fb      	ldrb	r3, [r7, #7]
 800f43e:	4618      	mov	r0, r3
 800f440:	f003 fb80 	bl	8012b44 <LoRaMacClassBSwitchClass>
 800f444:	4603      	mov	r3, r0
 800f446:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800f448:	7bfb      	ldrb	r3, [r7, #15]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d103      	bne.n	800f456 <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800f44e:	4a4f      	ldr	r2, [pc, #316]	@ (800f58c <SwitchClass+0x198>)
 800f450:	79fb      	ldrb	r3, [r7, #7]
 800f452:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
                }
            }

            if( deviceClass == CLASS_C )
 800f456:	79fb      	ldrb	r3, [r7, #7]
 800f458:	2b02      	cmp	r3, #2
 800f45a:	f040 808c 	bne.w	800f576 <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f45e:	4a4b      	ldr	r2, [pc, #300]	@ (800f58c <SwitchClass+0x198>)
 800f460:	79fb      	ldrb	r3, [r7, #7]
 800f462:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800f466:	4a4a      	ldr	r2, [pc, #296]	@ (800f590 <SwitchClass+0x19c>)
 800f468:	4b49      	ldr	r3, [pc, #292]	@ (800f590 <SwitchClass+0x19c>)
 800f46a:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 800f46e:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 800f472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f476:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f47a:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f47e:	4b44      	ldr	r3, [pc, #272]	@ (800f590 <SwitchClass+0x19c>)
 800f480:	2202      	movs	r2, #2
 800f482:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f486:	2300      	movs	r3, #0
 800f488:	73bb      	strb	r3, [r7, #14]
 800f48a:	e049      	b.n	800f520 <SwitchClass+0x12c>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800f48c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f490:	4a3e      	ldr	r2, [pc, #248]	@ (800f58c <SwitchClass+0x198>)
 800f492:	212c      	movs	r1, #44	@ 0x2c
 800f494:	fb01 f303 	mul.w	r3, r1, r3
 800f498:	4413      	add	r3, r2
 800f49a:	33da      	adds	r3, #218	@ 0xda
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d038      	beq.n	800f514 <SwitchClass+0x120>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800f4a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4a6:	4a39      	ldr	r2, [pc, #228]	@ (800f58c <SwitchClass+0x198>)
 800f4a8:	212c      	movs	r1, #44	@ 0x2c
 800f4aa:	fb01 f303 	mul.w	r3, r1, r3
 800f4ae:	4413      	add	r3, r2
 800f4b0:	33f0      	adds	r3, #240	@ 0xf0
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	4a35      	ldr	r2, [pc, #212]	@ (800f58c <SwitchClass+0x198>)
 800f4b6:	66d3      	str	r3, [r2, #108]	@ 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800f4b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4bc:	4a33      	ldr	r2, [pc, #204]	@ (800f58c <SwitchClass+0x198>)
 800f4be:	212c      	movs	r1, #44	@ 0x2c
 800f4c0:	fb01 f303 	mul.w	r3, r1, r3
 800f4c4:	4413      	add	r3, r2
 800f4c6:	33f4      	adds	r3, #244	@ 0xf4
 800f4c8:	f993 3000 	ldrsb.w	r3, [r3]
 800f4cc:	b2da      	uxtb	r2, r3
 800f4ce:	4b2f      	ldr	r3, [pc, #188]	@ (800f58c <SwitchClass+0x198>)
 800f4d0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800f4d4:	4b2e      	ldr	r3, [pc, #184]	@ (800f590 <SwitchClass+0x19c>)
 800f4d6:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f4da:	4b2d      	ldr	r3, [pc, #180]	@ (800f590 <SwitchClass+0x19c>)
 800f4dc:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800f4e0:	4b2a      	ldr	r3, [pc, #168]	@ (800f58c <SwitchClass+0x198>)
 800f4e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4e4:	4a2a      	ldr	r2, [pc, #168]	@ (800f590 <SwitchClass+0x19c>)
 800f4e6:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f4ea:	4b28      	ldr	r3, [pc, #160]	@ (800f58c <SwitchClass+0x198>)
 800f4ec:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f4f0:	4b27      	ldr	r3, [pc, #156]	@ (800f590 <SwitchClass+0x19c>)
 800f4f2:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f4f6:	4b25      	ldr	r3, [pc, #148]	@ (800f58c <SwitchClass+0x198>)
 800f4f8:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f4fc:	4b24      	ldr	r3, [pc, #144]	@ (800f590 <SwitchClass+0x19c>)
 800f4fe:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f502:	4b23      	ldr	r3, [pc, #140]	@ (800f590 <SwitchClass+0x19c>)
 800f504:	2203      	movs	r2, #3
 800f506:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800f50a:	4b21      	ldr	r3, [pc, #132]	@ (800f590 <SwitchClass+0x19c>)
 800f50c:	2201      	movs	r2, #1
 800f50e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 800f512:	e009      	b.n	800f528 <SwitchClass+0x134>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f514:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f518:	b2db      	uxtb	r3, r3
 800f51a:	3301      	adds	r3, #1
 800f51c:	b2db      	uxtb	r3, r3
 800f51e:	73bb      	strb	r3, [r7, #14]
 800f520:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f524:	2b00      	cmp	r3, #0
 800f526:	ddb1      	ble.n	800f48c <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800f528:	4b19      	ldr	r3, [pc, #100]	@ (800f590 <SwitchClass+0x19c>)
 800f52a:	2200      	movs	r2, #0
 800f52c:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800f530:	4b18      	ldr	r3, [pc, #96]	@ (800f594 <SwitchClass+0x1a0>)
 800f532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f534:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800f536:	f001 fa03 	bl	8010940 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800f53a:	2300      	movs	r3, #0
 800f53c:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800f53e:	e01a      	b.n	800f576 <SwitchClass+0x182>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800f540:	79fb      	ldrb	r3, [r7, #7]
 800f542:	4618      	mov	r0, r3
 800f544:	f003 fafe 	bl	8012b44 <LoRaMacClassBSwitchClass>
 800f548:	4603      	mov	r3, r0
 800f54a:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800f54c:	7bfb      	ldrb	r3, [r7, #15]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d113      	bne.n	800f57a <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f552:	4a0e      	ldr	r2, [pc, #56]	@ (800f58c <SwitchClass+0x198>)
 800f554:	79fb      	ldrb	r3, [r7, #7]
 800f556:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
            }
            break;
 800f55a:	e00e      	b.n	800f57a <SwitchClass+0x186>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800f55c:	79fb      	ldrb	r3, [r7, #7]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d10d      	bne.n	800f57e <SwitchClass+0x18a>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f562:	4a0a      	ldr	r2, [pc, #40]	@ (800f58c <SwitchClass+0x198>)
 800f564:	79fb      	ldrb	r3, [r7, #7]
 800f566:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800f56a:	4b0a      	ldr	r3, [pc, #40]	@ (800f594 <SwitchClass+0x1a0>)
 800f56c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f56e:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800f570:	2300      	movs	r3, #0
 800f572:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800f574:	e003      	b.n	800f57e <SwitchClass+0x18a>
            break;
 800f576:	bf00      	nop
 800f578:	e002      	b.n	800f580 <SwitchClass+0x18c>
            break;
 800f57a:	bf00      	nop
 800f57c:	e000      	b.n	800f580 <SwitchClass+0x18c>
            break;
 800f57e:	bf00      	nop
        }
    }

    return status;
 800f580:	7bfb      	ldrb	r3, [r7, #15]
}
 800f582:	4618      	mov	r0, r3
 800f584:	3710      	adds	r7, #16
 800f586:	46bd      	mov	sp, r7
 800f588:	bdb0      	pop	{r4, r5, r7, pc}
 800f58a:	bf00      	nop
 800f58c:	20000de8 	.word	0x20000de8
 800f590:	200008c8 	.word	0x200008c8
 800f594:	0801f2e0 	.word	0x0801f2e0

0800f598 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b086      	sub	sp, #24
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	4603      	mov	r3, r0
 800f5a0:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f5a2:	4b10      	ldr	r3, [pc, #64]	@ (800f5e4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f5a4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800f5a8:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800f5aa:	79fb      	ldrb	r3, [r7, #7]
 800f5ac:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f5ae:	230d      	movs	r3, #13
 800f5b0:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f5b2:	4b0c      	ldr	r3, [pc, #48]	@ (800f5e4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f5b4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d001      	beq.n	800f5c0 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f5bc:	230e      	movs	r3, #14
 800f5be:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f5c0:	4b08      	ldr	r3, [pc, #32]	@ (800f5e4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f5c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f5c6:	f107 0210 	add.w	r2, r7, #16
 800f5ca:	4611      	mov	r1, r2
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f005 f9bb 	bl	8014948 <RegionGetPhyParam>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	b2db      	uxtb	r3, r3
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3718      	adds	r7, #24
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	20000de8 	.word	0x20000de8

0800f5e8 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	71fb      	strb	r3, [r7, #7]
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	71bb      	strb	r3, [r7, #6]
 800f5f6:	4613      	mov	r3, r2
 800f5f8:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800f5fe:	2300      	movs	r3, #0
 800f600:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f602:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f606:	4618      	mov	r0, r3
 800f608:	f7ff ffc6 	bl	800f598 <GetMaxAppPayloadWithoutFOptsLength>
 800f60c:	4603      	mov	r3, r0
 800f60e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800f610:	79fb      	ldrb	r3, [r7, #7]
 800f612:	b29a      	uxth	r2, r3
 800f614:	797b      	ldrb	r3, [r7, #5]
 800f616:	b29b      	uxth	r3, r3
 800f618:	4413      	add	r3, r2
 800f61a:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800f61c:	89ba      	ldrh	r2, [r7, #12]
 800f61e:	89fb      	ldrh	r3, [r7, #14]
 800f620:	429a      	cmp	r2, r3
 800f622:	d804      	bhi.n	800f62e <ValidatePayloadLength+0x46>
 800f624:	89bb      	ldrh	r3, [r7, #12]
 800f626:	2bff      	cmp	r3, #255	@ 0xff
 800f628:	d801      	bhi.n	800f62e <ValidatePayloadLength+0x46>
    {
        return true;
 800f62a:	2301      	movs	r3, #1
 800f62c:	e000      	b.n	800f630 <ValidatePayloadLength+0x48>
    }
    return false;
 800f62e:	2300      	movs	r3, #0
}
 800f630:	4618      	mov	r0, r3
 800f632:	3710      	adds	r7, #16
 800f634:	46bd      	mov	sp, r7
 800f636:	bd80      	pop	{r7, pc}

0800f638 <ProcessMacCommands>:
}
*/
/*ST_WORKAROUND_END */

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800f638:	b590      	push	{r4, r7, lr}
 800f63a:	b0a5      	sub	sp, #148	@ 0x94
 800f63c:	af02      	add	r7, sp, #8
 800f63e:	6078      	str	r0, [r7, #4]
 800f640:	4608      	mov	r0, r1
 800f642:	4611      	mov	r1, r2
 800f644:	461a      	mov	r2, r3
 800f646:	4603      	mov	r3, r0
 800f648:	70fb      	strb	r3, [r7, #3]
 800f64a:	460b      	mov	r3, r1
 800f64c:	70bb      	strb	r3, [r7, #2]
 800f64e:	4613      	mov	r3, r2
 800f650:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800f652:	2300      	movs	r3, #0
 800f654:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 800f658:	2300      	movs	r3, #0
 800f65a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800f65e:	2300      	movs	r3, #0
 800f660:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800f664:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800f668:	2b00      	cmp	r3, #0
 800f66a:	f000 84b9 	beq.w	800ffe0 <ProcessMacCommands+0x9a8>
 800f66e:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800f672:	2b01      	cmp	r3, #1
 800f674:	f040 84ba 	bne.w	800ffec <ProcessMacCommands+0x9b4>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800f678:	f000 bcb2 	b.w	800ffe0 <ProcessMacCommands+0x9a8>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800f67c:	78fb      	ldrb	r3, [r7, #3]
 800f67e:	687a      	ldr	r2, [r7, #4]
 800f680:	4413      	add	r3, r2
 800f682:	781b      	ldrb	r3, [r3, #0]
 800f684:	4618      	mov	r0, r3
 800f686:	f003 fd41 	bl	801310c <LoRaMacCommandsGetCmdSize>
 800f68a:	4603      	mov	r3, r0
 800f68c:	461a      	mov	r2, r3
 800f68e:	78fb      	ldrb	r3, [r7, #3]
 800f690:	441a      	add	r2, r3
 800f692:	78bb      	ldrb	r3, [r7, #2]
 800f694:	429a      	cmp	r2, r3
 800f696:	f300 84ab 	bgt.w	800fff0 <ProcessMacCommands+0x9b8>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800f69a:	78fb      	ldrb	r3, [r7, #3]
 800f69c:	1c5a      	adds	r2, r3, #1
 800f69e:	70fa      	strb	r2, [r7, #3]
 800f6a0:	461a      	mov	r2, r3
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	4413      	add	r3, r2
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	3b02      	subs	r3, #2
 800f6aa:	2b11      	cmp	r3, #17
 800f6ac:	f200 84a2 	bhi.w	800fff4 <ProcessMacCommands+0x9bc>
 800f6b0:	a201      	add	r2, pc, #4	@ (adr r2, 800f6b8 <ProcessMacCommands+0x80>)
 800f6b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b6:	bf00      	nop
 800f6b8:	0800f701 	.word	0x0800f701
 800f6bc:	0800f743 	.word	0x0800f743
 800f6c0:	0800f8bf 	.word	0x0800f8bf
 800f6c4:	0800f8fd 	.word	0x0800f8fd
 800f6c8:	0800f9f5 	.word	0x0800f9f5
 800f6cc:	0800fa45 	.word	0x0800fa45
 800f6d0:	0800fb01 	.word	0x0800fb01
 800f6d4:	0800fb57 	.word	0x0800fb57
 800f6d8:	0800fc3b 	.word	0x0800fc3b
 800f6dc:	0800fff5 	.word	0x0800fff5
 800f6e0:	0800fff5 	.word	0x0800fff5
 800f6e4:	0800fce5 	.word	0x0800fce5
 800f6e8:	0800fff5 	.word	0x0800fff5
 800f6ec:	0800fff5 	.word	0x0800fff5
 800f6f0:	0800fe05 	.word	0x0800fe05
 800f6f4:	0800fe39 	.word	0x0800fe39
 800f6f8:	0800fec9 	.word	0x0800fec9
 800f6fc:	0800ff41 	.word	0x0800ff41
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800f700:	2004      	movs	r0, #4
 800f702:	f003 fedb 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800f706:	4603      	mov	r3, r0
 800f708:	2b00      	cmp	r3, #0
 800f70a:	f000 845c 	beq.w	800ffc6 <ProcessMacCommands+0x98e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800f70e:	2104      	movs	r1, #4
 800f710:	2000      	movs	r0, #0
 800f712:	f003 fe47 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800f716:	78fb      	ldrb	r3, [r7, #3]
 800f718:	1c5a      	adds	r2, r3, #1
 800f71a:	70fa      	strb	r2, [r7, #3]
 800f71c:	461a      	mov	r2, r3
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	4413      	add	r3, r2
 800f722:	781a      	ldrb	r2, [r3, #0]
 800f724:	4bb0      	ldr	r3, [pc, #704]	@ (800f9e8 <ProcessMacCommands+0x3b0>)
 800f726:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800f72a:	78fb      	ldrb	r3, [r7, #3]
 800f72c:	1c5a      	adds	r2, r3, #1
 800f72e:	70fa      	strb	r2, [r7, #3]
 800f730:	461a      	mov	r2, r3
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	4413      	add	r3, r2
 800f736:	781a      	ldrb	r2, [r3, #0]
 800f738:	4bab      	ldr	r3, [pc, #684]	@ (800f9e8 <ProcessMacCommands+0x3b0>)
 800f73a:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
                }
                break;
 800f73e:	f000 bc42 	b.w	800ffc6 <ProcessMacCommands+0x98e>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800f742:	2300      	movs	r3, #0
 800f744:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800f748:	2300      	movs	r3, #0
 800f74a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 800f74e:	2300      	movs	r3, #0
 800f750:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800f754:	2300      	movs	r3, #0
 800f756:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                if( adrBlockFound == false )
 800f75a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f75e:	f083 0301 	eor.w	r3, r3, #1
 800f762:	b2db      	uxtb	r3, r3
 800f764:	2b00      	cmp	r3, #0
 800f766:	f000 80a6 	beq.w	800f8b6 <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 800f76a:	2301      	movs	r3, #1
 800f76c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800f770:	78fb      	ldrb	r3, [r7, #3]
 800f772:	3b01      	subs	r3, #1
 800f774:	687a      	ldr	r2, [r7, #4]
 800f776:	4413      	add	r3, r2
 800f778:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800f77a:	4b9c      	ldr	r3, [pc, #624]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f77c:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800f780:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f784:	4b99      	ldr	r3, [pc, #612]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f786:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800f78a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800f78e:	4b97      	ldr	r3, [pc, #604]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f790:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800f794:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800f798:	4b94      	ldr	r3, [pc, #592]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f79a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 800f79e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800f7a2:	4b92      	ldr	r3, [pc, #584]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f7a4:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800f7a8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800f7ac:	4b8f      	ldr	r3, [pc, #572]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f7ae:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f7b2:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800f7b4:	4b8d      	ldr	r3, [pc, #564]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f7b6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d008      	beq.n	800f7d0 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800f7be:	78ba      	ldrb	r2, [r7, #2]
 800f7c0:	78fb      	ldrb	r3, [r7, #3]
 800f7c2:	1ad3      	subs	r3, r2, r3
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	b2db      	uxtb	r3, r3
 800f7ca:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 800f7ce:	e002      	b.n	800f7d6 <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 800f7d0:	2305      	movs	r3, #5
 800f7d2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800f7d6:	4b85      	ldr	r3, [pc, #532]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f7d8:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 800f7dc:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 800f7e0:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 800f7e4:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800f7e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800f7ec:	9301      	str	r3, [sp, #4]
 800f7ee:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 800f7f2:	9300      	str	r3, [sp, #0]
 800f7f4:	4623      	mov	r3, r4
 800f7f6:	f005 f964 	bl	8014ac2 <RegionLinkAdrReq>
 800f7fa:	4603      	mov	r3, r0
 800f7fc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 800f800:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800f804:	f003 0307 	and.w	r3, r3, #7
 800f808:	2b07      	cmp	r3, #7
 800f80a:	d119      	bne.n	800f840 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 800f80c:	4b77      	ldr	r3, [pc, #476]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f80e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 800f812:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f816:	429a      	cmp	r2, r3
 800f818:	da03      	bge.n	800f822 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 800f81a:	4b74      	ldr	r3, [pc, #464]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f81c:	2201      	movs	r2, #1
 800f81e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800f822:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 800f826:	4b71      	ldr	r3, [pc, #452]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f828:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800f82c:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 800f830:	4b6e      	ldr	r3, [pc, #440]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f832:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800f836:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800f83a:	4b6c      	ldr	r3, [pc, #432]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f83c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800f840:	2300      	movs	r3, #0
 800f842:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800f846:	e00b      	b.n	800f860 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800f848:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 800f84c:	2201      	movs	r2, #1
 800f84e:	4619      	mov	r1, r3
 800f850:	2003      	movs	r0, #3
 800f852:	f003 fb0b 	bl	8012e6c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800f856:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f85a:	3301      	adds	r3, #1
 800f85c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800f860:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800f864:	4a62      	ldr	r2, [pc, #392]	@ (800f9f0 <ProcessMacCommands+0x3b8>)
 800f866:	fba2 2303 	umull	r2, r3, r2, r3
 800f86a:	089b      	lsrs	r3, r3, #2
 800f86c:	b2db      	uxtb	r3, r3
 800f86e:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 800f872:	429a      	cmp	r2, r3
 800f874:	d3e8      	bcc.n	800f848 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 800f876:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800f87a:	78fb      	ldrb	r3, [r7, #3]
 800f87c:	4413      	add	r3, r2
 800f87e:	b2db      	uxtb	r3, r3
 800f880:	3b01      	subs	r3, #1
 800f882:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 800f884:	78fa      	ldrb	r2, [r7, #3]
 800f886:	78bb      	ldrb	r3, [r7, #2]
 800f888:	429a      	cmp	r2, r3
 800f88a:	d20a      	bcs.n	800f8a2 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800f88c:	78fb      	ldrb	r3, [r7, #3]
 800f88e:	1c5a      	adds	r2, r3, #1
 800f890:	70fa      	strb	r2, [r7, #3]
 800f892:	461a      	mov	r2, r3
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	4413      	add	r3, r2
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	2b03      	cmp	r3, #3
 800f89c:	f43f af68 	beq.w	800f770 <ProcessMacCommands+0x138>
 800f8a0:	e000      	b.n	800f8a4 <ProcessMacCommands+0x26c>
                            break;
 800f8a2:	bf00      	nop

                    if( macIndex < commandsSize )
 800f8a4:	78fa      	ldrb	r2, [r7, #3]
 800f8a6:	78bb      	ldrb	r3, [r7, #2]
 800f8a8:	429a      	cmp	r2, r3
 800f8aa:	f080 838e 	bcs.w	800ffca <ProcessMacCommands+0x992>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 800f8ae:	78fb      	ldrb	r3, [r7, #3]
 800f8b0:	3b01      	subs	r3, #1
 800f8b2:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 800f8b4:	e389      	b.n	800ffca <ProcessMacCommands+0x992>
                    macIndex += 4;
 800f8b6:	78fb      	ldrb	r3, [r7, #3]
 800f8b8:	3304      	adds	r3, #4
 800f8ba:	70fb      	strb	r3, [r7, #3]
                break;
 800f8bc:	e385      	b.n	800ffca <ProcessMacCommands+0x992>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800f8be:	78fb      	ldrb	r3, [r7, #3]
 800f8c0:	1c5a      	adds	r2, r3, #1
 800f8c2:	70fa      	strb	r2, [r7, #3]
 800f8c4:	461a      	mov	r2, r3
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	4413      	add	r3, r2
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	f003 030f 	and.w	r3, r3, #15
 800f8d0:	b2da      	uxtb	r2, r3
 800f8d2:	4b46      	ldr	r3, [pc, #280]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f8d4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800f8d8:	4b44      	ldr	r3, [pc, #272]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f8da:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 800f8de:	461a      	mov	r2, r3
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	4093      	lsls	r3, r2
 800f8e4:	b29a      	uxth	r2, r3
 800f8e6:	4b41      	ldr	r3, [pc, #260]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f8e8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800f8ec:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	4619      	mov	r1, r3
 800f8f4:	2004      	movs	r0, #4
 800f8f6:	f003 fab9 	bl	8012e6c <LoRaMacCommandsAddCmd>
                break;
 800f8fa:	e371      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800f8fc:	2307      	movs	r3, #7
 800f8fe:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800f902:	78fb      	ldrb	r3, [r7, #3]
 800f904:	687a      	ldr	r2, [r7, #4]
 800f906:	4413      	add	r3, r2
 800f908:	781b      	ldrb	r3, [r3, #0]
 800f90a:	091b      	lsrs	r3, r3, #4
 800f90c:	b2db      	uxtb	r3, r3
 800f90e:	b25b      	sxtb	r3, r3
 800f910:	f003 0307 	and.w	r3, r3, #7
 800f914:	b25b      	sxtb	r3, r3
 800f916:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800f91a:	78fb      	ldrb	r3, [r7, #3]
 800f91c:	687a      	ldr	r2, [r7, #4]
 800f91e:	4413      	add	r3, r2
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	b25b      	sxtb	r3, r3
 800f924:	f003 030f 	and.w	r3, r3, #15
 800f928:	b25b      	sxtb	r3, r3
 800f92a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 800f92e:	78fb      	ldrb	r3, [r7, #3]
 800f930:	3301      	adds	r3, #1
 800f932:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800f934:	78fb      	ldrb	r3, [r7, #3]
 800f936:	1c5a      	adds	r2, r3, #1
 800f938:	70fa      	strb	r2, [r7, #3]
 800f93a:	461a      	mov	r2, r3
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	4413      	add	r3, r2
 800f940:	781b      	ldrb	r3, [r3, #0]
 800f942:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800f944:	78fb      	ldrb	r3, [r7, #3]
 800f946:	1c5a      	adds	r2, r3, #1
 800f948:	70fa      	strb	r2, [r7, #3]
 800f94a:	461a      	mov	r2, r3
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	4413      	add	r3, r2
 800f950:	781b      	ldrb	r3, [r3, #0]
 800f952:	021a      	lsls	r2, r3, #8
 800f954:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f956:	4313      	orrs	r3, r2
 800f958:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800f95a:	78fb      	ldrb	r3, [r7, #3]
 800f95c:	1c5a      	adds	r2, r3, #1
 800f95e:	70fa      	strb	r2, [r7, #3]
 800f960:	461a      	mov	r2, r3
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	4413      	add	r3, r2
 800f966:	781b      	ldrb	r3, [r3, #0]
 800f968:	041a      	lsls	r2, r3, #16
 800f96a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f96c:	4313      	orrs	r3, r2
 800f96e:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 800f970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f972:	2264      	movs	r2, #100	@ 0x64
 800f974:	fb02 f303 	mul.w	r3, r2, r3
 800f978:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800f97a:	4b1c      	ldr	r3, [pc, #112]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f97c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f980:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800f984:	4611      	mov	r1, r2
 800f986:	4618      	mov	r0, r3
 800f988:	f005 f8b5 	bl	8014af6 <RegionRxParamSetupReq>
 800f98c:	4603      	mov	r3, r0
 800f98e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800f992:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800f996:	f003 0307 	and.w	r3, r3, #7
 800f99a:	2b07      	cmp	r3, #7
 800f99c:	d117      	bne.n	800f9ce <ProcessMacCommands+0x396>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800f99e:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 800f9a2:	b2da      	uxtb	r2, r3
 800f9a4:	4b11      	ldr	r3, [pc, #68]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f9a6:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800f9aa:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 800f9ae:	b2da      	uxtb	r2, r3
 800f9b0:	4b0e      	ldr	r3, [pc, #56]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f9b2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800f9b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f9b8:	4a0c      	ldr	r2, [pc, #48]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f9ba:	6653      	str	r3, [r2, #100]	@ 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800f9bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f9be:	4a0b      	ldr	r2, [pc, #44]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f9c0:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800f9c2:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 800f9c6:	b2da      	uxtb	r2, r3
 800f9c8:	4b08      	ldr	r3, [pc, #32]	@ (800f9ec <ProcessMacCommands+0x3b4>)
 800f9ca:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
                }
                macCmdPayload[0] = status;
 800f9ce:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800f9d2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800f9d6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800f9da:	2201      	movs	r2, #1
 800f9dc:	4619      	mov	r1, r3
 800f9de:	2005      	movs	r0, #5
 800f9e0:	f003 fa44 	bl	8012e6c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 800f9e4:	e2fc      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
 800f9e6:	bf00      	nop
 800f9e8:	200008c8 	.word	0x200008c8
 800f9ec:	20000de8 	.word	0x20000de8
 800f9f0:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800f9f4:	23ff      	movs	r3, #255	@ 0xff
 800f9f6:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800f9fa:	4bb7      	ldr	r3, [pc, #732]	@ (800fcd8 <ProcessMacCommands+0x6a0>)
 800f9fc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d00d      	beq.n	800fa20 <ProcessMacCommands+0x3e8>
 800fa04:	4bb4      	ldr	r3, [pc, #720]	@ (800fcd8 <ProcessMacCommands+0x6a0>)
 800fa06:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d007      	beq.n	800fa20 <ProcessMacCommands+0x3e8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800fa10:	4bb1      	ldr	r3, [pc, #708]	@ (800fcd8 <ProcessMacCommands+0x6a0>)
 800fa12:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	4798      	blx	r3
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800fa20:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fa24:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800fa28:	787b      	ldrb	r3, [r7, #1]
 800fa2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fa2e:	b2db      	uxtb	r3, r3
 800fa30:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800fa34:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fa38:	2202      	movs	r2, #2
 800fa3a:	4619      	mov	r1, r3
 800fa3c:	2006      	movs	r0, #6
 800fa3e:	f003 fa15 	bl	8012e6c <LoRaMacCommandsAddCmd>
                break;
 800fa42:	e2cd      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800fa44:	2303      	movs	r3, #3
 800fa46:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800fa4a:	78fb      	ldrb	r3, [r7, #3]
 800fa4c:	1c5a      	adds	r2, r3, #1
 800fa4e:	70fa      	strb	r2, [r7, #3]
 800fa50:	461a      	mov	r2, r3
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	4413      	add	r3, r2
 800fa56:	781b      	ldrb	r3, [r3, #0]
 800fa58:	b25b      	sxtb	r3, r3
 800fa5a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 800fa5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800fa62:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800fa64:	78fb      	ldrb	r3, [r7, #3]
 800fa66:	1c5a      	adds	r2, r3, #1
 800fa68:	70fa      	strb	r2, [r7, #3]
 800fa6a:	461a      	mov	r2, r3
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	4413      	add	r3, r2
 800fa70:	781b      	ldrb	r3, [r3, #0]
 800fa72:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800fa74:	78fb      	ldrb	r3, [r7, #3]
 800fa76:	1c5a      	adds	r2, r3, #1
 800fa78:	70fa      	strb	r2, [r7, #3]
 800fa7a:	461a      	mov	r2, r3
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	4413      	add	r3, r2
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	021a      	lsls	r2, r3, #8
 800fa84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa86:	4313      	orrs	r3, r2
 800fa88:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800fa8a:	78fb      	ldrb	r3, [r7, #3]
 800fa8c:	1c5a      	adds	r2, r3, #1
 800fa8e:	70fa      	strb	r2, [r7, #3]
 800fa90:	461a      	mov	r2, r3
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	4413      	add	r3, r2
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	041a      	lsls	r2, r3, #16
 800fa9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa9c:	4313      	orrs	r3, r2
 800fa9e:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 800faa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faa2:	2264      	movs	r2, #100	@ 0x64
 800faa4:	fb02 f303 	mul.w	r3, r2, r3
 800faa8:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 800faaa:	2300      	movs	r3, #0
 800faac:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800faae:	78fb      	ldrb	r3, [r7, #3]
 800fab0:	1c5a      	adds	r2, r3, #1
 800fab2:	70fa      	strb	r2, [r7, #3]
 800fab4:	461a      	mov	r2, r3
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	4413      	add	r3, r2
 800faba:	781b      	ldrb	r3, [r3, #0]
 800fabc:	b25b      	sxtb	r3, r3
 800fabe:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800fac2:	4b86      	ldr	r3, [pc, #536]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fac4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fac8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800facc:	4611      	mov	r1, r2
 800face:	4618      	mov	r0, r3
 800fad0:	f005 f824 	bl	8014b1c <RegionNewChannelReq>
 800fad4:	4603      	mov	r3, r0
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 800fadc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fae0:	b25b      	sxtb	r3, r3
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	f2c0 8273 	blt.w	800ffce <ProcessMacCommands+0x996>
                {
                    macCmdPayload[0] = status;
 800fae8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800faec:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800faf0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800faf4:	2201      	movs	r2, #1
 800faf6:	4619      	mov	r1, r3
 800faf8:	2007      	movs	r0, #7
 800fafa:	f003 f9b7 	bl	8012e6c <LoRaMacCommandsAddCmd>
                }
                break;
 800fafe:	e266      	b.n	800ffce <ProcessMacCommands+0x996>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800fb00:	78fb      	ldrb	r3, [r7, #3]
 800fb02:	1c5a      	adds	r2, r3, #1
 800fb04:	70fa      	strb	r2, [r7, #3]
 800fb06:	461a      	mov	r2, r3
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4413      	add	r3, r2
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	f003 030f 	and.w	r3, r3, #15
 800fb12:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 800fb16:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d104      	bne.n	800fb28 <ProcessMacCommands+0x4f0>
                {
                    delay++;
 800fb1e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fb22:	3301      	adds	r3, #1
 800fb24:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800fb28:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fb2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fb30:	fb02 f303 	mul.w	r3, r2, r3
 800fb34:	461a      	mov	r2, r3
 800fb36:	4b69      	ldr	r3, [pc, #420]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fb38:	651a      	str	r2, [r3, #80]	@ 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800fb3a:	4b68      	ldr	r3, [pc, #416]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fb3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb3e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800fb42:	4a66      	ldr	r2, [pc, #408]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fb44:	6553      	str	r3, [r2, #84]	@ 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800fb46:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	2008      	movs	r0, #8
 800fb50:	f003 f98c 	bl	8012e6c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 800fb54:	e244      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800fb56:	78fb      	ldrb	r3, [r7, #3]
 800fb58:	1c5a      	adds	r2, r3, #1
 800fb5a:	70fa      	strb	r2, [r7, #3]
 800fb5c:	461a      	mov	r2, r3
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4413      	add	r3, r2
 800fb62:	781b      	ldrb	r3, [r3, #0]
 800fb64:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800fb74:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fb78:	f003 0320 	and.w	r3, r3, #32
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d002      	beq.n	800fb86 <ProcessMacCommands+0x54e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800fb80:	2301      	movs	r3, #1
 800fb82:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800fb86:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fb8a:	f003 0310 	and.w	r3, r3, #16
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d002      	beq.n	800fb98 <ProcessMacCommands+0x560>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800fb92:	2301      	movs	r3, #1
 800fb94:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800fb98:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fb9c:	f003 030f 	and.w	r3, r3, #15
 800fba0:	b2db      	uxtb	r3, r3
 800fba2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800fba6:	4b4d      	ldr	r3, [pc, #308]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fba8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fbac:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800fbb0:	4611      	mov	r1, r2
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f004 ffc5 	bl	8014b42 <RegionTxParamSetupReq>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbbe:	f000 8208 	beq.w	800ffd2 <ProcessMacCommands+0x99a>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800fbc2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800fbc6:	4b45      	ldr	r3, [pc, #276]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fbc8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800fbcc:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800fbd0:	4b42      	ldr	r3, [pc, #264]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fbd2:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800fbd6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fbda:	461a      	mov	r2, r3
 800fbdc:	4b40      	ldr	r3, [pc, #256]	@ (800fce0 <ProcessMacCommands+0x6a8>)
 800fbde:	5c9b      	ldrb	r3, [r3, r2]
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	f7f1 f86f 	bl	8000cc4 <__aeabi_ui2f>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	4a3c      	ldr	r2, [pc, #240]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fbea:	6793      	str	r3, [r2, #120]	@ 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800fbec:	2302      	movs	r3, #2
 800fbee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fbf2:	4b3a      	ldr	r3, [pc, #232]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fbf4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800fbf8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fbfc:	4b37      	ldr	r3, [pc, #220]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fbfe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fc02:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800fc06:	4611      	mov	r1, r2
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f004 fe9d 	bl	8014948 <RegionGetPhyParam>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800fc12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc14:	b25a      	sxtb	r2, r3
 800fc16:	4b31      	ldr	r3, [pc, #196]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fc18:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800fc1c:	4293      	cmp	r3, r2
 800fc1e:	bfb8      	it	lt
 800fc20:	4613      	movlt	r3, r2
 800fc22:	b25a      	sxtb	r2, r3
 800fc24:	4b2d      	ldr	r3, [pc, #180]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fc26:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800fc2a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fc2e:	2200      	movs	r2, #0
 800fc30:	4619      	mov	r1, r3
 800fc32:	2009      	movs	r0, #9
 800fc34:	f003 f91a 	bl	8012e6c <LoRaMacCommandsAddCmd>
                }
                break;
 800fc38:	e1cb      	b.n	800ffd2 <ProcessMacCommands+0x99a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800fc3a:	2303      	movs	r3, #3
 800fc3c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800fc40:	78fb      	ldrb	r3, [r7, #3]
 800fc42:	1c5a      	adds	r2, r3, #1
 800fc44:	70fa      	strb	r2, [r7, #3]
 800fc46:	461a      	mov	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	781b      	ldrb	r3, [r3, #0]
 800fc4e:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800fc52:	78fb      	ldrb	r3, [r7, #3]
 800fc54:	1c5a      	adds	r2, r3, #1
 800fc56:	70fa      	strb	r2, [r7, #3]
 800fc58:	461a      	mov	r2, r3
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	781b      	ldrb	r3, [r3, #0]
 800fc60:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800fc62:	78fb      	ldrb	r3, [r7, #3]
 800fc64:	1c5a      	adds	r2, r3, #1
 800fc66:	70fa      	strb	r2, [r7, #3]
 800fc68:	461a      	mov	r2, r3
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	4413      	add	r3, r2
 800fc6e:	781b      	ldrb	r3, [r3, #0]
 800fc70:	021a      	lsls	r2, r3, #8
 800fc72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc74:	4313      	orrs	r3, r2
 800fc76:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800fc78:	78fb      	ldrb	r3, [r7, #3]
 800fc7a:	1c5a      	adds	r2, r3, #1
 800fc7c:	70fa      	strb	r2, [r7, #3]
 800fc7e:	461a      	mov	r2, r3
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	4413      	add	r3, r2
 800fc84:	781b      	ldrb	r3, [r3, #0]
 800fc86:	041a      	lsls	r2, r3, #16
 800fc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc8a:	4313      	orrs	r3, r2
 800fc8c:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800fc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc90:	2264      	movs	r2, #100	@ 0x64
 800fc92:	fb02 f303 	mul.w	r3, r2, r3
 800fc96:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800fc98:	4b10      	ldr	r3, [pc, #64]	@ (800fcdc <ProcessMacCommands+0x6a4>)
 800fc9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fc9e:	f107 0220 	add.w	r2, r7, #32
 800fca2:	4611      	mov	r1, r2
 800fca4:	4618      	mov	r0, r3
 800fca6:	f004 ff5f 	bl	8014b68 <RegionDlChannelReq>
 800fcaa:	4603      	mov	r3, r0
 800fcac:	b2db      	uxtb	r3, r3
 800fcae:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 800fcb2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fcb6:	b25b      	sxtb	r3, r3
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	f2c0 818c 	blt.w	800ffd6 <ProcessMacCommands+0x99e>
                {
                    macCmdPayload[0] = status;
 800fcbe:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fcc2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800fcc6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fcca:	2201      	movs	r2, #1
 800fccc:	4619      	mov	r1, r3
 800fcce:	200a      	movs	r0, #10
 800fcd0:	f003 f8cc 	bl	8012e6c <LoRaMacCommandsAddCmd>
                    /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                    // Setup indication to inform the application
                    /* SetMlmeScheduleUplinkIndication( ); */
                    /*ST_WORKAROUND_END */
                }
                break;
 800fcd4:	e17f      	b.n	800ffd6 <ProcessMacCommands+0x99e>
 800fcd6:	bf00      	nop
 800fcd8:	200008c8 	.word	0x200008c8
 800fcdc:	20000de8 	.word	0x20000de8
 800fce0:	0801f210 	.word	0x0801f210
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800fce4:	2009      	movs	r0, #9
 800fce6:	f003 fbe9 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800fcea:	4603      	mov	r3, r0
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	f000 8084 	beq.w	800fdfa <ProcessMacCommands+0x7c2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800fcf2:	2109      	movs	r1, #9
 800fcf4:	2000      	movs	r0, #0
 800fcf6:	f003 fb55 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 800fcfa:	f107 0318 	add.w	r3, r7, #24
 800fcfe:	2200      	movs	r2, #0
 800fd00:	601a      	str	r2, [r3, #0]
 800fd02:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800fd04:	f107 0310 	add.w	r3, r7, #16
 800fd08:	2200      	movs	r2, #0
 800fd0a:	601a      	str	r2, [r3, #0]
 800fd0c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800fd0e:	f107 0308 	add.w	r3, r7, #8
 800fd12:	2200      	movs	r2, #0
 800fd14:	601a      	str	r2, [r3, #0]
 800fd16:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800fd18:	78fb      	ldrb	r3, [r7, #3]
 800fd1a:	1c5a      	adds	r2, r3, #1
 800fd1c:	70fa      	strb	r2, [r7, #3]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	4413      	add	r3, r2
 800fd24:	781b      	ldrb	r3, [r3, #0]
 800fd26:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800fd28:	78fb      	ldrb	r3, [r7, #3]
 800fd2a:	1c5a      	adds	r2, r3, #1
 800fd2c:	70fa      	strb	r2, [r7, #3]
 800fd2e:	461a      	mov	r2, r3
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	4413      	add	r3, r2
 800fd34:	781b      	ldrb	r3, [r3, #0]
 800fd36:	021a      	lsls	r2, r3, #8
 800fd38:	69bb      	ldr	r3, [r7, #24]
 800fd3a:	4313      	orrs	r3, r2
 800fd3c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800fd3e:	78fb      	ldrb	r3, [r7, #3]
 800fd40:	1c5a      	adds	r2, r3, #1
 800fd42:	70fa      	strb	r2, [r7, #3]
 800fd44:	461a      	mov	r2, r3
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	4413      	add	r3, r2
 800fd4a:	781b      	ldrb	r3, [r3, #0]
 800fd4c:	041a      	lsls	r2, r3, #16
 800fd4e:	69bb      	ldr	r3, [r7, #24]
 800fd50:	4313      	orrs	r3, r2
 800fd52:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800fd54:	78fb      	ldrb	r3, [r7, #3]
 800fd56:	1c5a      	adds	r2, r3, #1
 800fd58:	70fa      	strb	r2, [r7, #3]
 800fd5a:	461a      	mov	r2, r3
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	4413      	add	r3, r2
 800fd60:	781b      	ldrb	r3, [r3, #0]
 800fd62:	061a      	lsls	r2, r3, #24
 800fd64:	69bb      	ldr	r3, [r7, #24]
 800fd66:	4313      	orrs	r3, r2
 800fd68:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800fd6a:	78fb      	ldrb	r3, [r7, #3]
 800fd6c:	1c5a      	adds	r2, r3, #1
 800fd6e:	70fa      	strb	r2, [r7, #3]
 800fd70:	461a      	mov	r2, r3
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	4413      	add	r3, r2
 800fd76:	781b      	ldrb	r3, [r3, #0]
 800fd78:	b21b      	sxth	r3, r3
 800fd7a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800fd7c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800fd80:	461a      	mov	r2, r3
 800fd82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800fd86:	fb02 f303 	mul.w	r3, r2, r3
 800fd8a:	121b      	asrs	r3, r3, #8
 800fd8c:	b21b      	sxth	r3, r3
 800fd8e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800fd90:	f107 0310 	add.w	r3, r7, #16
 800fd94:	f107 0218 	add.w	r2, r7, #24
 800fd98:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd9c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800fda0:	693a      	ldr	r2, [r7, #16]
 800fda2:	4b96      	ldr	r3, [pc, #600]	@ (800fffc <ProcessMacCommands+0x9c4>)
 800fda4:	4413      	add	r3, r2
 800fda6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800fda8:	f107 0308 	add.w	r3, r7, #8
 800fdac:	4618      	mov	r0, r3
 800fdae:	f00a fc53 	bl	801a658 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800fdb2:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 800fdb6:	4b92      	ldr	r3, [pc, #584]	@ (8010000 <ProcessMacCommands+0x9c8>)
 800fdb8:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fdbc:	9200      	str	r2, [sp, #0]
 800fdbe:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 800fdc2:	f107 0210 	add.w	r2, r7, #16
 800fdc6:	ca06      	ldmia	r2, {r1, r2}
 800fdc8:	f00a fbdf 	bl	801a58a <SysTimeSub>
 800fdcc:	f107 0010 	add.w	r0, r7, #16
 800fdd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fdd2:	9300      	str	r3, [sp, #0]
 800fdd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdd6:	f107 0208 	add.w	r2, r7, #8
 800fdda:	ca06      	ldmia	r2, {r1, r2}
 800fddc:	f00a fb9c 	bl	801a518 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800fde0:	f107 0310 	add.w	r3, r7, #16
 800fde4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fde8:	f00a fc08 	bl	801a5fc <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800fdec:	f002 fee8 	bl	8012bc0 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800fdf0:	4b83      	ldr	r3, [pc, #524]	@ (8010000 <ProcessMacCommands+0x9c8>)
 800fdf2:	2201      	movs	r2, #1
 800fdf4:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 800fdf8:	e0f2      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800fdfa:	4b81      	ldr	r3, [pc, #516]	@ (8010000 <ProcessMacCommands+0x9c8>)
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
                break;
 800fe02:	e0ed      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800fe04:	200c      	movs	r0, #12
 800fe06:	f003 fb59 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	f000 80e4 	beq.w	800ffda <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800fe12:	210c      	movs	r1, #12
 800fe14:	2000      	movs	r0, #0
 800fe16:	f003 fac5 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800fe1a:	4b79      	ldr	r3, [pc, #484]	@ (8010000 <ProcessMacCommands+0x9c8>)
 800fe1c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800fe20:	2b04      	cmp	r3, #4
 800fe22:	f000 80da 	beq.w	800ffda <ProcessMacCommands+0x9a2>
 800fe26:	4b76      	ldr	r3, [pc, #472]	@ (8010000 <ProcessMacCommands+0x9c8>)
 800fe28:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800fe2c:	2b05      	cmp	r3, #5
 800fe2e:	f000 80d4 	beq.w	800ffda <ProcessMacCommands+0x9a2>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800fe32:	f002 fea6 	bl	8012b82 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800fe36:	e0d0      	b.n	800ffda <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800fe38:	2303      	movs	r3, #3
 800fe3a:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800fe42:	78fb      	ldrb	r3, [r7, #3]
 800fe44:	1c5a      	adds	r2, r3, #1
 800fe46:	70fa      	strb	r2, [r7, #3]
 800fe48:	461a      	mov	r2, r3
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	4413      	add	r3, r2
 800fe4e:	781b      	ldrb	r3, [r3, #0]
 800fe50:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800fe52:	78fb      	ldrb	r3, [r7, #3]
 800fe54:	1c5a      	adds	r2, r3, #1
 800fe56:	70fa      	strb	r2, [r7, #3]
 800fe58:	461a      	mov	r2, r3
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	781b      	ldrb	r3, [r3, #0]
 800fe60:	021b      	lsls	r3, r3, #8
 800fe62:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fe64:	4313      	orrs	r3, r2
 800fe66:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800fe68:	78fb      	ldrb	r3, [r7, #3]
 800fe6a:	1c5a      	adds	r2, r3, #1
 800fe6c:	70fa      	strb	r2, [r7, #3]
 800fe6e:	461a      	mov	r2, r3
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	4413      	add	r3, r2
 800fe74:	781b      	ldrb	r3, [r3, #0]
 800fe76:	041b      	lsls	r3, r3, #16
 800fe78:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fe7a:	4313      	orrs	r3, r2
 800fe7c:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 800fe7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fe80:	2264      	movs	r2, #100	@ 0x64
 800fe82:	fb02 f303 	mul.w	r3, r2, r3
 800fe86:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 800fe88:	78fb      	ldrb	r3, [r7, #3]
 800fe8a:	1c5a      	adds	r2, r3, #1
 800fe8c:	70fa      	strb	r2, [r7, #3]
 800fe8e:	461a      	mov	r2, r3
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	4413      	add	r3, r2
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	f003 030f 	and.w	r3, r3, #15
 800fe9a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800fe9e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800fea2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800fea4:	4618      	mov	r0, r3
 800fea6:	f002 fe72 	bl	8012b8e <LoRaMacClassBPingSlotChannelReq>
 800feaa:	4603      	mov	r3, r0
 800feac:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 800feb0:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800feb4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 800feb8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800febc:	2201      	movs	r2, #1
 800febe:	4619      	mov	r1, r3
 800fec0:	2011      	movs	r0, #17
 800fec2:	f002 ffd3 	bl	8012e6c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
#endif /* LORAMAC_VERSION */
                break;
 800fec6:	e08b      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800fec8:	200d      	movs	r0, #13
 800feca:	f003 faf7 	bl	80134bc <LoRaMacConfirmQueueIsCmdActive>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	f000 8084 	beq.w	800ffde <ProcessMacCommands+0x9a6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800fed6:	210d      	movs	r1, #13
 800fed8:	2000      	movs	r0, #0
 800feda:	f003 fa63 	bl	80133a4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800fede:	2300      	movs	r3, #0
 800fee0:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 800fee4:	2300      	movs	r3, #0
 800fee6:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800feea:	78fb      	ldrb	r3, [r7, #3]
 800feec:	1c5a      	adds	r2, r3, #1
 800feee:	70fa      	strb	r2, [r7, #3]
 800fef0:	461a      	mov	r2, r3
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	4413      	add	r3, r2
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800fefc:	78fb      	ldrb	r3, [r7, #3]
 800fefe:	1c5a      	adds	r2, r3, #1
 800ff00:	70fa      	strb	r2, [r7, #3]
 800ff02:	461a      	mov	r2, r3
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	4413      	add	r3, r2
 800ff08:	781b      	ldrb	r3, [r3, #0]
 800ff0a:	021b      	lsls	r3, r3, #8
 800ff0c:	b21a      	sxth	r2, r3
 800ff0e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 800ff12:	4313      	orrs	r3, r2
 800ff14:	b21b      	sxth	r3, r3
 800ff16:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800ff1a:	78fb      	ldrb	r3, [r7, #3]
 800ff1c:	1c5a      	adds	r2, r3, #1
 800ff1e:	70fa      	strb	r2, [r7, #3]
 800ff20:	461a      	mov	r2, r3
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	4413      	add	r3, r2
 800ff26:	781b      	ldrb	r3, [r3, #0]
 800ff28:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800ff2c:	4b35      	ldr	r3, [pc, #212]	@ (8010004 <ProcessMacCommands+0x9cc>)
 800ff2e:	681a      	ldr	r2, [r3, #0]
 800ff30:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 800ff34:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f002 fe34 	bl	8012ba6 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800ff3e:	e04e      	b.n	800ffde <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800ff40:	2300      	movs	r3, #0
 800ff42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800ff46:	78fb      	ldrb	r3, [r7, #3]
 800ff48:	1c5a      	adds	r2, r3, #1
 800ff4a:	70fa      	strb	r2, [r7, #3]
 800ff4c:	461a      	mov	r2, r3
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	4413      	add	r3, r2
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800ff58:	78fb      	ldrb	r3, [r7, #3]
 800ff5a:	1c5a      	adds	r2, r3, #1
 800ff5c:	70fa      	strb	r2, [r7, #3]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	4413      	add	r3, r2
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	021b      	lsls	r3, r3, #8
 800ff68:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ff6c:	4313      	orrs	r3, r2
 800ff6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800ff72:	78fb      	ldrb	r3, [r7, #3]
 800ff74:	1c5a      	adds	r2, r3, #1
 800ff76:	70fa      	strb	r2, [r7, #3]
 800ff78:	461a      	mov	r2, r3
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	4413      	add	r3, r2
 800ff7e:	781b      	ldrb	r3, [r3, #0]
 800ff80:	041b      	lsls	r3, r3, #16
 800ff82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ff86:	4313      	orrs	r3, r2
 800ff88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 800ff8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ff90:	2264      	movs	r2, #100	@ 0x64
 800ff92:	fb02 f303 	mul.w	r3, r2, r3
 800ff96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800ff9a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800ff9e:	f002 fe15 	bl	8012bcc <LoRaMacClassBBeaconFreqReq>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d003      	beq.n	800ffb0 <ProcessMacCommands+0x978>
                    {
                        macCmdPayload[0] = 1;
 800ffa8:	2301      	movs	r3, #1
 800ffaa:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 800ffae:	e002      	b.n	800ffb6 <ProcessMacCommands+0x97e>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800ffb6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800ffba:	2201      	movs	r2, #1
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	2013      	movs	r0, #19
 800ffc0:	f002 ff54 	bl	8012e6c <LoRaMacCommandsAddCmd>
                }
                break;
 800ffc4:	e00c      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffc6:	bf00      	nop
 800ffc8:	e00a      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffca:	bf00      	nop
 800ffcc:	e008      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffce:	bf00      	nop
 800ffd0:	e006      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffd2:	bf00      	nop
 800ffd4:	e004      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffd6:	bf00      	nop
 800ffd8:	e002      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffda:	bf00      	nop
 800ffdc:	e000      	b.n	800ffe0 <ProcessMacCommands+0x9a8>
                break;
 800ffde:	bf00      	nop
    while( macIndex < commandsSize )
 800ffe0:	78fa      	ldrb	r2, [r7, #3]
 800ffe2:	78bb      	ldrb	r3, [r7, #2]
 800ffe4:	429a      	cmp	r2, r3
 800ffe6:	f4ff ab49 	bcc.w	800f67c <ProcessMacCommands+0x44>
 800ffea:	e004      	b.n	800fff6 <ProcessMacCommands+0x9be>
        return;
 800ffec:	bf00      	nop
 800ffee:	e002      	b.n	800fff6 <ProcessMacCommands+0x9be>
            return;
 800fff0:	bf00      	nop
 800fff2:	e000      	b.n	800fff6 <ProcessMacCommands+0x9be>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800fff4:	bf00      	nop
        }
    }
}
 800fff6:	378c      	adds	r7, #140	@ 0x8c
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd90      	pop	{r4, r7, pc}
 800fffc:	12d53d80 	.word	0x12d53d80
 8010000:	200008c8 	.word	0x200008c8
 8010004:	20001978 	.word	0x20001978

08010008 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b08e      	sub	sp, #56	@ 0x38
 801000c:	af02      	add	r7, sp, #8
 801000e:	60f8      	str	r0, [r7, #12]
 8010010:	607a      	str	r2, [r7, #4]
 8010012:	461a      	mov	r2, r3
 8010014:	460b      	mov	r3, r1
 8010016:	72fb      	strb	r3, [r7, #11]
 8010018:	4613      	mov	r3, r2
 801001a:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801001c:	2303      	movs	r3, #3
 801001e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010022:	4b66      	ldr	r3, [pc, #408]	@ (80101bc <Send+0x1b4>)
 8010024:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8010028:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 801002c:	4b63      	ldr	r3, [pc, #396]	@ (80101bc <Send+0x1b4>)
 801002e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010032:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010036:	4b61      	ldr	r3, [pc, #388]	@ (80101bc <Send+0x1b4>)
 8010038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801003a:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 801003c:	4b5f      	ldr	r3, [pc, #380]	@ (80101bc <Send+0x1b4>)
 801003e:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010042:	2b00      	cmp	r3, #0
 8010044:	d101      	bne.n	801004a <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010046:	2307      	movs	r3, #7
 8010048:	e0b4      	b.n	80101b4 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 801004a:	4b5c      	ldr	r3, [pc, #368]	@ (80101bc <Send+0x1b4>)
 801004c:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8010050:	2b00      	cmp	r3, #0
 8010052:	d102      	bne.n	801005a <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010054:	4b59      	ldr	r3, [pc, #356]	@ (80101bc <Send+0x1b4>)
 8010056:	2200      	movs	r2, #0
 8010058:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 801005a:	2300      	movs	r3, #0
 801005c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8010060:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010064:	f023 030f 	bic.w	r3, r3, #15
 8010068:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 801006c:	4b53      	ldr	r3, [pc, #332]	@ (80101bc <Send+0x1b4>)
 801006e:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8010072:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010076:	f362 13c7 	bfi	r3, r2, #7, #1
 801007a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801007e:	4b4f      	ldr	r3, [pc, #316]	@ (80101bc <Send+0x1b4>)
 8010080:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010084:	2b01      	cmp	r3, #1
 8010086:	d106      	bne.n	8010096 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8010088:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801008c:	f043 0310 	orr.w	r3, r3, #16
 8010090:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8010094:	e005      	b.n	80100a2 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8010096:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801009a:	f023 0310 	bic.w	r3, r3, #16
 801009e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80100a2:	4b46      	ldr	r3, [pc, #280]	@ (80101bc <Send+0x1b4>)
 80100a4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d005      	beq.n	80100b8 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 80100ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80100b0:	f043 0320 	orr.w	r3, r3, #32
 80100b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    adrNext.Region = Nvm.MacGroup2.Region;

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.UpdateChanMask = true;
 80100b8:	2301      	movs	r3, #1
 80100ba:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80100bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80100c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80100c4:	b2db      	uxtb	r3, r3
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	bf14      	ite	ne
 80100ca:	2301      	movne	r3, #1
 80100cc:	2300      	moveq	r3, #0
 80100ce:	b2db      	uxtb	r3, r3
 80100d0:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80100d2:	4b3a      	ldr	r3, [pc, #232]	@ (80101bc <Send+0x1b4>)
 80100d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100d6:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80100d8:	4b39      	ldr	r3, [pc, #228]	@ (80101c0 <Send+0x1b8>)
 80100da:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80100de:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80100e0:	4b37      	ldr	r3, [pc, #220]	@ (80101c0 <Send+0x1b8>)
 80100e2:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 80100e6:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80100e8:	4b34      	ldr	r3, [pc, #208]	@ (80101bc <Send+0x1b4>)
 80100ea:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80100ee:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80100f2:	4b32      	ldr	r3, [pc, #200]	@ (80101bc <Send+0x1b4>)
 80100f4:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80100f8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80100fc:	4b2f      	ldr	r3, [pc, #188]	@ (80101bc <Send+0x1b4>)
 80100fe:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8010102:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010106:	4b2d      	ldr	r3, [pc, #180]	@ (80101bc <Send+0x1b4>)
 8010108:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 801010c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8010110:	4b2a      	ldr	r3, [pc, #168]	@ (80101bc <Send+0x1b4>)
 8010112:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010116:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 801011a:	f107 0014 	add.w	r0, r7, #20
 801011e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010122:	9300      	str	r3, [sp, #0]
 8010124:	4b27      	ldr	r3, [pc, #156]	@ (80101c4 <Send+0x1bc>)
 8010126:	4a28      	ldr	r2, [pc, #160]	@ (80101c8 <Send+0x1c0>)
 8010128:	4928      	ldr	r1, [pc, #160]	@ (80101cc <Send+0x1c4>)
 801012a:	f002 fbc9 	bl	80128c0 <LoRaMacAdrCalcNext>
 801012e:	4603      	mov	r3, r0
 8010130:	461a      	mov	r2, r3
 8010132:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010136:	f362 1386 	bfi	r3, r2, #6, #1
 801013a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 801013e:	7afa      	ldrb	r2, [r7, #11]
 8010140:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8010144:	893b      	ldrh	r3, [r7, #8]
 8010146:	9300      	str	r3, [sp, #0]
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	68f8      	ldr	r0, [r7, #12]
 801014c:	f000 fc42 	bl	80109d4 <PrepareFrame>
 8010150:	4603      	mov	r3, r0
 8010152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010156:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801015a:	2b00      	cmp	r3, #0
 801015c:	d003      	beq.n	8010166 <Send+0x15e>
 801015e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010162:	2b0a      	cmp	r3, #10
 8010164:	d107      	bne.n	8010176 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8010166:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801016a:	4618      	mov	r0, r3
 801016c:	f000 f96e 	bl	801044c <ScheduleTx>
 8010170:	4603      	mov	r3, r0
 8010172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010176:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801017a:	2b00      	cmp	r3, #0
 801017c:	d00a      	beq.n	8010194 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 801017e:	4a0f      	ldr	r2, [pc, #60]	@ (80101bc <Send+0x1b4>)
 8010180:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010184:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8010188:	4a0c      	ldr	r2, [pc, #48]	@ (80101bc <Send+0x1b4>)
 801018a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801018e:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8010192:	e00d      	b.n	80101b0 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010194:	4b09      	ldr	r3, [pc, #36]	@ (80101bc <Send+0x1b4>)
 8010196:	2200      	movs	r2, #0
 8010198:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 801019c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801019e:	4a07      	ldr	r2, [pc, #28]	@ (80101bc <Send+0x1b4>)
 80101a0:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 80101a2:	f002 fedb 	bl	8012f5c <LoRaMacCommandsRemoveNoneStickyCmds>
 80101a6:	4603      	mov	r3, r0
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d001      	beq.n	80101b0 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80101ac:	2313      	movs	r3, #19
 80101ae:	e001      	b.n	80101b4 <Send+0x1ac>
        }
    }
    return status;
 80101b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80101b4:	4618      	mov	r0, r3
 80101b6:	3730      	adds	r7, #48	@ 0x30
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}
 80101bc:	20000de8 	.word	0x20000de8
 80101c0:	200008c8 	.word	0x200008c8
 80101c4:	20000e48 	.word	0x20000e48
 80101c8:	20000e20 	.word	0x20000e20
 80101cc:	20000e21 	.word	0x20000e21

080101d0 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b084      	sub	sp, #16
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	4603      	mov	r3, r0
 80101d8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80101da:	2300      	movs	r3, #0
 80101dc:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80101de:	2300      	movs	r3, #0
 80101e0:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 80101e2:	2301      	movs	r3, #1
 80101e4:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 80101e6:	79fb      	ldrb	r3, [r7, #7]
 80101e8:	2bff      	cmp	r3, #255	@ 0xff
 80101ea:	d129      	bne.n	8010240 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80101ec:	2000      	movs	r0, #0
 80101ee:	f7ff f901 	bl	800f3f4 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80101f2:	4b1a      	ldr	r3, [pc, #104]	@ (801025c <SendReJoinReq+0x8c>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80101fa:	4b18      	ldr	r3, [pc, #96]	@ (801025c <SendReJoinReq+0x8c>)
 80101fc:	4a18      	ldr	r2, [pc, #96]	@ (8010260 <SendReJoinReq+0x90>)
 80101fe:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010202:	4b16      	ldr	r3, [pc, #88]	@ (801025c <SendReJoinReq+0x8c>)
 8010204:	22ff      	movs	r2, #255	@ 0xff
 8010206:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 801020a:	7b3b      	ldrb	r3, [r7, #12]
 801020c:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8010210:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8010212:	7b3a      	ldrb	r2, [r7, #12]
 8010214:	4b11      	ldr	r3, [pc, #68]	@ (801025c <SendReJoinReq+0x8c>)
 8010216:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 801021a:	f7fc f869 	bl	800c2f0 <SecureElementGetJoinEui>
 801021e:	4603      	mov	r3, r0
 8010220:	2208      	movs	r2, #8
 8010222:	4619      	mov	r1, r3
 8010224:	480f      	ldr	r0, [pc, #60]	@ (8010264 <SendReJoinReq+0x94>)
 8010226:	f006 fe30 	bl	8016e8a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 801022a:	f7fc f83f 	bl	800c2ac <SecureElementGetDevEui>
 801022e:	4603      	mov	r3, r0
 8010230:	2208      	movs	r2, #8
 8010232:	4619      	mov	r1, r3
 8010234:	480c      	ldr	r0, [pc, #48]	@ (8010268 <SendReJoinReq+0x98>)
 8010236:	f006 fe28 	bl	8016e8a <memcpy1>

            allowDelayedTx = false;
 801023a:	2300      	movs	r3, #0
 801023c:	73fb      	strb	r3, [r7, #15]

            break;
 801023e:	e002      	b.n	8010246 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010240:	2302      	movs	r3, #2
 8010242:	73bb      	strb	r3, [r7, #14]
            break;
 8010244:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010246:	7bfb      	ldrb	r3, [r7, #15]
 8010248:	4618      	mov	r0, r3
 801024a:	f000 f8ff 	bl	801044c <ScheduleTx>
 801024e:	4603      	mov	r3, r0
 8010250:	73bb      	strb	r3, [r7, #14]
    return status;
 8010252:	7bbb      	ldrb	r3, [r7, #14]
}
 8010254:	4618      	mov	r0, r3
 8010256:	3710      	adds	r7, #16
 8010258:	46bd      	mov	sp, r7
 801025a:	bd80      	pop	{r7, pc}
 801025c:	200008c8 	.word	0x200008c8
 8010260:	200008ca 	.word	0x200008ca
 8010264:	200009d6 	.word	0x200009d6
 8010268:	200009de 	.word	0x200009de

0801026c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 801026c:	b580      	push	{r7, lr}
 801026e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010270:	f002 fc36 	bl	8012ae0 <LoRaMacClassBIsBeaconExpected>
 8010274:	4603      	mov	r3, r0
 8010276:	2b00      	cmp	r3, #0
 8010278:	d001      	beq.n	801027e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801027a:	230e      	movs	r3, #14
 801027c:	e013      	b.n	80102a6 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801027e:	4b0b      	ldr	r3, [pc, #44]	@ (80102ac <CheckForClassBCollision+0x40>)
 8010280:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010284:	2b01      	cmp	r3, #1
 8010286:	d10d      	bne.n	80102a4 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010288:	f002 fc31 	bl	8012aee <LoRaMacClassBIsPingExpected>
 801028c:	4603      	mov	r3, r0
 801028e:	2b00      	cmp	r3, #0
 8010290:	d001      	beq.n	8010296 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010292:	230f      	movs	r3, #15
 8010294:	e007      	b.n	80102a6 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010296:	f002 fc31 	bl	8012afc <LoRaMacClassBIsMulticastExpected>
 801029a:	4603      	mov	r3, r0
 801029c:	2b00      	cmp	r3, #0
 801029e:	d001      	beq.n	80102a4 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80102a0:	230f      	movs	r3, #15
 80102a2:	e000      	b.n	80102a6 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 80102a4:	2300      	movs	r3, #0
}
 80102a6:	4618      	mov	r0, r3
 80102a8:	bd80      	pop	{r7, pc}
 80102aa:	bf00      	nop
 80102ac:	20000de8 	.word	0x20000de8

080102b0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 80102b0:	b590      	push	{r4, r7, lr}
 80102b2:	b083      	sub	sp, #12
 80102b4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80102b6:	4b2d      	ldr	r3, [pc, #180]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102b8:	f893 4040 	ldrb.w	r4, [r3, #64]	@ 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80102bc:	4b2b      	ldr	r3, [pc, #172]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102be:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80102c2:	4b2a      	ldr	r3, [pc, #168]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102c4:	f893 1075 	ldrb.w	r1, [r3, #117]	@ 0x75
 80102c8:	4b28      	ldr	r3, [pc, #160]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102ca:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 80102ce:	4b27      	ldr	r3, [pc, #156]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102d0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80102d4:	b25b      	sxtb	r3, r3
 80102d6:	f004 fc8c 	bl	8014bf2 <RegionApplyDrOffset>
 80102da:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80102dc:	b259      	sxtb	r1, r3
 80102de:	4b23      	ldr	r3, [pc, #140]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102e0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80102e4:	4b21      	ldr	r3, [pc, #132]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80102e8:	4821      	ldr	r0, [pc, #132]	@ (8010370 <ComputeRxWindowParameters+0xc0>)
 80102ea:	9000      	str	r0, [sp, #0]
 80102ec:	4620      	mov	r0, r4
 80102ee:	f004 fba2 	bl	8014a36 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80102f2:	4b1e      	ldr	r3, [pc, #120]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102f4:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 80102f8:	4b1c      	ldr	r3, [pc, #112]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 80102fa:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80102fe:	b259      	sxtb	r1, r3
 8010300:	4b1a      	ldr	r3, [pc, #104]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010302:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8010306:	4b19      	ldr	r3, [pc, #100]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801030a:	4c1a      	ldr	r4, [pc, #104]	@ (8010374 <ComputeRxWindowParameters+0xc4>)
 801030c:	9400      	str	r4, [sp, #0]
 801030e:	f004 fb92 	bl	8014a36 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010312:	4b16      	ldr	r3, [pc, #88]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010316:	4a18      	ldr	r2, [pc, #96]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010318:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801031c:	4413      	add	r3, r2
 801031e:	4a16      	ldr	r2, [pc, #88]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010320:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010324:	4b11      	ldr	r3, [pc, #68]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010328:	4a13      	ldr	r2, [pc, #76]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 801032a:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 801032e:	4413      	add	r3, r2
 8010330:	4a11      	ldr	r2, [pc, #68]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010332:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010336:	4b0d      	ldr	r3, [pc, #52]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010338:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 801033c:	2b00      	cmp	r3, #0
 801033e:	d111      	bne.n	8010364 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010340:	4b0a      	ldr	r3, [pc, #40]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010344:	4a0c      	ldr	r2, [pc, #48]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010346:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801034a:	4413      	add	r3, r2
 801034c:	4a0a      	ldr	r2, [pc, #40]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 801034e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010352:	4b06      	ldr	r3, [pc, #24]	@ (801036c <ComputeRxWindowParameters+0xbc>)
 8010354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010356:	4a08      	ldr	r2, [pc, #32]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010358:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 801035c:	4413      	add	r3, r2
 801035e:	4a06      	ldr	r2, [pc, #24]	@ (8010378 <ComputeRxWindowParameters+0xc8>)
 8010360:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8010364:	bf00      	nop
 8010366:	3704      	adds	r7, #4
 8010368:	46bd      	mov	sp, r7
 801036a:	bd90      	pop	{r4, r7, pc}
 801036c:	20000de8 	.word	0x20000de8
 8010370:	20000c80 	.word	0x20000c80
 8010374:	20000c98 	.word	0x20000c98
 8010378:	200008c8 	.word	0x200008c8

0801037c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b082      	sub	sp, #8
 8010380:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010382:	2300      	movs	r3, #0
 8010384:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010386:	4b13      	ldr	r3, [pc, #76]	@ (80103d4 <VerifyTxFrame+0x58>)
 8010388:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 801038c:	2b00      	cmp	r3, #0
 801038e:	d01b      	beq.n	80103c8 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010390:	1d3b      	adds	r3, r7, #4
 8010392:	4618      	mov	r0, r3
 8010394:	f002 fe28 	bl	8012fe8 <LoRaMacCommandsGetSizeSerializedCmds>
 8010398:	4603      	mov	r3, r0
 801039a:	2b00      	cmp	r3, #0
 801039c:	d001      	beq.n	80103a2 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801039e:	2313      	movs	r3, #19
 80103a0:	e013      	b.n	80103ca <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 80103a2:	4b0d      	ldr	r3, [pc, #52]	@ (80103d8 <VerifyTxFrame+0x5c>)
 80103a4:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80103a8:	4a0a      	ldr	r2, [pc, #40]	@ (80103d4 <VerifyTxFrame+0x58>)
 80103aa:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 80103ae:	687a      	ldr	r2, [r7, #4]
 80103b0:	b2d2      	uxtb	r2, r2
 80103b2:	4618      	mov	r0, r3
 80103b4:	f7ff f918 	bl	800f5e8 <ValidatePayloadLength>
 80103b8:	4603      	mov	r3, r0
 80103ba:	f083 0301 	eor.w	r3, r3, #1
 80103be:	b2db      	uxtb	r3, r3
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d001      	beq.n	80103c8 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 80103c4:	2308      	movs	r3, #8
 80103c6:	e000      	b.n	80103ca <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 80103c8:	2300      	movs	r3, #0
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3708      	adds	r7, #8
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
 80103d2:	bf00      	nop
 80103d4:	20000de8 	.word	0x20000de8
 80103d8:	200008c8 	.word	0x200008c8

080103dc <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80103dc:	b580      	push	{r7, lr}
 80103de:	b082      	sub	sp, #8
 80103e0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80103e2:	4b18      	ldr	r3, [pc, #96]	@ (8010444 <SerializeTxFrame+0x68>)
 80103e4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d002      	beq.n	80103f2 <SerializeTxFrame+0x16>
 80103ec:	2b04      	cmp	r3, #4
 80103ee:	d011      	beq.n	8010414 <SerializeTxFrame+0x38>
 80103f0:	e021      	b.n	8010436 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80103f2:	4815      	ldr	r0, [pc, #84]	@ (8010448 <SerializeTxFrame+0x6c>)
 80103f4:	f004 f921 	bl	801463a <LoRaMacSerializerJoinRequest>
 80103f8:	4603      	mov	r3, r0
 80103fa:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80103fc:	79fb      	ldrb	r3, [r7, #7]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d001      	beq.n	8010406 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010402:	2311      	movs	r3, #17
 8010404:	e01a      	b.n	801043c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010406:	4b0f      	ldr	r3, [pc, #60]	@ (8010444 <SerializeTxFrame+0x68>)
 8010408:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801040c:	461a      	mov	r2, r3
 801040e:	4b0d      	ldr	r3, [pc, #52]	@ (8010444 <SerializeTxFrame+0x68>)
 8010410:	801a      	strh	r2, [r3, #0]
            break;
 8010412:	e012      	b.n	801043a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010414:	480c      	ldr	r0, [pc, #48]	@ (8010448 <SerializeTxFrame+0x6c>)
 8010416:	f004 f992 	bl	801473e <LoRaMacSerializerData>
 801041a:	4603      	mov	r3, r0
 801041c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801041e:	79fb      	ldrb	r3, [r7, #7]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d001      	beq.n	8010428 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010424:	2311      	movs	r3, #17
 8010426:	e009      	b.n	801043c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010428:	4b06      	ldr	r3, [pc, #24]	@ (8010444 <SerializeTxFrame+0x68>)
 801042a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801042e:	461a      	mov	r2, r3
 8010430:	4b04      	ldr	r3, [pc, #16]	@ (8010444 <SerializeTxFrame+0x68>)
 8010432:	801a      	strh	r2, [r3, #0]
            break;
 8010434:	e001      	b.n	801043a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010436:	2303      	movs	r3, #3
 8010438:	e000      	b.n	801043c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 801043a:	2300      	movs	r3, #0
}
 801043c:	4618      	mov	r0, r3
 801043e:	3708      	adds	r7, #8
 8010440:	46bd      	mov	sp, r7
 8010442:	bd80      	pop	{r7, pc}
 8010444:	200008c8 	.word	0x200008c8
 8010448:	200009d0 	.word	0x200009d0

0801044c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b090      	sub	sp, #64	@ 0x40
 8010450:	af02      	add	r7, sp, #8
 8010452:	4603      	mov	r3, r0
 8010454:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010456:	2303      	movs	r3, #3
 8010458:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801045c:	f7ff ff06 	bl	801026c <CheckForClassBCollision>
 8010460:	4603      	mov	r3, r0
 8010462:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010466:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <ScheduleTx+0x28>
    {
        return status;
 801046e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010472:	e08f      	b.n	8010594 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8010474:	f000 f8f4 	bl	8010660 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010478:	f7ff ffb0 	bl	80103dc <SerializeTxFrame>
 801047c:	4603      	mov	r3, r0
 801047e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010482:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010486:	2b00      	cmp	r3, #0
 8010488:	d002      	beq.n	8010490 <ScheduleTx+0x44>
    {
        return status;
 801048a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801048e:	e081      	b.n	8010594 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010490:	4b42      	ldr	r3, [pc, #264]	@ (801059c <ScheduleTx+0x150>)
 8010492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010494:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010496:	4b41      	ldr	r3, [pc, #260]	@ (801059c <ScheduleTx+0x150>)
 8010498:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801049c:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 801049e:	4b3f      	ldr	r3, [pc, #252]	@ (801059c <ScheduleTx+0x150>)
 80104a0:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80104a4:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 80104a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80104aa:	4618      	mov	r0, r3
 80104ac:	f00a f90c 	bl	801a6c8 <SysTimeGetMcuTime>
 80104b0:	4638      	mov	r0, r7
 80104b2:	4b3a      	ldr	r3, [pc, #232]	@ (801059c <ScheduleTx+0x150>)
 80104b4:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 80104b8:	9200      	str	r2, [sp, #0]
 80104ba:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80104be:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80104c2:	ca06      	ldmia	r2, {r1, r2}
 80104c4:	f00a f861 	bl	801a58a <SysTimeSub>
 80104c8:	f107 0320 	add.w	r3, r7, #32
 80104cc:	463a      	mov	r2, r7
 80104ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80104d2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 80104d6:	4b31      	ldr	r3, [pc, #196]	@ (801059c <ScheduleTx+0x150>)
 80104d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104da:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80104dc:	2300      	movs	r3, #0
 80104de:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 80104e2:	2301      	movs	r3, #1
 80104e4:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 80104e6:	4b2e      	ldr	r3, [pc, #184]	@ (80105a0 <ScheduleTx+0x154>)
 80104e8:	881b      	ldrh	r3, [r3, #0]
 80104ea:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80104ec:	4b2b      	ldr	r3, [pc, #172]	@ (801059c <ScheduleTx+0x150>)
 80104ee:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d104      	bne.n	8010500 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 80104f6:	2301      	movs	r3, #1
 80104f8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 80104fc:	2300      	movs	r3, #0
 80104fe:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010500:	4b26      	ldr	r3, [pc, #152]	@ (801059c <ScheduleTx+0x150>)
 8010502:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 8010506:	f107 0114 	add.w	r1, r7, #20
 801050a:	4b26      	ldr	r3, [pc, #152]	@ (80105a4 <ScheduleTx+0x158>)
 801050c:	9300      	str	r3, [sp, #0]
 801050e:	4b26      	ldr	r3, [pc, #152]	@ (80105a8 <ScheduleTx+0x15c>)
 8010510:	4a26      	ldr	r2, [pc, #152]	@ (80105ac <ScheduleTx+0x160>)
 8010512:	f004 fb56 	bl	8014bc2 <RegionNextChannel>
 8010516:	4603      	mov	r3, r0
 8010518:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 801051c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010520:	2b00      	cmp	r3, #0
 8010522:	d022      	beq.n	801056a <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8010524:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010528:	2b0b      	cmp	r3, #11
 801052a:	d11b      	bne.n	8010564 <ScheduleTx+0x118>
 801052c:	7bfb      	ldrb	r3, [r7, #15]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d018      	beq.n	8010564 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010532:	4b1b      	ldr	r3, [pc, #108]	@ (80105a0 <ScheduleTx+0x154>)
 8010534:	f8d3 3498 	ldr.w	r3, [r3, #1176]	@ 0x498
 8010538:	2b00      	cmp	r3, #0
 801053a:	d011      	beq.n	8010560 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 801053c:	4b18      	ldr	r3, [pc, #96]	@ (80105a0 <ScheduleTx+0x154>)
 801053e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010542:	f043 0320 	orr.w	r3, r3, #32
 8010546:	4a16      	ldr	r2, [pc, #88]	@ (80105a0 <ScheduleTx+0x154>)
 8010548:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 801054c:	4b14      	ldr	r3, [pc, #80]	@ (80105a0 <ScheduleTx+0x154>)
 801054e:	f8d3 3498 	ldr.w	r3, [r3, #1176]	@ 0x498
 8010552:	4619      	mov	r1, r3
 8010554:	4816      	ldr	r0, [pc, #88]	@ (80105b0 <ScheduleTx+0x164>)
 8010556:	f00a fe55 	bl	801b204 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 801055a:	4815      	ldr	r0, [pc, #84]	@ (80105b0 <ScheduleTx+0x164>)
 801055c:	f00a fd74 	bl	801b048 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8010560:	2300      	movs	r3, #0
 8010562:	e017      	b.n	8010594 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010564:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010568:	e014      	b.n	8010594 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 801056a:	f7ff fea1 	bl	80102b0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 801056e:	f7ff ff05 	bl	801037c <VerifyTxFrame>
 8010572:	4603      	mov	r3, r0
 8010574:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010578:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801057c:	2b00      	cmp	r3, #0
 801057e:	d002      	beq.n	8010586 <ScheduleTx+0x13a>
    {
        return status;
 8010580:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010584:	e006      	b.n	8010594 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010586:	4b06      	ldr	r3, [pc, #24]	@ (80105a0 <ScheduleTx+0x154>)
 8010588:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 801058c:	4618      	mov	r0, r3
 801058e:	f000 fb3b 	bl	8010c08 <SendFrameOnChannel>
 8010592:	4603      	mov	r3, r0
}
 8010594:	4618      	mov	r0, r3
 8010596:	3738      	adds	r7, #56	@ 0x38
 8010598:	46bd      	mov	sp, r7
 801059a:	bd80      	pop	{r7, pc}
 801059c:	20000de8 	.word	0x20000de8
 80105a0:	200008c8 	.word	0x200008c8
 80105a4:	20000e18 	.word	0x20000e18
 80105a8:	20000d60 	.word	0x20000d60
 80105ac:	20000ce7 	.word	0x20000ce7
 80105b0:	20000c30 	.word	0x20000c30

080105b4 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b084      	sub	sp, #16
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	4603      	mov	r3, r0
 80105bc:	460a      	mov	r2, r1
 80105be:	71fb      	strb	r3, [r7, #7]
 80105c0:	4613      	mov	r3, r2
 80105c2:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80105c4:	2312      	movs	r3, #18
 80105c6:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80105c8:	2300      	movs	r3, #0
 80105ca:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 80105cc:	4b22      	ldr	r3, [pc, #136]	@ (8010658 <SecureFrame+0xa4>)
 80105ce:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d002      	beq.n	80105dc <SecureFrame+0x28>
 80105d6:	2b04      	cmp	r3, #4
 80105d8:	d011      	beq.n	80105fe <SecureFrame+0x4a>
 80105da:	e036      	b.n	801064a <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80105dc:	481f      	ldr	r0, [pc, #124]	@ (801065c <SecureFrame+0xa8>)
 80105de:	f003 fc03 	bl	8013de8 <LoRaMacCryptoPrepareJoinRequest>
 80105e2:	4603      	mov	r3, r0
 80105e4:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80105e6:	7bfb      	ldrb	r3, [r7, #15]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d001      	beq.n	80105f0 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80105ec:	2311      	movs	r3, #17
 80105ee:	e02f      	b.n	8010650 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80105f0:	4b19      	ldr	r3, [pc, #100]	@ (8010658 <SecureFrame+0xa4>)
 80105f2:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80105f6:	461a      	mov	r2, r3
 80105f8:	4b17      	ldr	r3, [pc, #92]	@ (8010658 <SecureFrame+0xa4>)
 80105fa:	801a      	strh	r2, [r3, #0]
            break;
 80105fc:	e027      	b.n	801064e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80105fe:	f107 0308 	add.w	r3, r7, #8
 8010602:	4618      	mov	r0, r3
 8010604:	f003 fb34 	bl	8013c70 <LoRaMacCryptoGetFCntUp>
 8010608:	4603      	mov	r3, r0
 801060a:	2b00      	cmp	r3, #0
 801060c:	d001      	beq.n	8010612 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801060e:	2312      	movs	r3, #18
 8010610:	e01e      	b.n	8010650 <SecureFrame+0x9c>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8010612:	4b11      	ldr	r3, [pc, #68]	@ (8010658 <SecureFrame+0xa4>)
 8010614:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8010618:	2b00      	cmp	r3, #0
 801061a:	d002      	beq.n	8010622 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	3b01      	subs	r3, #1
 8010620:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010622:	68b8      	ldr	r0, [r7, #8]
 8010624:	79ba      	ldrb	r2, [r7, #6]
 8010626:	79f9      	ldrb	r1, [r7, #7]
 8010628:	4b0c      	ldr	r3, [pc, #48]	@ (801065c <SecureFrame+0xa8>)
 801062a:	f003 fced 	bl	8014008 <LoRaMacCryptoSecureMessage>
 801062e:	4603      	mov	r3, r0
 8010630:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010632:	7bfb      	ldrb	r3, [r7, #15]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d001      	beq.n	801063c <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010638:	2311      	movs	r3, #17
 801063a:	e009      	b.n	8010650 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 801063c:	4b06      	ldr	r3, [pc, #24]	@ (8010658 <SecureFrame+0xa4>)
 801063e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010642:	461a      	mov	r2, r3
 8010644:	4b04      	ldr	r3, [pc, #16]	@ (8010658 <SecureFrame+0xa4>)
 8010646:	801a      	strh	r2, [r3, #0]
            break;
 8010648:	e001      	b.n	801064e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801064a:	2303      	movs	r3, #3
 801064c:	e000      	b.n	8010650 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 801064e:	2300      	movs	r3, #0
}
 8010650:	4618      	mov	r0, r3
 8010652:	3710      	adds	r7, #16
 8010654:	46bd      	mov	sp, r7
 8010656:	bd80      	pop	{r7, pc}
 8010658:	200008c8 	.word	0x200008c8
 801065c:	200009d0 	.word	0x200009d0

08010660 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010660:	b480      	push	{r7}
 8010662:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010664:	4b09      	ldr	r3, [pc, #36]	@ (801068c <CalculateBackOff+0x2c>)
 8010666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010668:	2b00      	cmp	r3, #0
 801066a:	d10a      	bne.n	8010682 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 801066c:	4b07      	ldr	r3, [pc, #28]	@ (801068c <CalculateBackOff+0x2c>)
 801066e:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8010672:	3b01      	subs	r3, #1
 8010674:	4a06      	ldr	r2, [pc, #24]	@ (8010690 <CalculateBackOff+0x30>)
 8010676:	f8d2 2420 	ldr.w	r2, [r2, #1056]	@ 0x420
 801067a:	fb02 f303 	mul.w	r3, r2, r3
 801067e:	4a03      	ldr	r2, [pc, #12]	@ (801068c <CalculateBackOff+0x2c>)
 8010680:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8010682:	bf00      	nop
 8010684:	46bd      	mov	sp, r7
 8010686:	bc80      	pop	{r7}
 8010688:	4770      	bx	lr
 801068a:	bf00      	nop
 801068c:	20000de8 	.word	0x20000de8
 8010690:	200008c8 	.word	0x200008c8

08010694 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b082      	sub	sp, #8
 8010698:	af00      	add	r7, sp, #0
 801069a:	4603      	mov	r3, r0
 801069c:	7139      	strb	r1, [r7, #4]
 801069e:	71fb      	strb	r3, [r7, #7]
 80106a0:	4613      	mov	r3, r2
 80106a2:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 80106a4:	79fb      	ldrb	r3, [r7, #7]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d002      	beq.n	80106b0 <RemoveMacCommands+0x1c>
 80106aa:	79fb      	ldrb	r3, [r7, #7]
 80106ac:	2b01      	cmp	r3, #1
 80106ae:	d10d      	bne.n	80106cc <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80106b0:	79bb      	ldrb	r3, [r7, #6]
 80106b2:	2b01      	cmp	r3, #1
 80106b4:	d108      	bne.n	80106c8 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80106b6:	793b      	ldrb	r3, [r7, #4]
 80106b8:	f003 0320 	and.w	r3, r3, #32
 80106bc:	b2db      	uxtb	r3, r3
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d004      	beq.n	80106cc <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80106c2:	f002 fc6f 	bl	8012fa4 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80106c6:	e001      	b.n	80106cc <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80106c8:	f002 fc6c 	bl	8012fa4 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 80106cc:	bf00      	nop
 80106ce:	3708      	adds	r7, #8
 80106d0:	46bd      	mov	sp, r7
 80106d2:	bd80      	pop	{r7, pc}

080106d4 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 80106d4:	b5b0      	push	{r4, r5, r7, lr}
 80106d6:	b090      	sub	sp, #64	@ 0x40
 80106d8:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 80106da:	4b70      	ldr	r3, [pc, #448]	@ (801089c <ResetMacParameters+0x1c8>)
 80106dc:	2200      	movs	r2, #0
 80106de:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 80106e2:	4b6e      	ldr	r3, [pc, #440]	@ (801089c <ResetMacParameters+0x1c8>)
 80106e4:	2200      	movs	r2, #0
 80106e6:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 80106e8:	4b6d      	ldr	r3, [pc, #436]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80106ea:	2200      	movs	r2, #0
 80106ec:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 80106f0:	4b6b      	ldr	r3, [pc, #428]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80106f2:	2200      	movs	r2, #0
 80106f4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    MacCtx.ResponseTimeoutStartTime = 0;
 80106f8:	4b69      	ldr	r3, [pc, #420]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80106fa:	2200      	movs	r2, #0
 80106fc:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8010700:	4b66      	ldr	r3, [pc, #408]	@ (801089c <ResetMacParameters+0x1c8>)
 8010702:	2200      	movs	r2, #0
 8010704:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8010708:	4b64      	ldr	r3, [pc, #400]	@ (801089c <ResetMacParameters+0x1c8>)
 801070a:	2201      	movs	r2, #1
 801070c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8010710:	4b62      	ldr	r3, [pc, #392]	@ (801089c <ResetMacParameters+0x1c8>)
 8010712:	f993 20cc 	ldrsb.w	r2, [r3, #204]	@ 0xcc
 8010716:	4b61      	ldr	r3, [pc, #388]	@ (801089c <ResetMacParameters+0x1c8>)
 8010718:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801071c:	4b5f      	ldr	r3, [pc, #380]	@ (801089c <ResetMacParameters+0x1c8>)
 801071e:	f993 20cd 	ldrsb.w	r2, [r3, #205]	@ 0xcd
 8010722:	4b5e      	ldr	r3, [pc, #376]	@ (801089c <ResetMacParameters+0x1c8>)
 8010724:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8010728:	4b5c      	ldr	r3, [pc, #368]	@ (801089c <ResetMacParameters+0x1c8>)
 801072a:	f893 20a5 	ldrb.w	r2, [r3, #165]	@ 0xa5
 801072e:	4b5b      	ldr	r3, [pc, #364]	@ (801089c <ResetMacParameters+0x1c8>)
 8010730:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8010734:	4b59      	ldr	r3, [pc, #356]	@ (801089c <ResetMacParameters+0x1c8>)
 8010736:	4a59      	ldr	r2, [pc, #356]	@ (801089c <ResetMacParameters+0x1c8>)
 8010738:	3364      	adds	r3, #100	@ 0x64
 801073a:	32a8      	adds	r2, #168	@ 0xa8
 801073c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010740:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8010744:	4b55      	ldr	r3, [pc, #340]	@ (801089c <ResetMacParameters+0x1c8>)
 8010746:	4a55      	ldr	r2, [pc, #340]	@ (801089c <ResetMacParameters+0x1c8>)
 8010748:	336c      	adds	r3, #108	@ 0x6c
 801074a:	32b0      	adds	r2, #176	@ 0xb0
 801074c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010750:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8010754:	4b51      	ldr	r3, [pc, #324]	@ (801089c <ResetMacParameters+0x1c8>)
 8010756:	f893 20b8 	ldrb.w	r2, [r3, #184]	@ 0xb8
 801075a:	4b50      	ldr	r3, [pc, #320]	@ (801089c <ResetMacParameters+0x1c8>)
 801075c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8010760:	4b4e      	ldr	r3, [pc, #312]	@ (801089c <ResetMacParameters+0x1c8>)
 8010762:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 8010766:	4b4d      	ldr	r3, [pc, #308]	@ (801089c <ResetMacParameters+0x1c8>)
 8010768:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 801076c:	4b4b      	ldr	r3, [pc, #300]	@ (801089c <ResetMacParameters+0x1c8>)
 801076e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010772:	4a4a      	ldr	r2, [pc, #296]	@ (801089c <ResetMacParameters+0x1c8>)
 8010774:	6793      	str	r3, [r2, #120]	@ 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8010776:	4b49      	ldr	r3, [pc, #292]	@ (801089c <ResetMacParameters+0x1c8>)
 8010778:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801077c:	4a47      	ldr	r2, [pc, #284]	@ (801089c <ResetMacParameters+0x1c8>)
 801077e:	67d3      	str	r3, [r2, #124]	@ 0x7c

    MacCtx.NodeAckRequested = false;
 8010780:	4b47      	ldr	r3, [pc, #284]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010782:	2200      	movs	r2, #0
 8010784:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
    Nvm.MacGroup1.SrvAckRequested = false;
 8010788:	4b44      	ldr	r3, [pc, #272]	@ (801089c <ResetMacParameters+0x1c8>)
 801078a:	2200      	movs	r2, #0
 801078c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8010790:	4b42      	ldr	r3, [pc, #264]	@ (801089c <ResetMacParameters+0x1c8>)
 8010792:	2200      	movs	r2, #0
 8010794:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    Nvm.MacGroup2.DownlinkReceived = false;
 8010798:	4b40      	ldr	r3, [pc, #256]	@ (801089c <ResetMacParameters+0x1c8>)
 801079a:	2200      	movs	r2, #0
 801079c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
#endif /* LORAMAC_VERSION */

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80107a0:	2301      	movs	r3, #1
 80107a2:	743b      	strb	r3, [r7, #16]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80107a4:	4b3f      	ldr	r3, [pc, #252]	@ (80108a4 <ResetMacParameters+0x1d0>)
 80107a6:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80107a8:	4b3f      	ldr	r3, [pc, #252]	@ (80108a8 <ResetMacParameters+0x1d4>)
 80107aa:	60bb      	str	r3, [r7, #8]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    params.Bands = &RegionBands;
 80107ac:	4b3f      	ldr	r3, [pc, #252]	@ (80108ac <ResetMacParameters+0x1d8>)
 80107ae:	60fb      	str	r3, [r7, #12]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80107b0:	4b3a      	ldr	r3, [pc, #232]	@ (801089c <ResetMacParameters+0x1c8>)
 80107b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80107b6:	1d3a      	adds	r2, r7, #4
 80107b8:	4611      	mov	r1, r2
 80107ba:	4618      	mov	r0, r3
 80107bc:	f004 f8ed 	bl	801499a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 80107c0:	4b37      	ldr	r3, [pc, #220]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107c2:	2200      	movs	r2, #0
 80107c4:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 80107c8:	4b35      	ldr	r3, [pc, #212]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107ca:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 80107ce:	4b34      	ldr	r3, [pc, #208]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107d0:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80107d4:	4b31      	ldr	r3, [pc, #196]	@ (801089c <ResetMacParameters+0x1c8>)
 80107d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107d8:	4a31      	ldr	r2, [pc, #196]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107da:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80107de:	4b2f      	ldr	r3, [pc, #188]	@ (801089c <ResetMacParameters+0x1c8>)
 80107e0:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 80107e4:	4b2e      	ldr	r3, [pc, #184]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107e6:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 80107ea:	4b2c      	ldr	r3, [pc, #176]	@ (801089c <ResetMacParameters+0x1c8>)
 80107ec:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 80107f0:	4b2b      	ldr	r3, [pc, #172]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107f2:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 80107f6:	4b2a      	ldr	r3, [pc, #168]	@ (80108a0 <ResetMacParameters+0x1cc>)
 80107f8:	2200      	movs	r2, #0
 80107fa:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80107fe:	4b28      	ldr	r3, [pc, #160]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010800:	2201      	movs	r2, #1
 8010802:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010806:	4b25      	ldr	r3, [pc, #148]	@ (801089c <ResetMacParameters+0x1c8>)
 8010808:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 801080c:	4b24      	ldr	r3, [pc, #144]	@ (80108a0 <ResetMacParameters+0x1cc>)
 801080e:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010812:	4a23      	ldr	r2, [pc, #140]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010814:	4b22      	ldr	r3, [pc, #136]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010816:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 801081a:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 801081e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010820:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010822:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010826:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801082a:	4b1d      	ldr	r3, [pc, #116]	@ (80108a0 <ResetMacParameters+0x1cc>)
 801082c:	2201      	movs	r2, #1
 801082e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010832:	4b1b      	ldr	r3, [pc, #108]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010834:	2202      	movs	r2, #2
 8010836:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801083a:	2300      	movs	r3, #0
 801083c:	63bb      	str	r3, [r7, #56]	@ 0x38
    classBCallbacks.MacProcessNotify = NULL;
 801083e:	2300      	movs	r3, #0
 8010840:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8010842:	4b17      	ldr	r3, [pc, #92]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010844:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010848:	2b00      	cmp	r3, #0
 801084a:	d009      	beq.n	8010860 <ResetMacParameters+0x18c>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 801084c:	4b14      	ldr	r3, [pc, #80]	@ (80108a0 <ResetMacParameters+0x1cc>)
 801084e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010852:	685b      	ldr	r3, [r3, #4]
 8010854:	63bb      	str	r3, [r7, #56]	@ 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8010856:	4b12      	ldr	r3, [pc, #72]	@ (80108a0 <ResetMacParameters+0x1cc>)
 8010858:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801085c:	691b      	ldr	r3, [r3, #16]
 801085e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8010860:	4b13      	ldr	r3, [pc, #76]	@ (80108b0 <ResetMacParameters+0x1dc>)
 8010862:	617b      	str	r3, [r7, #20]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8010864:	4b13      	ldr	r3, [pc, #76]	@ (80108b4 <ResetMacParameters+0x1e0>)
 8010866:	61bb      	str	r3, [r7, #24]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8010868:	4b13      	ldr	r3, [pc, #76]	@ (80108b8 <ResetMacParameters+0x1e4>)
 801086a:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801086c:	4b13      	ldr	r3, [pc, #76]	@ (80108bc <ResetMacParameters+0x1e8>)
 801086e:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8010870:	4b13      	ldr	r3, [pc, #76]	@ (80108c0 <ResetMacParameters+0x1ec>)
 8010872:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8010874:	4b13      	ldr	r3, [pc, #76]	@ (80108c4 <ResetMacParameters+0x1f0>)
 8010876:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8010878:	4b13      	ldr	r3, [pc, #76]	@ (80108c8 <ResetMacParameters+0x1f4>)
 801087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801087c:	4b13      	ldr	r3, [pc, #76]	@ (80108cc <ResetMacParameters+0x1f8>)
 801087e:	633b      	str	r3, [r7, #48]	@ 0x30
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8010880:	4b13      	ldr	r3, [pc, #76]	@ (80108d0 <ResetMacParameters+0x1fc>)
 8010882:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8010884:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8010888:	f107 0314 	add.w	r3, r7, #20
 801088c:	4a11      	ldr	r2, [pc, #68]	@ (80108d4 <ResetMacParameters+0x200>)
 801088e:	4618      	mov	r0, r3
 8010890:	f002 f8cf 	bl	8012a32 <LoRaMacClassBInit>
}
 8010894:	bf00      	nop
 8010896:	3740      	adds	r7, #64	@ 0x40
 8010898:	46bd      	mov	sp, r7
 801089a:	bdb0      	pop	{r4, r5, r7, pc}
 801089c:	20000de8 	.word	0x20000de8
 80108a0:	200008c8 	.word	0x200008c8
 80108a4:	20000fcc 	.word	0x20000fcc
 80108a8:	20000fd0 	.word	0x20000fd0
 80108ac:	200018e0 	.word	0x200018e0
 80108b0:	20000d34 	.word	0x20000d34
 80108b4:	20000cec 	.word	0x20000cec
 80108b8:	20000d20 	.word	0x20000d20
 80108bc:	20000d5d 	.word	0x20000d5d
 80108c0:	20000ebc 	.word	0x20000ebc
 80108c4:	20000e28 	.word	0x20000e28
 80108c8:	20000e2c 	.word	0x20000e2c
 80108cc:	20000ec0 	.word	0x20000ec0
 80108d0:	20000f04 	.word	0x20000f04
 80108d4:	2000134c 	.word	0x2000134c

080108d8 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	b082      	sub	sp, #8
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
 80108e0:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f00a fc1e 	bl	801b124 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80108e8:	4b11      	ldr	r3, [pc, #68]	@ (8010930 <RxWindowSetup+0x58>)
 80108ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80108ec:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80108ee:	4b11      	ldr	r3, [pc, #68]	@ (8010934 <RxWindowSetup+0x5c>)
 80108f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80108f4:	4a10      	ldr	r2, [pc, #64]	@ (8010938 <RxWindowSetup+0x60>)
 80108f6:	6839      	ldr	r1, [r7, #0]
 80108f8:	4618      	mov	r0, r3
 80108fa:	f004 f8b6 	bl	8014a6a <RegionRxConfig>
 80108fe:	4603      	mov	r3, r0
 8010900:	2b00      	cmp	r3, #0
 8010902:	d010      	beq.n	8010926 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8010904:	4b0d      	ldr	r3, [pc, #52]	@ (801093c <RxWindowSetup+0x64>)
 8010906:	f893 2428 	ldrb.w	r2, [r3, #1064]	@ 0x428
 801090a:	4b0c      	ldr	r3, [pc, #48]	@ (801093c <RxWindowSetup+0x64>)
 801090c:	f883 246e 	strb.w	r2, [r3, #1134]	@ 0x46e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8010910:	4b07      	ldr	r3, [pc, #28]	@ (8010930 <RxWindowSetup+0x58>)
 8010912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010914:	4a07      	ldr	r2, [pc, #28]	@ (8010934 <RxWindowSetup+0x5c>)
 8010916:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8010918:	4610      	mov	r0, r2
 801091a:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	7cda      	ldrb	r2, [r3, #19]
 8010920:	4b06      	ldr	r3, [pc, #24]	@ (801093c <RxWindowSetup+0x64>)
 8010922:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
}
 8010926:	bf00      	nop
 8010928:	3708      	adds	r7, #8
 801092a:	46bd      	mov	sp, r7
 801092c:	bd80      	pop	{r7, pc}
 801092e:	bf00      	nop
 8010930:	0801f2e0 	.word	0x0801f2e0
 8010934:	20000de8 	.word	0x20000de8
 8010938:	20000cf0 	.word	0x20000cf0
 801093c:	200008c8 	.word	0x200008c8

08010940 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8010940:	b590      	push	{r4, r7, lr}
 8010942:	b083      	sub	sp, #12
 8010944:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010946:	4b1e      	ldr	r3, [pc, #120]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 8010948:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 801094c:	4b1c      	ldr	r3, [pc, #112]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 801094e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010952:	b259      	sxtb	r1, r3
 8010954:	4b1a      	ldr	r3, [pc, #104]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 8010956:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 801095a:	4b19      	ldr	r3, [pc, #100]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 801095c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801095e:	4c19      	ldr	r4, [pc, #100]	@ (80109c4 <OpenContinuousRxCWindow+0x84>)
 8010960:	9400      	str	r4, [sp, #0]
 8010962:	f004 f868 	bl	8014a36 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010966:	4b18      	ldr	r3, [pc, #96]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 8010968:	2202      	movs	r2, #2
 801096a:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801096e:	4b14      	ldr	r3, [pc, #80]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 8010970:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 8010974:	4b14      	ldr	r3, [pc, #80]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 8010976:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801097a:	4b13      	ldr	r3, [pc, #76]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 801097c:	2201      	movs	r2, #1
 801097e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010982:	4b0f      	ldr	r3, [pc, #60]	@ (80109c0 <OpenContinuousRxCWindow+0x80>)
 8010984:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010988:	4a10      	ldr	r2, [pc, #64]	@ (80109cc <OpenContinuousRxCWindow+0x8c>)
 801098a:	490e      	ldr	r1, [pc, #56]	@ (80109c4 <OpenContinuousRxCWindow+0x84>)
 801098c:	4618      	mov	r0, r3
 801098e:	f004 f86c 	bl	8014a6a <RegionRxConfig>
 8010992:	4603      	mov	r3, r0
 8010994:	2b00      	cmp	r3, #0
 8010996:	d00f      	beq.n	80109b8 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8010998:	4b0b      	ldr	r3, [pc, #44]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 801099a:	f893 2428 	ldrb.w	r2, [r3, #1064]	@ 0x428
 801099e:	4b0a      	ldr	r3, [pc, #40]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 80109a0:	f883 246e 	strb.w	r2, [r3, #1134]	@ 0x46e
        Radio.Rx( 0 ); // Continuous mode
 80109a4:	4b0a      	ldr	r3, [pc, #40]	@ (80109d0 <OpenContinuousRxCWindow+0x90>)
 80109a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109a8:	2000      	movs	r0, #0
 80109aa:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80109ac:	4b06      	ldr	r3, [pc, #24]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 80109ae:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 80109b2:	4b05      	ldr	r3, [pc, #20]	@ (80109c8 <OpenContinuousRxCWindow+0x88>)
 80109b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
}
 80109b8:	bf00      	nop
 80109ba:	3704      	adds	r7, #4
 80109bc:	46bd      	mov	sp, r7
 80109be:	bd90      	pop	{r4, r7, pc}
 80109c0:	20000de8 	.word	0x20000de8
 80109c4:	20000cb0 	.word	0x20000cb0
 80109c8:	200008c8 	.word	0x200008c8
 80109cc:	20000cf0 	.word	0x20000cf0
 80109d0:	0801f2e0 	.word	0x0801f2e0

080109d4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b088      	sub	sp, #32
 80109d8:	af00      	add	r7, sp, #0
 80109da:	60f8      	str	r0, [r7, #12]
 80109dc:	60b9      	str	r1, [r7, #8]
 80109de:	603b      	str	r3, [r7, #0]
 80109e0:	4613      	mov	r3, r2
 80109e2:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 80109e4:	4b81      	ldr	r3, [pc, #516]	@ (8010bec <PrepareFrame+0x218>)
 80109e6:	2200      	movs	r2, #0
 80109e8:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80109ea:	4b80      	ldr	r3, [pc, #512]	@ (8010bec <PrepareFrame+0x218>)
 80109ec:	2200      	movs	r2, #0
 80109ee:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
    uint32_t fCntUp = 0;
 80109f2:	2300      	movs	r3, #0
 80109f4:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80109f6:	2300      	movs	r3, #0
 80109f8:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80109fa:	2300      	movs	r3, #0
 80109fc:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d101      	bne.n	8010a08 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8010a04:	2300      	movs	r3, #0
 8010a06:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8010a08:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010a0a:	461a      	mov	r2, r3
 8010a0c:	6839      	ldr	r1, [r7, #0]
 8010a0e:	4878      	ldr	r0, [pc, #480]	@ (8010bf0 <PrepareFrame+0x21c>)
 8010a10:	f006 fa3b 	bl	8016e8a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8010a14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010a16:	b2da      	uxtb	r2, r3
 8010a18:	4b74      	ldr	r3, [pc, #464]	@ (8010bec <PrepareFrame+0x218>)
 8010a1a:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	781a      	ldrb	r2, [r3, #0]
 8010a22:	4b72      	ldr	r3, [pc, #456]	@ (8010bec <PrepareFrame+0x218>)
 8010a24:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	781b      	ldrb	r3, [r3, #0]
 8010a2a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8010a2e:	b2db      	uxtb	r3, r3
 8010a30:	2b07      	cmp	r3, #7
 8010a32:	f000 80b9 	beq.w	8010ba8 <PrepareFrame+0x1d4>
 8010a36:	2b07      	cmp	r3, #7
 8010a38:	f300 80ce 	bgt.w	8010bd8 <PrepareFrame+0x204>
 8010a3c:	2b02      	cmp	r3, #2
 8010a3e:	d006      	beq.n	8010a4e <PrepareFrame+0x7a>
 8010a40:	2b04      	cmp	r3, #4
 8010a42:	f040 80c9 	bne.w	8010bd8 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8010a46:	4b69      	ldr	r3, [pc, #420]	@ (8010bec <PrepareFrame+0x218>)
 8010a48:	2201      	movs	r2, #1
 8010a4a:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8010a4e:	4b67      	ldr	r3, [pc, #412]	@ (8010bec <PrepareFrame+0x218>)
 8010a50:	2204      	movs	r2, #4
 8010a52:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8010a56:	4b65      	ldr	r3, [pc, #404]	@ (8010bec <PrepareFrame+0x218>)
 8010a58:	4a66      	ldr	r2, [pc, #408]	@ (8010bf4 <PrepareFrame+0x220>)
 8010a5a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010a5e:	4b63      	ldr	r3, [pc, #396]	@ (8010bec <PrepareFrame+0x218>)
 8010a60:	22ff      	movs	r2, #255	@ 0xff
 8010a62:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	781a      	ldrb	r2, [r3, #0]
 8010a6a:	4b60      	ldr	r3, [pc, #384]	@ (8010bec <PrepareFrame+0x218>)
 8010a6c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8010a70:	4a5e      	ldr	r2, [pc, #376]	@ (8010bec <PrepareFrame+0x218>)
 8010a72:	79fb      	ldrb	r3, [r7, #7]
 8010a74:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8010a78:	4b5f      	ldr	r3, [pc, #380]	@ (8010bf8 <PrepareFrame+0x224>)
 8010a7a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8010a7e:	4a5b      	ldr	r2, [pc, #364]	@ (8010bec <PrepareFrame+0x218>)
 8010a80:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	781a      	ldrb	r2, [r3, #0]
 8010a88:	4b58      	ldr	r3, [pc, #352]	@ (8010bec <PrepareFrame+0x218>)
 8010a8a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8010a8e:	4b57      	ldr	r3, [pc, #348]	@ (8010bec <PrepareFrame+0x218>)
 8010a90:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8010a94:	4b55      	ldr	r3, [pc, #340]	@ (8010bec <PrepareFrame+0x218>)
 8010a96:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8010a9a:	4b54      	ldr	r3, [pc, #336]	@ (8010bec <PrepareFrame+0x218>)
 8010a9c:	4a54      	ldr	r2, [pc, #336]	@ (8010bf0 <PrepareFrame+0x21c>)
 8010a9e:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010aa2:	f107 0318 	add.w	r3, r7, #24
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	f003 f8e2 	bl	8013c70 <LoRaMacCryptoGetFCntUp>
 8010aac:	4603      	mov	r3, r0
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d001      	beq.n	8010ab6 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010ab2:	2312      	movs	r3, #18
 8010ab4:	e096      	b.n	8010be4 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8010ab6:	69bb      	ldr	r3, [r7, #24]
 8010ab8:	b29a      	uxth	r2, r3
 8010aba:	4b4c      	ldr	r3, [pc, #304]	@ (8010bec <PrepareFrame+0x218>)
 8010abc:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = 0;
 8010ac0:	4b4a      	ldr	r3, [pc, #296]	@ (8010bec <PrepareFrame+0x218>)
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8010ac8:	4b48      	ldr	r3, [pc, #288]	@ (8010bec <PrepareFrame+0x218>)
 8010aca:	2200      	movs	r2, #0
 8010acc:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8010ad0:	69bb      	ldr	r3, [r7, #24]
 8010ad2:	4a46      	ldr	r2, [pc, #280]	@ (8010bec <PrepareFrame+0x218>)
 8010ad4:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010ad8:	f107 0314 	add.w	r3, r7, #20
 8010adc:	4618      	mov	r0, r3
 8010ade:	f002 fa83 	bl	8012fe8 <LoRaMacCommandsGetSizeSerializedCmds>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d001      	beq.n	8010aec <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010ae8:	2313      	movs	r3, #19
 8010aea:	e07b      	b.n	8010be4 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d074      	beq.n	8010bdc <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8010af2:	4b41      	ldr	r3, [pc, #260]	@ (8010bf8 <PrepareFrame+0x224>)
 8010af4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fe fd4d 	bl	800f598 <GetMaxAppPayloadWithoutFOptsLength>
 8010afe:	4603      	mov	r3, r0
 8010b00:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8010b02:	4b3a      	ldr	r3, [pc, #232]	@ (8010bec <PrepareFrame+0x218>)
 8010b04:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d01d      	beq.n	8010b48 <PrepareFrame+0x174>
 8010b0c:	697b      	ldr	r3, [r7, #20]
 8010b0e:	2b0f      	cmp	r3, #15
 8010b10:	d81a      	bhi.n	8010b48 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8010b12:	f107 0314 	add.w	r3, r7, #20
 8010b16:	4a39      	ldr	r2, [pc, #228]	@ (8010bfc <PrepareFrame+0x228>)
 8010b18:	4619      	mov	r1, r3
 8010b1a:	200f      	movs	r0, #15
 8010b1c:	f002 fa7a 	bl	8013014 <LoRaMacCommandsSerializeCmds>
 8010b20:	4603      	mov	r3, r0
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d001      	beq.n	8010b2a <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010b26:	2313      	movs	r3, #19
 8010b28:	e05c      	b.n	8010be4 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8010b2a:	697b      	ldr	r3, [r7, #20]
 8010b2c:	f003 030f 	and.w	r3, r3, #15
 8010b30:	b2d9      	uxtb	r1, r3
 8010b32:	68ba      	ldr	r2, [r7, #8]
 8010b34:	7813      	ldrb	r3, [r2, #0]
 8010b36:	f361 0303 	bfi	r3, r1, #0, #4
 8010b3a:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010b3c:	68bb      	ldr	r3, [r7, #8]
 8010b3e:	781a      	ldrb	r2, [r3, #0]
 8010b40:	4b2a      	ldr	r3, [pc, #168]	@ (8010bec <PrepareFrame+0x218>)
 8010b42:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8010b46:	e049      	b.n	8010bdc <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8010b48:	4b28      	ldr	r3, [pc, #160]	@ (8010bec <PrepareFrame+0x218>)
 8010b4a:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d010      	beq.n	8010b74 <PrepareFrame+0x1a0>
 8010b52:	697b      	ldr	r3, [r7, #20]
 8010b54:	2b0f      	cmp	r3, #15
 8010b56:	d90d      	bls.n	8010b74 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8010b58:	7ffb      	ldrb	r3, [r7, #31]
 8010b5a:	f107 0114 	add.w	r1, r7, #20
 8010b5e:	4a28      	ldr	r2, [pc, #160]	@ (8010c00 <PrepareFrame+0x22c>)
 8010b60:	4618      	mov	r0, r3
 8010b62:	f002 fa57 	bl	8013014 <LoRaMacCommandsSerializeCmds>
 8010b66:	4603      	mov	r3, r0
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d001      	beq.n	8010b70 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010b6c:	2313      	movs	r3, #19
 8010b6e:	e039      	b.n	8010be4 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8010b70:	230a      	movs	r3, #10
 8010b72:	e037      	b.n	8010be4 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8010b74:	7ffb      	ldrb	r3, [r7, #31]
 8010b76:	f107 0114 	add.w	r1, r7, #20
 8010b7a:	4a21      	ldr	r2, [pc, #132]	@ (8010c00 <PrepareFrame+0x22c>)
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	f002 fa49 	bl	8013014 <LoRaMacCommandsSerializeCmds>
 8010b82:	4603      	mov	r3, r0
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d001      	beq.n	8010b8c <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010b88:	2313      	movs	r3, #19
 8010b8a:	e02b      	b.n	8010be4 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8010b8c:	4b17      	ldr	r3, [pc, #92]	@ (8010bec <PrepareFrame+0x218>)
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8010b94:	4b15      	ldr	r3, [pc, #84]	@ (8010bec <PrepareFrame+0x218>)
 8010b96:	4a1a      	ldr	r2, [pc, #104]	@ (8010c00 <PrepareFrame+0x22c>)
 8010b98:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	b2da      	uxtb	r2, r3
 8010ba0:	4b12      	ldr	r3, [pc, #72]	@ (8010bec <PrepareFrame+0x218>)
 8010ba2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8010ba6:	e019      	b.n	8010bdc <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d018      	beq.n	8010be0 <PrepareFrame+0x20c>
 8010bae:	4b0f      	ldr	r3, [pc, #60]	@ (8010bec <PrepareFrame+0x218>)
 8010bb0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d013      	beq.n	8010be0 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8010bb8:	4812      	ldr	r0, [pc, #72]	@ (8010c04 <PrepareFrame+0x230>)
 8010bba:	4b0c      	ldr	r3, [pc, #48]	@ (8010bec <PrepareFrame+0x218>)
 8010bbc:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010bc0:	461a      	mov	r2, r3
 8010bc2:	6839      	ldr	r1, [r7, #0]
 8010bc4:	f006 f961 	bl	8016e8a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8010bc8:	4b08      	ldr	r3, [pc, #32]	@ (8010bec <PrepareFrame+0x218>)
 8010bca:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010bce:	3301      	adds	r3, #1
 8010bd0:	b29a      	uxth	r2, r3
 8010bd2:	4b06      	ldr	r3, [pc, #24]	@ (8010bec <PrepareFrame+0x218>)
 8010bd4:	801a      	strh	r2, [r3, #0]
            }
            break;
 8010bd6:	e003      	b.n	8010be0 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010bd8:	2302      	movs	r3, #2
 8010bda:	e003      	b.n	8010be4 <PrepareFrame+0x210>
            break;
 8010bdc:	bf00      	nop
 8010bde:	e000      	b.n	8010be2 <PrepareFrame+0x20e>
            break;
 8010be0:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8010be2:	2300      	movs	r3, #0
}
 8010be4:	4618      	mov	r0, r3
 8010be6:	3720      	adds	r7, #32
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}
 8010bec:	200008c8 	.word	0x200008c8
 8010bf0:	20000a00 	.word	0x20000a00
 8010bf4:	200008ca 	.word	0x200008ca
 8010bf8:	20000de8 	.word	0x20000de8
 8010bfc:	200009e0 	.word	0x200009e0
 8010c00:	20000d68 	.word	0x20000d68
 8010c04:	200008cb 	.word	0x200008cb

08010c08 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	b08a      	sub	sp, #40	@ 0x28
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	4603      	mov	r3, r0
 8010c10:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010c12:	2303      	movs	r3, #3
 8010c14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8010c18:	2300      	movs	r3, #0
 8010c1a:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8010c1c:	79fb      	ldrb	r3, [r7, #7]
 8010c1e:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010c20:	4b4a      	ldr	r3, [pc, #296]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c22:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010c26:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010c28:	4b48      	ldr	r3, [pc, #288]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c2a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010c2e:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8010c30:	4b46      	ldr	r3, [pc, #280]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010c34:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8010c36:	4b45      	ldr	r3, [pc, #276]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010c3a:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8010c3c:	4b44      	ldr	r3, [pc, #272]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c3e:	881b      	ldrh	r3, [r3, #0]
 8010c40:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010c42:	4b42      	ldr	r3, [pc, #264]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c44:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010c48:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8010c4a:	4b40      	ldr	r3, [pc, #256]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c4c:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 8010c50:	f107 020f 	add.w	r2, r7, #15
 8010c54:	f107 0110 	add.w	r1, r7, #16
 8010c58:	4b3e      	ldr	r3, [pc, #248]	@ (8010d54 <SendFrameOnChannel+0x14c>)
 8010c5a:	f003 ff1b 	bl	8014a94 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010c5e:	4b3c      	ldr	r3, [pc, #240]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c60:	2201      	movs	r2, #1
 8010c62:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010c66:	4b39      	ldr	r3, [pc, #228]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010c68:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010c6c:	b2da      	uxtb	r2, r3
 8010c6e:	4b38      	ldr	r3, [pc, #224]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c70:	f883 2446 	strb.w	r2, [r3, #1094]	@ 0x446
    MacCtx.McpsConfirm.TxPower = txPower;
 8010c74:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8010c78:	4b35      	ldr	r3, [pc, #212]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c7a:	f883 2447 	strb.w	r2, [r3, #1095]	@ 0x447
    MacCtx.McpsConfirm.Channel = channel;
 8010c7e:	79fb      	ldrb	r3, [r7, #7]
 8010c80:	4a33      	ldr	r2, [pc, #204]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c82:	f8c2 3454 	str.w	r3, [r2, #1108]	@ 0x454

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010c86:	4b32      	ldr	r3, [pc, #200]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c88:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010c8c:	4a30      	ldr	r2, [pc, #192]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c8e:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010c92:	4b2f      	ldr	r3, [pc, #188]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c94:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010c98:	4a2d      	ldr	r2, [pc, #180]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010c9a:	f8c2 345c 	str.w	r3, [r2, #1116]	@ 0x45c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8010c9e:	f001 ff34 	bl	8012b0a <LoRaMacClassBIsBeaconModeActive>
 8010ca2:	4603      	mov	r3, r0
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d00b      	beq.n	8010cc0 <SendFrameOnChannel+0xb8>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8010ca8:	4b29      	ldr	r3, [pc, #164]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010caa:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010cae:	4618      	mov	r0, r3
 8010cb0:	f001 ff96 	bl	8012be0 <LoRaMacClassBIsUplinkCollision>
 8010cb4:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8010cb6:	6a3b      	ldr	r3, [r7, #32]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d001      	beq.n	8010cc0 <SendFrameOnChannel+0xb8>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8010cbc:	2310      	movs	r3, #16
 8010cbe:	e040      	b.n	8010d42 <SendFrameOnChannel+0x13a>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010cc0:	4b22      	ldr	r3, [pc, #136]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010cc2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010cc6:	2b01      	cmp	r3, #1
 8010cc8:	d101      	bne.n	8010cce <SendFrameOnChannel+0xc6>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8010cca:	f001 ff93 	bl	8012bf4 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8010cce:	f001 ff2d 	bl	8012b2c <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8010cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8010d4c <SendFrameOnChannel+0x144>)
 8010cd4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010cd8:	b2db      	uxtb	r3, r3
 8010cda:	4a1d      	ldr	r2, [pc, #116]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010cdc:	f892 241f 	ldrb.w	r2, [r2, #1055]	@ 0x41f
 8010ce0:	4611      	mov	r1, r2
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	f7ff fc66 	bl	80105b4 <SecureFrame>
 8010ce8:	4603      	mov	r3, r0
 8010cea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8010cee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d002      	beq.n	8010cfc <SendFrameOnChannel+0xf4>
    {
        return status;
 8010cf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010cfa:	e022      	b.n	8010d42 <SendFrameOnChannel+0x13a>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8010cfc:	4b14      	ldr	r3, [pc, #80]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010cfe:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010d02:	f043 0302 	orr.w	r3, r3, #2
 8010d06:	4a12      	ldr	r2, [pc, #72]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d08:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.ChannelsNbTransCounter++;
 8010d0c:	4b10      	ldr	r3, [pc, #64]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d0e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8010d12:	3301      	adds	r3, #1
 8010d14:	b2da      	uxtb	r2, r3
 8010d16:	4b0e      	ldr	r3, [pc, #56]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d18:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8010d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d1e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8010d22:	4b0b      	ldr	r3, [pc, #44]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d24:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
    MacCtx.ResponseTimeoutStartTime = 0;
 8010d28:	4b09      	ldr	r3, [pc, #36]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8010d30:	4b09      	ldr	r3, [pc, #36]	@ (8010d58 <SendFrameOnChannel+0x150>)
 8010d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d34:	4a06      	ldr	r2, [pc, #24]	@ (8010d50 <SendFrameOnChannel+0x148>)
 8010d36:	8812      	ldrh	r2, [r2, #0]
 8010d38:	b2d2      	uxtb	r2, r2
 8010d3a:	4611      	mov	r1, r2
 8010d3c:	4807      	ldr	r0, [pc, #28]	@ (8010d5c <SendFrameOnChannel+0x154>)
 8010d3e:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8010d40:	2300      	movs	r3, #0
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3728      	adds	r7, #40	@ 0x28
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	20000de8 	.word	0x20000de8
 8010d50:	200008c8 	.word	0x200008c8
 8010d54:	20000ce8 	.word	0x20000ce8
 8010d58:	0801f2e0 	.word	0x0801f2e0
 8010d5c:	200008ca 	.word	0x200008ca

08010d60 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b082      	sub	sp, #8
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	4603      	mov	r3, r0
 8010d68:	6039      	str	r1, [r7, #0]
 8010d6a:	80fb      	strh	r3, [r7, #6]
 8010d6c:	4613      	mov	r3, r2
 8010d6e:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8010d70:	4b09      	ldr	r3, [pc, #36]	@ (8010d98 <SetTxContinuousWave+0x38>)
 8010d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d74:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8010d78:	88fa      	ldrh	r2, [r7, #6]
 8010d7a:	6838      	ldr	r0, [r7, #0]
 8010d7c:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8010d7e:	4b07      	ldr	r3, [pc, #28]	@ (8010d9c <SetTxContinuousWave+0x3c>)
 8010d80:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010d84:	f043 0302 	orr.w	r3, r3, #2
 8010d88:	4a04      	ldr	r2, [pc, #16]	@ (8010d9c <SetTxContinuousWave+0x3c>)
 8010d8a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8010d8e:	2300      	movs	r3, #0
}
 8010d90:	4618      	mov	r0, r3
 8010d92:	3708      	adds	r7, #8
 8010d94:	46bd      	mov	sp, r7
 8010d96:	bd80      	pop	{r7, pc}
 8010d98:	0801f2e0 	.word	0x0801f2e0
 8010d9c:	200008c8 	.word	0x200008c8

08010da0 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b082      	sub	sp, #8
 8010da4:	af00      	add	r7, sp, #0
    uint32_t crc = 0;
 8010da6:	2300      	movs	r3, #0
 8010da8:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8010daa:	4b3e      	ldr	r3, [pc, #248]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010dac:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010db0:	2b01      	cmp	r3, #1
 8010db2:	d001      	beq.n	8010db8 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8010db4:	2301      	movs	r3, #1
 8010db6:	e071      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8010db8:	2124      	movs	r1, #36	@ 0x24
 8010dba:	483b      	ldr	r0, [pc, #236]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010dbc:	f006 f8ba 	bl	8016f34 <Crc32>
 8010dc0:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8010dc2:	4b39      	ldr	r3, [pc, #228]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010dc6:	687a      	ldr	r2, [r7, #4]
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d001      	beq.n	8010dd0 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010dcc:	2317      	movs	r3, #23
 8010dce:	e065      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8010dd0:	2114      	movs	r1, #20
 8010dd2:	4836      	ldr	r0, [pc, #216]	@ (8010eac <RestoreNvmData+0x10c>)
 8010dd4:	f006 f8ae 	bl	8016f34 <Crc32>
 8010dd8:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8010dda:	4b33      	ldr	r3, [pc, #204]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dde:	687a      	ldr	r2, [r7, #4]
 8010de0:	429a      	cmp	r2, r3
 8010de2:	d001      	beq.n	8010de8 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010de4:	2317      	movs	r3, #23
 8010de6:	e059      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8010de8:	21e0      	movs	r1, #224	@ 0xe0
 8010dea:	4831      	ldr	r0, [pc, #196]	@ (8010eb0 <RestoreNvmData+0x110>)
 8010dec:	f006 f8a2 	bl	8016f34 <Crc32>
 8010df0:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8010df2:	4b2d      	ldr	r3, [pc, #180]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010df4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8010df8:	687a      	ldr	r2, [r7, #4]
 8010dfa:	429a      	cmp	r2, r3
 8010dfc:	d001      	beq.n	8010e02 <RestoreNvmData+0x62>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010dfe:	2317      	movs	r3, #23
 8010e00:	e04c      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8010e02:	21bc      	movs	r1, #188	@ 0xbc
 8010e04:	482b      	ldr	r0, [pc, #172]	@ (8010eb4 <RestoreNvmData+0x114>)
 8010e06:	f006 f895 	bl	8016f34 <Crc32>
 8010e0a:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8010e0c:	4b26      	ldr	r3, [pc, #152]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010e0e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8010e12:	687a      	ldr	r2, [r7, #4]
 8010e14:	429a      	cmp	r2, r3
 8010e16:	d001      	beq.n	8010e1c <RestoreNvmData+0x7c>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010e18:	2317      	movs	r3, #23
 8010e1a:	e03f      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    // Region
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8010e1c:	2100      	movs	r1, #0
 8010e1e:	4826      	ldr	r0, [pc, #152]	@ (8010eb8 <RestoreNvmData+0x118>)
 8010e20:	f006 f888 	bl	8016f34 <Crc32>
 8010e24:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8010e26:	4b20      	ldr	r3, [pc, #128]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010e28:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 8010e2c:	687a      	ldr	r2, [r7, #4]
 8010e2e:	429a      	cmp	r2, r3
 8010e30:	d001      	beq.n	8010e36 <RestoreNvmData+0x96>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010e32:	2317      	movs	r3, #23
 8010e34:	e032      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8010e36:	2114      	movs	r1, #20
 8010e38:	4820      	ldr	r0, [pc, #128]	@ (8010ebc <RestoreNvmData+0x11c>)
 8010e3a:	f006 f87b 	bl	8016f34 <Crc32>
 8010e3e:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8010e40:	4b19      	ldr	r3, [pc, #100]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010e42:	f8d3 3578 	ldr.w	r3, [r3, #1400]	@ 0x578
 8010e46:	687a      	ldr	r2, [r7, #4]
 8010e48:	429a      	cmp	r2, r3
 8010e4a:	d001      	beq.n	8010e50 <RestoreNvmData+0xb0>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010e4c:	2317      	movs	r3, #23
 8010e4e:	e025      	b.n	8010e9c <RestoreNvmData+0xfc>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8010e50:	f240 527c 	movw	r2, #1404	@ 0x57c
 8010e54:	4914      	ldr	r1, [pc, #80]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010e56:	481a      	ldr	r0, [pc, #104]	@ (8010ec0 <RestoreNvmData+0x120>)
 8010e58:	f006 f817 	bl	8016e8a <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8010e5c:	f240 527c 	movw	r2, #1404	@ 0x57c
 8010e60:	2100      	movs	r1, #0
 8010e62:	4811      	ldr	r0, [pc, #68]	@ (8010ea8 <RestoreNvmData+0x108>)
 8010e64:	f006 f84c 	bl	8016f00 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8010e68:	4b0e      	ldr	r3, [pc, #56]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e6a:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 8010e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e70:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010e74:	4b12      	ldr	r3, [pc, #72]	@ (8010ec0 <RestoreNvmData+0x120>)
 8010e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e78:	4a0a      	ldr	r2, [pc, #40]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e7a:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010e7e:	4b10      	ldr	r3, [pc, #64]	@ (8010ec0 <RestoreNvmData+0x120>)
 8010e80:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8010e84:	4b07      	ldr	r3, [pc, #28]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e86:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8010e8a:	4b06      	ldr	r3, [pc, #24]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e8c:	2201      	movs	r2, #1
 8010e8e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010e92:	4b04      	ldr	r3, [pc, #16]	@ (8010ea4 <RestoreNvmData+0x104>)
 8010e94:	2202      	movs	r2, #2
 8010e96:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    return LORAMAC_STATUS_OK;
 8010e9a:	2300      	movs	r3, #0
}
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	3708      	adds	r7, #8
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}
 8010ea4:	200008c8 	.word	0x200008c8
 8010ea8:	20001364 	.word	0x20001364
 8010eac:	2000138c 	.word	0x2000138c
 8010eb0:	200013a4 	.word	0x200013a4
 8010eb4:	20001488 	.word	0x20001488
 8010eb8:	20001548 	.word	0x20001548
 8010ebc:	200018c8 	.word	0x200018c8
 8010ec0:	20000de8 	.word	0x20000de8

08010ec4 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8010ec4:	b480      	push	{r7}
 8010ec6:	b083      	sub	sp, #12
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
 8010ecc:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d002      	beq.n	8010eda <DetermineFrameType+0x16>
 8010ed4:	683b      	ldr	r3, [r7, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d101      	bne.n	8010ede <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010eda:	2303      	movs	r3, #3
 8010edc:	e03b      	b.n	8010f56 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	7b1b      	ldrb	r3, [r3, #12]
 8010ee2:	f003 030f 	and.w	r3, r3, #15
 8010ee6:	b2db      	uxtb	r3, r3
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d008      	beq.n	8010efe <DetermineFrameType+0x3a>
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d003      	beq.n	8010efe <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8010ef6:	683b      	ldr	r3, [r7, #0]
 8010ef8:	2200      	movs	r2, #0
 8010efa:	701a      	strb	r2, [r3, #0]
 8010efc:	e02a      	b.n	8010f54 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d103      	bne.n	8010f10 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	2201      	movs	r2, #1
 8010f0c:	701a      	strb	r2, [r3, #0]
 8010f0e:	e021      	b.n	8010f54 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	7b1b      	ldrb	r3, [r3, #12]
 8010f14:	f003 030f 	and.w	r3, r3, #15
 8010f18:	b2db      	uxtb	r3, r3
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d108      	bne.n	8010f30 <DetermineFrameType+0x6c>
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d103      	bne.n	8010f30 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8010f28:	683b      	ldr	r3, [r7, #0]
 8010f2a:	2202      	movs	r2, #2
 8010f2c:	701a      	strb	r2, [r3, #0]
 8010f2e:	e011      	b.n	8010f54 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	7b1b      	ldrb	r3, [r3, #12]
 8010f34:	f003 030f 	and.w	r3, r3, #15
 8010f38:	b2db      	uxtb	r3, r3
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d108      	bne.n	8010f50 <DetermineFrameType+0x8c>
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d003      	beq.n	8010f50 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	2203      	movs	r2, #3
 8010f4c:	701a      	strb	r2, [r3, #0]
 8010f4e:	e001      	b.n	8010f54 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8010f50:	2318      	movs	r3, #24
 8010f52:	e000      	b.n	8010f56 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8010f54:	2300      	movs	r3, #0
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	370c      	adds	r7, #12
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bc80      	pop	{r7}
 8010f5e:	4770      	bx	lr

08010f60 <CheckRetrans>:
    }
    return false;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8010f60:	b480      	push	{r7}
 8010f62:	b083      	sub	sp, #12
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	4603      	mov	r3, r0
 8010f68:	460a      	mov	r2, r1
 8010f6a:	71fb      	strb	r3, [r7, #7]
 8010f6c:	4613      	mov	r3, r2
 8010f6e:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8010f70:	79fa      	ldrb	r2, [r7, #7]
 8010f72:	79bb      	ldrb	r3, [r7, #6]
 8010f74:	429a      	cmp	r2, r3
 8010f76:	d301      	bcc.n	8010f7c <CheckRetrans+0x1c>
    {
        return true;
 8010f78:	2301      	movs	r3, #1
 8010f7a:	e000      	b.n	8010f7e <CheckRetrans+0x1e>
    }
    return false;
 8010f7c:	2300      	movs	r3, #0
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	370c      	adds	r7, #12
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bc80      	pop	{r7}
 8010f86:	4770      	bx	lr

08010f88 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8010f8c:	4b12      	ldr	r3, [pc, #72]	@ (8010fd8 <CheckRetransUnconfirmedUplink+0x50>)
 8010f8e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8010f92:	4a12      	ldr	r2, [pc, #72]	@ (8010fdc <CheckRetransUnconfirmedUplink+0x54>)
 8010f94:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8010f98:	4611      	mov	r1, r2
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f7ff ffe0 	bl	8010f60 <CheckRetrans>
 8010fa0:	4603      	mov	r3, r0
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d001      	beq.n	8010faa <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8010fa6:	2301      	movs	r3, #1
 8010fa8:	e014      	b.n	8010fd4 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010faa:	4b0b      	ldr	r3, [pc, #44]	@ (8010fd8 <CheckRetransUnconfirmedUplink+0x50>)
 8010fac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8010fb0:	f003 0302 	and.w	r3, r3, #2
 8010fb4:	b2db      	uxtb	r3, r3
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d00b      	beq.n	8010fd2 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8010fba:	4b07      	ldr	r3, [pc, #28]	@ (8010fd8 <CheckRetransUnconfirmedUplink+0x50>)
 8010fbc:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d004      	beq.n	8010fce <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8010fc4:	4b04      	ldr	r3, [pc, #16]	@ (8010fd8 <CheckRetransUnconfirmedUplink+0x50>)
 8010fc6:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8010fca:	2b01      	cmp	r3, #1
 8010fcc:	d101      	bne.n	8010fd2 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 8010fce:	2301      	movs	r3, #1
 8010fd0:	e000      	b.n	8010fd4 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8010fd2:	2300      	movs	r3, #0
}
 8010fd4:	4618      	mov	r0, r3
 8010fd6:	bd80      	pop	{r7, pc}
 8010fd8:	200008c8 	.word	0x200008c8
 8010fdc:	20000de8 	.word	0x20000de8

08010fe0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8010fe4:	4b10      	ldr	r3, [pc, #64]	@ (8011028 <CheckRetransConfirmedUplink+0x48>)
 8010fe6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8010fea:	4a10      	ldr	r2, [pc, #64]	@ (801102c <CheckRetransConfirmedUplink+0x4c>)
 8010fec:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8010ff0:	4611      	mov	r1, r2
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7ff ffb4 	bl	8010f60 <CheckRetrans>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d001      	beq.n	8011002 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8010ffe:	2301      	movs	r3, #1
 8011000:	e00f      	b.n	8011022 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011002:	4b09      	ldr	r3, [pc, #36]	@ (8011028 <CheckRetransConfirmedUplink+0x48>)
 8011004:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8011008:	f003 0302 	and.w	r3, r3, #2
 801100c:	b2db      	uxtb	r3, r3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d006      	beq.n	8011020 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011012:	4b05      	ldr	r3, [pc, #20]	@ (8011028 <CheckRetransConfirmedUplink+0x48>)
 8011014:	f893 3448 	ldrb.w	r3, [r3, #1096]	@ 0x448
 8011018:	2b00      	cmp	r3, #0
 801101a:	d001      	beq.n	8011020 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 801101c:	2301      	movs	r3, #1
 801101e:	e000      	b.n	8011022 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011020:	2300      	movs	r3, #0
}
 8011022:	4618      	mov	r0, r3
 8011024:	bd80      	pop	{r7, pc}
 8011026:	bf00      	nop
 8011028:	200008c8 	.word	0x200008c8
 801102c:	20000de8 	.word	0x20000de8

08011030 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011030:	b480      	push	{r7}
 8011032:	b083      	sub	sp, #12
 8011034:	af00      	add	r7, sp, #0
 8011036:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801103e:	d002      	beq.n	8011046 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	3301      	adds	r3, #1
 8011044:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8011046:	687b      	ldr	r3, [r7, #4]
}
 8011048:	4618      	mov	r0, r3
 801104a:	370c      	adds	r7, #12
 801104c:	46bd      	mov	sp, r7
 801104e:	bc80      	pop	{r7}
 8011050:	4770      	bx	lr
	...

08011054 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011054:	b580      	push	{r7, lr}
 8011056:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011058:	4b1a      	ldr	r3, [pc, #104]	@ (80110c4 <StopRetransmission+0x70>)
 801105a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 801105e:	f003 0302 	and.w	r3, r3, #2
 8011062:	b2db      	uxtb	r3, r3
 8011064:	2b00      	cmp	r3, #0
 8011066:	d009      	beq.n	801107c <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011068:	4b16      	ldr	r3, [pc, #88]	@ (80110c4 <StopRetransmission+0x70>)
 801106a:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801106e:	2b00      	cmp	r3, #0
 8011070:	d011      	beq.n	8011096 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011072:	4b14      	ldr	r3, [pc, #80]	@ (80110c4 <StopRetransmission+0x70>)
 8011074:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011078:	2b01      	cmp	r3, #1
 801107a:	d00c      	beq.n	8011096 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 801107c:	4b12      	ldr	r3, [pc, #72]	@ (80110c8 <StopRetransmission+0x74>)
 801107e:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8011082:	2b00      	cmp	r3, #0
 8011084:	d007      	beq.n	8011096 <StopRetransmission+0x42>
        {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8011086:	4b10      	ldr	r3, [pc, #64]	@ (80110c8 <StopRetransmission+0x74>)
 8011088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801108a:	4618      	mov	r0, r3
 801108c:	f7ff ffd0 	bl	8011030 <IncreaseAdrAckCounter>
 8011090:	4603      	mov	r3, r0
 8011092:	4a0d      	ldr	r2, [pc, #52]	@ (80110c8 <StopRetransmission+0x74>)
 8011094:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8011096:	4b0b      	ldr	r3, [pc, #44]	@ (80110c4 <StopRetransmission+0x70>)
 8011098:	2200      	movs	r2, #0
 801109a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    MacCtx.NodeAckRequested = false;
 801109e:	4b09      	ldr	r3, [pc, #36]	@ (80110c4 <StopRetransmission+0x70>)
 80110a0:	2200      	movs	r2, #0
 80110a2:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 80110a6:	4b07      	ldr	r3, [pc, #28]	@ (80110c4 <StopRetransmission+0x70>)
 80110a8:	2200      	movs	r2, #0
 80110aa:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80110ae:	4b05      	ldr	r3, [pc, #20]	@ (80110c4 <StopRetransmission+0x70>)
 80110b0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80110b4:	f023 0302 	bic.w	r3, r3, #2
 80110b8:	4a02      	ldr	r2, [pc, #8]	@ (80110c4 <StopRetransmission+0x70>)
 80110ba:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 80110be:	2301      	movs	r3, #1
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	bd80      	pop	{r7, pc}
 80110c4:	200008c8 	.word	0x200008c8
 80110c8:	20000de8 	.word	0x20000de8

080110cc <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b082      	sub	sp, #8
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	4603      	mov	r3, r0
 80110d4:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 80110d6:	4b0b      	ldr	r3, [pc, #44]	@ (8011104 <CallNvmDataChangeCallback+0x38>)
 80110d8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d00c      	beq.n	80110fa <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 80110e0:	4b08      	ldr	r3, [pc, #32]	@ (8011104 <CallNvmDataChangeCallback+0x38>)
 80110e2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80110e6:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d006      	beq.n	80110fa <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 80110ec:	4b05      	ldr	r3, [pc, #20]	@ (8011104 <CallNvmDataChangeCallback+0x38>)
 80110ee:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80110f2:	68db      	ldr	r3, [r3, #12]
 80110f4:	88fa      	ldrh	r2, [r7, #6]
 80110f6:	4610      	mov	r0, r2
 80110f8:	4798      	blx	r3
    }
}
 80110fa:	bf00      	nop
 80110fc:	3708      	adds	r7, #8
 80110fe:	46bd      	mov	sp, r7
 8011100:	bd80      	pop	{r7, pc}
 8011102:	bf00      	nop
 8011104:	200008c8 	.word	0x200008c8

08011108 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8011108:	b480      	push	{r7}
 801110a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801110c:	4b0b      	ldr	r3, [pc, #44]	@ (801113c <IsRequestPending+0x34>)
 801110e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8011112:	f003 0304 	and.w	r3, r3, #4
 8011116:	b2db      	uxtb	r3, r3
 8011118:	2b00      	cmp	r3, #0
 801111a:	d107      	bne.n	801112c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801111c:	4b07      	ldr	r3, [pc, #28]	@ (801113c <IsRequestPending+0x34>)
 801111e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8011122:	f003 0301 	and.w	r3, r3, #1
 8011126:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011128:	2b00      	cmp	r3, #0
 801112a:	d001      	beq.n	8011130 <IsRequestPending+0x28>
    {
        return 1;
 801112c:	2301      	movs	r3, #1
 801112e:	e000      	b.n	8011132 <IsRequestPending+0x2a>
    }
    return 0;
 8011130:	2300      	movs	r3, #0
}
 8011132:	4618      	mov	r0, r3
 8011134:	46bd      	mov	sp, r7
 8011136:	bc80      	pop	{r7}
 8011138:	4770      	bx	lr
 801113a:	bf00      	nop
 801113c:	200008c8 	.word	0x200008c8

08011140 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011140:	b590      	push	{r4, r7, lr}
 8011142:	b091      	sub	sp, #68	@ 0x44
 8011144:	af02      	add	r7, sp, #8
 8011146:	6178      	str	r0, [r7, #20]
 8011148:	6139      	str	r1, [r7, #16]
 801114a:	4613      	mov	r3, r2
 801114c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801114e:	697b      	ldr	r3, [r7, #20]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d002      	beq.n	801115a <LoRaMacInitialization+0x1a>
 8011154:	693b      	ldr	r3, [r7, #16]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d101      	bne.n	801115e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801115a:	2303      	movs	r3, #3
 801115c:	e27c      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801115e:	697b      	ldr	r3, [r7, #20]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d00b      	beq.n	801117e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011166:	697b      	ldr	r3, [r7, #20]
 8011168:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801116a:	2b00      	cmp	r3, #0
 801116c:	d007      	beq.n	801117e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801116e:	697b      	ldr	r3, [r7, #20]
 8011170:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011172:	2b00      	cmp	r3, #0
 8011174:	d003      	beq.n	801117e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801117a:	2b00      	cmp	r3, #0
 801117c:	d101      	bne.n	8011182 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801117e:	2303      	movs	r3, #3
 8011180:	e26a      	b.n	8011658 <LoRaMacInitialization+0x518>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011182:	7bfb      	ldrb	r3, [r7, #15]
 8011184:	4618      	mov	r0, r3
 8011186:	f003 fbcf 	bl	8014928 <RegionIsActive>
 801118a:	4603      	mov	r3, r0
 801118c:	f083 0301 	eor.w	r3, r3, #1
 8011190:	b2db      	uxtb	r3, r3
 8011192:	2b00      	cmp	r3, #0
 8011194:	d001      	beq.n	801119a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011196:	2309      	movs	r3, #9
 8011198:	e25e      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801119a:	6978      	ldr	r0, [r7, #20]
 801119c:	f002 f884 	bl	80132a8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 80111a0:	f240 527c 	movw	r2, #1404	@ 0x57c
 80111a4:	2100      	movs	r1, #0
 80111a6:	48c7      	ldr	r0, [pc, #796]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111a8:	f005 feaa 	bl	8016f00 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 80111ac:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 80111b0:	2100      	movs	r1, #0
 80111b2:	48c5      	ldr	r0, [pc, #788]	@ (80114c8 <LoRaMacInitialization+0x388>)
 80111b4:	f005 fea4 	bl	8016f00 <memset1>
    // Set non zero variables to its default value
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 80111b8:	4ac2      	ldr	r2, [pc, #776]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111ba:	7bfb      	ldrb	r3, [r7, #15]
 80111bc:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 80111c0:	4bc0      	ldr	r3, [pc, #768]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111c2:	2200      	movs	r2, #0
 80111c4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 80111c8:	4bbe      	ldr	r3, [pc, #760]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111ca:	2200      	movs	r2, #0
 80111cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80111d0:	4bbc      	ldr	r3, [pc, #752]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111d2:	4abe      	ldr	r2, [pc, #760]	@ (80114cc <LoRaMacInitialization+0x38c>)
 80111d4:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80111d8:	2300      	movs	r3, #0
 80111da:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80111de:	4bbc      	ldr	r3, [pc, #752]	@ (80114d0 <LoRaMacInitialization+0x390>)
 80111e0:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80111e2:	4bbc      	ldr	r3, [pc, #752]	@ (80114d4 <LoRaMacInitialization+0x394>)
 80111e4:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 80111e6:	4bbc      	ldr	r3, [pc, #752]	@ (80114d8 <LoRaMacInitialization+0x398>)
 80111e8:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80111ea:	4bb6      	ldr	r3, [pc, #728]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80111ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80111f0:	f107 021c 	add.w	r2, r7, #28
 80111f4:	4611      	mov	r1, r2
 80111f6:	4618      	mov	r0, r3
 80111f8:	f003 fbcf 	bl	801499a <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 80111fc:	230f      	movs	r3, #15
 80111fe:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011202:	4bb0      	ldr	r3, [pc, #704]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011204:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011208:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801120c:	4611      	mov	r1, r2
 801120e:	4618      	mov	r0, r3
 8011210:	f003 fb9a 	bl	8014948 <RegionGetPhyParam>
 8011214:	4603      	mov	r3, r0
 8011216:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801121a:	2b00      	cmp	r3, #0
 801121c:	bf14      	ite	ne
 801121e:	2301      	movne	r3, #1
 8011220:	2300      	moveq	r3, #0
 8011222:	b2da      	uxtb	r2, r3
 8011224:	4ba7      	ldr	r3, [pc, #668]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011226:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

    getPhy.Attribute = PHY_DEF_TX_POWER;
 801122a:	230a      	movs	r3, #10
 801122c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011230:	4ba4      	ldr	r3, [pc, #656]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011232:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011236:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801123a:	4611      	mov	r1, r2
 801123c:	4618      	mov	r0, r3
 801123e:	f003 fb83 	bl	8014948 <RegionGetPhyParam>
 8011242:	4603      	mov	r3, r0
 8011244:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011248:	b25a      	sxtb	r2, r3
 801124a:	4b9e      	ldr	r3, [pc, #632]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801124c:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011250:	2306      	movs	r3, #6
 8011252:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011256:	4b9b      	ldr	r3, [pc, #620]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011258:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801125c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011260:	4611      	mov	r1, r2
 8011262:	4618      	mov	r0, r3
 8011264:	f003 fb70 	bl	8014948 <RegionGetPhyParam>
 8011268:	4603      	mov	r3, r0
 801126a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 801126c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801126e:	b25a      	sxtb	r2, r3
 8011270:	4b94      	ldr	r3, [pc, #592]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011272:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011276:	2310      	movs	r3, #16
 8011278:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801127c:	4b91      	ldr	r3, [pc, #580]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801127e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011282:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011286:	4611      	mov	r1, r2
 8011288:	4618      	mov	r0, r3
 801128a:	f003 fb5d 	bl	8014948 <RegionGetPhyParam>
 801128e:	4603      	mov	r3, r0
 8011290:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011294:	4a8b      	ldr	r2, [pc, #556]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011296:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801129a:	2311      	movs	r3, #17
 801129c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80112a0:	4b88      	ldr	r3, [pc, #544]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80112a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80112a6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80112aa:	4611      	mov	r1, r2
 80112ac:	4618      	mov	r0, r3
 80112ae:	f003 fb4b 	bl	8014948 <RegionGetPhyParam>
 80112b2:	4603      	mov	r3, r0
 80112b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 80112b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112b8:	4a82      	ldr	r2, [pc, #520]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80112ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 80112be:	2312      	movs	r3, #18
 80112c0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80112c4:	4b7f      	ldr	r3, [pc, #508]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80112c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80112ca:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80112ce:	4611      	mov	r1, r2
 80112d0:	4618      	mov	r0, r3
 80112d2:	f003 fb39 	bl	8014948 <RegionGetPhyParam>
 80112d6:	4603      	mov	r3, r0
 80112d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80112da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112dc:	4a79      	ldr	r2, [pc, #484]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80112de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 80112e2:	2313      	movs	r3, #19
 80112e4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80112e8:	4b76      	ldr	r3, [pc, #472]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80112ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80112ee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80112f2:	4611      	mov	r1, r2
 80112f4:	4618      	mov	r0, r3
 80112f6:	f003 fb27 	bl	8014948 <RegionGetPhyParam>
 80112fa:	4603      	mov	r3, r0
 80112fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 80112fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011300:	4a70      	ldr	r2, [pc, #448]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011302:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011306:	2314      	movs	r3, #20
 8011308:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801130c:	4b6d      	ldr	r3, [pc, #436]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801130e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011312:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011316:	4611      	mov	r1, r2
 8011318:	4618      	mov	r0, r3
 801131a:	f003 fb15 	bl	8014948 <RegionGetPhyParam>
 801131e:	4603      	mov	r3, r0
 8011320:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011324:	4a67      	ldr	r2, [pc, #412]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011326:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801132a:	2316      	movs	r3, #22
 801132c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011330:	4b64      	ldr	r3, [pc, #400]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011332:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011336:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801133a:	4611      	mov	r1, r2
 801133c:	4618      	mov	r0, r3
 801133e:	f003 fb03 	bl	8014948 <RegionGetPhyParam>
 8011342:	4603      	mov	r3, r0
 8011344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011348:	b2da      	uxtb	r2, r3
 801134a:	4b5e      	ldr	r3, [pc, #376]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801134c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011350:	2317      	movs	r3, #23
 8011352:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011356:	4b5b      	ldr	r3, [pc, #364]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011358:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801135c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011360:	4611      	mov	r1, r2
 8011362:	4618      	mov	r0, r3
 8011364:	f003 faf0 	bl	8014948 <RegionGetPhyParam>
 8011368:	4603      	mov	r3, r0
 801136a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801136c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801136e:	4a55      	ldr	r2, [pc, #340]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011370:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011376:	4a53      	ldr	r2, [pc, #332]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011378:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

    getPhy.Attribute = PHY_DEF_RX2_DR;
 801137c:	2318      	movs	r3, #24
 801137e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011382:	4b50      	ldr	r3, [pc, #320]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011384:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011388:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801138c:	4611      	mov	r1, r2
 801138e:	4618      	mov	r0, r3
 8011390:	f003 fada 	bl	8014948 <RegionGetPhyParam>
 8011394:	4603      	mov	r3, r0
 8011396:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801139a:	b2da      	uxtb	r2, r3
 801139c:	4b49      	ldr	r3, [pc, #292]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801139e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80113a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113a4:	b2da      	uxtb	r2, r3
 80113a6:	4b47      	ldr	r3, [pc, #284]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80113a8:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80113ac:	231d      	movs	r3, #29
 80113ae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80113b2:	4b44      	ldr	r3, [pc, #272]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80113b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113b8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80113bc:	4611      	mov	r1, r2
 80113be:	4618      	mov	r0, r3
 80113c0:	f003 fac2 	bl	8014948 <RegionGetPhyParam>
 80113c4:	4603      	mov	r3, r0
 80113c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 80113c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113ca:	b2da      	uxtb	r2, r3
 80113cc:	4b3d      	ldr	r3, [pc, #244]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80113ce:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80113d2:	231e      	movs	r3, #30
 80113d4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80113d8:	4b3a      	ldr	r3, [pc, #232]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80113da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113de:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80113e2:	4611      	mov	r1, r2
 80113e4:	4618      	mov	r0, r3
 80113e6:	f003 faaf 	bl	8014948 <RegionGetPhyParam>
 80113ea:	4603      	mov	r3, r0
 80113ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 80113ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113f0:	b2da      	uxtb	r2, r3
 80113f2:	4b34      	ldr	r3, [pc, #208]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80113f4:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 80113f8:	231f      	movs	r3, #31
 80113fa:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80113fe:	4b31      	ldr	r3, [pc, #196]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011400:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011404:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011408:	4611      	mov	r1, r2
 801140a:	4618      	mov	r0, r3
 801140c:	f003 fa9c 	bl	8014948 <RegionGetPhyParam>
 8011410:	4603      	mov	r3, r0
 8011412:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011416:	4a2b      	ldr	r2, [pc, #172]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011418:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 801141c:	2320      	movs	r3, #32
 801141e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011422:	4b28      	ldr	r3, [pc, #160]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011424:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011428:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801142c:	4611      	mov	r1, r2
 801142e:	4618      	mov	r0, r3
 8011430:	f003 fa8a 	bl	8014948 <RegionGetPhyParam>
 8011434:	4603      	mov	r3, r0
 8011436:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801143a:	4a22      	ldr	r2, [pc, #136]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801143c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011440:	230b      	movs	r3, #11
 8011442:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011446:	4b1f      	ldr	r3, [pc, #124]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011448:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801144c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011450:	4611      	mov	r1, r2
 8011452:	4618      	mov	r0, r3
 8011454:	f003 fa78 	bl	8014948 <RegionGetPhyParam>
 8011458:	4603      	mov	r3, r0
 801145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MacCtx.AdrAckLimit = phyParam.Value;
 801145c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801145e:	b29a      	uxth	r2, r3
 8011460:	4b19      	ldr	r3, [pc, #100]	@ (80114c8 <LoRaMacInitialization+0x388>)
 8011462:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011466:	230c      	movs	r3, #12
 8011468:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801146c:	4b15      	ldr	r3, [pc, #84]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801146e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011472:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011476:	4611      	mov	r1, r2
 8011478:	4618      	mov	r0, r3
 801147a:	f003 fa65 	bl	8014948 <RegionGetPhyParam>
 801147e:	4603      	mov	r3, r0
 8011480:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MacCtx.AdrAckDelay = phyParam.Value;
 8011482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011484:	b29a      	uxth	r2, r3
 8011486:	4b10      	ldr	r3, [pc, #64]	@ (80114c8 <LoRaMacInitialization+0x388>)
 8011488:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 801148c:	4b0d      	ldr	r3, [pc, #52]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801148e:	2201      	movs	r2, #1
 8011490:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011494:	4b0b      	ldr	r3, [pc, #44]	@ (80114c4 <LoRaMacInitialization+0x384>)
 8011496:	220a      	movs	r2, #10
 8011498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 801149c:	4b09      	ldr	r3, [pc, #36]	@ (80114c4 <LoRaMacInitialization+0x384>)
 801149e:	2206      	movs	r2, #6
 80114a0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 80114a4:	4b07      	ldr	r3, [pc, #28]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80114a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80114aa:	4a06      	ldr	r2, [pc, #24]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80114ac:	6453      	str	r3, [r2, #68]	@ 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 80114ae:	4b05      	ldr	r3, [pc, #20]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80114b0:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80114b4:	4b03      	ldr	r3, [pc, #12]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80114b6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 80114ba:	4b02      	ldr	r3, [pc, #8]	@ (80114c4 <LoRaMacInitialization+0x384>)
 80114bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80114c0:	e00c      	b.n	80114dc <LoRaMacInitialization+0x39c>
 80114c2:	bf00      	nop
 80114c4:	20000de8 	.word	0x20000de8
 80114c8:	200008c8 	.word	0x200008c8
 80114cc:	01000400 	.word	0x01000400
 80114d0:	20000fcc 	.word	0x20000fcc
 80114d4:	20000fd0 	.word	0x20000fd0
 80114d8:	200018e0 	.word	0x200018e0
 80114dc:	4a60      	ldr	r2, [pc, #384]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114de:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80114e0:	4b5f      	ldr	r3, [pc, #380]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80114e6:	4a5e      	ldr	r2, [pc, #376]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114e8:	6513      	str	r3, [r2, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 80114ea:	4b5d      	ldr	r3, [pc, #372]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80114f0:	4a5b      	ldr	r2, [pc, #364]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114f2:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 80114f4:	4b5a      	ldr	r3, [pc, #360]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80114fa:	4a59      	ldr	r2, [pc, #356]	@ (8011660 <LoRaMacInitialization+0x520>)
 80114fc:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 80114fe:	4b58      	ldr	r3, [pc, #352]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011500:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011504:	4a56      	ldr	r2, [pc, #344]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011506:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011508:	4b55      	ldr	r3, [pc, #340]	@ (8011660 <LoRaMacInitialization+0x520>)
 801150a:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 801150e:	4b54      	ldr	r3, [pc, #336]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011510:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8011514:	4b52      	ldr	r3, [pc, #328]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011516:	2201      	movs	r2, #1
 8011518:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 801151c:	4a51      	ldr	r2, [pc, #324]	@ (8011664 <LoRaMacInitialization+0x524>)
 801151e:	693b      	ldr	r3, [r7, #16]
 8011520:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( );
 8011524:	f7ff f8d6 	bl	80106d4 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011528:	4b4d      	ldr	r3, [pc, #308]	@ (8011660 <LoRaMacInitialization+0x520>)
 801152a:	2201      	movs	r2, #1
 801152c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

    MacCtx.MacPrimitives = primitives;
 8011530:	4a4c      	ldr	r2, [pc, #304]	@ (8011664 <LoRaMacInitialization+0x524>)
 8011532:	697b      	ldr	r3, [r7, #20]
 8011534:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8011538:	4b4a      	ldr	r3, [pc, #296]	@ (8011664 <LoRaMacInitialization+0x524>)
 801153a:	2200      	movs	r2, #0
 801153c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    MacCtx.MacState = LORAMAC_STOPPED;
 8011540:	4b48      	ldr	r3, [pc, #288]	@ (8011664 <LoRaMacInitialization+0x524>)
 8011542:	2201      	movs	r2, #1
 8011544:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011548:	4b45      	ldr	r3, [pc, #276]	@ (8011660 <LoRaMacInitialization+0x520>)
 801154a:	2200      	movs	r2, #0
 801154c:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 801154e:	4b44      	ldr	r3, [pc, #272]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011550:	2200      	movs	r2, #0
 8011552:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011554:	2300      	movs	r3, #0
 8011556:	9300      	str	r3, [sp, #0]
 8011558:	4b43      	ldr	r3, [pc, #268]	@ (8011668 <LoRaMacInitialization+0x528>)
 801155a:	2200      	movs	r2, #0
 801155c:	f04f 31ff 	mov.w	r1, #4294967295
 8011560:	4842      	ldr	r0, [pc, #264]	@ (801166c <LoRaMacInitialization+0x52c>)
 8011562:	f009 fd3b 	bl	801afdc <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011566:	2300      	movs	r3, #0
 8011568:	9300      	str	r3, [sp, #0]
 801156a:	4b41      	ldr	r3, [pc, #260]	@ (8011670 <LoRaMacInitialization+0x530>)
 801156c:	2200      	movs	r2, #0
 801156e:	f04f 31ff 	mov.w	r1, #4294967295
 8011572:	4840      	ldr	r0, [pc, #256]	@ (8011674 <LoRaMacInitialization+0x534>)
 8011574:	f009 fd32 	bl	801afdc <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011578:	2300      	movs	r3, #0
 801157a:	9300      	str	r3, [sp, #0]
 801157c:	4b3e      	ldr	r3, [pc, #248]	@ (8011678 <LoRaMacInitialization+0x538>)
 801157e:	2200      	movs	r2, #0
 8011580:	f04f 31ff 	mov.w	r1, #4294967295
 8011584:	483d      	ldr	r0, [pc, #244]	@ (801167c <LoRaMacInitialization+0x53c>)
 8011586:	f009 fd29 	bl	801afdc <UTIL_TIMER_Create>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 801158a:	2300      	movs	r3, #0
 801158c:	9300      	str	r3, [sp, #0]
 801158e:	4b3c      	ldr	r3, [pc, #240]	@ (8011680 <LoRaMacInitialization+0x540>)
 8011590:	2200      	movs	r2, #0
 8011592:	f04f 31ff 	mov.w	r1, #4294967295
 8011596:	483b      	ldr	r0, [pc, #236]	@ (8011684 <LoRaMacInitialization+0x544>)
 8011598:	f009 fd20 	bl	801afdc <UTIL_TIMER_Create>
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 801159c:	4c30      	ldr	r4, [pc, #192]	@ (8011660 <LoRaMacInitialization+0x520>)
 801159e:	463b      	mov	r3, r7
 80115a0:	4618      	mov	r0, r3
 80115a2:	f009 f891 	bl	801a6c8 <SysTimeGetMcuTime>
 80115a6:	f504 7388 	add.w	r3, r4, #272	@ 0x110
 80115aa:	463a      	mov	r2, r7
 80115ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80115b0:	e883 0003 	stmia.w	r3, {r0, r1}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 80115b4:	4b34      	ldr	r3, [pc, #208]	@ (8011688 <LoRaMacInitialization+0x548>)
 80115b6:	2200      	movs	r2, #0
 80115b8:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 80115ba:	4b2a      	ldr	r3, [pc, #168]	@ (8011664 <LoRaMacInitialization+0x524>)
 80115bc:	4a33      	ldr	r2, [pc, #204]	@ (801168c <LoRaMacInitialization+0x54c>)
 80115be:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 80115c2:	4b28      	ldr	r3, [pc, #160]	@ (8011664 <LoRaMacInitialization+0x524>)
 80115c4:	4a32      	ldr	r2, [pc, #200]	@ (8011690 <LoRaMacInitialization+0x550>)
 80115c6:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 80115ca:	4b26      	ldr	r3, [pc, #152]	@ (8011664 <LoRaMacInitialization+0x524>)
 80115cc:	4a31      	ldr	r2, [pc, #196]	@ (8011694 <LoRaMacInitialization+0x554>)
 80115ce:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80115d2:	4b24      	ldr	r3, [pc, #144]	@ (8011664 <LoRaMacInitialization+0x524>)
 80115d4:	4a30      	ldr	r2, [pc, #192]	@ (8011698 <LoRaMacInitialization+0x558>)
 80115d6:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80115da:	4b22      	ldr	r3, [pc, #136]	@ (8011664 <LoRaMacInitialization+0x524>)
 80115dc:	4a2f      	ldr	r2, [pc, #188]	@ (801169c <LoRaMacInitialization+0x55c>)
 80115de:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80115e2:	4b2f      	ldr	r3, [pc, #188]	@ (80116a0 <LoRaMacInitialization+0x560>)
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	482f      	ldr	r0, [pc, #188]	@ (80116a4 <LoRaMacInitialization+0x564>)
 80115e8:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 80115ea:	693b      	ldr	r3, [r7, #16]
 80115ec:	689b      	ldr	r3, [r3, #8]
 80115ee:	4619      	mov	r1, r3
 80115f0:	482d      	ldr	r0, [pc, #180]	@ (80116a8 <LoRaMacInitialization+0x568>)
 80115f2:	f7fa fb87 	bl	800bd04 <SecureElementInit>
 80115f6:	4603      	mov	r3, r0
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d001      	beq.n	8011600 <LoRaMacInitialization+0x4c0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80115fc:	2311      	movs	r3, #17
 80115fe:	e02b      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8011600:	4817      	ldr	r0, [pc, #92]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011602:	f002 faf9 	bl	8013bf8 <LoRaMacCryptoInit>
 8011606:	4603      	mov	r3, r0
 8011608:	2b00      	cmp	r3, #0
 801160a:	d001      	beq.n	8011610 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801160c:	2311      	movs	r3, #17
 801160e:	e023      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8011610:	f001 fc1c 	bl	8012e4c <LoRaMacCommandsInit>
 8011614:	4603      	mov	r3, r0
 8011616:	2b00      	cmp	r3, #0
 8011618:	d001      	beq.n	801161e <LoRaMacInitialization+0x4de>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801161a:	2313      	movs	r3, #19
 801161c:	e01c      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 801161e:	4823      	ldr	r0, [pc, #140]	@ (80116ac <LoRaMacInitialization+0x56c>)
 8011620:	f002 fb8a 	bl	8013d38 <LoRaMacCryptoSetMulticastReference>
 8011624:	4603      	mov	r3, r0
 8011626:	2b00      	cmp	r3, #0
 8011628:	d001      	beq.n	801162e <LoRaMacInitialization+0x4ee>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801162a:	2311      	movs	r3, #17
 801162c:	e014      	b.n	8011658 <LoRaMacInitialization+0x518>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 801162e:	4b1c      	ldr	r3, [pc, #112]	@ (80116a0 <LoRaMacInitialization+0x560>)
 8011630:	695b      	ldr	r3, [r3, #20]
 8011632:	4798      	blx	r3
 8011634:	4603      	mov	r3, r0
 8011636:	4618      	mov	r0, r3
 8011638:	f005 fc02 	bl	8016e40 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801163c:	4b18      	ldr	r3, [pc, #96]	@ (80116a0 <LoRaMacInitialization+0x560>)
 801163e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011640:	4a07      	ldr	r2, [pc, #28]	@ (8011660 <LoRaMacInitialization+0x520>)
 8011642:	f892 2105 	ldrb.w	r2, [r2, #261]	@ 0x105
 8011646:	4610      	mov	r0, r2
 8011648:	4798      	blx	r3
    Radio.Sleep( );
 801164a:	4b15      	ldr	r3, [pc, #84]	@ (80116a0 <LoRaMacInitialization+0x560>)
 801164c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801164e:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011650:	2001      	movs	r0, #1
 8011652:	f7fd fac7 	bl	800ebe4 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8011656:	2300      	movs	r3, #0
}
 8011658:	4618      	mov	r0, r3
 801165a:	373c      	adds	r7, #60	@ 0x3c
 801165c:	46bd      	mov	sp, r7
 801165e:	bd90      	pop	{r4, r7, pc}
 8011660:	20000de8 	.word	0x20000de8
 8011664:	200008c8 	.word	0x200008c8
 8011668:	0800f199 	.word	0x0800f199
 801166c:	20000c30 	.word	0x20000c30
 8011670:	0800f229 	.word	0x0800f229
 8011674:	20000c48 	.word	0x20000c48
 8011678:	0800f2a1 	.word	0x0800f2a1
 801167c:	20000c60 	.word	0x20000c60
 8011680:	0800f321 	.word	0x0800f321
 8011684:	20000ccc 	.word	0x20000ccc
 8011688:	20001970 	.word	0x20001970
 801168c:	0800dc99 	.word	0x0800dc99
 8011690:	0800dd11 	.word	0x0800dd11
 8011694:	0800ddf1 	.word	0x0800ddf1
 8011698:	0800dda5 	.word	0x0800dda5
 801169c:	0800de2d 	.word	0x0800de2d
 80116a0:	0801f2e0 	.word	0x0801f2e0
 80116a4:	20000c14 	.word	0x20000c14
 80116a8:	20000f0c 	.word	0x20000f0c
 80116ac:	20000ec0 	.word	0x20000ec0

080116b0 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80116b0:	b480      	push	{r7}
 80116b2:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80116b4:	4b04      	ldr	r3, [pc, #16]	@ (80116c8 <LoRaMacStart+0x18>)
 80116b6:	2200      	movs	r2, #0
 80116b8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    return LORAMAC_STATUS_OK;
 80116bc:	2300      	movs	r3, #0
}
 80116be:	4618      	mov	r0, r3
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bc80      	pop	{r7}
 80116c4:	4770      	bx	lr
 80116c6:	bf00      	nop
 80116c8:	200008c8 	.word	0x200008c8

080116cc <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80116d0:	f7fd fa68 	bl	800eba4 <LoRaMacIsBusy>
 80116d4:	4603      	mov	r3, r0
 80116d6:	f083 0301 	eor.w	r3, r3, #1
 80116da:	b2db      	uxtb	r3, r3
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d005      	beq.n	80116ec <LoRaMacStop+0x20>
    {
        MacCtx.MacState = LORAMAC_STOPPED;
 80116e0:	4b07      	ldr	r3, [pc, #28]	@ (8011700 <LoRaMacStop+0x34>)
 80116e2:	2201      	movs	r2, #1
 80116e4:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 80116e8:	2300      	movs	r3, #0
 80116ea:	e007      	b.n	80116fc <LoRaMacStop+0x30>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 80116ec:	4b04      	ldr	r3, [pc, #16]	@ (8011700 <LoRaMacStop+0x34>)
 80116ee:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80116f2:	2b01      	cmp	r3, #1
 80116f4:	d101      	bne.n	80116fa <LoRaMacStop+0x2e>
    {
        return LORAMAC_STATUS_OK;
 80116f6:	2300      	movs	r3, #0
 80116f8:	e000      	b.n	80116fc <LoRaMacStop+0x30>
    }
    return LORAMAC_STATUS_BUSY;
 80116fa:	2301      	movs	r3, #1
}
 80116fc:	4618      	mov	r0, r3
 80116fe:	bd80      	pop	{r7, pc}
 8011700:	200008c8 	.word	0x200008c8

08011704 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8011704:	b580      	push	{r7, lr}
 8011706:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8011708:	4812      	ldr	r0, [pc, #72]	@ (8011754 <LoRaMacHalt+0x50>)
 801170a:	f009 fd0b 	bl	801b124 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801170e:	4812      	ldr	r0, [pc, #72]	@ (8011758 <LoRaMacHalt+0x54>)
 8011710:	f009 fd08 	bl	801b124 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8011714:	4811      	ldr	r0, [pc, #68]	@ (801175c <LoRaMacHalt+0x58>)
 8011716:	f009 fd05 	bl	801b124 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 801171a:	4811      	ldr	r0, [pc, #68]	@ (8011760 <LoRaMacHalt+0x5c>)
 801171c:	f009 fd02 	bl	801b124 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8011720:	f001 fa04 	bl	8012b2c <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8011724:	4b0f      	ldr	r3, [pc, #60]	@ (8011764 <LoRaMacHalt+0x60>)
 8011726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011728:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 801172a:	4b0f      	ldr	r3, [pc, #60]	@ (8011768 <LoRaMacHalt+0x64>)
 801172c:	2200      	movs	r2, #0
 801172e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    LoRaMacHandleNvm( &Nvm );
 8011732:	480e      	ldr	r0, [pc, #56]	@ (801176c <LoRaMacHalt+0x68>)
 8011734:	f7fd fc0c 	bl	800ef50 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8011738:	f240 527c 	movw	r2, #1404	@ 0x57c
 801173c:	490b      	ldr	r1, [pc, #44]	@ (801176c <LoRaMacHalt+0x68>)
 801173e:	480c      	ldr	r0, [pc, #48]	@ (8011770 <LoRaMacHalt+0x6c>)
 8011740:	f005 fba3 	bl	8016e8a <memcpy1>

    MacCtx.MacState = LORAMAC_STOPPED;
 8011744:	4b08      	ldr	r3, [pc, #32]	@ (8011768 <LoRaMacHalt+0x64>)
 8011746:	2201      	movs	r2, #1
 8011748:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801174c:	2300      	movs	r3, #0
}
 801174e:	4618      	mov	r0, r3
 8011750:	bd80      	pop	{r7, pc}
 8011752:	bf00      	nop
 8011754:	20000c30 	.word	0x20000c30
 8011758:	20000c48 	.word	0x20000c48
 801175c:	20000c60 	.word	0x20000c60
 8011760:	20000ccc 	.word	0x20000ccc
 8011764:	0801f2e0 	.word	0x0801f2e0
 8011768:	200008c8 	.word	0x200008c8
 801176c:	20000de8 	.word	0x20000de8
 8011770:	20001364 	.word	0x20001364

08011774 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8011774:	b590      	push	{r4, r7, lr}
 8011776:	b08d      	sub	sp, #52	@ 0x34
 8011778:	af02      	add	r7, sp, #8
 801177a:	4603      	mov	r3, r0
 801177c:	6039      	str	r1, [r7, #0]
 801177e:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011780:	4b42      	ldr	r3, [pc, #264]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 8011782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011784:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011786:	4b41      	ldr	r3, [pc, #260]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 8011788:	f993 30cd 	ldrsb.w	r3, [r3, #205]	@ 0xcd
 801178c:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801178e:	4b3f      	ldr	r3, [pc, #252]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 8011790:	f993 30cc 	ldrsb.w	r3, [r3, #204]	@ 0xcc
 8011794:	73bb      	strb	r3, [r7, #14]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8011796:	4b3e      	ldr	r3, [pc, #248]	@ (8011890 <LoRaMacQueryTxPossible+0x11c>)
 8011798:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 801179c:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 801179e:	2300      	movs	r3, #0
 80117a0:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d101      	bne.n	80117ac <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80117a8:	2303      	movs	r3, #3
 80117aa:	e06b      	b.n	8011884 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 80117ac:	2300      	movs	r3, #0
 80117ae:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80117b0:	4b36      	ldr	r3, [pc, #216]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117b2:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80117b6:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80117b8:	4b34      	ldr	r3, [pc, #208]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117bc:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80117be:	4b34      	ldr	r3, [pc, #208]	@ (8011890 <LoRaMacQueryTxPossible+0x11c>)
 80117c0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80117c4:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80117c6:	4b32      	ldr	r3, [pc, #200]	@ (8011890 <LoRaMacQueryTxPossible+0x11c>)
 80117c8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 80117cc:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80117ce:	4b2f      	ldr	r3, [pc, #188]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117d0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80117d4:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80117d8:	4b2c      	ldr	r3, [pc, #176]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117da:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80117de:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 80117e2:	4b2b      	ldr	r3, [pc, #172]	@ (8011890 <LoRaMacQueryTxPossible+0x11c>)
 80117e4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80117e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80117ec:	4b27      	ldr	r3, [pc, #156]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117ee:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80117f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80117f6:	4b25      	ldr	r3, [pc, #148]	@ (801188c <LoRaMacQueryTxPossible+0x118>)
 80117f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80117fc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8011800:	f107 040d 	add.w	r4, r7, #13
 8011804:	f107 020e 	add.w	r2, r7, #14
 8011808:	f107 010f 	add.w	r1, r7, #15
 801180c:	f107 0014 	add.w	r0, r7, #20
 8011810:	f107 0310 	add.w	r3, r7, #16
 8011814:	9300      	str	r3, [sp, #0]
 8011816:	4623      	mov	r3, r4
 8011818:	f001 f852 	bl	80128c0 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801181c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011820:	4618      	mov	r0, r3
 8011822:	f7fd feb9 	bl	800f598 <GetMaxAppPayloadWithoutFOptsLength>
 8011826:	4603      	mov	r3, r0
 8011828:	461a      	mov	r2, r3
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801182e:	f107 0308 	add.w	r3, r7, #8
 8011832:	4618      	mov	r0, r3
 8011834:	f001 fbd8 	bl	8012fe8 <LoRaMacCommandsGetSizeSerializedCmds>
 8011838:	4603      	mov	r3, r0
 801183a:	2b00      	cmp	r3, #0
 801183c:	d001      	beq.n	8011842 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801183e:	2313      	movs	r3, #19
 8011840:	e020      	b.n	8011884 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8011842:	68bb      	ldr	r3, [r7, #8]
 8011844:	2b0f      	cmp	r3, #15
 8011846:	d819      	bhi.n	801187c <LoRaMacQueryTxPossible+0x108>
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	785b      	ldrb	r3, [r3, #1]
 801184c:	461a      	mov	r2, r3
 801184e:	68bb      	ldr	r3, [r7, #8]
 8011850:	429a      	cmp	r2, r3
 8011852:	d313      	bcc.n	801187c <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	785a      	ldrb	r2, [r3, #1]
 8011858:	68bb      	ldr	r3, [r7, #8]
 801185a:	b2db      	uxtb	r3, r3
 801185c:	1ad3      	subs	r3, r2, r3
 801185e:	b2da      	uxtb	r2, r3
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	785b      	ldrb	r3, [r3, #1]
 8011868:	4619      	mov	r1, r3
 801186a:	79fa      	ldrb	r2, [r7, #7]
 801186c:	68bb      	ldr	r3, [r7, #8]
 801186e:	4413      	add	r3, r2
 8011870:	4299      	cmp	r1, r3
 8011872:	d301      	bcc.n	8011878 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8011874:	2300      	movs	r3, #0
 8011876:	e005      	b.n	8011884 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8011878:	2308      	movs	r3, #8
 801187a:	e003      	b.n	8011884 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	2200      	movs	r2, #0
 8011880:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8011882:	2308      	movs	r3, #8
    }
}
 8011884:	4618      	mov	r0, r3
 8011886:	372c      	adds	r7, #44	@ 0x2c
 8011888:	46bd      	mov	sp, r7
 801188a:	bd90      	pop	{r4, r7, pc}
 801188c:	20000de8 	.word	0x20000de8
 8011890:	200008c8 	.word	0x200008c8

08011894 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8011894:	b590      	push	{r4, r7, lr}
 8011896:	b087      	sub	sp, #28
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801189c:	2300      	movs	r3, #0
 801189e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d101      	bne.n	80118aa <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80118a6:	2303      	movs	r3, #3
 80118a8:	e191      	b.n	8011bce <LoRaMacMibGetRequestConfirm+0x33a>
    }

    switch( mibGet->Type )
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	781b      	ldrb	r3, [r3, #0]
 80118ae:	2b39      	cmp	r3, #57	@ 0x39
 80118b0:	f200 8186 	bhi.w	8011bc0 <LoRaMacMibGetRequestConfirm+0x32c>
 80118b4:	a201      	add	r2, pc, #4	@ (adr r2, 80118bc <LoRaMacMibGetRequestConfirm+0x28>)
 80118b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118ba:	bf00      	nop
 80118bc:	080119a5 	.word	0x080119a5
 80118c0:	080119b1 	.word	0x080119b1
 80118c4:	080119bd 	.word	0x080119bd
 80118c8:	080119c9 	.word	0x080119c9
 80118cc:	080119d5 	.word	0x080119d5
 80118d0:	080119e1 	.word	0x080119e1
 80118d4:	080119ed 	.word	0x080119ed
 80118d8:	08011bc1 	.word	0x08011bc1
 80118dc:	08011bc1 	.word	0x08011bc1
 80118e0:	08011bc1 	.word	0x08011bc1
 80118e4:	08011bc1 	.word	0x08011bc1
 80118e8:	08011bc1 	.word	0x08011bc1
 80118ec:	08011bc1 	.word	0x08011bc1
 80118f0:	08011bc1 	.word	0x08011bc1
 80118f4:	08011bc1 	.word	0x08011bc1
 80118f8:	080119f9 	.word	0x080119f9
 80118fc:	08011a05 	.word	0x08011a05
 8011900:	08011a11 	.word	0x08011a11
 8011904:	08011a33 	.word	0x08011a33
 8011908:	08011a45 	.word	0x08011a45
 801190c:	08011a57 	.word	0x08011a57
 8011910:	08011a69 	.word	0x08011a69
 8011914:	08011a9d 	.word	0x08011a9d
 8011918:	08011a7b 	.word	0x08011a7b
 801191c:	08011abf 	.word	0x08011abf
 8011920:	08011acb 	.word	0x08011acb
 8011924:	08011ad5 	.word	0x08011ad5
 8011928:	08011adf 	.word	0x08011adf
 801192c:	08011ae9 	.word	0x08011ae9
 8011930:	08011af3 	.word	0x08011af3
 8011934:	08011afd 	.word	0x08011afd
 8011938:	08011b29 	.word	0x08011b29
 801193c:	08011b35 	.word	0x08011b35
 8011940:	08011b4d 	.word	0x08011b4d
 8011944:	08011b41 	.word	0x08011b41
 8011948:	08011b59 	.word	0x08011b59
 801194c:	08011b63 	.word	0x08011b63
 8011950:	08011b6f 	.word	0x08011b6f
 8011954:	08011b89 	.word	0x08011b89
 8011958:	08011b79 	.word	0x08011b79
 801195c:	08011b81 	.word	0x08011b81
 8011960:	08011bc1 	.word	0x08011bc1
 8011964:	08011b95 	.word	0x08011b95
 8011968:	08011bc1 	.word	0x08011bc1
 801196c:	08011bc1 	.word	0x08011bc1
 8011970:	08011bc1 	.word	0x08011bc1
 8011974:	08011bc1 	.word	0x08011bc1
 8011978:	08011bc1 	.word	0x08011bc1
 801197c:	08011bc1 	.word	0x08011bc1
 8011980:	08011bc1 	.word	0x08011bc1
 8011984:	08011bc1 	.word	0x08011bc1
 8011988:	08011bc1 	.word	0x08011bc1
 801198c:	08011bc1 	.word	0x08011bc1
 8011990:	08011bc1 	.word	0x08011bc1
 8011994:	08011bc1 	.word	0x08011bc1
 8011998:	08011bc1 	.word	0x08011bc1
 801199c:	08011ba9 	.word	0x08011ba9
 80119a0:	08011bb5 	.word	0x08011bb5
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80119a4:	4b8c      	ldr	r3, [pc, #560]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119a6:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	711a      	strb	r2, [r3, #4]
            break;
 80119ae:	e10d      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80119b0:	4b89      	ldr	r3, [pc, #548]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119b2:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	711a      	strb	r2, [r3, #4]
            break;
 80119ba:	e107      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80119bc:	f7fa fc76 	bl	800c2ac <SecureElementGetDevEui>
 80119c0:	4602      	mov	r2, r0
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	605a      	str	r2, [r3, #4]
            break;
 80119c6:	e101      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80119c8:	f7fa fc92 	bl	800c2f0 <SecureElementGetJoinEui>
 80119cc:	4602      	mov	r2, r0
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	605a      	str	r2, [r3, #4]
            break;
 80119d2:	e0fb      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 80119d4:	4b80      	ldr	r3, [pc, #512]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119d6:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	711a      	strb	r2, [r3, #4]
            break;
 80119de:	e0f5      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 80119e0:	4b7d      	ldr	r3, [pc, #500]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119e2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	605a      	str	r2, [r3, #4]
            break;
 80119ea:	e0ef      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 80119ec:	4b7a      	ldr	r3, [pc, #488]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119ee:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	605a      	str	r2, [r3, #4]
            break;
 80119f6:	e0e9      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 80119f8:	4b77      	ldr	r3, [pc, #476]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 80119fa:	f893 2105 	ldrb.w	r2, [r3, #261]	@ 0x105
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	711a      	strb	r2, [r3, #4]
            break;
 8011a02:	e0e3      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011a04:	4b74      	ldr	r3, [pc, #464]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a06:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	711a      	strb	r2, [r3, #4]
            break;
 8011a0e:	e0dd      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8011a10:	231c      	movs	r3, #28
 8011a12:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a14:	4b70      	ldr	r3, [pc, #448]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a1a:	f107 0210 	add.w	r2, r7, #16
 8011a1e:	4611      	mov	r1, r2
 8011a20:	4618      	mov	r0, r3
 8011a22:	f002 ff91 	bl	8014948 <RegionGetPhyParam>
 8011a26:	4603      	mov	r3, r0
 8011a28:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8011a2a:	68fa      	ldr	r2, [r7, #12]
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	605a      	str	r2, [r3, #4]
            break;
 8011a30:	e0cc      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	4a68      	ldr	r2, [pc, #416]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a36:	3304      	adds	r3, #4
 8011a38:	3264      	adds	r2, #100	@ 0x64
 8011a3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a3e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011a42:	e0c3      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	4a64      	ldr	r2, [pc, #400]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a48:	3304      	adds	r3, #4
 8011a4a:	32a8      	adds	r2, #168	@ 0xa8
 8011a4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a50:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011a54:	e0ba      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	4a5f      	ldr	r2, [pc, #380]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a5a:	3304      	adds	r3, #4
 8011a5c:	326c      	adds	r2, #108	@ 0x6c
 8011a5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a62:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011a66:	e0b1      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	4a5b      	ldr	r2, [pc, #364]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a6c:	3304      	adds	r3, #4
 8011a6e:	32b0      	adds	r2, #176	@ 0xb0
 8011a70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011a74:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011a78:	e0a8      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8011a7a:	231a      	movs	r3, #26
 8011a7c:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a7e:	4b56      	ldr	r3, [pc, #344]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011a80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a84:	f107 0210 	add.w	r2, r7, #16
 8011a88:	4611      	mov	r1, r2
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f002 ff5c 	bl	8014948 <RegionGetPhyParam>
 8011a90:	4603      	mov	r3, r0
 8011a92:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8011a94:	68fa      	ldr	r2, [r7, #12]
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	605a      	str	r2, [r3, #4]
            break;
 8011a9a:	e097      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8011a9c:	2319      	movs	r3, #25
 8011a9e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011aa0:	4b4d      	ldr	r3, [pc, #308]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011aa6:	f107 0210 	add.w	r2, r7, #16
 8011aaa:	4611      	mov	r1, r2
 8011aac:	4618      	mov	r0, r3
 8011aae:	f002 ff4b 	bl	8014948 <RegionGetPhyParam>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8011ab6:	68fa      	ldr	r2, [r7, #12]
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	605a      	str	r2, [r3, #4]
            break;
 8011abc:	e086      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8011abe:	4b46      	ldr	r3, [pc, #280]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011ac0:	f893 2060 	ldrb.w	r2, [r3, #96]	@ 0x60
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	711a      	strb	r2, [r3, #4]
            break;
 8011ac8:	e080      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8011aca:	4b43      	ldr	r3, [pc, #268]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011acc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	605a      	str	r2, [r3, #4]
            break;
 8011ad2:	e07b      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8011ad4:	4b40      	ldr	r3, [pc, #256]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011ad6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	605a      	str	r2, [r3, #4]
            break;
 8011adc:	e076      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8011ade:	4b3e      	ldr	r3, [pc, #248]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011ae0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	605a      	str	r2, [r3, #4]
            break;
 8011ae6:	e071      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8011ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011aea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	605a      	str	r2, [r3, #4]
            break;
 8011af0:	e06c      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8011af2:	4b39      	ldr	r3, [pc, #228]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011af4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	605a      	str	r2, [r3, #4]
            break;
 8011afa:	e067      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8011afc:	2302      	movs	r3, #2
 8011afe:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011b00:	4b35      	ldr	r3, [pc, #212]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b02:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8011b06:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011b08:	4b33      	ldr	r3, [pc, #204]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011b0e:	f107 0210 	add.w	r2, r7, #16
 8011b12:	4611      	mov	r1, r2
 8011b14:	4618      	mov	r0, r3
 8011b16:	f002 ff17 	bl	8014948 <RegionGetPhyParam>
 8011b1a:	4603      	mov	r3, r0
 8011b1c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	b25a      	sxtb	r2, r3
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	711a      	strb	r2, [r3, #4]
            break;
 8011b26:	e051      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011b28:	4b2b      	ldr	r3, [pc, #172]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b2a:	f993 20cd 	ldrsb.w	r2, [r3, #205]	@ 0xcd
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	711a      	strb	r2, [r3, #4]
            break;
 8011b32:	e04b      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8011b34:	4b28      	ldr	r3, [pc, #160]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b36:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	711a      	strb	r2, [r3, #4]
            break;
 8011b3e:	e045      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011b40:	4b25      	ldr	r3, [pc, #148]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b42:	f993 20cc 	ldrsb.w	r2, [r3, #204]	@ 0xcc
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	711a      	strb	r2, [r3, #4]
            break;
 8011b4a:	e03f      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011b4c:	4b22      	ldr	r3, [pc, #136]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b4e:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	711a      	strb	r2, [r3, #4]
            break;
 8011b56:	e039      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8011b58:	4b1f      	ldr	r3, [pc, #124]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	605a      	str	r2, [r3, #4]
            break;
 8011b60:	e034      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8011b62:	4b1d      	ldr	r3, [pc, #116]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b64:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	711a      	strb	r2, [r3, #4]
            break;
 8011b6c:	e02e      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b70:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	605a      	str	r2, [r3, #4]
            break;
 8011b76:	e029      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	4a17      	ldr	r2, [pc, #92]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b7c:	605a      	str	r2, [r3, #4]
            break;
 8011b7e:	e025      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_BKP_CTXS:
        {
            mibGet->Param.BackupContexts = &NvmBackup;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	4a16      	ldr	r2, [pc, #88]	@ (8011bdc <LoRaMacMibGetRequestConfirm+0x348>)
 8011b84:	605a      	str	r2, [r3, #4]
            break;
 8011b86:	e021      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011b88:	4b13      	ldr	r3, [pc, #76]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	605a      	str	r2, [r3, #4]
            break;
 8011b92:	e01b      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	4a10      	ldr	r2, [pc, #64]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b98:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8011b9c:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8011b9e:	687c      	ldr	r4, [r7, #4]
 8011ba0:	f003 f848 	bl	8014c34 <RegionGetVersion>
 8011ba4:	60a0      	str	r0, [r4, #8]
            break;
 8011ba6:	e011      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8011ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011baa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	605a      	str	r2, [r3, #4]
            break;
 8011bb2:	e00b      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8011bb4:	4b08      	ldr	r3, [pc, #32]	@ (8011bd8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011bb6:	f893 210b 	ldrb.w	r2, [r3, #267]	@ 0x10b
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	711a      	strb	r2, [r3, #4]
            break;
 8011bbe:	e005      	b.n	8011bcc <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8011bc0:	6878      	ldr	r0, [r7, #4]
 8011bc2:	f000 ffca 	bl	8012b5a <LoRaMacClassBMibGetRequestConfirm>
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	75fb      	strb	r3, [r7, #23]
            break;
 8011bca:	bf00      	nop
        }
    }
    return status;
 8011bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bce:	4618      	mov	r0, r3
 8011bd0:	371c      	adds	r7, #28
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	bd90      	pop	{r4, r7, pc}
 8011bd6:	bf00      	nop
 8011bd8:	20000de8 	.word	0x20000de8
 8011bdc:	20001364 	.word	0x20001364

08011be0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b086      	sub	sp, #24
 8011be4:	af00      	add	r7, sp, #0
 8011be6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011be8:	2300      	movs	r3, #0
 8011bea:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d101      	bne.n	8011bf6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011bf2:	2303      	movs	r3, #3
 8011bf4:	e35c      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8011bf6:	4bb9      	ldr	r3, [pc, #740]	@ (8011edc <LoRaMacMibSetRequestConfirm+0x2fc>)
 8011bf8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011bfc:	f003 0302 	and.w	r3, r3, #2
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d001      	beq.n	8011c08 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8011c04:	2301      	movs	r3, #1
 8011c06:	e353      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
    }

    switch( mibSet->Type )
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	781b      	ldrb	r3, [r3, #0]
 8011c0c:	2b39      	cmp	r3, #57	@ 0x39
 8011c0e:	f200 8323 	bhi.w	8012258 <LoRaMacMibSetRequestConfirm+0x678>
 8011c12:	a201      	add	r2, pc, #4	@ (adr r2, 8011c18 <LoRaMacMibSetRequestConfirm+0x38>)
 8011c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c18:	08011d01 	.word	0x08011d01
 8011c1c:	08011d11 	.word	0x08011d11
 8011c20:	08011d2b 	.word	0x08011d2b
 8011c24:	08011d43 	.word	0x08011d43
 8011c28:	08011d5b 	.word	0x08011d5b
 8011c2c:	08011d67 	.word	0x08011d67
 8011c30:	08011d73 	.word	0x08011d73
 8011c34:	08011d7f 	.word	0x08011d7f
 8011c38:	08011da5 	.word	0x08011da5
 8011c3c:	08011dcb 	.word	0x08011dcb
 8011c40:	08011df1 	.word	0x08011df1
 8011c44:	08011e17 	.word	0x08011e17
 8011c48:	08011e3d 	.word	0x08011e3d
 8011c4c:	08011e63 	.word	0x08011e63
 8011c50:	08011e89 	.word	0x08011e89
 8011c54:	08011eaf 	.word	0x08011eaf
 8011c58:	08011ecf 	.word	0x08011ecf
 8011c5c:	08012259 	.word	0x08012259
 8011c60:	08011ee9 	.word	0x08011ee9
 8011c64:	08011f59 	.word	0x08011f59
 8011c68:	08011f99 	.word	0x08011f99
 8011c6c:	08011ffb 	.word	0x08011ffb
 8011c70:	0801206b 	.word	0x0801206b
 8011c74:	0801203b 	.word	0x0801203b
 8011c78:	0801209b 	.word	0x0801209b
 8011c7c:	080120bd 	.word	0x080120bd
 8011c80:	080120c7 	.word	0x080120c7
 8011c84:	080120d1 	.word	0x080120d1
 8011c88:	080120db 	.word	0x080120db
 8011c8c:	080120e5 	.word	0x080120e5
 8011c90:	08012259 	.word	0x08012259
 8011c94:	080120ef 	.word	0x080120ef
 8011c98:	08012121 	.word	0x08012121
 8011c9c:	0801218d 	.word	0x0801218d
 8011ca0:	0801215b 	.word	0x0801215b
 8011ca4:	080121c9 	.word	0x080121c9
 8011ca8:	080121df 	.word	0x080121df
 8011cac:	080121f7 	.word	0x080121f7
 8011cb0:	08012201 	.word	0x08012201
 8011cb4:	0801220d 	.word	0x0801220d
 8011cb8:	08012259 	.word	0x08012259
 8011cbc:	08012217 	.word	0x08012217
 8011cc0:	08012259 	.word	0x08012259
 8011cc4:	08012259 	.word	0x08012259
 8011cc8:	08012259 	.word	0x08012259
 8011ccc:	08012259 	.word	0x08012259
 8011cd0:	08012259 	.word	0x08012259
 8011cd4:	08012259 	.word	0x08012259
 8011cd8:	08012259 	.word	0x08012259
 8011cdc:	08012259 	.word	0x08012259
 8011ce0:	08012259 	.word	0x08012259
 8011ce4:	08012259 	.word	0x08012259
 8011ce8:	08012259 	.word	0x08012259
 8011cec:	08012259 	.word	0x08012259
 8011cf0:	08012259 	.word	0x08012259
 8011cf4:	08012259 	.word	0x08012259
 8011cf8:	08012241 	.word	0x08012241
 8011cfc:	0801224d 	.word	0x0801224d
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	791b      	ldrb	r3, [r3, #4]
 8011d04:	4618      	mov	r0, r3
 8011d06:	f7fd fb75 	bl	800f3f4 <SwitchClass>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	75fb      	strb	r3, [r7, #23]
            break;
 8011d0e:	e2c4      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	791b      	ldrb	r3, [r3, #4]
 8011d14:	2b02      	cmp	r3, #2
 8011d16:	d005      	beq.n	8011d24 <LoRaMacMibSetRequestConfirm+0x144>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	791a      	ldrb	r2, [r3, #4]
 8011d1c:	4b70      	ldr	r3, [pc, #448]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011d1e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011d22:	e2ba      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011d24:	2303      	movs	r3, #3
 8011d26:	75fb      	strb	r3, [r7, #23]
            break;
 8011d28:	e2b7      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	685b      	ldr	r3, [r3, #4]
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7fa faa4 	bl	800c27c <SecureElementSetDevEui>
 8011d34:	4603      	mov	r3, r0
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	f000 8294 	beq.w	8012264 <LoRaMacMibSetRequestConfirm+0x684>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011d3c:	2303      	movs	r3, #3
 8011d3e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011d40:	e290      	b.n	8012264 <LoRaMacMibSetRequestConfirm+0x684>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	685b      	ldr	r3, [r3, #4]
 8011d46:	4618      	mov	r0, r3
 8011d48:	f7fa faba 	bl	800c2c0 <SecureElementSetJoinEui>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	f000 828a 	beq.w	8012268 <LoRaMacMibSetRequestConfirm+0x688>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011d54:	2303      	movs	r3, #3
 8011d56:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011d58:	e286      	b.n	8012268 <LoRaMacMibSetRequestConfirm+0x688>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	791a      	ldrb	r2, [r3, #4]
 8011d5e:	4b60      	ldr	r3, [pc, #384]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011d60:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            break;
 8011d64:	e299      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	685b      	ldr	r3, [r3, #4]
 8011d6a:	4a5d      	ldr	r2, [pc, #372]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011d6c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
            break;
 8011d70:	e293      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	685b      	ldr	r3, [r3, #4]
 8011d76:	4a5a      	ldr	r2, [pc, #360]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011d78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
            break;
 8011d7c:	e28d      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	685b      	ldr	r3, [r3, #4]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d00b      	beq.n	8011d9e <LoRaMacMibSetRequestConfirm+0x1be>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	685b      	ldr	r3, [r3, #4]
 8011d8a:	4619      	mov	r1, r3
 8011d8c:	2000      	movs	r0, #0
 8011d8e:	f001 fffb 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011d92:	4603      	mov	r3, r0
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	f000 8269 	beq.w	801226c <LoRaMacMibSetRequestConfirm+0x68c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011d9a:	2311      	movs	r3, #17
 8011d9c:	e288      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011d9e:	2303      	movs	r3, #3
 8011da0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011da2:	e263      	b.n	801226c <LoRaMacMibSetRequestConfirm+0x68c>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	685b      	ldr	r3, [r3, #4]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d00b      	beq.n	8011dc4 <LoRaMacMibSetRequestConfirm+0x1e4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	685b      	ldr	r3, [r3, #4]
 8011db0:	4619      	mov	r1, r3
 8011db2:	2001      	movs	r0, #1
 8011db4:	f001 ffe8 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011db8:	4603      	mov	r3, r0
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	f000 8258 	beq.w	8012270 <LoRaMacMibSetRequestConfirm+0x690>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011dc0:	2311      	movs	r3, #17
 8011dc2:	e275      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011dc4:	2303      	movs	r3, #3
 8011dc6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011dc8:	e252      	b.n	8012270 <LoRaMacMibSetRequestConfirm+0x690>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	685b      	ldr	r3, [r3, #4]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d00b      	beq.n	8011dea <LoRaMacMibSetRequestConfirm+0x20a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	685b      	ldr	r3, [r3, #4]
 8011dd6:	4619      	mov	r1, r3
 8011dd8:	2002      	movs	r0, #2
 8011dda:	f001 ffd5 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011dde:	4603      	mov	r3, r0
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	f000 8247 	beq.w	8012274 <LoRaMacMibSetRequestConfirm+0x694>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011de6:	2311      	movs	r3, #17
 8011de8:	e262      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011dea:	2303      	movs	r3, #3
 8011dec:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011dee:	e241      	b.n	8012274 <LoRaMacMibSetRequestConfirm+0x694>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	685b      	ldr	r3, [r3, #4]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d00b      	beq.n	8011e10 <LoRaMacMibSetRequestConfirm+0x230>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	685b      	ldr	r3, [r3, #4]
 8011dfc:	4619      	mov	r1, r3
 8011dfe:	2003      	movs	r0, #3
 8011e00:	f001 ffc2 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011e04:	4603      	mov	r3, r0
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	f000 8236 	beq.w	8012278 <LoRaMacMibSetRequestConfirm+0x698>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e0c:	2311      	movs	r3, #17
 8011e0e:	e24f      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011e10:	2303      	movs	r3, #3
 8011e12:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011e14:	e230      	b.n	8012278 <LoRaMacMibSetRequestConfirm+0x698>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	685b      	ldr	r3, [r3, #4]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d00b      	beq.n	8011e36 <LoRaMacMibSetRequestConfirm+0x256>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	685b      	ldr	r3, [r3, #4]
 8011e22:	4619      	mov	r1, r3
 8011e24:	207f      	movs	r0, #127	@ 0x7f
 8011e26:	f001 ffaf 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	f000 8225 	beq.w	801227c <LoRaMacMibSetRequestConfirm+0x69c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e32:	2311      	movs	r3, #17
 8011e34:	e23c      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011e36:	2303      	movs	r3, #3
 8011e38:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011e3a:	e21f      	b.n	801227c <LoRaMacMibSetRequestConfirm+0x69c>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	685b      	ldr	r3, [r3, #4]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d00b      	beq.n	8011e5c <LoRaMacMibSetRequestConfirm+0x27c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	685b      	ldr	r3, [r3, #4]
 8011e48:	4619      	mov	r1, r3
 8011e4a:	2080      	movs	r0, #128	@ 0x80
 8011e4c:	f001 ff9c 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011e50:	4603      	mov	r3, r0
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	f000 8214 	beq.w	8012280 <LoRaMacMibSetRequestConfirm+0x6a0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e58:	2311      	movs	r3, #17
 8011e5a:	e229      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011e5c:	2303      	movs	r3, #3
 8011e5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011e60:	e20e      	b.n	8012280 <LoRaMacMibSetRequestConfirm+0x6a0>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	685b      	ldr	r3, [r3, #4]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d00b      	beq.n	8011e82 <LoRaMacMibSetRequestConfirm+0x2a2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	685b      	ldr	r3, [r3, #4]
 8011e6e:	4619      	mov	r1, r3
 8011e70:	2081      	movs	r0, #129	@ 0x81
 8011e72:	f001 ff89 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011e76:	4603      	mov	r3, r0
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	f000 8203 	beq.w	8012284 <LoRaMacMibSetRequestConfirm+0x6a4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011e7e:	2311      	movs	r3, #17
 8011e80:	e216      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011e82:	2303      	movs	r3, #3
 8011e84:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011e86:	e1fd      	b.n	8012284 <LoRaMacMibSetRequestConfirm+0x6a4>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	685b      	ldr	r3, [r3, #4]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d00b      	beq.n	8011ea8 <LoRaMacMibSetRequestConfirm+0x2c8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	4619      	mov	r1, r3
 8011e96:	2082      	movs	r0, #130	@ 0x82
 8011e98:	f001 ff76 	bl	8013d88 <LoRaMacCryptoSetKey>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	f000 81f2 	beq.w	8012288 <LoRaMacMibSetRequestConfirm+0x6a8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011ea4:	2311      	movs	r3, #17
 8011ea6:	e203      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011ea8:	2303      	movs	r3, #3
 8011eaa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011eac:	e1ec      	b.n	8012288 <LoRaMacMibSetRequestConfirm+0x6a8>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	791a      	ldrb	r2, [r3, #4]
 8011eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011eb4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8011ee4 <LoRaMacMibSetRequestConfirm+0x304>)
 8011eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011ebc:	4a08      	ldr	r2, [pc, #32]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011ebe:	f892 2105 	ldrb.w	r2, [r2, #261]	@ 0x105
 8011ec2:	4610      	mov	r0, r2
 8011ec4:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8011ec6:	4b07      	ldr	r3, [pc, #28]	@ (8011ee4 <LoRaMacMibSetRequestConfirm+0x304>)
 8011ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011eca:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 8011ecc:	e1e5      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	791a      	ldrb	r2, [r3, #4]
 8011ed2:	4b03      	ldr	r3, [pc, #12]	@ (8011ee0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011ed4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            break;
 8011ed8:	e1df      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
 8011eda:	bf00      	nop
 8011edc:	200008c8 	.word	0x200008c8
 8011ee0:	20000de8 	.word	0x20000de8
 8011ee4:	0801f2e0 	.word	0x0801f2e0
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	7a1b      	ldrb	r3, [r3, #8]
 8011eec:	b25b      	sxtb	r3, r3
 8011eee:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011ef0:	4bb3      	ldr	r3, [pc, #716]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011ef2:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8011ef6:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8011ef8:	4bb1      	ldr	r3, [pc, #708]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011efa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011efe:	f107 0108 	add.w	r1, r7, #8
 8011f02:	2207      	movs	r2, #7
 8011f04:	4618      	mov	r0, r3
 8011f06:	f002 fd5a 	bl	80149be <RegionVerify>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	f083 0301 	eor.w	r3, r3, #1
 8011f10:	b2db      	uxtb	r3, r3
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d002      	beq.n	8011f1c <LoRaMacMibSetRequestConfirm+0x33c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f16:	2303      	movs	r3, #3
 8011f18:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8011f1a:	e1be      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	685b      	ldr	r3, [r3, #4]
 8011f20:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8011f22:	4ba7      	ldr	r3, [pc, #668]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011f24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011f28:	f107 0108 	add.w	r1, r7, #8
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	4618      	mov	r0, r3
 8011f30:	f002 fd45 	bl	80149be <RegionVerify>
 8011f34:	4603      	mov	r3, r0
 8011f36:	f083 0301 	eor.w	r3, r3, #1
 8011f3a:	b2db      	uxtb	r3, r3
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d002      	beq.n	8011f46 <LoRaMacMibSetRequestConfirm+0x366>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f40:	2303      	movs	r3, #3
 8011f42:	75fb      	strb	r3, [r7, #23]
            break;
 8011f44:	e1a9      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8011f46:	4b9e      	ldr	r3, [pc, #632]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011f48:	687a      	ldr	r2, [r7, #4]
 8011f4a:	3364      	adds	r3, #100	@ 0x64
 8011f4c:	3204      	adds	r2, #4
 8011f4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011f52:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011f56:	e1a0      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	7a1b      	ldrb	r3, [r3, #8]
 8011f5c:	b25b      	sxtb	r3, r3
 8011f5e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011f60:	4b97      	ldr	r3, [pc, #604]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011f62:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8011f66:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8011f68:	4b95      	ldr	r3, [pc, #596]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011f6e:	f107 0108 	add.w	r1, r7, #8
 8011f72:	2207      	movs	r2, #7
 8011f74:	4618      	mov	r0, r3
 8011f76:	f002 fd22 	bl	80149be <RegionVerify>
 8011f7a:	4603      	mov	r3, r0
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d008      	beq.n	8011f92 <LoRaMacMibSetRequestConfirm+0x3b2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8011f80:	4b8f      	ldr	r3, [pc, #572]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011f82:	687a      	ldr	r2, [r7, #4]
 8011f84:	33a8      	adds	r3, #168	@ 0xa8
 8011f86:	3204      	adds	r2, #4
 8011f88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011f8c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011f90:	e183      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f92:	2303      	movs	r3, #3
 8011f94:	75fb      	strb	r3, [r7, #23]
            break;
 8011f96:	e180      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	7a1b      	ldrb	r3, [r3, #8]
 8011f9c:	b25b      	sxtb	r3, r3
 8011f9e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011fa0:	4b87      	ldr	r3, [pc, #540]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011fa2:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8011fa6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8011fa8:	4b85      	ldr	r3, [pc, #532]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011fae:	f107 0108 	add.w	r1, r7, #8
 8011fb2:	2207      	movs	r2, #7
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f002 fd02 	bl	80149be <RegionVerify>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d019      	beq.n	8011ff4 <LoRaMacMibSetRequestConfirm+0x414>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8011fc0:	4b7f      	ldr	r3, [pc, #508]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011fc2:	687a      	ldr	r2, [r7, #4]
 8011fc4:	336c      	adds	r3, #108	@ 0x6c
 8011fc6:	3204      	adds	r2, #4
 8011fc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011fcc:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8011fd0:	4b7b      	ldr	r3, [pc, #492]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011fd2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011fd6:	2b02      	cmp	r3, #2
 8011fd8:	f040 8158 	bne.w	801228c <LoRaMacMibSetRequestConfirm+0x6ac>
 8011fdc:	4b78      	ldr	r3, [pc, #480]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8011fde:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	f000 8152 	beq.w	801228c <LoRaMacMibSetRequestConfirm+0x6ac>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8011fe8:	4b76      	ldr	r3, [pc, #472]	@ (80121c4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8011fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fec:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8011fee:	f7fe fca7 	bl	8010940 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011ff2:	e14b      	b.n	801228c <LoRaMacMibSetRequestConfirm+0x6ac>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011ff4:	2303      	movs	r3, #3
 8011ff6:	75fb      	strb	r3, [r7, #23]
            break;
 8011ff8:	e148      	b.n	801228c <LoRaMacMibSetRequestConfirm+0x6ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	7a1b      	ldrb	r3, [r3, #8]
 8011ffe:	b25b      	sxtb	r3, r3
 8012000:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012002:	4b6f      	ldr	r3, [pc, #444]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012004:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8012008:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801200a:	4b6d      	ldr	r3, [pc, #436]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801200c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012010:	f107 0108 	add.w	r1, r7, #8
 8012014:	2207      	movs	r2, #7
 8012016:	4618      	mov	r0, r3
 8012018:	f002 fcd1 	bl	80149be <RegionVerify>
 801201c:	4603      	mov	r3, r0
 801201e:	2b00      	cmp	r3, #0
 8012020:	d008      	beq.n	8012034 <LoRaMacMibSetRequestConfirm+0x454>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8012022:	4b67      	ldr	r3, [pc, #412]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012024:	687a      	ldr	r2, [r7, #4]
 8012026:	33b0      	adds	r3, #176	@ 0xb0
 8012028:	3204      	adds	r2, #4
 801202a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801202e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012032:	e132      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012034:	2303      	movs	r3, #3
 8012036:	75fb      	strb	r3, [r7, #23]
            break;
 8012038:	e12f      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	685b      	ldr	r3, [r3, #4]
 801203e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012040:	2301      	movs	r3, #1
 8012042:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012044:	4b5e      	ldr	r3, [pc, #376]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012046:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801204a:	f107 020c 	add.w	r2, r7, #12
 801204e:	4611      	mov	r1, r2
 8012050:	4618      	mov	r0, r3
 8012052:	f002 fcdd 	bl	8014a10 <RegionChanMaskSet>
 8012056:	4603      	mov	r3, r0
 8012058:	f083 0301 	eor.w	r3, r3, #1
 801205c:	b2db      	uxtb	r3, r3
 801205e:	2b00      	cmp	r3, #0
 8012060:	f000 8116 	beq.w	8012290 <LoRaMacMibSetRequestConfirm+0x6b0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012064:	2303      	movs	r3, #3
 8012066:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012068:	e112      	b.n	8012290 <LoRaMacMibSetRequestConfirm+0x6b0>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	685b      	ldr	r3, [r3, #4]
 801206e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012070:	2300      	movs	r3, #0
 8012072:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012074:	4b52      	ldr	r3, [pc, #328]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012076:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801207a:	f107 020c 	add.w	r2, r7, #12
 801207e:	4611      	mov	r1, r2
 8012080:	4618      	mov	r0, r3
 8012082:	f002 fcc5 	bl	8014a10 <RegionChanMaskSet>
 8012086:	4603      	mov	r3, r0
 8012088:	f083 0301 	eor.w	r3, r3, #1
 801208c:	b2db      	uxtb	r3, r3
 801208e:	2b00      	cmp	r3, #0
 8012090:	f000 8100 	beq.w	8012294 <LoRaMacMibSetRequestConfirm+0x6b4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012094:	2303      	movs	r3, #3
 8012096:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012098:	e0fc      	b.n	8012294 <LoRaMacMibSetRequestConfirm+0x6b4>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	791b      	ldrb	r3, [r3, #4]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d009      	beq.n	80120b6 <LoRaMacMibSetRequestConfirm+0x4d6>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80120a6:	2b0f      	cmp	r3, #15
 80120a8:	d805      	bhi.n	80120b6 <LoRaMacMibSetRequestConfirm+0x4d6>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	791a      	ldrb	r2, [r3, #4]
 80120ae:	4b44      	ldr	r3, [pc, #272]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120b0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80120b4:	e0f1      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80120b6:	2303      	movs	r3, #3
 80120b8:	75fb      	strb	r3, [r7, #23]
            break;
 80120ba:	e0ee      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	685b      	ldr	r3, [r3, #4]
 80120c0:	4a3f      	ldr	r2, [pc, #252]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
            break;
 80120c4:	e0e9      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	685b      	ldr	r3, [r3, #4]
 80120ca:	4a3d      	ldr	r2, [pc, #244]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120cc:	6513      	str	r3, [r2, #80]	@ 0x50
            break;
 80120ce:	e0e4      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	685b      	ldr	r3, [r3, #4]
 80120d4:	4a3a      	ldr	r2, [pc, #232]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120d6:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 80120d8:	e0df      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	4a38      	ldr	r2, [pc, #224]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120e0:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80120e2:	e0da      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	685b      	ldr	r3, [r3, #4]
 80120e8:	4a35      	ldr	r2, [pc, #212]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120ea:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80120ec:	e0d5      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80120f4:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 80120f6:	4b32      	ldr	r3, [pc, #200]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80120fc:	f107 0108 	add.w	r1, r7, #8
 8012100:	2206      	movs	r2, #6
 8012102:	4618      	mov	r0, r3
 8012104:	f002 fc5b 	bl	80149be <RegionVerify>
 8012108:	4603      	mov	r3, r0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d005      	beq.n	801211a <LoRaMacMibSetRequestConfirm+0x53a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 801210e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012112:	4b2b      	ldr	r3, [pc, #172]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012114:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012118:	e0bf      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801211a:	2303      	movs	r3, #3
 801211c:	75fb      	strb	r3, [r7, #23]
            break;
 801211e:	e0bc      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012126:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012128:	4b25      	ldr	r3, [pc, #148]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801212a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 801212e:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012130:	4b23      	ldr	r3, [pc, #140]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012132:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012136:	f107 0108 	add.w	r1, r7, #8
 801213a:	2205      	movs	r2, #5
 801213c:	4618      	mov	r0, r3
 801213e:	f002 fc3e 	bl	80149be <RegionVerify>
 8012142:	4603      	mov	r3, r0
 8012144:	2b00      	cmp	r3, #0
 8012146:	d005      	beq.n	8012154 <LoRaMacMibSetRequestConfirm+0x574>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012148:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801214c:	4b1c      	ldr	r3, [pc, #112]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801214e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012152:	e0a2      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012154:	2303      	movs	r3, #3
 8012156:	75fb      	strb	r3, [r7, #23]
            break;
 8012158:	e09f      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012160:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8012162:	4b17      	ldr	r3, [pc, #92]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012164:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012168:	f107 0108 	add.w	r1, r7, #8
 801216c:	220a      	movs	r2, #10
 801216e:	4618      	mov	r0, r3
 8012170:	f002 fc25 	bl	80149be <RegionVerify>
 8012174:	4603      	mov	r3, r0
 8012176:	2b00      	cmp	r3, #0
 8012178:	d005      	beq.n	8012186 <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801217a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801217e:	4b10      	ldr	r3, [pc, #64]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012180:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012184:	e089      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012186:	2303      	movs	r3, #3
 8012188:	75fb      	strb	r3, [r7, #23]
            break;
 801218a:	e086      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012192:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012194:	4b0a      	ldr	r3, [pc, #40]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012196:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801219a:	f107 0108 	add.w	r1, r7, #8
 801219e:	2209      	movs	r2, #9
 80121a0:	4618      	mov	r0, r3
 80121a2:	f002 fc0c 	bl	80149be <RegionVerify>
 80121a6:	4603      	mov	r3, r0
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d005      	beq.n	80121b8 <LoRaMacMibSetRequestConfirm+0x5d8>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 80121ac:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80121b0:	4b03      	ldr	r3, [pc, #12]	@ (80121c0 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80121b6:	e070      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80121b8:	2303      	movs	r3, #3
 80121ba:	75fb      	strb	r3, [r7, #23]
            break;
 80121bc:	e06d      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
 80121be:	bf00      	nop
 80121c0:	20000de8 	.word	0x20000de8
 80121c4:	0801f2e0 	.word	0x0801f2e0
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	685b      	ldr	r3, [r3, #4]
 80121cc:	4a3a      	ldr	r2, [pc, #232]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80121d2:	4b39      	ldr	r3, [pc, #228]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80121d8:	4a37      	ldr	r2, [pc, #220]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121da:	6453      	str	r3, [r2, #68]	@ 0x44
            break;
 80121dc:	e05d      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	791a      	ldrb	r2, [r3, #4]
 80121e2:	4b35      	ldr	r3, [pc, #212]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121e4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
 80121e8:	4b33      	ldr	r3, [pc, #204]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121ea:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80121ee:	4b32      	ldr	r3, [pc, #200]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            break;
 80121f4:	e051      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	685b      	ldr	r3, [r3, #4]
 80121fa:	4a2f      	ldr	r2, [pc, #188]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80121fc:	67d3      	str	r3, [r2, #124]	@ 0x7c
            break;
 80121fe:	e04c      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	4a2c      	ldr	r2, [pc, #176]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012206:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
            break;
 801220a:	e046      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 801220c:	f7fe fdc8 	bl	8010da0 <RestoreNvmData>
 8012210:	4603      	mov	r3, r0
 8012212:	75fb      	strb	r3, [r7, #23]
            break;
 8012214:	e041      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	799b      	ldrb	r3, [r3, #6]
 801221a:	2b01      	cmp	r3, #1
 801221c:	d80d      	bhi.n	801223a <LoRaMacMibSetRequestConfirm+0x65a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 801221e:	4a26      	ldr	r2, [pc, #152]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	685b      	ldr	r3, [r3, #4]
 8012224:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	6858      	ldr	r0, [r3, #4]
 801222c:	f001 fd10 	bl	8013c50 <LoRaMacCryptoSetLrWanVersion>
 8012230:	4603      	mov	r3, r0
 8012232:	2b00      	cmp	r3, #0
 8012234:	d030      	beq.n	8012298 <LoRaMacMibSetRequestConfirm+0x6b8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012236:	2311      	movs	r3, #17
 8012238:	e03a      	b.n	80122b0 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801223a:	2303      	movs	r3, #3
 801223c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801223e:	e02b      	b.n	8012298 <LoRaMacMibSetRequestConfirm+0x6b8>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	685b      	ldr	r3, [r3, #4]
 8012244:	4a1c      	ldr	r2, [pc, #112]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012246:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 801224a:	e026      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	791a      	ldrb	r2, [r3, #4]
 8012250:	4b19      	ldr	r3, [pc, #100]	@ (80122b8 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012252:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            break;
 8012256:	e020      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012258:	6878      	ldr	r0, [r7, #4]
 801225a:	f000 fc88 	bl	8012b6e <LoRaMacMibClassBSetRequestConfirm>
 801225e:	4603      	mov	r3, r0
 8012260:	75fb      	strb	r3, [r7, #23]
            break;
 8012262:	e01a      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012264:	bf00      	nop
 8012266:	e018      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012268:	bf00      	nop
 801226a:	e016      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801226c:	bf00      	nop
 801226e:	e014      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012270:	bf00      	nop
 8012272:	e012      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012274:	bf00      	nop
 8012276:	e010      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012278:	bf00      	nop
 801227a:	e00e      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801227c:	bf00      	nop
 801227e:	e00c      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012280:	bf00      	nop
 8012282:	e00a      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012284:	bf00      	nop
 8012286:	e008      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012288:	bf00      	nop
 801228a:	e006      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801228c:	bf00      	nop
 801228e:	e004      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012290:	bf00      	nop
 8012292:	e002      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012294:	bf00      	nop
 8012296:	e000      	b.n	801229a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012298:	bf00      	nop
        }
    }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( status == LORAMAC_STATUS_OK )
 801229a:	7dfb      	ldrb	r3, [r7, #23]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d106      	bne.n	80122ae <LoRaMacMibSetRequestConfirm+0x6ce>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80122a0:	4a06      	ldr	r2, [pc, #24]	@ (80122bc <LoRaMacMibSetRequestConfirm+0x6dc>)
 80122a2:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 80122a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122aa:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
#endif /* LORAMAC_VERSION */
    return status;
 80122ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80122b0:	4618      	mov	r0, r3
 80122b2:	3718      	adds	r7, #24
 80122b4:	46bd      	mov	sp, r7
 80122b6:	bd80      	pop	{r7, pc}
 80122b8:	20000de8 	.word	0x20000de8
 80122bc:	200008c8 	.word	0x200008c8

080122c0 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80122c0:	b580      	push	{r7, lr}
 80122c2:	b08a      	sub	sp, #40	@ 0x28
 80122c4:	af00      	add	r7, sp, #0
 80122c6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80122c8:	2302      	movs	r3, #2
 80122ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80122ce:	2300      	movs	r3, #0
 80122d0:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d101      	bne.n	80122dc <LoRaMacMlmeRequest+0x1c>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80122d8:	2303      	movs	r3, #3
 80122da:	e16c      	b.n	80125b6 <LoRaMacMlmeRequest+0x2f6>
    }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	2200      	movs	r2, #0
 80122e0:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 80122e2:	f7fc fc5f 	bl	800eba4 <LoRaMacIsBusy>
 80122e6:	4603      	mov	r3, r0
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d001      	beq.n	80122f0 <LoRaMacMlmeRequest+0x30>
    {
        return LORAMAC_STATUS_BUSY;
 80122ec:	2301      	movs	r3, #1
 80122ee:	e162      	b.n	80125b6 <LoRaMacMlmeRequest+0x2f6>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80122f0:	f001 f956 	bl	80135a0 <LoRaMacConfirmQueueIsFull>
 80122f4:	4603      	mov	r3, r0
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d001      	beq.n	80122fe <LoRaMacMlmeRequest+0x3e>
    {
        return LORAMAC_STATUS_BUSY;
 80122fa:	2301      	movs	r3, #1
 80122fc:	e15b      	b.n	80125b6 <LoRaMacMlmeRequest+0x2f6>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80122fe:	f001 f943 	bl	8013588 <LoRaMacConfirmQueueGetCnt>
 8012302:	4603      	mov	r3, r0
 8012304:	2b00      	cmp	r3, #0
 8012306:	d104      	bne.n	8012312 <LoRaMacMlmeRequest+0x52>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012308:	2214      	movs	r2, #20
 801230a:	2100      	movs	r1, #0
 801230c:	48ac      	ldr	r0, [pc, #688]	@ (80125c0 <LoRaMacMlmeRequest+0x300>)
 801230e:	f004 fdf7 	bl	8016f00 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012312:	4bac      	ldr	r3, [pc, #688]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 8012314:	2201      	movs	r2, #1
 8012316:	f883 2459 	strb.w	r2, [r3, #1113]	@ 0x459

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801231a:	4aaa      	ldr	r2, [pc, #680]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 801231c:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 8012320:	f043 0304 	orr.w	r3, r3, #4
 8012324:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    queueElement.Request = mlmeRequest->Type;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	781b      	ldrb	r3, [r3, #0]
 801232c:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012330:	2301      	movs	r3, #1
 8012332:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8012336:	2300      	movs	r3, #0
 8012338:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    queueElement.ReadyToHandle = false;
 801233c:	2300      	movs	r3, #0
 801233e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	781b      	ldrb	r3, [r3, #0]
 8012346:	3b01      	subs	r3, #1
 8012348:	2b0c      	cmp	r3, #12
 801234a:	f200 8108 	bhi.w	801255e <LoRaMacMlmeRequest+0x29e>
 801234e:	a201      	add	r2, pc, #4	@ (adr r2, 8012354 <LoRaMacMlmeRequest+0x94>)
 8012350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012354:	08012389 	.word	0x08012389
 8012358:	0801255f 	.word	0x0801255f
 801235c:	0801255f 	.word	0x0801255f
 8012360:	0801245f 	.word	0x0801245f
 8012364:	08012481 	.word	0x08012481
 8012368:	0801255f 	.word	0x0801255f
 801236c:	0801255f 	.word	0x0801255f
 8012370:	0801255f 	.word	0x0801255f
 8012374:	0801249f 	.word	0x0801249f
 8012378:	0801255f 	.word	0x0801255f
 801237c:	0801252d 	.word	0x0801252d
 8012380:	080124c1 	.word	0x080124c1
 8012384:	0801250b 	.word	0x0801250b
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012388:	4b8e      	ldr	r3, [pc, #568]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 801238a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801238e:	f003 0320 	and.w	r3, r3, #32
 8012392:	2b00      	cmp	r3, #0
 8012394:	d001      	beq.n	801239a <LoRaMacMlmeRequest+0xda>
            {
                return LORAMAC_STATUS_BUSY;
 8012396:	2301      	movs	r3, #1
 8012398:	e10d      	b.n	80125b6 <LoRaMacMlmeRequest+0x2f6>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	791b      	ldrb	r3, [r3, #4]
 801239e:	2b02      	cmp	r3, #2
 80123a0:	d12e      	bne.n	8012400 <LoRaMacMlmeRequest+0x140>
            {
                ResetMacParameters( );
 80123a2:	f7fe f997 	bl	80106d4 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80123a6:	4b88      	ldr	r3, [pc, #544]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 80123a8:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	795b      	ldrb	r3, [r3, #5]
 80123b0:	b25b      	sxtb	r3, r3
 80123b2:	2200      	movs	r2, #0
 80123b4:	4619      	mov	r1, r3
 80123b6:	f002 fbea 	bl	8014b8e <RegionAlternateDr>
 80123ba:	4603      	mov	r3, r0
 80123bc:	461a      	mov	r2, r3
 80123be:	4b82      	ldr	r3, [pc, #520]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 80123c0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80123c4:	2307      	movs	r3, #7
 80123c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 80123ca:	20ff      	movs	r0, #255	@ 0xff
 80123cc:	f7fd ff00 	bl	80101d0 <SendReJoinReq>
 80123d0:	4603      	mov	r3, r0
 80123d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 80123d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123da:	2b00      	cmp	r3, #0
 80123dc:	f000 80c1 	beq.w	8012562 <LoRaMacMlmeRequest+0x2a2>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80123e0:	4b79      	ldr	r3, [pc, #484]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 80123e2:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	795b      	ldrb	r3, [r3, #5]
 80123ea:	b25b      	sxtb	r3, r3
 80123ec:	2201      	movs	r2, #1
 80123ee:	4619      	mov	r1, r3
 80123f0:	f002 fbcd 	bl	8014b8e <RegionAlternateDr>
 80123f4:	4603      	mov	r3, r0
 80123f6:	461a      	mov	r2, r3
 80123f8:	4b73      	ldr	r3, [pc, #460]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 80123fa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                MacCtx.MacCallbacks->MacProcessNotify( );
                MacCtx.MacFlags.Bits.MacDone = 1;
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 80123fe:	e0b0      	b.n	8012562 <LoRaMacMlmeRequest+0x2a2>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	791b      	ldrb	r3, [r3, #4]
 8012404:	2b01      	cmp	r3, #1
 8012406:	f040 80ac 	bne.w	8012562 <LoRaMacMlmeRequest+0x2a2>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 801240a:	4b6f      	ldr	r3, [pc, #444]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 801240c:	2200      	movs	r2, #0
 801240e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012412:	2302      	movs	r3, #2
 8012414:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012416:	4b6c      	ldr	r3, [pc, #432]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 8012418:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801241c:	f107 020c 	add.w	r2, r7, #12
 8012420:	4611      	mov	r1, r2
 8012422:	4618      	mov	r0, r3
 8012424:	f002 fab9 	bl	801499a <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	791a      	ldrb	r2, [r3, #4]
 801242c:	4b66      	ldr	r3, [pc, #408]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 801242e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012432:	2300      	movs	r3, #0
 8012434:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8012438:	2301      	movs	r3, #1
 801243a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                MacCtx.MacCallbacks->MacProcessNotify( );
 801243e:	4b61      	ldr	r3, [pc, #388]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 8012440:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012444:	691b      	ldr	r3, [r3, #16]
 8012446:	4798      	blx	r3
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012448:	4a5e      	ldr	r2, [pc, #376]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 801244a:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 801244e:	f043 0320 	orr.w	r3, r3, #32
 8012452:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
                status = LORAMAC_STATUS_OK;
 8012456:	2300      	movs	r3, #0
 8012458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801245c:	e081      	b.n	8012562 <LoRaMacMlmeRequest+0x2a2>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801245e:	2300      	movs	r3, #0
 8012460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012464:	f107 031c 	add.w	r3, r7, #28
 8012468:	2200      	movs	r2, #0
 801246a:	4619      	mov	r1, r3
 801246c:	2002      	movs	r0, #2
 801246e:	f000 fcfd 	bl	8012e6c <LoRaMacCommandsAddCmd>
 8012472:	4603      	mov	r3, r0
 8012474:	2b00      	cmp	r3, #0
 8012476:	d076      	beq.n	8012566 <LoRaMacMlmeRequest+0x2a6>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012478:	2313      	movs	r3, #19
 801247a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801247e:	e072      	b.n	8012566 <LoRaMacMlmeRequest+0x2a6>
            break;
        }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	8898      	ldrh	r0, [r3, #4]
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	6899      	ldr	r1, [r3, #8]
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801248e:	b2db      	uxtb	r3, r3
 8012490:	461a      	mov	r2, r3
 8012492:	f7fe fc65 	bl	8010d60 <SetTxContinuousWave>
 8012496:	4603      	mov	r3, r0
 8012498:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801249c:	e06a      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801249e:	2300      	movs	r3, #0
 80124a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80124a4:	f107 031c 	add.w	r3, r7, #28
 80124a8:	2200      	movs	r2, #0
 80124aa:	4619      	mov	r1, r3
 80124ac:	200d      	movs	r0, #13
 80124ae:	f000 fcdd 	bl	8012e6c <LoRaMacCommandsAddCmd>
 80124b2:	4603      	mov	r3, r0
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d058      	beq.n	801256a <LoRaMacMlmeRequest+0x2aa>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80124b8:	2313      	movs	r3, #19
 80124ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 80124be:	e054      	b.n	801256a <LoRaMacMlmeRequest+0x2aa>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 80124c0:	4b41      	ldr	r3, [pc, #260]	@ (80125c8 <LoRaMacMlmeRequest+0x308>)
 80124c2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d151      	bne.n	801256e <LoRaMacMlmeRequest+0x2ae>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	791b      	ldrb	r3, [r3, #4]
 80124ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	791b      	ldrb	r3, [r3, #4]
 80124d6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80124da:	b2db      	uxtb	r3, r3
 80124dc:	4618      	mov	r0, r3
 80124de:	f000 fb1b 	bl	8012b18 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80124e2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80124e6:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 80124e8:	2300      	movs	r3, #0
 80124ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80124ee:	f107 031c 	add.w	r3, r7, #28
 80124f2:	2201      	movs	r2, #1
 80124f4:	4619      	mov	r1, r3
 80124f6:	2010      	movs	r0, #16
 80124f8:	f000 fcb8 	bl	8012e6c <LoRaMacCommandsAddCmd>
 80124fc:	4603      	mov	r3, r0
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d035      	beq.n	801256e <LoRaMacMlmeRequest+0x2ae>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012502:	2313      	movs	r3, #19
 8012504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8012508:	e031      	b.n	801256e <LoRaMacMlmeRequest+0x2ae>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801250a:	2300      	movs	r3, #0
 801250c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012510:	f107 031c 	add.w	r3, r7, #28
 8012514:	2200      	movs	r2, #0
 8012516:	4619      	mov	r1, r3
 8012518:	2012      	movs	r0, #18
 801251a:	f000 fca7 	bl	8012e6c <LoRaMacCommandsAddCmd>
 801251e:	4603      	mov	r3, r0
 8012520:	2b00      	cmp	r3, #0
 8012522:	d026      	beq.n	8012572 <LoRaMacMlmeRequest+0x2b2>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012524:	2313      	movs	r3, #19
 8012526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801252a:	e022      	b.n	8012572 <LoRaMacMlmeRequest+0x2b2>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 801252c:	2301      	movs	r3, #1
 801252e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012532:	f000 faa7 	bl	8012a84 <LoRaMacClassBIsAcquisitionInProgress>
 8012536:	4603      	mov	r3, r0
 8012538:	f083 0301 	eor.w	r3, r3, #1
 801253c:	b2db      	uxtb	r3, r3
 801253e:	2b00      	cmp	r3, #0
 8012540:	d009      	beq.n	8012556 <LoRaMacMlmeRequest+0x296>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012542:	2000      	movs	r0, #0
 8012544:	f000 fa80 	bl	8012a48 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012548:	2000      	movs	r0, #0
 801254a:	f000 faa2 	bl	8012a92 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801254e:	2300      	movs	r3, #0
 8012550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012554:	e00e      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
                status = LORAMAC_STATUS_BUSY;
 8012556:	2301      	movs	r3, #1
 8012558:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801255c:	e00a      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
        }
        default:
            break;
 801255e:	bf00      	nop
 8012560:	e008      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012562:	bf00      	nop
 8012564:	e006      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012566:	bf00      	nop
 8012568:	e004      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
            break;
 801256a:	bf00      	nop
 801256c:	e002      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
            break;
 801256e:	bf00      	nop
 8012570:	e000      	b.n	8012574 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012572:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012574:	4b13      	ldr	r3, [pc, #76]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 8012576:	f8d3 2498 	ldr.w	r2, [r3, #1176]	@ 0x498
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 801257e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012582:	2b00      	cmp	r3, #0
 8012584:	d010      	beq.n	80125a8 <LoRaMacMlmeRequest+0x2e8>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012586:	f000 ffff 	bl	8013588 <LoRaMacConfirmQueueGetCnt>
 801258a:	4603      	mov	r3, r0
 801258c:	2b00      	cmp	r3, #0
 801258e:	d110      	bne.n	80125b2 <LoRaMacMlmeRequest+0x2f2>
        {
            MacCtx.NodeAckRequested = false;
 8012590:	4b0c      	ldr	r3, [pc, #48]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 8012592:	2200      	movs	r2, #0
 8012594:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012598:	4a0a      	ldr	r2, [pc, #40]	@ (80125c4 <LoRaMacMlmeRequest+0x304>)
 801259a:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 801259e:	f023 0304 	bic.w	r3, r3, #4
 80125a2:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 80125a6:	e004      	b.n	80125b2 <LoRaMacMlmeRequest+0x2f2>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 80125a8:	f107 0320 	add.w	r3, r7, #32
 80125ac:	4618      	mov	r0, r3
 80125ae:	f000 fe9d 	bl	80132ec <LoRaMacConfirmQueueAdd>
    }
    return status;
 80125b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80125b6:	4618      	mov	r0, r3
 80125b8:	3728      	adds	r7, #40	@ 0x28
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}
 80125be:	bf00      	nop
 80125c0:	20000d20 	.word	0x20000d20
 80125c4:	200008c8 	.word	0x200008c8
 80125c8:	20000de8 	.word	0x20000de8

080125cc <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80125cc:	b5b0      	push	{r4, r5, r7, lr}
 80125ce:	b092      	sub	sp, #72	@ 0x48
 80125d0:	af02      	add	r7, sp, #8
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	460b      	mov	r3, r1
 80125d6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80125d8:	2302      	movs	r3, #2
 80125da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80125de:	2300      	movs	r3, #0
 80125e0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 80125e4:	2300      	movs	r3, #0
 80125e6:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80125e8:	2300      	movs	r3, #0
 80125ea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 80125ee:	2300      	movs	r3, #0
 80125f0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d101      	bne.n	80125fe <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80125fa:	2303      	movs	r3, #3
 80125fc:	e113      	b.n	8012826 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	2200      	movs	r2, #0
 8012602:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8012604:	f7fc face 	bl	800eba4 <LoRaMacIsBusy>
 8012608:	4603      	mov	r3, r0
 801260a:	2b00      	cmp	r3, #0
 801260c:	d001      	beq.n	8012612 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 801260e:	2301      	movs	r3, #1
 8012610:	e109      	b.n	8012826 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	f107 040c 	add.w	r4, r7, #12
 8012618:	461d      	mov	r5, r3
 801261a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801261c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801261e:	682b      	ldr	r3, [r5, #0]
 8012620:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8012622:	2300      	movs	r3, #0
 8012624:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8012628:	2214      	movs	r2, #20
 801262a:	2100      	movs	r1, #0
 801262c:	4880      	ldr	r0, [pc, #512]	@ (8012830 <LoRaMacMcpsRequest+0x264>)
 801262e:	f004 fc67 	bl	8016f00 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012632:	4b80      	ldr	r3, [pc, #512]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 8012634:	2201      	movs	r2, #1
 8012636:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801263a:	4b7f      	ldr	r3, [pc, #508]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801263c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8012640:	2b02      	cmp	r3, #2
 8012642:	d111      	bne.n	8012668 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012644:	4b7c      	ldr	r3, [pc, #496]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012646:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801264a:	2b02      	cmp	r3, #2
 801264c:	d10c      	bne.n	8012668 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 801264e:	4b7a      	ldr	r3, [pc, #488]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012650:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8012654:	f083 0301 	eor.w	r3, r3, #1
 8012658:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801265a:	2b00      	cmp	r3, #0
 801265c:	d004      	beq.n	8012668 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 801265e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012660:	2b00      	cmp	r3, #0
 8012662:	d101      	bne.n	8012668 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8012664:	2301      	movs	r3, #1
 8012666:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8012668:	7b3b      	ldrb	r3, [r7, #12]
 801266a:	2b03      	cmp	r3, #3
 801266c:	d030      	beq.n	80126d0 <LoRaMacMcpsRequest+0x104>
 801266e:	2b03      	cmp	r3, #3
 8012670:	dc3f      	bgt.n	80126f2 <LoRaMacMcpsRequest+0x126>
 8012672:	2b00      	cmp	r3, #0
 8012674:	d002      	beq.n	801267c <LoRaMacMcpsRequest+0xb0>
 8012676:	2b01      	cmp	r3, #1
 8012678:	d015      	beq.n	80126a6 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801267a:	e03a      	b.n	80126f2 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 801267c:	2301      	movs	r3, #1
 801267e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8012682:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012686:	2202      	movs	r2, #2
 8012688:	f362 1347 	bfi	r3, r2, #5, #3
 801268c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8012690:	7c3b      	ldrb	r3, [r7, #16]
 8012692:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801269a:	8b3b      	ldrh	r3, [r7, #24]
 801269c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 801269e:	7ebb      	ldrb	r3, [r7, #26]
 80126a0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80126a4:	e026      	b.n	80126f4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80126a6:	2301      	movs	r3, #1
 80126a8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80126ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80126b0:	2204      	movs	r2, #4
 80126b2:	f362 1347 	bfi	r3, r2, #5, #3
 80126b6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 80126ba:	7c3b      	ldrb	r3, [r7, #16]
 80126bc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 80126c0:	697b      	ldr	r3, [r7, #20]
 80126c2:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 80126c4:	8b3b      	ldrh	r3, [r7, #24]
 80126c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 80126c8:	7ebb      	ldrb	r3, [r7, #26]
 80126ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80126ce:	e011      	b.n	80126f4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80126d0:	2301      	movs	r3, #1
 80126d2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80126d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80126da:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80126de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80126e2:	693b      	ldr	r3, [r7, #16]
 80126e4:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80126e6:	8abb      	ldrh	r3, [r7, #20]
 80126e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80126ea:	7dbb      	ldrb	r3, [r7, #22]
 80126ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80126f0:	e000      	b.n	80126f4 <LoRaMacMcpsRequest+0x128>
            break;
 80126f2:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80126f4:	2302      	movs	r3, #2
 80126f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80126fa:	4b4f      	ldr	r3, [pc, #316]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 80126fc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8012700:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012704:	4b4c      	ldr	r3, [pc, #304]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012706:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801270a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801270e:	4611      	mov	r1, r2
 8012710:	4618      	mov	r0, r3
 8012712:	f002 f919 	bl	8014948 <RegionGetPhyParam>
 8012716:	4603      	mov	r3, r0
 8012718:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801271a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801271c:	b25b      	sxtb	r3, r3
 801271e:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8012722:	4293      	cmp	r3, r2
 8012724:	bfb8      	it	lt
 8012726:	4613      	movlt	r3, r2
 8012728:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 801272c:	4b42      	ldr	r3, [pc, #264]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801272e:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012732:	4a41      	ldr	r2, [pc, #260]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012734:	f892 111c 	ldrb.w	r1, [r2, #284]	@ 0x11c
 8012738:	4a3f      	ldr	r2, [pc, #252]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801273a:	f892 2109 	ldrb.w	r2, [r2, #265]	@ 0x109
 801273e:	4618      	mov	r0, r3
 8012740:	f7fc fbc8 	bl	800eed4 <CheckForMinimumAbpDatarate>
 8012744:	4603      	mov	r3, r0
 8012746:	2b00      	cmp	r3, #0
 8012748:	d002      	beq.n	8012750 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801274a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801274c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8012750:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8012754:	2b00      	cmp	r3, #0
 8012756:	d05f      	beq.n	8012818 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012758:	4b37      	ldr	r3, [pc, #220]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801275a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801275e:	f083 0301 	eor.w	r3, r3, #1
 8012762:	b2db      	uxtb	r3, r3
 8012764:	2b00      	cmp	r3, #0
 8012766:	d10e      	bne.n	8012786 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012768:	4b33      	ldr	r3, [pc, #204]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801276a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801276e:	4a32      	ldr	r2, [pc, #200]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012770:	f892 111c 	ldrb.w	r1, [r2, #284]	@ 0x11c
 8012774:	4a30      	ldr	r2, [pc, #192]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012776:	f892 2109 	ldrb.w	r2, [r2, #265]	@ 0x109
 801277a:	4618      	mov	r0, r3
 801277c:	f7fc fbaa 	bl	800eed4 <CheckForMinimumAbpDatarate>
 8012780:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012782:	2b00      	cmp	r3, #0
 8012784:	d01c      	beq.n	80127c0 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8012786:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801278a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801278e:	4b2a      	ldr	r3, [pc, #168]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 8012790:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8012794:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012798:	4b27      	ldr	r3, [pc, #156]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 801279a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801279e:	f107 0120 	add.w	r1, r7, #32
 80127a2:	2205      	movs	r2, #5
 80127a4:	4618      	mov	r0, r3
 80127a6:	f002 f90a 	bl	80149be <RegionVerify>
 80127aa:	4603      	mov	r3, r0
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d005      	beq.n	80127bc <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80127b0:	f997 2020 	ldrsb.w	r2, [r7, #32]
 80127b4:	4b20      	ldr	r3, [pc, #128]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 80127b6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80127ba:	e001      	b.n	80127c0 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80127bc:	2303      	movs	r3, #3
 80127be:	e032      	b.n	8012826 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80127c0:	4b1d      	ldr	r3, [pc, #116]	@ (8012838 <LoRaMacMcpsRequest+0x26c>)
 80127c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80127c6:	4a1b      	ldr	r2, [pc, #108]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 80127c8:	f8d2 249c 	ldr.w	r2, [r2, #1180]	@ 0x49c
 80127cc:	4611      	mov	r1, r2
 80127ce:	4618      	mov	r0, r3
 80127d0:	f7fc fc6a 	bl	800f0a8 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 80127d4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80127d6:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80127da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80127de:	78fb      	ldrb	r3, [r7, #3]
 80127e0:	9300      	str	r3, [sp, #0]
 80127e2:	4613      	mov	r3, r2
 80127e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80127e6:	f7fd fc0f 	bl	8010008 <Send>
 80127ea:	4603      	mov	r3, r0
 80127ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80127f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d10b      	bne.n	8012810 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80127f8:	7b3a      	ldrb	r2, [r7, #12]
 80127fa:	4b0e      	ldr	r3, [pc, #56]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 80127fc:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8012800:	4a0c      	ldr	r2, [pc, #48]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 8012802:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 8012806:	f043 0301 	orr.w	r3, r3, #1
 801280a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 801280e:	e003      	b.n	8012818 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8012810:	4b08      	ldr	r3, [pc, #32]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 8012812:	2200      	movs	r2, #0
 8012814:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012818:	4b06      	ldr	r3, [pc, #24]	@ (8012834 <LoRaMacMcpsRequest+0x268>)
 801281a:	f8d3 2498 	ldr.w	r2, [r3, #1176]	@ 0x498
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	611a      	str	r2, [r3, #16]

    return status;
 8012822:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8012826:	4618      	mov	r0, r3
 8012828:	3740      	adds	r7, #64	@ 0x40
 801282a:	46bd      	mov	sp, r7
 801282c:	bdb0      	pop	{r4, r5, r7, pc}
 801282e:	bf00      	nop
 8012830:	20000d0c 	.word	0x20000d0c
 8012834:	200008c8 	.word	0x200008c8
 8012838:	20000de8 	.word	0x20000de8

0801283c <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	4603      	mov	r3, r0
 8012844:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8012846:	79fb      	ldrb	r3, [r7, #7]
 8012848:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801284a:	4b0a      	ldr	r3, [pc, #40]	@ (8012874 <LoRaMacTestSetDutyCycleOn+0x38>)
 801284c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012850:	f107 010c 	add.w	r1, r7, #12
 8012854:	220f      	movs	r2, #15
 8012856:	4618      	mov	r0, r3
 8012858:	f002 f8b1 	bl	80149be <RegionVerify>
 801285c:	4603      	mov	r3, r0
 801285e:	2b00      	cmp	r3, #0
 8012860:	d003      	beq.n	801286a <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8012862:	4a04      	ldr	r2, [pc, #16]	@ (8012874 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012864:	79fb      	ldrb	r3, [r7, #7]
 8012866:	f882 3108 	strb.w	r3, [r2, #264]	@ 0x108
    }
}
 801286a:	bf00      	nop
 801286c:	3710      	adds	r7, #16
 801286e:	46bd      	mov	sp, r7
 8012870:	bd80      	pop	{r7, pc}
 8012872:	bf00      	nop
 8012874:	20000de8 	.word	0x20000de8

08012878 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8012878:	b580      	push	{r7, lr}
 801287a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 801287c:	f7fe ff26 	bl	80116cc <LoRaMacStop>
 8012880:	4603      	mov	r3, r0
 8012882:	2b00      	cmp	r3, #0
 8012884:	d111      	bne.n	80128aa <LoRaMacDeInitialization+0x32>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8012886:	480a      	ldr	r0, [pc, #40]	@ (80128b0 <LoRaMacDeInitialization+0x38>)
 8012888:	f008 fc4c 	bl	801b124 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 801288c:	4809      	ldr	r0, [pc, #36]	@ (80128b4 <LoRaMacDeInitialization+0x3c>)
 801288e:	f008 fc49 	bl	801b124 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8012892:	4809      	ldr	r0, [pc, #36]	@ (80128b8 <LoRaMacDeInitialization+0x40>)
 8012894:	f008 fc46 	bl	801b124 <UTIL_TIMER_Stop>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8012898:	f000 f948 	bl	8012b2c <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( );
 801289c:	f7fd ff1a 	bl	80106d4 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 80128a0:	4b06      	ldr	r3, [pc, #24]	@ (80128bc <LoRaMacDeInitialization+0x44>)
 80128a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128a4:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80128a6:	2300      	movs	r3, #0
 80128a8:	e000      	b.n	80128ac <LoRaMacDeInitialization+0x34>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80128aa:	2301      	movs	r3, #1
    }
}
 80128ac:	4618      	mov	r0, r3
 80128ae:	bd80      	pop	{r7, pc}
 80128b0:	20000c30 	.word	0x20000c30
 80128b4:	20000c48 	.word	0x20000c48
 80128b8:	20000c60 	.word	0x20000c60
 80128bc:	0801f2e0 	.word	0x0801f2e0

080128c0 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b08c      	sub	sp, #48	@ 0x30
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	60f8      	str	r0, [r7, #12]
 80128c8:	60b9      	str	r1, [r7, #8]
 80128ca:	607a      	str	r2, [r7, #4]
 80128cc:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80128ce:	2300      	movs	r3, #0
 80128d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	7b1b      	ldrb	r3, [r3, #12]
 80128d8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	7b5b      	ldrb	r3, [r3, #13]
 80128e0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	7b9b      	ldrb	r3, [r3, #14]
 80128e8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80128ec:	68fb      	ldr	r3, [r7, #12]
 80128ee:	685a      	ldr	r2, [r3, #4]
 80128f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128f2:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	785b      	ldrb	r3, [r3, #1]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	f000 8088 	beq.w	8012a0e <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80128fe:	2302      	movs	r3, #2
 8012900:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	7bdb      	ldrb	r3, [r3, #15]
 8012908:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	7c1b      	ldrb	r3, [r3, #16]
 8012910:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012914:	4611      	mov	r1, r2
 8012916:	4618      	mov	r0, r3
 8012918:	f002 f816 	bl	8014948 <RegionGetPhyParam>
 801291c:	4603      	mov	r3, r0
 801291e:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8012920:	6a3b      	ldr	r3, [r7, #32]
 8012922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 8012926:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 801292a:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 801292e:	4293      	cmp	r3, r2
 8012930:	bfb8      	it	lt
 8012932:	4613      	movlt	r3, r2
 8012934:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	685b      	ldr	r3, [r3, #4]
 801293c:	68fa      	ldr	r2, [r7, #12]
 801293e:	8912      	ldrh	r2, [r2, #8]
 8012940:	4293      	cmp	r3, r2
 8012942:	d302      	bcc.n	801294a <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8012944:	2301      	movs	r3, #1
 8012946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	685b      	ldr	r3, [r3, #4]
 801294e:	68fa      	ldr	r2, [r7, #12]
 8012950:	8912      	ldrh	r2, [r2, #8]
 8012952:	4611      	mov	r1, r2
 8012954:	68fa      	ldr	r2, [r7, #12]
 8012956:	8952      	ldrh	r2, [r2, #10]
 8012958:	440a      	add	r2, r1
 801295a:	4293      	cmp	r3, r2
 801295c:	d30f      	bcc.n	801297e <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 801295e:	230a      	movs	r3, #10
 8012960:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	7c1b      	ldrb	r3, [r3, #16]
 8012968:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801296c:	4611      	mov	r1, r2
 801296e:	4618      	mov	r0, r3
 8012970:	f001 ffea 	bl	8014948 <RegionGetPhyParam>
 8012974:	4603      	mov	r3, r0
 8012976:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8012978:	6a3b      	ldr	r3, [r7, #32]
 801297a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	685b      	ldr	r3, [r3, #4]
 8012982:	68fa      	ldr	r2, [r7, #12]
 8012984:	8912      	ldrh	r2, [r2, #8]
 8012986:	4611      	mov	r1, r2
 8012988:	68fa      	ldr	r2, [r7, #12]
 801298a:	8952      	ldrh	r2, [r2, #10]
 801298c:	0052      	lsls	r2, r2, #1
 801298e:	440a      	add	r2, r1
 8012990:	4293      	cmp	r3, r2
 8012992:	d33c      	bcc.n	8012a0e <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	685b      	ldr	r3, [r3, #4]
 8012998:	68fa      	ldr	r2, [r7, #12]
 801299a:	8912      	ldrh	r2, [r2, #8]
 801299c:	1a9b      	subs	r3, r3, r2
 801299e:	68fa      	ldr	r2, [r7, #12]
 80129a0:	8952      	ldrh	r2, [r2, #10]
 80129a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80129a6:	fb01 f202 	mul.w	r2, r1, r2
 80129aa:	1a9b      	subs	r3, r3, r2
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d12e      	bne.n	8012a0e <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80129b0:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80129b4:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80129b8:	429a      	cmp	r2, r3
 80129ba:	d110      	bne.n	80129de <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	781b      	ldrb	r3, [r3, #0]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d009      	beq.n	80129d8 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80129c4:	2302      	movs	r3, #2
 80129c6:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	7c1b      	ldrb	r3, [r3, #16]
 80129cc:	f107 0210 	add.w	r2, r7, #16
 80129d0:	4611      	mov	r1, r2
 80129d2:	4618      	mov	r0, r3
 80129d4:	f001 ffe1 	bl	801499a <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80129d8:	2301      	movs	r3, #1
 80129da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80129de:	2321      	movs	r3, #33	@ 0x21
 80129e0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80129e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80129e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	7bdb      	ldrb	r3, [r3, #15]
 80129f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	7c1b      	ldrb	r3, [r3, #16]
 80129f8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80129fc:	4611      	mov	r1, r2
 80129fe:	4618      	mov	r0, r3
 8012a00:	f001 ffa2 	bl	8014948 <RegionGetPhyParam>
 8012a04:	4603      	mov	r3, r0
 8012a06:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8012a08:	6a3b      	ldr	r3, [r7, #32]
 8012a0a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8012a0e:	68bb      	ldr	r3, [r7, #8]
 8012a10:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8012a14:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8012a1c:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8012a24:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8012a26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	3730      	adds	r7, #48	@ 0x30
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	bd80      	pop	{r7, pc}

08012a32 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8012a32:	b480      	push	{r7}
 8012a34:	b085      	sub	sp, #20
 8012a36:	af00      	add	r7, sp, #0
 8012a38:	60f8      	str	r0, [r7, #12]
 8012a3a:	60b9      	str	r1, [r7, #8]
 8012a3c:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a3e:	bf00      	nop
 8012a40:	3714      	adds	r7, #20
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bc80      	pop	{r7}
 8012a46:	4770      	bx	lr

08012a48 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8012a48:	b480      	push	{r7}
 8012a4a:	b083      	sub	sp, #12
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	4603      	mov	r3, r0
 8012a50:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a52:	bf00      	nop
 8012a54:	370c      	adds	r7, #12
 8012a56:	46bd      	mov	sp, r7
 8012a58:	bc80      	pop	{r7}
 8012a5a:	4770      	bx	lr

08012a5c <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	b083      	sub	sp, #12
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	4603      	mov	r3, r0
 8012a64:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a66:	bf00      	nop
 8012a68:	370c      	adds	r7, #12
 8012a6a:	46bd      	mov	sp, r7
 8012a6c:	bc80      	pop	{r7}
 8012a6e:	4770      	bx	lr

08012a70 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8012a70:	b480      	push	{r7}
 8012a72:	b083      	sub	sp, #12
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	4603      	mov	r3, r0
 8012a78:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a7a:	bf00      	nop
 8012a7c:	370c      	adds	r7, #12
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	bc80      	pop	{r7}
 8012a82:	4770      	bx	lr

08012a84 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8012a84:	b480      	push	{r7}
 8012a86:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8012a88:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	bc80      	pop	{r7}
 8012a90:	4770      	bx	lr

08012a92 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8012a92:	b480      	push	{r7}
 8012a94:	b083      	sub	sp, #12
 8012a96:	af00      	add	r7, sp, #0
 8012a98:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012a9a:	bf00      	nop
 8012a9c:	370c      	adds	r7, #12
 8012a9e:	46bd      	mov	sp, r7
 8012aa0:	bc80      	pop	{r7}
 8012aa2:	4770      	bx	lr

08012aa4 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8012aa4:	b480      	push	{r7}
 8012aa6:	b083      	sub	sp, #12
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012aac:	bf00      	nop
 8012aae:	370c      	adds	r7, #12
 8012ab0:	46bd      	mov	sp, r7
 8012ab2:	bc80      	pop	{r7}
 8012ab4:	4770      	bx	lr

08012ab6 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8012ab6:	b480      	push	{r7}
 8012ab8:	b083      	sub	sp, #12
 8012aba:	af00      	add	r7, sp, #0
 8012abc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012abe:	bf00      	nop
 8012ac0:	370c      	adds	r7, #12
 8012ac2:	46bd      	mov	sp, r7
 8012ac4:	bc80      	pop	{r7}
 8012ac6:	4770      	bx	lr

08012ac8 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
 8012ad0:	460b      	mov	r3, r1
 8012ad2:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8012ad4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	370c      	adds	r7, #12
 8012ada:	46bd      	mov	sp, r7
 8012adc:	bc80      	pop	{r7}
 8012ade:	4770      	bx	lr

08012ae0 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012ae4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012ae6:	4618      	mov	r0, r3
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	bc80      	pop	{r7}
 8012aec:	4770      	bx	lr

08012aee <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8012aee:	b480      	push	{r7}
 8012af0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012af2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	46bd      	mov	sp, r7
 8012af8:	bc80      	pop	{r7}
 8012afa:	4770      	bx	lr

08012afc <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8012afc:	b480      	push	{r7}
 8012afe:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012b00:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b02:	4618      	mov	r0, r3
 8012b04:	46bd      	mov	sp, r7
 8012b06:	bc80      	pop	{r7}
 8012b08:	4770      	bx	lr

08012b0a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8012b0a:	b480      	push	{r7}
 8012b0c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012b0e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	46bd      	mov	sp, r7
 8012b14:	bc80      	pop	{r7}
 8012b16:	4770      	bx	lr

08012b18 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8012b18:	b480      	push	{r7}
 8012b1a:	b083      	sub	sp, #12
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	4603      	mov	r3, r0
 8012b20:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b22:	bf00      	nop
 8012b24:	370c      	adds	r7, #12
 8012b26:	46bd      	mov	sp, r7
 8012b28:	bc80      	pop	{r7}
 8012b2a:	4770      	bx	lr

08012b2c <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8012b2c:	b480      	push	{r7}
 8012b2e:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b30:	bf00      	nop
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bc80      	pop	{r7}
 8012b36:	4770      	bx	lr

08012b38 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8012b38:	b480      	push	{r7}
 8012b3a:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b3c:	bf00      	nop
 8012b3e:	46bd      	mov	sp, r7
 8012b40:	bc80      	pop	{r7}
 8012b42:	4770      	bx	lr

08012b44 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8012b44:	b480      	push	{r7}
 8012b46:	b083      	sub	sp, #12
 8012b48:	af00      	add	r7, sp, #0
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012b4e:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b50:	4618      	mov	r0, r3
 8012b52:	370c      	adds	r7, #12
 8012b54:	46bd      	mov	sp, r7
 8012b56:	bc80      	pop	{r7}
 8012b58:	4770      	bx	lr

08012b5a <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8012b5a:	b480      	push	{r7}
 8012b5c:	b083      	sub	sp, #12
 8012b5e:	af00      	add	r7, sp, #0
 8012b60:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012b62:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	370c      	adds	r7, #12
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	bc80      	pop	{r7}
 8012b6c:	4770      	bx	lr

08012b6e <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8012b6e:	b480      	push	{r7}
 8012b70:	b083      	sub	sp, #12
 8012b72:	af00      	add	r7, sp, #0
 8012b74:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012b76:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b78:	4618      	mov	r0, r3
 8012b7a:	370c      	adds	r7, #12
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	bc80      	pop	{r7}
 8012b80:	4770      	bx	lr

08012b82 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8012b82:	b480      	push	{r7}
 8012b84:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b86:	bf00      	nop
 8012b88:	46bd      	mov	sp, r7
 8012b8a:	bc80      	pop	{r7}
 8012b8c:	4770      	bx	lr

08012b8e <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8012b8e:	b480      	push	{r7}
 8012b90:	b083      	sub	sp, #12
 8012b92:	af00      	add	r7, sp, #0
 8012b94:	4603      	mov	r3, r0
 8012b96:	6039      	str	r1, [r7, #0]
 8012b98:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8012b9a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	370c      	adds	r7, #12
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	bc80      	pop	{r7}
 8012ba4:	4770      	bx	lr

08012ba6 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8012ba6:	b480      	push	{r7}
 8012ba8:	b083      	sub	sp, #12
 8012baa:	af00      	add	r7, sp, #0
 8012bac:	4603      	mov	r3, r0
 8012bae:	603a      	str	r2, [r7, #0]
 8012bb0:	80fb      	strh	r3, [r7, #6]
 8012bb2:	460b      	mov	r3, r1
 8012bb4:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012bb6:	bf00      	nop
 8012bb8:	370c      	adds	r7, #12
 8012bba:	46bd      	mov	sp, r7
 8012bbc:	bc80      	pop	{r7}
 8012bbe:	4770      	bx	lr

08012bc0 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8012bc0:	b480      	push	{r7}
 8012bc2:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012bc4:	bf00      	nop
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	bc80      	pop	{r7}
 8012bca:	4770      	bx	lr

08012bcc <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8012bcc:	b480      	push	{r7}
 8012bce:	b083      	sub	sp, #12
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8012bd4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	370c      	adds	r7, #12
 8012bda:	46bd      	mov	sp, r7
 8012bdc:	bc80      	pop	{r7}
 8012bde:	4770      	bx	lr

08012be0 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8012be0:	b480      	push	{r7}
 8012be2:	b083      	sub	sp, #12
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8012be8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012bea:	4618      	mov	r0, r3
 8012bec:	370c      	adds	r7, #12
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bc80      	pop	{r7}
 8012bf2:	4770      	bx	lr

08012bf4 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8012bf4:	b480      	push	{r7}
 8012bf6:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012bf8:	bf00      	nop
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bc80      	pop	{r7}
 8012bfe:	4770      	bx	lr

08012c00 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8012c00:	b480      	push	{r7}
 8012c02:	b083      	sub	sp, #12
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
 8012c08:	460b      	mov	r3, r1
 8012c0a:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c0c:	bf00      	nop
 8012c0e:	370c      	adds	r7, #12
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bc80      	pop	{r7}
 8012c14:	4770      	bx	lr

08012c16 <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8012c16:	b480      	push	{r7}
 8012c18:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c1a:	bf00      	nop
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	bc80      	pop	{r7}
 8012c20:	4770      	bx	lr

08012c22 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8012c22:	b480      	push	{r7}
 8012c24:	b085      	sub	sp, #20
 8012c26:	af00      	add	r7, sp, #0
 8012c28:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012c2e:	2300      	movs	r3, #0
 8012c30:	81fb      	strh	r3, [r7, #14]
 8012c32:	e00a      	b.n	8012c4a <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8012c34:	89fb      	ldrh	r3, [r7, #14]
 8012c36:	68ba      	ldr	r2, [r7, #8]
 8012c38:	4413      	add	r3, r2
 8012c3a:	781b      	ldrb	r3, [r3, #0]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d001      	beq.n	8012c44 <IsSlotFree+0x22>
        {
            return false;
 8012c40:	2300      	movs	r3, #0
 8012c42:	e006      	b.n	8012c52 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012c44:	89fb      	ldrh	r3, [r7, #14]
 8012c46:	3301      	adds	r3, #1
 8012c48:	81fb      	strh	r3, [r7, #14]
 8012c4a:	89fb      	ldrh	r3, [r7, #14]
 8012c4c:	2b0f      	cmp	r3, #15
 8012c4e:	d9f1      	bls.n	8012c34 <IsSlotFree+0x12>
        }
    }
    return true;
 8012c50:	2301      	movs	r3, #1
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	3714      	adds	r7, #20
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bc80      	pop	{r7}
 8012c5a:	4770      	bx	lr

08012c5c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8012c5c:	b580      	push	{r7, lr}
 8012c5e:	b082      	sub	sp, #8
 8012c60:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8012c62:	2300      	movs	r3, #0
 8012c64:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8012c66:	e007      	b.n	8012c78 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8012c68:	79fb      	ldrb	r3, [r7, #7]
 8012c6a:	3301      	adds	r3, #1
 8012c6c:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8012c6e:	79fb      	ldrb	r3, [r7, #7]
 8012c70:	2b20      	cmp	r3, #32
 8012c72:	d101      	bne.n	8012c78 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8012c74:	2300      	movs	r3, #0
 8012c76:	e012      	b.n	8012c9e <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8012c78:	79fb      	ldrb	r3, [r7, #7]
 8012c7a:	011b      	lsls	r3, r3, #4
 8012c7c:	3308      	adds	r3, #8
 8012c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8012ca8 <MallocNewMacCommandSlot+0x4c>)
 8012c80:	4413      	add	r3, r2
 8012c82:	4618      	mov	r0, r3
 8012c84:	f7ff ffcd 	bl	8012c22 <IsSlotFree>
 8012c88:	4603      	mov	r3, r0
 8012c8a:	f083 0301 	eor.w	r3, r3, #1
 8012c8e:	b2db      	uxtb	r3, r3
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d1e9      	bne.n	8012c68 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8012c94:	79fb      	ldrb	r3, [r7, #7]
 8012c96:	011b      	lsls	r3, r3, #4
 8012c98:	3308      	adds	r3, #8
 8012c9a:	4a03      	ldr	r2, [pc, #12]	@ (8012ca8 <MallocNewMacCommandSlot+0x4c>)
 8012c9c:	4413      	add	r3, r2
}
 8012c9e:	4618      	mov	r0, r3
 8012ca0:	3708      	adds	r7, #8
 8012ca2:	46bd      	mov	sp, r7
 8012ca4:	bd80      	pop	{r7, pc}
 8012ca6:	bf00      	nop
 8012ca8:	20001988 	.word	0x20001988

08012cac <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b082      	sub	sp, #8
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d101      	bne.n	8012cbe <FreeMacCommandSlot+0x12>
    {
        return false;
 8012cba:	2300      	movs	r3, #0
 8012cbc:	e005      	b.n	8012cca <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8012cbe:	2210      	movs	r2, #16
 8012cc0:	2100      	movs	r1, #0
 8012cc2:	6878      	ldr	r0, [r7, #4]
 8012cc4:	f004 f91c 	bl	8016f00 <memset1>

    return true;
 8012cc8:	2301      	movs	r3, #1
}
 8012cca:	4618      	mov	r0, r3
 8012ccc:	3708      	adds	r7, #8
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}

08012cd2 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8012cd2:	b480      	push	{r7}
 8012cd4:	b083      	sub	sp, #12
 8012cd6:	af00      	add	r7, sp, #0
 8012cd8:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d101      	bne.n	8012ce4 <LinkedListInit+0x12>
    {
        return false;
 8012ce0:	2300      	movs	r3, #0
 8012ce2:	e006      	b.n	8012cf2 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	2200      	movs	r2, #0
 8012ce8:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	2200      	movs	r2, #0
 8012cee:	605a      	str	r2, [r3, #4]

    return true;
 8012cf0:	2301      	movs	r3, #1
}
 8012cf2:	4618      	mov	r0, r3
 8012cf4:	370c      	adds	r7, #12
 8012cf6:	46bd      	mov	sp, r7
 8012cf8:	bc80      	pop	{r7}
 8012cfa:	4770      	bx	lr

08012cfc <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8012cfc:	b480      	push	{r7}
 8012cfe:	b083      	sub	sp, #12
 8012d00:	af00      	add	r7, sp, #0
 8012d02:	6078      	str	r0, [r7, #4]
 8012d04:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d002      	beq.n	8012d12 <LinkedListAdd+0x16>
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d101      	bne.n	8012d16 <LinkedListAdd+0x1a>
    {
        return false;
 8012d12:	2300      	movs	r3, #0
 8012d14:	e015      	b.n	8012d42 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d102      	bne.n	8012d24 <LinkedListAdd+0x28>
    {
        list->First = element;
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	683a      	ldr	r2, [r7, #0]
 8012d22:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	685b      	ldr	r3, [r3, #4]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d003      	beq.n	8012d34 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	685b      	ldr	r3, [r3, #4]
 8012d30:	683a      	ldr	r2, [r7, #0]
 8012d32:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8012d34:	683b      	ldr	r3, [r7, #0]
 8012d36:	2200      	movs	r2, #0
 8012d38:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	683a      	ldr	r2, [r7, #0]
 8012d3e:	605a      	str	r2, [r3, #4]

    return true;
 8012d40:	2301      	movs	r3, #1
}
 8012d42:	4618      	mov	r0, r3
 8012d44:	370c      	adds	r7, #12
 8012d46:	46bd      	mov	sp, r7
 8012d48:	bc80      	pop	{r7}
 8012d4a:	4770      	bx	lr

08012d4c <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8012d4c:	b480      	push	{r7}
 8012d4e:	b085      	sub	sp, #20
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
 8012d54:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d002      	beq.n	8012d62 <LinkedListGetPrevious+0x16>
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d101      	bne.n	8012d66 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8012d62:	2300      	movs	r3, #0
 8012d64:	e016      	b.n	8012d94 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8012d6c:	683a      	ldr	r2, [r7, #0]
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	429a      	cmp	r2, r3
 8012d72:	d00c      	beq.n	8012d8e <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012d74:	e002      	b.n	8012d7c <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d007      	beq.n	8012d92 <LinkedListGetPrevious+0x46>
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	683a      	ldr	r2, [r7, #0]
 8012d88:	429a      	cmp	r2, r3
 8012d8a:	d1f4      	bne.n	8012d76 <LinkedListGetPrevious+0x2a>
 8012d8c:	e001      	b.n	8012d92 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8012d8e:	2300      	movs	r3, #0
 8012d90:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8012d92:	68fb      	ldr	r3, [r7, #12]
}
 8012d94:	4618      	mov	r0, r3
 8012d96:	3714      	adds	r7, #20
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	bc80      	pop	{r7}
 8012d9c:	4770      	bx	lr

08012d9e <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8012d9e:	b580      	push	{r7, lr}
 8012da0:	b084      	sub	sp, #16
 8012da2:	af00      	add	r7, sp, #0
 8012da4:	6078      	str	r0, [r7, #4]
 8012da6:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d002      	beq.n	8012db4 <LinkedListRemove+0x16>
 8012dae:	683b      	ldr	r3, [r7, #0]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d101      	bne.n	8012db8 <LinkedListRemove+0x1a>
    {
        return false;
 8012db4:	2300      	movs	r3, #0
 8012db6:	e020      	b.n	8012dfa <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8012db8:	6839      	ldr	r1, [r7, #0]
 8012dba:	6878      	ldr	r0, [r7, #4]
 8012dbc:	f7ff ffc6 	bl	8012d4c <LinkedListGetPrevious>
 8012dc0:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	683a      	ldr	r2, [r7, #0]
 8012dc8:	429a      	cmp	r2, r3
 8012dca:	d103      	bne.n	8012dd4 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8012dcc:	683b      	ldr	r3, [r7, #0]
 8012dce:	681a      	ldr	r2, [r3, #0]
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	685b      	ldr	r3, [r3, #4]
 8012dd8:	683a      	ldr	r2, [r7, #0]
 8012dda:	429a      	cmp	r2, r3
 8012ddc:	d102      	bne.n	8012de4 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	68fa      	ldr	r2, [r7, #12]
 8012de2:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d003      	beq.n	8012df2 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	681a      	ldr	r2, [r3, #0]
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8012df2:	683b      	ldr	r3, [r7, #0]
 8012df4:	2200      	movs	r2, #0
 8012df6:	601a      	str	r2, [r3, #0]

    return true;
 8012df8:	2301      	movs	r3, #1
}
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	3710      	adds	r7, #16
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	bd80      	pop	{r7, pc}
	...

08012e04 <IsSticky>:
 * \param [in]  cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8012e04:	b480      	push	{r7}
 8012e06:	b083      	sub	sp, #12
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	4603      	mov	r3, r0
 8012e0c:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8012e0e:	79fb      	ldrb	r3, [r7, #7]
 8012e10:	2b11      	cmp	r3, #17
 8012e12:	bf8c      	ite	hi
 8012e14:	2201      	movhi	r2, #1
 8012e16:	2200      	movls	r2, #0
 8012e18:	b2d2      	uxtb	r2, r2
 8012e1a:	2a00      	cmp	r2, #0
 8012e1c:	d10d      	bne.n	8012e3a <IsSticky+0x36>
 8012e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8012e48 <IsSticky+0x44>)
 8012e20:	fa22 f303 	lsr.w	r3, r2, r3
 8012e24:	f003 0301 	and.w	r3, r3, #1
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	bf14      	ite	ne
 8012e2c:	2301      	movne	r3, #1
 8012e2e:	2300      	moveq	r3, #0
 8012e30:	b2db      	uxtb	r3, r3
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d001      	beq.n	8012e3a <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8012e36:	2301      	movs	r3, #1
 8012e38:	e000      	b.n	8012e3c <IsSticky+0x38>
        default:
            return false;
 8012e3a:	2300      	movs	r3, #0
    }
}
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	370c      	adds	r7, #12
 8012e40:	46bd      	mov	sp, r7
 8012e42:	bc80      	pop	{r7}
 8012e44:	4770      	bx	lr
 8012e46:	bf00      	nop
 8012e48:	00020720 	.word	0x00020720

08012e4c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8012e50:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8012e54:	2100      	movs	r1, #0
 8012e56:	4804      	ldr	r0, [pc, #16]	@ (8012e68 <LoRaMacCommandsInit+0x1c>)
 8012e58:	f004 f852 	bl	8016f00 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8012e5c:	4802      	ldr	r0, [pc, #8]	@ (8012e68 <LoRaMacCommandsInit+0x1c>)
 8012e5e:	f7ff ff38 	bl	8012cd2 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8012e62:	2300      	movs	r3, #0
}
 8012e64:	4618      	mov	r0, r3
 8012e66:	bd80      	pop	{r7, pc}
 8012e68:	20001988 	.word	0x20001988

08012e6c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8012e6c:	b580      	push	{r7, lr}
 8012e6e:	b086      	sub	sp, #24
 8012e70:	af00      	add	r7, sp, #0
 8012e72:	4603      	mov	r3, r0
 8012e74:	60b9      	str	r1, [r7, #8]
 8012e76:	607a      	str	r2, [r7, #4]
 8012e78:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8012e7a:	68bb      	ldr	r3, [r7, #8]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d101      	bne.n	8012e84 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8012e80:	2301      	movs	r3, #1
 8012e82:	e033      	b.n	8012eec <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8012e84:	f7ff feea 	bl	8012c5c <MallocNewMacCommandSlot>
 8012e88:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8012e8a:	697b      	ldr	r3, [r7, #20]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d101      	bne.n	8012e94 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8012e90:	2302      	movs	r3, #2
 8012e92:	e02b      	b.n	8012eec <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8012e94:	6979      	ldr	r1, [r7, #20]
 8012e96:	4817      	ldr	r0, [pc, #92]	@ (8012ef4 <LoRaMacCommandsAddCmd+0x88>)
 8012e98:	f7ff ff30 	bl	8012cfc <LinkedListAdd>
 8012e9c:	4603      	mov	r3, r0
 8012e9e:	f083 0301 	eor.w	r3, r3, #1
 8012ea2:	b2db      	uxtb	r3, r3
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d001      	beq.n	8012eac <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8012ea8:	2305      	movs	r3, #5
 8012eaa:	e01f      	b.n	8012eec <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 8012eac:	697b      	ldr	r3, [r7, #20]
 8012eae:	7bfa      	ldrb	r2, [r7, #15]
 8012eb0:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8012eb2:	697b      	ldr	r3, [r7, #20]
 8012eb4:	687a      	ldr	r2, [r7, #4]
 8012eb6:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8012eb8:	697b      	ldr	r3, [r7, #20]
 8012eba:	3305      	adds	r3, #5
 8012ebc:	687a      	ldr	r2, [r7, #4]
 8012ebe:	b292      	uxth	r2, r2
 8012ec0:	68b9      	ldr	r1, [r7, #8]
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	f003 ffe1 	bl	8016e8a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8012ec8:	7bfb      	ldrb	r3, [r7, #15]
 8012eca:	4618      	mov	r0, r3
 8012ecc:	f7ff ff9a 	bl	8012e04 <IsSticky>
 8012ed0:	4603      	mov	r3, r0
 8012ed2:	461a      	mov	r2, r3
 8012ed4:	697b      	ldr	r3, [r7, #20]
 8012ed6:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8012ed8:	4b06      	ldr	r3, [pc, #24]	@ (8012ef4 <LoRaMacCommandsAddCmd+0x88>)
 8012eda:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	4413      	add	r3, r2
 8012ee2:	3301      	adds	r3, #1
 8012ee4:	4a03      	ldr	r2, [pc, #12]	@ (8012ef4 <LoRaMacCommandsAddCmd+0x88>)
 8012ee6:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8012eea:	2300      	movs	r3, #0
}
 8012eec:	4618      	mov	r0, r3
 8012eee:	3718      	adds	r7, #24
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bd80      	pop	{r7, pc}
 8012ef4:	20001988 	.word	0x20001988

08012ef8 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b082      	sub	sp, #8
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d101      	bne.n	8012f0a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8012f06:	2301      	movs	r3, #1
 8012f08:	e021      	b.n	8012f4e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8012f0a:	6879      	ldr	r1, [r7, #4]
 8012f0c:	4812      	ldr	r0, [pc, #72]	@ (8012f58 <LoRaMacCommandsRemoveCmd+0x60>)
 8012f0e:	f7ff ff46 	bl	8012d9e <LinkedListRemove>
 8012f12:	4603      	mov	r3, r0
 8012f14:	f083 0301 	eor.w	r3, r3, #1
 8012f18:	b2db      	uxtb	r3, r3
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d001      	beq.n	8012f22 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8012f1e:	2303      	movs	r3, #3
 8012f20:	e015      	b.n	8012f4e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8012f22:	4b0d      	ldr	r3, [pc, #52]	@ (8012f58 <LoRaMacCommandsRemoveCmd+0x60>)
 8012f24:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	689b      	ldr	r3, [r3, #8]
 8012f2c:	1ad3      	subs	r3, r2, r3
 8012f2e:	3b01      	subs	r3, #1
 8012f30:	4a09      	ldr	r2, [pc, #36]	@ (8012f58 <LoRaMacCommandsRemoveCmd+0x60>)
 8012f32:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8012f36:	6878      	ldr	r0, [r7, #4]
 8012f38:	f7ff feb8 	bl	8012cac <FreeMacCommandSlot>
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	f083 0301 	eor.w	r3, r3, #1
 8012f42:	b2db      	uxtb	r3, r3
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d001      	beq.n	8012f4c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8012f48:	2305      	movs	r3, #5
 8012f4a:	e000      	b.n	8012f4e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8012f4c:	2300      	movs	r3, #0
}
 8012f4e:	4618      	mov	r0, r3
 8012f50:	3708      	adds	r7, #8
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}
 8012f56:	bf00      	nop
 8012f58:	20001988 	.word	0x20001988

08012f5c <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8012f5c:	b580      	push	{r7, lr}
 8012f5e:	b082      	sub	sp, #8
 8012f60:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8012f62:	4b0f      	ldr	r3, [pc, #60]	@ (8012fa0 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8012f64:	681b      	ldr	r3, [r3, #0]
 8012f66:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8012f68:	e012      	b.n	8012f90 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	7b1b      	ldrb	r3, [r3, #12]
 8012f6e:	f083 0301 	eor.w	r3, r3, #1
 8012f72:	b2db      	uxtb	r3, r3
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d008      	beq.n	8012f8a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8012f7e:	6878      	ldr	r0, [r7, #4]
 8012f80:	f7ff ffba 	bl	8012ef8 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8012f84:	683b      	ldr	r3, [r7, #0]
 8012f86:	607b      	str	r3, [r7, #4]
 8012f88:	e002      	b.n	8012f90 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d1e9      	bne.n	8012f6a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8012f96:	2300      	movs	r3, #0
}
 8012f98:	4618      	mov	r0, r3
 8012f9a:	3708      	adds	r7, #8
 8012f9c:	46bd      	mov	sp, r7
 8012f9e:	bd80      	pop	{r7, pc}
 8012fa0:	20001988 	.word	0x20001988

08012fa4 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b082      	sub	sp, #8
 8012fa8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8012faa:	4b0e      	ldr	r3, [pc, #56]	@ (8012fe4 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8012fb0:	e00f      	b.n	8012fd2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	791b      	ldrb	r3, [r3, #4]
 8012fbc:	4618      	mov	r0, r3
 8012fbe:	f7ff ff21 	bl	8012e04 <IsSticky>
 8012fc2:	4603      	mov	r3, r0
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d002      	beq.n	8012fce <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8012fc8:	6878      	ldr	r0, [r7, #4]
 8012fca:	f7ff ff95 	bl	8012ef8 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8012fce:	683b      	ldr	r3, [r7, #0]
 8012fd0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d1ec      	bne.n	8012fb2 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8012fd8:	2300      	movs	r3, #0
}
 8012fda:	4618      	mov	r0, r3
 8012fdc:	3708      	adds	r7, #8
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	bd80      	pop	{r7, pc}
 8012fe2:	bf00      	nop
 8012fe4:	20001988 	.word	0x20001988

08012fe8 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8012fe8:	b480      	push	{r7}
 8012fea:	b083      	sub	sp, #12
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d101      	bne.n	8012ffa <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8012ff6:	2301      	movs	r3, #1
 8012ff8:	e005      	b.n	8013006 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8012ffa:	4b05      	ldr	r3, [pc, #20]	@ (8013010 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8012ffc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013004:	2300      	movs	r3, #0
}
 8013006:	4618      	mov	r0, r3
 8013008:	370c      	adds	r7, #12
 801300a:	46bd      	mov	sp, r7
 801300c:	bc80      	pop	{r7}
 801300e:	4770      	bx	lr
 8013010:	20001988 	.word	0x20001988

08013014 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b088      	sub	sp, #32
 8013018:	af00      	add	r7, sp, #0
 801301a:	60f8      	str	r0, [r7, #12]
 801301c:	60b9      	str	r1, [r7, #8]
 801301e:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8013020:	4b25      	ldr	r3, [pc, #148]	@ (80130b8 <LoRaMacCommandsSerializeCmds+0xa4>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8013026:	2300      	movs	r3, #0
 8013028:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d002      	beq.n	8013036 <LoRaMacCommandsSerializeCmds+0x22>
 8013030:	68bb      	ldr	r3, [r7, #8]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d126      	bne.n	8013084 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013036:	2301      	movs	r3, #1
 8013038:	e039      	b.n	80130ae <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801303a:	7efb      	ldrb	r3, [r7, #27]
 801303c:	68fa      	ldr	r2, [r7, #12]
 801303e:	1ad2      	subs	r2, r2, r3
 8013040:	69fb      	ldr	r3, [r7, #28]
 8013042:	689b      	ldr	r3, [r3, #8]
 8013044:	3301      	adds	r3, #1
 8013046:	429a      	cmp	r2, r3
 8013048:	d320      	bcc.n	801308c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801304a:	7efb      	ldrb	r3, [r7, #27]
 801304c:	1c5a      	adds	r2, r3, #1
 801304e:	76fa      	strb	r2, [r7, #27]
 8013050:	461a      	mov	r2, r3
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	4413      	add	r3, r2
 8013056:	69fa      	ldr	r2, [r7, #28]
 8013058:	7912      	ldrb	r2, [r2, #4]
 801305a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 801305c:	7efb      	ldrb	r3, [r7, #27]
 801305e:	687a      	ldr	r2, [r7, #4]
 8013060:	18d0      	adds	r0, r2, r3
 8013062:	69fb      	ldr	r3, [r7, #28]
 8013064:	1d59      	adds	r1, r3, #5
 8013066:	69fb      	ldr	r3, [r7, #28]
 8013068:	689b      	ldr	r3, [r3, #8]
 801306a:	b29b      	uxth	r3, r3
 801306c:	461a      	mov	r2, r3
 801306e:	f003 ff0c 	bl	8016e8a <memcpy1>
            itr += curElement->PayloadSize;
 8013072:	69fb      	ldr	r3, [r7, #28]
 8013074:	689b      	ldr	r3, [r3, #8]
 8013076:	b2da      	uxtb	r2, r3
 8013078:	7efb      	ldrb	r3, [r7, #27]
 801307a:	4413      	add	r3, r2
 801307c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801307e:	69fb      	ldr	r3, [r7, #28]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013084:	69fb      	ldr	r3, [r7, #28]
 8013086:	2b00      	cmp	r3, #0
 8013088:	d1d7      	bne.n	801303a <LoRaMacCommandsSerializeCmds+0x26>
 801308a:	e009      	b.n	80130a0 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 801308c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801308e:	e007      	b.n	80130a0 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8013090:	69fb      	ldr	r3, [r7, #28]
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8013096:	69f8      	ldr	r0, [r7, #28]
 8013098:	f7ff ff2e 	bl	8012ef8 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 801309c:	697b      	ldr	r3, [r7, #20]
 801309e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80130a0:	69fb      	ldr	r3, [r7, #28]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d1f4      	bne.n	8013090 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80130a6:	68b8      	ldr	r0, [r7, #8]
 80130a8:	f7ff ff9e 	bl	8012fe8 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80130ac:	2300      	movs	r3, #0
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3720      	adds	r7, #32
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	20001988 	.word	0x20001988

080130bc <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 80130bc:	b480      	push	{r7}
 80130be:	b085      	sub	sp, #20
 80130c0:	af00      	add	r7, sp, #0
 80130c2:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d101      	bne.n	80130ce <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80130ca:	2301      	movs	r3, #1
 80130cc:	e016      	b.n	80130fc <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 80130ce:	4b0e      	ldr	r3, [pc, #56]	@ (8013108 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	2200      	movs	r2, #0
 80130d8:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80130da:	e00b      	b.n	80130f4 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	7b1b      	ldrb	r3, [r3, #12]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d004      	beq.n	80130ee <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	2201      	movs	r2, #1
 80130e8:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80130ea:	2300      	movs	r3, #0
 80130ec:	e006      	b.n	80130fc <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d1f0      	bne.n	80130dc <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80130fa:	2300      	movs	r3, #0
}
 80130fc:	4618      	mov	r0, r3
 80130fe:	3714      	adds	r7, #20
 8013100:	46bd      	mov	sp, r7
 8013102:	bc80      	pop	{r7}
 8013104:	4770      	bx	lr
 8013106:	bf00      	nop
 8013108:	20001988 	.word	0x20001988

0801310c <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 801310c:	b480      	push	{r7}
 801310e:	b085      	sub	sp, #20
 8013110:	af00      	add	r7, sp, #0
 8013112:	4603      	mov	r3, r0
 8013114:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8013116:	2300      	movs	r3, #0
 8013118:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801311a:	79fb      	ldrb	r3, [r7, #7]
 801311c:	3b02      	subs	r3, #2
 801311e:	2b11      	cmp	r3, #17
 8013120:	d850      	bhi.n	80131c4 <LoRaMacCommandsGetCmdSize+0xb8>
 8013122:	a201      	add	r2, pc, #4	@ (adr r2, 8013128 <LoRaMacCommandsGetCmdSize+0x1c>)
 8013124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013128:	08013171 	.word	0x08013171
 801312c:	08013177 	.word	0x08013177
 8013130:	0801317d 	.word	0x0801317d
 8013134:	08013183 	.word	0x08013183
 8013138:	08013189 	.word	0x08013189
 801313c:	0801318f 	.word	0x0801318f
 8013140:	08013195 	.word	0x08013195
 8013144:	0801319b 	.word	0x0801319b
 8013148:	080131a1 	.word	0x080131a1
 801314c:	080131c5 	.word	0x080131c5
 8013150:	080131c5 	.word	0x080131c5
 8013154:	080131a7 	.word	0x080131a7
 8013158:	080131c5 	.word	0x080131c5
 801315c:	080131c5 	.word	0x080131c5
 8013160:	080131ad 	.word	0x080131ad
 8013164:	080131b3 	.word	0x080131b3
 8013168:	080131b9 	.word	0x080131b9
 801316c:	080131bf 	.word	0x080131bf
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013170:	2303      	movs	r3, #3
 8013172:	73fb      	strb	r3, [r7, #15]
            break;
 8013174:	e027      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8013176:	2305      	movs	r3, #5
 8013178:	73fb      	strb	r3, [r7, #15]
            break;
 801317a:	e024      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 801317c:	2302      	movs	r3, #2
 801317e:	73fb      	strb	r3, [r7, #15]
            break;
 8013180:	e021      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8013182:	2305      	movs	r3, #5
 8013184:	73fb      	strb	r3, [r7, #15]
            break;
 8013186:	e01e      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8013188:	2301      	movs	r3, #1
 801318a:	73fb      	strb	r3, [r7, #15]
            break;
 801318c:	e01b      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 801318e:	2306      	movs	r3, #6
 8013190:	73fb      	strb	r3, [r7, #15]
            break;
 8013192:	e018      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8013194:	2302      	movs	r3, #2
 8013196:	73fb      	strb	r3, [r7, #15]
            break;
 8013198:	e015      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801319a:	2302      	movs	r3, #2
 801319c:	73fb      	strb	r3, [r7, #15]
            break;
 801319e:	e012      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80131a0:	2305      	movs	r3, #5
 80131a2:	73fb      	strb	r3, [r7, #15]
            break;
 80131a4:	e00f      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80131a6:	2306      	movs	r3, #6
 80131a8:	73fb      	strb	r3, [r7, #15]
            break;
 80131aa:	e00c      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80131ac:	2301      	movs	r3, #1
 80131ae:	73fb      	strb	r3, [r7, #15]
            break;
 80131b0:	e009      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80131b2:	2305      	movs	r3, #5
 80131b4:	73fb      	strb	r3, [r7, #15]
            break;
 80131b6:	e006      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80131b8:	2304      	movs	r3, #4
 80131ba:	73fb      	strb	r3, [r7, #15]
            break;
 80131bc:	e003      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80131be:	2304      	movs	r3, #4
 80131c0:	73fb      	strb	r3, [r7, #15]
            break;
 80131c2:	e000      	b.n	80131c6 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80131c4:	bf00      	nop
        }
    }
    return cidSize;
 80131c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80131c8:	4618      	mov	r0, r3
 80131ca:	3714      	adds	r7, #20
 80131cc:	46bd      	mov	sp, r7
 80131ce:	bc80      	pop	{r7}
 80131d0:	4770      	bx	lr
 80131d2:	bf00      	nop

080131d4 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80131d4:	b480      	push	{r7}
 80131d6:	b083      	sub	sp, #12
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	4a07      	ldr	r2, [pc, #28]	@ (80131fc <IncreaseBufferPointer+0x28>)
 80131e0:	4293      	cmp	r3, r2
 80131e2:	d102      	bne.n	80131ea <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80131e4:	4b06      	ldr	r3, [pc, #24]	@ (8013200 <IncreaseBufferPointer+0x2c>)
 80131e6:	607b      	str	r3, [r7, #4]
 80131e8:	e002      	b.n	80131f0 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	3304      	adds	r3, #4
 80131ee:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 80131f0:	687b      	ldr	r3, [r7, #4]
}
 80131f2:	4618      	mov	r0, r3
 80131f4:	370c      	adds	r7, #12
 80131f6:	46bd      	mov	sp, r7
 80131f8:	bc80      	pop	{r7}
 80131fa:	4770      	bx	lr
 80131fc:	20001bb0 	.word	0x20001bb0
 8013200:	20001ba0 	.word	0x20001ba0

08013204 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013204:	b480      	push	{r7}
 8013206:	b083      	sub	sp, #12
 8013208:	af00      	add	r7, sp, #0
 801320a:	4603      	mov	r3, r0
 801320c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801320e:	79fb      	ldrb	r3, [r7, #7]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d101      	bne.n	8013218 <IsListEmpty+0x14>
    {
        return true;
 8013214:	2301      	movs	r3, #1
 8013216:	e000      	b.n	801321a <IsListEmpty+0x16>
    }
    return false;
 8013218:	2300      	movs	r3, #0
}
 801321a:	4618      	mov	r0, r3
 801321c:	370c      	adds	r7, #12
 801321e:	46bd      	mov	sp, r7
 8013220:	bc80      	pop	{r7}
 8013222:	4770      	bx	lr

08013224 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013224:	b480      	push	{r7}
 8013226:	b083      	sub	sp, #12
 8013228:	af00      	add	r7, sp, #0
 801322a:	4603      	mov	r3, r0
 801322c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801322e:	79fb      	ldrb	r3, [r7, #7]
 8013230:	2b04      	cmp	r3, #4
 8013232:	d901      	bls.n	8013238 <IsListFull+0x14>
    {
        return true;
 8013234:	2301      	movs	r3, #1
 8013236:	e000      	b.n	801323a <IsListFull+0x16>
    }
    return false;
 8013238:	2300      	movs	r3, #0
}
 801323a:	4618      	mov	r0, r3
 801323c:	370c      	adds	r7, #12
 801323e:	46bd      	mov	sp, r7
 8013240:	bc80      	pop	{r7}
 8013242:	4770      	bx	lr

08013244 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b086      	sub	sp, #24
 8013248:	af00      	add	r7, sp, #0
 801324a:	4603      	mov	r3, r0
 801324c:	60b9      	str	r1, [r7, #8]
 801324e:	607a      	str	r2, [r7, #4]
 8013250:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013252:	68bb      	ldr	r3, [r7, #8]
 8013254:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013256:	4b13      	ldr	r3, [pc, #76]	@ (80132a4 <GetElement+0x60>)
 8013258:	f893 3020 	ldrb.w	r3, [r3, #32]
 801325c:	4618      	mov	r0, r3
 801325e:	f7ff ffd1 	bl	8013204 <IsListEmpty>
 8013262:	4603      	mov	r3, r0
 8013264:	2b00      	cmp	r3, #0
 8013266:	d001      	beq.n	801326c <GetElement+0x28>
    {
        return NULL;
 8013268:	2300      	movs	r3, #0
 801326a:	e017      	b.n	801329c <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 801326c:	2300      	movs	r3, #0
 801326e:	74fb      	strb	r3, [r7, #19]
 8013270:	e00d      	b.n	801328e <GetElement+0x4a>
    {
        if( element->Request == request )
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	781b      	ldrb	r3, [r3, #0]
 8013276:	7bfa      	ldrb	r2, [r7, #15]
 8013278:	429a      	cmp	r2, r3
 801327a:	d101      	bne.n	8013280 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 801327c:	697b      	ldr	r3, [r7, #20]
 801327e:	e00d      	b.n	801329c <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013280:	6978      	ldr	r0, [r7, #20]
 8013282:	f7ff ffa7 	bl	80131d4 <IncreaseBufferPointer>
 8013286:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013288:	7cfb      	ldrb	r3, [r7, #19]
 801328a:	3301      	adds	r3, #1
 801328c:	74fb      	strb	r3, [r7, #19]
 801328e:	4b05      	ldr	r3, [pc, #20]	@ (80132a4 <GetElement+0x60>)
 8013290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013294:	7cfa      	ldrb	r2, [r7, #19]
 8013296:	429a      	cmp	r2, r3
 8013298:	d3eb      	bcc.n	8013272 <GetElement+0x2e>
    }

    return NULL;
 801329a:	2300      	movs	r3, #0
}
 801329c:	4618      	mov	r0, r3
 801329e:	3718      	adds	r7, #24
 80132a0:	46bd      	mov	sp, r7
 80132a2:	bd80      	pop	{r7, pc}
 80132a4:	20001b94 	.word	0x20001b94

080132a8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b082      	sub	sp, #8
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80132b0:	4a0c      	ldr	r2, [pc, #48]	@ (80132e4 <LoRaMacConfirmQueueInit+0x3c>)
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80132b6:	4b0b      	ldr	r3, [pc, #44]	@ (80132e4 <LoRaMacConfirmQueueInit+0x3c>)
 80132b8:	2200      	movs	r2, #0
 80132ba:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80132be:	4b09      	ldr	r3, [pc, #36]	@ (80132e4 <LoRaMacConfirmQueueInit+0x3c>)
 80132c0:	4a09      	ldr	r2, [pc, #36]	@ (80132e8 <LoRaMacConfirmQueueInit+0x40>)
 80132c2:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80132c4:	4b07      	ldr	r3, [pc, #28]	@ (80132e4 <LoRaMacConfirmQueueInit+0x3c>)
 80132c6:	4a08      	ldr	r2, [pc, #32]	@ (80132e8 <LoRaMacConfirmQueueInit+0x40>)
 80132c8:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80132ca:	2214      	movs	r2, #20
 80132cc:	21ff      	movs	r1, #255	@ 0xff
 80132ce:	4806      	ldr	r0, [pc, #24]	@ (80132e8 <LoRaMacConfirmQueueInit+0x40>)
 80132d0:	f003 fe16 	bl	8016f00 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80132d4:	4b03      	ldr	r3, [pc, #12]	@ (80132e4 <LoRaMacConfirmQueueInit+0x3c>)
 80132d6:	2201      	movs	r2, #1
 80132d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80132dc:	bf00      	nop
 80132de:	3708      	adds	r7, #8
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}
 80132e4:	20001b94 	.word	0x20001b94
 80132e8:	20001ba0 	.word	0x20001ba0

080132ec <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80132ec:	b580      	push	{r7, lr}
 80132ee:	b082      	sub	sp, #8
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80132f4:	4b19      	ldr	r3, [pc, #100]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 80132f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80132fa:	4618      	mov	r0, r3
 80132fc:	f7ff ff92 	bl	8013224 <IsListFull>
 8013300:	4603      	mov	r3, r0
 8013302:	2b00      	cmp	r3, #0
 8013304:	d001      	beq.n	801330a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013306:	2300      	movs	r3, #0
 8013308:	e024      	b.n	8013354 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801330a:	4b14      	ldr	r3, [pc, #80]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 801330c:	689b      	ldr	r3, [r3, #8]
 801330e:	687a      	ldr	r2, [r7, #4]
 8013310:	7812      	ldrb	r2, [r2, #0]
 8013312:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013314:	4b11      	ldr	r3, [pc, #68]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 8013316:	689b      	ldr	r3, [r3, #8]
 8013318:	687a      	ldr	r2, [r7, #4]
 801331a:	7852      	ldrb	r2, [r2, #1]
 801331c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801331e:	4b0f      	ldr	r3, [pc, #60]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 8013320:	689b      	ldr	r3, [r3, #8]
 8013322:	687a      	ldr	r2, [r7, #4]
 8013324:	78d2      	ldrb	r2, [r2, #3]
 8013326:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8013328:	4b0c      	ldr	r3, [pc, #48]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 801332a:	689b      	ldr	r3, [r3, #8]
 801332c:	687a      	ldr	r2, [r7, #4]
 801332e:	7892      	ldrb	r2, [r2, #2]
 8013330:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013332:	4b0a      	ldr	r3, [pc, #40]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 8013334:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013338:	3301      	adds	r3, #1
 801333a:	b2da      	uxtb	r2, r3
 801333c:	4b07      	ldr	r3, [pc, #28]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 801333e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013342:	4b06      	ldr	r3, [pc, #24]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 8013344:	689b      	ldr	r3, [r3, #8]
 8013346:	4618      	mov	r0, r3
 8013348:	f7ff ff44 	bl	80131d4 <IncreaseBufferPointer>
 801334c:	4603      	mov	r3, r0
 801334e:	4a03      	ldr	r2, [pc, #12]	@ (801335c <LoRaMacConfirmQueueAdd+0x70>)
 8013350:	6093      	str	r3, [r2, #8]

    return true;
 8013352:	2301      	movs	r3, #1
}
 8013354:	4618      	mov	r0, r3
 8013356:	3708      	adds	r7, #8
 8013358:	46bd      	mov	sp, r7
 801335a:	bd80      	pop	{r7, pc}
 801335c:	20001b94 	.word	0x20001b94

08013360 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013360:	b580      	push	{r7, lr}
 8013362:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013364:	4b0e      	ldr	r3, [pc, #56]	@ (80133a0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013366:	f893 3020 	ldrb.w	r3, [r3, #32]
 801336a:	4618      	mov	r0, r3
 801336c:	f7ff ff4a 	bl	8013204 <IsListEmpty>
 8013370:	4603      	mov	r3, r0
 8013372:	2b00      	cmp	r3, #0
 8013374:	d001      	beq.n	801337a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013376:	2300      	movs	r3, #0
 8013378:	e010      	b.n	801339c <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 801337a:	4b09      	ldr	r3, [pc, #36]	@ (80133a0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801337c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013380:	3b01      	subs	r3, #1
 8013382:	b2da      	uxtb	r2, r3
 8013384:	4b06      	ldr	r3, [pc, #24]	@ (80133a0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013386:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801338a:	4b05      	ldr	r3, [pc, #20]	@ (80133a0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801338c:	685b      	ldr	r3, [r3, #4]
 801338e:	4618      	mov	r0, r3
 8013390:	f7ff ff20 	bl	80131d4 <IncreaseBufferPointer>
 8013394:	4603      	mov	r3, r0
 8013396:	4a02      	ldr	r2, [pc, #8]	@ (80133a0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013398:	6053      	str	r3, [r2, #4]

    return true;
 801339a:	2301      	movs	r3, #1
}
 801339c:	4618      	mov	r0, r3
 801339e:	bd80      	pop	{r7, pc}
 80133a0:	20001b94 	.word	0x20001b94

080133a4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80133a4:	b580      	push	{r7, lr}
 80133a6:	b084      	sub	sp, #16
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	4603      	mov	r3, r0
 80133ac:	460a      	mov	r2, r1
 80133ae:	71fb      	strb	r3, [r7, #7]
 80133b0:	4613      	mov	r3, r2
 80133b2:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80133b4:	2300      	movs	r3, #0
 80133b6:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80133b8:	4b10      	ldr	r3, [pc, #64]	@ (80133fc <LoRaMacConfirmQueueSetStatus+0x58>)
 80133ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80133be:	4618      	mov	r0, r3
 80133c0:	f7ff ff20 	bl	8013204 <IsListEmpty>
 80133c4:	4603      	mov	r3, r0
 80133c6:	f083 0301 	eor.w	r3, r3, #1
 80133ca:	b2db      	uxtb	r3, r3
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d011      	beq.n	80133f4 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80133d0:	4b0a      	ldr	r3, [pc, #40]	@ (80133fc <LoRaMacConfirmQueueSetStatus+0x58>)
 80133d2:	6859      	ldr	r1, [r3, #4]
 80133d4:	4b09      	ldr	r3, [pc, #36]	@ (80133fc <LoRaMacConfirmQueueSetStatus+0x58>)
 80133d6:	689a      	ldr	r2, [r3, #8]
 80133d8:	79bb      	ldrb	r3, [r7, #6]
 80133da:	4618      	mov	r0, r3
 80133dc:	f7ff ff32 	bl	8013244 <GetElement>
 80133e0:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d005      	beq.n	80133f4 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	79fa      	ldrb	r2, [r7, #7]
 80133ec:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	2201      	movs	r2, #1
 80133f2:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80133f4:	bf00      	nop
 80133f6:	3710      	adds	r7, #16
 80133f8:	46bd      	mov	sp, r7
 80133fa:	bd80      	pop	{r7, pc}
 80133fc:	20001b94 	.word	0x20001b94

08013400 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b084      	sub	sp, #16
 8013404:	af00      	add	r7, sp, #0
 8013406:	4603      	mov	r3, r0
 8013408:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801340a:	2300      	movs	r3, #0
 801340c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801340e:	4b10      	ldr	r3, [pc, #64]	@ (8013450 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013410:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013414:	4618      	mov	r0, r3
 8013416:	f7ff fef5 	bl	8013204 <IsListEmpty>
 801341a:	4603      	mov	r3, r0
 801341c:	f083 0301 	eor.w	r3, r3, #1
 8013420:	b2db      	uxtb	r3, r3
 8013422:	2b00      	cmp	r3, #0
 8013424:	d00e      	beq.n	8013444 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013426:	4b0a      	ldr	r3, [pc, #40]	@ (8013450 <LoRaMacConfirmQueueGetStatus+0x50>)
 8013428:	6859      	ldr	r1, [r3, #4]
 801342a:	4b09      	ldr	r3, [pc, #36]	@ (8013450 <LoRaMacConfirmQueueGetStatus+0x50>)
 801342c:	689a      	ldr	r2, [r3, #8]
 801342e:	79fb      	ldrb	r3, [r7, #7]
 8013430:	4618      	mov	r0, r3
 8013432:	f7ff ff07 	bl	8013244 <GetElement>
 8013436:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d002      	beq.n	8013444 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	785b      	ldrb	r3, [r3, #1]
 8013442:	e000      	b.n	8013446 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013444:	2301      	movs	r3, #1
}
 8013446:	4618      	mov	r0, r3
 8013448:	3710      	adds	r7, #16
 801344a:	46bd      	mov	sp, r7
 801344c:	bd80      	pop	{r7, pc}
 801344e:	bf00      	nop
 8013450:	20001b94 	.word	0x20001b94

08013454 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b084      	sub	sp, #16
 8013458:	af00      	add	r7, sp, #0
 801345a:	4603      	mov	r3, r0
 801345c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801345e:	4b16      	ldr	r3, [pc, #88]	@ (80134b8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013460:	685b      	ldr	r3, [r3, #4]
 8013462:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013464:	4a14      	ldr	r2, [pc, #80]	@ (80134b8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013466:	79fb      	ldrb	r3, [r7, #7]
 8013468:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801346c:	4b12      	ldr	r3, [pc, #72]	@ (80134b8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801346e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013472:	4618      	mov	r0, r3
 8013474:	f7ff fec6 	bl	8013204 <IsListEmpty>
 8013478:	4603      	mov	r3, r0
 801347a:	f083 0301 	eor.w	r3, r3, #1
 801347e:	b2db      	uxtb	r3, r3
 8013480:	2b00      	cmp	r3, #0
 8013482:	d015      	beq.n	80134b0 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	79fa      	ldrb	r2, [r7, #7]
 8013488:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	78db      	ldrb	r3, [r3, #3]
 801348e:	f083 0301 	eor.w	r3, r3, #1
 8013492:	b2db      	uxtb	r3, r3
 8013494:	2b00      	cmp	r3, #0
 8013496:	d002      	beq.n	801349e <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	2201      	movs	r2, #1
 801349c:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801349e:	68f8      	ldr	r0, [r7, #12]
 80134a0:	f7ff fe98 	bl	80131d4 <IncreaseBufferPointer>
 80134a4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80134a6:	4b04      	ldr	r3, [pc, #16]	@ (80134b8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80134a8:	689b      	ldr	r3, [r3, #8]
 80134aa:	68fa      	ldr	r2, [r7, #12]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d1e9      	bne.n	8013484 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80134b0:	bf00      	nop
 80134b2:	3710      	adds	r7, #16
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}
 80134b8:	20001b94 	.word	0x20001b94

080134bc <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b082      	sub	sp, #8
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	4603      	mov	r3, r0
 80134c4:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80134c6:	4b09      	ldr	r3, [pc, #36]	@ (80134ec <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80134c8:	6859      	ldr	r1, [r3, #4]
 80134ca:	4b08      	ldr	r3, [pc, #32]	@ (80134ec <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80134cc:	689a      	ldr	r2, [r3, #8]
 80134ce:	79fb      	ldrb	r3, [r7, #7]
 80134d0:	4618      	mov	r0, r3
 80134d2:	f7ff feb7 	bl	8013244 <GetElement>
 80134d6:	4603      	mov	r3, r0
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d001      	beq.n	80134e0 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80134dc:	2301      	movs	r3, #1
 80134de:	e000      	b.n	80134e2 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80134e0:	2300      	movs	r3, #0
}
 80134e2:	4618      	mov	r0, r3
 80134e4:	3708      	adds	r7, #8
 80134e6:	46bd      	mov	sp, r7
 80134e8:	bd80      	pop	{r7, pc}
 80134ea:	bf00      	nop
 80134ec:	20001b94 	.word	0x20001b94

080134f0 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b084      	sub	sp, #16
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80134f8:	4b22      	ldr	r3, [pc, #136]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 80134fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80134fe:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8013500:	2300      	movs	r3, #0
 8013502:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8013504:	2300      	movs	r3, #0
 8013506:	73fb      	strb	r3, [r7, #15]
 8013508:	e032      	b.n	8013570 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801350a:	4b1e      	ldr	r3, [pc, #120]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 801350c:	685b      	ldr	r3, [r3, #4]
 801350e:	781a      	ldrb	r2, [r3, #0]
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8013514:	4b1b      	ldr	r3, [pc, #108]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013516:	685b      	ldr	r3, [r3, #4]
 8013518:	785a      	ldrb	r2, [r3, #1]
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801351e:	4b19      	ldr	r3, [pc, #100]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013520:	685b      	ldr	r3, [r3, #4]
 8013522:	789b      	ldrb	r3, [r3, #2]
 8013524:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8013526:	7b7b      	ldrb	r3, [r7, #13]
 8013528:	2b00      	cmp	r3, #0
 801352a:	d005      	beq.n	8013538 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 801352c:	4b15      	ldr	r3, [pc, #84]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	689b      	ldr	r3, [r3, #8]
 8013532:	6878      	ldr	r0, [r7, #4]
 8013534:	4798      	blx	r3
 8013536:	e00b      	b.n	8013550 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013538:	4b12      	ldr	r3, [pc, #72]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 801353a:	685b      	ldr	r3, [r3, #4]
 801353c:	781b      	ldrb	r3, [r3, #0]
 801353e:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013540:	4b10      	ldr	r3, [pc, #64]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013542:	685b      	ldr	r3, [r3, #4]
 8013544:	785b      	ldrb	r3, [r3, #1]
 8013546:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013548:	4b0e      	ldr	r3, [pc, #56]	@ (8013584 <LoRaMacConfirmQueueHandleCb+0x94>)
 801354a:	685b      	ldr	r3, [r3, #4]
 801354c:	78db      	ldrb	r3, [r3, #3]
 801354e:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013550:	f7ff ff06 	bl	8013360 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013554:	7b7b      	ldrb	r3, [r7, #13]
 8013556:	f083 0301 	eor.w	r3, r3, #1
 801355a:	b2db      	uxtb	r3, r3
 801355c:	2b00      	cmp	r3, #0
 801355e:	d004      	beq.n	801356a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013560:	f107 0308 	add.w	r3, r7, #8
 8013564:	4618      	mov	r0, r3
 8013566:	f7ff fec1 	bl	80132ec <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801356a:	7bfb      	ldrb	r3, [r7, #15]
 801356c:	3301      	adds	r3, #1
 801356e:	73fb      	strb	r3, [r7, #15]
 8013570:	7bfa      	ldrb	r2, [r7, #15]
 8013572:	7bbb      	ldrb	r3, [r7, #14]
 8013574:	429a      	cmp	r2, r3
 8013576:	d3c8      	bcc.n	801350a <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8013578:	bf00      	nop
 801357a:	bf00      	nop
 801357c:	3710      	adds	r7, #16
 801357e:	46bd      	mov	sp, r7
 8013580:	bd80      	pop	{r7, pc}
 8013582:	bf00      	nop
 8013584:	20001b94 	.word	0x20001b94

08013588 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013588:	b480      	push	{r7}
 801358a:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 801358c:	4b03      	ldr	r3, [pc, #12]	@ (801359c <LoRaMacConfirmQueueGetCnt+0x14>)
 801358e:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013592:	4618      	mov	r0, r3
 8013594:	46bd      	mov	sp, r7
 8013596:	bc80      	pop	{r7}
 8013598:	4770      	bx	lr
 801359a:	bf00      	nop
 801359c:	20001b94 	.word	0x20001b94

080135a0 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80135a0:	b580      	push	{r7, lr}
 80135a2:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80135a4:	4b06      	ldr	r3, [pc, #24]	@ (80135c0 <LoRaMacConfirmQueueIsFull+0x20>)
 80135a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80135aa:	4618      	mov	r0, r3
 80135ac:	f7ff fe3a 	bl	8013224 <IsListFull>
 80135b0:	4603      	mov	r3, r0
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d001      	beq.n	80135ba <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80135b6:	2301      	movs	r3, #1
 80135b8:	e000      	b.n	80135bc <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80135ba:	2300      	movs	r3, #0
    }
}
 80135bc:	4618      	mov	r0, r3
 80135be:	bd80      	pop	{r7, pc}
 80135c0:	20001b94 	.word	0x20001b94

080135c4 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80135c4:	b580      	push	{r7, lr}
 80135c6:	b08e      	sub	sp, #56	@ 0x38
 80135c8:	af00      	add	r7, sp, #0
 80135ca:	60f8      	str	r0, [r7, #12]
 80135cc:	607b      	str	r3, [r7, #4]
 80135ce:	460b      	mov	r3, r1
 80135d0:	817b      	strh	r3, [r7, #10]
 80135d2:	4613      	mov	r3, r2
 80135d4:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d101      	bne.n	80135e0 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80135dc:	2309      	movs	r3, #9
 80135de:	e084      	b.n	80136ea <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 80135e0:	2300      	movs	r3, #0
 80135e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 80135e6:	2301      	movs	r3, #1
 80135e8:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 80135ea:	f107 0320 	add.w	r3, r7, #32
 80135ee:	2200      	movs	r2, #0
 80135f0:	601a      	str	r2, [r3, #0]
 80135f2:	605a      	str	r2, [r3, #4]
 80135f4:	609a      	str	r2, [r3, #8]
 80135f6:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 80135f8:	f107 0310 	add.w	r3, r7, #16
 80135fc:	2200      	movs	r2, #0
 80135fe:	601a      	str	r2, [r3, #0]
 8013600:	605a      	str	r2, [r3, #4]
 8013602:	609a      	str	r2, [r3, #8]
 8013604:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 8013606:	2301      	movs	r3, #1
 8013608:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801360a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801360e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	b2db      	uxtb	r3, r3
 8013614:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	0a1b      	lsrs	r3, r3, #8
 801361a:	b2db      	uxtb	r3, r3
 801361c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	0c1b      	lsrs	r3, r3, #16
 8013622:	b2db      	uxtb	r3, r3
 8013624:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	0e1b      	lsrs	r3, r3, #24
 801362a:	b2db      	uxtb	r3, r3
 801362c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801362e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013630:	b2db      	uxtb	r3, r3
 8013632:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8013634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013636:	0a1b      	lsrs	r3, r3, #8
 8013638:	b2db      	uxtb	r3, r3
 801363a:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 801363c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801363e:	0c1b      	lsrs	r3, r3, #16
 8013640:	b2db      	uxtb	r3, r3
 8013642:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8013644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013646:	0e1b      	lsrs	r3, r3, #24
 8013648:	b2db      	uxtb	r3, r3
 801364a:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 801364c:	e048      	b.n	80136e0 <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 801364e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013650:	b2db      	uxtb	r3, r3
 8013652:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8013654:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013656:	3301      	adds	r3, #1
 8013658:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801365a:	f107 0320 	add.w	r3, r7, #32
 801365e:	7a7a      	ldrb	r2, [r7, #9]
 8013660:	f107 0010 	add.w	r0, r7, #16
 8013664:	2110      	movs	r1, #16
 8013666:	f7f8 fce6 	bl	800c036 <SecureElementAesEncrypt>
 801366a:	4603      	mov	r3, r0
 801366c:	2b00      	cmp	r3, #0
 801366e:	d001      	beq.n	8013674 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013670:	230e      	movs	r3, #14
 8013672:	e03a      	b.n	80136ea <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013674:	2300      	movs	r3, #0
 8013676:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801367a:	e01e      	b.n	80136ba <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 801367c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8013680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013684:	4413      	add	r3, r2
 8013686:	461a      	mov	r2, r3
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	4413      	add	r3, r2
 801368c:	7819      	ldrb	r1, [r3, #0]
 801368e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013692:	3338      	adds	r3, #56	@ 0x38
 8013694:	443b      	add	r3, r7
 8013696:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801369a:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 801369e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80136a2:	4403      	add	r3, r0
 80136a4:	4618      	mov	r0, r3
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	4403      	add	r3, r0
 80136aa:	404a      	eors	r2, r1
 80136ac:	b2d2      	uxtb	r2, r2
 80136ae:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80136b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80136b4:	3301      	adds	r3, #1
 80136b6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80136ba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80136be:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80136c2:	2a10      	cmp	r2, #16
 80136c4:	bfa8      	it	ge
 80136c6:	2210      	movge	r2, #16
 80136c8:	b212      	sxth	r2, r2
 80136ca:	4293      	cmp	r3, r2
 80136cc:	dbd6      	blt.n	801367c <PayloadEncrypt+0xb8>
        }
        size -= 16;
 80136ce:	897b      	ldrh	r3, [r7, #10]
 80136d0:	3b10      	subs	r3, #16
 80136d2:	b29b      	uxth	r3, r3
 80136d4:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80136d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80136da:	3310      	adds	r3, #16
 80136dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 80136e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	dcb2      	bgt.n	801364e <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80136e8:	2300      	movs	r3, #0
}
 80136ea:	4618      	mov	r0, r3
 80136ec:	3738      	adds	r7, #56	@ 0x38
 80136ee:	46bd      	mov	sp, r7
 80136f0:	bd80      	pop	{r7, pc}

080136f2 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80136f2:	b490      	push	{r4, r7}
 80136f4:	b082      	sub	sp, #8
 80136f6:	af00      	add	r7, sp, #0
 80136f8:	4604      	mov	r4, r0
 80136fa:	4608      	mov	r0, r1
 80136fc:	4611      	mov	r1, r2
 80136fe:	461a      	mov	r2, r3
 8013700:	4623      	mov	r3, r4
 8013702:	80fb      	strh	r3, [r7, #6]
 8013704:	4603      	mov	r3, r0
 8013706:	717b      	strb	r3, [r7, #5]
 8013708:	460b      	mov	r3, r1
 801370a:	713b      	strb	r3, [r7, #4]
 801370c:	4613      	mov	r3, r2
 801370e:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8013710:	69bb      	ldr	r3, [r7, #24]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d101      	bne.n	801371a <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013716:	2309      	movs	r3, #9
 8013718:	e04e      	b.n	80137b8 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801371a:	69bb      	ldr	r3, [r7, #24]
 801371c:	2249      	movs	r2, #73	@ 0x49
 801371e:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8013720:	69bb      	ldr	r3, [r7, #24]
 8013722:	3301      	adds	r3, #1
 8013724:	2200      	movs	r2, #0
 8013726:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8013728:	69bb      	ldr	r3, [r7, #24]
 801372a:	3302      	adds	r3, #2
 801372c:	2200      	movs	r2, #0
 801372e:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8013730:	69bb      	ldr	r3, [r7, #24]
 8013732:	3303      	adds	r3, #3
 8013734:	2200      	movs	r2, #0
 8013736:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8013738:	69bb      	ldr	r3, [r7, #24]
 801373a:	3304      	adds	r3, #4
 801373c:	2200      	movs	r2, #0
 801373e:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8013740:	69bb      	ldr	r3, [r7, #24]
 8013742:	3305      	adds	r3, #5
 8013744:	78fa      	ldrb	r2, [r7, #3]
 8013746:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8013748:	69bb      	ldr	r3, [r7, #24]
 801374a:	3306      	adds	r3, #6
 801374c:	693a      	ldr	r2, [r7, #16]
 801374e:	b2d2      	uxtb	r2, r2
 8013750:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8013752:	693b      	ldr	r3, [r7, #16]
 8013754:	0a1a      	lsrs	r2, r3, #8
 8013756:	69bb      	ldr	r3, [r7, #24]
 8013758:	3307      	adds	r3, #7
 801375a:	b2d2      	uxtb	r2, r2
 801375c:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801375e:	693b      	ldr	r3, [r7, #16]
 8013760:	0c1a      	lsrs	r2, r3, #16
 8013762:	69bb      	ldr	r3, [r7, #24]
 8013764:	3308      	adds	r3, #8
 8013766:	b2d2      	uxtb	r2, r2
 8013768:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801376a:	693b      	ldr	r3, [r7, #16]
 801376c:	0e1a      	lsrs	r2, r3, #24
 801376e:	69bb      	ldr	r3, [r7, #24]
 8013770:	3309      	adds	r3, #9
 8013772:	b2d2      	uxtb	r2, r2
 8013774:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8013776:	69bb      	ldr	r3, [r7, #24]
 8013778:	330a      	adds	r3, #10
 801377a:	697a      	ldr	r2, [r7, #20]
 801377c:	b2d2      	uxtb	r2, r2
 801377e:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8013780:	697b      	ldr	r3, [r7, #20]
 8013782:	0a1a      	lsrs	r2, r3, #8
 8013784:	69bb      	ldr	r3, [r7, #24]
 8013786:	330b      	adds	r3, #11
 8013788:	b2d2      	uxtb	r2, r2
 801378a:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801378c:	697b      	ldr	r3, [r7, #20]
 801378e:	0c1a      	lsrs	r2, r3, #16
 8013790:	69bb      	ldr	r3, [r7, #24]
 8013792:	330c      	adds	r3, #12
 8013794:	b2d2      	uxtb	r2, r2
 8013796:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8013798:	697b      	ldr	r3, [r7, #20]
 801379a:	0e1a      	lsrs	r2, r3, #24
 801379c:	69bb      	ldr	r3, [r7, #24]
 801379e:	330d      	adds	r3, #13
 80137a0:	b2d2      	uxtb	r2, r2
 80137a2:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80137a4:	69bb      	ldr	r3, [r7, #24]
 80137a6:	330e      	adds	r3, #14
 80137a8:	2200      	movs	r2, #0
 80137aa:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80137ac:	69bb      	ldr	r3, [r7, #24]
 80137ae:	330f      	adds	r3, #15
 80137b0:	88fa      	ldrh	r2, [r7, #6]
 80137b2:	b2d2      	uxtb	r2, r2
 80137b4:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80137b6:	2300      	movs	r3, #0
}
 80137b8:	4618      	mov	r0, r3
 80137ba:	3708      	adds	r7, #8
 80137bc:	46bd      	mov	sp, r7
 80137be:	bc90      	pop	{r4, r7}
 80137c0:	4770      	bx	lr

080137c2 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80137c2:	b590      	push	{r4, r7, lr}
 80137c4:	b08b      	sub	sp, #44	@ 0x2c
 80137c6:	af04      	add	r7, sp, #16
 80137c8:	6078      	str	r0, [r7, #4]
 80137ca:	4608      	mov	r0, r1
 80137cc:	4611      	mov	r1, r2
 80137ce:	461a      	mov	r2, r3
 80137d0:	4603      	mov	r3, r0
 80137d2:	807b      	strh	r3, [r7, #2]
 80137d4:	460b      	mov	r3, r1
 80137d6:	707b      	strb	r3, [r7, #1]
 80137d8:	4613      	mov	r3, r2
 80137da:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d002      	beq.n	80137e8 <ComputeCmacB0+0x26>
 80137e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d101      	bne.n	80137ec <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80137e8:	2309      	movs	r3, #9
 80137ea:	e024      	b.n	8013836 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80137ec:	887b      	ldrh	r3, [r7, #2]
 80137ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80137f2:	d901      	bls.n	80137f8 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80137f4:	230d      	movs	r3, #13
 80137f6:	e01e      	b.n	8013836 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80137f8:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 80137fc:	783a      	ldrb	r2, [r7, #0]
 80137fe:	7879      	ldrb	r1, [r7, #1]
 8013800:	8878      	ldrh	r0, [r7, #2]
 8013802:	f107 0308 	add.w	r3, r7, #8
 8013806:	9302      	str	r3, [sp, #8]
 8013808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801380a:	9301      	str	r3, [sp, #4]
 801380c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801380e:	9300      	str	r3, [sp, #0]
 8013810:	4623      	mov	r3, r4
 8013812:	f7ff ff6e 	bl	80136f2 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8013816:	7879      	ldrb	r1, [r7, #1]
 8013818:	887a      	ldrh	r2, [r7, #2]
 801381a:	f107 0008 	add.w	r0, r7, #8
 801381e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013820:	9300      	str	r3, [sp, #0]
 8013822:	460b      	mov	r3, r1
 8013824:	6879      	ldr	r1, [r7, #4]
 8013826:	f7f8 fbb9 	bl	800bf9c <SecureElementComputeAesCmac>
 801382a:	4603      	mov	r3, r0
 801382c:	2b00      	cmp	r3, #0
 801382e:	d001      	beq.n	8013834 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013830:	230e      	movs	r3, #14
 8013832:	e000      	b.n	8013836 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013834:	2300      	movs	r3, #0
}
 8013836:	4618      	mov	r0, r3
 8013838:	371c      	adds	r7, #28
 801383a:	46bd      	mov	sp, r7
 801383c:	bd90      	pop	{r4, r7, pc}

0801383e <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801383e:	b590      	push	{r4, r7, lr}
 8013840:	b0cd      	sub	sp, #308	@ 0x134
 8013842:	af04      	add	r7, sp, #16
 8013844:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8013848:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 801384c:	6020      	str	r0, [r4, #0]
 801384e:	460c      	mov	r4, r1
 8013850:	4610      	mov	r0, r2
 8013852:	4619      	mov	r1, r3
 8013854:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013858:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801385c:	4622      	mov	r2, r4
 801385e:	801a      	strh	r2, [r3, #0]
 8013860:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013864:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8013868:	4602      	mov	r2, r0
 801386a:	701a      	strb	r2, [r3, #0]
 801386c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013870:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8013874:	460a      	mov	r2, r1
 8013876:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8013878:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801387c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d101      	bne.n	801388a <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013886:	2309      	movs	r3, #9
 8013888:	e063      	b.n	8013952 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801388a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801388e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013892:	881b      	ldrh	r3, [r3, #0]
 8013894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013898:	d901      	bls.n	801389e <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801389a:	230d      	movs	r3, #13
 801389c:	e059      	b.n	8013952 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801389e:	f107 030c 	add.w	r3, r7, #12
 80138a2:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80138a6:	2100      	movs	r1, #0
 80138a8:	4618      	mov	r0, r3
 80138aa:	f003 fb29 	bl	8016f00 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80138ae:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80138b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80138b6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80138ba:	781a      	ldrb	r2, [r3, #0]
 80138bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80138c0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80138c4:	7819      	ldrb	r1, [r3, #0]
 80138c6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80138ca:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80138ce:	8818      	ldrh	r0, [r3, #0]
 80138d0:	f107 030c 	add.w	r3, r7, #12
 80138d4:	9302      	str	r3, [sp, #8]
 80138d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80138da:	9301      	str	r3, [sp, #4]
 80138dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80138e0:	9300      	str	r3, [sp, #0]
 80138e2:	4623      	mov	r3, r4
 80138e4:	f7ff ff05 	bl	80136f2 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80138e8:	f107 030c 	add.w	r3, r7, #12
 80138ec:	3310      	adds	r3, #16
 80138ee:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80138f2:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 80138f6:	8812      	ldrh	r2, [r2, #0]
 80138f8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80138fc:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8013900:	6809      	ldr	r1, [r1, #0]
 8013902:	4618      	mov	r0, r3
 8013904:	f003 fac1 	bl	8016e8a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8013908:	2306      	movs	r3, #6
 801390a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801390e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013912:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013916:	881b      	ldrh	r3, [r3, #0]
 8013918:	3310      	adds	r3, #16
 801391a:	b299      	uxth	r1, r3
 801391c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013920:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8013924:	781b      	ldrb	r3, [r3, #0]
 8013926:	f107 000c 	add.w	r0, r7, #12
 801392a:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 801392e:	f7f8 fb53 	bl	800bfd8 <SecureElementVerifyAesCmac>
 8013932:	4603      	mov	r3, r0
 8013934:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8013938:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 801393c:	2b00      	cmp	r3, #0
 801393e:	d101      	bne.n	8013944 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8013940:	2300      	movs	r3, #0
 8013942:	e006      	b.n	8013952 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8013944:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8013948:	2b01      	cmp	r3, #1
 801394a:	d101      	bne.n	8013950 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 801394c:	2301      	movs	r3, #1
 801394e:	e000      	b.n	8013952 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013950:	230e      	movs	r3, #14
}
 8013952:	4618      	mov	r0, r3
 8013954:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8013958:	46bd      	mov	sp, r7
 801395a:	bd90      	pop	{r4, r7, pc}

0801395c <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 801395c:	b480      	push	{r7}
 801395e:	b085      	sub	sp, #20
 8013960:	af00      	add	r7, sp, #0
 8013962:	4603      	mov	r3, r0
 8013964:	6039      	str	r1, [r7, #0]
 8013966:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8013968:	2300      	movs	r3, #0
 801396a:	73fb      	strb	r3, [r7, #15]
 801396c:	e011      	b.n	8013992 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801396e:	7bfb      	ldrb	r3, [r7, #15]
 8013970:	4a0c      	ldr	r2, [pc, #48]	@ (80139a4 <GetKeyAddrItem+0x48>)
 8013972:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8013976:	79fa      	ldrb	r2, [r7, #7]
 8013978:	429a      	cmp	r2, r3
 801397a:	d107      	bne.n	801398c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 801397c:	7bfb      	ldrb	r3, [r7, #15]
 801397e:	009b      	lsls	r3, r3, #2
 8013980:	4a08      	ldr	r2, [pc, #32]	@ (80139a4 <GetKeyAddrItem+0x48>)
 8013982:	441a      	add	r2, r3
 8013984:	683b      	ldr	r3, [r7, #0]
 8013986:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8013988:	2300      	movs	r3, #0
 801398a:	e006      	b.n	801399a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801398c:	7bfb      	ldrb	r3, [r7, #15]
 801398e:	3301      	adds	r3, #1
 8013990:	73fb      	strb	r3, [r7, #15]
 8013992:	7bfb      	ldrb	r3, [r7, #15]
 8013994:	2b01      	cmp	r3, #1
 8013996:	d9ea      	bls.n	801396e <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8013998:	230b      	movs	r3, #11
}
 801399a:	4618      	mov	r0, r3
 801399c:	3714      	adds	r7, #20
 801399e:	46bd      	mov	sp, r7
 80139a0:	bc80      	pop	{r7}
 80139a2:	4770      	bx	lr
 80139a4:	20000108 	.word	0x20000108

080139a8 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b088      	sub	sp, #32
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	60b9      	str	r1, [r7, #8]
 80139b0:	607a      	str	r2, [r7, #4]
 80139b2:	461a      	mov	r2, r3
 80139b4:	4603      	mov	r3, r0
 80139b6:	73fb      	strb	r3, [r7, #15]
 80139b8:	4613      	mov	r3, r2
 80139ba:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80139bc:	f107 0310 	add.w	r3, r7, #16
 80139c0:	2200      	movs	r2, #0
 80139c2:	601a      	str	r2, [r3, #0]
 80139c4:	605a      	str	r2, [r3, #4]
 80139c6:	609a      	str	r2, [r3, #8]
 80139c8:	60da      	str	r2, [r3, #12]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 80139ca:	7bfb      	ldrb	r3, [r7, #15]
 80139cc:	2b02      	cmp	r3, #2
 80139ce:	d002      	beq.n	80139d6 <DeriveSessionKey10x+0x2e>
 80139d0:	2b03      	cmp	r3, #3
 80139d2:	d003      	beq.n	80139dc <DeriveSessionKey10x+0x34>
 80139d4:	e005      	b.n	80139e2 <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80139d6:	2301      	movs	r3, #1
 80139d8:	743b      	strb	r3, [r7, #16]
            break;
 80139da:	e004      	b.n	80139e6 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80139dc:	2302      	movs	r3, #2
 80139de:	743b      	strb	r3, [r7, #16]
            break;
 80139e0:	e001      	b.n	80139e6 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80139e2:	230a      	movs	r3, #10
 80139e4:	e02a      	b.n	8013a3c <DeriveSessionKey10x+0x94>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 80139e6:	68bb      	ldr	r3, [r7, #8]
 80139e8:	b2db      	uxtb	r3, r3
 80139ea:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 80139ec:	68bb      	ldr	r3, [r7, #8]
 80139ee:	0a1b      	lsrs	r3, r3, #8
 80139f0:	b2db      	uxtb	r3, r3
 80139f2:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 80139f4:	68bb      	ldr	r3, [r7, #8]
 80139f6:	0c1b      	lsrs	r3, r3, #16
 80139f8:	b2db      	uxtb	r3, r3
 80139fa:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	b2db      	uxtb	r3, r3
 8013a00:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	0a1b      	lsrs	r3, r3, #8
 8013a06:	b2db      	uxtb	r3, r3
 8013a08:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	0c1b      	lsrs	r3, r3, #16
 8013a0e:	b2db      	uxtb	r3, r3
 8013a10:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8013a12:	89bb      	ldrh	r3, [r7, #12]
 8013a14:	b2db      	uxtb	r3, r3
 8013a16:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8013a18:	89bb      	ldrh	r3, [r7, #12]
 8013a1a:	0a1b      	lsrs	r3, r3, #8
 8013a1c:	b29b      	uxth	r3, r3
 8013a1e:	b2db      	uxtb	r3, r3
 8013a20:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8013a22:	7bfa      	ldrb	r2, [r7, #15]
 8013a24:	f107 0310 	add.w	r3, r7, #16
 8013a28:	2101      	movs	r1, #1
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f7f8 fb6a 	bl	800c104 <SecureElementDeriveAndStoreKey>
 8013a30:	4603      	mov	r3, r0
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d001      	beq.n	8013a3a <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013a36:	230e      	movs	r3, #14
 8013a38:	e000      	b.n	8013a3c <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013a3a:	2300      	movs	r3, #0
}
 8013a3c:	4618      	mov	r0, r3
 8013a3e:	3720      	adds	r7, #32
 8013a40:	46bd      	mov	sp, r7
 8013a42:	bd80      	pop	{r7, pc}

08013a44 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8013a44:	b480      	push	{r7}
 8013a46:	b083      	sub	sp, #12
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	6039      	str	r1, [r7, #0]
 8013a4e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8013a50:	683b      	ldr	r3, [r7, #0]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d101      	bne.n	8013a5a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013a56:	2309      	movs	r3, #9
 8013a58:	e03b      	b.n	8013ad2 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8013a5a:	79fb      	ldrb	r3, [r7, #7]
 8013a5c:	3b01      	subs	r3, #1
 8013a5e:	2b03      	cmp	r3, #3
 8013a60:	d834      	bhi.n	8013acc <GetLastFcntDown+0x88>
 8013a62:	a201      	add	r2, pc, #4	@ (adr r2, 8013a68 <GetLastFcntDown+0x24>)
 8013a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a68:	08013a79 	.word	0x08013a79
 8013a6c:	08013a91 	.word	0x08013a91
 8013a70:	08013aa9 	.word	0x08013aa9
 8013a74:	08013ac1 	.word	0x08013ac1
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8013a78:	4b18      	ldr	r3, [pc, #96]	@ (8013adc <GetLastFcntDown+0x98>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	691a      	ldr	r2, [r3, #16]
 8013a7e:	683b      	ldr	r3, [r7, #0]
 8013a80:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 8013a82:	4b16      	ldr	r3, [pc, #88]	@ (8013adc <GetLastFcntDown+0x98>)
 8013a84:	681a      	ldr	r2, [r3, #0]
 8013a86:	4b15      	ldr	r3, [pc, #84]	@ (8013adc <GetLastFcntDown+0x98>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	6912      	ldr	r2, [r2, #16]
 8013a8c:	621a      	str	r2, [r3, #32]
            break;
 8013a8e:	e01f      	b.n	8013ad0 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8013a90:	4b12      	ldr	r3, [pc, #72]	@ (8013adc <GetLastFcntDown+0x98>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	695a      	ldr	r2, [r3, #20]
 8013a96:	683b      	ldr	r3, [r7, #0]
 8013a98:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 8013a9a:	4b10      	ldr	r3, [pc, #64]	@ (8013adc <GetLastFcntDown+0x98>)
 8013a9c:	681a      	ldr	r2, [r3, #0]
 8013a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8013adc <GetLastFcntDown+0x98>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	6952      	ldr	r2, [r2, #20]
 8013aa4:	621a      	str	r2, [r3, #32]
            break;
 8013aa6:	e013      	b.n	8013ad0 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8013aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8013adc <GetLastFcntDown+0x98>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	699a      	ldr	r2, [r3, #24]
 8013aae:	683b      	ldr	r3, [r7, #0]
 8013ab0:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8013ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8013adc <GetLastFcntDown+0x98>)
 8013ab4:	681a      	ldr	r2, [r3, #0]
 8013ab6:	4b09      	ldr	r3, [pc, #36]	@ (8013adc <GetLastFcntDown+0x98>)
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	6992      	ldr	r2, [r2, #24]
 8013abc:	621a      	str	r2, [r3, #32]
            break;
 8013abe:	e007      	b.n	8013ad0 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8013ac0:	4b06      	ldr	r3, [pc, #24]	@ (8013adc <GetLastFcntDown+0x98>)
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	69da      	ldr	r2, [r3, #28]
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	601a      	str	r2, [r3, #0]
            break;
 8013aca:	e001      	b.n	8013ad0 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8013acc:	2305      	movs	r3, #5
 8013ace:	e000      	b.n	8013ad2 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013ad0:	2300      	movs	r3, #0
}
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	370c      	adds	r7, #12
 8013ad6:	46bd      	mov	sp, r7
 8013ad8:	bc80      	pop	{r7}
 8013ada:	4770      	bx	lr
 8013adc:	20001bb8 	.word	0x20001bb8

08013ae0 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8013ae0:	b580      	push	{r7, lr}
 8013ae2:	b084      	sub	sp, #16
 8013ae4:	af00      	add	r7, sp, #0
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	6039      	str	r1, [r7, #0]
 8013aea:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8013aec:	2300      	movs	r3, #0
 8013aee:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8013af0:	f107 020c 	add.w	r2, r7, #12
 8013af4:	79fb      	ldrb	r3, [r7, #7]
 8013af6:	4611      	mov	r1, r2
 8013af8:	4618      	mov	r0, r3
 8013afa:	f7ff ffa3 	bl	8013a44 <GetLastFcntDown>
 8013afe:	4603      	mov	r3, r0
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d001      	beq.n	8013b08 <CheckFCntDown+0x28>
    {
        return false;
 8013b04:	2300      	movs	r3, #0
 8013b06:	e00a      	b.n	8013b1e <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	683a      	ldr	r2, [r7, #0]
 8013b0c:	429a      	cmp	r2, r3
 8013b0e:	d803      	bhi.n	8013b18 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8013b10:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8013b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b16:	d101      	bne.n	8013b1c <CheckFCntDown+0x3c>
    {
        return true;
 8013b18:	2301      	movs	r3, #1
 8013b1a:	e000      	b.n	8013b1e <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8013b1c:	2300      	movs	r3, #0
    }
}
 8013b1e:	4618      	mov	r0, r3
 8013b20:	3710      	adds	r7, #16
 8013b22:	46bd      	mov	sp, r7
 8013b24:	bd80      	pop	{r7, pc}
	...

08013b28 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8013b28:	b480      	push	{r7}
 8013b2a:	b083      	sub	sp, #12
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	4603      	mov	r3, r0
 8013b30:	6039      	str	r1, [r7, #0]
 8013b32:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8013b34:	79fb      	ldrb	r3, [r7, #7]
 8013b36:	3b01      	subs	r3, #1
 8013b38:	2b03      	cmp	r3, #3
 8013b3a:	d81f      	bhi.n	8013b7c <UpdateFCntDown+0x54>
 8013b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8013b44 <UpdateFCntDown+0x1c>)
 8013b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b42:	bf00      	nop
 8013b44:	08013b55 	.word	0x08013b55
 8013b48:	08013b5f 	.word	0x08013b5f
 8013b4c:	08013b69 	.word	0x08013b69
 8013b50:	08013b73 	.word	0x08013b73
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8013b54:	4b0c      	ldr	r3, [pc, #48]	@ (8013b88 <UpdateFCntDown+0x60>)
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	683a      	ldr	r2, [r7, #0]
 8013b5a:	611a      	str	r2, [r3, #16]
            break;
 8013b5c:	e00f      	b.n	8013b7e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8013b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8013b88 <UpdateFCntDown+0x60>)
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	683a      	ldr	r2, [r7, #0]
 8013b64:	615a      	str	r2, [r3, #20]
            break;
 8013b66:	e00a      	b.n	8013b7e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8013b68:	4b07      	ldr	r3, [pc, #28]	@ (8013b88 <UpdateFCntDown+0x60>)
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	683a      	ldr	r2, [r7, #0]
 8013b6e:	619a      	str	r2, [r3, #24]
            break;
 8013b70:	e005      	b.n	8013b7e <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8013b72:	4b05      	ldr	r3, [pc, #20]	@ (8013b88 <UpdateFCntDown+0x60>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	683a      	ldr	r2, [r7, #0]
 8013b78:	61da      	str	r2, [r3, #28]
            break;
 8013b7a:	e000      	b.n	8013b7e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8013b7c:	bf00      	nop
    }
}
 8013b7e:	bf00      	nop
 8013b80:	370c      	adds	r7, #12
 8013b82:	46bd      	mov	sp, r7
 8013b84:	bc80      	pop	{r7}
 8013b86:	4770      	bx	lr
 8013b88:	20001bb8 	.word	0x20001bb8

08013b8c <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8013b8c:	b480      	push	{r7}
 8013b8e:	b083      	sub	sp, #12
 8013b90:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8013b92:	4b18      	ldr	r3, [pc, #96]	@ (8013bf4 <ResetFCnts+0x68>)
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	2200      	movs	r2, #0
 8013b98:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013b9a:	4b16      	ldr	r3, [pc, #88]	@ (8013bf4 <ResetFCnts+0x68>)
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8013ba2:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013ba4:	4b13      	ldr	r3, [pc, #76]	@ (8013bf4 <ResetFCnts+0x68>)
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8013bac:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8013bae:	4b11      	ldr	r3, [pc, #68]	@ (8013bf4 <ResetFCnts+0x68>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8013bb6:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8013bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8013bf4 <ResetFCnts+0x68>)
 8013bba:	681a      	ldr	r2, [r3, #0]
 8013bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8013bf4 <ResetFCnts+0x68>)
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	6992      	ldr	r2, [r2, #24]
 8013bc2:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	607b      	str	r3, [r7, #4]
 8013bc8:	e00b      	b.n	8013be2 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 8013bca:	4b0a      	ldr	r3, [pc, #40]	@ (8013bf4 <ResetFCnts+0x68>)
 8013bcc:	681a      	ldr	r2, [r3, #0]
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	3306      	adds	r3, #6
 8013bd2:	009b      	lsls	r3, r3, #2
 8013bd4:	4413      	add	r3, r2
 8013bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8013bda:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	3301      	adds	r3, #1
 8013be0:	607b      	str	r3, [r7, #4]
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	ddf0      	ble.n	8013bca <ResetFCnts+0x3e>
    }
}
 8013be8:	bf00      	nop
 8013bea:	bf00      	nop
 8013bec:	370c      	adds	r7, #12
 8013bee:	46bd      	mov	sp, r7
 8013bf0:	bc80      	pop	{r7}
 8013bf2:	4770      	bx	lr
 8013bf4:	20001bb8 	.word	0x20001bb8

08013bf8 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8013bf8:	b580      	push	{r7, lr}
 8013bfa:	b082      	sub	sp, #8
 8013bfc:	af00      	add	r7, sp, #0
 8013bfe:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d101      	bne.n	8013c0a <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8013c06:	2308      	movs	r3, #8
 8013c08:	e01c      	b.n	8013c44 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8013c0a:	4a10      	ldr	r2, [pc, #64]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8013c10:	4b0e      	ldr	r3, [pc, #56]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	2228      	movs	r2, #40	@ 0x28
 8013c16:	2100      	movs	r1, #0
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f003 f971 	bl	8016f00 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8013c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	2201      	movs	r2, #1
 8013c24:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8013c26:	4b09      	ldr	r3, [pc, #36]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	2201      	movs	r2, #1
 8013c2c:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8013c2e:	4b07      	ldr	r3, [pc, #28]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	2201      	movs	r2, #1
 8013c34:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8013c36:	4b05      	ldr	r3, [pc, #20]	@ (8013c4c <LoRaMacCryptoInit+0x54>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8013c3e:	f7ff ffa5 	bl	8013b8c <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8013c42:	2300      	movs	r3, #0
}
 8013c44:	4618      	mov	r0, r3
 8013c46:	3708      	adds	r7, #8
 8013c48:	46bd      	mov	sp, r7
 8013c4a:	bd80      	pop	{r7, pc}
 8013c4c:	20001bb8 	.word	0x20001bb8

08013c50 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8013c50:	b480      	push	{r7}
 8013c52:	b083      	sub	sp, #12
 8013c54:	af00      	add	r7, sp, #0
 8013c56:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8013c58:	4b04      	ldr	r3, [pc, #16]	@ (8013c6c <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	687a      	ldr	r2, [r7, #4]
 8013c5e:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8013c60:	2300      	movs	r3, #0
}
 8013c62:	4618      	mov	r0, r3
 8013c64:	370c      	adds	r7, #12
 8013c66:	46bd      	mov	sp, r7
 8013c68:	bc80      	pop	{r7}
 8013c6a:	4770      	bx	lr
 8013c6c:	20001bb8 	.word	0x20001bb8

08013c70 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8013c70:	b480      	push	{r7}
 8013c72:	b083      	sub	sp, #12
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d101      	bne.n	8013c82 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013c7e:	2309      	movs	r3, #9
 8013c80:	e006      	b.n	8013c90 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8013c82:	4b06      	ldr	r3, [pc, #24]	@ (8013c9c <LoRaMacCryptoGetFCntUp+0x2c>)
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	68db      	ldr	r3, [r3, #12]
 8013c88:	1c5a      	adds	r2, r3, #1
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	370c      	adds	r7, #12
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bc80      	pop	{r7}
 8013c98:	4770      	bx	lr
 8013c9a:	bf00      	nop
 8013c9c:	20001bb8 	.word	0x20001bb8

08013ca0 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b088      	sub	sp, #32
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	4603      	mov	r3, r0
 8013ca8:	60b9      	str	r1, [r7, #8]
 8013caa:	607a      	str	r2, [r7, #4]
 8013cac:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8013cae:	2300      	movs	r3, #0
 8013cb0:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8013cb6:	2312      	movs	r3, #18
 8013cb8:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d101      	bne.n	8013cc4 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013cc0:	2309      	movs	r3, #9
 8013cc2:	e035      	b.n	8013d30 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8013cc4:	f107 0214 	add.w	r2, r7, #20
 8013cc8:	7bfb      	ldrb	r3, [r7, #15]
 8013cca:	4611      	mov	r1, r2
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7ff feb9 	bl	8013a44 <GetLastFcntDown>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8013cd6:	7efb      	ldrb	r3, [r7, #27]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d001      	beq.n	8013ce0 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8013cdc:	7efb      	ldrb	r3, [r7, #27]
 8013cde:	e027      	b.n	8013d30 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8013ce0:	697b      	ldr	r3, [r7, #20]
 8013ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ce6:	d103      	bne.n	8013cf0 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	68ba      	ldr	r2, [r7, #8]
 8013cec:	601a      	str	r2, [r3, #0]
 8013cee:	e01e      	b.n	8013d2e <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8013cf0:	697b      	ldr	r3, [r7, #20]
 8013cf2:	b29b      	uxth	r3, r3
 8013cf4:	68ba      	ldr	r2, [r7, #8]
 8013cf6:	1ad3      	subs	r3, r2, r3
 8013cf8:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8013cfa:	69fb      	ldr	r3, [r7, #28]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	dd05      	ble.n	8013d0c <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8013d00:	697a      	ldr	r2, [r7, #20]
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	441a      	add	r2, r3
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	601a      	str	r2, [r3, #0]
 8013d0a:	e010      	b.n	8013d2e <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8013d0c:	69fb      	ldr	r3, [r7, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d104      	bne.n	8013d1c <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8013d12:	697a      	ldr	r2, [r7, #20]
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8013d18:	2307      	movs	r3, #7
 8013d1a:	e009      	b.n	8013d30 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8013d1c:	697b      	ldr	r3, [r7, #20]
 8013d1e:	0c1b      	lsrs	r3, r3, #16
 8013d20:	041b      	lsls	r3, r3, #16
 8013d22:	68ba      	ldr	r2, [r7, #8]
 8013d24:	4413      	add	r3, r2
 8013d26:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013d2e:	2300      	movs	r3, #0
}
 8013d30:	4618      	mov	r0, r3
 8013d32:	3720      	adds	r7, #32
 8013d34:	46bd      	mov	sp, r7
 8013d36:	bd80      	pop	{r7, pc}

08013d38 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8013d38:	b480      	push	{r7}
 8013d3a:	b085      	sub	sp, #20
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d101      	bne.n	8013d4a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013d46:	2309      	movs	r3, #9
 8013d48:	e017      	b.n	8013d7a <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	60fb      	str	r3, [r7, #12]
 8013d4e:	e010      	b.n	8013d72 <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8013d50:	4b0c      	ldr	r3, [pc, #48]	@ (8013d84 <LoRaMacCryptoSetMulticastReference+0x4c>)
 8013d52:	6819      	ldr	r1, [r3, #0]
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	222c      	movs	r2, #44	@ 0x2c
 8013d58:	fb02 f303 	mul.w	r3, r2, r3
 8013d5c:	687a      	ldr	r2, [r7, #4]
 8013d5e:	4413      	add	r3, r2
 8013d60:	68fa      	ldr	r2, [r7, #12]
 8013d62:	3206      	adds	r2, #6
 8013d64:	0092      	lsls	r2, r2, #2
 8013d66:	440a      	add	r2, r1
 8013d68:	3204      	adds	r2, #4
 8013d6a:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	3301      	adds	r3, #1
 8013d70:	60fb      	str	r3, [r7, #12]
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	ddeb      	ble.n	8013d50 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013d78:	2300      	movs	r3, #0
}
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	3714      	adds	r7, #20
 8013d7e:	46bd      	mov	sp, r7
 8013d80:	bc80      	pop	{r7}
 8013d82:	4770      	bx	lr
 8013d84:	20001bb8 	.word	0x20001bb8

08013d88 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b082      	sub	sp, #8
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	4603      	mov	r3, r0
 8013d90:	6039      	str	r1, [r7, #0]
 8013d92:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8013d94:	79fb      	ldrb	r3, [r7, #7]
 8013d96:	6839      	ldr	r1, [r7, #0]
 8013d98:	4618      	mov	r0, r3
 8013d9a:	f7f8 f8a1 	bl	800bee0 <SecureElementSetKey>
 8013d9e:	4603      	mov	r3, r0
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d001      	beq.n	8013da8 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013da4:	230e      	movs	r3, #14
 8013da6:	e018      	b.n	8013dda <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 8013da8:	79fb      	ldrb	r3, [r7, #7]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d114      	bne.n	8013dd8 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8013dae:	4b0d      	ldr	r3, [pc, #52]	@ (8013de4 <LoRaMacCryptoSetKey+0x5c>)
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	789b      	ldrb	r3, [r3, #2]
 8013db4:	79fa      	ldrb	r2, [r7, #7]
 8013db6:	4611      	mov	r1, r2
 8013db8:	4618      	mov	r0, r3
 8013dba:	f000 fa35 	bl	8014228 <LoRaMacCryptoDeriveMcRootKey>
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d001      	beq.n	8013dc8 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013dc4:	230e      	movs	r3, #14
 8013dc6:	e008      	b.n	8013dda <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8013dc8:	2004      	movs	r0, #4
 8013dca:	f000 fa57 	bl	801427c <LoRaMacCryptoDeriveMcKEKey>
 8013dce:	4603      	mov	r3, r0
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d001      	beq.n	8013dd8 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013dd4:	230e      	movs	r3, #14
 8013dd6:	e000      	b.n	8013dda <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013dd8:	2300      	movs	r3, #0
}
 8013dda:	4618      	mov	r0, r3
 8013ddc:	3708      	adds	r7, #8
 8013dde:	46bd      	mov	sp, r7
 8013de0:	bd80      	pop	{r7, pc}
 8013de2:	bf00      	nop
 8013de4:	20001bb8 	.word	0x20001bb8

08013de8 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b086      	sub	sp, #24
 8013dec:	af02      	add	r7, sp, #8
 8013dee:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d101      	bne.n	8013dfa <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013df6:	2309      	movs	r3, #9
 8013df8:	e02d      	b.n	8013e56 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8013dfa:	2301      	movs	r3, #1
 8013dfc:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8013dfe:	4b18      	ldr	r3, [pc, #96]	@ (8013e60 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	889a      	ldrh	r2, [r3, #4]
 8013e04:	3201      	adds	r2, #1
 8013e06:	b292      	uxth	r2, r2
 8013e08:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8013e0a:	4b15      	ldr	r3, [pc, #84]	@ (8013e60 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	889a      	ldrh	r2, [r3, #4]
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8013e14:	6878      	ldr	r0, [r7, #4]
 8013e16:	f000 fc10 	bl	801463a <LoRaMacSerializerJoinRequest>
 8013e1a:	4603      	mov	r3, r0
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d001      	beq.n	8013e24 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8013e20:	2310      	movs	r3, #16
 8013e22:	e018      	b.n	8013e56 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6819      	ldr	r1, [r3, #0]
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	3318      	adds	r3, #24
 8013e2c:	7bfa      	ldrb	r2, [r7, #15]
 8013e2e:	9300      	str	r3, [sp, #0]
 8013e30:	4613      	mov	r3, r2
 8013e32:	2213      	movs	r2, #19
 8013e34:	2000      	movs	r0, #0
 8013e36:	f7f8 f8b1 	bl	800bf9c <SecureElementComputeAesCmac>
 8013e3a:	4603      	mov	r3, r0
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d001      	beq.n	8013e44 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013e40:	230e      	movs	r3, #14
 8013e42:	e008      	b.n	8013e56 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8013e44:	6878      	ldr	r0, [r7, #4]
 8013e46:	f000 fbf8 	bl	801463a <LoRaMacSerializerJoinRequest>
 8013e4a:	4603      	mov	r3, r0
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d001      	beq.n	8013e54 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8013e50:	2310      	movs	r3, #16
 8013e52:	e000      	b.n	8013e56 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013e54:	2300      	movs	r3, #0
}
 8013e56:	4618      	mov	r0, r3
 8013e58:	3710      	adds	r7, #16
 8013e5a:	46bd      	mov	sp, r7
 8013e5c:	bd80      	pop	{r7, pc}
 8013e5e:	bf00      	nop
 8013e60:	20001bb8 	.word	0x20001bb8

08013e64 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8013e64:	b590      	push	{r4, r7, lr}
 8013e66:	b097      	sub	sp, #92	@ 0x5c
 8013e68:	af04      	add	r7, sp, #16
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	60b9      	str	r1, [r7, #8]
 8013e6e:	607a      	str	r2, [r7, #4]
 8013e70:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d002      	beq.n	8013e7e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8013e78:	68bb      	ldr	r3, [r7, #8]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d101      	bne.n	8013e82 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013e7e:	2309      	movs	r3, #9
 8013e80:	e0bb      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8013e82:	2312      	movs	r3, #18
 8013e84:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8013e88:	f107 0318 	add.w	r3, r7, #24
 8013e8c:	2221      	movs	r2, #33	@ 0x21
 8013e8e:	2100      	movs	r1, #0
 8013e90:	4618      	mov	r0, r3
 8013e92:	f008 fb24 	bl	801c4de <memset>
    uint8_t versionMinor         = 0;
 8013e96:	2300      	movs	r3, #0
 8013e98:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8013e9a:	4b5a      	ldr	r3, [pc, #360]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	889b      	ldrh	r3, [r3, #4]
 8013ea0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	681c      	ldr	r4, [r3, #0]
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	791b      	ldrb	r3, [r3, #4]
 8013eac:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8013eb0:	7bf8      	ldrb	r0, [r7, #15]
 8013eb2:	f107 0217 	add.w	r2, r7, #23
 8013eb6:	9202      	str	r2, [sp, #8]
 8013eb8:	f107 0218 	add.w	r2, r7, #24
 8013ebc:	9201      	str	r2, [sp, #4]
 8013ebe:	9300      	str	r3, [sp, #0]
 8013ec0:	4623      	mov	r3, r4
 8013ec2:	460a      	mov	r2, r1
 8013ec4:	68b9      	ldr	r1, [r7, #8]
 8013ec6:	f7f8 f95c 	bl	800c182 <SecureElementProcessJoinAccept>
 8013eca:	4603      	mov	r3, r0
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d001      	beq.n	8013ed4 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013ed0:	230e      	movs	r3, #14
 8013ed2:	e092      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	6818      	ldr	r0, [r3, #0]
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	791b      	ldrb	r3, [r3, #4]
 8013edc:	461a      	mov	r2, r3
 8013ede:	f107 0318 	add.w	r3, r7, #24
 8013ee2:	4619      	mov	r1, r3
 8013ee4:	f002 ffd1 	bl	8016e8a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8013ee8:	6878      	ldr	r0, [r7, #4]
 8013eea:	f000 f9e9 	bl	80142c0 <LoRaMacParserJoinAccept>
 8013eee:	4603      	mov	r3, r0
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d001      	beq.n	8013ef8 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8013ef4:	230f      	movs	r3, #15
 8013ef6:	e080      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	799b      	ldrb	r3, [r3, #6]
 8013efc:	643b      	str	r3, [r7, #64]	@ 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	79db      	ldrb	r3, [r3, #7]
 8013f02:	021b      	lsls	r3, r3, #8
 8013f04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013f06:	4313      	orrs	r3, r2
 8013f08:	643b      	str	r3, [r7, #64]	@ 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	7a1b      	ldrb	r3, [r3, #8]
 8013f0e:	041b      	lsls	r3, r3, #16
 8013f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013f12:	4313      	orrs	r3, r2
 8013f14:	643b      	str	r3, [r7, #64]	@ 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 8013f16:	4b3b      	ldr	r3, [pc, #236]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	689b      	ldr	r3, [r3, #8]
 8013f1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013f1e:	429a      	cmp	r2, r3
 8013f20:	d010      	beq.n	8013f44 <LoRaMacCryptoHandleJoinAccept+0xe0>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8013f22:	4b38      	ldr	r3, [pc, #224]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013f28:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 8013f2a:	7dfb      	ldrb	r3, [r7, #23]
 8013f2c:	2100      	movs	r1, #0
 8013f2e:	4618      	mov	r0, r3
 8013f30:	f000 f97a 	bl	8014228 <LoRaMacCryptoDeriveMcRootKey>
 8013f34:	4603      	mov	r3, r0
 8013f36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013f3a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d005      	beq.n	8013f4e <LoRaMacCryptoHandleJoinAccept+0xea>
 8013f42:	e001      	b.n	8013f48 <LoRaMacCryptoHandleJoinAccept+0xe4>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8013f44:	2303      	movs	r3, #3
 8013f46:	e058      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    {
        return retval;
 8013f48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013f4c:	e055      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8013f4e:	2004      	movs	r0, #4
 8013f50:	f000 f994 	bl	801427c <LoRaMacCryptoDeriveMcKEKey>
 8013f54:	4603      	mov	r3, r0
 8013f56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013f5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	d002      	beq.n	8013f68 <LoRaMacCryptoHandleJoinAccept+0x104>
    {
        return retval;
 8013f62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013f66:	e048      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	7a5b      	ldrb	r3, [r3, #9]
 8013f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	7a9b      	ldrb	r3, [r3, #10]
 8013f72:	021b      	lsls	r3, r3, #8
 8013f74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f76:	4313      	orrs	r3, r2
 8013f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	7adb      	ldrb	r3, [r3, #11]
 8013f7e:	041b      	lsls	r3, r3, #16
 8013f80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f82:	4313      	orrs	r3, r2
 8013f84:	63fb      	str	r3, [r7, #60]	@ 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8013f86:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8013f8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013f8e:	2003      	movs	r0, #3
 8013f90:	f7ff fd0a 	bl	80139a8 <DeriveSessionKey10x>
 8013f94:	4603      	mov	r3, r0
 8013f96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013f9a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d002      	beq.n	8013fa8 <LoRaMacCryptoHandleJoinAccept+0x144>
        {
            return retval;
 8013fa2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013fa6:	e028      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8013fa8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8013fac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013fae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013fb0:	2002      	movs	r0, #2
 8013fb2:	f7ff fcf9 	bl	80139a8 <DeriveSessionKey10x>
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8013fbc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d002      	beq.n	8013fca <LoRaMacCryptoHandleJoinAccept+0x166>
        {
            return retval;
 8013fc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013fc8:	e017      	b.n	8013ffa <LoRaMacCryptoHandleJoinAccept+0x196>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8013fca:	4b0e      	ldr	r3, [pc, #56]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	7dfa      	ldrb	r2, [r7, #23]
 8013fd0:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 8013fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8013fda:	4b0a      	ldr	r3, [pc, #40]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	f04f 32ff 	mov.w	r2, #4294967295
 8013fe2:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013fe4:	4b07      	ldr	r3, [pc, #28]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8013fec:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013fee:	4b05      	ldr	r3, [pc, #20]	@ (8014004 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8013ff6:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8013ff8:	2300      	movs	r3, #0
}
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	374c      	adds	r7, #76	@ 0x4c
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd90      	pop	{r4, r7, pc}
 8014002:	bf00      	nop
 8014004:	20001bb8 	.word	0x20001bb8

08014008 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014008:	b590      	push	{r4, r7, lr}
 801400a:	b08b      	sub	sp, #44	@ 0x2c
 801400c:	af04      	add	r7, sp, #16
 801400e:	60f8      	str	r0, [r7, #12]
 8014010:	607b      	str	r3, [r7, #4]
 8014012:	460b      	mov	r3, r1
 8014014:	72fb      	strb	r3, [r7, #11]
 8014016:	4613      	mov	r3, r2
 8014018:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801401a:	2312      	movs	r3, #18
 801401c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801401e:	2303      	movs	r3, #3
 8014020:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d101      	bne.n	801402c <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014028:	2309      	movs	r3, #9
 801402a:	e05e      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 801402c:	4b31      	ldr	r3, [pc, #196]	@ (80140f4 <LoRaMacCryptoSecureMessage+0xec>)
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	68db      	ldr	r3, [r3, #12]
 8014032:	68fa      	ldr	r2, [r7, #12]
 8014034:	429a      	cmp	r2, r3
 8014036:	d201      	bcs.n	801403c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014038:	2306      	movs	r3, #6
 801403a:	e056      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d101      	bne.n	801404a <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014046:	2302      	movs	r3, #2
 8014048:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801404a:	4b2a      	ldr	r3, [pc, #168]	@ (80140f4 <LoRaMacCryptoSecureMessage+0xec>)
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	68db      	ldr	r3, [r3, #12]
 8014050:	68fa      	ldr	r2, [r7, #12]
 8014052:	429a      	cmp	r2, r3
 8014054:	d916      	bls.n	8014084 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014060:	b219      	sxth	r1, r3
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	689c      	ldr	r4, [r3, #8]
 8014066:	7dfa      	ldrb	r2, [r7, #23]
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	9301      	str	r3, [sp, #4]
 801406c:	2300      	movs	r3, #0
 801406e:	9300      	str	r3, [sp, #0]
 8014070:	4623      	mov	r3, r4
 8014072:	f7ff faa7 	bl	80135c4 <PayloadEncrypt>
 8014076:	4603      	mov	r3, r0
 8014078:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801407a:	7dbb      	ldrb	r3, [r7, #22]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d001      	beq.n	8014084 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8014080:	7dbb      	ldrb	r3, [r7, #22]
 8014082:	e032      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014084:	6878      	ldr	r0, [r7, #4]
 8014086:	f000 fb5a 	bl	801473e <LoRaMacSerializerData>
 801408a:	4603      	mov	r3, r0
 801408c:	2b00      	cmp	r3, #0
 801408e:	d001      	beq.n	8014094 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014090:	2310      	movs	r3, #16
 8014092:	e02a      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014094:	2302      	movs	r3, #2
 8014096:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	6818      	ldr	r0, [r3, #0]
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	791b      	ldrb	r3, [r3, #4]
 80140a0:	3b04      	subs	r3, #4
 80140a2:	b299      	uxth	r1, r3
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	689b      	ldr	r3, [r3, #8]
 80140a8:	687a      	ldr	r2, [r7, #4]
 80140aa:	322c      	adds	r2, #44	@ 0x2c
 80140ac:	7dfc      	ldrb	r4, [r7, #23]
 80140ae:	9203      	str	r2, [sp, #12]
 80140b0:	68fa      	ldr	r2, [r7, #12]
 80140b2:	9202      	str	r2, [sp, #8]
 80140b4:	9301      	str	r3, [sp, #4]
 80140b6:	2300      	movs	r3, #0
 80140b8:	9300      	str	r3, [sp, #0]
 80140ba:	2300      	movs	r3, #0
 80140bc:	4622      	mov	r2, r4
 80140be:	f7ff fb80 	bl	80137c2 <ComputeCmacB0>
 80140c2:	4603      	mov	r3, r0
 80140c4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80140c6:	7dbb      	ldrb	r3, [r7, #22]
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d001      	beq.n	80140d0 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 80140cc:	7dbb      	ldrb	r3, [r7, #22]
 80140ce:	e00c      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80140d0:	6878      	ldr	r0, [r7, #4]
 80140d2:	f000 fb34 	bl	801473e <LoRaMacSerializerData>
 80140d6:	4603      	mov	r3, r0
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d001      	beq.n	80140e0 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80140dc:	2310      	movs	r3, #16
 80140de:	e004      	b.n	80140ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80140e0:	4b04      	ldr	r3, [pc, #16]	@ (80140f4 <LoRaMacCryptoSecureMessage+0xec>)
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	68fa      	ldr	r2, [r7, #12]
 80140e6:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80140e8:	2300      	movs	r3, #0
}
 80140ea:	4618      	mov	r0, r3
 80140ec:	371c      	adds	r7, #28
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bd90      	pop	{r4, r7, pc}
 80140f2:	bf00      	nop
 80140f4:	20001bb8 	.word	0x20001bb8

080140f8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80140f8:	b590      	push	{r4, r7, lr}
 80140fa:	b08b      	sub	sp, #44	@ 0x2c
 80140fc:	af04      	add	r7, sp, #16
 80140fe:	60b9      	str	r1, [r7, #8]
 8014100:	607b      	str	r3, [r7, #4]
 8014102:	4603      	mov	r3, r0
 8014104:	73fb      	strb	r3, [r7, #15]
 8014106:	4613      	mov	r3, r2
 8014108:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801410c:	2b00      	cmp	r3, #0
 801410e:	d101      	bne.n	8014114 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014110:	2309      	movs	r3, #9
 8014112:	e083      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8014114:	7bbb      	ldrb	r3, [r7, #14]
 8014116:	6879      	ldr	r1, [r7, #4]
 8014118:	4618      	mov	r0, r3
 801411a:	f7ff fce1 	bl	8013ae0 <CheckFCntDown>
 801411e:	4603      	mov	r3, r0
 8014120:	f083 0301 	eor.w	r3, r3, #1
 8014124:	b2db      	uxtb	r3, r3
 8014126:	2b00      	cmp	r3, #0
 8014128:	d001      	beq.n	801412e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801412a:	2306      	movs	r3, #6
 801412c:	e076      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801412e:	2312      	movs	r3, #18
 8014130:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014132:	2303      	movs	r3, #3
 8014134:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8014136:	2302      	movs	r3, #2
 8014138:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801413a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801413c:	f000 f98b 	bl	8014456 <LoRaMacParserData>
 8014140:	4603      	mov	r3, r0
 8014142:	2b00      	cmp	r3, #0
 8014144:	d001      	beq.n	801414a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014146:	230f      	movs	r3, #15
 8014148:	e068      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801414a:	f107 0210 	add.w	r2, r7, #16
 801414e:	7bfb      	ldrb	r3, [r7, #15]
 8014150:	4611      	mov	r1, r2
 8014152:	4618      	mov	r0, r3
 8014154:	f7ff fc02 	bl	801395c <GetKeyAddrItem>
 8014158:	4603      	mov	r3, r0
 801415a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801415c:	7d7b      	ldrb	r3, [r7, #21]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d001      	beq.n	8014166 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8014162:	7d7b      	ldrb	r3, [r7, #21]
 8014164:	e05a      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8014166:	693b      	ldr	r3, [r7, #16]
 8014168:	785b      	ldrb	r3, [r3, #1]
 801416a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801416c:	693b      	ldr	r3, [r7, #16]
 801416e:	789b      	ldrb	r3, [r3, #2]
 8014170:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8014172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014174:	689b      	ldr	r3, [r3, #8]
 8014176:	68ba      	ldr	r2, [r7, #8]
 8014178:	429a      	cmp	r2, r3
 801417a:	d001      	beq.n	8014180 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801417c:	2302      	movs	r3, #2
 801417e:	e04d      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8014180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014182:	7b1b      	ldrb	r3, [r3, #12]
 8014184:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014188:	b2db      	uxtb	r3, r3
 801418a:	2b00      	cmp	r3, #0
 801418c:	bf14      	ite	ne
 801418e:	2301      	movne	r3, #1
 8014190:	2300      	moveq	r3, #0
 8014192:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014194:	4b23      	ldr	r3, [pc, #140]	@ (8014224 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	789b      	ldrb	r3, [r3, #2]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d101      	bne.n	80141a2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801419e:	2300      	movs	r3, #0
 80141a0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80141a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141a4:	6818      	ldr	r0, [r3, #0]
 80141a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141a8:	791b      	ldrb	r3, [r3, #4]
 80141aa:	3b04      	subs	r3, #4
 80141ac:	b299      	uxth	r1, r3
 80141ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141b2:	7dbc      	ldrb	r4, [r7, #22]
 80141b4:	7d3a      	ldrb	r2, [r7, #20]
 80141b6:	9303      	str	r3, [sp, #12]
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	9302      	str	r3, [sp, #8]
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	9301      	str	r3, [sp, #4]
 80141c0:	2301      	movs	r3, #1
 80141c2:	9300      	str	r3, [sp, #0]
 80141c4:	4623      	mov	r3, r4
 80141c6:	f7ff fb3a 	bl	801383e <VerifyCmacB0>
 80141ca:	4603      	mov	r3, r0
 80141cc:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80141ce:	7d7b      	ldrb	r3, [r7, #21]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d001      	beq.n	80141d8 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 80141d4:	7d7b      	ldrb	r3, [r7, #21]
 80141d6:	e021      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80141d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d101      	bne.n	80141e6 <LoRaMacCryptoUnsecureMessage+0xee>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80141e2:	2302      	movs	r3, #2
 80141e4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80141e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141e8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80141ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80141f0:	b219      	sxth	r1, r3
 80141f2:	7dfa      	ldrb	r2, [r7, #23]
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	9301      	str	r3, [sp, #4]
 80141f8:	2301      	movs	r3, #1
 80141fa:	9300      	str	r3, [sp, #0]
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	f7ff f9e1 	bl	80135c4 <PayloadEncrypt>
 8014202:	4603      	mov	r3, r0
 8014204:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014206:	7d7b      	ldrb	r3, [r7, #21]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d001      	beq.n	8014210 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 801420c:	7d7b      	ldrb	r3, [r7, #21]
 801420e:	e005      	b.n	801421c <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8014210:	7bbb      	ldrb	r3, [r7, #14]
 8014212:	6879      	ldr	r1, [r7, #4]
 8014214:	4618      	mov	r0, r3
 8014216:	f7ff fc87 	bl	8013b28 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801421a:	2300      	movs	r3, #0
}
 801421c:	4618      	mov	r0, r3
 801421e:	371c      	adds	r7, #28
 8014220:	46bd      	mov	sp, r7
 8014222:	bd90      	pop	{r4, r7, pc}
 8014224:	20001bb8 	.word	0x20001bb8

08014228 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b086      	sub	sp, #24
 801422c:	af00      	add	r7, sp, #0
 801422e:	4603      	mov	r3, r0
 8014230:	460a      	mov	r2, r1
 8014232:	71fb      	strb	r3, [r7, #7]
 8014234:	4613      	mov	r3, r2
 8014236:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8014238:	79bb      	ldrb	r3, [r7, #6]
 801423a:	2b00      	cmp	r3, #0
 801423c:	d001      	beq.n	8014242 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801423e:	230a      	movs	r3, #10
 8014240:	e018      	b.n	8014274 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    }
    uint8_t compBase[16] = { 0 };
 8014242:	f107 0308 	add.w	r3, r7, #8
 8014246:	2200      	movs	r2, #0
 8014248:	601a      	str	r2, [r3, #0]
 801424a:	605a      	str	r2, [r3, #4]
 801424c:	609a      	str	r2, [r3, #8]
 801424e:	60da      	str	r2, [r3, #12]

    if( versionMinor == 1 )
 8014250:	79fb      	ldrb	r3, [r7, #7]
 8014252:	2b01      	cmp	r3, #1
 8014254:	d101      	bne.n	801425a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8014256:	2320      	movs	r3, #32
 8014258:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801425a:	79b9      	ldrb	r1, [r7, #6]
 801425c:	f107 0308 	add.w	r3, r7, #8
 8014260:	2204      	movs	r2, #4
 8014262:	4618      	mov	r0, r3
 8014264:	f7f7 ff4e 	bl	800c104 <SecureElementDeriveAndStoreKey>
 8014268:	4603      	mov	r3, r0
 801426a:	2b00      	cmp	r3, #0
 801426c:	d001      	beq.n	8014272 <LoRaMacCryptoDeriveMcRootKey+0x4a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801426e:	230e      	movs	r3, #14
 8014270:	e000      	b.n	8014274 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014272:	2300      	movs	r3, #0
}
 8014274:	4618      	mov	r0, r3
 8014276:	3718      	adds	r7, #24
 8014278:	46bd      	mov	sp, r7
 801427a:	bd80      	pop	{r7, pc}

0801427c <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b086      	sub	sp, #24
 8014280:	af00      	add	r7, sp, #0
 8014282:	4603      	mov	r3, r0
 8014284:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8014286:	79fb      	ldrb	r3, [r7, #7]
 8014288:	2b04      	cmp	r3, #4
 801428a:	d001      	beq.n	8014290 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801428c:	230a      	movs	r3, #10
 801428e:	e013      	b.n	80142b8 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    }
    uint8_t compBase[16] = { 0 };
 8014290:	f107 0308 	add.w	r3, r7, #8
 8014294:	2200      	movs	r2, #0
 8014296:	601a      	str	r2, [r3, #0]
 8014298:	605a      	str	r2, [r3, #4]
 801429a:	609a      	str	r2, [r3, #8]
 801429c:	60da      	str	r2, [r3, #12]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 801429e:	79f9      	ldrb	r1, [r7, #7]
 80142a0:	f107 0308 	add.w	r3, r7, #8
 80142a4:	227f      	movs	r2, #127	@ 0x7f
 80142a6:	4618      	mov	r0, r3
 80142a8:	f7f7 ff2c 	bl	800c104 <SecureElementDeriveAndStoreKey>
 80142ac:	4603      	mov	r3, r0
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d001      	beq.n	80142b6 <LoRaMacCryptoDeriveMcKEKey+0x3a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80142b2:	230e      	movs	r3, #14
 80142b4:	e000      	b.n	80142b8 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80142b6:	2300      	movs	r3, #0
}
 80142b8:	4618      	mov	r0, r3
 80142ba:	3718      	adds	r7, #24
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd80      	pop	{r7, pc}

080142c0 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b084      	sub	sp, #16
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d003      	beq.n	80142d6 <LoRaMacParserJoinAccept+0x16>
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d101      	bne.n	80142da <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80142d6:	2302      	movs	r3, #2
 80142d8:	e0b9      	b.n	801444e <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80142da:	2300      	movs	r3, #0
 80142dc:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	681a      	ldr	r2, [r3, #0]
 80142e2:	89fb      	ldrh	r3, [r7, #14]
 80142e4:	1c59      	adds	r1, r3, #1
 80142e6:	81f9      	strh	r1, [r7, #14]
 80142e8:	4413      	add	r3, r2
 80142ea:	781a      	ldrb	r2, [r3, #0]
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	1d98      	adds	r0, r3, #6
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	681a      	ldr	r2, [r3, #0]
 80142f8:	89fb      	ldrh	r3, [r7, #14]
 80142fa:	4413      	add	r3, r2
 80142fc:	2203      	movs	r2, #3
 80142fe:	4619      	mov	r1, r3
 8014300:	f002 fdc3 	bl	8016e8a <memcpy1>
    bufItr = bufItr + 3;
 8014304:	89fb      	ldrh	r3, [r7, #14]
 8014306:	3303      	adds	r3, #3
 8014308:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	f103 0009 	add.w	r0, r3, #9
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	681a      	ldr	r2, [r3, #0]
 8014314:	89fb      	ldrh	r3, [r7, #14]
 8014316:	4413      	add	r3, r2
 8014318:	2203      	movs	r2, #3
 801431a:	4619      	mov	r1, r3
 801431c:	f002 fdb5 	bl	8016e8a <memcpy1>
    bufItr = bufItr + 3;
 8014320:	89fb      	ldrh	r3, [r7, #14]
 8014322:	3303      	adds	r3, #3
 8014324:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681a      	ldr	r2, [r3, #0]
 801432a:	89fb      	ldrh	r3, [r7, #14]
 801432c:	1c59      	adds	r1, r3, #1
 801432e:	81f9      	strh	r1, [r7, #14]
 8014330:	4413      	add	r3, r2
 8014332:	781b      	ldrb	r3, [r3, #0]
 8014334:	461a      	mov	r2, r3
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	681a      	ldr	r2, [r3, #0]
 801433e:	89fb      	ldrh	r3, [r7, #14]
 8014340:	1c59      	adds	r1, r3, #1
 8014342:	81f9      	strh	r1, [r7, #14]
 8014344:	4413      	add	r3, r2
 8014346:	781b      	ldrb	r3, [r3, #0]
 8014348:	021a      	lsls	r2, r3, #8
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	68db      	ldr	r3, [r3, #12]
 801434e:	431a      	orrs	r2, r3
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	681a      	ldr	r2, [r3, #0]
 8014358:	89fb      	ldrh	r3, [r7, #14]
 801435a:	1c59      	adds	r1, r3, #1
 801435c:	81f9      	strh	r1, [r7, #14]
 801435e:	4413      	add	r3, r2
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	041a      	lsls	r2, r3, #16
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	68db      	ldr	r3, [r3, #12]
 8014368:	431a      	orrs	r2, r3
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681a      	ldr	r2, [r3, #0]
 8014372:	89fb      	ldrh	r3, [r7, #14]
 8014374:	1c59      	adds	r1, r3, #1
 8014376:	81f9      	strh	r1, [r7, #14]
 8014378:	4413      	add	r3, r2
 801437a:	781b      	ldrb	r3, [r3, #0]
 801437c:	061a      	lsls	r2, r3, #24
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	68db      	ldr	r3, [r3, #12]
 8014382:	431a      	orrs	r2, r3
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	681a      	ldr	r2, [r3, #0]
 801438c:	89fb      	ldrh	r3, [r7, #14]
 801438e:	1c59      	adds	r1, r3, #1
 8014390:	81f9      	strh	r1, [r7, #14]
 8014392:	4413      	add	r3, r2
 8014394:	781a      	ldrb	r2, [r3, #0]
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	681a      	ldr	r2, [r3, #0]
 801439e:	89fb      	ldrh	r3, [r7, #14]
 80143a0:	1c59      	adds	r1, r3, #1
 80143a2:	81f9      	strh	r1, [r7, #14]
 80143a4:	4413      	add	r3, r2
 80143a6:	781a      	ldrb	r2, [r3, #0]
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	791b      	ldrb	r3, [r3, #4]
 80143b0:	1f1a      	subs	r2, r3, #4
 80143b2:	89fb      	ldrh	r3, [r7, #14]
 80143b4:	1ad3      	subs	r3, r2, r3
 80143b6:	2b10      	cmp	r3, #16
 80143b8:	d10e      	bne.n	80143d8 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	f103 0012 	add.w	r0, r3, #18
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	681a      	ldr	r2, [r3, #0]
 80143c4:	89fb      	ldrh	r3, [r7, #14]
 80143c6:	4413      	add	r3, r2
 80143c8:	2210      	movs	r2, #16
 80143ca:	4619      	mov	r1, r3
 80143cc:	f002 fd5d 	bl	8016e8a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80143d0:	89fb      	ldrh	r3, [r7, #14]
 80143d2:	3310      	adds	r3, #16
 80143d4:	81fb      	strh	r3, [r7, #14]
 80143d6:	e008      	b.n	80143ea <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	791b      	ldrb	r3, [r3, #4]
 80143dc:	1f1a      	subs	r2, r3, #4
 80143de:	89fb      	ldrh	r3, [r7, #14]
 80143e0:	1ad3      	subs	r3, r2, r3
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	dd01      	ble.n	80143ea <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80143e6:	2301      	movs	r3, #1
 80143e8:	e031      	b.n	801444e <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	681a      	ldr	r2, [r3, #0]
 80143ee:	89fb      	ldrh	r3, [r7, #14]
 80143f0:	1c59      	adds	r1, r3, #1
 80143f2:	81f9      	strh	r1, [r7, #14]
 80143f4:	4413      	add	r3, r2
 80143f6:	781b      	ldrb	r3, [r3, #0]
 80143f8:	461a      	mov	r2, r3
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	681a      	ldr	r2, [r3, #0]
 8014402:	89fb      	ldrh	r3, [r7, #14]
 8014404:	1c59      	adds	r1, r3, #1
 8014406:	81f9      	strh	r1, [r7, #14]
 8014408:	4413      	add	r3, r2
 801440a:	781b      	ldrb	r3, [r3, #0]
 801440c:	021a      	lsls	r2, r3, #8
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014412:	431a      	orrs	r2, r3
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	681a      	ldr	r2, [r3, #0]
 801441c:	89fb      	ldrh	r3, [r7, #14]
 801441e:	1c59      	adds	r1, r3, #1
 8014420:	81f9      	strh	r1, [r7, #14]
 8014422:	4413      	add	r3, r2
 8014424:	781b      	ldrb	r3, [r3, #0]
 8014426:	041a      	lsls	r2, r3, #16
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801442c:	431a      	orrs	r2, r3
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	681a      	ldr	r2, [r3, #0]
 8014436:	89fb      	ldrh	r3, [r7, #14]
 8014438:	1c59      	adds	r1, r3, #1
 801443a:	81f9      	strh	r1, [r7, #14]
 801443c:	4413      	add	r3, r2
 801443e:	781b      	ldrb	r3, [r3, #0]
 8014440:	061a      	lsls	r2, r3, #24
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014446:	431a      	orrs	r2, r3
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 801444c:	2300      	movs	r3, #0
}
 801444e:	4618      	mov	r0, r3
 8014450:	3710      	adds	r7, #16
 8014452:	46bd      	mov	sp, r7
 8014454:	bd80      	pop	{r7, pc}

08014456 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014456:	b580      	push	{r7, lr}
 8014458:	b084      	sub	sp, #16
 801445a:	af00      	add	r7, sp, #0
 801445c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d003      	beq.n	801446c <LoRaMacParserData+0x16>
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d101      	bne.n	8014470 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801446c:	2302      	movs	r3, #2
 801446e:	e0e0      	b.n	8014632 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8014470:	2300      	movs	r3, #0
 8014472:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	681a      	ldr	r2, [r3, #0]
 8014478:	89fb      	ldrh	r3, [r7, #14]
 801447a:	1c59      	adds	r1, r3, #1
 801447c:	81f9      	strh	r1, [r7, #14]
 801447e:	4413      	add	r3, r2
 8014480:	781a      	ldrb	r2, [r3, #0]
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	681a      	ldr	r2, [r3, #0]
 801448a:	89fb      	ldrh	r3, [r7, #14]
 801448c:	1c59      	adds	r1, r3, #1
 801448e:	81f9      	strh	r1, [r7, #14]
 8014490:	4413      	add	r3, r2
 8014492:	781b      	ldrb	r3, [r3, #0]
 8014494:	461a      	mov	r2, r3
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	681a      	ldr	r2, [r3, #0]
 801449e:	89fb      	ldrh	r3, [r7, #14]
 80144a0:	1c59      	adds	r1, r3, #1
 80144a2:	81f9      	strh	r1, [r7, #14]
 80144a4:	4413      	add	r3, r2
 80144a6:	781b      	ldrb	r3, [r3, #0]
 80144a8:	021a      	lsls	r2, r3, #8
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	689b      	ldr	r3, [r3, #8]
 80144ae:	431a      	orrs	r2, r3
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	681a      	ldr	r2, [r3, #0]
 80144b8:	89fb      	ldrh	r3, [r7, #14]
 80144ba:	1c59      	adds	r1, r3, #1
 80144bc:	81f9      	strh	r1, [r7, #14]
 80144be:	4413      	add	r3, r2
 80144c0:	781b      	ldrb	r3, [r3, #0]
 80144c2:	041a      	lsls	r2, r3, #16
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	689b      	ldr	r3, [r3, #8]
 80144c8:	431a      	orrs	r2, r3
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	681a      	ldr	r2, [r3, #0]
 80144d2:	89fb      	ldrh	r3, [r7, #14]
 80144d4:	1c59      	adds	r1, r3, #1
 80144d6:	81f9      	strh	r1, [r7, #14]
 80144d8:	4413      	add	r3, r2
 80144da:	781b      	ldrb	r3, [r3, #0]
 80144dc:	061a      	lsls	r2, r3, #24
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	689b      	ldr	r3, [r3, #8]
 80144e2:	431a      	orrs	r2, r3
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	681a      	ldr	r2, [r3, #0]
 80144ec:	89fb      	ldrh	r3, [r7, #14]
 80144ee:	1c59      	adds	r1, r3, #1
 80144f0:	81f9      	strh	r1, [r7, #14]
 80144f2:	4413      	add	r3, r2
 80144f4:	781a      	ldrb	r2, [r3, #0]
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	681a      	ldr	r2, [r3, #0]
 80144fe:	89fb      	ldrh	r3, [r7, #14]
 8014500:	1c59      	adds	r1, r3, #1
 8014502:	81f9      	strh	r1, [r7, #14]
 8014504:	4413      	add	r3, r2
 8014506:	781b      	ldrb	r3, [r3, #0]
 8014508:	461a      	mov	r2, r3
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	681a      	ldr	r2, [r3, #0]
 8014512:	89fb      	ldrh	r3, [r7, #14]
 8014514:	1c59      	adds	r1, r3, #1
 8014516:	81f9      	strh	r1, [r7, #14]
 8014518:	4413      	add	r3, r2
 801451a:	781b      	ldrb	r3, [r3, #0]
 801451c:	0219      	lsls	r1, r3, #8
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	89db      	ldrh	r3, [r3, #14]
 8014522:	b21a      	sxth	r2, r3
 8014524:	b20b      	sxth	r3, r1
 8014526:	4313      	orrs	r3, r2
 8014528:	b21b      	sxth	r3, r3
 801452a:	b29a      	uxth	r2, r3
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	f103 0010 	add.w	r0, r3, #16
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	681a      	ldr	r2, [r3, #0]
 801453a:	89fb      	ldrh	r3, [r7, #14]
 801453c:	18d1      	adds	r1, r2, r3
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	7b1b      	ldrb	r3, [r3, #12]
 8014542:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014546:	b2db      	uxtb	r3, r3
 8014548:	461a      	mov	r2, r3
 801454a:	f002 fc9e 	bl	8016e8a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	7b1b      	ldrb	r3, [r3, #12]
 8014552:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014556:	b2db      	uxtb	r3, r3
 8014558:	461a      	mov	r2, r3
 801455a:	89fb      	ldrh	r3, [r7, #14]
 801455c:	4413      	add	r3, r2
 801455e:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	2200      	movs	r2, #0
 8014564:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	2200      	movs	r2, #0
 801456c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	791b      	ldrb	r3, [r3, #4]
 8014574:	461a      	mov	r2, r3
 8014576:	89fb      	ldrh	r3, [r7, #14]
 8014578:	1ad3      	subs	r3, r2, r3
 801457a:	2b04      	cmp	r3, #4
 801457c:	dd27      	ble.n	80145ce <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	681a      	ldr	r2, [r3, #0]
 8014582:	89fb      	ldrh	r3, [r7, #14]
 8014584:	1c59      	adds	r1, r3, #1
 8014586:	81f9      	strh	r1, [r7, #14]
 8014588:	4413      	add	r3, r2
 801458a:	781a      	ldrb	r2, [r3, #0]
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	791a      	ldrb	r2, [r3, #4]
 8014596:	89fb      	ldrh	r3, [r7, #14]
 8014598:	b2db      	uxtb	r3, r3
 801459a:	1ad3      	subs	r3, r2, r3
 801459c:	b2db      	uxtb	r3, r3
 801459e:	3b04      	subs	r3, #4
 80145a0:	b2da      	uxtb	r2, r3
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	681a      	ldr	r2, [r3, #0]
 80145b0:	89fb      	ldrh	r3, [r7, #14]
 80145b2:	18d1      	adds	r1, r2, r3
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80145ba:	461a      	mov	r2, r3
 80145bc:	f002 fc65 	bl	8016e8a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80145c6:	461a      	mov	r2, r3
 80145c8:	89fb      	ldrh	r3, [r7, #14]
 80145ca:	4413      	add	r3, r2
 80145cc:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681a      	ldr	r2, [r3, #0]
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	791b      	ldrb	r3, [r3, #4]
 80145d6:	3b04      	subs	r3, #4
 80145d8:	4413      	add	r3, r2
 80145da:	781b      	ldrb	r3, [r3, #0]
 80145dc:	461a      	mov	r2, r3
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	6819      	ldr	r1, [r3, #0]
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	791b      	ldrb	r3, [r3, #4]
 80145ee:	3b03      	subs	r3, #3
 80145f0:	440b      	add	r3, r1
 80145f2:	781b      	ldrb	r3, [r3, #0]
 80145f4:	021b      	lsls	r3, r3, #8
 80145f6:	431a      	orrs	r2, r3
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	6819      	ldr	r1, [r3, #0]
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	791b      	ldrb	r3, [r3, #4]
 8014608:	3b02      	subs	r3, #2
 801460a:	440b      	add	r3, r1
 801460c:	781b      	ldrb	r3, [r3, #0]
 801460e:	041b      	lsls	r3, r3, #16
 8014610:	431a      	orrs	r2, r3
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	6819      	ldr	r1, [r3, #0]
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	791b      	ldrb	r3, [r3, #4]
 8014622:	3b01      	subs	r3, #1
 8014624:	440b      	add	r3, r1
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	061b      	lsls	r3, r3, #24
 801462a:	431a      	orrs	r2, r3
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8014630:	2300      	movs	r3, #0
}
 8014632:	4618      	mov	r0, r3
 8014634:	3710      	adds	r7, #16
 8014636:	46bd      	mov	sp, r7
 8014638:	bd80      	pop	{r7, pc}

0801463a <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801463a:	b580      	push	{r7, lr}
 801463c:	b084      	sub	sp, #16
 801463e:	af00      	add	r7, sp, #0
 8014640:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d003      	beq.n	8014650 <LoRaMacSerializerJoinRequest+0x16>
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	2b00      	cmp	r3, #0
 801464e:	d101      	bne.n	8014654 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014650:	2301      	movs	r3, #1
 8014652:	e070      	b.n	8014736 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8014654:	2300      	movs	r3, #0
 8014656:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	791b      	ldrb	r3, [r3, #4]
 801465c:	2b16      	cmp	r3, #22
 801465e:	d801      	bhi.n	8014664 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014660:	2302      	movs	r3, #2
 8014662:	e068      	b.n	8014736 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	681a      	ldr	r2, [r3, #0]
 8014668:	89fb      	ldrh	r3, [r7, #14]
 801466a:	1c59      	adds	r1, r3, #1
 801466c:	81f9      	strh	r1, [r7, #14]
 801466e:	4413      	add	r3, r2
 8014670:	687a      	ldr	r2, [r7, #4]
 8014672:	7952      	ldrb	r2, [r2, #5]
 8014674:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	681a      	ldr	r2, [r3, #0]
 801467a:	89fb      	ldrh	r3, [r7, #14]
 801467c:	18d0      	adds	r0, r2, r3
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	3306      	adds	r3, #6
 8014682:	2208      	movs	r2, #8
 8014684:	4619      	mov	r1, r3
 8014686:	f002 fc1b 	bl	8016ec0 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801468a:	89fb      	ldrh	r3, [r7, #14]
 801468c:	3308      	adds	r3, #8
 801468e:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	681a      	ldr	r2, [r3, #0]
 8014694:	89fb      	ldrh	r3, [r7, #14]
 8014696:	18d0      	adds	r0, r2, r3
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	330e      	adds	r3, #14
 801469c:	2208      	movs	r2, #8
 801469e:	4619      	mov	r1, r3
 80146a0:	f002 fc0e 	bl	8016ec0 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80146a4:	89fb      	ldrh	r3, [r7, #14]
 80146a6:	3308      	adds	r3, #8
 80146a8:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	8ad9      	ldrh	r1, [r3, #22]
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	681a      	ldr	r2, [r3, #0]
 80146b2:	89fb      	ldrh	r3, [r7, #14]
 80146b4:	1c58      	adds	r0, r3, #1
 80146b6:	81f8      	strh	r0, [r7, #14]
 80146b8:	4413      	add	r3, r2
 80146ba:	b2ca      	uxtb	r2, r1
 80146bc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	8adb      	ldrh	r3, [r3, #22]
 80146c2:	0a1b      	lsrs	r3, r3, #8
 80146c4:	b299      	uxth	r1, r3
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	681a      	ldr	r2, [r3, #0]
 80146ca:	89fb      	ldrh	r3, [r7, #14]
 80146cc:	1c58      	adds	r0, r3, #1
 80146ce:	81f8      	strh	r0, [r7, #14]
 80146d0:	4413      	add	r3, r2
 80146d2:	b2ca      	uxtb	r2, r1
 80146d4:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	6999      	ldr	r1, [r3, #24]
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	681a      	ldr	r2, [r3, #0]
 80146de:	89fb      	ldrh	r3, [r7, #14]
 80146e0:	1c58      	adds	r0, r3, #1
 80146e2:	81f8      	strh	r0, [r7, #14]
 80146e4:	4413      	add	r3, r2
 80146e6:	b2ca      	uxtb	r2, r1
 80146e8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	699b      	ldr	r3, [r3, #24]
 80146ee:	0a19      	lsrs	r1, r3, #8
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	681a      	ldr	r2, [r3, #0]
 80146f4:	89fb      	ldrh	r3, [r7, #14]
 80146f6:	1c58      	adds	r0, r3, #1
 80146f8:	81f8      	strh	r0, [r7, #14]
 80146fa:	4413      	add	r3, r2
 80146fc:	b2ca      	uxtb	r2, r1
 80146fe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	699b      	ldr	r3, [r3, #24]
 8014704:	0c19      	lsrs	r1, r3, #16
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	681a      	ldr	r2, [r3, #0]
 801470a:	89fb      	ldrh	r3, [r7, #14]
 801470c:	1c58      	adds	r0, r3, #1
 801470e:	81f8      	strh	r0, [r7, #14]
 8014710:	4413      	add	r3, r2
 8014712:	b2ca      	uxtb	r2, r1
 8014714:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	699b      	ldr	r3, [r3, #24]
 801471a:	0e19      	lsrs	r1, r3, #24
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	681a      	ldr	r2, [r3, #0]
 8014720:	89fb      	ldrh	r3, [r7, #14]
 8014722:	1c58      	adds	r0, r3, #1
 8014724:	81f8      	strh	r0, [r7, #14]
 8014726:	4413      	add	r3, r2
 8014728:	b2ca      	uxtb	r2, r1
 801472a:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801472c:	89fb      	ldrh	r3, [r7, #14]
 801472e:	b2da      	uxtb	r2, r3
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014734:	2300      	movs	r3, #0
}
 8014736:	4618      	mov	r0, r3
 8014738:	3710      	adds	r7, #16
 801473a:	46bd      	mov	sp, r7
 801473c:	bd80      	pop	{r7, pc}

0801473e <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801473e:	b580      	push	{r7, lr}
 8014740:	b084      	sub	sp, #16
 8014742:	af00      	add	r7, sp, #0
 8014744:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	2b00      	cmp	r3, #0
 801474a:	d003      	beq.n	8014754 <LoRaMacSerializerData+0x16>
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d101      	bne.n	8014758 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014754:	2301      	movs	r3, #1
 8014756:	e0e3      	b.n	8014920 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8014758:	2300      	movs	r3, #0
 801475a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801475c:	2308      	movs	r3, #8
 801475e:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	7b1b      	ldrb	r3, [r3, #12]
 8014764:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014768:	b2db      	uxtb	r3, r3
 801476a:	461a      	mov	r2, r3
 801476c:	89bb      	ldrh	r3, [r7, #12]
 801476e:	4413      	add	r3, r2
 8014770:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014778:	2b00      	cmp	r3, #0
 801477a:	d002      	beq.n	8014782 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801477c:	89bb      	ldrh	r3, [r7, #12]
 801477e:	3301      	adds	r3, #1
 8014780:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014788:	461a      	mov	r2, r3
 801478a:	89bb      	ldrh	r3, [r7, #12]
 801478c:	4413      	add	r3, r2
 801478e:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8014790:	89bb      	ldrh	r3, [r7, #12]
 8014792:	3304      	adds	r3, #4
 8014794:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	791b      	ldrb	r3, [r3, #4]
 801479a:	461a      	mov	r2, r3
 801479c:	89bb      	ldrh	r3, [r7, #12]
 801479e:	4293      	cmp	r3, r2
 80147a0:	d901      	bls.n	80147a6 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80147a2:	2302      	movs	r3, #2
 80147a4:	e0bc      	b.n	8014920 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	681a      	ldr	r2, [r3, #0]
 80147aa:	89fb      	ldrh	r3, [r7, #14]
 80147ac:	1c59      	adds	r1, r3, #1
 80147ae:	81f9      	strh	r1, [r7, #14]
 80147b0:	4413      	add	r3, r2
 80147b2:	687a      	ldr	r2, [r7, #4]
 80147b4:	7952      	ldrb	r2, [r2, #5]
 80147b6:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	6899      	ldr	r1, [r3, #8]
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	681a      	ldr	r2, [r3, #0]
 80147c0:	89fb      	ldrh	r3, [r7, #14]
 80147c2:	1c58      	adds	r0, r3, #1
 80147c4:	81f8      	strh	r0, [r7, #14]
 80147c6:	4413      	add	r3, r2
 80147c8:	b2ca      	uxtb	r2, r1
 80147ca:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	689b      	ldr	r3, [r3, #8]
 80147d0:	0a19      	lsrs	r1, r3, #8
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	681a      	ldr	r2, [r3, #0]
 80147d6:	89fb      	ldrh	r3, [r7, #14]
 80147d8:	1c58      	adds	r0, r3, #1
 80147da:	81f8      	strh	r0, [r7, #14]
 80147dc:	4413      	add	r3, r2
 80147de:	b2ca      	uxtb	r2, r1
 80147e0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	689b      	ldr	r3, [r3, #8]
 80147e6:	0c19      	lsrs	r1, r3, #16
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	681a      	ldr	r2, [r3, #0]
 80147ec:	89fb      	ldrh	r3, [r7, #14]
 80147ee:	1c58      	adds	r0, r3, #1
 80147f0:	81f8      	strh	r0, [r7, #14]
 80147f2:	4413      	add	r3, r2
 80147f4:	b2ca      	uxtb	r2, r1
 80147f6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	689b      	ldr	r3, [r3, #8]
 80147fc:	0e19      	lsrs	r1, r3, #24
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	681a      	ldr	r2, [r3, #0]
 8014802:	89fb      	ldrh	r3, [r7, #14]
 8014804:	1c58      	adds	r0, r3, #1
 8014806:	81f8      	strh	r0, [r7, #14]
 8014808:	4413      	add	r3, r2
 801480a:	b2ca      	uxtb	r2, r1
 801480c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	681a      	ldr	r2, [r3, #0]
 8014812:	89fb      	ldrh	r3, [r7, #14]
 8014814:	1c59      	adds	r1, r3, #1
 8014816:	81f9      	strh	r1, [r7, #14]
 8014818:	4413      	add	r3, r2
 801481a:	687a      	ldr	r2, [r7, #4]
 801481c:	7b12      	ldrb	r2, [r2, #12]
 801481e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	89d9      	ldrh	r1, [r3, #14]
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	681a      	ldr	r2, [r3, #0]
 8014828:	89fb      	ldrh	r3, [r7, #14]
 801482a:	1c58      	adds	r0, r3, #1
 801482c:	81f8      	strh	r0, [r7, #14]
 801482e:	4413      	add	r3, r2
 8014830:	b2ca      	uxtb	r2, r1
 8014832:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	89db      	ldrh	r3, [r3, #14]
 8014838:	0a1b      	lsrs	r3, r3, #8
 801483a:	b299      	uxth	r1, r3
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	681a      	ldr	r2, [r3, #0]
 8014840:	89fb      	ldrh	r3, [r7, #14]
 8014842:	1c58      	adds	r0, r3, #1
 8014844:	81f8      	strh	r0, [r7, #14]
 8014846:	4413      	add	r3, r2
 8014848:	b2ca      	uxtb	r2, r1
 801484a:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	681a      	ldr	r2, [r3, #0]
 8014850:	89fb      	ldrh	r3, [r7, #14]
 8014852:	18d0      	adds	r0, r2, r3
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	f103 0110 	add.w	r1, r3, #16
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	7b1b      	ldrb	r3, [r3, #12]
 801485e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014862:	b2db      	uxtb	r3, r3
 8014864:	461a      	mov	r2, r3
 8014866:	f002 fb10 	bl	8016e8a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	7b1b      	ldrb	r3, [r3, #12]
 801486e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014872:	b2db      	uxtb	r3, r3
 8014874:	461a      	mov	r2, r3
 8014876:	89fb      	ldrh	r3, [r7, #14]
 8014878:	4413      	add	r3, r2
 801487a:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014882:	2b00      	cmp	r3, #0
 8014884:	d009      	beq.n	801489a <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	681a      	ldr	r2, [r3, #0]
 801488a:	89fb      	ldrh	r3, [r7, #14]
 801488c:	1c59      	adds	r1, r3, #1
 801488e:	81f9      	strh	r1, [r7, #14]
 8014890:	4413      	add	r3, r2
 8014892:	687a      	ldr	r2, [r7, #4]
 8014894:	f892 2020 	ldrb.w	r2, [r2, #32]
 8014898:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	681a      	ldr	r2, [r3, #0]
 801489e:	89fb      	ldrh	r3, [r7, #14]
 80148a0:	18d0      	adds	r0, r2, r3
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80148ac:	461a      	mov	r2, r3
 80148ae:	f002 faec 	bl	8016e8a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80148b8:	461a      	mov	r2, r3
 80148ba:	89fb      	ldrh	r3, [r7, #14]
 80148bc:	4413      	add	r3, r2
 80148be:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681a      	ldr	r2, [r3, #0]
 80148c8:	89fb      	ldrh	r3, [r7, #14]
 80148ca:	1c58      	adds	r0, r3, #1
 80148cc:	81f8      	strh	r0, [r7, #14]
 80148ce:	4413      	add	r3, r2
 80148d0:	b2ca      	uxtb	r2, r1
 80148d2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148d8:	0a19      	lsrs	r1, r3, #8
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	681a      	ldr	r2, [r3, #0]
 80148de:	89fb      	ldrh	r3, [r7, #14]
 80148e0:	1c58      	adds	r0, r3, #1
 80148e2:	81f8      	strh	r0, [r7, #14]
 80148e4:	4413      	add	r3, r2
 80148e6:	b2ca      	uxtb	r2, r1
 80148e8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148ee:	0c19      	lsrs	r1, r3, #16
 80148f0:	687b      	ldr	r3, [r7, #4]
 80148f2:	681a      	ldr	r2, [r3, #0]
 80148f4:	89fb      	ldrh	r3, [r7, #14]
 80148f6:	1c58      	adds	r0, r3, #1
 80148f8:	81f8      	strh	r0, [r7, #14]
 80148fa:	4413      	add	r3, r2
 80148fc:	b2ca      	uxtb	r2, r1
 80148fe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014904:	0e19      	lsrs	r1, r3, #24
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	681a      	ldr	r2, [r3, #0]
 801490a:	89fb      	ldrh	r3, [r7, #14]
 801490c:	1c58      	adds	r0, r3, #1
 801490e:	81f8      	strh	r0, [r7, #14]
 8014910:	4413      	add	r3, r2
 8014912:	b2ca      	uxtb	r2, r1
 8014914:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014916:	89fb      	ldrh	r3, [r7, #14]
 8014918:	b2da      	uxtb	r2, r3
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801491e:	2300      	movs	r3, #0
}
 8014920:	4618      	mov	r0, r3
 8014922:	3710      	adds	r7, #16
 8014924:	46bd      	mov	sp, r7
 8014926:	bd80      	pop	{r7, pc}

08014928 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8014928:	b480      	push	{r7}
 801492a:	b083      	sub	sp, #12
 801492c:	af00      	add	r7, sp, #0
 801492e:	4603      	mov	r3, r0
 8014930:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014932:	79fb      	ldrb	r3, [r7, #7]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d101      	bne.n	801493c <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
 8014938:	2301      	movs	r3, #1
 801493a:	e000      	b.n	801493e <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801493c:	2300      	movs	r3, #0
        }
    }
}
 801493e:	4618      	mov	r0, r3
 8014940:	370c      	adds	r7, #12
 8014942:	46bd      	mov	sp, r7
 8014944:	bc80      	pop	{r7}
 8014946:	4770      	bx	lr

08014948 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8014948:	b580      	push	{r7, lr}
 801494a:	b084      	sub	sp, #16
 801494c:	af00      	add	r7, sp, #0
 801494e:	4603      	mov	r3, r0
 8014950:	6039      	str	r1, [r7, #0]
 8014952:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8014954:	2300      	movs	r3, #0
 8014956:	60bb      	str	r3, [r7, #8]
    switch( region )
 8014958:	79fb      	ldrb	r3, [r7, #7]
 801495a:	2b00      	cmp	r3, #0
 801495c:	d105      	bne.n	801496a <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
 801495e:	6838      	ldr	r0, [r7, #0]
 8014960:	f000 f9ec 	bl	8014d3c <RegionAS923GetPhyParam>
 8014964:	4603      	mov	r3, r0
 8014966:	60fb      	str	r3, [r7, #12]
 8014968:	e001      	b.n	801496e <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801496a:	68bb      	ldr	r3, [r7, #8]
 801496c:	60fb      	str	r3, [r7, #12]
        }
    }
}
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	4618      	mov	r0, r3
 8014972:	3710      	adds	r7, #16
 8014974:	46bd      	mov	sp, r7
 8014976:	bd80      	pop	{r7, pc}

08014978 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b082      	sub	sp, #8
 801497c:	af00      	add	r7, sp, #0
 801497e:	4603      	mov	r3, r0
 8014980:	6039      	str	r1, [r7, #0]
 8014982:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014984:	79fb      	ldrb	r3, [r7, #7]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d103      	bne.n	8014992 <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
 801498a:	6838      	ldr	r0, [r7, #0]
 801498c:	f000 fb4c 	bl	8015028 <RegionAS923SetBandTxDone>
 8014990:	e000      	b.n	8014994 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8014992:	bf00      	nop
        }
    }
}
 8014994:	3708      	adds	r7, #8
 8014996:	46bd      	mov	sp, r7
 8014998:	bd80      	pop	{r7, pc}

0801499a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801499a:	b580      	push	{r7, lr}
 801499c:	b082      	sub	sp, #8
 801499e:	af00      	add	r7, sp, #0
 80149a0:	4603      	mov	r3, r0
 80149a2:	6039      	str	r1, [r7, #0]
 80149a4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80149a6:	79fb      	ldrb	r3, [r7, #7]
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d103      	bne.n	80149b4 <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
 80149ac:	6838      	ldr	r0, [r7, #0]
 80149ae:	f000 fb67 	bl	8015080 <RegionAS923InitDefaults>
 80149b2:	e000      	b.n	80149b6 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80149b4:	bf00      	nop
        }
    }
}
 80149b6:	bf00      	nop
 80149b8:	3708      	adds	r7, #8
 80149ba:	46bd      	mov	sp, r7
 80149bc:	bd80      	pop	{r7, pc}

080149be <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80149be:	b580      	push	{r7, lr}
 80149c0:	b082      	sub	sp, #8
 80149c2:	af00      	add	r7, sp, #0
 80149c4:	4603      	mov	r3, r0
 80149c6:	6039      	str	r1, [r7, #0]
 80149c8:	71fb      	strb	r3, [r7, #7]
 80149ca:	4613      	mov	r3, r2
 80149cc:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80149ce:	79fb      	ldrb	r3, [r7, #7]
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d106      	bne.n	80149e2 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
 80149d4:	79bb      	ldrb	r3, [r7, #6]
 80149d6:	4619      	mov	r1, r3
 80149d8:	6838      	ldr	r0, [r7, #0]
 80149da:	f000 fbe3 	bl	80151a4 <RegionAS923Verify>
 80149de:	4603      	mov	r3, r0
 80149e0:	e000      	b.n	80149e4 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 80149e2:	2300      	movs	r3, #0
        }
    }
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3708      	adds	r7, #8
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}

080149ec <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80149ec:	b580      	push	{r7, lr}
 80149ee:	b082      	sub	sp, #8
 80149f0:	af00      	add	r7, sp, #0
 80149f2:	4603      	mov	r3, r0
 80149f4:	6039      	str	r1, [r7, #0]
 80149f6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80149f8:	79fb      	ldrb	r3, [r7, #7]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d103      	bne.n	8014a06 <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
 80149fe:	6838      	ldr	r0, [r7, #0]
 8014a00:	f000 fc6e 	bl	80152e0 <RegionAS923ApplyCFList>
 8014a04:	e000      	b.n	8014a08 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8014a06:	bf00      	nop
        }
    }
}
 8014a08:	bf00      	nop
 8014a0a:	3708      	adds	r7, #8
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	bd80      	pop	{r7, pc}

08014a10 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8014a10:	b580      	push	{r7, lr}
 8014a12:	b082      	sub	sp, #8
 8014a14:	af00      	add	r7, sp, #0
 8014a16:	4603      	mov	r3, r0
 8014a18:	6039      	str	r1, [r7, #0]
 8014a1a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014a1c:	79fb      	ldrb	r3, [r7, #7]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d104      	bne.n	8014a2c <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
 8014a22:	6838      	ldr	r0, [r7, #0]
 8014a24:	f000 fcd0 	bl	80153c8 <RegionAS923ChanMaskSet>
 8014a28:	4603      	mov	r3, r0
 8014a2a:	e000      	b.n	8014a2e <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8014a2c:	2300      	movs	r3, #0
        }
    }
}
 8014a2e:	4618      	mov	r0, r3
 8014a30:	3708      	adds	r7, #8
 8014a32:	46bd      	mov	sp, r7
 8014a34:	bd80      	pop	{r7, pc}

08014a36 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8014a36:	b580      	push	{r7, lr}
 8014a38:	b082      	sub	sp, #8
 8014a3a:	af00      	add	r7, sp, #0
 8014a3c:	603b      	str	r3, [r7, #0]
 8014a3e:	4603      	mov	r3, r0
 8014a40:	71fb      	strb	r3, [r7, #7]
 8014a42:	460b      	mov	r3, r1
 8014a44:	71bb      	strb	r3, [r7, #6]
 8014a46:	4613      	mov	r3, r2
 8014a48:	717b      	strb	r3, [r7, #5]
    switch( region )
 8014a4a:	79fb      	ldrb	r3, [r7, #7]
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d107      	bne.n	8014a60 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
 8014a50:	7979      	ldrb	r1, [r7, #5]
 8014a52:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8014a56:	693b      	ldr	r3, [r7, #16]
 8014a58:	683a      	ldr	r2, [r7, #0]
 8014a5a:	f000 fcdf 	bl	801541c <RegionAS923ComputeRxWindowParameters>
 8014a5e:	e000      	b.n	8014a62 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8014a60:	bf00      	nop
        }
    }
}
 8014a62:	bf00      	nop
 8014a64:	3708      	adds	r7, #8
 8014a66:	46bd      	mov	sp, r7
 8014a68:	bd80      	pop	{r7, pc}

08014a6a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8014a6a:	b580      	push	{r7, lr}
 8014a6c:	b084      	sub	sp, #16
 8014a6e:	af00      	add	r7, sp, #0
 8014a70:	4603      	mov	r3, r0
 8014a72:	60b9      	str	r1, [r7, #8]
 8014a74:	607a      	str	r2, [r7, #4]
 8014a76:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014a78:	7bfb      	ldrb	r3, [r7, #15]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d105      	bne.n	8014a8a <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
 8014a7e:	6879      	ldr	r1, [r7, #4]
 8014a80:	68b8      	ldr	r0, [r7, #8]
 8014a82:	f000 fd25 	bl	80154d0 <RegionAS923RxConfig>
 8014a86:	4603      	mov	r3, r0
 8014a88:	e000      	b.n	8014a8c <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8014a8a:	2300      	movs	r3, #0
        }
    }
}
 8014a8c:	4618      	mov	r0, r3
 8014a8e:	3710      	adds	r7, #16
 8014a90:	46bd      	mov	sp, r7
 8014a92:	bd80      	pop	{r7, pc}

08014a94 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014a94:	b580      	push	{r7, lr}
 8014a96:	b084      	sub	sp, #16
 8014a98:	af00      	add	r7, sp, #0
 8014a9a:	60b9      	str	r1, [r7, #8]
 8014a9c:	607a      	str	r2, [r7, #4]
 8014a9e:	603b      	str	r3, [r7, #0]
 8014aa0:	4603      	mov	r3, r0
 8014aa2:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014aa4:	7bfb      	ldrb	r3, [r7, #15]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d106      	bne.n	8014ab8 <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
 8014aaa:	683a      	ldr	r2, [r7, #0]
 8014aac:	6879      	ldr	r1, [r7, #4]
 8014aae:	68b8      	ldr	r0, [r7, #8]
 8014ab0:	f000 fdde 	bl	8015670 <RegionAS923TxConfig>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	e000      	b.n	8014aba <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8014ab8:	2300      	movs	r3, #0
        }
    }
}
 8014aba:	4618      	mov	r0, r3
 8014abc:	3710      	adds	r7, #16
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	bd80      	pop	{r7, pc}

08014ac2 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8014ac2:	b580      	push	{r7, lr}
 8014ac4:	b086      	sub	sp, #24
 8014ac6:	af02      	add	r7, sp, #8
 8014ac8:	60b9      	str	r1, [r7, #8]
 8014aca:	607a      	str	r2, [r7, #4]
 8014acc:	603b      	str	r3, [r7, #0]
 8014ace:	4603      	mov	r3, r0
 8014ad0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014ad2:	7bfb      	ldrb	r3, [r7, #15]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d109      	bne.n	8014aec <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
 8014ad8:	69fb      	ldr	r3, [r7, #28]
 8014ada:	9300      	str	r3, [sp, #0]
 8014adc:	69bb      	ldr	r3, [r7, #24]
 8014ade:	683a      	ldr	r2, [r7, #0]
 8014ae0:	6879      	ldr	r1, [r7, #4]
 8014ae2:	68b8      	ldr	r0, [r7, #8]
 8014ae4:	f000 fe94 	bl	8015810 <RegionAS923LinkAdrReq>
 8014ae8:	4603      	mov	r3, r0
 8014aea:	e000      	b.n	8014aee <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8014aec:	2300      	movs	r3, #0
        }
    }
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	3710      	adds	r7, #16
 8014af2:	46bd      	mov	sp, r7
 8014af4:	bd80      	pop	{r7, pc}

08014af6 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014af6:	b580      	push	{r7, lr}
 8014af8:	b082      	sub	sp, #8
 8014afa:	af00      	add	r7, sp, #0
 8014afc:	4603      	mov	r3, r0
 8014afe:	6039      	str	r1, [r7, #0]
 8014b00:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b02:	79fb      	ldrb	r3, [r7, #7]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d104      	bne.n	8014b12 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
 8014b08:	6838      	ldr	r0, [r7, #0]
 8014b0a:	f000 ffa3 	bl	8015a54 <RegionAS923RxParamSetupReq>
 8014b0e:	4603      	mov	r3, r0
 8014b10:	e000      	b.n	8014b14 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8014b12:	2300      	movs	r3, #0
        }
    }
}
 8014b14:	4618      	mov	r0, r3
 8014b16:	3708      	adds	r7, #8
 8014b18:	46bd      	mov	sp, r7
 8014b1a:	bd80      	pop	{r7, pc}

08014b1c <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b082      	sub	sp, #8
 8014b20:	af00      	add	r7, sp, #0
 8014b22:	4603      	mov	r3, r0
 8014b24:	6039      	str	r1, [r7, #0]
 8014b26:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b28:	79fb      	ldrb	r3, [r7, #7]
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d104      	bne.n	8014b38 <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
 8014b2e:	6838      	ldr	r0, [r7, #0]
 8014b30:	f000 ffc8 	bl	8015ac4 <RegionAS923NewChannelReq>
 8014b34:	4603      	mov	r3, r0
 8014b36:	e000      	b.n	8014b3a <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014b38:	2300      	movs	r3, #0
        }
    }
}
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	3708      	adds	r7, #8
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}

08014b42 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8014b42:	b580      	push	{r7, lr}
 8014b44:	b082      	sub	sp, #8
 8014b46:	af00      	add	r7, sp, #0
 8014b48:	4603      	mov	r3, r0
 8014b4a:	6039      	str	r1, [r7, #0]
 8014b4c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b4e:	79fb      	ldrb	r3, [r7, #7]
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d104      	bne.n	8014b5e <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
 8014b54:	6838      	ldr	r0, [r7, #0]
 8014b56:	f001 f813 	bl	8015b80 <RegionAS923TxParamSetupReq>
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	e000      	b.n	8014b60 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8014b5e:	2300      	movs	r3, #0
        }
    }
}
 8014b60:	4618      	mov	r0, r3
 8014b62:	3708      	adds	r7, #8
 8014b64:	46bd      	mov	sp, r7
 8014b66:	bd80      	pop	{r7, pc}

08014b68 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8014b68:	b580      	push	{r7, lr}
 8014b6a:	b082      	sub	sp, #8
 8014b6c:	af00      	add	r7, sp, #0
 8014b6e:	4603      	mov	r3, r0
 8014b70:	6039      	str	r1, [r7, #0]
 8014b72:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b74:	79fb      	ldrb	r3, [r7, #7]
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	d104      	bne.n	8014b84 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
 8014b7a:	6838      	ldr	r0, [r7, #0]
 8014b7c:	f001 f80a 	bl	8015b94 <RegionAS923DlChannelReq>
 8014b80:	4603      	mov	r3, r0
 8014b82:	e000      	b.n	8014b86 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014b84:	2300      	movs	r3, #0
        }
    }
}
 8014b86:	4618      	mov	r0, r3
 8014b88:	3708      	adds	r7, #8
 8014b8a:	46bd      	mov	sp, r7
 8014b8c:	bd80      	pop	{r7, pc}

08014b8e <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8014b8e:	b580      	push	{r7, lr}
 8014b90:	b082      	sub	sp, #8
 8014b92:	af00      	add	r7, sp, #0
 8014b94:	4603      	mov	r3, r0
 8014b96:	71fb      	strb	r3, [r7, #7]
 8014b98:	460b      	mov	r3, r1
 8014b9a:	71bb      	strb	r3, [r7, #6]
 8014b9c:	4613      	mov	r3, r2
 8014b9e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8014ba0:	79fb      	ldrb	r3, [r7, #7]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d108      	bne.n	8014bb8 <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
 8014ba6:	797a      	ldrb	r2, [r7, #5]
 8014ba8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014bac:	4611      	mov	r1, r2
 8014bae:	4618      	mov	r0, r3
 8014bb0:	f001 f830 	bl	8015c14 <RegionAS923AlternateDr>
 8014bb4:	4603      	mov	r3, r0
 8014bb6:	e000      	b.n	8014bba <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8014bb8:	2300      	movs	r3, #0
        }
    }
}
 8014bba:	4618      	mov	r0, r3
 8014bbc:	3708      	adds	r7, #8
 8014bbe:	46bd      	mov	sp, r7
 8014bc0:	bd80      	pop	{r7, pc}

08014bc2 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014bc2:	b580      	push	{r7, lr}
 8014bc4:	b084      	sub	sp, #16
 8014bc6:	af00      	add	r7, sp, #0
 8014bc8:	60b9      	str	r1, [r7, #8]
 8014bca:	607a      	str	r2, [r7, #4]
 8014bcc:	603b      	str	r3, [r7, #0]
 8014bce:	4603      	mov	r3, r0
 8014bd0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014bd2:	7bfb      	ldrb	r3, [r7, #15]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d107      	bne.n	8014be8 <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
 8014bd8:	69bb      	ldr	r3, [r7, #24]
 8014bda:	683a      	ldr	r2, [r7, #0]
 8014bdc:	6879      	ldr	r1, [r7, #4]
 8014bde:	68b8      	ldr	r0, [r7, #8]
 8014be0:	f001 f826 	bl	8015c30 <RegionAS923NextChannel>
 8014be4:	4603      	mov	r3, r0
 8014be6:	e000      	b.n	8014bea <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8014be8:	2309      	movs	r3, #9
        }
    }
}
 8014bea:	4618      	mov	r0, r3
 8014bec:	3710      	adds	r7, #16
 8014bee:	46bd      	mov	sp, r7
 8014bf0:	bd80      	pop	{r7, pc}

08014bf2 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014bf2:	b590      	push	{r4, r7, lr}
 8014bf4:	b083      	sub	sp, #12
 8014bf6:	af00      	add	r7, sp, #0
 8014bf8:	4604      	mov	r4, r0
 8014bfa:	4608      	mov	r0, r1
 8014bfc:	4611      	mov	r1, r2
 8014bfe:	461a      	mov	r2, r3
 8014c00:	4623      	mov	r3, r4
 8014c02:	71fb      	strb	r3, [r7, #7]
 8014c04:	4603      	mov	r3, r0
 8014c06:	71bb      	strb	r3, [r7, #6]
 8014c08:	460b      	mov	r3, r1
 8014c0a:	717b      	strb	r3, [r7, #5]
 8014c0c:	4613      	mov	r3, r2
 8014c0e:	713b      	strb	r3, [r7, #4]
    switch( region )
 8014c10:	79fb      	ldrb	r3, [r7, #7]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d109      	bne.n	8014c2a <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
 8014c16:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8014c1a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014c1e:	79bb      	ldrb	r3, [r7, #6]
 8014c20:	4618      	mov	r0, r3
 8014c22:	f001 f979 	bl	8015f18 <RegionAS923ApplyDrOffset>
 8014c26:	4603      	mov	r3, r0
 8014c28:	e000      	b.n	8014c2c <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8014c2a:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	370c      	adds	r7, #12
 8014c30:	46bd      	mov	sp, r7
 8014c32:	bd90      	pop	{r4, r7, pc}

08014c34 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8014c34:	b480      	push	{r7}
 8014c36:	b083      	sub	sp, #12
 8014c38:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8014c3a:	4b04      	ldr	r3, [pc, #16]	@ (8014c4c <RegionGetVersion+0x18>)
 8014c3c:	607b      	str	r3, [r7, #4]

    return version;
 8014c3e:	687b      	ldr	r3, [r7, #4]
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	370c      	adds	r7, #12
 8014c44:	46bd      	mov	sp, r7
 8014c46:	bc80      	pop	{r7}
 8014c48:	4770      	bx	lr
 8014c4a:	bf00      	nop
 8014c4c:	02010001 	.word	0x02010001

08014c50 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq )
{
 8014c50:	b580      	push	{r7, lr}
 8014c52:	b082      	sub	sp, #8
 8014c54:	af00      	add	r7, sp, #0
 8014c56:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8014c58:	4b0d      	ldr	r3, [pc, #52]	@ (8014c90 <VerifyRfFreq+0x40>)
 8014c5a:	6a1b      	ldr	r3, [r3, #32]
 8014c5c:	6878      	ldr	r0, [r7, #4]
 8014c5e:	4798      	blx	r3
 8014c60:	4603      	mov	r3, r0
 8014c62:	f083 0301 	eor.w	r3, r3, #1
 8014c66:	b2db      	uxtb	r3, r3
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d001      	beq.n	8014c70 <VerifyRfFreq+0x20>
    {
        return false;
 8014c6c:	2300      	movs	r3, #0
 8014c6e:	e00a      	b.n	8014c86 <VerifyRfFreq+0x36>
    }

    if( ( freq < AS923_MIN_RF_FREQUENCY ) || ( freq > AS923_MAX_RF_FREQUENCY ) )
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	4a08      	ldr	r2, [pc, #32]	@ (8014c94 <VerifyRfFreq+0x44>)
 8014c74:	4293      	cmp	r3, r2
 8014c76:	d903      	bls.n	8014c80 <VerifyRfFreq+0x30>
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	4a07      	ldr	r2, [pc, #28]	@ (8014c98 <VerifyRfFreq+0x48>)
 8014c7c:	4293      	cmp	r3, r2
 8014c7e:	d901      	bls.n	8014c84 <VerifyRfFreq+0x34>
    {
        return false;
 8014c80:	2300      	movs	r3, #0
 8014c82:	e000      	b.n	8014c86 <VerifyRfFreq+0x36>
    }
    return true;
 8014c84:	2301      	movs	r3, #1
}
 8014c86:	4618      	mov	r0, r3
 8014c88:	3708      	adds	r7, #8
 8014c8a:	46bd      	mov	sp, r7
 8014c8c:	bd80      	pop	{r7, pc}
 8014c8e:	bf00      	nop
 8014c90:	0801f2e0 	.word	0x0801f2e0
 8014c94:	3689cabf 	.word	0x3689cabf
 8014c98:	37502800 	.word	0x37502800

08014c9c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8014c9c:	b590      	push	{r4, r7, lr}
 8014c9e:	b08b      	sub	sp, #44	@ 0x2c
 8014ca0:	af04      	add	r7, sp, #16
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	460a      	mov	r2, r1
 8014ca6:	71fb      	strb	r3, [r7, #7]
 8014ca8:	4613      	mov	r3, r2
 8014caa:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAS923[datarate];
 8014cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014cb0:	4a1f      	ldr	r2, [pc, #124]	@ (8014d30 <GetTimeOnAir+0x94>)
 8014cb2:	5cd3      	ldrb	r3, [r2, r3]
 8014cb4:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAS923 );
 8014cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014cba:	491e      	ldr	r1, [pc, #120]	@ (8014d34 <GetTimeOnAir+0x98>)
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	f002 f835 	bl	8016d2c <RegionCommonGetBandwidth>
 8014cc2:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8014cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014ccc:	2b07      	cmp	r3, #7
 8014cce:	d118      	bne.n	8014d02 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8014cd0:	4b19      	ldr	r3, [pc, #100]	@ (8014d38 <GetTimeOnAir+0x9c>)
 8014cd2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014cd4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014cd8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8014cdc:	fb02 f303 	mul.w	r3, r2, r3
 8014ce0:	4619      	mov	r1, r3
 8014ce2:	88bb      	ldrh	r3, [r7, #4]
 8014ce4:	b2db      	uxtb	r3, r3
 8014ce6:	2201      	movs	r2, #1
 8014ce8:	9203      	str	r2, [sp, #12]
 8014cea:	9302      	str	r3, [sp, #8]
 8014cec:	2300      	movs	r3, #0
 8014cee:	9301      	str	r3, [sp, #4]
 8014cf0:	2305      	movs	r3, #5
 8014cf2:	9300      	str	r3, [sp, #0]
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	460a      	mov	r2, r1
 8014cf8:	68f9      	ldr	r1, [r7, #12]
 8014cfa:	2000      	movs	r0, #0
 8014cfc:	47a0      	blx	r4
 8014cfe:	6178      	str	r0, [r7, #20]
 8014d00:	e011      	b.n	8014d26 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8014d02:	4b0d      	ldr	r3, [pc, #52]	@ (8014d38 <GetTimeOnAir+0x9c>)
 8014d04:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014d06:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014d0a:	88bb      	ldrh	r3, [r7, #4]
 8014d0c:	b2db      	uxtb	r3, r3
 8014d0e:	2101      	movs	r1, #1
 8014d10:	9103      	str	r1, [sp, #12]
 8014d12:	9302      	str	r3, [sp, #8]
 8014d14:	2300      	movs	r3, #0
 8014d16:	9301      	str	r3, [sp, #4]
 8014d18:	2308      	movs	r3, #8
 8014d1a:	9300      	str	r3, [sp, #0]
 8014d1c:	2301      	movs	r3, #1
 8014d1e:	68f9      	ldr	r1, [r7, #12]
 8014d20:	2001      	movs	r0, #1
 8014d22:	47a0      	blx	r4
 8014d24:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8014d26:	697b      	ldr	r3, [r7, #20]
}
 8014d28:	4618      	mov	r0, r3
 8014d2a:	371c      	adds	r7, #28
 8014d2c:	46bd      	mov	sp, r7
 8014d2e:	bd90      	pop	{r4, r7, pc}
 8014d30:	0801f220 	.word	0x0801f220
 8014d34:	0801f228 	.word	0x0801f228
 8014d38:	0801f2e0 	.word	0x0801f2e0

08014d3c <RegionAS923GetPhyParam>:
#endif /* REGION_AS923 */

PhyParam_t RegionAS923GetPhyParam( GetPhyParams_t* getPhy )
{
 8014d3c:	b580      	push	{r7, lr}
 8014d3e:	b088      	sub	sp, #32
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8014d44:	2300      	movs	r3, #0
 8014d46:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AS923 )
    switch( getPhy->Attribute )
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	781b      	ldrb	r3, [r3, #0]
 8014d4c:	3b01      	subs	r3, #1
 8014d4e:	2b37      	cmp	r3, #55	@ 0x37
 8014d50:	f200 814e 	bhi.w	8014ff0 <RegionAS923GetPhyParam+0x2b4>
 8014d54:	a201      	add	r2, pc, #4	@ (adr r2, 8014d5c <RegionAS923GetPhyParam+0x20>)
 8014d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d5a:	bf00      	nop
 8014d5c:	08014e3d 	.word	0x08014e3d
 8014d60:	08014e51 	.word	0x08014e51
 8014d64:	08014ff1 	.word	0x08014ff1
 8014d68:	08014ff1 	.word	0x08014ff1
 8014d6c:	08014ff1 	.word	0x08014ff1
 8014d70:	08014e65 	.word	0x08014e65
 8014d74:	08014ff1 	.word	0x08014ff1
 8014d78:	08014eab 	.word	0x08014eab
 8014d7c:	08014ff1 	.word	0x08014ff1
 8014d80:	08014eb1 	.word	0x08014eb1
 8014d84:	08014eb7 	.word	0x08014eb7
 8014d88:	08014ebd 	.word	0x08014ebd
 8014d8c:	08014ec3 	.word	0x08014ec3
 8014d90:	08014eeb 	.word	0x08014eeb
 8014d94:	08014f13 	.word	0x08014f13
 8014d98:	08014f19 	.word	0x08014f19
 8014d9c:	08014f21 	.word	0x08014f21
 8014da0:	08014f29 	.word	0x08014f29
 8014da4:	08014f31 	.word	0x08014f31
 8014da8:	08014f39 	.word	0x08014f39
 8014dac:	08014f41 	.word	0x08014f41
 8014db0:	08014f55 	.word	0x08014f55
 8014db4:	08014f5b 	.word	0x08014f5b
 8014db8:	08014f61 	.word	0x08014f61
 8014dbc:	08014f67 	.word	0x08014f67
 8014dc0:	08014f73 	.word	0x08014f73
 8014dc4:	08014f7f 	.word	0x08014f7f
 8014dc8:	08014f85 	.word	0x08014f85
 8014dcc:	08014f8d 	.word	0x08014f8d
 8014dd0:	08014f93 	.word	0x08014f93
 8014dd4:	08014f99 	.word	0x08014f99
 8014dd8:	08014fa1 	.word	0x08014fa1
 8014ddc:	08014e6b 	.word	0x08014e6b
 8014de0:	08014ff1 	.word	0x08014ff1
 8014de4:	08014ff1 	.word	0x08014ff1
 8014de8:	08014ff1 	.word	0x08014ff1
 8014dec:	08014ff1 	.word	0x08014ff1
 8014df0:	08014ff1 	.word	0x08014ff1
 8014df4:	08014ff1 	.word	0x08014ff1
 8014df8:	08014ff1 	.word	0x08014ff1
 8014dfc:	08014ff1 	.word	0x08014ff1
 8014e00:	08014ff1 	.word	0x08014ff1
 8014e04:	08014ff1 	.word	0x08014ff1
 8014e08:	08014ff1 	.word	0x08014ff1
 8014e0c:	08014ff1 	.word	0x08014ff1
 8014e10:	08014ff1 	.word	0x08014ff1
 8014e14:	08014fa7 	.word	0x08014fa7
 8014e18:	08014fad 	.word	0x08014fad
 8014e1c:	08014fbb 	.word	0x08014fbb
 8014e20:	08014ff1 	.word	0x08014ff1
 8014e24:	08014ff1 	.word	0x08014ff1
 8014e28:	08014fc1 	.word	0x08014fc1
 8014e2c:	08014fc7 	.word	0x08014fc7
 8014e30:	08014ff1 	.word	0x08014ff1
 8014e34:	08014fcd 	.word	0x08014fcd
 8014e38:	08014fdd 	.word	0x08014fdd
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0 )
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	78db      	ldrb	r3, [r3, #3]
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d102      	bne.n	8014e4a <RegionAS923GetPhyParam+0x10e>
            {
                phyParam.Value = AS923_RX_MIN_DATARATE;
 8014e44:	2300      	movs	r3, #0
 8014e46:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 8014e48:	e0d3      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 8014e4a:	2302      	movs	r3, #2
 8014e4c:	61bb      	str	r3, [r7, #24]
            break;
 8014e4e:	e0d0      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	789b      	ldrb	r3, [r3, #2]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d102      	bne.n	8014e5e <RegionAS923GetPhyParam+0x122>
            {
                phyParam.Value = AS923_TX_MIN_DATARATE;
 8014e58:	2300      	movs	r3, #0
 8014e5a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 8014e5c:	e0c9      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 8014e5e:	2302      	movs	r3, #2
 8014e60:	61bb      	str	r3, [r7, #24]
            break;
 8014e62:	e0c6      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AS923_DEFAULT_DATARATE;
 8014e64:	2302      	movs	r3, #2
 8014e66:	61bb      	str	r3, [r7, #24]
            break;
 8014e68:	e0c3      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8014e70:	733b      	strb	r3, [r7, #12]
 8014e72:	2307      	movs	r3, #7
 8014e74:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AS923_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AS923_TX_MIN_DATARATE : AS923_DWELL_LIMIT_DATARATE ),
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	789b      	ldrb	r3, [r3, #2]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d101      	bne.n	8014e82 <RegionAS923GetPhyParam+0x146>
 8014e7e:	2300      	movs	r3, #0
 8014e80:	e000      	b.n	8014e84 <RegionAS923GetPhyParam+0x148>
 8014e82:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8014e84:	73bb      	strb	r3, [r7, #14]
 8014e86:	2310      	movs	r3, #16
 8014e88:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AS923_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8014e8a:	4b5d      	ldr	r3, [pc, #372]	@ (8015000 <RegionAS923GetPhyParam+0x2c4>)
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8014e92:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8014e94:	4b5a      	ldr	r3, [pc, #360]	@ (8015000 <RegionAS923GetPhyParam+0x2c4>)
 8014e96:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8014e98:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8014e9a:	f107 030c 	add.w	r3, r7, #12
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	f001 fef1 	bl	8016c86 <RegionCommonGetNextLowerTxDr>
 8014ea4:	4603      	mov	r3, r0
 8014ea6:	61bb      	str	r3, [r7, #24]
            break;
 8014ea8:	e0a3      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AS923_MAX_TX_POWER;
 8014eaa:	2300      	movs	r3, #0
 8014eac:	61bb      	str	r3, [r7, #24]
            break;
 8014eae:	e0a0      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AS923_DEFAULT_TX_POWER;
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	61bb      	str	r3, [r7, #24]
            break;
 8014eb4:	e09d      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8014eb6:	2340      	movs	r3, #64	@ 0x40
 8014eb8:	61bb      	str	r3, [r7, #24]
            break;
 8014eba:	e09a      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8014ebc:	2320      	movs	r3, #32
 8014ebe:	61bb      	str	r3, [r7, #24]
            break;
 8014ec0:	e097      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	789b      	ldrb	r3, [r3, #2]
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d107      	bne.n	8014eda <RegionAS923GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AS923[getPhy->Datarate];
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014ed0:	461a      	mov	r2, r3
 8014ed2:	4b4c      	ldr	r3, [pc, #304]	@ (8015004 <RegionAS923GetPhyParam+0x2c8>)
 8014ed4:	5c9b      	ldrb	r3, [r3, r2]
 8014ed6:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
            }
            break;
 8014ed8:	e08b      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014ee0:	461a      	mov	r2, r3
 8014ee2:	4b49      	ldr	r3, [pc, #292]	@ (8015008 <RegionAS923GetPhyParam+0x2cc>)
 8014ee4:	5c9b      	ldrb	r3, [r3, r2]
 8014ee6:	61bb      	str	r3, [r7, #24]
            break;
 8014ee8:	e083      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	789b      	ldrb	r3, [r3, #2]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d107      	bne.n	8014f02 <RegionAS923GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AS923[getPhy->Datarate];
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014ef8:	461a      	mov	r2, r3
 8014efa:	4b44      	ldr	r3, [pc, #272]	@ (801500c <RegionAS923GetPhyParam+0x2d0>)
 8014efc:	5c9b      	ldrb	r3, [r3, r2]
 8014efe:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
            }
            break;
 8014f00:	e077      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014f08:	461a      	mov	r2, r3
 8014f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8015008 <RegionAS923GetPhyParam+0x2cc>)
 8014f0c:	5c9b      	ldrb	r3, [r3, r2]
 8014f0e:	61bb      	str	r3, [r7, #24]
            break;
 8014f10:	e06f      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AS923_DUTY_CYCLE_ENABLED;
 8014f12:	2300      	movs	r3, #0
 8014f14:	61bb      	str	r3, [r7, #24]
            break;
 8014f16:	e06c      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AS923_MAX_RX_WINDOW;
 8014f18:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8014f1c:	61bb      	str	r3, [r7, #24]
            break;
 8014f1e:	e068      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8014f20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8014f24:	61bb      	str	r3, [r7, #24]
            break;
 8014f26:	e064      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8014f28:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8014f2c:	61bb      	str	r3, [r7, #24]
            break;
 8014f2e:	e060      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8014f30:	f241 3388 	movw	r3, #5000	@ 0x1388
 8014f34:	61bb      	str	r3, [r7, #24]
            break;
 8014f36:	e05c      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8014f38:	f241 7370 	movw	r3, #6000	@ 0x1770
 8014f3c:	61bb      	str	r3, [r7, #24]
            break;
 8014f3e:	e058      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
            break;
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8014f40:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8014f44:	4832      	ldr	r0, [pc, #200]	@ (8015010 <RegionAS923GetPhyParam+0x2d4>)
 8014f46:	f001 ff89 	bl	8016e5c <randr>
 8014f4a:	4603      	mov	r3, r0
 8014f4c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8014f50:	61bb      	str	r3, [r7, #24]
            break;
 8014f52:	e04e      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8014f54:	2300      	movs	r3, #0
 8014f56:	61bb      	str	r3, [r7, #24]
            break;
 8014f58:	e04b      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AS923_RX_WND_2_FREQ - REGION_AS923_FREQ_OFFSET;
 8014f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8015014 <RegionAS923GetPhyParam+0x2d8>)
 8014f5c:	61bb      	str	r3, [r7, #24]
            break;
 8014f5e:	e048      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AS923_RX_WND_2_DR;
 8014f60:	2302      	movs	r3, #2
 8014f62:	61bb      	str	r3, [r7, #24]
            break;
 8014f64:	e045      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8014f66:	4b26      	ldr	r3, [pc, #152]	@ (8015000 <RegionAS923GetPhyParam+0x2c4>)
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8014f6e:	61bb      	str	r3, [r7, #24]
            break;
 8014f70:	e03f      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8014f72:	4b23      	ldr	r3, [pc, #140]	@ (8015000 <RegionAS923GetPhyParam+0x2c4>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8014f7a:	61bb      	str	r3, [r7, #24]
            break;
 8014f7c:	e039      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AS923_MAX_NB_CHANNELS;
 8014f7e:	2310      	movs	r3, #16
 8014f80:	61bb      	str	r3, [r7, #24]
            break;
 8014f82:	e036      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8014f84:	4b1e      	ldr	r3, [pc, #120]	@ (8015000 <RegionAS923GetPhyParam+0x2c4>)
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	61bb      	str	r3, [r7, #24]
            break;
 8014f8a:	e032      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_UPLINK_DWELL_TIME;
 8014f8c:	2301      	movs	r3, #1
 8014f8e:	61bb      	str	r3, [r7, #24]
            break;
 8014f90:	e02f      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_DOWNLINK_DWELL_TIME;
 8014f92:	2300      	movs	r3, #0
 8014f94:	61bb      	str	r3, [r7, #24]
            break;
 8014f96:	e02c      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AS923_DEFAULT_MAX_EIRP;
 8014f98:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8014f9c:	61bb      	str	r3, [r7, #24]
            break;
 8014f9e:	e028      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AS923_DEFAULT_ANTENNA_GAIN;
 8014fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8015018 <RegionAS923GetPhyParam+0x2dc>)
 8014fa2:	61bb      	str	r3, [r7, #24]
            break;
 8014fa4:	e025      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_FREQ - REGION_AS923_FREQ_OFFSET;
 8014fa6:	4b1d      	ldr	r3, [pc, #116]	@ (801501c <RegionAS923GetPhyParam+0x2e0>)
 8014fa8:	61bb      	str	r3, [r7, #24]
            break;
 8014faa:	e022      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AS923_BEACON_SIZE;
 8014fac:	2311      	movs	r3, #17
 8014fae:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AS923_RFU1_SIZE;
 8014fb0:	2301      	movs	r3, #1
 8014fb2:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AS923_RFU2_SIZE;
 8014fb4:	2300      	movs	r3, #0
 8014fb6:	76bb      	strb	r3, [r7, #26]
            break;
 8014fb8:	e01b      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_DR;
 8014fba:	2303      	movs	r3, #3
 8014fbc:	61bb      	str	r3, [r7, #24]
            break;
 8014fbe:	e018      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            phyParam.Value = AS923_PING_SLOT_CHANNEL_FREQ;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            phyParam.Value = AS923_PING_SLOT_CHANNEL_FREQ - REGION_AS923_FREQ_OFFSET;
 8014fc0:	4b16      	ldr	r3, [pc, #88]	@ (801501c <RegionAS923GetPhyParam+0x2e0>)
 8014fc2:	61bb      	str	r3, [r7, #24]
#endif /* REGION_VERSION */
            break;
 8014fc4:	e015      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AS923_PING_SLOT_CHANNEL_DR;
 8014fc6:	2303      	movs	r3, #3
 8014fc8:	61bb      	str	r3, [r7, #24]
            break;
 8014fca:	e012      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAS923[getPhy->Datarate];
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014fd2:	461a      	mov	r2, r3
 8014fd4:	4b12      	ldr	r3, [pc, #72]	@ (8015020 <RegionAS923GetPhyParam+0x2e4>)
 8014fd6:	5c9b      	ldrb	r3, [r3, r2]
 8014fd8:	61bb      	str	r3, [r7, #24]
            break;
 8014fda:	e00a      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAS923 );
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014fe2:	4910      	ldr	r1, [pc, #64]	@ (8015024 <RegionAS923GetPhyParam+0x2e8>)
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	f001 fea1 	bl	8016d2c <RegionCommonGetBandwidth>
 8014fea:	4603      	mov	r3, r0
 8014fec:	61bb      	str	r3, [r7, #24]
            break;
 8014fee:	e000      	b.n	8014ff2 <RegionAS923GetPhyParam+0x2b6>
        }
        default:
        {
            break;
 8014ff0:	bf00      	nop
        }
    }

#endif /* REGION_AS923 */
    return phyParam;
 8014ff2:	69bb      	ldr	r3, [r7, #24]
 8014ff4:	61fb      	str	r3, [r7, #28]
 8014ff6:	69fb      	ldr	r3, [r7, #28]
}
 8014ff8:	4618      	mov	r0, r3
 8014ffa:	3720      	adds	r7, #32
 8014ffc:	46bd      	mov	sp, r7
 8014ffe:	bd80      	pop	{r7, pc}
 8015000:	20001bbc 	.word	0x20001bbc
 8015004:	0801f248 	.word	0x0801f248
 8015008:	0801f258 	.word	0x0801f258
 801500c:	0801f250 	.word	0x0801f250
 8015010:	fffffc18 	.word	0xfffffc18
 8015014:	3706ea00 	.word	0x3706ea00
 8015018:	4009999a 	.word	0x4009999a
 801501c:	3709f740 	.word	0x3709f740
 8015020:	0801f220 	.word	0x0801f220
 8015024:	0801f228 	.word	0x0801f228

08015028 <RegionAS923SetBandTxDone>:

void RegionAS923SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8015028:	b590      	push	{r4, r7, lr}
 801502a:	b085      	sub	sp, #20
 801502c:	af02      	add	r7, sp, #8
 801502e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8015030:	4b11      	ldr	r3, [pc, #68]	@ (8015078 <RegionAS923SetBandTxDone+0x50>)
 8015032:	681a      	ldr	r2, [r3, #0]
 8015034:	4b11      	ldr	r3, [pc, #68]	@ (801507c <RegionAS923SetBandTxDone+0x54>)
 8015036:	6819      	ldr	r1, [r3, #0]
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	781b      	ldrb	r3, [r3, #0]
 801503c:	4618      	mov	r0, r3
 801503e:	4603      	mov	r3, r0
 8015040:	005b      	lsls	r3, r3, #1
 8015042:	4403      	add	r3, r0
 8015044:	009b      	lsls	r3, r3, #2
 8015046:	440b      	add	r3, r1
 8015048:	3309      	adds	r3, #9
 801504a:	781b      	ldrb	r3, [r3, #0]
 801504c:	4619      	mov	r1, r3
 801504e:	460b      	mov	r3, r1
 8015050:	005b      	lsls	r3, r3, #1
 8015052:	440b      	add	r3, r1
 8015054:	00db      	lsls	r3, r3, #3
 8015056:	18d0      	adds	r0, r2, r3
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	6899      	ldr	r1, [r3, #8]
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	785c      	ldrb	r4, [r3, #1]
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	691a      	ldr	r2, [r3, #16]
 8015064:	9200      	str	r2, [sp, #0]
 8015066:	68db      	ldr	r3, [r3, #12]
 8015068:	4622      	mov	r2, r4
 801506a:	f001 f9e5 	bl	8016438 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AS923 */
}
 801506e:	bf00      	nop
 8015070:	370c      	adds	r7, #12
 8015072:	46bd      	mov	sp, r7
 8015074:	bd90      	pop	{r4, r7, pc}
 8015076:	bf00      	nop
 8015078:	20001bc0 	.word	0x20001bc0
 801507c:	20001bbc 	.word	0x20001bbc

08015080 <RegionAS923InitDefaults>:

void RegionAS923InitDefaults( InitDefaultsParams_t* params )
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b08e      	sub	sp, #56	@ 0x38
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    Band_t bands[AS923_MAX_NB_BANDS] =
 8015088:	2364      	movs	r3, #100	@ 0x64
 801508a:	843b      	strh	r3, [r7, #32]
 801508c:	2300      	movs	r3, #0
 801508e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015092:	2300      	movs	r3, #0
 8015094:	627b      	str	r3, [r7, #36]	@ 0x24
 8015096:	2300      	movs	r3, #0
 8015098:	62bb      	str	r3, [r7, #40]	@ 0x28
 801509a:	2300      	movs	r3, #0
 801509c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801509e:	2300      	movs	r3, #0
 80150a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80150a2:	2300      	movs	r3, #0
 80150a4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    {
        AS923_BAND0
    };

    switch( params->Type )
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	7b1b      	ldrb	r3, [r3, #12]
 80150ac:	2b02      	cmp	r3, #2
 80150ae:	d05e      	beq.n	801516e <RegionAS923InitDefaults+0xee>
 80150b0:	2b02      	cmp	r3, #2
 80150b2:	dc6b      	bgt.n	801518c <RegionAS923InitDefaults+0x10c>
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d002      	beq.n	80150be <RegionAS923InitDefaults+0x3e>
 80150b8:	2b01      	cmp	r3, #1
 80150ba:	d043      	beq.n	8015144 <RegionAS923InitDefaults+0xc4>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 80150bc:	e066      	b.n	801518c <RegionAS923InitDefaults+0x10c>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d063      	beq.n	801518e <RegionAS923InitDefaults+0x10e>
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	685b      	ldr	r3, [r3, #4]
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d05f      	beq.n	801518e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	685b      	ldr	r3, [r3, #4]
 80150d2:	4a30      	ldr	r2, [pc, #192]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 80150d4:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	689b      	ldr	r3, [r3, #8]
 80150da:	4a2f      	ldr	r2, [pc, #188]	@ (8015198 <RegionAS923InitDefaults+0x118>)
 80150dc:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AS923_MAX_NB_BANDS );
 80150de:	4b2e      	ldr	r3, [pc, #184]	@ (8015198 <RegionAS923InitDefaults+0x118>)
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	f107 0120 	add.w	r1, r7, #32
 80150e6:	2218      	movs	r2, #24
 80150e8:	4618      	mov	r0, r3
 80150ea:	f001 fece 	bl	8016e8a <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) AS923_LC1;
 80150ee:	4b29      	ldr	r3, [pc, #164]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 80150f0:	681b      	ldr	r3, [r3, #0]
 80150f2:	4a2a      	ldr	r2, [pc, #168]	@ (801519c <RegionAS923InitDefaults+0x11c>)
 80150f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80150f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) AS923_LC2;
 80150fa:	4b26      	ldr	r3, [pc, #152]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	4a28      	ldr	r2, [pc, #160]	@ (80151a0 <RegionAS923InitDefaults+0x120>)
 8015100:	330c      	adds	r3, #12
 8015102:	ca07      	ldmia	r2, {r0, r1, r2}
 8015104:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[0].Frequency -= REGION_AS923_FREQ_OFFSET;
 8015108:	4b22      	ldr	r3, [pc, #136]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801510a:	681a      	ldr	r2, [r3, #0]
 801510c:	4b21      	ldr	r3, [pc, #132]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	6812      	ldr	r2, [r2, #0]
 8015112:	601a      	str	r2, [r3, #0]
            RegionNvmGroup2->Channels[1].Frequency -= REGION_AS923_FREQ_OFFSET;
 8015114:	4b1f      	ldr	r3, [pc, #124]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015116:	681a      	ldr	r2, [r3, #0]
 8015118:	4b1e      	ldr	r3, [pc, #120]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801511a:	681b      	ldr	r3, [r3, #0]
 801511c:	68d2      	ldr	r2, [r2, #12]
 801511e:	60da      	str	r2, [r3, #12]
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 );
 8015120:	4b1c      	ldr	r3, [pc, #112]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015122:	681b      	ldr	r3, [r3, #0]
 8015124:	2203      	movs	r2, #3
 8015126:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801512a:	4b1a      	ldr	r3, [pc, #104]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801512c:	681b      	ldr	r3, [r3, #0]
 801512e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8015132:	4b18      	ldr	r3, [pc, #96]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801513a:	2201      	movs	r2, #1
 801513c:	4619      	mov	r1, r3
 801513e:	f001 f955 	bl	80163ec <RegionCommonChanMaskCopy>
 8015142:	e024      	b.n	801518e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8015144:	4b13      	ldr	r3, [pc, #76]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	2200      	movs	r2, #0
 801514a:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 801514c:	4b11      	ldr	r3, [pc, #68]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801514e:	681b      	ldr	r3, [r3, #0]
 8015150:	2200      	movs	r2, #0
 8015152:	611a      	str	r2, [r3, #16]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015154:	4b0f      	ldr	r3, [pc, #60]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015156:	681b      	ldr	r3, [r3, #0]
 8015158:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801515c:	4b0d      	ldr	r3, [pc, #52]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8015164:	2201      	movs	r2, #1
 8015166:	4619      	mov	r1, r3
 8015168:	f001 f940 	bl	80163ec <RegionCommonChanMaskCopy>
            break;
 801516c:	e00f      	b.n	801518e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 801516e:	4b09      	ldr	r3, [pc, #36]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 8015176:	4b07      	ldr	r3, [pc, #28]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 801517e:	4b05      	ldr	r3, [pc, #20]	@ (8015194 <RegionAS923InitDefaults+0x114>)
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	430a      	orrs	r2, r1
 8015184:	b292      	uxth	r2, r2
 8015186:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 801518a:	e000      	b.n	801518e <RegionAS923InitDefaults+0x10e>
            break;
 801518c:	bf00      	nop
        }
    }
#endif /* REGION_AS923 */
}
 801518e:	3738      	adds	r7, #56	@ 0x38
 8015190:	46bd      	mov	sp, r7
 8015192:	bd80      	pop	{r7, pc}
 8015194:	20001bbc 	.word	0x20001bbc
 8015198:	20001bc0 	.word	0x20001bc0
 801519c:	0801ec5c 	.word	0x0801ec5c
 80151a0:	0801ec68 	.word	0x0801ec68

080151a4 <RegionAS923Verify>:

bool RegionAS923Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80151a4:	b580      	push	{r7, lr}
 80151a6:	b082      	sub	sp, #8
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	6078      	str	r0, [r7, #4]
 80151ac:	460b      	mov	r3, r1
 80151ae:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AS923 )
    switch( phyAttribute )
 80151b0:	78fb      	ldrb	r3, [r7, #3]
 80151b2:	2b0f      	cmp	r3, #15
 80151b4:	f200 808f 	bhi.w	80152d6 <RegionAS923Verify+0x132>
 80151b8:	a201      	add	r2, pc, #4	@ (adr r2, 80151c0 <RegionAS923Verify+0x1c>)
 80151ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151be:	bf00      	nop
 80151c0:	08015201 	.word	0x08015201
 80151c4:	080152d7 	.word	0x080152d7
 80151c8:	080152d7 	.word	0x080152d7
 80151cc:	080152d7 	.word	0x080152d7
 80151d0:	080152d7 	.word	0x080152d7
 80151d4:	0801520f 	.word	0x0801520f
 80151d8:	08015253 	.word	0x08015253
 80151dc:	08015271 	.word	0x08015271
 80151e0:	080152d7 	.word	0x080152d7
 80151e4:	080152b5 	.word	0x080152b5
 80151e8:	080152b5 	.word	0x080152b5
 80151ec:	080152d7 	.word	0x080152d7
 80151f0:	080152d7 	.word	0x080152d7
 80151f4:	080152d7 	.word	0x080152d7
 80151f8:	080152d7 	.word	0x080152d7
 80151fc:	080152d3 	.word	0x080152d3
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	4618      	mov	r0, r3
 8015206:	f7ff fd23 	bl	8014c50 <VerifyRfFreq>
 801520a:	4603      	mov	r3, r0
 801520c:	e064      	b.n	80152d8 <RegionAS923Verify+0x134>
        }
        case PHY_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	789b      	ldrb	r3, [r3, #2]
 8015212:	2b00      	cmp	r3, #0
 8015214:	d10e      	bne.n	8015234 <RegionAS923Verify+0x90>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE );
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	f993 3000 	ldrsb.w	r3, [r3]
 801521c:	2207      	movs	r2, #7
 801521e:	2100      	movs	r1, #0
 8015220:	4618      	mov	r0, r3
 8015222:	f001 f866 	bl	80162f2 <RegionCommonValueInRange>
 8015226:	4603      	mov	r3, r0
 8015228:	2b00      	cmp	r3, #0
 801522a:	bf14      	ite	ne
 801522c:	2301      	movne	r3, #1
 801522e:	2300      	moveq	r3, #0
 8015230:	b2db      	uxtb	r3, r3
 8015232:	e051      	b.n	80152d8 <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_TX_MAX_DATARATE );
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	f993 3000 	ldrsb.w	r3, [r3]
 801523a:	2207      	movs	r2, #7
 801523c:	2102      	movs	r1, #2
 801523e:	4618      	mov	r0, r3
 8015240:	f001 f857 	bl	80162f2 <RegionCommonValueInRange>
 8015244:	4603      	mov	r3, r0
 8015246:	2b00      	cmp	r3, #0
 8015248:	bf14      	ite	ne
 801524a:	2301      	movne	r3, #1
 801524c:	2300      	moveq	r3, #0
 801524e:	b2db      	uxtb	r3, r3
 8015250:	e042      	b.n	80152d8 <RegionAS923Verify+0x134>
            }
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	f993 3000 	ldrsb.w	r3, [r3]
 8015258:	2205      	movs	r2, #5
 801525a:	2100      	movs	r1, #0
 801525c:	4618      	mov	r0, r3
 801525e:	f001 f848 	bl	80162f2 <RegionCommonValueInRange>
 8015262:	4603      	mov	r3, r0
 8015264:	2b00      	cmp	r3, #0
 8015266:	bf14      	ite	ne
 8015268:	2301      	movne	r3, #1
 801526a:	2300      	moveq	r3, #0
 801526c:	b2db      	uxtb	r3, r3
 801526e:	e033      	b.n	80152d8 <RegionAS923Verify+0x134>
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.DownlinkDwellTime == 0 )
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	785b      	ldrb	r3, [r3, #1]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d10e      	bne.n	8015296 <RegionAS923Verify+0xf2>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE );
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	f993 3000 	ldrsb.w	r3, [r3]
 801527e:	2207      	movs	r2, #7
 8015280:	2100      	movs	r1, #0
 8015282:	4618      	mov	r0, r3
 8015284:	f001 f835 	bl	80162f2 <RegionCommonValueInRange>
 8015288:	4603      	mov	r3, r0
 801528a:	2b00      	cmp	r3, #0
 801528c:	bf14      	ite	ne
 801528e:	2301      	movne	r3, #1
 8015290:	2300      	moveq	r3, #0
 8015292:	b2db      	uxtb	r3, r3
 8015294:	e020      	b.n	80152d8 <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_RX_MAX_DATARATE );
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	f993 3000 	ldrsb.w	r3, [r3]
 801529c:	2207      	movs	r2, #7
 801529e:	2102      	movs	r1, #2
 80152a0:	4618      	mov	r0, r3
 80152a2:	f001 f826 	bl	80162f2 <RegionCommonValueInRange>
 80152a6:	4603      	mov	r3, r0
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	bf14      	ite	ne
 80152ac:	2301      	movne	r3, #1
 80152ae:	2300      	moveq	r3, #0
 80152b0:	b2db      	uxtb	r3, r3
 80152b2:	e011      	b.n	80152d8 <RegionAS923Verify+0x134>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AS923_MAX_TX_POWER, AS923_MIN_TX_POWER );
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	f993 3000 	ldrsb.w	r3, [r3]
 80152ba:	2207      	movs	r2, #7
 80152bc:	2100      	movs	r1, #0
 80152be:	4618      	mov	r0, r3
 80152c0:	f001 f817 	bl	80162f2 <RegionCommonValueInRange>
 80152c4:	4603      	mov	r3, r0
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	bf14      	ite	ne
 80152ca:	2301      	movne	r3, #1
 80152cc:	2300      	moveq	r3, #0
 80152ce:	b2db      	uxtb	r3, r3
 80152d0:	e002      	b.n	80152d8 <RegionAS923Verify+0x134>
        }
        case PHY_DUTY_CYCLE:
        {
            return AS923_DUTY_CYCLE_ENABLED;
 80152d2:	2300      	movs	r3, #0
 80152d4:	e000      	b.n	80152d8 <RegionAS923Verify+0x134>
        }
        default:
            return false;
 80152d6:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AS923 */
}
 80152d8:	4618      	mov	r0, r3
 80152da:	3708      	adds	r7, #8
 80152dc:	46bd      	mov	sp, r7
 80152de:	bd80      	pop	{r7, pc}

080152e0 <RegionAS923ApplyCFList>:

void RegionAS923ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80152e0:	b580      	push	{r7, lr}
 80152e2:	b08a      	sub	sp, #40	@ 0x28
 80152e4:	af00      	add	r7, sp, #0
 80152e6:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80152e8:	2350      	movs	r3, #80	@ 0x50
 80152ea:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	7a1b      	ldrb	r3, [r3, #8]
 80152f2:	2b10      	cmp	r3, #16
 80152f4:	d162      	bne.n	80153bc <RegionAS923ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	685b      	ldr	r3, [r3, #4]
 80152fa:	330f      	adds	r3, #15
 80152fc:	781b      	ldrb	r3, [r3, #0]
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d15e      	bne.n	80153c0 <RegionAS923ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8015302:	2300      	movs	r3, #0
 8015304:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015308:	2302      	movs	r3, #2
 801530a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801530e:	e050      	b.n	80153b2 <RegionAS923ApplyCFList+0xd2>
    {
        if( chanIdx < ( AS923_NUMB_CHANNELS_CF_LIST + AS923_NUMB_DEFAULT_CHANNELS ) )
 8015310:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015314:	2b06      	cmp	r3, #6
 8015316:	d824      	bhi.n	8015362 <RegionAS923ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	685a      	ldr	r2, [r3, #4]
 801531c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015320:	4413      	add	r3, r2
 8015322:	781b      	ldrb	r3, [r3, #0]
 8015324:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8015326:	69ba      	ldr	r2, [r7, #24]
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	6859      	ldr	r1, [r3, #4]
 801532c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015330:	3301      	adds	r3, #1
 8015332:	440b      	add	r3, r1
 8015334:	781b      	ldrb	r3, [r3, #0]
 8015336:	021b      	lsls	r3, r3, #8
 8015338:	4313      	orrs	r3, r2
 801533a:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801533c:	69ba      	ldr	r2, [r7, #24]
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	6859      	ldr	r1, [r3, #4]
 8015342:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015346:	3302      	adds	r3, #2
 8015348:	440b      	add	r3, r1
 801534a:	781b      	ldrb	r3, [r3, #0]
 801534c:	041b      	lsls	r3, r3, #16
 801534e:	4313      	orrs	r3, r2
 8015350:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8015352:	69bb      	ldr	r3, [r7, #24]
 8015354:	2264      	movs	r2, #100	@ 0x64
 8015356:	fb02 f303 	mul.w	r3, r2, r3
 801535a:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801535c:	2300      	movs	r3, #0
 801535e:	61fb      	str	r3, [r7, #28]
 8015360:	e006      	b.n	8015370 <RegionAS923ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8015362:	2300      	movs	r3, #0
 8015364:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8015366:	2300      	movs	r3, #0
 8015368:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801536c:	2300      	movs	r3, #0
 801536e:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8015370:	69bb      	ldr	r3, [r7, #24]
 8015372:	2b00      	cmp	r3, #0
 8015374:	d00b      	beq.n	801538e <RegionAS923ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8015376:	f107 0318 	add.w	r3, r7, #24
 801537a:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801537c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015380:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionAS923ChannelAdd( &channelAdd );
 8015382:	f107 0310 	add.w	r3, r7, #16
 8015386:	4618      	mov	r0, r3
 8015388:	f000 fd00 	bl	8015d8c <RegionAS923ChannelAdd>
 801538c:	e007      	b.n	801539e <RegionAS923ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801538e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015392:	733b      	strb	r3, [r7, #12]

            RegionAS923ChannelsRemove( &channelRemove );
 8015394:	f107 030c 	add.w	r3, r7, #12
 8015398:	4618      	mov	r0, r3
 801539a:	f000 fd93 	bl	8015ec4 <RegionAS923ChannelsRemove>
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801539e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80153a2:	3303      	adds	r3, #3
 80153a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80153a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153ac:	3301      	adds	r3, #1
 80153ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80153b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153b6:	2b0f      	cmp	r3, #15
 80153b8:	d9aa      	bls.n	8015310 <RegionAS923ApplyCFList+0x30>
 80153ba:	e002      	b.n	80153c2 <RegionAS923ApplyCFList+0xe2>
        return;
 80153bc:	bf00      	nop
 80153be:	e000      	b.n	80153c2 <RegionAS923ApplyCFList+0xe2>
        return;
 80153c0:	bf00      	nop
        }
    }
#endif /* REGION_AS923 */
}
 80153c2:	3728      	adds	r7, #40	@ 0x28
 80153c4:	46bd      	mov	sp, r7
 80153c6:	bd80      	pop	{r7, pc}

080153c8 <RegionAS923ChanMaskSet>:

bool RegionAS923ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80153c8:	b580      	push	{r7, lr}
 80153ca:	b082      	sub	sp, #8
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    switch( chanMaskSet->ChannelsMaskType )
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	791b      	ldrb	r3, [r3, #4]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d002      	beq.n	80153de <RegionAS923ChanMaskSet+0x16>
 80153d8:	2b01      	cmp	r3, #1
 80153da:	d00b      	beq.n	80153f4 <RegionAS923ChanMaskSet+0x2c>
 80153dc:	e015      	b.n	801540a <RegionAS923ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 80153de:	4b0e      	ldr	r3, [pc, #56]	@ (8015418 <RegionAS923ChanMaskSet+0x50>)
 80153e0:	681b      	ldr	r3, [r3, #0]
 80153e2:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	2201      	movs	r2, #1
 80153ec:	4619      	mov	r1, r3
 80153ee:	f000 fffd 	bl	80163ec <RegionCommonChanMaskCopy>
            break;
 80153f2:	e00c      	b.n	801540e <RegionAS923ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 80153f4:	4b08      	ldr	r3, [pc, #32]	@ (8015418 <RegionAS923ChanMaskSet+0x50>)
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	2201      	movs	r2, #1
 8015402:	4619      	mov	r1, r3
 8015404:	f000 fff2 	bl	80163ec <RegionCommonChanMaskCopy>
            break;
 8015408:	e001      	b.n	801540e <RegionAS923ChanMaskSet+0x46>
        }
        default:
            return false;
 801540a:	2300      	movs	r3, #0
 801540c:	e000      	b.n	8015410 <RegionAS923ChanMaskSet+0x48>
    }
    return true;
 801540e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 8015410:	4618      	mov	r0, r3
 8015412:	3708      	adds	r7, #8
 8015414:	46bd      	mov	sp, r7
 8015416:	bd80      	pop	{r7, pc}
 8015418:	20001bbc 	.word	0x20001bbc

0801541c <RegionAS923ComputeRxWindowParameters>:

void RegionAS923ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801541c:	b580      	push	{r7, lr}
 801541e:	b088      	sub	sp, #32
 8015420:	af02      	add	r7, sp, #8
 8015422:	60ba      	str	r2, [r7, #8]
 8015424:	607b      	str	r3, [r7, #4]
 8015426:	4603      	mov	r3, r0
 8015428:	73fb      	strb	r3, [r7, #15]
 801542a:	460b      	mov	r3, r1
 801542c:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AS923 )
    uint32_t tSymbolInUs = 0;
 801542e:	2300      	movs	r3, #0
 8015430:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AS923_RX_MAX_DATARATE );
 8015432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015436:	2b07      	cmp	r3, #7
 8015438:	bfa8      	it	ge
 801543a:	2307      	movge	r3, #7
 801543c:	b25a      	sxtb	r2, r3
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAS923 );
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015448:	491e      	ldr	r1, [pc, #120]	@ (80154c4 <RegionAS923ComputeRxWindowParameters+0xa8>)
 801544a:	4618      	mov	r0, r3
 801544c:	f001 fc6e 	bl	8016d2c <RegionCommonGetBandwidth>
 8015450:	4603      	mov	r3, r0
 8015452:	b2da      	uxtb	r2, r3
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801545e:	2b07      	cmp	r3, #7
 8015460:	d10a      	bne.n	8015478 <RegionAS923ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesAS923[rxConfigParams->Datarate] );
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015468:	461a      	mov	r2, r3
 801546a:	4b17      	ldr	r3, [pc, #92]	@ (80154c8 <RegionAS923ComputeRxWindowParameters+0xac>)
 801546c:	5c9b      	ldrb	r3, [r3, r2]
 801546e:	4618      	mov	r0, r3
 8015470:	f001 f9f0 	bl	8016854 <RegionCommonComputeSymbolTimeFsk>
 8015474:	6178      	str	r0, [r7, #20]
 8015476:	e011      	b.n	801549c <RegionAS923ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAS923[rxConfigParams->Datarate], BandwidthsAS923[rxConfigParams->Datarate] );
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801547e:	461a      	mov	r2, r3
 8015480:	4b11      	ldr	r3, [pc, #68]	@ (80154c8 <RegionAS923ComputeRxWindowParameters+0xac>)
 8015482:	5c9a      	ldrb	r2, [r3, r2]
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801548a:	4619      	mov	r1, r3
 801548c:	4b0d      	ldr	r3, [pc, #52]	@ (80154c4 <RegionAS923ComputeRxWindowParameters+0xa8>)
 801548e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015492:	4619      	mov	r1, r3
 8015494:	4610      	mov	r0, r2
 8015496:	f001 f9c7 	bl	8016828 <RegionCommonComputeSymbolTimeLoRa>
 801549a:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801549c:	4b0b      	ldr	r3, [pc, #44]	@ (80154cc <RegionAS923ComputeRxWindowParameters+0xb0>)
 801549e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80154a0:	4798      	blx	r3
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	3308      	adds	r3, #8
 80154a6:	687a      	ldr	r2, [r7, #4]
 80154a8:	320c      	adds	r2, #12
 80154aa:	7bb9      	ldrb	r1, [r7, #14]
 80154ac:	9201      	str	r2, [sp, #4]
 80154ae:	9300      	str	r3, [sp, #0]
 80154b0:	4603      	mov	r3, r0
 80154b2:	68ba      	ldr	r2, [r7, #8]
 80154b4:	6978      	ldr	r0, [r7, #20]
 80154b6:	f001 f9dd 	bl	8016874 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AS923 */
}
 80154ba:	bf00      	nop
 80154bc:	3718      	adds	r7, #24
 80154be:	46bd      	mov	sp, r7
 80154c0:	bd80      	pop	{r7, pc}
 80154c2:	bf00      	nop
 80154c4:	0801f228 	.word	0x0801f228
 80154c8:	0801f220 	.word	0x0801f220
 80154cc:	0801f2e0 	.word	0x0801f2e0

080154d0 <RegionAS923RxConfig>:

bool RegionAS923RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80154d0:	b5b0      	push	{r4, r5, r7, lr}
 80154d2:	b090      	sub	sp, #64	@ 0x40
 80154d4:	af0a      	add	r7, sp, #40	@ 0x28
 80154d6:	6078      	str	r0, [r7, #4]
 80154d8:	6039      	str	r1, [r7, #0]
#if defined( REGION_AS923 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	785b      	ldrb	r3, [r3, #1]
 80154de:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80154e0:	2300      	movs	r3, #0
 80154e2:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80154e4:	2300      	movs	r3, #0
 80154e6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	685b      	ldr	r3, [r3, #4]
 80154ec:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80154ee:	4b5a      	ldr	r3, [pc, #360]	@ (8015658 <RegionAS923RxConfig+0x188>)
 80154f0:	685b      	ldr	r3, [r3, #4]
 80154f2:	4798      	blx	r3
 80154f4:	4603      	mov	r3, r0
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d001      	beq.n	80154fe <RegionAS923RxConfig+0x2e>
    {
        return false;
 80154fa:	2300      	movs	r3, #0
 80154fc:	e0a8      	b.n	8015650 <RegionAS923RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	7cdb      	ldrb	r3, [r3, #19]
 8015502:	2b00      	cmp	r3, #0
 8015504:	d126      	bne.n	8015554 <RegionAS923RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8015506:	4b55      	ldr	r3, [pc, #340]	@ (801565c <RegionAS923RxConfig+0x18c>)
 8015508:	681a      	ldr	r2, [r3, #0]
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	781b      	ldrb	r3, [r3, #0]
 801550e:	4619      	mov	r1, r3
 8015510:	460b      	mov	r3, r1
 8015512:	005b      	lsls	r3, r3, #1
 8015514:	440b      	add	r3, r1
 8015516:	009b      	lsls	r3, r3, #2
 8015518:	4413      	add	r3, r2
 801551a:	681b      	ldr	r3, [r3, #0]
 801551c:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801551e:	4b4f      	ldr	r3, [pc, #316]	@ (801565c <RegionAS923RxConfig+0x18c>)
 8015520:	681a      	ldr	r2, [r3, #0]
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	781b      	ldrb	r3, [r3, #0]
 8015526:	4619      	mov	r1, r3
 8015528:	460b      	mov	r3, r1
 801552a:	005b      	lsls	r3, r3, #1
 801552c:	440b      	add	r3, r1
 801552e:	009b      	lsls	r3, r3, #2
 8015530:	4413      	add	r3, r2
 8015532:	3304      	adds	r3, #4
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d00c      	beq.n	8015554 <RegionAS923RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 801553a:	4b48      	ldr	r3, [pc, #288]	@ (801565c <RegionAS923RxConfig+0x18c>)
 801553c:	681a      	ldr	r2, [r3, #0]
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	781b      	ldrb	r3, [r3, #0]
 8015542:	4619      	mov	r1, r3
 8015544:	460b      	mov	r3, r1
 8015546:	005b      	lsls	r3, r3, #1
 8015548:	440b      	add	r3, r1
 801554a:	009b      	lsls	r3, r3, #2
 801554c:	4413      	add	r3, r2
 801554e:	3304      	adds	r3, #4
 8015550:	681b      	ldr	r3, [r3, #0]
 8015552:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAS923[dr];
 8015554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015558:	4a41      	ldr	r2, [pc, #260]	@ (8015660 <RegionAS923RxConfig+0x190>)
 801555a:	5cd3      	ldrb	r3, [r2, r3]
 801555c:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801555e:	4b3e      	ldr	r3, [pc, #248]	@ (8015658 <RegionAS923RxConfig+0x188>)
 8015560:	68db      	ldr	r3, [r3, #12]
 8015562:	6938      	ldr	r0, [r7, #16]
 8015564:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8015566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801556a:	2b07      	cmp	r3, #7
 801556c:	d128      	bne.n	80155c0 <RegionAS923RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 801556e:	2300      	movs	r3, #0
 8015570:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8015572:	4b39      	ldr	r3, [pc, #228]	@ (8015658 <RegionAS923RxConfig+0x188>)
 8015574:	699c      	ldr	r4, [r3, #24]
 8015576:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801557a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801557e:	fb02 f303 	mul.w	r3, r2, r3
 8015582:	4619      	mov	r1, r3
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	689b      	ldr	r3, [r3, #8]
 8015588:	b29b      	uxth	r3, r3
 801558a:	687a      	ldr	r2, [r7, #4]
 801558c:	7c92      	ldrb	r2, [r2, #18]
 801558e:	7df8      	ldrb	r0, [r7, #23]
 8015590:	9209      	str	r2, [sp, #36]	@ 0x24
 8015592:	2200      	movs	r2, #0
 8015594:	9208      	str	r2, [sp, #32]
 8015596:	2200      	movs	r2, #0
 8015598:	9207      	str	r2, [sp, #28]
 801559a:	2200      	movs	r2, #0
 801559c:	9206      	str	r2, [sp, #24]
 801559e:	2201      	movs	r2, #1
 80155a0:	9205      	str	r2, [sp, #20]
 80155a2:	2200      	movs	r2, #0
 80155a4:	9204      	str	r2, [sp, #16]
 80155a6:	2200      	movs	r2, #0
 80155a8:	9203      	str	r2, [sp, #12]
 80155aa:	9302      	str	r3, [sp, #8]
 80155ac:	2305      	movs	r3, #5
 80155ae:	9301      	str	r3, [sp, #4]
 80155b0:	4b2c      	ldr	r3, [pc, #176]	@ (8015664 <RegionAS923RxConfig+0x194>)
 80155b2:	9300      	str	r3, [sp, #0]
 80155b4:	2300      	movs	r3, #0
 80155b6:	460a      	mov	r2, r1
 80155b8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80155bc:	47a0      	blx	r4
 80155be:	e024      	b.n	801560a <RegionAS923RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 80155c0:	2301      	movs	r3, #1
 80155c2:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80155c4:	4b24      	ldr	r3, [pc, #144]	@ (8015658 <RegionAS923RxConfig+0x188>)
 80155c6:	699c      	ldr	r4, [r3, #24]
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	789b      	ldrb	r3, [r3, #2]
 80155cc:	461d      	mov	r5, r3
 80155ce:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	689b      	ldr	r3, [r3, #8]
 80155d6:	b29b      	uxth	r3, r3
 80155d8:	687a      	ldr	r2, [r7, #4]
 80155da:	7c92      	ldrb	r2, [r2, #18]
 80155dc:	7df8      	ldrb	r0, [r7, #23]
 80155de:	9209      	str	r2, [sp, #36]	@ 0x24
 80155e0:	2201      	movs	r2, #1
 80155e2:	9208      	str	r2, [sp, #32]
 80155e4:	2200      	movs	r2, #0
 80155e6:	9207      	str	r2, [sp, #28]
 80155e8:	2200      	movs	r2, #0
 80155ea:	9206      	str	r2, [sp, #24]
 80155ec:	2200      	movs	r2, #0
 80155ee:	9205      	str	r2, [sp, #20]
 80155f0:	2200      	movs	r2, #0
 80155f2:	9204      	str	r2, [sp, #16]
 80155f4:	2200      	movs	r2, #0
 80155f6:	9203      	str	r2, [sp, #12]
 80155f8:	9302      	str	r3, [sp, #8]
 80155fa:	2308      	movs	r3, #8
 80155fc:	9301      	str	r3, [sp, #4]
 80155fe:	2300      	movs	r3, #0
 8015600:	9300      	str	r3, [sp, #0]
 8015602:	2301      	movs	r3, #1
 8015604:	460a      	mov	r2, r1
 8015606:	4629      	mov	r1, r5
 8015608:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	7c5b      	ldrb	r3, [r3, #17]
 801560e:	2b00      	cmp	r3, #0
 8015610:	d005      	beq.n	801561e <RegionAS923RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AS923[dr];
 8015612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015616:	4a14      	ldr	r2, [pc, #80]	@ (8015668 <RegionAS923RxConfig+0x198>)
 8015618:	5cd3      	ldrb	r3, [r2, r3]
 801561a:	75bb      	strb	r3, [r7, #22]
 801561c:	e004      	b.n	8015628 <RegionAS923RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AS923[dr];
 801561e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015622:	4a12      	ldr	r2, [pc, #72]	@ (801566c <RegionAS923RxConfig+0x19c>)
 8015624:	5cd3      	ldrb	r3, [r2, r3]
 8015626:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8015628:	4b0b      	ldr	r3, [pc, #44]	@ (8015658 <RegionAS923RxConfig+0x188>)
 801562a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801562c:	7dba      	ldrb	r2, [r7, #22]
 801562e:	320d      	adds	r2, #13
 8015630:	b2d1      	uxtb	r1, r2
 8015632:	7dfa      	ldrb	r2, [r7, #23]
 8015634:	4610      	mov	r0, r2
 8015636:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	7cdb      	ldrb	r3, [r3, #19]
 801563c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015640:	6939      	ldr	r1, [r7, #16]
 8015642:	4618      	mov	r0, r3
 8015644:	f001 fb90 	bl	8016d68 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8015648:	683b      	ldr	r3, [r7, #0]
 801564a:	7bfa      	ldrb	r2, [r7, #15]
 801564c:	701a      	strb	r2, [r3, #0]
    return true;
 801564e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 8015650:	4618      	mov	r0, r3
 8015652:	3718      	adds	r7, #24
 8015654:	46bd      	mov	sp, r7
 8015656:	bdb0      	pop	{r4, r5, r7, pc}
 8015658:	0801f2e0 	.word	0x0801f2e0
 801565c:	20001bbc 	.word	0x20001bbc
 8015660:	0801f220 	.word	0x0801f220
 8015664:	00014585 	.word	0x00014585
 8015668:	0801f250 	.word	0x0801f250
 801566c:	0801f248 	.word	0x0801f248

08015670 <RegionAS923TxConfig>:

bool RegionAS923TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015670:	b590      	push	{r4, r7, lr}
 8015672:	b093      	sub	sp, #76	@ 0x4c
 8015674:	af0a      	add	r7, sp, #40	@ 0x28
 8015676:	60f8      	str	r0, [r7, #12]
 8015678:	60b9      	str	r1, [r7, #8]
 801567a:	607a      	str	r2, [r7, #4]
#if defined( REGION_AS923 )
    RadioModems_t modem;
    int8_t phyDr = DataratesAS923[txConfig->Datarate];
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015682:	461a      	mov	r2, r3
 8015684:	4b5d      	ldr	r3, [pc, #372]	@ (80157fc <RegionAS923TxConfig+0x18c>)
 8015686:	5c9b      	ldrb	r3, [r3, r2]
 8015688:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015690:	4b5b      	ldr	r3, [pc, #364]	@ (8015800 <RegionAS923TxConfig+0x190>)
 8015692:	681a      	ldr	r2, [r3, #0]
 8015694:	4b5b      	ldr	r3, [pc, #364]	@ (8015804 <RegionAS923TxConfig+0x194>)
 8015696:	6819      	ldr	r1, [r3, #0]
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	781b      	ldrb	r3, [r3, #0]
 801569c:	461c      	mov	r4, r3
 801569e:	4623      	mov	r3, r4
 80156a0:	005b      	lsls	r3, r3, #1
 80156a2:	4423      	add	r3, r4
 80156a4:	009b      	lsls	r3, r3, #2
 80156a6:	440b      	add	r3, r1
 80156a8:	3309      	adds	r3, #9
 80156aa:	781b      	ldrb	r3, [r3, #0]
 80156ac:	4619      	mov	r1, r3
 80156ae:	460b      	mov	r3, r1
 80156b0:	005b      	lsls	r3, r3, #1
 80156b2:	440b      	add	r3, r1
 80156b4:	00db      	lsls	r3, r3, #3
 80156b6:	4413      	add	r3, r2
 80156b8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80156bc:	4619      	mov	r1, r3
 80156be:	f001 fb20 	bl	8016d02 <RegionCommonLimitTxPower>
 80156c2:	4603      	mov	r3, r0
 80156c4:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAS923 );
 80156c6:	68fb      	ldr	r3, [r7, #12]
 80156c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80156cc:	494e      	ldr	r1, [pc, #312]	@ (8015808 <RegionAS923TxConfig+0x198>)
 80156ce:	4618      	mov	r0, r3
 80156d0:	f001 fb2c 	bl	8016d2c <RegionCommonGetBandwidth>
 80156d4:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80156d6:	2300      	movs	r3, #0
 80156d8:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	6859      	ldr	r1, [r3, #4]
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	689a      	ldr	r2, [r3, #8]
 80156e2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80156e6:	4618      	mov	r0, r3
 80156e8:	f001 f97c 	bl	80169e4 <RegionCommonComputeTxPower>
 80156ec:	4603      	mov	r3, r0
 80156ee:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80156f0:	4b46      	ldr	r3, [pc, #280]	@ (801580c <RegionAS923TxConfig+0x19c>)
 80156f2:	68da      	ldr	r2, [r3, #12]
 80156f4:	4b43      	ldr	r3, [pc, #268]	@ (8015804 <RegionAS923TxConfig+0x194>)
 80156f6:	6819      	ldr	r1, [r3, #0]
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	781b      	ldrb	r3, [r3, #0]
 80156fc:	4618      	mov	r0, r3
 80156fe:	4603      	mov	r3, r0
 8015700:	005b      	lsls	r3, r3, #1
 8015702:	4403      	add	r3, r0
 8015704:	009b      	lsls	r3, r3, #2
 8015706:	440b      	add	r3, r1
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	4618      	mov	r0, r3
 801570c:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801570e:	68fb      	ldr	r3, [r7, #12]
 8015710:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015714:	2b07      	cmp	r3, #7
 8015716:	d124      	bne.n	8015762 <RegionAS923TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8015718:	2300      	movs	r3, #0
 801571a:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801571c:	4b3b      	ldr	r3, [pc, #236]	@ (801580c <RegionAS923TxConfig+0x19c>)
 801571e:	69dc      	ldr	r4, [r3, #28]
 8015720:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015724:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8015728:	fb02 f303 	mul.w	r3, r2, r3
 801572c:	461a      	mov	r2, r3
 801572e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015732:	7ff8      	ldrb	r0, [r7, #31]
 8015734:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8015738:	9308      	str	r3, [sp, #32]
 801573a:	2300      	movs	r3, #0
 801573c:	9307      	str	r3, [sp, #28]
 801573e:	2300      	movs	r3, #0
 8015740:	9306      	str	r3, [sp, #24]
 8015742:	2300      	movs	r3, #0
 8015744:	9305      	str	r3, [sp, #20]
 8015746:	2301      	movs	r3, #1
 8015748:	9304      	str	r3, [sp, #16]
 801574a:	2300      	movs	r3, #0
 801574c:	9303      	str	r3, [sp, #12]
 801574e:	2305      	movs	r3, #5
 8015750:	9302      	str	r3, [sp, #8]
 8015752:	2300      	movs	r3, #0
 8015754:	9301      	str	r3, [sp, #4]
 8015756:	9200      	str	r2, [sp, #0]
 8015758:	69bb      	ldr	r3, [r7, #24]
 801575a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 801575e:	47a0      	blx	r4
 8015760:	e01d      	b.n	801579e <RegionAS923TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8015762:	2301      	movs	r3, #1
 8015764:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015766:	4b29      	ldr	r3, [pc, #164]	@ (801580c <RegionAS923TxConfig+0x19c>)
 8015768:	69dc      	ldr	r4, [r3, #28]
 801576a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801576e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015772:	7ff8      	ldrb	r0, [r7, #31]
 8015774:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8015778:	9208      	str	r2, [sp, #32]
 801577a:	2200      	movs	r2, #0
 801577c:	9207      	str	r2, [sp, #28]
 801577e:	2200      	movs	r2, #0
 8015780:	9206      	str	r2, [sp, #24]
 8015782:	2200      	movs	r2, #0
 8015784:	9205      	str	r2, [sp, #20]
 8015786:	2201      	movs	r2, #1
 8015788:	9204      	str	r2, [sp, #16]
 801578a:	2200      	movs	r2, #0
 801578c:	9203      	str	r2, [sp, #12]
 801578e:	2208      	movs	r2, #8
 8015790:	9202      	str	r2, [sp, #8]
 8015792:	2201      	movs	r2, #1
 8015794:	9201      	str	r2, [sp, #4]
 8015796:	9300      	str	r3, [sp, #0]
 8015798:	69bb      	ldr	r3, [r7, #24]
 801579a:	2200      	movs	r2, #0
 801579c:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801579e:	4b19      	ldr	r3, [pc, #100]	@ (8015804 <RegionAS923TxConfig+0x194>)
 80157a0:	681a      	ldr	r2, [r3, #0]
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	781b      	ldrb	r3, [r3, #0]
 80157a6:	4619      	mov	r1, r3
 80157a8:	460b      	mov	r3, r1
 80157aa:	005b      	lsls	r3, r3, #1
 80157ac:	440b      	add	r3, r1
 80157ae:	009b      	lsls	r3, r3, #2
 80157b0:	4413      	add	r3, r2
 80157b2:	681a      	ldr	r2, [r3, #0]
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80157ba:	4619      	mov	r1, r3
 80157bc:	4610      	mov	r0, r2
 80157be:	f001 fb05 	bl	8016dcc <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	899b      	ldrh	r3, [r3, #12]
 80157cc:	4619      	mov	r1, r3
 80157ce:	4610      	mov	r0, r2
 80157d0:	f7ff fa64 	bl	8014c9c <GetTimeOnAir>
 80157d4:	4602      	mov	r2, r0
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80157da:	4b0c      	ldr	r3, [pc, #48]	@ (801580c <RegionAS923TxConfig+0x19c>)
 80157dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80157de:	68fa      	ldr	r2, [r7, #12]
 80157e0:	8992      	ldrh	r2, [r2, #12]
 80157e2:	b2d1      	uxtb	r1, r2
 80157e4:	7ffa      	ldrb	r2, [r7, #31]
 80157e6:	4610      	mov	r0, r2
 80157e8:	4798      	blx	r3

    *txPower = txPowerLimited;
 80157ea:	68bb      	ldr	r3, [r7, #8]
 80157ec:	7f7a      	ldrb	r2, [r7, #29]
 80157ee:	701a      	strb	r2, [r3, #0]
    return true;
 80157f0:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 80157f2:	4618      	mov	r0, r3
 80157f4:	3724      	adds	r7, #36	@ 0x24
 80157f6:	46bd      	mov	sp, r7
 80157f8:	bd90      	pop	{r4, r7, pc}
 80157fa:	bf00      	nop
 80157fc:	0801f220 	.word	0x0801f220
 8015800:	20001bc0 	.word	0x20001bc0
 8015804:	20001bbc 	.word	0x20001bbc
 8015808:	0801f228 	.word	0x0801f228
 801580c:	0801f2e0 	.word	0x0801f2e0

08015810 <RegionAS923LinkAdrReq>:

uint8_t RegionAS923LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015810:	b590      	push	{r4, r7, lr}
 8015812:	b093      	sub	sp, #76	@ 0x4c
 8015814:	af00      	add	r7, sp, #0
 8015816:	60f8      	str	r0, [r7, #12]
 8015818:	60b9      	str	r1, [r7, #8]
 801581a:	607a      	str	r2, [r7, #4]
 801581c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801581e:	2307      	movs	r3, #7
 8015820:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_AS923 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015824:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8015828:	2200      	movs	r2, #0
 801582a:	601a      	str	r2, [r3, #0]
 801582c:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801582e:	2300      	movs	r3, #0
 8015830:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8015834:	2300      	movs	r3, #0
 8015836:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 801583a:	2300      	movs	r3, #0
 801583c:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801583e:	e085      	b.n	801594c <RegionAS923LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	685a      	ldr	r2, [r3, #4]
 8015844:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8015848:	4413      	add	r3, r2
 801584a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801584e:	4611      	mov	r1, r2
 8015850:	4618      	mov	r0, r3
 8015852:	f000 ff0f 	bl	8016674 <RegionCommonParseLinkAdrReq>
 8015856:	4603      	mov	r3, r0
 8015858:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 801585c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8015860:	2b00      	cmp	r3, #0
 8015862:	d07b      	beq.n	801595c <RegionAS923LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015864:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015868:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801586c:	4413      	add	r3, r2
 801586e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015872:	2307      	movs	r3, #7
 8015874:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8015878:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801587c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801587e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015882:	2b00      	cmp	r3, #0
 8015884:	d109      	bne.n	801589a <RegionAS923LinkAdrReq+0x8a>
 8015886:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015888:	2b00      	cmp	r3, #0
 801588a:	d106      	bne.n	801589a <RegionAS923LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801588c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015890:	f023 0301 	bic.w	r3, r3, #1
 8015894:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015898:	e058      	b.n	801594c <RegionAS923LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801589a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d003      	beq.n	80158aa <RegionAS923LinkAdrReq+0x9a>
 80158a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80158a6:	2b05      	cmp	r3, #5
 80158a8:	d903      	bls.n	80158b2 <RegionAS923LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80158aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80158ae:	2b06      	cmp	r3, #6
 80158b0:	d906      	bls.n	80158c0 <RegionAS923LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80158b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80158b6:	f023 0301 	bic.w	r3, r3, #1
 80158ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80158be:	e045      	b.n	801594c <RegionAS923LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 80158c0:	2300      	movs	r3, #0
 80158c2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80158c6:	e03d      	b.n	8015944 <RegionAS923LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80158c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80158cc:	2b06      	cmp	r3, #6
 80158ce:	d118      	bne.n	8015902 <RegionAS923LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80158d0:	4b5f      	ldr	r3, [pc, #380]	@ (8015a50 <RegionAS923LinkAdrReq+0x240>)
 80158d2:	6819      	ldr	r1, [r3, #0]
 80158d4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80158d8:	4613      	mov	r3, r2
 80158da:	005b      	lsls	r3, r3, #1
 80158dc:	4413      	add	r3, r2
 80158de:	009b      	lsls	r3, r3, #2
 80158e0:	440b      	add	r3, r1
 80158e2:	681b      	ldr	r3, [r3, #0]
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d028      	beq.n	801593a <RegionAS923LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 80158e8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80158ec:	2201      	movs	r2, #1
 80158ee:	fa02 f303 	lsl.w	r3, r2, r3
 80158f2:	b21a      	sxth	r2, r3
 80158f4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80158f6:	b21b      	sxth	r3, r3
 80158f8:	4313      	orrs	r3, r2
 80158fa:	b21b      	sxth	r3, r3
 80158fc:	b29b      	uxth	r3, r3
 80158fe:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8015900:	e01b      	b.n	801593a <RegionAS923LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8015902:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015904:	461a      	mov	r2, r3
 8015906:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801590a:	fa42 f303 	asr.w	r3, r2, r3
 801590e:	f003 0301 	and.w	r3, r3, #1
 8015912:	2b00      	cmp	r3, #0
 8015914:	d011      	beq.n	801593a <RegionAS923LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8015916:	4b4e      	ldr	r3, [pc, #312]	@ (8015a50 <RegionAS923LinkAdrReq+0x240>)
 8015918:	6819      	ldr	r1, [r3, #0]
 801591a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801591e:	4613      	mov	r3, r2
 8015920:	005b      	lsls	r3, r3, #1
 8015922:	4413      	add	r3, r2
 8015924:	009b      	lsls	r3, r3, #2
 8015926:	440b      	add	r3, r1
 8015928:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801592a:	2b00      	cmp	r3, #0
 801592c:	d105      	bne.n	801593a <RegionAS923LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801592e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015932:	f023 0301 	bic.w	r3, r3, #1
 8015936:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 801593a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801593e:	3301      	adds	r3, #1
 8015940:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8015944:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8015948:	2b0f      	cmp	r3, #15
 801594a:	d9bd      	bls.n	80158c8 <RegionAS923LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801594c:	68fb      	ldr	r3, [r7, #12]
 801594e:	7a1b      	ldrb	r3, [r3, #8]
 8015950:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015954:	429a      	cmp	r2, r3
 8015956:	f4ff af73 	bcc.w	8015840 <RegionAS923LinkAdrReq+0x30>
 801595a:	e000      	b.n	801595e <RegionAS923LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 801595c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801595e:	2302      	movs	r3, #2
 8015960:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	7a5b      	ldrb	r3, [r3, #9]
 8015968:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionAS923GetPhyParam( &getPhy );
 801596c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8015970:	4618      	mov	r0, r3
 8015972:	f7ff f9e3 	bl	8014d3c <RegionAS923GetPhyParam>
 8015976:	4603      	mov	r3, r0
 8015978:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 801597a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801597e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8015980:	68fb      	ldr	r3, [r7, #12]
 8015982:	7a9b      	ldrb	r3, [r3, #10]
 8015984:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8015986:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 801598a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801598c:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8015990:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8015992:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8015996:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801599e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80159a6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80159a8:	68fb      	ldr	r3, [r7, #12]
 80159aa:	7b5b      	ldrb	r3, [r3, #13]
 80159ac:	b25b      	sxtb	r3, r3
 80159ae:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = AS923_MAX_NB_CHANNELS;
 80159b0:	2310      	movs	r3, #16
 80159b2:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80159b4:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80159b8:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80159ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159bc:	b25b      	sxtb	r3, r3
 80159be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = AS923_TX_MAX_DATARATE;
 80159c2:	2307      	movs	r3, #7
 80159c4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80159c8:	4b21      	ldr	r3, [pc, #132]	@ (8015a50 <RegionAS923LinkAdrReq+0x240>)
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = AS923_MIN_TX_POWER;
 80159ce:	2307      	movs	r3, #7
 80159d0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = AS923_MAX_TX_POWER;
 80159d4:	2300      	movs	r3, #0
 80159d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80159da:	68fb      	ldr	r3, [r7, #12]
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80159e0:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80159e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80159e8:	1c9a      	adds	r2, r3, #2
 80159ea:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80159ee:	1c59      	adds	r1, r3, #1
 80159f0:	f107 0010 	add.w	r0, r7, #16
 80159f4:	4623      	mov	r3, r4
 80159f6:	f000 fe8f 	bl	8016718 <RegionCommonLinkAdrReqVerifyParams>
 80159fa:	4603      	mov	r3, r0
 80159fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8015a00:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a04:	2b07      	cmp	r3, #7
 8015a06:	d10d      	bne.n	8015a24 <RegionAS923LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8015a08:	4b11      	ldr	r3, [pc, #68]	@ (8015a50 <RegionAS923LinkAdrReq+0x240>)
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015a10:	220c      	movs	r2, #12
 8015a12:	2100      	movs	r1, #0
 8015a14:	4618      	mov	r0, r3
 8015a16:	f001 fa73 	bl	8016f00 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8015a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8015a50 <RegionAS923LinkAdrReq+0x240>)
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015a20:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8015a24:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8015a28:	68bb      	ldr	r3, [r7, #8]
 8015a2a:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8015a2c:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8015a34:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8015a38:	683b      	ldr	r3, [r7, #0]
 8015a3a:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8015a3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015a3e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015a42:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AS923 */
    return status;
 8015a44:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8015a48:	4618      	mov	r0, r3
 8015a4a:	374c      	adds	r7, #76	@ 0x4c
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	bd90      	pop	{r4, r7, pc}
 8015a50:	20001bbc 	.word	0x20001bbc

08015a54 <RegionAS923RxParamSetupReq>:

uint8_t RegionAS923RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b084      	sub	sp, #16
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8015a5c:	2307      	movs	r3, #7
 8015a5e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AS923 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	685b      	ldr	r3, [r3, #4]
 8015a64:	4618      	mov	r0, r3
 8015a66:	f7ff f8f3 	bl	8014c50 <VerifyRfFreq>
 8015a6a:	4603      	mov	r3, r0
 8015a6c:	f083 0301 	eor.w	r3, r3, #1
 8015a70:	b2db      	uxtb	r3, r3
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d003      	beq.n	8015a7e <RegionAS923RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8015a76:	7bfb      	ldrb	r3, [r7, #15]
 8015a78:	f023 0301 	bic.w	r3, r3, #1
 8015a7c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE ) == false )
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	f993 3000 	ldrsb.w	r3, [r3]
 8015a84:	2207      	movs	r2, #7
 8015a86:	2100      	movs	r1, #0
 8015a88:	4618      	mov	r0, r3
 8015a8a:	f000 fc32 	bl	80162f2 <RegionCommonValueInRange>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d103      	bne.n	8015a9c <RegionAS923RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8015a94:	7bfb      	ldrb	r3, [r7, #15]
 8015a96:	f023 0302 	bic.w	r3, r3, #2
 8015a9a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AS923_MIN_RX1_DR_OFFSET, AS923_MAX_RX1_DR_OFFSET ) == false )
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015aa2:	2207      	movs	r2, #7
 8015aa4:	2100      	movs	r1, #0
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	f000 fc23 	bl	80162f2 <RegionCommonValueInRange>
 8015aac:	4603      	mov	r3, r0
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	d103      	bne.n	8015aba <RegionAS923RxParamSetupReq+0x66>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8015ab2:	7bfb      	ldrb	r3, [r7, #15]
 8015ab4:	f023 0304 	bic.w	r3, r3, #4
 8015ab8:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AS923 */
    return status;
 8015aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8015abc:	4618      	mov	r0, r3
 8015abe:	3710      	adds	r7, #16
 8015ac0:	46bd      	mov	sp, r7
 8015ac2:	bd80      	pop	{r7, pc}

08015ac4 <RegionAS923NewChannelReq>:

int8_t RegionAS923NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b086      	sub	sp, #24
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015acc:	2303      	movs	r3, #3
 8015ace:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d114      	bne.n	8015b04 <RegionAS923NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015ae0:	b2db      	uxtb	r3, r3
 8015ae2:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionAS923ChannelsRemove( &channelRemove ) == false )
 8015ae4:	f107 0308 	add.w	r3, r7, #8
 8015ae8:	4618      	mov	r0, r3
 8015aea:	f000 f9eb 	bl	8015ec4 <RegionAS923ChannelsRemove>
 8015aee:	4603      	mov	r3, r0
 8015af0:	f083 0301 	eor.w	r3, r3, #1
 8015af4:	b2db      	uxtb	r3, r3
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d03b      	beq.n	8015b72 <RegionAS923NewChannelReq+0xae>
        {
            status &= 0xFC;
 8015afa:	7dfb      	ldrb	r3, [r7, #23]
 8015afc:	f023 0303 	bic.w	r3, r3, #3
 8015b00:	75fb      	strb	r3, [r7, #23]
 8015b02:	e036      	b.n	8015b72 <RegionAS923NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	681b      	ldr	r3, [r3, #0]
 8015b08:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015b10:	b2db      	uxtb	r3, r3
 8015b12:	743b      	strb	r3, [r7, #16]

        switch( RegionAS923ChannelAdd( &channelAdd ) )
 8015b14:	f107 030c 	add.w	r3, r7, #12
 8015b18:	4618      	mov	r0, r3
 8015b1a:	f000 f937 	bl	8015d8c <RegionAS923ChannelAdd>
 8015b1e:	4603      	mov	r3, r0
 8015b20:	2b06      	cmp	r3, #6
 8015b22:	d820      	bhi.n	8015b66 <RegionAS923NewChannelReq+0xa2>
 8015b24:	a201      	add	r2, pc, #4	@ (adr r2, 8015b2c <RegionAS923NewChannelReq+0x68>)
 8015b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b2a:	bf00      	nop
 8015b2c:	08015b71 	.word	0x08015b71
 8015b30:	08015b67 	.word	0x08015b67
 8015b34:	08015b67 	.word	0x08015b67
 8015b38:	08015b67 	.word	0x08015b67
 8015b3c:	08015b49 	.word	0x08015b49
 8015b40:	08015b53 	.word	0x08015b53
 8015b44:	08015b5d 	.word	0x08015b5d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8015b48:	7dfb      	ldrb	r3, [r7, #23]
 8015b4a:	f023 0301 	bic.w	r3, r3, #1
 8015b4e:	75fb      	strb	r3, [r7, #23]
                break;
 8015b50:	e00f      	b.n	8015b72 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8015b52:	7dfb      	ldrb	r3, [r7, #23]
 8015b54:	f023 0302 	bic.w	r3, r3, #2
 8015b58:	75fb      	strb	r3, [r7, #23]
                break;
 8015b5a:	e00a      	b.n	8015b72 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8015b5c:	7dfb      	ldrb	r3, [r7, #23]
 8015b5e:	f023 0303 	bic.w	r3, r3, #3
 8015b62:	75fb      	strb	r3, [r7, #23]
                break;
 8015b64:	e005      	b.n	8015b72 <RegionAS923NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8015b66:	7dfb      	ldrb	r3, [r7, #23]
 8015b68:	f023 0303 	bic.w	r3, r3, #3
 8015b6c:	75fb      	strb	r3, [r7, #23]
                break;
 8015b6e:	e000      	b.n	8015b72 <RegionAS923NewChannelReq+0xae>
                break;
 8015b70:	bf00      	nop
            }
        }
    }

    return status;
 8015b72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015b76:	4618      	mov	r0, r3
 8015b78:	3718      	adds	r7, #24
 8015b7a:	46bd      	mov	sp, r7
 8015b7c:	bd80      	pop	{r7, pc}
 8015b7e:	bf00      	nop

08015b80 <RegionAS923TxParamSetupReq>:

int8_t RegionAS923TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8015b80:	b480      	push	{r7}
 8015b82:	b083      	sub	sp, #12
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8015b88:	2300      	movs	r3, #0
}
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	370c      	adds	r7, #12
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	bc80      	pop	{r7}
 8015b92:	4770      	bx	lr

08015b94 <RegionAS923DlChannelReq>:

int8_t RegionAS923DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8015b94:	b580      	push	{r7, lr}
 8015b96:	b084      	sub	sp, #16
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015b9c:	2303      	movs	r3, #3
 8015b9e:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_AS923 )
    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency ) == false )
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	685b      	ldr	r3, [r3, #4]
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	f7ff f853 	bl	8014c50 <VerifyRfFreq>
 8015baa:	4603      	mov	r3, r0
 8015bac:	f083 0301 	eor.w	r3, r3, #1
 8015bb0:	b2db      	uxtb	r3, r3
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d003      	beq.n	8015bbe <RegionAS923DlChannelReq+0x2a>
    {
        status &= 0xFE;
 8015bb6:	7bfb      	ldrb	r3, [r7, #15]
 8015bb8:	f023 0301 	bic.w	r3, r3, #1
 8015bbc:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8015bbe:	4b14      	ldr	r3, [pc, #80]	@ (8015c10 <RegionAS923DlChannelReq+0x7c>)
 8015bc0:	681a      	ldr	r2, [r3, #0]
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	781b      	ldrb	r3, [r3, #0]
 8015bc6:	4619      	mov	r1, r3
 8015bc8:	460b      	mov	r3, r1
 8015bca:	005b      	lsls	r3, r3, #1
 8015bcc:	440b      	add	r3, r1
 8015bce:	009b      	lsls	r3, r3, #2
 8015bd0:	4413      	add	r3, r2
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d103      	bne.n	8015be0 <RegionAS923DlChannelReq+0x4c>
    {
        status &= 0xFD;
 8015bd8:	7bfb      	ldrb	r3, [r7, #15]
 8015bda:	f023 0302 	bic.w	r3, r3, #2
 8015bde:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8015be0:	7bfb      	ldrb	r3, [r7, #15]
 8015be2:	2b03      	cmp	r3, #3
 8015be4:	d10d      	bne.n	8015c02 <RegionAS923DlChannelReq+0x6e>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8015be6:	4b0a      	ldr	r3, [pc, #40]	@ (8015c10 <RegionAS923DlChannelReq+0x7c>)
 8015be8:	6819      	ldr	r1, [r3, #0]
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	781b      	ldrb	r3, [r3, #0]
 8015bee:	4618      	mov	r0, r3
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	685a      	ldr	r2, [r3, #4]
 8015bf4:	4603      	mov	r3, r0
 8015bf6:	005b      	lsls	r3, r3, #1
 8015bf8:	4403      	add	r3, r0
 8015bfa:	009b      	lsls	r3, r3, #2
 8015bfc:	440b      	add	r3, r1
 8015bfe:	3304      	adds	r3, #4
 8015c00:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_AS923 */
    return status;
 8015c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015c06:	4618      	mov	r0, r3
 8015c08:	3710      	adds	r7, #16
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	bd80      	pop	{r7, pc}
 8015c0e:	bf00      	nop
 8015c10:	20001bbc 	.word	0x20001bbc

08015c14 <RegionAS923AlternateDr>:

int8_t RegionAS923AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8015c14:	b480      	push	{r7}
 8015c16:	b083      	sub	sp, #12
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	4603      	mov	r3, r0
 8015c1c:	460a      	mov	r2, r1
 8015c1e:	71fb      	strb	r3, [r7, #7]
 8015c20:	4613      	mov	r3, r2
 8015c22:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AS923 )
    // Only AS923_DWELL_LIMIT_DATARATE is supported
    return AS923_DWELL_LIMIT_DATARATE;
 8015c24:	2302      	movs	r3, #2
#else
    return -1;
#endif /* REGION_AS923 */
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	370c      	adds	r7, #12
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	bc80      	pop	{r7}
 8015c2e:	4770      	bx	lr

08015c30 <RegionAS923NextChannel>:

LoRaMacStatus_t RegionAS923NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015c30:	b580      	push	{r7, lr}
 8015c32:	b09a      	sub	sp, #104	@ 0x68
 8015c34:	af02      	add	r7, sp, #8
 8015c36:	60f8      	str	r0, [r7, #12]
 8015c38:	60b9      	str	r1, [r7, #8]
 8015c3a:	607a      	str	r2, [r7, #4]
 8015c3c:	603b      	str	r3, [r7, #0]
#if defined( REGION_AS923 )
    uint8_t nbEnabledChannels = 0;
 8015c3e:	2300      	movs	r3, #0
 8015c40:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8015c44:	2300      	movs	r3, #0
 8015c46:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[AS923_MAX_NB_CHANNELS] = { 0 };
 8015c4a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8015c4e:	2200      	movs	r2, #0
 8015c50:	601a      	str	r2, [r3, #0]
 8015c52:	605a      	str	r2, [r3, #4]
 8015c54:	609a      	str	r2, [r3, #8]
 8015c56:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8015c58:	230c      	movs	r3, #12
 8015c5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = AS923_JOIN_CHANNELS;
 8015c5e:	2303      	movs	r3, #3
 8015c60:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8015c62:	4b48      	ldr	r3, [pc, #288]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015c6a:	2201      	movs	r2, #1
 8015c6c:	2100      	movs	r1, #0
 8015c6e:	4618      	mov	r0, r3
 8015c70:	f000 fb90 	bl	8016394 <RegionCommonCountChannels>
 8015c74:	4603      	mov	r3, r0
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d10a      	bne.n	8015c90 <RegionAS923NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 8015c7a:	4b42      	ldr	r3, [pc, #264]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8015c82:	4b40      	ldr	r3, [pc, #256]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	f042 0203 	orr.w	r2, r2, #3
 8015c8a:	b292      	uxth	r2, r2
 8015c8c:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	7a5b      	ldrb	r3, [r3, #9]
 8015c94:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8015c9c:	b2db      	uxtb	r3, r3
 8015c9e:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8015ca0:	4b38      	ldr	r3, [pc, #224]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015ca8:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8015caa:	4b36      	ldr	r3, [pc, #216]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015cac:	681b      	ldr	r3, [r3, #0]
 8015cae:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 8015cb0:	4b35      	ldr	r3, [pc, #212]	@ (8015d88 <RegionAS923NextChannel+0x158>)
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AS923_MAX_NB_CHANNELS;
 8015cb6:	2310      	movs	r3, #16
 8015cb8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8015cba:	f107 0312 	add.w	r3, r7, #18
 8015cbe:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8015cc6:	68fb      	ldr	r3, [r7, #12]
 8015cc8:	685b      	ldr	r3, [r3, #4]
 8015cca:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8015ccc:	68fb      	ldr	r3, [r7, #12]
 8015cce:	7a9b      	ldrb	r3, [r3, #10]
 8015cd0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AS923_MAX_NB_BANDS;
 8015cd4:	2301      	movs	r3, #1
 8015cd6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8015cda:	68fa      	ldr	r2, [r7, #12]
 8015cdc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8015ce0:	320c      	adds	r2, #12
 8015ce2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015ce6:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	7d1b      	ldrb	r3, [r3, #20]
 8015cee:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8015cf2:	68fb      	ldr	r3, [r7, #12]
 8015cf4:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8015cf8:	68fb      	ldr	r3, [r7, #12]
 8015cfa:	8adb      	ldrh	r3, [r3, #22]
 8015cfc:	4619      	mov	r1, r3
 8015cfe:	4610      	mov	r0, r2
 8015d00:	f7fe ffcc 	bl	8014c9c <GetTimeOnAir>
 8015d04:	4603      	mov	r3, r0
 8015d06:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8015d08:	f107 0314 	add.w	r3, r7, #20
 8015d0c:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8015d0e:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8015d12:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8015d16:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	9301      	str	r3, [sp, #4]
 8015d1e:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8015d22:	9300      	str	r3, [sp, #0]
 8015d24:	460b      	mov	r3, r1
 8015d26:	6839      	ldr	r1, [r7, #0]
 8015d28:	f000 ff4b 	bl	8016bc2 <RegionCommonIdentifyChannels>
 8015d2c:	4603      	mov	r3, r0
 8015d2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8015d32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d10e      	bne.n	8015d58 <RegionAS923NextChannel+0x128>
        // Even if one or more channels are available according to the channel plan, no free channel
        // was found during the LBT procedure.
        status = LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND;
#else
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8015d3a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8015d3e:	3b01      	subs	r3, #1
 8015d40:	4619      	mov	r1, r3
 8015d42:	2000      	movs	r0, #0
 8015d44:	f001 f88a 	bl	8016e5c <randr>
 8015d48:	4603      	mov	r3, r0
 8015d4a:	3360      	adds	r3, #96	@ 0x60
 8015d4c:	443b      	add	r3, r7
 8015d4e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8015d52:	68bb      	ldr	r3, [r7, #8]
 8015d54:	701a      	strb	r2, [r3, #0]
 8015d56:	e00e      	b.n	8015d76 <RegionAS923NextChannel+0x146>
#endif
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8015d58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015d5c:	2b0c      	cmp	r3, #12
 8015d5e:	d10a      	bne.n	8015d76 <RegionAS923NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 8015d60:	4b08      	ldr	r3, [pc, #32]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8015d68:	4b06      	ldr	r3, [pc, #24]	@ (8015d84 <RegionAS923NextChannel+0x154>)
 8015d6a:	681b      	ldr	r3, [r3, #0]
 8015d6c:	f042 0203 	orr.w	r2, r2, #3
 8015d70:	b292      	uxth	r2, r2
 8015d72:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 8015d76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AS923 */
}
 8015d7a:	4618      	mov	r0, r3
 8015d7c:	3760      	adds	r7, #96	@ 0x60
 8015d7e:	46bd      	mov	sp, r7
 8015d80:	bd80      	pop	{r7, pc}
 8015d82:	bf00      	nop
 8015d84:	20001bbc 	.word	0x20001bbc
 8015d88:	20001bc0 	.word	0x20001bc0

08015d8c <RegionAS923ChannelAdd>:

LoRaMacStatus_t RegionAS923ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b084      	sub	sp, #16
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    bool drInvalid = false;
 8015d94:	2300      	movs	r3, #0
 8015d96:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8015d98:	2300      	movs	r3, #0
 8015d9a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	791b      	ldrb	r3, [r3, #4]
 8015da0:	737b      	strb	r3, [r7, #13]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 8015da2:	7b7b      	ldrb	r3, [r7, #13]
 8015da4:	2b01      	cmp	r3, #1
 8015da6:	d801      	bhi.n	8015dac <RegionAS923ChannelAdd+0x20>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8015da8:	2306      	movs	r3, #6
 8015daa:	e085      	b.n	8015eb8 <RegionAS923ChannelAdd+0x12c>
    }

    if( id >= AS923_MAX_NB_CHANNELS )
 8015dac:	7b7b      	ldrb	r3, [r7, #13]
 8015dae:	2b0f      	cmp	r3, #15
 8015db0:	d901      	bls.n	8015db6 <RegionAS923ChannelAdd+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015db2:	2303      	movs	r3, #3
 8015db4:	e080      	b.n	8015eb8 <RegionAS923ChannelAdd+0x12c>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	7a1b      	ldrb	r3, [r3, #8]
 8015dbc:	f343 0303 	sbfx	r3, r3, #0, #4
 8015dc0:	b25b      	sxtb	r3, r3
 8015dc2:	2207      	movs	r2, #7
 8015dc4:	2100      	movs	r1, #0
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	f000 fa93 	bl	80162f2 <RegionCommonValueInRange>
 8015dcc:	4603      	mov	r3, r0
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d101      	bne.n	8015dd6 <RegionAS923ChannelAdd+0x4a>
    {
        drInvalid = true;
 8015dd2:	2301      	movs	r3, #1
 8015dd4:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	7a1b      	ldrb	r3, [r3, #8]
 8015ddc:	f343 1303 	sbfx	r3, r3, #4, #4
 8015de0:	b25b      	sxtb	r3, r3
 8015de2:	2207      	movs	r2, #7
 8015de4:	2100      	movs	r1, #0
 8015de6:	4618      	mov	r0, r3
 8015de8:	f000 fa83 	bl	80162f2 <RegionCommonValueInRange>
 8015dec:	4603      	mov	r3, r0
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	d101      	bne.n	8015df6 <RegionAS923ChannelAdd+0x6a>
    {
        drInvalid = true;
 8015df2:	2301      	movs	r3, #1
 8015df4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	7a1b      	ldrb	r3, [r3, #8]
 8015dfc:	f343 0303 	sbfx	r3, r3, #0, #4
 8015e00:	b25a      	sxtb	r2, r3
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	7a1b      	ldrb	r3, [r3, #8]
 8015e08:	f343 1303 	sbfx	r3, r3, #4, #4
 8015e0c:	b25b      	sxtb	r3, r3
 8015e0e:	429a      	cmp	r2, r3
 8015e10:	dd01      	ble.n	8015e16 <RegionAS923ChannelAdd+0x8a>
    {
        drInvalid = true;
 8015e12:	2301      	movs	r3, #1
 8015e14:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8015e16:	7bbb      	ldrb	r3, [r7, #14]
 8015e18:	f083 0301 	eor.w	r3, r3, #1
 8015e1c:	b2db      	uxtb	r3, r3
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d00d      	beq.n	8015e3e <RegionAS923ChannelAdd+0xb2>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency ) == false )
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f7fe ff11 	bl	8014c50 <VerifyRfFreq>
 8015e2e:	4603      	mov	r3, r0
 8015e30:	f083 0301 	eor.w	r3, r3, #1
 8015e34:	b2db      	uxtb	r3, r3
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d001      	beq.n	8015e3e <RegionAS923ChannelAdd+0xb2>
        {
            freqInvalid = true;
 8015e3a:	2301      	movs	r3, #1
 8015e3c:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8015e3e:	7bfb      	ldrb	r3, [r7, #15]
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d004      	beq.n	8015e4e <RegionAS923ChannelAdd+0xc2>
 8015e44:	7bbb      	ldrb	r3, [r7, #14]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d001      	beq.n	8015e4e <RegionAS923ChannelAdd+0xc2>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8015e4a:	2306      	movs	r3, #6
 8015e4c:	e034      	b.n	8015eb8 <RegionAS923ChannelAdd+0x12c>
    }
    if( drInvalid == true )
 8015e4e:	7bfb      	ldrb	r3, [r7, #15]
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d001      	beq.n	8015e58 <RegionAS923ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8015e54:	2305      	movs	r3, #5
 8015e56:	e02f      	b.n	8015eb8 <RegionAS923ChannelAdd+0x12c>
    }
    if( freqInvalid == true )
 8015e58:	7bbb      	ldrb	r3, [r7, #14]
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d001      	beq.n	8015e62 <RegionAS923ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8015e5e:	2304      	movs	r3, #4
 8015e60:	e02a      	b.n	8015eb8 <RegionAS923ChannelAdd+0x12c>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8015e62:	4b17      	ldr	r3, [pc, #92]	@ (8015ec0 <RegionAS923ChannelAdd+0x134>)
 8015e64:	6819      	ldr	r1, [r3, #0]
 8015e66:	7b7a      	ldrb	r2, [r7, #13]
 8015e68:	4613      	mov	r3, r2
 8015e6a:	005b      	lsls	r3, r3, #1
 8015e6c:	4413      	add	r3, r2
 8015e6e:	009b      	lsls	r3, r3, #2
 8015e70:	18c8      	adds	r0, r1, r3
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	681b      	ldr	r3, [r3, #0]
 8015e76:	220c      	movs	r2, #12
 8015e78:	4619      	mov	r1, r3
 8015e7a:	f001 f806 	bl	8016e8a <memcpy1>
    RegionNvmGroup2->Channels[id].Band = 0;
 8015e7e:	4b10      	ldr	r3, [pc, #64]	@ (8015ec0 <RegionAS923ChannelAdd+0x134>)
 8015e80:	6819      	ldr	r1, [r3, #0]
 8015e82:	7b7a      	ldrb	r2, [r7, #13]
 8015e84:	4613      	mov	r3, r2
 8015e86:	005b      	lsls	r3, r3, #1
 8015e88:	4413      	add	r3, r2
 8015e8a:	009b      	lsls	r3, r3, #2
 8015e8c:	440b      	add	r3, r1
 8015e8e:	3309      	adds	r3, #9
 8015e90:	2200      	movs	r2, #0
 8015e92:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8015e94:	4b0a      	ldr	r3, [pc, #40]	@ (8015ec0 <RegionAS923ChannelAdd+0x134>)
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 8015e9c:	b21a      	sxth	r2, r3
 8015e9e:	7b7b      	ldrb	r3, [r7, #13]
 8015ea0:	2101      	movs	r1, #1
 8015ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8015ea6:	b21b      	sxth	r3, r3
 8015ea8:	4313      	orrs	r3, r2
 8015eaa:	b21a      	sxth	r2, r3
 8015eac:	4b04      	ldr	r3, [pc, #16]	@ (8015ec0 <RegionAS923ChannelAdd+0x134>)
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	b292      	uxth	r2, r2
 8015eb2:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8015eb6:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AS923 */
}
 8015eb8:	4618      	mov	r0, r3
 8015eba:	3710      	adds	r7, #16
 8015ebc:	46bd      	mov	sp, r7
 8015ebe:	bd80      	pop	{r7, pc}
 8015ec0:	20001bbc 	.word	0x20001bbc

08015ec4 <RegionAS923ChannelsRemove>:

bool RegionAS923ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b086      	sub	sp, #24
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    uint8_t id = channelRemove->ChannelId;
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	781b      	ldrb	r3, [r3, #0]
 8015ed0:	75fb      	strb	r3, [r7, #23]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 8015ed2:	7dfb      	ldrb	r3, [r7, #23]
 8015ed4:	2b01      	cmp	r3, #1
 8015ed6:	d801      	bhi.n	8015edc <RegionAS923ChannelsRemove+0x18>
    {
        return false;
 8015ed8:	2300      	movs	r3, #0
 8015eda:	e016      	b.n	8015f0a <RegionAS923ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8015edc:	4b0d      	ldr	r3, [pc, #52]	@ (8015f14 <RegionAS923ChannelsRemove+0x50>)
 8015ede:	6819      	ldr	r1, [r3, #0]
 8015ee0:	7dfa      	ldrb	r2, [r7, #23]
 8015ee2:	4613      	mov	r3, r2
 8015ee4:	005b      	lsls	r3, r3, #1
 8015ee6:	4413      	add	r3, r2
 8015ee8:	009b      	lsls	r3, r3, #2
 8015eea:	440b      	add	r3, r1
 8015eec:	461a      	mov	r2, r3
 8015eee:	2300      	movs	r3, #0
 8015ef0:	6013      	str	r3, [r2, #0]
 8015ef2:	6053      	str	r3, [r2, #4]
 8015ef4:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, AS923_MAX_NB_CHANNELS );
 8015ef6:	4b07      	ldr	r3, [pc, #28]	@ (8015f14 <RegionAS923ChannelsRemove+0x50>)
 8015ef8:	681b      	ldr	r3, [r3, #0]
 8015efa:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015efe:	7df9      	ldrb	r1, [r7, #23]
 8015f00:	2210      	movs	r2, #16
 8015f02:	4618      	mov	r0, r3
 8015f04:	f000 fa12 	bl	801632c <RegionCommonChanDisable>
 8015f08:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_AS923 */
}
 8015f0a:	4618      	mov	r0, r3
 8015f0c:	3718      	adds	r7, #24
 8015f0e:	46bd      	mov	sp, r7
 8015f10:	bd80      	pop	{r7, pc}
 8015f12:	bf00      	nop
 8015f14:	20001bbc 	.word	0x20001bbc

08015f18 <RegionAS923ApplyDrOffset>:
#endif /* REGION_AS923 */

}
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
uint8_t RegionAS923ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015f18:	b480      	push	{r7}
 8015f1a:	b085      	sub	sp, #20
 8015f1c:	af00      	add	r7, sp, #0
 8015f1e:	4603      	mov	r3, r0
 8015f20:	71fb      	strb	r3, [r7, #7]
 8015f22:	460b      	mov	r3, r1
 8015f24:	71bb      	strb	r3, [r7, #6]
 8015f26:	4613      	mov	r3, r2
 8015f28:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AS923 )
    // Initialize minDr
    int8_t minDr;

    if( downlinkDwellTime == 0 )
 8015f2a:	79fb      	ldrb	r3, [r7, #7]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d10a      	bne.n	8015f46 <RegionAS923ApplyDrOffset+0x2e>
    {
        // Update the minDR for a downlink dwell time configuration of 0
        minDr = EffectiveRx1DrOffsetDownlinkDwell0AS923[dr][drOffset];
 8015f30:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8015f34:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015f38:	490b      	ldr	r1, [pc, #44]	@ (8015f68 <RegionAS923ApplyDrOffset+0x50>)
 8015f3a:	00d2      	lsls	r2, r2, #3
 8015f3c:	440a      	add	r2, r1
 8015f3e:	4413      	add	r3, r2
 8015f40:	781b      	ldrb	r3, [r3, #0]
 8015f42:	73fb      	strb	r3, [r7, #15]
 8015f44:	e009      	b.n	8015f5a <RegionAS923ApplyDrOffset+0x42>
    }
    else
    {
        // Update the minDR for a downlink dwell time configuration of 1
        minDr = EffectiveRx1DrOffsetDownlinkDwell1AS923[dr][drOffset];
 8015f46:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8015f4a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015f4e:	4907      	ldr	r1, [pc, #28]	@ (8015f6c <RegionAS923ApplyDrOffset+0x54>)
 8015f50:	00d2      	lsls	r2, r2, #3
 8015f52:	440a      	add	r2, r1
 8015f54:	4413      	add	r3, r2
 8015f56:	781b      	ldrb	r3, [r3, #0]
 8015f58:	73fb      	strb	r3, [r7, #15]
    }

    return minDr;
 8015f5a:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AS923 */

}
 8015f5c:	4618      	mov	r0, r3
 8015f5e:	3714      	adds	r7, #20
 8015f60:	46bd      	mov	sp, r7
 8015f62:	bc80      	pop	{r7}
 8015f64:	4770      	bx	lr
 8015f66:	bf00      	nop
 8015f68:	0801f260 	.word	0x0801f260
 8015f6c:	0801f2a0 	.word	0x0801f2a0

08015f70 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015f70:	b480      	push	{r7}
 8015f72:	b087      	sub	sp, #28
 8015f74:	af00      	add	r7, sp, #0
 8015f76:	60f8      	str	r0, [r7, #12]
 8015f78:	4608      	mov	r0, r1
 8015f7a:	4639      	mov	r1, r7
 8015f7c:	e881 000c 	stmia.w	r1, {r2, r3}
 8015f80:	4603      	mov	r3, r0
 8015f82:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8015f84:	68fb      	ldr	r3, [r7, #12]
 8015f86:	881b      	ldrh	r3, [r3, #0]
 8015f88:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8015f8a:	7afb      	ldrb	r3, [r7, #11]
 8015f8c:	f083 0301 	eor.w	r3, r3, #1
 8015f90:	b2db      	uxtb	r3, r3
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d01b      	beq.n	8015fce <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8015f96:	f242 7310 	movw	r3, #10000	@ 0x2710
 8015f9a:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8015f9c:	683b      	ldr	r3, [r7, #0]
 8015f9e:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8015fa2:	d202      	bcs.n	8015faa <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8015fa4:	2364      	movs	r3, #100	@ 0x64
 8015fa6:	82bb      	strh	r3, [r7, #20]
 8015fa8:	e00b      	b.n	8015fc2 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8015faa:	683b      	ldr	r3, [r7, #0]
 8015fac:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8015fb0:	4293      	cmp	r3, r2
 8015fb2:	d803      	bhi.n	8015fbc <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8015fb4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8015fb8:	82bb      	strh	r3, [r7, #20]
 8015fba:	e002      	b.n	8015fc2 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 8015fbc:	f242 7310 	movw	r3, #10000	@ 0x2710
 8015fc0:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8015fc2:	8aba      	ldrh	r2, [r7, #20]
 8015fc4:	8afb      	ldrh	r3, [r7, #22]
 8015fc6:	4293      	cmp	r3, r2
 8015fc8:	bf38      	it	cc
 8015fca:	4613      	movcc	r3, r2
 8015fcc:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8015fce:	8afb      	ldrh	r3, [r7, #22]
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d101      	bne.n	8015fd8 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 8015fd4:	2301      	movs	r3, #1
 8015fd6:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8015fd8:	8afb      	ldrh	r3, [r7, #22]
}
 8015fda:	4618      	mov	r0, r3
 8015fdc:	371c      	adds	r7, #28
 8015fde:	46bd      	mov	sp, r7
 8015fe0:	bc80      	pop	{r7}
 8015fe2:	4770      	bx	lr

08015fe4 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8015fe4:	b580      	push	{r7, lr}
 8015fe6:	b08e      	sub	sp, #56	@ 0x38
 8015fe8:	af02      	add	r7, sp, #8
 8015fea:	60f8      	str	r0, [r7, #12]
 8015fec:	4608      	mov	r0, r1
 8015fee:	4639      	mov	r1, r7
 8015ff0:	e881 000c 	stmia.w	r1, {r2, r3}
 8015ff4:	4603      	mov	r3, r0
 8015ff6:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8015ff8:	68fb      	ldr	r3, [r7, #12]
 8015ffa:	881b      	ldrh	r3, [r3, #0]
 8015ffc:	857b      	strh	r3, [r7, #42]	@ 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8015ffe:	4b4b      	ldr	r3, [pc, #300]	@ (801612c <SetMaxTimeCredits+0x148>)
 8016000:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8016002:	463b      	mov	r3, r7
 8016004:	e893 0003 	ldmia.w	r3, {r0, r1}
 8016008:	f004 fb7e 	bl	801a708 <SysTimeToMs>
 801600c:	6278      	str	r0, [r7, #36]	@ 0x24
    SysTime_t timeDiff = { 0 };
 801600e:	f107 0314 	add.w	r3, r7, #20
 8016012:	2200      	movs	r2, #0
 8016014:	601a      	str	r2, [r3, #0]
 8016016:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8016018:	7af9      	ldrb	r1, [r7, #11]
 801601a:	463b      	mov	r3, r7
 801601c:	cb0c      	ldmia	r3, {r2, r3}
 801601e:	68f8      	ldr	r0, [r7, #12]
 8016020:	f7ff ffa6 	bl	8015f70 <GetDutyCycle>
 8016024:	4603      	mov	r3, r0
 8016026:	857b      	strh	r3, [r7, #42]	@ 0x2a

    if( joined == false )
 8016028:	7afb      	ldrb	r3, [r7, #11]
 801602a:	f083 0301 	eor.w	r3, r3, #1
 801602e:	b2db      	uxtb	r3, r3
 8016030:	2b00      	cmp	r3, #0
 8016032:	d062      	beq.n	80160fa <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8016034:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016036:	2b64      	cmp	r3, #100	@ 0x64
 8016038:	d105      	bne.n	8016046 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801603a:	4b3c      	ldr	r3, [pc, #240]	@ (801612c <SetMaxTimeCredits+0x148>)
 801603c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016042:	609a      	str	r2, [r3, #8]
 8016044:	e00b      	b.n	801605e <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8016046:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016048:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801604c:	d105      	bne.n	801605a <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 801604e:	4b38      	ldr	r3, [pc, #224]	@ (8016130 <SetMaxTimeCredits+0x14c>)
 8016050:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016056:	609a      	str	r2, [r3, #8]
 8016058:	e001      	b.n	801605e <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 801605a:	4b36      	ldr	r3, [pc, #216]	@ (8016134 <SetMaxTimeCredits+0x150>)
 801605c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	689a      	ldr	r2, [r3, #8]
 8016062:	f107 031c 	add.w	r3, r7, #28
 8016066:	4611      	mov	r1, r2
 8016068:	4618      	mov	r0, r3
 801606a:	f004 fb75 	bl	801a758 <SysTimeFromMs>
 801606e:	f107 0014 	add.w	r0, r7, #20
 8016072:	6a3b      	ldr	r3, [r7, #32]
 8016074:	9300      	str	r3, [sp, #0]
 8016076:	69fb      	ldr	r3, [r7, #28]
 8016078:	463a      	mov	r2, r7
 801607a:	ca06      	ldmia	r2, {r1, r2}
 801607c:	f004 fa85 	bl	801a58a <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8016080:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8016084:	f083 0301 	eor.w	r3, r3, #1
 8016088:	b2db      	uxtb	r3, r3
 801608a:	2b00      	cmp	r3, #0
 801608c:	d006      	beq.n	801609c <SetMaxTimeCredits+0xb8>
 801608e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8016092:	f083 0301 	eor.w	r3, r3, #1
 8016096:	b2db      	uxtb	r3, r3
 8016098:	2b00      	cmp	r3, #0
 801609a:	d108      	bne.n	80160ae <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80160a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80160a2:	429a      	cmp	r2, r3
 80160a4:	d103      	bne.n	80160ae <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 80160a6:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80160a8:	4a23      	ldr	r2, [pc, #140]	@ (8016138 <SetMaxTimeCredits+0x154>)
 80160aa:	4293      	cmp	r3, r2
 80160ac:	d92f      	bls.n	801610e <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 80160ae:	68fb      	ldr	r3, [r7, #12]
 80160b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80160b2:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80160b4:	683b      	ldr	r3, [r7, #0]
 80160b6:	4a21      	ldr	r2, [pc, #132]	@ (801613c <SetMaxTimeCredits+0x158>)
 80160b8:	4293      	cmp	r3, r2
 80160ba:	d928      	bls.n	801610e <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80160bc:	683b      	ldr	r3, [r7, #0]
 80160be:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 80160c2:	3b30      	subs	r3, #48	@ 0x30
 80160c4:	4a1e      	ldr	r2, [pc, #120]	@ (8016140 <SetMaxTimeCredits+0x15c>)
 80160c6:	fba2 2303 	umull	r2, r3, r2, r3
 80160ca:	0c1b      	lsrs	r3, r3, #16
 80160cc:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80160ce:	697b      	ldr	r3, [r7, #20]
 80160d0:	4a1c      	ldr	r2, [pc, #112]	@ (8016144 <SetMaxTimeCredits+0x160>)
 80160d2:	fb02 f303 	mul.w	r3, r2, r3
 80160d6:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80160d8:	697b      	ldr	r3, [r7, #20]
 80160da:	f503 33f6 	add.w	r3, r3, #125952	@ 0x1ec00
 80160de:	3330      	adds	r3, #48	@ 0x30
 80160e0:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80160e2:	2300      	movs	r3, #0
 80160e4:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80160e6:	f107 0314 	add.w	r3, r7, #20
 80160ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80160ee:	f004 fb0b 	bl	801a708 <SysTimeToMs>
 80160f2:	4602      	mov	r2, r0
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	609a      	str	r2, [r3, #8]
 80160f8:	e009      	b.n	801610e <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80160fa:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80160fe:	f083 0301 	eor.w	r3, r3, #1
 8016102:	b2db      	uxtb	r3, r3
 8016104:	2b00      	cmp	r3, #0
 8016106:	d002      	beq.n	801610e <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801610c:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 801610e:	68fb      	ldr	r3, [r7, #12]
 8016110:	685b      	ldr	r3, [r3, #4]
 8016112:	2b00      	cmp	r3, #0
 8016114:	d102      	bne.n	801611c <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801611a:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016120:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8016122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
}
 8016124:	4618      	mov	r0, r3
 8016126:	3730      	adds	r7, #48	@ 0x30
 8016128:	46bd      	mov	sp, r7
 801612a:	bd80      	pop	{r7, pc}
 801612c:	001b7740 	.word	0x001b7740
 8016130:	0112a880 	.word	0x0112a880
 8016134:	02932e00 	.word	0x02932e00
 8016138:	0001517f 	.word	0x0001517f
 801613c:	0001ec2f 	.word	0x0001ec2f
 8016140:	c22e4507 	.word	0xc22e4507
 8016144:	00015180 	.word	0x00015180

08016148 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8016148:	b580      	push	{r7, lr}
 801614a:	b086      	sub	sp, #24
 801614c:	af02      	add	r7, sp, #8
 801614e:	6078      	str	r0, [r7, #4]
 8016150:	4608      	mov	r0, r1
 8016152:	4611      	mov	r1, r2
 8016154:	461a      	mov	r2, r3
 8016156:	4603      	mov	r3, r0
 8016158:	70fb      	strb	r3, [r7, #3]
 801615a:	460b      	mov	r3, r1
 801615c:	70bb      	strb	r3, [r7, #2]
 801615e:	4613      	mov	r3, r2
 8016160:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8016162:	78f9      	ldrb	r1, [r7, #3]
 8016164:	787b      	ldrb	r3, [r7, #1]
 8016166:	9301      	str	r3, [sp, #4]
 8016168:	78bb      	ldrb	r3, [r7, #2]
 801616a:	9300      	str	r3, [sp, #0]
 801616c:	f107 0318 	add.w	r3, r7, #24
 8016170:	cb0c      	ldmia	r3, {r2, r3}
 8016172:	6878      	ldr	r0, [r7, #4]
 8016174:	f7ff ff36 	bl	8015fe4 <SetMaxTimeCredits>
 8016178:	4603      	mov	r3, r0
 801617a:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 801617c:	78fb      	ldrb	r3, [r7, #3]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d00a      	beq.n	8016198 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	685b      	ldr	r3, [r3, #4]
 8016186:	4618      	mov	r0, r3
 8016188:	f005 f8f8 	bl	801b37c <UTIL_TIMER_GetElapsedTime>
 801618c:	4602      	mov	r2, r0
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	68db      	ldr	r3, [r3, #12]
 8016192:	441a      	add	r2, r3
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	68da      	ldr	r2, [r3, #12]
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	691b      	ldr	r3, [r3, #16]
 80161a0:	429a      	cmp	r2, r3
 80161a2:	d903      	bls.n	80161ac <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	691a      	ldr	r2, [r3, #16]
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	6a3a      	ldr	r2, [r7, #32]
 80161b0:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80161b2:	89fb      	ldrh	r3, [r7, #14]
}
 80161b4:	4618      	mov	r0, r3
 80161b6:	3710      	adds	r7, #16
 80161b8:	46bd      	mov	sp, r7
 80161ba:	bd80      	pop	{r7, pc}

080161bc <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80161bc:	b480      	push	{r7}
 80161be:	b085      	sub	sp, #20
 80161c0:	af00      	add	r7, sp, #0
 80161c2:	4603      	mov	r3, r0
 80161c4:	460a      	mov	r2, r1
 80161c6:	80fb      	strh	r3, [r7, #6]
 80161c8:	4613      	mov	r3, r2
 80161ca:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80161cc:	2300      	movs	r3, #0
 80161ce:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80161d0:	2300      	movs	r3, #0
 80161d2:	73bb      	strb	r3, [r7, #14]
 80161d4:	e011      	b.n	80161fa <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80161d6:	88fa      	ldrh	r2, [r7, #6]
 80161d8:	7bbb      	ldrb	r3, [r7, #14]
 80161da:	2101      	movs	r1, #1
 80161dc:	fa01 f303 	lsl.w	r3, r1, r3
 80161e0:	401a      	ands	r2, r3
 80161e2:	7bbb      	ldrb	r3, [r7, #14]
 80161e4:	2101      	movs	r1, #1
 80161e6:	fa01 f303 	lsl.w	r3, r1, r3
 80161ea:	429a      	cmp	r2, r3
 80161ec:	d102      	bne.n	80161f4 <CountChannels+0x38>
        {
            nbActiveBits++;
 80161ee:	7bfb      	ldrb	r3, [r7, #15]
 80161f0:	3301      	adds	r3, #1
 80161f2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80161f4:	7bbb      	ldrb	r3, [r7, #14]
 80161f6:	3301      	adds	r3, #1
 80161f8:	73bb      	strb	r3, [r7, #14]
 80161fa:	7bba      	ldrb	r2, [r7, #14]
 80161fc:	797b      	ldrb	r3, [r7, #5]
 80161fe:	429a      	cmp	r2, r3
 8016200:	d3e9      	bcc.n	80161d6 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8016202:	7bfb      	ldrb	r3, [r7, #15]
}
 8016204:	4618      	mov	r0, r3
 8016206:	3714      	adds	r7, #20
 8016208:	46bd      	mov	sp, r7
 801620a:	bc80      	pop	{r7}
 801620c:	4770      	bx	lr

0801620e <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801620e:	b580      	push	{r7, lr}
 8016210:	b084      	sub	sp, #16
 8016212:	af00      	add	r7, sp, #0
 8016214:	6039      	str	r1, [r7, #0]
 8016216:	4611      	mov	r1, r2
 8016218:	461a      	mov	r2, r3
 801621a:	4603      	mov	r3, r0
 801621c:	71fb      	strb	r3, [r7, #7]
 801621e:	460b      	mov	r3, r1
 8016220:	71bb      	strb	r3, [r7, #6]
 8016222:	4613      	mov	r3, r2
 8016224:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8016226:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801622a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801622e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016232:	4618      	mov	r0, r3
 8016234:	f000 f85d 	bl	80162f2 <RegionCommonValueInRange>
 8016238:	4603      	mov	r3, r0
 801623a:	2b00      	cmp	r3, #0
 801623c:	d101      	bne.n	8016242 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801623e:	2300      	movs	r3, #0
 8016240:	e053      	b.n	80162ea <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8016242:	2300      	movs	r3, #0
 8016244:	73fb      	strb	r3, [r7, #15]
 8016246:	2300      	movs	r3, #0
 8016248:	73bb      	strb	r3, [r7, #14]
 801624a:	e049      	b.n	80162e0 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801624c:	2300      	movs	r3, #0
 801624e:	737b      	strb	r3, [r7, #13]
 8016250:	e03d      	b.n	80162ce <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8016252:	7bbb      	ldrb	r3, [r7, #14]
 8016254:	005b      	lsls	r3, r3, #1
 8016256:	683a      	ldr	r2, [r7, #0]
 8016258:	4413      	add	r3, r2
 801625a:	881b      	ldrh	r3, [r3, #0]
 801625c:	461a      	mov	r2, r3
 801625e:	7b7b      	ldrb	r3, [r7, #13]
 8016260:	fa42 f303 	asr.w	r3, r2, r3
 8016264:	f003 0301 	and.w	r3, r3, #1
 8016268:	2b00      	cmp	r3, #0
 801626a:	d02d      	beq.n	80162c8 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801626c:	7bfa      	ldrb	r2, [r7, #15]
 801626e:	7b7b      	ldrb	r3, [r7, #13]
 8016270:	4413      	add	r3, r2
 8016272:	461a      	mov	r2, r3
 8016274:	4613      	mov	r3, r2
 8016276:	005b      	lsls	r3, r3, #1
 8016278:	4413      	add	r3, r2
 801627a:	009b      	lsls	r3, r3, #2
 801627c:	461a      	mov	r2, r3
 801627e:	69fb      	ldr	r3, [r7, #28]
 8016280:	4413      	add	r3, r2
 8016282:	7a1b      	ldrb	r3, [r3, #8]
 8016284:	f343 0303 	sbfx	r3, r3, #0, #4
 8016288:	b25b      	sxtb	r3, r3
 801628a:	f003 030f 	and.w	r3, r3, #15
 801628e:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8016290:	7bfa      	ldrb	r2, [r7, #15]
 8016292:	7b7b      	ldrb	r3, [r7, #13]
 8016294:	4413      	add	r3, r2
 8016296:	461a      	mov	r2, r3
 8016298:	4613      	mov	r3, r2
 801629a:	005b      	lsls	r3, r3, #1
 801629c:	4413      	add	r3, r2
 801629e:	009b      	lsls	r3, r3, #2
 80162a0:	461a      	mov	r2, r3
 80162a2:	69fb      	ldr	r3, [r7, #28]
 80162a4:	4413      	add	r3, r2
 80162a6:	7a1b      	ldrb	r3, [r3, #8]
 80162a8:	f343 1303 	sbfx	r3, r3, #4, #4
 80162ac:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80162ae:	f003 030f 	and.w	r3, r3, #15
 80162b2:	b25a      	sxtb	r2, r3
 80162b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80162b8:	4618      	mov	r0, r3
 80162ba:	f000 f81a 	bl	80162f2 <RegionCommonValueInRange>
 80162be:	4603      	mov	r3, r0
 80162c0:	2b01      	cmp	r3, #1
 80162c2:	d101      	bne.n	80162c8 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80162c4:	2301      	movs	r3, #1
 80162c6:	e010      	b.n	80162ea <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80162c8:	7b7b      	ldrb	r3, [r7, #13]
 80162ca:	3301      	adds	r3, #1
 80162cc:	737b      	strb	r3, [r7, #13]
 80162ce:	7b7b      	ldrb	r3, [r7, #13]
 80162d0:	2b0f      	cmp	r3, #15
 80162d2:	d9be      	bls.n	8016252 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80162d4:	7bfb      	ldrb	r3, [r7, #15]
 80162d6:	3310      	adds	r3, #16
 80162d8:	73fb      	strb	r3, [r7, #15]
 80162da:	7bbb      	ldrb	r3, [r7, #14]
 80162dc:	3301      	adds	r3, #1
 80162de:	73bb      	strb	r3, [r7, #14]
 80162e0:	7bfa      	ldrb	r2, [r7, #15]
 80162e2:	79fb      	ldrb	r3, [r7, #7]
 80162e4:	429a      	cmp	r2, r3
 80162e6:	d3b1      	bcc.n	801624c <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80162e8:	2300      	movs	r3, #0
}
 80162ea:	4618      	mov	r0, r3
 80162ec:	3710      	adds	r7, #16
 80162ee:	46bd      	mov	sp, r7
 80162f0:	bd80      	pop	{r7, pc}

080162f2 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80162f2:	b480      	push	{r7}
 80162f4:	b083      	sub	sp, #12
 80162f6:	af00      	add	r7, sp, #0
 80162f8:	4603      	mov	r3, r0
 80162fa:	71fb      	strb	r3, [r7, #7]
 80162fc:	460b      	mov	r3, r1
 80162fe:	71bb      	strb	r3, [r7, #6]
 8016300:	4613      	mov	r3, r2
 8016302:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8016304:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8016308:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801630c:	429a      	cmp	r2, r3
 801630e:	db07      	blt.n	8016320 <RegionCommonValueInRange+0x2e>
 8016310:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8016314:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8016318:	429a      	cmp	r2, r3
 801631a:	dc01      	bgt.n	8016320 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801631c:	2301      	movs	r3, #1
 801631e:	e000      	b.n	8016322 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8016320:	2300      	movs	r3, #0
}
 8016322:	4618      	mov	r0, r3
 8016324:	370c      	adds	r7, #12
 8016326:	46bd      	mov	sp, r7
 8016328:	bc80      	pop	{r7}
 801632a:	4770      	bx	lr

0801632c <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801632c:	b480      	push	{r7}
 801632e:	b085      	sub	sp, #20
 8016330:	af00      	add	r7, sp, #0
 8016332:	6078      	str	r0, [r7, #4]
 8016334:	460b      	mov	r3, r1
 8016336:	70fb      	strb	r3, [r7, #3]
 8016338:	4613      	mov	r3, r2
 801633a:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801633c:	78fb      	ldrb	r3, [r7, #3]
 801633e:	091b      	lsrs	r3, r3, #4
 8016340:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8016342:	78bb      	ldrb	r3, [r7, #2]
 8016344:	091b      	lsrs	r3, r3, #4
 8016346:	b2db      	uxtb	r3, r3
 8016348:	7bfa      	ldrb	r2, [r7, #15]
 801634a:	429a      	cmp	r2, r3
 801634c:	d803      	bhi.n	8016356 <RegionCommonChanDisable+0x2a>
 801634e:	78fa      	ldrb	r2, [r7, #3]
 8016350:	78bb      	ldrb	r3, [r7, #2]
 8016352:	429a      	cmp	r2, r3
 8016354:	d301      	bcc.n	801635a <RegionCommonChanDisable+0x2e>
    {
        return false;
 8016356:	2300      	movs	r3, #0
 8016358:	e017      	b.n	801638a <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801635a:	7bfb      	ldrb	r3, [r7, #15]
 801635c:	005b      	lsls	r3, r3, #1
 801635e:	687a      	ldr	r2, [r7, #4]
 8016360:	4413      	add	r3, r2
 8016362:	881b      	ldrh	r3, [r3, #0]
 8016364:	b21a      	sxth	r2, r3
 8016366:	78fb      	ldrb	r3, [r7, #3]
 8016368:	f003 030f 	and.w	r3, r3, #15
 801636c:	2101      	movs	r1, #1
 801636e:	fa01 f303 	lsl.w	r3, r1, r3
 8016372:	b21b      	sxth	r3, r3
 8016374:	43db      	mvns	r3, r3
 8016376:	b21b      	sxth	r3, r3
 8016378:	4013      	ands	r3, r2
 801637a:	b219      	sxth	r1, r3
 801637c:	7bfb      	ldrb	r3, [r7, #15]
 801637e:	005b      	lsls	r3, r3, #1
 8016380:	687a      	ldr	r2, [r7, #4]
 8016382:	4413      	add	r3, r2
 8016384:	b28a      	uxth	r2, r1
 8016386:	801a      	strh	r2, [r3, #0]

    return true;
 8016388:	2301      	movs	r3, #1
}
 801638a:	4618      	mov	r0, r3
 801638c:	3714      	adds	r7, #20
 801638e:	46bd      	mov	sp, r7
 8016390:	bc80      	pop	{r7}
 8016392:	4770      	bx	lr

08016394 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8016394:	b580      	push	{r7, lr}
 8016396:	b084      	sub	sp, #16
 8016398:	af00      	add	r7, sp, #0
 801639a:	6078      	str	r0, [r7, #4]
 801639c:	460b      	mov	r3, r1
 801639e:	70fb      	strb	r3, [r7, #3]
 80163a0:	4613      	mov	r3, r2
 80163a2:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80163a4:	2300      	movs	r3, #0
 80163a6:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d101      	bne.n	80163b2 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80163ae:	2300      	movs	r3, #0
 80163b0:	e018      	b.n	80163e4 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80163b2:	78fb      	ldrb	r3, [r7, #3]
 80163b4:	73bb      	strb	r3, [r7, #14]
 80163b6:	e010      	b.n	80163da <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80163b8:	7bbb      	ldrb	r3, [r7, #14]
 80163ba:	005b      	lsls	r3, r3, #1
 80163bc:	687a      	ldr	r2, [r7, #4]
 80163be:	4413      	add	r3, r2
 80163c0:	881b      	ldrh	r3, [r3, #0]
 80163c2:	2110      	movs	r1, #16
 80163c4:	4618      	mov	r0, r3
 80163c6:	f7ff fef9 	bl	80161bc <CountChannels>
 80163ca:	4603      	mov	r3, r0
 80163cc:	461a      	mov	r2, r3
 80163ce:	7bfb      	ldrb	r3, [r7, #15]
 80163d0:	4413      	add	r3, r2
 80163d2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80163d4:	7bbb      	ldrb	r3, [r7, #14]
 80163d6:	3301      	adds	r3, #1
 80163d8:	73bb      	strb	r3, [r7, #14]
 80163da:	7bba      	ldrb	r2, [r7, #14]
 80163dc:	78bb      	ldrb	r3, [r7, #2]
 80163de:	429a      	cmp	r2, r3
 80163e0:	d3ea      	bcc.n	80163b8 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80163e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80163e4:	4618      	mov	r0, r3
 80163e6:	3710      	adds	r7, #16
 80163e8:	46bd      	mov	sp, r7
 80163ea:	bd80      	pop	{r7, pc}

080163ec <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80163ec:	b480      	push	{r7}
 80163ee:	b087      	sub	sp, #28
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	60f8      	str	r0, [r7, #12]
 80163f4:	60b9      	str	r1, [r7, #8]
 80163f6:	4613      	mov	r3, r2
 80163f8:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d016      	beq.n	801642e <RegionCommonChanMaskCopy+0x42>
 8016400:	68bb      	ldr	r3, [r7, #8]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d013      	beq.n	801642e <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8016406:	2300      	movs	r3, #0
 8016408:	75fb      	strb	r3, [r7, #23]
 801640a:	e00c      	b.n	8016426 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801640c:	7dfb      	ldrb	r3, [r7, #23]
 801640e:	005b      	lsls	r3, r3, #1
 8016410:	68ba      	ldr	r2, [r7, #8]
 8016412:	441a      	add	r2, r3
 8016414:	7dfb      	ldrb	r3, [r7, #23]
 8016416:	005b      	lsls	r3, r3, #1
 8016418:	68f9      	ldr	r1, [r7, #12]
 801641a:	440b      	add	r3, r1
 801641c:	8812      	ldrh	r2, [r2, #0]
 801641e:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8016420:	7dfb      	ldrb	r3, [r7, #23]
 8016422:	3301      	adds	r3, #1
 8016424:	75fb      	strb	r3, [r7, #23]
 8016426:	7dfa      	ldrb	r2, [r7, #23]
 8016428:	79fb      	ldrb	r3, [r7, #7]
 801642a:	429a      	cmp	r2, r3
 801642c:	d3ee      	bcc.n	801640c <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801642e:	bf00      	nop
 8016430:	371c      	adds	r7, #28
 8016432:	46bd      	mov	sp, r7
 8016434:	bc80      	pop	{r7}
 8016436:	4770      	bx	lr

08016438 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8016438:	b082      	sub	sp, #8
 801643a:	b580      	push	{r7, lr}
 801643c:	b086      	sub	sp, #24
 801643e:	af00      	add	r7, sp, #0
 8016440:	60f8      	str	r0, [r7, #12]
 8016442:	60b9      	str	r1, [r7, #8]
 8016444:	627b      	str	r3, [r7, #36]	@ 0x24
 8016446:	4613      	mov	r3, r2
 8016448:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801644a:	79f9      	ldrb	r1, [r7, #7]
 801644c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016450:	cb0c      	ldmia	r3, {r2, r3}
 8016452:	68f8      	ldr	r0, [r7, #12]
 8016454:	f7ff fd8c 	bl	8015f70 <GetDutyCycle>
 8016458:	4603      	mov	r3, r0
 801645a:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801645c:	68fb      	ldr	r3, [r7, #12]
 801645e:	68da      	ldr	r2, [r3, #12]
 8016460:	8afb      	ldrh	r3, [r7, #22]
 8016462:	68b9      	ldr	r1, [r7, #8]
 8016464:	fb01 f303 	mul.w	r3, r1, r3
 8016468:	429a      	cmp	r2, r3
 801646a:	d909      	bls.n	8016480 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	68da      	ldr	r2, [r3, #12]
 8016470:	8afb      	ldrh	r3, [r7, #22]
 8016472:	68b9      	ldr	r1, [r7, #8]
 8016474:	fb01 f303 	mul.w	r3, r1, r3
 8016478:	1ad2      	subs	r2, r2, r3
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801647e:	e002      	b.n	8016486 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	2200      	movs	r2, #0
 8016484:	60da      	str	r2, [r3, #12]
}
 8016486:	bf00      	nop
 8016488:	3718      	adds	r7, #24
 801648a:	46bd      	mov	sp, r7
 801648c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016490:	b002      	add	sp, #8
 8016492:	4770      	bx	lr

08016494 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8016494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016496:	b08f      	sub	sp, #60	@ 0x3c
 8016498:	af04      	add	r7, sp, #16
 801649a:	6039      	str	r1, [r7, #0]
 801649c:	4611      	mov	r1, r2
 801649e:	461a      	mov	r2, r3
 80164a0:	4603      	mov	r3, r0
 80164a2:	71fb      	strb	r3, [r7, #7]
 80164a4:	460b      	mov	r3, r1
 80164a6:	71bb      	strb	r3, [r7, #6]
 80164a8:	4613      	mov	r3, r2
 80164aa:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80164ac:	f04f 33ff 	mov.w	r3, #4294967295
 80164b0:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80164b2:	f004 ff51 	bl	801b358 <UTIL_TIMER_GetCurrentTime>
 80164b6:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 80164b8:	2300      	movs	r3, #0
 80164ba:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 80164bc:	2301      	movs	r3, #1
 80164be:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 80164c0:	2300      	movs	r3, #0
 80164c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 80164c6:	2300      	movs	r3, #0
 80164c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80164cc:	e0ba      	b.n	8016644 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80164ce:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80164d2:	4613      	mov	r3, r2
 80164d4:	005b      	lsls	r3, r3, #1
 80164d6:	4413      	add	r3, r2
 80164d8:	00db      	lsls	r3, r3, #3
 80164da:	461a      	mov	r2, r3
 80164dc:	683b      	ldr	r3, [r7, #0]
 80164de:	189c      	adds	r4, r3, r2
 80164e0:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80164e4:	797a      	ldrb	r2, [r7, #5]
 80164e6:	79fd      	ldrb	r5, [r7, #7]
 80164e8:	69fb      	ldr	r3, [r7, #28]
 80164ea:	9302      	str	r3, [sp, #8]
 80164ec:	46ec      	mov	ip, sp
 80164ee:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80164f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80164f6:	e88c 0003 	stmia.w	ip, {r0, r1}
 80164fa:	4633      	mov	r3, r6
 80164fc:	4629      	mov	r1, r5
 80164fe:	4620      	mov	r0, r4
 8016500:	f7ff fe22 	bl	8016148 <UpdateTimeCredits>
 8016504:	4603      	mov	r3, r0
 8016506:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8016508:	8afa      	ldrh	r2, [r7, #22]
 801650a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801650c:	fb02 f303 	mul.w	r3, r2, r3
 8016510:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8016512:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016516:	4613      	mov	r3, r2
 8016518:	005b      	lsls	r3, r3, #1
 801651a:	4413      	add	r3, r2
 801651c:	00db      	lsls	r3, r3, #3
 801651e:	461a      	mov	r2, r3
 8016520:	683b      	ldr	r3, [r7, #0]
 8016522:	4413      	add	r3, r2
 8016524:	68db      	ldr	r3, [r3, #12]
 8016526:	69ba      	ldr	r2, [r7, #24]
 8016528:	429a      	cmp	r2, r3
 801652a:	d308      	bcc.n	801653e <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 801652c:	797b      	ldrb	r3, [r7, #5]
 801652e:	f083 0301 	eor.w	r3, r3, #1
 8016532:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8016534:	2b00      	cmp	r3, #0
 8016536:	d013      	beq.n	8016560 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8016538:	79fb      	ldrb	r3, [r7, #7]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d010      	beq.n	8016560 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 801653e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016542:	4613      	mov	r3, r2
 8016544:	005b      	lsls	r3, r3, #1
 8016546:	4413      	add	r3, r2
 8016548:	00db      	lsls	r3, r3, #3
 801654a:	461a      	mov	r2, r3
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	4413      	add	r3, r2
 8016550:	2201      	movs	r2, #1
 8016552:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8016554:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016558:	3301      	adds	r3, #1
 801655a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801655e:	e06c      	b.n	801663a <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8016560:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016564:	4613      	mov	r3, r2
 8016566:	005b      	lsls	r3, r3, #1
 8016568:	4413      	add	r3, r2
 801656a:	00db      	lsls	r3, r3, #3
 801656c:	461a      	mov	r2, r3
 801656e:	683b      	ldr	r3, [r7, #0]
 8016570:	4413      	add	r3, r2
 8016572:	2200      	movs	r2, #0
 8016574:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8016576:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801657a:	4613      	mov	r3, r2
 801657c:	005b      	lsls	r3, r3, #1
 801657e:	4413      	add	r3, r2
 8016580:	00db      	lsls	r3, r3, #3
 8016582:	461a      	mov	r2, r3
 8016584:	683b      	ldr	r3, [r7, #0]
 8016586:	4413      	add	r3, r2
 8016588:	691b      	ldr	r3, [r3, #16]
 801658a:	69ba      	ldr	r2, [r7, #24]
 801658c:	429a      	cmp	r2, r3
 801658e:	d215      	bcs.n	80165bc <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8016590:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016594:	4613      	mov	r3, r2
 8016596:	005b      	lsls	r3, r3, #1
 8016598:	4413      	add	r3, r2
 801659a:	00db      	lsls	r3, r3, #3
 801659c:	461a      	mov	r2, r3
 801659e:	683b      	ldr	r3, [r7, #0]
 80165a0:	4413      	add	r3, r2
 80165a2:	68db      	ldr	r3, [r3, #12]
 80165a4:	69ba      	ldr	r2, [r7, #24]
 80165a6:	1ad3      	subs	r3, r2, r3
 80165a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80165aa:	4293      	cmp	r3, r2
 80165ac:	bf28      	it	cs
 80165ae:	4613      	movcs	r3, r2
 80165b0:	627b      	str	r3, [r7, #36]	@ 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80165b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80165b6:	3301      	adds	r3, #1
 80165b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 80165bc:	79fb      	ldrb	r3, [r7, #7]
 80165be:	f083 0301 	eor.w	r3, r3, #1
 80165c2:	b2db      	uxtb	r3, r3
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d038      	beq.n	801663a <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 80165c8:	2300      	movs	r3, #0
 80165ca:	60fb      	str	r3, [r7, #12]
 80165cc:	2300      	movs	r3, #0
 80165ce:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 80165d0:	8afb      	ldrh	r3, [r7, #22]
 80165d2:	2b64      	cmp	r3, #100	@ 0x64
 80165d4:	d103      	bne.n	80165de <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 80165d6:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80165da:	60fb      	str	r3, [r7, #12]
 80165dc:	e009      	b.n	80165f2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 80165de:	8afb      	ldrh	r3, [r7, #22]
 80165e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80165e4:	d103      	bne.n	80165ee <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 80165e6:	f649 23b0 	movw	r3, #39600	@ 0x9ab0
 80165ea:	60fb      	str	r3, [r7, #12]
 80165ec:	e001      	b.n	80165f2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80165ee:	4b1e      	ldr	r3, [pc, #120]	@ (8016668 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80165f0:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80165f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80165f4:	4a1c      	ldr	r2, [pc, #112]	@ (8016668 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80165f6:	4293      	cmp	r3, r2
 80165f8:	d90e      	bls.n	8016618 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 80165fa:	68fa      	ldr	r2, [r7, #12]
 80165fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80165fe:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 8016602:	3b30      	subs	r3, #48	@ 0x30
 8016604:	4919      	ldr	r1, [pc, #100]	@ (801666c <RegionCommonUpdateBandTimeOff+0x1d8>)
 8016606:	fba1 1303 	umull	r1, r3, r1, r3
 801660a:	0c1b      	lsrs	r3, r3, #16
 801660c:	3301      	adds	r3, #1
 801660e:	4918      	ldr	r1, [pc, #96]	@ (8016670 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8016610:	fb01 f303 	mul.w	r3, r1, r3
 8016614:	4413      	add	r3, r2
 8016616:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8016618:	f107 000c 	add.w	r0, r7, #12
 801661c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801661e:	9300      	str	r3, [sp, #0]
 8016620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016622:	f107 020c 	add.w	r2, r7, #12
 8016626:	ca06      	ldmia	r2, {r1, r2}
 8016628:	f003 ffaf 	bl	801a58a <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 801662c:	f107 030c 	add.w	r3, r7, #12
 8016630:	e893 0003 	ldmia.w	r3, {r0, r1}
 8016634:	f004 f868 	bl	801a708 <SysTimeToMs>
 8016638:	6278      	str	r0, [r7, #36]	@ 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 801663a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801663e:	3301      	adds	r3, #1
 8016640:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016644:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016648:	79bb      	ldrb	r3, [r7, #6]
 801664a:	429a      	cmp	r2, r3
 801664c:	f4ff af3f 	bcc.w	80164ce <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }

    if( validBands == 0 )
 8016650:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016654:	2b00      	cmp	r3, #0
 8016656:	d102      	bne.n	801665e <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8016658:	f04f 33ff 	mov.w	r3, #4294967295
 801665c:	e000      	b.n	8016660 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 801665e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016660:	4618      	mov	r0, r3
 8016662:	372c      	adds	r7, #44	@ 0x2c
 8016664:	46bd      	mov	sp, r7
 8016666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016668:	0001ec30 	.word	0x0001ec30
 801666c:	c22e4507 	.word	0xc22e4507
 8016670:	00015180 	.word	0x00015180

08016674 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8016674:	b480      	push	{r7}
 8016676:	b085      	sub	sp, #20
 8016678:	af00      	add	r7, sp, #0
 801667a:	6078      	str	r0, [r7, #4]
 801667c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801667e:	2300      	movs	r3, #0
 8016680:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	781b      	ldrb	r3, [r3, #0]
 8016686:	2b03      	cmp	r3, #3
 8016688:	d140      	bne.n	801670c <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	3301      	adds	r3, #1
 801668e:	781b      	ldrb	r3, [r3, #0]
 8016690:	b25a      	sxtb	r2, r3
 8016692:	683b      	ldr	r3, [r7, #0]
 8016694:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8016696:	683b      	ldr	r3, [r7, #0]
 8016698:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801669c:	f003 030f 	and.w	r3, r3, #15
 80166a0:	b25a      	sxtb	r2, r3
 80166a2:	683b      	ldr	r3, [r7, #0]
 80166a4:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80166a6:	683b      	ldr	r3, [r7, #0]
 80166a8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80166ac:	b2db      	uxtb	r3, r3
 80166ae:	091b      	lsrs	r3, r3, #4
 80166b0:	b2db      	uxtb	r3, r3
 80166b2:	b25a      	sxtb	r2, r3
 80166b4:	683b      	ldr	r3, [r7, #0]
 80166b6:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	3302      	adds	r3, #2
 80166bc:	781b      	ldrb	r3, [r3, #0]
 80166be:	461a      	mov	r2, r3
 80166c0:	683b      	ldr	r3, [r7, #0]
 80166c2:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80166c4:	683b      	ldr	r3, [r7, #0]
 80166c6:	889b      	ldrh	r3, [r3, #4]
 80166c8:	b21a      	sxth	r2, r3
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	3303      	adds	r3, #3
 80166ce:	781b      	ldrb	r3, [r3, #0]
 80166d0:	b21b      	sxth	r3, r3
 80166d2:	021b      	lsls	r3, r3, #8
 80166d4:	b21b      	sxth	r3, r3
 80166d6:	4313      	orrs	r3, r2
 80166d8:	b21b      	sxth	r3, r3
 80166da:	b29a      	uxth	r2, r3
 80166dc:	683b      	ldr	r3, [r7, #0]
 80166de:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	791a      	ldrb	r2, [r3, #4]
 80166e4:	683b      	ldr	r3, [r7, #0]
 80166e6:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80166e8:	683b      	ldr	r3, [r7, #0]
 80166ea:	781b      	ldrb	r3, [r3, #0]
 80166ec:	091b      	lsrs	r3, r3, #4
 80166ee:	b2db      	uxtb	r3, r3
 80166f0:	f003 0307 	and.w	r3, r3, #7
 80166f4:	b2da      	uxtb	r2, r3
 80166f6:	683b      	ldr	r3, [r7, #0]
 80166f8:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	781b      	ldrb	r3, [r3, #0]
 80166fe:	f003 030f 	and.w	r3, r3, #15
 8016702:	b2da      	uxtb	r2, r3
 8016704:	683b      	ldr	r3, [r7, #0]
 8016706:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8016708:	2305      	movs	r3, #5
 801670a:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801670c:	7bfb      	ldrb	r3, [r7, #15]
}
 801670e:	4618      	mov	r0, r3
 8016710:	3714      	adds	r7, #20
 8016712:	46bd      	mov	sp, r7
 8016714:	bc80      	pop	{r7}
 8016716:	4770      	bx	lr

08016718 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8016718:	b5b0      	push	{r4, r5, r7, lr}
 801671a:	b088      	sub	sp, #32
 801671c:	af02      	add	r7, sp, #8
 801671e:	60f8      	str	r0, [r7, #12]
 8016720:	60b9      	str	r1, [r7, #8]
 8016722:	607a      	str	r2, [r7, #4]
 8016724:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	791b      	ldrb	r3, [r3, #4]
 801672a:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801672c:	68fb      	ldr	r3, [r7, #12]
 801672e:	799b      	ldrb	r3, [r3, #6]
 8016730:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8016732:	68fb      	ldr	r3, [r7, #12]
 8016734:	79db      	ldrb	r3, [r3, #7]
 8016736:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8016738:	68fb      	ldr	r3, [r7, #12]
 801673a:	7a1b      	ldrb	r3, [r3, #8]
 801673c:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	795b      	ldrb	r3, [r3, #5]
 8016742:	f083 0301 	eor.w	r3, r3, #1
 8016746:	b2db      	uxtb	r3, r3
 8016748:	2b00      	cmp	r3, #0
 801674a:	d008      	beq.n	801675e <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801674c:	68fb      	ldr	r3, [r7, #12]
 801674e:	7adb      	ldrb	r3, [r3, #11]
 8016750:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8016752:	68fb      	ldr	r3, [r7, #12]
 8016754:	7a5b      	ldrb	r3, [r3, #9]
 8016756:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	7a9b      	ldrb	r3, [r3, #10]
 801675c:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801675e:	7dfb      	ldrb	r3, [r7, #23]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d04a      	beq.n	80167fa <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8016764:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8016768:	2b0f      	cmp	r3, #15
 801676a:	d103      	bne.n	8016774 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	7a5b      	ldrb	r3, [r3, #9]
 8016770:	75bb      	strb	r3, [r7, #22]
 8016772:	e01d      	b.n	80167b0 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8016774:	68fb      	ldr	r3, [r7, #12]
 8016776:	7b18      	ldrb	r0, [r3, #12]
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	6919      	ldr	r1, [r3, #16]
 801677c:	68fb      	ldr	r3, [r7, #12]
 801677e:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8016782:	68fb      	ldr	r3, [r7, #12]
 8016784:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8016788:	68fa      	ldr	r2, [r7, #12]
 801678a:	6992      	ldr	r2, [r2, #24]
 801678c:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8016790:	9201      	str	r2, [sp, #4]
 8016792:	9300      	str	r3, [sp, #0]
 8016794:	462b      	mov	r3, r5
 8016796:	4622      	mov	r2, r4
 8016798:	f7ff fd39 	bl	801620e <RegionCommonChanVerifyDr>
 801679c:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801679e:	f083 0301 	eor.w	r3, r3, #1
 80167a2:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80167a4:	2b00      	cmp	r3, #0
 80167a6:	d003      	beq.n	80167b0 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 80167a8:	7dfb      	ldrb	r3, [r7, #23]
 80167aa:	f023 0302 	bic.w	r3, r3, #2
 80167ae:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 80167b0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80167b4:	2b0f      	cmp	r3, #15
 80167b6:	d103      	bne.n	80167c0 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	7a9b      	ldrb	r3, [r3, #10]
 80167bc:	757b      	strb	r3, [r7, #21]
 80167be:	e01c      	b.n	80167fa <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80167c0:	68fb      	ldr	r3, [r7, #12]
 80167c2:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80167cc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80167d0:	4618      	mov	r0, r3
 80167d2:	f7ff fd8e 	bl	80162f2 <RegionCommonValueInRange>
 80167d6:	4603      	mov	r3, r0
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d10e      	bne.n	80167fa <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80167dc:	68fb      	ldr	r3, [r7, #12]
 80167de:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80167e2:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80167e6:	429a      	cmp	r2, r3
 80167e8:	da03      	bge.n	80167f2 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	7f5b      	ldrb	r3, [r3, #29]
 80167ee:	757b      	strb	r3, [r7, #21]
 80167f0:	e003      	b.n	80167fa <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80167f2:	7dfb      	ldrb	r3, [r7, #23]
 80167f4:	f023 0304 	bic.w	r3, r3, #4
 80167f8:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80167fa:	7dfb      	ldrb	r3, [r7, #23]
 80167fc:	2b07      	cmp	r3, #7
 80167fe:	d105      	bne.n	801680c <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8016800:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8016804:	2b00      	cmp	r3, #0
 8016806:	d101      	bne.n	801680c <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8016808:	2301      	movs	r3, #1
 801680a:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801680c:	68bb      	ldr	r3, [r7, #8]
 801680e:	7dba      	ldrb	r2, [r7, #22]
 8016810:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	7d7a      	ldrb	r2, [r7, #21]
 8016816:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8016818:	7d3a      	ldrb	r2, [r7, #20]
 801681a:	683b      	ldr	r3, [r7, #0]
 801681c:	701a      	strb	r2, [r3, #0]

    return status;
 801681e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016820:	4618      	mov	r0, r3
 8016822:	3718      	adds	r7, #24
 8016824:	46bd      	mov	sp, r7
 8016826:	bdb0      	pop	{r4, r5, r7, pc}

08016828 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8016828:	b480      	push	{r7}
 801682a:	b083      	sub	sp, #12
 801682c:	af00      	add	r7, sp, #0
 801682e:	4603      	mov	r3, r0
 8016830:	6039      	str	r1, [r7, #0]
 8016832:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8016834:	79fb      	ldrb	r3, [r7, #7]
 8016836:	4a06      	ldr	r2, [pc, #24]	@ (8016850 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8016838:	fa02 f303 	lsl.w	r3, r2, r3
 801683c:	461a      	mov	r2, r3
 801683e:	683b      	ldr	r3, [r7, #0]
 8016840:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016844:	4618      	mov	r0, r3
 8016846:	370c      	adds	r7, #12
 8016848:	46bd      	mov	sp, r7
 801684a:	bc80      	pop	{r7}
 801684c:	4770      	bx	lr
 801684e:	bf00      	nop
 8016850:	000f4240 	.word	0x000f4240

08016854 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8016854:	b480      	push	{r7}
 8016856:	b083      	sub	sp, #12
 8016858:	af00      	add	r7, sp, #0
 801685a:	4603      	mov	r3, r0
 801685c:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 801685e:	79fb      	ldrb	r3, [r7, #7]
 8016860:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8016864:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016868:	4618      	mov	r0, r3
 801686a:	370c      	adds	r7, #12
 801686c:	46bd      	mov	sp, r7
 801686e:	bc80      	pop	{r7}
 8016870:	4770      	bx	lr
	...

08016874 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8016874:	b480      	push	{r7}
 8016876:	b085      	sub	sp, #20
 8016878:	af00      	add	r7, sp, #0
 801687a:	60f8      	str	r0, [r7, #12]
 801687c:	607a      	str	r2, [r7, #4]
 801687e:	603b      	str	r3, [r7, #0]
 8016880:	460b      	mov	r3, r1
 8016882:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8016884:	7afa      	ldrb	r2, [r7, #11]
 8016886:	7afb      	ldrb	r3, [r7, #11]
 8016888:	3b04      	subs	r3, #4
 801688a:	4619      	mov	r1, r3
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	fb03 f101 	mul.w	r1, r3, r1
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8016898:	fb00 f303 	mul.w	r3, r0, r3
 801689c:	440b      	add	r3, r1
 801689e:	005b      	lsls	r3, r3, #1
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	d013      	beq.n	80168cc <RegionCommonComputeRxWindowParameters+0x58>
 80168a4:	7afb      	ldrb	r3, [r7, #11]
 80168a6:	3b04      	subs	r3, #4
 80168a8:	4619      	mov	r1, r3
 80168aa:	68fb      	ldr	r3, [r7, #12]
 80168ac:	fb03 f101 	mul.w	r1, r3, r1
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80168b6:	fb00 f303 	mul.w	r3, r0, r3
 80168ba:	440b      	add	r3, r1
 80168bc:	0059      	lsls	r1, r3, #1
 80168be:	68fb      	ldr	r3, [r7, #12]
 80168c0:	440b      	add	r3, r1
 80168c2:	1e59      	subs	r1, r3, #1
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80168ca:	e00f      	b.n	80168ec <RegionCommonComputeRxWindowParameters+0x78>
 80168cc:	7afb      	ldrb	r3, [r7, #11]
 80168ce:	3b04      	subs	r3, #4
 80168d0:	4619      	mov	r1, r3
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	fb03 f101 	mul.w	r1, r3, r1
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80168de:	fb00 f303 	mul.w	r3, r0, r3
 80168e2:	440b      	add	r3, r1
 80168e4:	0059      	lsls	r1, r3, #1
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80168ec:	429a      	cmp	r2, r3
 80168ee:	bf38      	it	cc
 80168f0:	461a      	movcc	r2, r3
 80168f2:	69bb      	ldr	r3, [r7, #24]
 80168f4:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	009b      	lsls	r3, r3, #2
 80168fa:	4619      	mov	r1, r3
 80168fc:	69bb      	ldr	r3, [r7, #24]
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	68fa      	ldr	r2, [r7, #12]
 8016902:	fb02 f303 	mul.w	r3, r2, r3
 8016906:	2b00      	cmp	r3, #0
 8016908:	d007      	beq.n	801691a <RegionCommonComputeRxWindowParameters+0xa6>
 801690a:	69bb      	ldr	r3, [r7, #24]
 801690c:	681b      	ldr	r3, [r3, #0]
 801690e:	68fa      	ldr	r2, [r7, #12]
 8016910:	fb02 f303 	mul.w	r3, r2, r3
 8016914:	3301      	adds	r3, #1
 8016916:	085b      	lsrs	r3, r3, #1
 8016918:	e005      	b.n	8016926 <RegionCommonComputeRxWindowParameters+0xb2>
 801691a:	69bb      	ldr	r3, [r7, #24]
 801691c:	681b      	ldr	r3, [r3, #0]
 801691e:	68fa      	ldr	r2, [r7, #12]
 8016920:	fb02 f303 	mul.w	r3, r2, r3
 8016924:	085b      	lsrs	r3, r3, #1
 8016926:	1acb      	subs	r3, r1, r3
 8016928:	683a      	ldr	r2, [r7, #0]
 801692a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801692e:	fb01 f202 	mul.w	r2, r1, r2
 8016932:	1a9b      	subs	r3, r3, r2
 8016934:	2b00      	cmp	r3, #0
 8016936:	dd27      	ble.n	8016988 <RegionCommonComputeRxWindowParameters+0x114>
 8016938:	68fb      	ldr	r3, [r7, #12]
 801693a:	009b      	lsls	r3, r3, #2
 801693c:	4619      	mov	r1, r3
 801693e:	69bb      	ldr	r3, [r7, #24]
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	68fa      	ldr	r2, [r7, #12]
 8016944:	fb02 f303 	mul.w	r3, r2, r3
 8016948:	2b00      	cmp	r3, #0
 801694a:	d007      	beq.n	801695c <RegionCommonComputeRxWindowParameters+0xe8>
 801694c:	69bb      	ldr	r3, [r7, #24]
 801694e:	681b      	ldr	r3, [r3, #0]
 8016950:	68fa      	ldr	r2, [r7, #12]
 8016952:	fb02 f303 	mul.w	r3, r2, r3
 8016956:	3301      	adds	r3, #1
 8016958:	085b      	lsrs	r3, r3, #1
 801695a:	e005      	b.n	8016968 <RegionCommonComputeRxWindowParameters+0xf4>
 801695c:	69bb      	ldr	r3, [r7, #24]
 801695e:	681b      	ldr	r3, [r3, #0]
 8016960:	68fa      	ldr	r2, [r7, #12]
 8016962:	fb02 f303 	mul.w	r3, r2, r3
 8016966:	085b      	lsrs	r3, r3, #1
 8016968:	1acb      	subs	r3, r1, r3
 801696a:	683a      	ldr	r2, [r7, #0]
 801696c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016970:	fb01 f202 	mul.w	r2, r1, r2
 8016974:	1a9b      	subs	r3, r3, r2
 8016976:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 801697a:	4a19      	ldr	r2, [pc, #100]	@ (80169e0 <RegionCommonComputeRxWindowParameters+0x16c>)
 801697c:	fb82 1203 	smull	r1, r2, r2, r3
 8016980:	1192      	asrs	r2, r2, #6
 8016982:	17db      	asrs	r3, r3, #31
 8016984:	1ad3      	subs	r3, r2, r3
 8016986:	e024      	b.n	80169d2 <RegionCommonComputeRxWindowParameters+0x15e>
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	009b      	lsls	r3, r3, #2
 801698c:	4619      	mov	r1, r3
 801698e:	69bb      	ldr	r3, [r7, #24]
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	68fa      	ldr	r2, [r7, #12]
 8016994:	fb02 f303 	mul.w	r3, r2, r3
 8016998:	2b00      	cmp	r3, #0
 801699a:	d007      	beq.n	80169ac <RegionCommonComputeRxWindowParameters+0x138>
 801699c:	69bb      	ldr	r3, [r7, #24]
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	68fa      	ldr	r2, [r7, #12]
 80169a2:	fb02 f303 	mul.w	r3, r2, r3
 80169a6:	3301      	adds	r3, #1
 80169a8:	085b      	lsrs	r3, r3, #1
 80169aa:	e005      	b.n	80169b8 <RegionCommonComputeRxWindowParameters+0x144>
 80169ac:	69bb      	ldr	r3, [r7, #24]
 80169ae:	681b      	ldr	r3, [r3, #0]
 80169b0:	68fa      	ldr	r2, [r7, #12]
 80169b2:	fb02 f303 	mul.w	r3, r2, r3
 80169b6:	085b      	lsrs	r3, r3, #1
 80169b8:	1acb      	subs	r3, r1, r3
 80169ba:	683a      	ldr	r2, [r7, #0]
 80169bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80169c0:	fb01 f202 	mul.w	r2, r1, r2
 80169c4:	1a9b      	subs	r3, r3, r2
 80169c6:	4a06      	ldr	r2, [pc, #24]	@ (80169e0 <RegionCommonComputeRxWindowParameters+0x16c>)
 80169c8:	fb82 1203 	smull	r1, r2, r2, r3
 80169cc:	1192      	asrs	r2, r2, #6
 80169ce:	17db      	asrs	r3, r3, #31
 80169d0:	1ad3      	subs	r3, r2, r3
 80169d2:	69fa      	ldr	r2, [r7, #28]
 80169d4:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80169d6:	bf00      	nop
 80169d8:	3714      	adds	r7, #20
 80169da:	46bd      	mov	sp, r7
 80169dc:	bc80      	pop	{r7}
 80169de:	4770      	bx	lr
 80169e0:	10624dd3 	.word	0x10624dd3

080169e4 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80169e4:	b580      	push	{r7, lr}
 80169e6:	b086      	sub	sp, #24
 80169e8:	af00      	add	r7, sp, #0
 80169ea:	4603      	mov	r3, r0
 80169ec:	60b9      	str	r1, [r7, #8]
 80169ee:	607a      	str	r2, [r7, #4]
 80169f0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80169f2:	2300      	movs	r3, #0
 80169f4:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80169f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169fa:	005b      	lsls	r3, r3, #1
 80169fc:	4618      	mov	r0, r3
 80169fe:	f7ea f961 	bl	8000cc4 <__aeabi_ui2f>
 8016a02:	4603      	mov	r3, r0
 8016a04:	4619      	mov	r1, r3
 8016a06:	68b8      	ldr	r0, [r7, #8]
 8016a08:	f7ea f8aa 	bl	8000b60 <__aeabi_fsub>
 8016a0c:	4603      	mov	r3, r0
 8016a0e:	6879      	ldr	r1, [r7, #4]
 8016a10:	4618      	mov	r0, r3
 8016a12:	f7ea f8a5 	bl	8000b60 <__aeabi_fsub>
 8016a16:	4603      	mov	r3, r0
 8016a18:	4618      	mov	r0, r3
 8016a1a:	f7e9 fd6d 	bl	80004f8 <__aeabi_f2d>
 8016a1e:	4602      	mov	r2, r0
 8016a20:	460b      	mov	r3, r1
 8016a22:	4610      	mov	r0, r2
 8016a24:	4619      	mov	r1, r3
 8016a26:	f007 fc77 	bl	801e318 <floor>
 8016a2a:	4602      	mov	r2, r0
 8016a2c:	460b      	mov	r3, r1
 8016a2e:	4610      	mov	r0, r2
 8016a30:	4619      	mov	r1, r3
 8016a32:	f7ea f869 	bl	8000b08 <__aeabi_d2iz>
 8016a36:	4603      	mov	r3, r0
 8016a38:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8016a3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016a3e:	4618      	mov	r0, r3
 8016a40:	3718      	adds	r7, #24
 8016a42:	46bd      	mov	sp, r7
 8016a44:	bd80      	pop	{r7, pc}

08016a46 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8016a46:	b590      	push	{r4, r7, lr}
 8016a48:	b087      	sub	sp, #28
 8016a4a:	af00      	add	r7, sp, #0
 8016a4c:	60f8      	str	r0, [r7, #12]
 8016a4e:	60b9      	str	r1, [r7, #8]
 8016a50:	607a      	str	r2, [r7, #4]
 8016a52:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8016a54:	2300      	movs	r3, #0
 8016a56:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8016a58:	2300      	movs	r3, #0
 8016a5a:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016a5c:	2300      	movs	r3, #0
 8016a5e:	757b      	strb	r3, [r7, #21]
 8016a60:	2300      	movs	r3, #0
 8016a62:	753b      	strb	r3, [r7, #20]
 8016a64:	e09c      	b.n	8016ba0 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8016a66:	2300      	movs	r3, #0
 8016a68:	74fb      	strb	r3, [r7, #19]
 8016a6a:	e08f      	b.n	8016b8c <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8016a6c:	68fb      	ldr	r3, [r7, #12]
 8016a6e:	685a      	ldr	r2, [r3, #4]
 8016a70:	7d3b      	ldrb	r3, [r7, #20]
 8016a72:	005b      	lsls	r3, r3, #1
 8016a74:	4413      	add	r3, r2
 8016a76:	881b      	ldrh	r3, [r3, #0]
 8016a78:	461a      	mov	r2, r3
 8016a7a:	7cfb      	ldrb	r3, [r7, #19]
 8016a7c:	fa42 f303 	asr.w	r3, r2, r3
 8016a80:	f003 0301 	and.w	r3, r3, #1
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d07e      	beq.n	8016b86 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8016a88:	68fb      	ldr	r3, [r7, #12]
 8016a8a:	689a      	ldr	r2, [r3, #8]
 8016a8c:	7d79      	ldrb	r1, [r7, #21]
 8016a8e:	7cfb      	ldrb	r3, [r7, #19]
 8016a90:	440b      	add	r3, r1
 8016a92:	4619      	mov	r1, r3
 8016a94:	460b      	mov	r3, r1
 8016a96:	005b      	lsls	r3, r3, #1
 8016a98:	440b      	add	r3, r1
 8016a9a:	009b      	lsls	r3, r3, #2
 8016a9c:	4413      	add	r3, r2
 8016a9e:	681b      	ldr	r3, [r3, #0]
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d06b      	beq.n	8016b7c <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016aa4:	68fb      	ldr	r3, [r7, #12]
 8016aa6:	781b      	ldrb	r3, [r3, #0]
 8016aa8:	f083 0301 	eor.w	r3, r3, #1
 8016aac:	b2db      	uxtb	r3, r3
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d011      	beq.n	8016ad6 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d00d      	beq.n	8016ad6 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	695a      	ldr	r2, [r3, #20]
 8016abe:	7d3b      	ldrb	r3, [r7, #20]
 8016ac0:	005b      	lsls	r3, r3, #1
 8016ac2:	4413      	add	r3, r2
 8016ac4:	881b      	ldrh	r3, [r3, #0]
 8016ac6:	461a      	mov	r2, r3
 8016ac8:	7cfb      	ldrb	r3, [r7, #19]
 8016aca:	fa42 f303 	asr.w	r3, r2, r3
 8016ace:	f003 0301 	and.w	r3, r3, #1
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d054      	beq.n	8016b80 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016ad6:	68fb      	ldr	r3, [r7, #12]
 8016ad8:	785b      	ldrb	r3, [r3, #1]
 8016ada:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	689a      	ldr	r2, [r3, #8]
 8016ae0:	7d79      	ldrb	r1, [r7, #21]
 8016ae2:	7cfb      	ldrb	r3, [r7, #19]
 8016ae4:	440b      	add	r3, r1
 8016ae6:	4619      	mov	r1, r3
 8016ae8:	460b      	mov	r3, r1
 8016aea:	005b      	lsls	r3, r3, #1
 8016aec:	440b      	add	r3, r1
 8016aee:	009b      	lsls	r3, r3, #2
 8016af0:	4413      	add	r3, r2
 8016af2:	7a1b      	ldrb	r3, [r3, #8]
 8016af4:	f343 0303 	sbfx	r3, r3, #0, #4
 8016af8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016afa:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	689a      	ldr	r2, [r3, #8]
 8016b00:	7d79      	ldrb	r1, [r7, #21]
 8016b02:	7cfb      	ldrb	r3, [r7, #19]
 8016b04:	440b      	add	r3, r1
 8016b06:	4619      	mov	r1, r3
 8016b08:	460b      	mov	r3, r1
 8016b0a:	005b      	lsls	r3, r3, #1
 8016b0c:	440b      	add	r3, r1
 8016b0e:	009b      	lsls	r3, r3, #2
 8016b10:	4413      	add	r3, r2
 8016b12:	7a1b      	ldrb	r3, [r3, #8]
 8016b14:	f343 1303 	sbfx	r3, r3, #4, #4
 8016b18:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016b1a:	461a      	mov	r2, r3
 8016b1c:	4621      	mov	r1, r4
 8016b1e:	f7ff fbe8 	bl	80162f2 <RegionCommonValueInRange>
 8016b22:	4603      	mov	r3, r0
 8016b24:	2b00      	cmp	r3, #0
 8016b26:	d02d      	beq.n	8016b84 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8016b28:	68fb      	ldr	r3, [r7, #12]
 8016b2a:	68da      	ldr	r2, [r3, #12]
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	6899      	ldr	r1, [r3, #8]
 8016b30:	7d78      	ldrb	r0, [r7, #21]
 8016b32:	7cfb      	ldrb	r3, [r7, #19]
 8016b34:	4403      	add	r3, r0
 8016b36:	4618      	mov	r0, r3
 8016b38:	4603      	mov	r3, r0
 8016b3a:	005b      	lsls	r3, r3, #1
 8016b3c:	4403      	add	r3, r0
 8016b3e:	009b      	lsls	r3, r3, #2
 8016b40:	440b      	add	r3, r1
 8016b42:	7a5b      	ldrb	r3, [r3, #9]
 8016b44:	4619      	mov	r1, r3
 8016b46:	460b      	mov	r3, r1
 8016b48:	005b      	lsls	r3, r3, #1
 8016b4a:	440b      	add	r3, r1
 8016b4c:	00db      	lsls	r3, r3, #3
 8016b4e:	4413      	add	r3, r2
 8016b50:	7d1b      	ldrb	r3, [r3, #20]
 8016b52:	f083 0301 	eor.w	r3, r3, #1
 8016b56:	b2db      	uxtb	r3, r3
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d003      	beq.n	8016b64 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8016b5c:	7dbb      	ldrb	r3, [r7, #22]
 8016b5e:	3301      	adds	r3, #1
 8016b60:	75bb      	strb	r3, [r7, #22]
                    continue;
 8016b62:	e010      	b.n	8016b86 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8016b64:	7dfb      	ldrb	r3, [r7, #23]
 8016b66:	1c5a      	adds	r2, r3, #1
 8016b68:	75fa      	strb	r2, [r7, #23]
 8016b6a:	461a      	mov	r2, r3
 8016b6c:	68bb      	ldr	r3, [r7, #8]
 8016b6e:	4413      	add	r3, r2
 8016b70:	7d79      	ldrb	r1, [r7, #21]
 8016b72:	7cfa      	ldrb	r2, [r7, #19]
 8016b74:	440a      	add	r2, r1
 8016b76:	b2d2      	uxtb	r2, r2
 8016b78:	701a      	strb	r2, [r3, #0]
 8016b7a:	e004      	b.n	8016b86 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016b7c:	bf00      	nop
 8016b7e:	e002      	b.n	8016b86 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8016b80:	bf00      	nop
 8016b82:	e000      	b.n	8016b86 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016b84:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8016b86:	7cfb      	ldrb	r3, [r7, #19]
 8016b88:	3301      	adds	r3, #1
 8016b8a:	74fb      	strb	r3, [r7, #19]
 8016b8c:	7cfb      	ldrb	r3, [r7, #19]
 8016b8e:	2b0f      	cmp	r3, #15
 8016b90:	f67f af6c 	bls.w	8016a6c <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016b94:	7d7b      	ldrb	r3, [r7, #21]
 8016b96:	3310      	adds	r3, #16
 8016b98:	757b      	strb	r3, [r7, #21]
 8016b9a:	7d3b      	ldrb	r3, [r7, #20]
 8016b9c:	3301      	adds	r3, #1
 8016b9e:	753b      	strb	r3, [r7, #20]
 8016ba0:	7d7b      	ldrb	r3, [r7, #21]
 8016ba2:	b29a      	uxth	r2, r3
 8016ba4:	68fb      	ldr	r3, [r7, #12]
 8016ba6:	8a1b      	ldrh	r3, [r3, #16]
 8016ba8:	429a      	cmp	r2, r3
 8016baa:	f4ff af5c 	bcc.w	8016a66 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	7dfa      	ldrb	r2, [r7, #23]
 8016bb2:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8016bb4:	683b      	ldr	r3, [r7, #0]
 8016bb6:	7dba      	ldrb	r2, [r7, #22]
 8016bb8:	701a      	strb	r2, [r3, #0]
}
 8016bba:	bf00      	nop
 8016bbc:	371c      	adds	r7, #28
 8016bbe:	46bd      	mov	sp, r7
 8016bc0:	bd90      	pop	{r4, r7, pc}

08016bc2 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8016bc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016bc4:	b08b      	sub	sp, #44	@ 0x2c
 8016bc6:	af04      	add	r7, sp, #16
 8016bc8:	60f8      	str	r0, [r7, #12]
 8016bca:	60b9      	str	r1, [r7, #8]
 8016bcc:	607a      	str	r2, [r7, #4]
 8016bce:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8016bd0:	68fb      	ldr	r3, [r7, #12]
 8016bd2:	685b      	ldr	r3, [r3, #4]
 8016bd4:	4618      	mov	r0, r3
 8016bd6:	f004 fbd1 	bl	801b37c <UTIL_TIMER_GetElapsedTime>
 8016bda:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8016bdc:	68fb      	ldr	r3, [r7, #12]
 8016bde:	681a      	ldr	r2, [r3, #0]
 8016be0:	697b      	ldr	r3, [r7, #20]
 8016be2:	1ad2      	subs	r2, r2, r3
 8016be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016be6:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8016be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bea:	2201      	movs	r2, #1
 8016bec:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8016bee:	683b      	ldr	r3, [r7, #0]
 8016bf0:	2200      	movs	r2, #0
 8016bf2:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016bf4:	68fb      	ldr	r3, [r7, #12]
 8016bf6:	685b      	ldr	r3, [r3, #4]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d004      	beq.n	8016c06 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016c00:	697a      	ldr	r2, [r7, #20]
 8016c02:	429a      	cmp	r2, r3
 8016c04:	d32b      	bcc.n	8016c5e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8016c06:	68bb      	ldr	r3, [r7, #8]
 8016c08:	2200      	movs	r2, #0
 8016c0a:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	69db      	ldr	r3, [r3, #28]
 8016c10:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8016c12:	68fb      	ldr	r3, [r7, #12]
 8016c14:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016c16:	68dd      	ldr	r5, [r3, #12]
 8016c18:	68fb      	ldr	r3, [r7, #12]
 8016c1a:	7a5e      	ldrb	r6, [r3, #9]
 8016c1c:	68fb      	ldr	r3, [r7, #12]
 8016c1e:	f893 c008 	ldrb.w	ip, [r3, #8]
 8016c22:	68fb      	ldr	r3, [r7, #12]
 8016c24:	7d1b      	ldrb	r3, [r3, #20]
 8016c26:	68fa      	ldr	r2, [r7, #12]
 8016c28:	6992      	ldr	r2, [r2, #24]
 8016c2a:	9203      	str	r2, [sp, #12]
 8016c2c:	68fa      	ldr	r2, [r7, #12]
 8016c2e:	f10d 0e04 	add.w	lr, sp, #4
 8016c32:	320c      	adds	r2, #12
 8016c34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016c38:	e88e 0003 	stmia.w	lr, {r0, r1}
 8016c3c:	9300      	str	r3, [sp, #0]
 8016c3e:	4663      	mov	r3, ip
 8016c40:	4632      	mov	r2, r6
 8016c42:	4629      	mov	r1, r5
 8016c44:	4620      	mov	r0, r4
 8016c46:	f7ff fc25 	bl	8016494 <RegionCommonUpdateBandTimeOff>
 8016c4a:	4602      	mov	r2, r0
 8016c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c4e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8016c50:	68fb      	ldr	r3, [r7, #12]
 8016c52:	69d8      	ldr	r0, [r3, #28]
 8016c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c56:	683a      	ldr	r2, [r7, #0]
 8016c58:	6879      	ldr	r1, [r7, #4]
 8016c5a:	f7ff fef4 	bl	8016a46 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8016c5e:	683b      	ldr	r3, [r7, #0]
 8016c60:	781b      	ldrb	r3, [r3, #0]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d004      	beq.n	8016c70 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8016c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c68:	2200      	movs	r2, #0
 8016c6a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	e006      	b.n	8016c7e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8016c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c72:	781b      	ldrb	r3, [r3, #0]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d001      	beq.n	8016c7c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8016c78:	230b      	movs	r3, #11
 8016c7a:	e000      	b.n	8016c7e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016c7c:	230c      	movs	r3, #12
    }
}
 8016c7e:	4618      	mov	r0, r3
 8016c80:	371c      	adds	r7, #28
 8016c82:	46bd      	mov	sp, r7
 8016c84:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016c86 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8016c86:	b5b0      	push	{r4, r5, r7, lr}
 8016c88:	b086      	sub	sp, #24
 8016c8a:	af02      	add	r7, sp, #8
 8016c8c:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	781b      	ldrb	r3, [r3, #0]
 8016c92:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	f993 2000 	ldrsb.w	r2, [r3]
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016ca0:	429a      	cmp	r2, r3
 8016ca2:	d103      	bne.n	8016cac <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016caa:	e026      	b.n	8016cfa <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8016cac:	7bfb      	ldrb	r3, [r7, #15]
 8016cae:	3b01      	subs	r3, #1
 8016cb0:	b2db      	uxtb	r3, r3
 8016cb2:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016cba:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016cbe:	429a      	cmp	r2, r3
 8016cc0:	d019      	beq.n	8016cf6 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	78d8      	ldrb	r0, [r3, #3]
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	6859      	ldr	r1, [r3, #4]
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016cd6:	687a      	ldr	r2, [r7, #4]
 8016cd8:	6892      	ldr	r2, [r2, #8]
 8016cda:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8016cde:	9201      	str	r2, [sp, #4]
 8016ce0:	9300      	str	r3, [sp, #0]
 8016ce2:	462b      	mov	r3, r5
 8016ce4:	4622      	mov	r2, r4
 8016ce6:	f7ff fa92 	bl	801620e <RegionCommonChanVerifyDr>
 8016cea:	4603      	mov	r3, r0
 8016cec:	f083 0301 	eor.w	r3, r3, #1
 8016cf0:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d1da      	bne.n	8016cac <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8016cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8016cfa:	4618      	mov	r0, r3
 8016cfc:	3710      	adds	r7, #16
 8016cfe:	46bd      	mov	sp, r7
 8016d00:	bdb0      	pop	{r4, r5, r7, pc}

08016d02 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8016d02:	b480      	push	{r7}
 8016d04:	b083      	sub	sp, #12
 8016d06:	af00      	add	r7, sp, #0
 8016d08:	4603      	mov	r3, r0
 8016d0a:	460a      	mov	r2, r1
 8016d0c:	71fb      	strb	r3, [r7, #7]
 8016d0e:	4613      	mov	r3, r2
 8016d10:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8016d12:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016d1a:	4293      	cmp	r3, r2
 8016d1c:	bfb8      	it	lt
 8016d1e:	4613      	movlt	r3, r2
 8016d20:	b25b      	sxtb	r3, r3
}
 8016d22:	4618      	mov	r0, r3
 8016d24:	370c      	adds	r7, #12
 8016d26:	46bd      	mov	sp, r7
 8016d28:	bc80      	pop	{r7}
 8016d2a:	4770      	bx	lr

08016d2c <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8016d2c:	b480      	push	{r7}
 8016d2e:	b083      	sub	sp, #12
 8016d30:	af00      	add	r7, sp, #0
 8016d32:	6078      	str	r0, [r7, #4]
 8016d34:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	009b      	lsls	r3, r3, #2
 8016d3a:	683a      	ldr	r2, [r7, #0]
 8016d3c:	4413      	add	r3, r2
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	4a07      	ldr	r2, [pc, #28]	@ (8016d60 <RegionCommonGetBandwidth+0x34>)
 8016d42:	4293      	cmp	r3, r2
 8016d44:	d004      	beq.n	8016d50 <RegionCommonGetBandwidth+0x24>
 8016d46:	4a07      	ldr	r2, [pc, #28]	@ (8016d64 <RegionCommonGetBandwidth+0x38>)
 8016d48:	4293      	cmp	r3, r2
 8016d4a:	d003      	beq.n	8016d54 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8016d4c:	2300      	movs	r3, #0
 8016d4e:	e002      	b.n	8016d56 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8016d50:	2301      	movs	r3, #1
 8016d52:	e000      	b.n	8016d56 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8016d54:	2302      	movs	r3, #2
    }
}
 8016d56:	4618      	mov	r0, r3
 8016d58:	370c      	adds	r7, #12
 8016d5a:	46bd      	mov	sp, r7
 8016d5c:	bc80      	pop	{r7}
 8016d5e:	4770      	bx	lr
 8016d60:	0003d090 	.word	0x0003d090
 8016d64:	0007a120 	.word	0x0007a120

08016d68 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b086      	sub	sp, #24
 8016d6c:	af04      	add	r7, sp, #16
 8016d6e:	4603      	mov	r3, r0
 8016d70:	6039      	str	r1, [r7, #0]
 8016d72:	71fb      	strb	r3, [r7, #7]
 8016d74:	4613      	mov	r3, r2
 8016d76:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8016d78:	79fb      	ldrb	r3, [r7, #7]
 8016d7a:	2b05      	cmp	r3, #5
 8016d7c:	d810      	bhi.n	8016da0 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8016d7e:	79fb      	ldrb	r3, [r7, #7]
 8016d80:	4a0f      	ldr	r2, [pc, #60]	@ (8016dc0 <RegionCommonRxConfigPrint+0x58>)
 8016d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016d86:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016d8a:	9202      	str	r2, [sp, #8]
 8016d8c:	683a      	ldr	r2, [r7, #0]
 8016d8e:	9201      	str	r2, [sp, #4]
 8016d90:	9300      	str	r3, [sp, #0]
 8016d92:	4b0c      	ldr	r3, [pc, #48]	@ (8016dc4 <RegionCommonRxConfigPrint+0x5c>)
 8016d94:	2201      	movs	r2, #1
 8016d96:	2100      	movs	r1, #0
 8016d98:	2002      	movs	r0, #2
 8016d9a:	f004 fbcd 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8016d9e:	e00a      	b.n	8016db6 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016da0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016da4:	9301      	str	r3, [sp, #4]
 8016da6:	683b      	ldr	r3, [r7, #0]
 8016da8:	9300      	str	r3, [sp, #0]
 8016daa:	4b07      	ldr	r3, [pc, #28]	@ (8016dc8 <RegionCommonRxConfigPrint+0x60>)
 8016dac:	2201      	movs	r2, #1
 8016dae:	2100      	movs	r1, #0
 8016db0:	2002      	movs	r0, #2
 8016db2:	f004 fbc1 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 8016db6:	bf00      	nop
 8016db8:	3708      	adds	r7, #8
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	bd80      	pop	{r7, pc}
 8016dbe:	bf00      	nop
 8016dc0:	20000110 	.word	0x20000110
 8016dc4:	0801ecb4 	.word	0x0801ecb4
 8016dc8:	0801ecd4 	.word	0x0801ecd4

08016dcc <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b084      	sub	sp, #16
 8016dd0:	af02      	add	r7, sp, #8
 8016dd2:	6078      	str	r0, [r7, #4]
 8016dd4:	460b      	mov	r3, r1
 8016dd6:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016dd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016ddc:	9301      	str	r3, [sp, #4]
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	9300      	str	r3, [sp, #0]
 8016de2:	4b05      	ldr	r3, [pc, #20]	@ (8016df8 <RegionCommonTxConfigPrint+0x2c>)
 8016de4:	2201      	movs	r2, #1
 8016de6:	2100      	movs	r1, #0
 8016de8:	2002      	movs	r0, #2
 8016dea:	f004 fba5 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
}
 8016dee:	bf00      	nop
 8016df0:	3708      	adds	r7, #8
 8016df2:	46bd      	mov	sp, r7
 8016df4:	bd80      	pop	{r7, pc}
 8016df6:	bf00      	nop
 8016df8:	0801ecf0 	.word	0x0801ecf0

08016dfc <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8016dfc:	b480      	push	{r7}
 8016dfe:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8016e00:	4b0d      	ldr	r3, [pc, #52]	@ (8016e38 <rand1+0x3c>)
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	4a0d      	ldr	r2, [pc, #52]	@ (8016e3c <rand1+0x40>)
 8016e06:	fb02 f303 	mul.w	r3, r2, r3
 8016e0a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8016e0e:	3339      	adds	r3, #57	@ 0x39
 8016e10:	4a09      	ldr	r2, [pc, #36]	@ (8016e38 <rand1+0x3c>)
 8016e12:	6013      	str	r3, [r2, #0]
 8016e14:	4b08      	ldr	r3, [pc, #32]	@ (8016e38 <rand1+0x3c>)
 8016e16:	681a      	ldr	r2, [r3, #0]
 8016e18:	2303      	movs	r3, #3
 8016e1a:	fba3 1302 	umull	r1, r3, r3, r2
 8016e1e:	1ad1      	subs	r1, r2, r3
 8016e20:	0849      	lsrs	r1, r1, #1
 8016e22:	440b      	add	r3, r1
 8016e24:	0f99      	lsrs	r1, r3, #30
 8016e26:	460b      	mov	r3, r1
 8016e28:	07db      	lsls	r3, r3, #31
 8016e2a:	1a5b      	subs	r3, r3, r1
 8016e2c:	1ad1      	subs	r1, r2, r3
 8016e2e:	460b      	mov	r3, r1
}
 8016e30:	4618      	mov	r0, r3
 8016e32:	46bd      	mov	sp, r7
 8016e34:	bc80      	pop	{r7}
 8016e36:	4770      	bx	lr
 8016e38:	20000128 	.word	0x20000128
 8016e3c:	41c64e6d 	.word	0x41c64e6d

08016e40 <srand1>:

void srand1( uint32_t seed )
{
 8016e40:	b480      	push	{r7}
 8016e42:	b083      	sub	sp, #12
 8016e44:	af00      	add	r7, sp, #0
 8016e46:	6078      	str	r0, [r7, #4]
    next = seed;
 8016e48:	4a03      	ldr	r2, [pc, #12]	@ (8016e58 <srand1+0x18>)
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	6013      	str	r3, [r2, #0]
}
 8016e4e:	bf00      	nop
 8016e50:	370c      	adds	r7, #12
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bc80      	pop	{r7}
 8016e56:	4770      	bx	lr
 8016e58:	20000128 	.word	0x20000128

08016e5c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8016e5c:	b580      	push	{r7, lr}
 8016e5e:	b082      	sub	sp, #8
 8016e60:	af00      	add	r7, sp, #0
 8016e62:	6078      	str	r0, [r7, #4]
 8016e64:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8016e66:	f7ff ffc9 	bl	8016dfc <rand1>
 8016e6a:	4602      	mov	r2, r0
 8016e6c:	6839      	ldr	r1, [r7, #0]
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	1acb      	subs	r3, r1, r3
 8016e72:	3301      	adds	r3, #1
 8016e74:	fb92 f1f3 	sdiv	r1, r2, r3
 8016e78:	fb01 f303 	mul.w	r3, r1, r3
 8016e7c:	1ad2      	subs	r2, r2, r3
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	4413      	add	r3, r2
}
 8016e82:	4618      	mov	r0, r3
 8016e84:	3708      	adds	r7, #8
 8016e86:	46bd      	mov	sp, r7
 8016e88:	bd80      	pop	{r7, pc}

08016e8a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8016e8a:	b480      	push	{r7}
 8016e8c:	b085      	sub	sp, #20
 8016e8e:	af00      	add	r7, sp, #0
 8016e90:	60f8      	str	r0, [r7, #12]
 8016e92:	60b9      	str	r1, [r7, #8]
 8016e94:	4613      	mov	r3, r2
 8016e96:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8016e98:	e007      	b.n	8016eaa <memcpy1+0x20>
    {
        *dst++ = *src++;
 8016e9a:	68ba      	ldr	r2, [r7, #8]
 8016e9c:	1c53      	adds	r3, r2, #1
 8016e9e:	60bb      	str	r3, [r7, #8]
 8016ea0:	68fb      	ldr	r3, [r7, #12]
 8016ea2:	1c59      	adds	r1, r3, #1
 8016ea4:	60f9      	str	r1, [r7, #12]
 8016ea6:	7812      	ldrb	r2, [r2, #0]
 8016ea8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8016eaa:	88fb      	ldrh	r3, [r7, #6]
 8016eac:	1e5a      	subs	r2, r3, #1
 8016eae:	80fa      	strh	r2, [r7, #6]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d1f2      	bne.n	8016e9a <memcpy1+0x10>
    }
}
 8016eb4:	bf00      	nop
 8016eb6:	bf00      	nop
 8016eb8:	3714      	adds	r7, #20
 8016eba:	46bd      	mov	sp, r7
 8016ebc:	bc80      	pop	{r7}
 8016ebe:	4770      	bx	lr

08016ec0 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8016ec0:	b480      	push	{r7}
 8016ec2:	b085      	sub	sp, #20
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	60f8      	str	r0, [r7, #12]
 8016ec8:	60b9      	str	r1, [r7, #8]
 8016eca:	4613      	mov	r3, r2
 8016ecc:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8016ece:	88fb      	ldrh	r3, [r7, #6]
 8016ed0:	3b01      	subs	r3, #1
 8016ed2:	68fa      	ldr	r2, [r7, #12]
 8016ed4:	4413      	add	r3, r2
 8016ed6:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8016ed8:	e007      	b.n	8016eea <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8016eda:	68ba      	ldr	r2, [r7, #8]
 8016edc:	1c53      	adds	r3, r2, #1
 8016ede:	60bb      	str	r3, [r7, #8]
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	1e59      	subs	r1, r3, #1
 8016ee4:	60f9      	str	r1, [r7, #12]
 8016ee6:	7812      	ldrb	r2, [r2, #0]
 8016ee8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8016eea:	88fb      	ldrh	r3, [r7, #6]
 8016eec:	1e5a      	subs	r2, r3, #1
 8016eee:	80fa      	strh	r2, [r7, #6]
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d1f2      	bne.n	8016eda <memcpyr+0x1a>
    }
}
 8016ef4:	bf00      	nop
 8016ef6:	bf00      	nop
 8016ef8:	3714      	adds	r7, #20
 8016efa:	46bd      	mov	sp, r7
 8016efc:	bc80      	pop	{r7}
 8016efe:	4770      	bx	lr

08016f00 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8016f00:	b480      	push	{r7}
 8016f02:	b083      	sub	sp, #12
 8016f04:	af00      	add	r7, sp, #0
 8016f06:	6078      	str	r0, [r7, #4]
 8016f08:	460b      	mov	r3, r1
 8016f0a:	70fb      	strb	r3, [r7, #3]
 8016f0c:	4613      	mov	r3, r2
 8016f0e:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8016f10:	e004      	b.n	8016f1c <memset1+0x1c>
    {
        *dst++ = value;
 8016f12:	687b      	ldr	r3, [r7, #4]
 8016f14:	1c5a      	adds	r2, r3, #1
 8016f16:	607a      	str	r2, [r7, #4]
 8016f18:	78fa      	ldrb	r2, [r7, #3]
 8016f1a:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8016f1c:	883b      	ldrh	r3, [r7, #0]
 8016f1e:	1e5a      	subs	r2, r3, #1
 8016f20:	803a      	strh	r2, [r7, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d1f5      	bne.n	8016f12 <memset1+0x12>
    }
}
 8016f26:	bf00      	nop
 8016f28:	bf00      	nop
 8016f2a:	370c      	adds	r7, #12
 8016f2c:	46bd      	mov	sp, r7
 8016f2e:	bc80      	pop	{r7}
 8016f30:	4770      	bx	lr
	...

08016f34 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8016f34:	b480      	push	{r7}
 8016f36:	b085      	sub	sp, #20
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	6078      	str	r0, [r7, #4]
 8016f3c:	460b      	mov	r3, r1
 8016f3e:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8016f40:	f04f 33ff 	mov.w	r3, #4294967295
 8016f44:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d101      	bne.n	8016f50 <Crc32+0x1c>
    {
        return 0;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	e026      	b.n	8016f9e <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8016f50:	2300      	movs	r3, #0
 8016f52:	817b      	strh	r3, [r7, #10]
 8016f54:	e01d      	b.n	8016f92 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8016f56:	897b      	ldrh	r3, [r7, #10]
 8016f58:	687a      	ldr	r2, [r7, #4]
 8016f5a:	4413      	add	r3, r2
 8016f5c:	781b      	ldrb	r3, [r3, #0]
 8016f5e:	461a      	mov	r2, r3
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	4053      	eors	r3, r2
 8016f64:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8016f66:	2300      	movs	r3, #0
 8016f68:	813b      	strh	r3, [r7, #8]
 8016f6a:	e00c      	b.n	8016f86 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8016f6c:	68fb      	ldr	r3, [r7, #12]
 8016f6e:	085a      	lsrs	r2, r3, #1
 8016f70:	68fb      	ldr	r3, [r7, #12]
 8016f72:	f003 0301 	and.w	r3, r3, #1
 8016f76:	425b      	negs	r3, r3
 8016f78:	490b      	ldr	r1, [pc, #44]	@ (8016fa8 <Crc32+0x74>)
 8016f7a:	400b      	ands	r3, r1
 8016f7c:	4053      	eors	r3, r2
 8016f7e:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8016f80:	893b      	ldrh	r3, [r7, #8]
 8016f82:	3301      	adds	r3, #1
 8016f84:	813b      	strh	r3, [r7, #8]
 8016f86:	893b      	ldrh	r3, [r7, #8]
 8016f88:	2b07      	cmp	r3, #7
 8016f8a:	d9ef      	bls.n	8016f6c <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8016f8c:	897b      	ldrh	r3, [r7, #10]
 8016f8e:	3301      	adds	r3, #1
 8016f90:	817b      	strh	r3, [r7, #10]
 8016f92:	897a      	ldrh	r2, [r7, #10]
 8016f94:	887b      	ldrh	r3, [r7, #2]
 8016f96:	429a      	cmp	r2, r3
 8016f98:	d3dd      	bcc.n	8016f56 <Crc32+0x22>
        }
    }

    return ~crc;
 8016f9a:	68fb      	ldr	r3, [r7, #12]
 8016f9c:	43db      	mvns	r3, r3
}
 8016f9e:	4618      	mov	r0, r3
 8016fa0:	3714      	adds	r7, #20
 8016fa2:	46bd      	mov	sp, r7
 8016fa4:	bc80      	pop	{r7}
 8016fa6:	4770      	bx	lr
 8016fa8:	edb88320 	.word	0xedb88320

08016fac <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8016fac:	b580      	push	{r7, lr}
 8016fae:	b084      	sub	sp, #16
 8016fb0:	af02      	add	r7, sp, #8
 8016fb2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8016fb4:	4a24      	ldr	r2, [pc, #144]	@ (8017048 <RadioInit+0x9c>)
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8016fba:	4b24      	ldr	r3, [pc, #144]	@ (801704c <RadioInit+0xa0>)
 8016fbc:	2200      	movs	r2, #0
 8016fbe:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8016fc0:	4b22      	ldr	r3, [pc, #136]	@ (801704c <RadioInit+0xa0>)
 8016fc2:	2200      	movs	r2, #0
 8016fc4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8016fc6:	4b21      	ldr	r3, [pc, #132]	@ (801704c <RadioInit+0xa0>)
 8016fc8:	2200      	movs	r2, #0
 8016fca:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8016fcc:	4b1f      	ldr	r3, [pc, #124]	@ (801704c <RadioInit+0xa0>)
 8016fce:	2200      	movs	r2, #0
 8016fd0:	659a      	str	r2, [r3, #88]	@ 0x58

    SUBGRF_Init( RadioOnDioIrq );
 8016fd2:	481f      	ldr	r0, [pc, #124]	@ (8017050 <RadioInit+0xa4>)
 8016fd4:	f001 ff8e 	bl	8018ef4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8016fd8:	4b1c      	ldr	r3, [pc, #112]	@ (801704c <RadioInit+0xa0>)
 8016fda:	2200      	movs	r2, #0
 8016fdc:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8016fde:	4b1b      	ldr	r3, [pc, #108]	@ (801704c <RadioInit+0xa0>)
 8016fe0:	2200      	movs	r2, #0
 8016fe2:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8016fe4:	f002 fa1e 	bl	8019424 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8016fe8:	2100      	movs	r1, #0
 8016fea:	2000      	movs	r0, #0
 8016fec:	f002 fde6 	bl	8019bbc <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8016ff0:	2204      	movs	r2, #4
 8016ff2:	2100      	movs	r1, #0
 8016ff4:	2001      	movs	r0, #1
 8016ff6:	f002 fba9 	bl	801974c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016ffa:	2300      	movs	r3, #0
 8016ffc:	2200      	movs	r2, #0
 8016ffe:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8017002:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8017006:	f002 fad9 	bl	80195bc <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801700a:	f000 fe83 	bl	8017d14 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801700e:	2300      	movs	r3, #0
 8017010:	9300      	str	r3, [sp, #0]
 8017012:	4b10      	ldr	r3, [pc, #64]	@ (8017054 <RadioInit+0xa8>)
 8017014:	2200      	movs	r2, #0
 8017016:	f04f 31ff 	mov.w	r1, #4294967295
 801701a:	480f      	ldr	r0, [pc, #60]	@ (8017058 <RadioInit+0xac>)
 801701c:	f003 ffde 	bl	801afdc <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8017020:	2300      	movs	r3, #0
 8017022:	9300      	str	r3, [sp, #0]
 8017024:	4b0d      	ldr	r3, [pc, #52]	@ (801705c <RadioInit+0xb0>)
 8017026:	2200      	movs	r2, #0
 8017028:	f04f 31ff 	mov.w	r1, #4294967295
 801702c:	480c      	ldr	r0, [pc, #48]	@ (8017060 <RadioInit+0xb4>)
 801702e:	f003 ffd5 	bl	801afdc <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8017032:	4809      	ldr	r0, [pc, #36]	@ (8017058 <RadioInit+0xac>)
 8017034:	f004 f876 	bl	801b124 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8017038:	4809      	ldr	r0, [pc, #36]	@ (8017060 <RadioInit+0xb4>)
 801703a:	f004 f873 	bl	801b124 <UTIL_TIMER_Stop>
}
 801703e:	bf00      	nop
 8017040:	3708      	adds	r7, #8
 8017042:	46bd      	mov	sp, r7
 8017044:	bd80      	pop	{r7, pc}
 8017046:	bf00      	nop
 8017048:	20001cc4 	.word	0x20001cc4
 801704c:	20001cc8 	.word	0x20001cc8
 8017050:	080180fd 	.word	0x080180fd
 8017054:	08018085 	.word	0x08018085
 8017058:	20001d24 	.word	0x20001d24
 801705c:	08018099 	.word	0x08018099
 8017060:	20001d3c 	.word	0x20001d3c

08017064 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8017064:	b580      	push	{r7, lr}
 8017066:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8017068:	f001 ff86 	bl	8018f78 <SUBGRF_GetOperatingMode>
 801706c:	4603      	mov	r3, r0
 801706e:	2b07      	cmp	r3, #7
 8017070:	d00a      	beq.n	8017088 <RadioGetStatus+0x24>
 8017072:	2b07      	cmp	r3, #7
 8017074:	dc0a      	bgt.n	801708c <RadioGetStatus+0x28>
 8017076:	2b04      	cmp	r3, #4
 8017078:	d002      	beq.n	8017080 <RadioGetStatus+0x1c>
 801707a:	2b05      	cmp	r3, #5
 801707c:	d002      	beq.n	8017084 <RadioGetStatus+0x20>
 801707e:	e005      	b.n	801708c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8017080:	2302      	movs	r3, #2
 8017082:	e004      	b.n	801708e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8017084:	2301      	movs	r3, #1
 8017086:	e002      	b.n	801708e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8017088:	2303      	movs	r3, #3
 801708a:	e000      	b.n	801708e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801708c:	2300      	movs	r3, #0
    }
}
 801708e:	4618      	mov	r0, r3
 8017090:	bd80      	pop	{r7, pc}
	...

08017094 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8017094:	b580      	push	{r7, lr}
 8017096:	b082      	sub	sp, #8
 8017098:	af00      	add	r7, sp, #0
 801709a:	4603      	mov	r3, r0
 801709c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801709e:	4a2a      	ldr	r2, [pc, #168]	@ (8017148 <RadioSetModem+0xb4>)
 80170a0:	79fb      	ldrb	r3, [r7, #7]
 80170a2:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 80170a4:	79fb      	ldrb	r3, [r7, #7]
 80170a6:	4618      	mov	r0, r3
 80170a8:	f003 f94b 	bl	801a342 <RFW_SetRadioModem>
    switch( modem )
 80170ac:	79fb      	ldrb	r3, [r7, #7]
 80170ae:	2b05      	cmp	r3, #5
 80170b0:	d80e      	bhi.n	80170d0 <RadioSetModem+0x3c>
 80170b2:	a201      	add	r2, pc, #4	@ (adr r2, 80170b8 <RadioSetModem+0x24>)
 80170b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170b8:	080170df 	.word	0x080170df
 80170bc:	080170ed 	.word	0x080170ed
 80170c0:	080170d1 	.word	0x080170d1
 80170c4:	08017113 	.word	0x08017113
 80170c8:	08017121 	.word	0x08017121
 80170cc:	0801712f 	.word	0x0801712f
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80170d0:	2003      	movs	r0, #3
 80170d2:	f002 fb15 	bl	8019700 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80170d6:	4b1c      	ldr	r3, [pc, #112]	@ (8017148 <RadioSetModem+0xb4>)
 80170d8:	2200      	movs	r2, #0
 80170da:	735a      	strb	r2, [r3, #13]
        break;
 80170dc:	e02f      	b.n	801713e <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80170de:	2000      	movs	r0, #0
 80170e0:	f002 fb0e 	bl	8019700 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80170e4:	4b18      	ldr	r3, [pc, #96]	@ (8017148 <RadioSetModem+0xb4>)
 80170e6:	2200      	movs	r2, #0
 80170e8:	735a      	strb	r2, [r3, #13]
        break;
 80170ea:	e028      	b.n	801713e <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80170ec:	2001      	movs	r0, #1
 80170ee:	f002 fb07 	bl	8019700 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80170f2:	4b15      	ldr	r3, [pc, #84]	@ (8017148 <RadioSetModem+0xb4>)
 80170f4:	7b5a      	ldrb	r2, [r3, #13]
 80170f6:	4b14      	ldr	r3, [pc, #80]	@ (8017148 <RadioSetModem+0xb4>)
 80170f8:	7b1b      	ldrb	r3, [r3, #12]
 80170fa:	429a      	cmp	r2, r3
 80170fc:	d01e      	beq.n	801713c <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80170fe:	4b12      	ldr	r3, [pc, #72]	@ (8017148 <RadioSetModem+0xb4>)
 8017100:	7b1a      	ldrb	r2, [r3, #12]
 8017102:	4b11      	ldr	r3, [pc, #68]	@ (8017148 <RadioSetModem+0xb4>)
 8017104:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8017106:	4b10      	ldr	r3, [pc, #64]	@ (8017148 <RadioSetModem+0xb4>)
 8017108:	7b5b      	ldrb	r3, [r3, #13]
 801710a:	4618      	mov	r0, r3
 801710c:	f000 ff84 	bl	8018018 <RadioSetPublicNetwork>
        }
        break;
 8017110:	e014      	b.n	801713c <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8017112:	2002      	movs	r0, #2
 8017114:	f002 faf4 	bl	8019700 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017118:	4b0b      	ldr	r3, [pc, #44]	@ (8017148 <RadioSetModem+0xb4>)
 801711a:	2200      	movs	r2, #0
 801711c:	735a      	strb	r2, [r3, #13]
        break;
 801711e:	e00e      	b.n	801713e <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8017120:	2002      	movs	r0, #2
 8017122:	f002 faed 	bl	8019700 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017126:	4b08      	ldr	r3, [pc, #32]	@ (8017148 <RadioSetModem+0xb4>)
 8017128:	2200      	movs	r2, #0
 801712a:	735a      	strb	r2, [r3, #13]
        break;
 801712c:	e007      	b.n	801713e <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801712e:	2000      	movs	r0, #0
 8017130:	f002 fae6 	bl	8019700 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017134:	4b04      	ldr	r3, [pc, #16]	@ (8017148 <RadioSetModem+0xb4>)
 8017136:	2200      	movs	r2, #0
 8017138:	735a      	strb	r2, [r3, #13]
        break;
 801713a:	e000      	b.n	801713e <RadioSetModem+0xaa>
        break;
 801713c:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801713e:	bf00      	nop
 8017140:	3708      	adds	r7, #8
 8017142:	46bd      	mov	sp, r7
 8017144:	bd80      	pop	{r7, pc}
 8017146:	bf00      	nop
 8017148:	20001cc8 	.word	0x20001cc8

0801714c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801714c:	b580      	push	{r7, lr}
 801714e:	b082      	sub	sp, #8
 8017150:	af00      	add	r7, sp, #0
 8017152:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8017154:	6878      	ldr	r0, [r7, #4]
 8017156:	f002 fa8d 	bl	8019674 <SUBGRF_SetRfFrequency>
}
 801715a:	bf00      	nop
 801715c:	3708      	adds	r7, #8
 801715e:	46bd      	mov	sp, r7
 8017160:	bd80      	pop	{r7, pc}

08017162 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8017162:	b580      	push	{r7, lr}
 8017164:	b090      	sub	sp, #64	@ 0x40
 8017166:	af0a      	add	r7, sp, #40	@ 0x28
 8017168:	60f8      	str	r0, [r7, #12]
 801716a:	60b9      	str	r1, [r7, #8]
 801716c:	603b      	str	r3, [r7, #0]
 801716e:	4613      	mov	r3, r2
 8017170:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8017172:	2301      	movs	r3, #1
 8017174:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8017176:	2300      	movs	r3, #0
 8017178:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801717a:	2300      	movs	r3, #0
 801717c:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 801717e:	f000 fddc 	bl	8017d3a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8017182:	2000      	movs	r0, #0
 8017184:	f7ff ff86 	bl	8017094 <RadioSetModem>

    RadioSetChannel( freq );
 8017188:	68f8      	ldr	r0, [r7, #12]
 801718a:	f7ff ffdf 	bl	801714c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801718e:	2301      	movs	r3, #1
 8017190:	9309      	str	r3, [sp, #36]	@ 0x24
 8017192:	2300      	movs	r3, #0
 8017194:	9308      	str	r3, [sp, #32]
 8017196:	2300      	movs	r3, #0
 8017198:	9307      	str	r3, [sp, #28]
 801719a:	2300      	movs	r3, #0
 801719c:	9306      	str	r3, [sp, #24]
 801719e:	2300      	movs	r3, #0
 80171a0:	9305      	str	r3, [sp, #20]
 80171a2:	2300      	movs	r3, #0
 80171a4:	9304      	str	r3, [sp, #16]
 80171a6:	2300      	movs	r3, #0
 80171a8:	9303      	str	r3, [sp, #12]
 80171aa:	2300      	movs	r3, #0
 80171ac:	9302      	str	r3, [sp, #8]
 80171ae:	2303      	movs	r3, #3
 80171b0:	9301      	str	r3, [sp, #4]
 80171b2:	68bb      	ldr	r3, [r7, #8]
 80171b4:	9300      	str	r3, [sp, #0]
 80171b6:	2300      	movs	r3, #0
 80171b8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80171bc:	68b9      	ldr	r1, [r7, #8]
 80171be:	2000      	movs	r0, #0
 80171c0:	f000 f83c 	bl	801723c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80171c4:	2000      	movs	r0, #0
 80171c6:	f000 fdbf 	bl	8017d48 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80171ca:	f000 ff53 	bl	8018074 <RadioGetWakeupTime>
 80171ce:	4603      	mov	r3, r0
 80171d0:	4618      	mov	r0, r3
 80171d2:	f7ea ffb3 	bl	800213c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80171d6:	f004 f8bf 	bl	801b358 <UTIL_TIMER_GetCurrentTime>
 80171da:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80171dc:	e00d      	b.n	80171fa <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80171de:	2000      	movs	r0, #0
 80171e0:	f000 fe9a 	bl	8017f18 <RadioRssi>
 80171e4:	4603      	mov	r3, r0
 80171e6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80171e8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80171ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80171f0:	429a      	cmp	r2, r3
 80171f2:	dd02      	ble.n	80171fa <RadioIsChannelFree+0x98>
        {
            status = false;
 80171f4:	2300      	movs	r3, #0
 80171f6:	75fb      	strb	r3, [r7, #23]
            break;
 80171f8:	e006      	b.n	8017208 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80171fa:	6938      	ldr	r0, [r7, #16]
 80171fc:	f004 f8be 	bl	801b37c <UTIL_TIMER_GetElapsedTime>
 8017200:	4602      	mov	r2, r0
 8017202:	683b      	ldr	r3, [r7, #0]
 8017204:	4293      	cmp	r3, r2
 8017206:	d8ea      	bhi.n	80171de <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8017208:	f000 fd97 	bl	8017d3a <RadioStandby>

    return status;
 801720c:	7dfb      	ldrb	r3, [r7, #23]
}
 801720e:	4618      	mov	r0, r3
 8017210:	3718      	adds	r7, #24
 8017212:	46bd      	mov	sp, r7
 8017214:	bd80      	pop	{r7, pc}

08017216 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8017216:	b580      	push	{r7, lr}
 8017218:	b082      	sub	sp, #8
 801721a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801721c:	2300      	movs	r3, #0
 801721e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017220:	2300      	movs	r3, #0
 8017222:	2200      	movs	r2, #0
 8017224:	2100      	movs	r1, #0
 8017226:	2000      	movs	r0, #0
 8017228:	f002 f9c8 	bl	80195bc <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801722c:	f001 ff75 	bl	801911a <SUBGRF_GetRandom>
 8017230:	6078      	str	r0, [r7, #4]

    return rnd;
 8017232:	687b      	ldr	r3, [r7, #4]
}
 8017234:	4618      	mov	r0, r3
 8017236:	3708      	adds	r7, #8
 8017238:	46bd      	mov	sp, r7
 801723a:	bd80      	pop	{r7, pc}

0801723c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801723c:	b580      	push	{r7, lr}
 801723e:	b08a      	sub	sp, #40	@ 0x28
 8017240:	af00      	add	r7, sp, #0
 8017242:	60b9      	str	r1, [r7, #8]
 8017244:	607a      	str	r2, [r7, #4]
 8017246:	461a      	mov	r2, r3
 8017248:	4603      	mov	r3, r0
 801724a:	73fb      	strb	r3, [r7, #15]
 801724c:	4613      	mov	r3, r2
 801724e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8017250:	4ab9      	ldr	r2, [pc, #740]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017252:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017256:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8017258:	f003 f831 	bl	801a2be <RFW_DeInit>
    if( rxContinuous == true )
 801725c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017260:	2b00      	cmp	r3, #0
 8017262:	d001      	beq.n	8017268 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8017264:	2300      	movs	r3, #0
 8017266:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8017268:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801726c:	2b00      	cmp	r3, #0
 801726e:	d004      	beq.n	801727a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8017270:	4ab2      	ldr	r2, [pc, #712]	@ (801753c <RadioSetRxConfig+0x300>)
 8017272:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8017276:	7013      	strb	r3, [r2, #0]
 8017278:	e002      	b.n	8017280 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801727a:	4bb0      	ldr	r3, [pc, #704]	@ (801753c <RadioSetRxConfig+0x300>)
 801727c:	22ff      	movs	r2, #255	@ 0xff
 801727e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8017280:	7bfb      	ldrb	r3, [r7, #15]
 8017282:	2b05      	cmp	r3, #5
 8017284:	d009      	beq.n	801729a <RadioSetRxConfig+0x5e>
 8017286:	2b05      	cmp	r3, #5
 8017288:	f300 81ca 	bgt.w	8017620 <RadioSetRxConfig+0x3e4>
 801728c:	2b00      	cmp	r3, #0
 801728e:	f000 80bf 	beq.w	8017410 <RadioSetRxConfig+0x1d4>
 8017292:	2b01      	cmp	r3, #1
 8017294:	f000 8124 	beq.w	80174e0 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8017298:	e1c2      	b.n	8017620 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801729a:	2001      	movs	r0, #1
 801729c:	f002 f884 	bl	80193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80172a0:	4ba5      	ldr	r3, [pc, #660]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172a2:	2200      	movs	r2, #0
 80172a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80172a8:	4aa3      	ldr	r2, [pc, #652]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80172ae:	4ba2      	ldr	r3, [pc, #648]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172b0:	2209      	movs	r2, #9
 80172b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80172b6:	4ba0      	ldr	r3, [pc, #640]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172b8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80172bc:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80172be:	68b8      	ldr	r0, [r7, #8]
 80172c0:	f002 ff30 	bl	801a124 <SUBGRF_GetFskBandwidthRegValue>
 80172c4:	4603      	mov	r3, r0
 80172c6:	461a      	mov	r2, r3
 80172c8:	4b9b      	ldr	r3, [pc, #620]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80172ce:	4b9a      	ldr	r3, [pc, #616]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172d0:	2200      	movs	r2, #0
 80172d2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80172d4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80172d6:	00db      	lsls	r3, r3, #3
 80172d8:	b29a      	uxth	r2, r3
 80172da:	4b97      	ldr	r3, [pc, #604]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172dc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80172de:	4b96      	ldr	r3, [pc, #600]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172e0:	2200      	movs	r2, #0
 80172e2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80172e4:	4b94      	ldr	r3, [pc, #592]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172e6:	2210      	movs	r2, #16
 80172e8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80172ea:	4b93      	ldr	r3, [pc, #588]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172ec:	2200      	movs	r2, #0
 80172ee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80172f0:	4b91      	ldr	r3, [pc, #580]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172f2:	2200      	movs	r2, #0
 80172f4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80172f6:	4b91      	ldr	r3, [pc, #580]	@ (801753c <RadioSetRxConfig+0x300>)
 80172f8:	781a      	ldrb	r2, [r3, #0]
 80172fa:	4b8f      	ldr	r3, [pc, #572]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80172fc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80172fe:	4b8e      	ldr	r3, [pc, #568]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017300:	2201      	movs	r2, #1
 8017302:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8017304:	4b8c      	ldr	r3, [pc, #560]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017306:	2200      	movs	r2, #0
 8017308:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801730a:	2005      	movs	r0, #5
 801730c:	f7ff fec2 	bl	8017094 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017310:	488b      	ldr	r0, [pc, #556]	@ (8017540 <RadioSetRxConfig+0x304>)
 8017312:	f002 fae9 	bl	80198e8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017316:	488b      	ldr	r0, [pc, #556]	@ (8017544 <RadioSetRxConfig+0x308>)
 8017318:	f002 fbb4 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801731c:	4a8a      	ldr	r2, [pc, #552]	@ (8017548 <RadioSetRxConfig+0x30c>)
 801731e:	f107 031c 	add.w	r3, r7, #28
 8017322:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017326:	e883 0003 	stmia.w	r3, {r0, r1}
 801732a:	f107 031c 	add.w	r3, r7, #28
 801732e:	4618      	mov	r0, r3
 8017330:	f001 fe71 	bl	8019016 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017334:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8017338:	f001 febc 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801733c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017340:	f000 fe08 	bl	8017f54 <RadioRead>
 8017344:	4603      	mov	r3, r0
 8017346:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801734a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801734e:	f023 0310 	bic.w	r3, r3, #16
 8017352:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8017356:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801735a:	4619      	mov	r1, r3
 801735c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017360:	f000 fde6 	bl	8017f30 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8017364:	2104      	movs	r1, #4
 8017366:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801736a:	f000 fde1 	bl	8017f30 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801736e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017372:	f000 fdef 	bl	8017f54 <RadioRead>
 8017376:	4603      	mov	r3, r0
 8017378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801737c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017380:	f023 031c 	bic.w	r3, r3, #28
 8017384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8017388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801738c:	f043 0308 	orr.w	r3, r3, #8
 8017390:	b2db      	uxtb	r3, r3
 8017392:	4619      	mov	r1, r3
 8017394:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017398:	f000 fdca 	bl	8017f30 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801739c:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80173a0:	f000 fdd8 	bl	8017f54 <RadioRead>
 80173a4:	4603      	mov	r3, r0
 80173a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80173aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173ae:	f023 0318 	bic.w	r3, r3, #24
 80173b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80173b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173ba:	f043 0318 	orr.w	r3, r3, #24
 80173be:	b2db      	uxtb	r3, r3
 80173c0:	4619      	mov	r1, r3
 80173c2:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80173c6:	f000 fdb3 	bl	8017f30 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80173ca:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80173ce:	f000 fdc1 	bl	8017f54 <RadioRead>
 80173d2:	4603      	mov	r3, r0
 80173d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80173d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80173e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80173e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80173e8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80173ec:	b2db      	uxtb	r3, r3
 80173ee:	4619      	mov	r1, r3
 80173f0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80173f4:	f000 fd9c 	bl	8017f30 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80173f8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80173fa:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80173fe:	fb02 f303 	mul.w	r3, r2, r3
 8017402:	461a      	mov	r2, r3
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	fbb2 f3f3 	udiv	r3, r2, r3
 801740a:	4a4b      	ldr	r2, [pc, #300]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801740c:	6093      	str	r3, [r2, #8]
            break;
 801740e:	e108      	b.n	8017622 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8017410:	2000      	movs	r0, #0
 8017412:	f001 ffc9 	bl	80193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017416:	4b48      	ldr	r3, [pc, #288]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017418:	2200      	movs	r2, #0
 801741a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801741e:	4a46      	ldr	r2, [pc, #280]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8017424:	4b44      	ldr	r3, [pc, #272]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017426:	220b      	movs	r2, #11
 8017428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801742c:	68b8      	ldr	r0, [r7, #8]
 801742e:	f002 fe79 	bl	801a124 <SUBGRF_GetFskBandwidthRegValue>
 8017432:	4603      	mov	r3, r0
 8017434:	461a      	mov	r2, r3
 8017436:	4b40      	ldr	r3, [pc, #256]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017438:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801743c:	4b3e      	ldr	r3, [pc, #248]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801743e:	2200      	movs	r2, #0
 8017440:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017442:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017444:	00db      	lsls	r3, r3, #3
 8017446:	b29a      	uxth	r2, r3
 8017448:	4b3b      	ldr	r3, [pc, #236]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801744a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801744c:	4b3a      	ldr	r3, [pc, #232]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801744e:	2204      	movs	r2, #4
 8017450:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8017452:	4b39      	ldr	r3, [pc, #228]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017454:	2218      	movs	r2, #24
 8017456:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017458:	4b37      	ldr	r3, [pc, #220]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801745a:	2200      	movs	r2, #0
 801745c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801745e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8017462:	f083 0301 	eor.w	r3, r3, #1
 8017466:	b2db      	uxtb	r3, r3
 8017468:	461a      	mov	r2, r3
 801746a:	4b33      	ldr	r3, [pc, #204]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801746c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801746e:	4b33      	ldr	r3, [pc, #204]	@ (801753c <RadioSetRxConfig+0x300>)
 8017470:	781a      	ldrb	r2, [r3, #0]
 8017472:	4b31      	ldr	r3, [pc, #196]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017474:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8017476:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801747a:	2b00      	cmp	r3, #0
 801747c:	d003      	beq.n	8017486 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801747e:	4b2e      	ldr	r3, [pc, #184]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017480:	22f2      	movs	r2, #242	@ 0xf2
 8017482:	75da      	strb	r2, [r3, #23]
 8017484:	e002      	b.n	801748c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8017486:	4b2c      	ldr	r3, [pc, #176]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017488:	2201      	movs	r2, #1
 801748a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801748c:	4b2a      	ldr	r3, [pc, #168]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801748e:	2201      	movs	r2, #1
 8017490:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8017492:	f000 fc52 	bl	8017d3a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8017496:	2000      	movs	r0, #0
 8017498:	f7ff fdfc 	bl	8017094 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801749c:	4828      	ldr	r0, [pc, #160]	@ (8017540 <RadioSetRxConfig+0x304>)
 801749e:	f002 fa23 	bl	80198e8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80174a2:	4828      	ldr	r0, [pc, #160]	@ (8017544 <RadioSetRxConfig+0x308>)
 80174a4:	f002 faee 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80174a8:	4a28      	ldr	r2, [pc, #160]	@ (801754c <RadioSetRxConfig+0x310>)
 80174aa:	f107 0314 	add.w	r3, r7, #20
 80174ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80174b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80174b6:	f107 0314 	add.w	r3, r7, #20
 80174ba:	4618      	mov	r0, r3
 80174bc:	f001 fdab 	bl	8019016 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80174c0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80174c4:	f001 fdf6 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80174c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80174ca:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80174ce:	fb02 f303 	mul.w	r3, r2, r3
 80174d2:	461a      	mov	r2, r3
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80174da:	4a17      	ldr	r2, [pc, #92]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80174dc:	6093      	str	r3, [r2, #8]
            break;
 80174de:	e0a0      	b.n	8017622 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80174e0:	2000      	movs	r0, #0
 80174e2:	f001 ff61 	bl	80193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80174e6:	4b14      	ldr	r3, [pc, #80]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80174e8:	2201      	movs	r2, #1
 80174ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80174ee:	687b      	ldr	r3, [r7, #4]
 80174f0:	b2da      	uxtb	r2, r3
 80174f2:	4b11      	ldr	r3, [pc, #68]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 80174f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80174f8:	4a15      	ldr	r2, [pc, #84]	@ (8017550 <RadioSetRxConfig+0x314>)
 80174fa:	68bb      	ldr	r3, [r7, #8]
 80174fc:	4413      	add	r3, r2
 80174fe:	781a      	ldrb	r2, [r3, #0]
 8017500:	4b0d      	ldr	r3, [pc, #52]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017502:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8017506:	4a0c      	ldr	r2, [pc, #48]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 8017508:	7bbb      	ldrb	r3, [r7, #14]
 801750a:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801750e:	68bb      	ldr	r3, [r7, #8]
 8017510:	2b00      	cmp	r3, #0
 8017512:	d105      	bne.n	8017520 <RadioSetRxConfig+0x2e4>
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	2b0b      	cmp	r3, #11
 8017518:	d008      	beq.n	801752c <RadioSetRxConfig+0x2f0>
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	2b0c      	cmp	r3, #12
 801751e:	d005      	beq.n	801752c <RadioSetRxConfig+0x2f0>
 8017520:	68bb      	ldr	r3, [r7, #8]
 8017522:	2b01      	cmp	r3, #1
 8017524:	d116      	bne.n	8017554 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	2b0c      	cmp	r3, #12
 801752a:	d113      	bne.n	8017554 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801752c:	4b02      	ldr	r3, [pc, #8]	@ (8017538 <RadioSetRxConfig+0x2fc>)
 801752e:	2201      	movs	r2, #1
 8017530:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8017534:	e012      	b.n	801755c <RadioSetRxConfig+0x320>
 8017536:	bf00      	nop
 8017538:	20001cc8 	.word	0x20001cc8
 801753c:	2000012c 	.word	0x2000012c
 8017540:	20001d00 	.word	0x20001d00
 8017544:	20001cd6 	.word	0x20001cd6
 8017548:	0801ed0c 	.word	0x0801ed0c
 801754c:	0801ed14 	.word	0x0801ed14
 8017550:	0801f364 	.word	0x0801f364
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8017554:	4b35      	ldr	r3, [pc, #212]	@ (801762c <RadioSetRxConfig+0x3f0>)
 8017556:	2200      	movs	r2, #0
 8017558:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801755c:	4b33      	ldr	r3, [pc, #204]	@ (801762c <RadioSetRxConfig+0x3f0>)
 801755e:	2201      	movs	r2, #1
 8017560:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017562:	4b32      	ldr	r3, [pc, #200]	@ (801762c <RadioSetRxConfig+0x3f0>)
 8017564:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8017568:	2b05      	cmp	r3, #5
 801756a:	d004      	beq.n	8017576 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801756c:	4b2f      	ldr	r3, [pc, #188]	@ (801762c <RadioSetRxConfig+0x3f0>)
 801756e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017572:	2b06      	cmp	r3, #6
 8017574:	d10a      	bne.n	801758c <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8017576:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017578:	2b0b      	cmp	r3, #11
 801757a:	d803      	bhi.n	8017584 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801757c:	4b2b      	ldr	r3, [pc, #172]	@ (801762c <RadioSetRxConfig+0x3f0>)
 801757e:	220c      	movs	r2, #12
 8017580:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8017582:	e006      	b.n	8017592 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017584:	4a29      	ldr	r2, [pc, #164]	@ (801762c <RadioSetRxConfig+0x3f0>)
 8017586:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017588:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801758a:	e002      	b.n	8017592 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801758c:	4a27      	ldr	r2, [pc, #156]	@ (801762c <RadioSetRxConfig+0x3f0>)
 801758e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017590:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8017592:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8017596:	4b25      	ldr	r3, [pc, #148]	@ (801762c <RadioSetRxConfig+0x3f0>)
 8017598:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801759a:	4b25      	ldr	r3, [pc, #148]	@ (8017630 <RadioSetRxConfig+0x3f4>)
 801759c:	781a      	ldrb	r2, [r3, #0]
 801759e:	4b23      	ldr	r3, [pc, #140]	@ (801762c <RadioSetRxConfig+0x3f0>)
 80175a0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80175a2:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80175a6:	4b21      	ldr	r3, [pc, #132]	@ (801762c <RadioSetRxConfig+0x3f0>)
 80175a8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80175ac:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80175b0:	4b1e      	ldr	r3, [pc, #120]	@ (801762c <RadioSetRxConfig+0x3f0>)
 80175b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80175b6:	f000 fbc0 	bl	8017d3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80175ba:	2001      	movs	r0, #1
 80175bc:	f7ff fd6a 	bl	8017094 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80175c0:	481c      	ldr	r0, [pc, #112]	@ (8017634 <RadioSetRxConfig+0x3f8>)
 80175c2:	f002 f991 	bl	80198e8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80175c6:	481c      	ldr	r0, [pc, #112]	@ (8017638 <RadioSetRxConfig+0x3fc>)
 80175c8:	f002 fa5c 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80175cc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80175ce:	b2db      	uxtb	r3, r3
 80175d0:	4618      	mov	r0, r3
 80175d2:	f001 fef8 	bl	80193c6 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80175d6:	4b15      	ldr	r3, [pc, #84]	@ (801762c <RadioSetRxConfig+0x3f0>)
 80175d8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80175dc:	2b01      	cmp	r3, #1
 80175de:	d10d      	bne.n	80175fc <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80175e0:	f240 7036 	movw	r0, #1846	@ 0x736
 80175e4:	f002 fba8 	bl	8019d38 <SUBGRF_ReadRegister>
 80175e8:	4603      	mov	r3, r0
 80175ea:	f023 0304 	bic.w	r3, r3, #4
 80175ee:	b2db      	uxtb	r3, r3
 80175f0:	4619      	mov	r1, r3
 80175f2:	f240 7036 	movw	r0, #1846	@ 0x736
 80175f6:	f002 fb8b 	bl	8019d10 <SUBGRF_WriteRegister>
 80175fa:	e00c      	b.n	8017616 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80175fc:	f240 7036 	movw	r0, #1846	@ 0x736
 8017600:	f002 fb9a 	bl	8019d38 <SUBGRF_ReadRegister>
 8017604:	4603      	mov	r3, r0
 8017606:	f043 0304 	orr.w	r3, r3, #4
 801760a:	b2db      	uxtb	r3, r3
 801760c:	4619      	mov	r1, r3
 801760e:	f240 7036 	movw	r0, #1846	@ 0x736
 8017612:	f002 fb7d 	bl	8019d10 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8017616:	4b05      	ldr	r3, [pc, #20]	@ (801762c <RadioSetRxConfig+0x3f0>)
 8017618:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801761c:	609a      	str	r2, [r3, #8]
            break;
 801761e:	e000      	b.n	8017622 <RadioSetRxConfig+0x3e6>
            break;
 8017620:	bf00      	nop
    }
}
 8017622:	bf00      	nop
 8017624:	3728      	adds	r7, #40	@ 0x28
 8017626:	46bd      	mov	sp, r7
 8017628:	bd80      	pop	{r7, pc}
 801762a:	bf00      	nop
 801762c:	20001cc8 	.word	0x20001cc8
 8017630:	2000012c 	.word	0x2000012c
 8017634:	20001d00 	.word	0x20001d00
 8017638:	20001cd6 	.word	0x20001cd6

0801763c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b086      	sub	sp, #24
 8017640:	af00      	add	r7, sp, #0
 8017642:	60ba      	str	r2, [r7, #8]
 8017644:	607b      	str	r3, [r7, #4]
 8017646:	4603      	mov	r3, r0
 8017648:	73fb      	strb	r3, [r7, #15]
 801764a:	460b      	mov	r3, r1
 801764c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801764e:	f002 fe36 	bl	801a2be <RFW_DeInit>
    switch( modem )
 8017652:	7bfb      	ldrb	r3, [r7, #15]
 8017654:	2b04      	cmp	r3, #4
 8017656:	f000 80c7 	beq.w	80177e8 <RadioSetTxConfig+0x1ac>
 801765a:	2b04      	cmp	r3, #4
 801765c:	f300 80d6 	bgt.w	801780c <RadioSetTxConfig+0x1d0>
 8017660:	2b00      	cmp	r3, #0
 8017662:	d002      	beq.n	801766a <RadioSetTxConfig+0x2e>
 8017664:	2b01      	cmp	r3, #1
 8017666:	d059      	beq.n	801771c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8017668:	e0d0      	b.n	801780c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801766a:	4b74      	ldr	r3, [pc, #464]	@ (801783c <RadioSetTxConfig+0x200>)
 801766c:	2200      	movs	r2, #0
 801766e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017672:	4a72      	ldr	r2, [pc, #456]	@ (801783c <RadioSetTxConfig+0x200>)
 8017674:	6a3b      	ldr	r3, [r7, #32]
 8017676:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8017678:	4b70      	ldr	r3, [pc, #448]	@ (801783c <RadioSetTxConfig+0x200>)
 801767a:	220b      	movs	r2, #11
 801767c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8017680:	6878      	ldr	r0, [r7, #4]
 8017682:	f002 fd4f 	bl	801a124 <SUBGRF_GetFskBandwidthRegValue>
 8017686:	4603      	mov	r3, r0
 8017688:	461a      	mov	r2, r3
 801768a:	4b6c      	ldr	r3, [pc, #432]	@ (801783c <RadioSetTxConfig+0x200>)
 801768c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8017690:	4a6a      	ldr	r2, [pc, #424]	@ (801783c <RadioSetTxConfig+0x200>)
 8017692:	68bb      	ldr	r3, [r7, #8]
 8017694:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017696:	4b69      	ldr	r3, [pc, #420]	@ (801783c <RadioSetTxConfig+0x200>)
 8017698:	2200      	movs	r2, #0
 801769a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801769c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801769e:	00db      	lsls	r3, r3, #3
 80176a0:	b29a      	uxth	r2, r3
 80176a2:	4b66      	ldr	r3, [pc, #408]	@ (801783c <RadioSetTxConfig+0x200>)
 80176a4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80176a6:	4b65      	ldr	r3, [pc, #404]	@ (801783c <RadioSetTxConfig+0x200>)
 80176a8:	2204      	movs	r2, #4
 80176aa:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80176ac:	4b63      	ldr	r3, [pc, #396]	@ (801783c <RadioSetTxConfig+0x200>)
 80176ae:	2218      	movs	r2, #24
 80176b0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80176b2:	4b62      	ldr	r3, [pc, #392]	@ (801783c <RadioSetTxConfig+0x200>)
 80176b4:	2200      	movs	r2, #0
 80176b6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80176b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80176bc:	f083 0301 	eor.w	r3, r3, #1
 80176c0:	b2db      	uxtb	r3, r3
 80176c2:	461a      	mov	r2, r3
 80176c4:	4b5d      	ldr	r3, [pc, #372]	@ (801783c <RadioSetTxConfig+0x200>)
 80176c6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80176c8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d003      	beq.n	80176d8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80176d0:	4b5a      	ldr	r3, [pc, #360]	@ (801783c <RadioSetTxConfig+0x200>)
 80176d2:	22f2      	movs	r2, #242	@ 0xf2
 80176d4:	75da      	strb	r2, [r3, #23]
 80176d6:	e002      	b.n	80176de <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80176d8:	4b58      	ldr	r3, [pc, #352]	@ (801783c <RadioSetTxConfig+0x200>)
 80176da:	2201      	movs	r2, #1
 80176dc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80176de:	4b57      	ldr	r3, [pc, #348]	@ (801783c <RadioSetTxConfig+0x200>)
 80176e0:	2201      	movs	r2, #1
 80176e2:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80176e4:	f000 fb29 	bl	8017d3a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 80176e8:	2000      	movs	r0, #0
 80176ea:	f7ff fcd3 	bl	8017094 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80176ee:	4854      	ldr	r0, [pc, #336]	@ (8017840 <RadioSetTxConfig+0x204>)
 80176f0:	f002 f8fa 	bl	80198e8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80176f4:	4853      	ldr	r0, [pc, #332]	@ (8017844 <RadioSetTxConfig+0x208>)
 80176f6:	f002 f9c5 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80176fa:	4a53      	ldr	r2, [pc, #332]	@ (8017848 <RadioSetTxConfig+0x20c>)
 80176fc:	f107 0310 	add.w	r3, r7, #16
 8017700:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017704:	e883 0003 	stmia.w	r3, {r0, r1}
 8017708:	f107 0310 	add.w	r3, r7, #16
 801770c:	4618      	mov	r0, r3
 801770e:	f001 fc82 	bl	8019016 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017712:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8017716:	f001 fccd 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
            break;
 801771a:	e078      	b.n	801780e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801771c:	4b47      	ldr	r3, [pc, #284]	@ (801783c <RadioSetTxConfig+0x200>)
 801771e:	2201      	movs	r2, #1
 8017720:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8017724:	6a3b      	ldr	r3, [r7, #32]
 8017726:	b2da      	uxtb	r2, r3
 8017728:	4b44      	ldr	r3, [pc, #272]	@ (801783c <RadioSetTxConfig+0x200>)
 801772a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801772e:	4a47      	ldr	r2, [pc, #284]	@ (801784c <RadioSetTxConfig+0x210>)
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	4413      	add	r3, r2
 8017734:	781a      	ldrb	r2, [r3, #0]
 8017736:	4b41      	ldr	r3, [pc, #260]	@ (801783c <RadioSetTxConfig+0x200>)
 8017738:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801773c:	4a3f      	ldr	r2, [pc, #252]	@ (801783c <RadioSetTxConfig+0x200>)
 801773e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017742:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	2b00      	cmp	r3, #0
 801774a:	d105      	bne.n	8017758 <RadioSetTxConfig+0x11c>
 801774c:	6a3b      	ldr	r3, [r7, #32]
 801774e:	2b0b      	cmp	r3, #11
 8017750:	d008      	beq.n	8017764 <RadioSetTxConfig+0x128>
 8017752:	6a3b      	ldr	r3, [r7, #32]
 8017754:	2b0c      	cmp	r3, #12
 8017756:	d005      	beq.n	8017764 <RadioSetTxConfig+0x128>
 8017758:	687b      	ldr	r3, [r7, #4]
 801775a:	2b01      	cmp	r3, #1
 801775c:	d107      	bne.n	801776e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801775e:	6a3b      	ldr	r3, [r7, #32]
 8017760:	2b0c      	cmp	r3, #12
 8017762:	d104      	bne.n	801776e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8017764:	4b35      	ldr	r3, [pc, #212]	@ (801783c <RadioSetTxConfig+0x200>)
 8017766:	2201      	movs	r2, #1
 8017768:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801776c:	e003      	b.n	8017776 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801776e:	4b33      	ldr	r3, [pc, #204]	@ (801783c <RadioSetTxConfig+0x200>)
 8017770:	2200      	movs	r2, #0
 8017772:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017776:	4b31      	ldr	r3, [pc, #196]	@ (801783c <RadioSetTxConfig+0x200>)
 8017778:	2201      	movs	r2, #1
 801777a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801777c:	4b2f      	ldr	r3, [pc, #188]	@ (801783c <RadioSetTxConfig+0x200>)
 801777e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8017782:	2b05      	cmp	r3, #5
 8017784:	d004      	beq.n	8017790 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8017786:	4b2d      	ldr	r3, [pc, #180]	@ (801783c <RadioSetTxConfig+0x200>)
 8017788:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801778c:	2b06      	cmp	r3, #6
 801778e:	d10a      	bne.n	80177a6 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8017790:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017792:	2b0b      	cmp	r3, #11
 8017794:	d803      	bhi.n	801779e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8017796:	4b29      	ldr	r3, [pc, #164]	@ (801783c <RadioSetTxConfig+0x200>)
 8017798:	220c      	movs	r2, #12
 801779a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801779c:	e006      	b.n	80177ac <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801779e:	4a27      	ldr	r2, [pc, #156]	@ (801783c <RadioSetTxConfig+0x200>)
 80177a0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80177a2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80177a4:	e002      	b.n	80177ac <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80177a6:	4a25      	ldr	r2, [pc, #148]	@ (801783c <RadioSetTxConfig+0x200>)
 80177a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80177aa:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80177ac:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80177b0:	4b22      	ldr	r3, [pc, #136]	@ (801783c <RadioSetTxConfig+0x200>)
 80177b2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80177b4:	4b26      	ldr	r3, [pc, #152]	@ (8017850 <RadioSetTxConfig+0x214>)
 80177b6:	781a      	ldrb	r2, [r3, #0]
 80177b8:	4b20      	ldr	r3, [pc, #128]	@ (801783c <RadioSetTxConfig+0x200>)
 80177ba:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80177bc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80177c0:	4b1e      	ldr	r3, [pc, #120]	@ (801783c <RadioSetTxConfig+0x200>)
 80177c2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80177c6:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80177ca:	4b1c      	ldr	r3, [pc, #112]	@ (801783c <RadioSetTxConfig+0x200>)
 80177cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80177d0:	f000 fab3 	bl	8017d3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80177d4:	2001      	movs	r0, #1
 80177d6:	f7ff fc5d 	bl	8017094 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80177da:	4819      	ldr	r0, [pc, #100]	@ (8017840 <RadioSetTxConfig+0x204>)
 80177dc:	f002 f884 	bl	80198e8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80177e0:	4818      	ldr	r0, [pc, #96]	@ (8017844 <RadioSetTxConfig+0x208>)
 80177e2:	f002 f94f 	bl	8019a84 <SUBGRF_SetPacketParams>
            break;
 80177e6:	e012      	b.n	801780e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80177e8:	2004      	movs	r0, #4
 80177ea:	f7ff fc53 	bl	8017094 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80177ee:	4b13      	ldr	r3, [pc, #76]	@ (801783c <RadioSetTxConfig+0x200>)
 80177f0:	2202      	movs	r2, #2
 80177f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80177f6:	4a11      	ldr	r2, [pc, #68]	@ (801783c <RadioSetTxConfig+0x200>)
 80177f8:	6a3b      	ldr	r3, [r7, #32]
 80177fa:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80177fc:	4b0f      	ldr	r3, [pc, #60]	@ (801783c <RadioSetTxConfig+0x200>)
 80177fe:	2216      	movs	r2, #22
 8017800:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017804:	480e      	ldr	r0, [pc, #56]	@ (8017840 <RadioSetTxConfig+0x204>)
 8017806:	f002 f86f 	bl	80198e8 <SUBGRF_SetModulationParams>
            break;
 801780a:	e000      	b.n	801780e <RadioSetTxConfig+0x1d2>
            break;
 801780c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801780e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017812:	4618      	mov	r0, r3
 8017814:	f002 fb98 	bl	8019f48 <SUBGRF_SetRfTxPower>
 8017818:	4603      	mov	r3, r0
 801781a:	461a      	mov	r2, r3
 801781c:	4b07      	ldr	r3, [pc, #28]	@ (801783c <RadioSetTxConfig+0x200>)
 801781e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8017822:	4b06      	ldr	r3, [pc, #24]	@ (801783c <RadioSetTxConfig+0x200>)
 8017824:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017828:	4618      	mov	r0, r3
 801782a:	f002 fd5c 	bl	801a2e6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801782e:	4a03      	ldr	r2, [pc, #12]	@ (801783c <RadioSetTxConfig+0x200>)
 8017830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017832:	6053      	str	r3, [r2, #4]
}
 8017834:	bf00      	nop
 8017836:	3718      	adds	r7, #24
 8017838:	46bd      	mov	sp, r7
 801783a:	bd80      	pop	{r7, pc}
 801783c:	20001cc8 	.word	0x20001cc8
 8017840:	20001d00 	.word	0x20001d00
 8017844:	20001cd6 	.word	0x20001cd6
 8017848:	0801ed14 	.word	0x0801ed14
 801784c:	0801f364 	.word	0x0801f364
 8017850:	2000012c 	.word	0x2000012c

08017854 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8017854:	b480      	push	{r7}
 8017856:	b083      	sub	sp, #12
 8017858:	af00      	add	r7, sp, #0
 801785a:	6078      	str	r0, [r7, #4]
    return true;
 801785c:	2301      	movs	r3, #1
}
 801785e:	4618      	mov	r0, r3
 8017860:	370c      	adds	r7, #12
 8017862:	46bd      	mov	sp, r7
 8017864:	bc80      	pop	{r7}
 8017866:	4770      	bx	lr

08017868 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8017868:	b480      	push	{r7}
 801786a:	b085      	sub	sp, #20
 801786c:	af00      	add	r7, sp, #0
 801786e:	4603      	mov	r3, r0
 8017870:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8017872:	2300      	movs	r3, #0
 8017874:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8017876:	79fb      	ldrb	r3, [r7, #7]
 8017878:	2b0a      	cmp	r3, #10
 801787a:	d83e      	bhi.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
 801787c:	a201      	add	r2, pc, #4	@ (adr r2, 8017884 <RadioGetLoRaBandwidthInHz+0x1c>)
 801787e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017882:	bf00      	nop
 8017884:	080178b1 	.word	0x080178b1
 8017888:	080178c1 	.word	0x080178c1
 801788c:	080178d1 	.word	0x080178d1
 8017890:	080178e1 	.word	0x080178e1
 8017894:	080178e9 	.word	0x080178e9
 8017898:	080178ef 	.word	0x080178ef
 801789c:	080178f5 	.word	0x080178f5
 80178a0:	080178fb 	.word	0x080178fb
 80178a4:	080178b9 	.word	0x080178b9
 80178a8:	080178c9 	.word	0x080178c9
 80178ac:	080178d9 	.word	0x080178d9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80178b0:	f641 6384 	movw	r3, #7812	@ 0x1e84
 80178b4:	60fb      	str	r3, [r7, #12]
        break;
 80178b6:	e020      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80178b8:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 80178bc:	60fb      	str	r3, [r7, #12]
        break;
 80178be:	e01c      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80178c0:	f643 5309 	movw	r3, #15625	@ 0x3d09
 80178c4:	60fb      	str	r3, [r7, #12]
        break;
 80178c6:	e018      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80178c8:	f245 1361 	movw	r3, #20833	@ 0x5161
 80178cc:	60fb      	str	r3, [r7, #12]
        break;
 80178ce:	e014      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80178d0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 80178d4:	60fb      	str	r3, [r7, #12]
        break;
 80178d6:	e010      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80178d8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 80178dc:	60fb      	str	r3, [r7, #12]
        break;
 80178de:	e00c      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80178e0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80178e4:	60fb      	str	r3, [r7, #12]
        break;
 80178e6:	e008      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80178e8:	4b07      	ldr	r3, [pc, #28]	@ (8017908 <RadioGetLoRaBandwidthInHz+0xa0>)
 80178ea:	60fb      	str	r3, [r7, #12]
        break;
 80178ec:	e005      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80178ee:	4b07      	ldr	r3, [pc, #28]	@ (801790c <RadioGetLoRaBandwidthInHz+0xa4>)
 80178f0:	60fb      	str	r3, [r7, #12]
        break;
 80178f2:	e002      	b.n	80178fa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80178f4:	4b06      	ldr	r3, [pc, #24]	@ (8017910 <RadioGetLoRaBandwidthInHz+0xa8>)
 80178f6:	60fb      	str	r3, [r7, #12]
        break;
 80178f8:	bf00      	nop
    }

    return bandwidthInHz;
 80178fa:	68fb      	ldr	r3, [r7, #12]
}
 80178fc:	4618      	mov	r0, r3
 80178fe:	3714      	adds	r7, #20
 8017900:	46bd      	mov	sp, r7
 8017902:	bc80      	pop	{r7}
 8017904:	4770      	bx	lr
 8017906:	bf00      	nop
 8017908:	0001e848 	.word	0x0001e848
 801790c:	0003d090 	.word	0x0003d090
 8017910:	0007a120 	.word	0x0007a120

08017914 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017914:	b480      	push	{r7}
 8017916:	b083      	sub	sp, #12
 8017918:	af00      	add	r7, sp, #0
 801791a:	6078      	str	r0, [r7, #4]
 801791c:	4608      	mov	r0, r1
 801791e:	4611      	mov	r1, r2
 8017920:	461a      	mov	r2, r3
 8017922:	4603      	mov	r3, r0
 8017924:	70fb      	strb	r3, [r7, #3]
 8017926:	460b      	mov	r3, r1
 8017928:	803b      	strh	r3, [r7, #0]
 801792a:	4613      	mov	r3, r2
 801792c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801792e:	883b      	ldrh	r3, [r7, #0]
 8017930:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017932:	78ba      	ldrb	r2, [r7, #2]
 8017934:	f082 0201 	eor.w	r2, r2, #1
 8017938:	b2d2      	uxtb	r2, r2
 801793a:	2a00      	cmp	r2, #0
 801793c:	d001      	beq.n	8017942 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801793e:	2208      	movs	r2, #8
 8017940:	e000      	b.n	8017944 <RadioGetGfskTimeOnAirNumerator+0x30>
 8017942:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8017944:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017946:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801794a:	7c3b      	ldrb	r3, [r7, #16]
 801794c:	7d39      	ldrb	r1, [r7, #20]
 801794e:	2900      	cmp	r1, #0
 8017950:	d001      	beq.n	8017956 <RadioGetGfskTimeOnAirNumerator+0x42>
 8017952:	2102      	movs	r1, #2
 8017954:	e000      	b.n	8017958 <RadioGetGfskTimeOnAirNumerator+0x44>
 8017956:	2100      	movs	r1, #0
 8017958:	440b      	add	r3, r1
 801795a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801795c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801795e:	4618      	mov	r0, r3
 8017960:	370c      	adds	r7, #12
 8017962:	46bd      	mov	sp, r7
 8017964:	bc80      	pop	{r7}
 8017966:	4770      	bx	lr

08017968 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017968:	b480      	push	{r7}
 801796a:	b08b      	sub	sp, #44	@ 0x2c
 801796c:	af00      	add	r7, sp, #0
 801796e:	60f8      	str	r0, [r7, #12]
 8017970:	60b9      	str	r1, [r7, #8]
 8017972:	4611      	mov	r1, r2
 8017974:	461a      	mov	r2, r3
 8017976:	460b      	mov	r3, r1
 8017978:	71fb      	strb	r3, [r7, #7]
 801797a:	4613      	mov	r3, r2
 801797c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801797e:	79fb      	ldrb	r3, [r7, #7]
 8017980:	3304      	adds	r3, #4
 8017982:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8017984:	2300      	movs	r3, #0
 8017986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801798a:	68bb      	ldr	r3, [r7, #8]
 801798c:	2b05      	cmp	r3, #5
 801798e:	d002      	beq.n	8017996 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8017990:	68bb      	ldr	r3, [r7, #8]
 8017992:	2b06      	cmp	r3, #6
 8017994:	d104      	bne.n	80179a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8017996:	88bb      	ldrh	r3, [r7, #4]
 8017998:	2b0b      	cmp	r3, #11
 801799a:	d801      	bhi.n	80179a0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801799c:	230c      	movs	r3, #12
 801799e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80179a0:	68fb      	ldr	r3, [r7, #12]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d105      	bne.n	80179b2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80179a6:	68bb      	ldr	r3, [r7, #8]
 80179a8:	2b0b      	cmp	r3, #11
 80179aa:	d008      	beq.n	80179be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80179ac:	68bb      	ldr	r3, [r7, #8]
 80179ae:	2b0c      	cmp	r3, #12
 80179b0:	d005      	beq.n	80179be <RadioGetLoRaTimeOnAirNumerator+0x56>
 80179b2:	68fb      	ldr	r3, [r7, #12]
 80179b4:	2b01      	cmp	r3, #1
 80179b6:	d105      	bne.n	80179c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80179b8:	68bb      	ldr	r3, [r7, #8]
 80179ba:	2b0c      	cmp	r3, #12
 80179bc:	d102      	bne.n	80179c4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80179be:	2301      	movs	r3, #1
 80179c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80179c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80179c8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80179ca:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80179ce:	2a00      	cmp	r2, #0
 80179d0:	d001      	beq.n	80179d6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80179d2:	2210      	movs	r2, #16
 80179d4:	e000      	b.n	80179d8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 80179d6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80179d8:	4413      	add	r3, r2
 80179da:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80179dc:	68bb      	ldr	r3, [r7, #8]
 80179de:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80179e0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80179e2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80179e6:	2a00      	cmp	r2, #0
 80179e8:	d001      	beq.n	80179ee <RadioGetLoRaTimeOnAirNumerator+0x86>
 80179ea:	2200      	movs	r2, #0
 80179ec:	e000      	b.n	80179f0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80179ee:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80179f0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80179f2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80179f4:	68bb      	ldr	r3, [r7, #8]
 80179f6:	2b06      	cmp	r3, #6
 80179f8:	d803      	bhi.n	8017a02 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80179fa:	68bb      	ldr	r3, [r7, #8]
 80179fc:	009b      	lsls	r3, r3, #2
 80179fe:	623b      	str	r3, [r7, #32]
 8017a00:	e00e      	b.n	8017a20 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8017a02:	69fb      	ldr	r3, [r7, #28]
 8017a04:	3308      	adds	r3, #8
 8017a06:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017a08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017a0c:	2b00      	cmp	r3, #0
 8017a0e:	d004      	beq.n	8017a1a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8017a10:	68bb      	ldr	r3, [r7, #8]
 8017a12:	3b02      	subs	r3, #2
 8017a14:	009b      	lsls	r3, r3, #2
 8017a16:	623b      	str	r3, [r7, #32]
 8017a18:	e002      	b.n	8017a20 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8017a1a:	68bb      	ldr	r3, [r7, #8]
 8017a1c:	009b      	lsls	r3, r3, #2
 8017a1e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8017a20:	69fb      	ldr	r3, [r7, #28]
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	da01      	bge.n	8017a2a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8017a26:	2300      	movs	r3, #0
 8017a28:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8017a2a:	69fa      	ldr	r2, [r7, #28]
 8017a2c:	6a3b      	ldr	r3, [r7, #32]
 8017a2e:	4413      	add	r3, r2
 8017a30:	1e5a      	subs	r2, r3, #1
 8017a32:	6a3b      	ldr	r3, [r7, #32]
 8017a34:	fb92 f3f3 	sdiv	r3, r2, r3
 8017a38:	697a      	ldr	r2, [r7, #20]
 8017a3a:	fb03 f202 	mul.w	r2, r3, r2
 8017a3e:	88bb      	ldrh	r3, [r7, #4]
 8017a40:	4413      	add	r3, r2
    int32_t intermediate =
 8017a42:	330c      	adds	r3, #12
 8017a44:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8017a46:	68bb      	ldr	r3, [r7, #8]
 8017a48:	2b06      	cmp	r3, #6
 8017a4a:	d802      	bhi.n	8017a52 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8017a4c:	69bb      	ldr	r3, [r7, #24]
 8017a4e:	3302      	adds	r3, #2
 8017a50:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8017a52:	69bb      	ldr	r3, [r7, #24]
 8017a54:	009b      	lsls	r3, r3, #2
 8017a56:	1c5a      	adds	r2, r3, #1
 8017a58:	68bb      	ldr	r3, [r7, #8]
 8017a5a:	3b02      	subs	r3, #2
 8017a5c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8017a60:	4618      	mov	r0, r3
 8017a62:	372c      	adds	r7, #44	@ 0x2c
 8017a64:	46bd      	mov	sp, r7
 8017a66:	bc80      	pop	{r7}
 8017a68:	4770      	bx	lr
	...

08017a6c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8017a6c:	b580      	push	{r7, lr}
 8017a6e:	b08a      	sub	sp, #40	@ 0x28
 8017a70:	af04      	add	r7, sp, #16
 8017a72:	60b9      	str	r1, [r7, #8]
 8017a74:	607a      	str	r2, [r7, #4]
 8017a76:	461a      	mov	r2, r3
 8017a78:	4603      	mov	r3, r0
 8017a7a:	73fb      	strb	r3, [r7, #15]
 8017a7c:	4613      	mov	r3, r2
 8017a7e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8017a80:	2300      	movs	r3, #0
 8017a82:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8017a84:	2301      	movs	r3, #1
 8017a86:	613b      	str	r3, [r7, #16]

    switch( modem )
 8017a88:	7bfb      	ldrb	r3, [r7, #15]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d002      	beq.n	8017a94 <RadioTimeOnAir+0x28>
 8017a8e:	2b01      	cmp	r3, #1
 8017a90:	d017      	beq.n	8017ac2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8017a92:	e035      	b.n	8017b00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8017a94:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8017a98:	8c3a      	ldrh	r2, [r7, #32]
 8017a9a:	7bb9      	ldrb	r1, [r7, #14]
 8017a9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017aa0:	9301      	str	r3, [sp, #4]
 8017aa2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017aa6:	9300      	str	r3, [sp, #0]
 8017aa8:	4603      	mov	r3, r0
 8017aaa:	6878      	ldr	r0, [r7, #4]
 8017aac:	f7ff ff32 	bl	8017914 <RadioGetGfskTimeOnAirNumerator>
 8017ab0:	4603      	mov	r3, r0
 8017ab2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017ab6:	fb02 f303 	mul.w	r3, r2, r3
 8017aba:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	613b      	str	r3, [r7, #16]
        break;
 8017ac0:	e01e      	b.n	8017b00 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8017ac2:	8c39      	ldrh	r1, [r7, #32]
 8017ac4:	7bba      	ldrb	r2, [r7, #14]
 8017ac6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017aca:	9302      	str	r3, [sp, #8]
 8017acc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017ad0:	9301      	str	r3, [sp, #4]
 8017ad2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017ad6:	9300      	str	r3, [sp, #0]
 8017ad8:	460b      	mov	r3, r1
 8017ada:	6879      	ldr	r1, [r7, #4]
 8017adc:	68b8      	ldr	r0, [r7, #8]
 8017ade:	f7ff ff43 	bl	8017968 <RadioGetLoRaTimeOnAirNumerator>
 8017ae2:	4603      	mov	r3, r0
 8017ae4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017ae8:	fb02 f303 	mul.w	r3, r2, r3
 8017aec:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8017aee:	4a0a      	ldr	r2, [pc, #40]	@ (8017b18 <RadioTimeOnAir+0xac>)
 8017af0:	68bb      	ldr	r3, [r7, #8]
 8017af2:	4413      	add	r3, r2
 8017af4:	781b      	ldrb	r3, [r3, #0]
 8017af6:	4618      	mov	r0, r3
 8017af8:	f7ff feb6 	bl	8017868 <RadioGetLoRaBandwidthInHz>
 8017afc:	6138      	str	r0, [r7, #16]
        break;
 8017afe:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8017b00:	697a      	ldr	r2, [r7, #20]
 8017b02:	693b      	ldr	r3, [r7, #16]
 8017b04:	4413      	add	r3, r2
 8017b06:	1e5a      	subs	r2, r3, #1
 8017b08:	693b      	ldr	r3, [r7, #16]
 8017b0a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017b0e:	4618      	mov	r0, r3
 8017b10:	3718      	adds	r7, #24
 8017b12:	46bd      	mov	sp, r7
 8017b14:	bd80      	pop	{r7, pc}
 8017b16:	bf00      	nop
 8017b18:	0801f364 	.word	0x0801f364

08017b1c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8017b1c:	b580      	push	{r7, lr}
 8017b1e:	b084      	sub	sp, #16
 8017b20:	af00      	add	r7, sp, #0
 8017b22:	6078      	str	r0, [r7, #4]
 8017b24:	460b      	mov	r3, r1
 8017b26:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8017b28:	2300      	movs	r3, #0
 8017b2a:	2200      	movs	r2, #0
 8017b2c:	f240 2101 	movw	r1, #513	@ 0x201
 8017b30:	f240 2001 	movw	r0, #513	@ 0x201
 8017b34:	f001 fd42 	bl	80195bc <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8017b38:	4b71      	ldr	r3, [pc, #452]	@ (8017d00 <RadioSend+0x1e4>)
 8017b3a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017b3e:	2101      	movs	r1, #1
 8017b40:	4618      	mov	r0, r3
 8017b42:	f002 f9d9 	bl	8019ef8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8017b46:	4b6e      	ldr	r3, [pc, #440]	@ (8017d00 <RadioSend+0x1e4>)
 8017b48:	781b      	ldrb	r3, [r3, #0]
 8017b4a:	2b01      	cmp	r3, #1
 8017b4c:	d112      	bne.n	8017b74 <RadioSend+0x58>
 8017b4e:	4b6c      	ldr	r3, [pc, #432]	@ (8017d00 <RadioSend+0x1e4>)
 8017b50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017b54:	2b06      	cmp	r3, #6
 8017b56:	d10d      	bne.n	8017b74 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8017b58:	f640 0089 	movw	r0, #2185	@ 0x889
 8017b5c:	f002 f8ec 	bl	8019d38 <SUBGRF_ReadRegister>
 8017b60:	4603      	mov	r3, r0
 8017b62:	f023 0304 	bic.w	r3, r3, #4
 8017b66:	b2db      	uxtb	r3, r3
 8017b68:	4619      	mov	r1, r3
 8017b6a:	f640 0089 	movw	r0, #2185	@ 0x889
 8017b6e:	f002 f8cf 	bl	8019d10 <SUBGRF_WriteRegister>
 8017b72:	e00c      	b.n	8017b8e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8017b74:	f640 0089 	movw	r0, #2185	@ 0x889
 8017b78:	f002 f8de 	bl	8019d38 <SUBGRF_ReadRegister>
 8017b7c:	4603      	mov	r3, r0
 8017b7e:	f043 0304 	orr.w	r3, r3, #4
 8017b82:	b2db      	uxtb	r3, r3
 8017b84:	4619      	mov	r1, r3
 8017b86:	f640 0089 	movw	r0, #2185	@ 0x889
 8017b8a:	f002 f8c1 	bl	8019d10 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 8017b8e:	4b5c      	ldr	r3, [pc, #368]	@ (8017d00 <RadioSend+0x1e4>)
 8017b90:	781b      	ldrb	r3, [r3, #0]
 8017b92:	2b04      	cmp	r3, #4
 8017b94:	f200 80a7 	bhi.w	8017ce6 <RadioSend+0x1ca>
 8017b98:	a201      	add	r2, pc, #4	@ (adr r2, 8017ba0 <RadioSend+0x84>)
 8017b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b9e:	bf00      	nop
 8017ba0:	08017bcf 	.word	0x08017bcf
 8017ba4:	08017bb5 	.word	0x08017bb5
 8017ba8:	08017bcf 	.word	0x08017bcf
 8017bac:	08017c2f 	.word	0x08017c2f
 8017bb0:	08017c4f 	.word	0x08017c4f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8017bb4:	4a52      	ldr	r2, [pc, #328]	@ (8017d00 <RadioSend+0x1e4>)
 8017bb6:	78fb      	ldrb	r3, [r7, #3]
 8017bb8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017bba:	4852      	ldr	r0, [pc, #328]	@ (8017d04 <RadioSend+0x1e8>)
 8017bbc:	f001 ff62 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017bc0:	78fb      	ldrb	r3, [r7, #3]
 8017bc2:	2200      	movs	r2, #0
 8017bc4:	4619      	mov	r1, r3
 8017bc6:	6878      	ldr	r0, [r7, #4]
 8017bc8:	f001 fa12 	bl	8018ff0 <SUBGRF_SendPayload>
            break;
 8017bcc:	e08c      	b.n	8017ce8 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8017bce:	f002 fb7c 	bl	801a2ca <RFW_Is_Init>
 8017bd2:	4603      	mov	r3, r0
 8017bd4:	2b01      	cmp	r3, #1
 8017bd6:	d11d      	bne.n	8017c14 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8017bd8:	f107 020d 	add.w	r2, r7, #13
 8017bdc:	78fb      	ldrb	r3, [r7, #3]
 8017bde:	4619      	mov	r1, r3
 8017be0:	6878      	ldr	r0, [r7, #4]
 8017be2:	f002 fb8a 	bl	801a2fa <RFW_TransmitInit>
 8017be6:	4603      	mov	r3, r0
 8017be8:	2b00      	cmp	r3, #0
 8017bea:	d10c      	bne.n	8017c06 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8017bec:	7b7a      	ldrb	r2, [r7, #13]
 8017bee:	4b44      	ldr	r3, [pc, #272]	@ (8017d00 <RadioSend+0x1e4>)
 8017bf0:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017bf2:	4844      	ldr	r0, [pc, #272]	@ (8017d04 <RadioSend+0x1e8>)
 8017bf4:	f001 ff46 	bl	8019a84 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8017bf8:	7b7b      	ldrb	r3, [r7, #13]
 8017bfa:	2200      	movs	r2, #0
 8017bfc:	4619      	mov	r1, r3
 8017bfe:	6878      	ldr	r0, [r7, #4]
 8017c00:	f001 f9f6 	bl	8018ff0 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8017c04:	e070      	b.n	8017ce8 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8017c06:	4b40      	ldr	r3, [pc, #256]	@ (8017d08 <RadioSend+0x1ec>)
 8017c08:	2201      	movs	r2, #1
 8017c0a:	2100      	movs	r1, #0
 8017c0c:	2002      	movs	r0, #2
 8017c0e:	f003 fc93 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
 8017c12:	e072      	b.n	8017cfa <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8017c14:	4a3a      	ldr	r2, [pc, #232]	@ (8017d00 <RadioSend+0x1e4>)
 8017c16:	78fb      	ldrb	r3, [r7, #3]
 8017c18:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017c1a:	483a      	ldr	r0, [pc, #232]	@ (8017d04 <RadioSend+0x1e8>)
 8017c1c:	f001 ff32 	bl	8019a84 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8017c20:	78fb      	ldrb	r3, [r7, #3]
 8017c22:	2200      	movs	r2, #0
 8017c24:	4619      	mov	r1, r3
 8017c26:	6878      	ldr	r0, [r7, #4]
 8017c28:	f001 f9e2 	bl	8018ff0 <SUBGRF_SendPayload>
            break;
 8017c2c:	e05c      	b.n	8017ce8 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017c2e:	4b34      	ldr	r3, [pc, #208]	@ (8017d00 <RadioSend+0x1e4>)
 8017c30:	2202      	movs	r2, #2
 8017c32:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8017c34:	4a32      	ldr	r2, [pc, #200]	@ (8017d00 <RadioSend+0x1e4>)
 8017c36:	78fb      	ldrb	r3, [r7, #3]
 8017c38:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017c3a:	4832      	ldr	r0, [pc, #200]	@ (8017d04 <RadioSend+0x1e8>)
 8017c3c:	f001 ff22 	bl	8019a84 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017c40:	78fb      	ldrb	r3, [r7, #3]
 8017c42:	2200      	movs	r2, #0
 8017c44:	4619      	mov	r1, r3
 8017c46:	6878      	ldr	r0, [r7, #4]
 8017c48:	f001 f9d2 	bl	8018ff0 <SUBGRF_SendPayload>
            break;
 8017c4c:	e04c      	b.n	8017ce8 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8017c4e:	78fb      	ldrb	r3, [r7, #3]
 8017c50:	461a      	mov	r2, r3
 8017c52:	6879      	ldr	r1, [r7, #4]
 8017c54:	482d      	ldr	r0, [pc, #180]	@ (8017d0c <RadioSend+0x1f0>)
 8017c56:	f000 fcbc 	bl	80185d2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017c5a:	4b29      	ldr	r3, [pc, #164]	@ (8017d00 <RadioSend+0x1e4>)
 8017c5c:	2202      	movs	r2, #2
 8017c5e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8017c60:	78fb      	ldrb	r3, [r7, #3]
 8017c62:	3301      	adds	r3, #1
 8017c64:	b2da      	uxtb	r2, r3
 8017c66:	4b26      	ldr	r3, [pc, #152]	@ (8017d00 <RadioSend+0x1e4>)
 8017c68:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017c6a:	4826      	ldr	r0, [pc, #152]	@ (8017d04 <RadioSend+0x1e8>)
 8017c6c:	f001 ff0a 	bl	8019a84 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8017c70:	2100      	movs	r1, #0
 8017c72:	20f1      	movs	r0, #241	@ 0xf1
 8017c74:	f000 f95c 	bl	8017f30 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8017c78:	2100      	movs	r1, #0
 8017c7a:	20f0      	movs	r0, #240	@ 0xf0
 8017c7c:	f000 f958 	bl	8017f30 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8017c80:	4b1f      	ldr	r3, [pc, #124]	@ (8017d00 <RadioSend+0x1e4>)
 8017c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017c84:	2b64      	cmp	r3, #100	@ 0x64
 8017c86:	d108      	bne.n	8017c9a <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8017c88:	2170      	movs	r1, #112	@ 0x70
 8017c8a:	20f3      	movs	r0, #243	@ 0xf3
 8017c8c:	f000 f950 	bl	8017f30 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8017c90:	211d      	movs	r1, #29
 8017c92:	20f2      	movs	r0, #242	@ 0xf2
 8017c94:	f000 f94c 	bl	8017f30 <RadioWrite>
 8017c98:	e007      	b.n	8017caa <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8017c9a:	21e1      	movs	r1, #225	@ 0xe1
 8017c9c:	20f3      	movs	r0, #243	@ 0xf3
 8017c9e:	f000 f947 	bl	8017f30 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8017ca2:	2104      	movs	r1, #4
 8017ca4:	20f2      	movs	r0, #242	@ 0xf2
 8017ca6:	f000 f943 	bl	8017f30 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8017caa:	78fb      	ldrb	r3, [r7, #3]
 8017cac:	b29b      	uxth	r3, r3
 8017cae:	00db      	lsls	r3, r3, #3
 8017cb0:	b29b      	uxth	r3, r3
 8017cb2:	3302      	adds	r3, #2
 8017cb4:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8017cb6:	89fb      	ldrh	r3, [r7, #14]
 8017cb8:	0a1b      	lsrs	r3, r3, #8
 8017cba:	b29b      	uxth	r3, r3
 8017cbc:	b2db      	uxtb	r3, r3
 8017cbe:	4619      	mov	r1, r3
 8017cc0:	20f4      	movs	r0, #244	@ 0xf4
 8017cc2:	f000 f935 	bl	8017f30 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8017cc6:	89fb      	ldrh	r3, [r7, #14]
 8017cc8:	b2db      	uxtb	r3, r3
 8017cca:	4619      	mov	r1, r3
 8017ccc:	20f5      	movs	r0, #245	@ 0xf5
 8017cce:	f000 f92f 	bl	8017f30 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8017cd2:	78fb      	ldrb	r3, [r7, #3]
 8017cd4:	3301      	adds	r3, #1
 8017cd6:	b2db      	uxtb	r3, r3
 8017cd8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8017cdc:	4619      	mov	r1, r3
 8017cde:	480b      	ldr	r0, [pc, #44]	@ (8017d0c <RadioSend+0x1f0>)
 8017ce0:	f001 f986 	bl	8018ff0 <SUBGRF_SendPayload>
            break;
 8017ce4:	e000      	b.n	8017ce8 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8017ce6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8017ce8:	4b05      	ldr	r3, [pc, #20]	@ (8017d00 <RadioSend+0x1e4>)
 8017cea:	685b      	ldr	r3, [r3, #4]
 8017cec:	4619      	mov	r1, r3
 8017cee:	4808      	ldr	r0, [pc, #32]	@ (8017d10 <RadioSend+0x1f4>)
 8017cf0:	f003 fa88 	bl	801b204 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017cf4:	4806      	ldr	r0, [pc, #24]	@ (8017d10 <RadioSend+0x1f4>)
 8017cf6:	f003 f9a7 	bl	801b048 <UTIL_TIMER_Start>
}
 8017cfa:	3710      	adds	r7, #16
 8017cfc:	46bd      	mov	sp, r7
 8017cfe:	bd80      	pop	{r7, pc}
 8017d00:	20001cc8 	.word	0x20001cc8
 8017d04:	20001cd6 	.word	0x20001cd6
 8017d08:	0801ed1c 	.word	0x0801ed1c
 8017d0c:	20001bc4 	.word	0x20001bc4
 8017d10:	20001d24 	.word	0x20001d24

08017d14 <RadioSleep>:

static void RadioSleep( void )
{
 8017d14:	b580      	push	{r7, lr}
 8017d16:	b082      	sub	sp, #8
 8017d18:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017d1a:	2300      	movs	r3, #0
 8017d1c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017d1e:	793b      	ldrb	r3, [r7, #4]
 8017d20:	f043 0304 	orr.w	r3, r3, #4
 8017d24:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8017d26:	7938      	ldrb	r0, [r7, #4]
 8017d28:	f001 fa3e 	bl	80191a8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017d2c:	2002      	movs	r0, #2
 8017d2e:	f7ea fa05 	bl	800213c <HAL_Delay>
}
 8017d32:	bf00      	nop
 8017d34:	3708      	adds	r7, #8
 8017d36:	46bd      	mov	sp, r7
 8017d38:	bd80      	pop	{r7, pc}

08017d3a <RadioStandby>:

static void RadioStandby( void )
{
 8017d3a:	b580      	push	{r7, lr}
 8017d3c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017d3e:	2000      	movs	r0, #0
 8017d40:	f001 fa66 	bl	8019210 <SUBGRF_SetStandby>
}
 8017d44:	bf00      	nop
 8017d46:	bd80      	pop	{r7, pc}

08017d48 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	b082      	sub	sp, #8
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8017d50:	f002 fabb 	bl	801a2ca <RFW_Is_Init>
 8017d54:	4603      	mov	r3, r0
 8017d56:	2b01      	cmp	r3, #1
 8017d58:	d102      	bne.n	8017d60 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8017d5a:	f002 fade 	bl	801a31a <RFW_ReceiveInit>
 8017d5e:	e007      	b.n	8017d70 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8017d60:	2300      	movs	r3, #0
 8017d62:	2200      	movs	r2, #0
 8017d64:	f240 2162 	movw	r1, #610	@ 0x262
 8017d68:	f240 2062 	movw	r0, #610	@ 0x262
 8017d6c:	f001 fc26 	bl	80195bc <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8017d70:	687b      	ldr	r3, [r7, #4]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d006      	beq.n	8017d84 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017d76:	6879      	ldr	r1, [r7, #4]
 8017d78:	4811      	ldr	r0, [pc, #68]	@ (8017dc0 <RadioRx+0x78>)
 8017d7a:	f003 fa43 	bl	801b204 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017d7e:	4810      	ldr	r0, [pc, #64]	@ (8017dc0 <RadioRx+0x78>)
 8017d80:	f003 f962 	bl	801b048 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8017d84:	4b0f      	ldr	r3, [pc, #60]	@ (8017dc4 <RadioRx+0x7c>)
 8017d86:	2200      	movs	r2, #0
 8017d88:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8017dc4 <RadioRx+0x7c>)
 8017d8c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017d90:	2100      	movs	r1, #0
 8017d92:	4618      	mov	r0, r3
 8017d94:	f002 f8b0 	bl	8019ef8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017d98:	4b0a      	ldr	r3, [pc, #40]	@ (8017dc4 <RadioRx+0x7c>)
 8017d9a:	785b      	ldrb	r3, [r3, #1]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d004      	beq.n	8017daa <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017da0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8017da4:	f001 fa70 	bl	8019288 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8017da8:	e005      	b.n	8017db6 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8017daa:	4b06      	ldr	r3, [pc, #24]	@ (8017dc4 <RadioRx+0x7c>)
 8017dac:	689b      	ldr	r3, [r3, #8]
 8017dae:	019b      	lsls	r3, r3, #6
 8017db0:	4618      	mov	r0, r3
 8017db2:	f001 fa69 	bl	8019288 <SUBGRF_SetRx>
}
 8017db6:	bf00      	nop
 8017db8:	3708      	adds	r7, #8
 8017dba:	46bd      	mov	sp, r7
 8017dbc:	bd80      	pop	{r7, pc}
 8017dbe:	bf00      	nop
 8017dc0:	20001d3c 	.word	0x20001d3c
 8017dc4:	20001cc8 	.word	0x20001cc8

08017dc8 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8017dc8:	b580      	push	{r7, lr}
 8017dca:	b082      	sub	sp, #8
 8017dcc:	af00      	add	r7, sp, #0
 8017dce:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8017dd0:	f002 fa7b 	bl	801a2ca <RFW_Is_Init>
 8017dd4:	4603      	mov	r3, r0
 8017dd6:	2b01      	cmp	r3, #1
 8017dd8:	d102      	bne.n	8017de0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8017dda:	f002 fa9e 	bl	801a31a <RFW_ReceiveInit>
 8017dde:	e007      	b.n	8017df0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8017de0:	2300      	movs	r3, #0
 8017de2:	2200      	movs	r2, #0
 8017de4:	f240 2162 	movw	r1, #610	@ 0x262
 8017de8:	f240 2062 	movw	r0, #610	@ 0x262
 8017dec:	f001 fbe6 	bl	80195bc <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8017df0:	687b      	ldr	r3, [r7, #4]
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	d006      	beq.n	8017e04 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017df6:	6879      	ldr	r1, [r7, #4]
 8017df8:	4811      	ldr	r0, [pc, #68]	@ (8017e40 <RadioRxBoosted+0x78>)
 8017dfa:	f003 fa03 	bl	801b204 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017dfe:	4810      	ldr	r0, [pc, #64]	@ (8017e40 <RadioRxBoosted+0x78>)
 8017e00:	f003 f922 	bl	801b048 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8017e04:	4b0f      	ldr	r3, [pc, #60]	@ (8017e44 <RadioRxBoosted+0x7c>)
 8017e06:	2200      	movs	r2, #0
 8017e08:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8017e44 <RadioRxBoosted+0x7c>)
 8017e0c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017e10:	2100      	movs	r1, #0
 8017e12:	4618      	mov	r0, r3
 8017e14:	f002 f870 	bl	8019ef8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017e18:	4b0a      	ldr	r3, [pc, #40]	@ (8017e44 <RadioRxBoosted+0x7c>)
 8017e1a:	785b      	ldrb	r3, [r3, #1]
 8017e1c:	2b00      	cmp	r3, #0
 8017e1e:	d004      	beq.n	8017e2a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8017e20:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8017e24:	f001 fa50 	bl	80192c8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8017e28:	e005      	b.n	8017e36 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8017e2a:	4b06      	ldr	r3, [pc, #24]	@ (8017e44 <RadioRxBoosted+0x7c>)
 8017e2c:	689b      	ldr	r3, [r3, #8]
 8017e2e:	019b      	lsls	r3, r3, #6
 8017e30:	4618      	mov	r0, r3
 8017e32:	f001 fa49 	bl	80192c8 <SUBGRF_SetRxBoosted>
}
 8017e36:	bf00      	nop
 8017e38:	3708      	adds	r7, #8
 8017e3a:	46bd      	mov	sp, r7
 8017e3c:	bd80      	pop	{r7, pc}
 8017e3e:	bf00      	nop
 8017e40:	20001d3c 	.word	0x20001d3c
 8017e44:	20001cc8 	.word	0x20001cc8

08017e48 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8017e48:	b580      	push	{r7, lr}
 8017e4a:	b082      	sub	sp, #8
 8017e4c:	af00      	add	r7, sp, #0
 8017e4e:	6078      	str	r0, [r7, #4]
 8017e50:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	005a      	lsls	r2, r3, #1
 8017e56:	683b      	ldr	r3, [r7, #0]
 8017e58:	4413      	add	r3, r2
 8017e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8017e8c <RadioSetRxDutyCycle+0x44>)
 8017e5c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017e5e:	2300      	movs	r3, #0
 8017e60:	2200      	movs	r2, #0
 8017e62:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8017e66:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8017e6a:	f001 fba7 	bl	80195bc <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017e6e:	4b07      	ldr	r3, [pc, #28]	@ (8017e8c <RadioSetRxDutyCycle+0x44>)
 8017e70:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017e74:	2100      	movs	r1, #0
 8017e76:	4618      	mov	r0, r3
 8017e78:	f002 f83e 	bl	8019ef8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8017e7c:	6839      	ldr	r1, [r7, #0]
 8017e7e:	6878      	ldr	r0, [r7, #4]
 8017e80:	f001 fa46 	bl	8019310 <SUBGRF_SetRxDutyCycle>
}
 8017e84:	bf00      	nop
 8017e86:	3708      	adds	r7, #8
 8017e88:	46bd      	mov	sp, r7
 8017e8a:	bd80      	pop	{r7, pc}
 8017e8c:	20001cc8 	.word	0x20001cc8

08017e90 <RadioStartCad>:

static void RadioStartCad( void )
{
 8017e90:	b580      	push	{r7, lr}
 8017e92:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017e94:	4b09      	ldr	r3, [pc, #36]	@ (8017ebc <RadioStartCad+0x2c>)
 8017e96:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017e9a:	2100      	movs	r1, #0
 8017e9c:	4618      	mov	r0, r3
 8017e9e:	f002 f82b 	bl	8019ef8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	2200      	movs	r2, #0
 8017ea6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8017eaa:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8017eae:	f001 fb85 	bl	80195bc <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8017eb2:	f001 fa59 	bl	8019368 <SUBGRF_SetCad>
}
 8017eb6:	bf00      	nop
 8017eb8:	bd80      	pop	{r7, pc}
 8017eba:	bf00      	nop
 8017ebc:	20001cc8 	.word	0x20001cc8

08017ec0 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8017ec0:	b580      	push	{r7, lr}
 8017ec2:	b084      	sub	sp, #16
 8017ec4:	af00      	add	r7, sp, #0
 8017ec6:	6078      	str	r0, [r7, #4]
 8017ec8:	460b      	mov	r3, r1
 8017eca:	70fb      	strb	r3, [r7, #3]
 8017ecc:	4613      	mov	r3, r2
 8017ece:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8017ed0:	883b      	ldrh	r3, [r7, #0]
 8017ed2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017ed6:	fb02 f303 	mul.w	r3, r2, r3
 8017eda:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017edc:	6878      	ldr	r0, [r7, #4]
 8017ede:	f001 fbc9 	bl	8019674 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8017ee2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017ee6:	4618      	mov	r0, r3
 8017ee8:	f002 f82e 	bl	8019f48 <SUBGRF_SetRfTxPower>
 8017eec:	4603      	mov	r3, r0
 8017eee:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8017ef0:	7afb      	ldrb	r3, [r7, #11]
 8017ef2:	2101      	movs	r1, #1
 8017ef4:	4618      	mov	r0, r3
 8017ef6:	f001 ffff 	bl	8019ef8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017efa:	f001 fa43 	bl	8019384 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8017efe:	68f9      	ldr	r1, [r7, #12]
 8017f00:	4804      	ldr	r0, [pc, #16]	@ (8017f14 <RadioSetTxContinuousWave+0x54>)
 8017f02:	f003 f97f 	bl	801b204 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017f06:	4803      	ldr	r0, [pc, #12]	@ (8017f14 <RadioSetTxContinuousWave+0x54>)
 8017f08:	f003 f89e 	bl	801b048 <UTIL_TIMER_Start>
}
 8017f0c:	bf00      	nop
 8017f0e:	3710      	adds	r7, #16
 8017f10:	46bd      	mov	sp, r7
 8017f12:	bd80      	pop	{r7, pc}
 8017f14:	20001d24 	.word	0x20001d24

08017f18 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8017f18:	b580      	push	{r7, lr}
 8017f1a:	b082      	sub	sp, #8
 8017f1c:	af00      	add	r7, sp, #0
 8017f1e:	4603      	mov	r3, r0
 8017f20:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8017f22:	f001 fe62 	bl	8019bea <SUBGRF_GetRssiInst>
 8017f26:	4603      	mov	r3, r0
}
 8017f28:	4618      	mov	r0, r3
 8017f2a:	3708      	adds	r7, #8
 8017f2c:	46bd      	mov	sp, r7
 8017f2e:	bd80      	pop	{r7, pc}

08017f30 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8017f30:	b580      	push	{r7, lr}
 8017f32:	b082      	sub	sp, #8
 8017f34:	af00      	add	r7, sp, #0
 8017f36:	4603      	mov	r3, r0
 8017f38:	460a      	mov	r2, r1
 8017f3a:	80fb      	strh	r3, [r7, #6]
 8017f3c:	4613      	mov	r3, r2
 8017f3e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8017f40:	797a      	ldrb	r2, [r7, #5]
 8017f42:	88fb      	ldrh	r3, [r7, #6]
 8017f44:	4611      	mov	r1, r2
 8017f46:	4618      	mov	r0, r3
 8017f48:	f001 fee2 	bl	8019d10 <SUBGRF_WriteRegister>
}
 8017f4c:	bf00      	nop
 8017f4e:	3708      	adds	r7, #8
 8017f50:	46bd      	mov	sp, r7
 8017f52:	bd80      	pop	{r7, pc}

08017f54 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8017f54:	b580      	push	{r7, lr}
 8017f56:	b082      	sub	sp, #8
 8017f58:	af00      	add	r7, sp, #0
 8017f5a:	4603      	mov	r3, r0
 8017f5c:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8017f5e:	88fb      	ldrh	r3, [r7, #6]
 8017f60:	4618      	mov	r0, r3
 8017f62:	f001 fee9 	bl	8019d38 <SUBGRF_ReadRegister>
 8017f66:	4603      	mov	r3, r0
}
 8017f68:	4618      	mov	r0, r3
 8017f6a:	3708      	adds	r7, #8
 8017f6c:	46bd      	mov	sp, r7
 8017f6e:	bd80      	pop	{r7, pc}

08017f70 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017f70:	b580      	push	{r7, lr}
 8017f72:	b082      	sub	sp, #8
 8017f74:	af00      	add	r7, sp, #0
 8017f76:	4603      	mov	r3, r0
 8017f78:	6039      	str	r1, [r7, #0]
 8017f7a:	80fb      	strh	r3, [r7, #6]
 8017f7c:	4613      	mov	r3, r2
 8017f7e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8017f80:	797b      	ldrb	r3, [r7, #5]
 8017f82:	b29a      	uxth	r2, r3
 8017f84:	88fb      	ldrh	r3, [r7, #6]
 8017f86:	6839      	ldr	r1, [r7, #0]
 8017f88:	4618      	mov	r0, r3
 8017f8a:	f001 fee9 	bl	8019d60 <SUBGRF_WriteRegisters>
}
 8017f8e:	bf00      	nop
 8017f90:	3708      	adds	r7, #8
 8017f92:	46bd      	mov	sp, r7
 8017f94:	bd80      	pop	{r7, pc}

08017f96 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8017f96:	b580      	push	{r7, lr}
 8017f98:	b082      	sub	sp, #8
 8017f9a:	af00      	add	r7, sp, #0
 8017f9c:	4603      	mov	r3, r0
 8017f9e:	6039      	str	r1, [r7, #0]
 8017fa0:	80fb      	strh	r3, [r7, #6]
 8017fa2:	4613      	mov	r3, r2
 8017fa4:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8017fa6:	797b      	ldrb	r3, [r7, #5]
 8017fa8:	b29a      	uxth	r2, r3
 8017faa:	88fb      	ldrh	r3, [r7, #6]
 8017fac:	6839      	ldr	r1, [r7, #0]
 8017fae:	4618      	mov	r0, r3
 8017fb0:	f001 fef8 	bl	8019da4 <SUBGRF_ReadRegisters>
}
 8017fb4:	bf00      	nop
 8017fb6:	3708      	adds	r7, #8
 8017fb8:	46bd      	mov	sp, r7
 8017fba:	bd80      	pop	{r7, pc}

08017fbc <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b082      	sub	sp, #8
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	4603      	mov	r3, r0
 8017fc4:	460a      	mov	r2, r1
 8017fc6:	71fb      	strb	r3, [r7, #7]
 8017fc8:	4613      	mov	r3, r2
 8017fca:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8017fcc:	79fb      	ldrb	r3, [r7, #7]
 8017fce:	2b01      	cmp	r3, #1
 8017fd0:	d10a      	bne.n	8017fe8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8017fd2:	4a0e      	ldr	r2, [pc, #56]	@ (801800c <RadioSetMaxPayloadLength+0x50>)
 8017fd4:	79bb      	ldrb	r3, [r7, #6]
 8017fd6:	7013      	strb	r3, [r2, #0]
 8017fd8:	4b0c      	ldr	r3, [pc, #48]	@ (801800c <RadioSetMaxPayloadLength+0x50>)
 8017fda:	781a      	ldrb	r2, [r3, #0]
 8017fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8018010 <RadioSetMaxPayloadLength+0x54>)
 8017fde:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017fe0:	480c      	ldr	r0, [pc, #48]	@ (8018014 <RadioSetMaxPayloadLength+0x58>)
 8017fe2:	f001 fd4f 	bl	8019a84 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017fe6:	e00d      	b.n	8018004 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017fe8:	4b09      	ldr	r3, [pc, #36]	@ (8018010 <RadioSetMaxPayloadLength+0x54>)
 8017fea:	7d5b      	ldrb	r3, [r3, #21]
 8017fec:	2b01      	cmp	r3, #1
 8017fee:	d109      	bne.n	8018004 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8017ff0:	4a06      	ldr	r2, [pc, #24]	@ (801800c <RadioSetMaxPayloadLength+0x50>)
 8017ff2:	79bb      	ldrb	r3, [r7, #6]
 8017ff4:	7013      	strb	r3, [r2, #0]
 8017ff6:	4b05      	ldr	r3, [pc, #20]	@ (801800c <RadioSetMaxPayloadLength+0x50>)
 8017ff8:	781a      	ldrb	r2, [r3, #0]
 8017ffa:	4b05      	ldr	r3, [pc, #20]	@ (8018010 <RadioSetMaxPayloadLength+0x54>)
 8017ffc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017ffe:	4805      	ldr	r0, [pc, #20]	@ (8018014 <RadioSetMaxPayloadLength+0x58>)
 8018000:	f001 fd40 	bl	8019a84 <SUBGRF_SetPacketParams>
}
 8018004:	bf00      	nop
 8018006:	3708      	adds	r7, #8
 8018008:	46bd      	mov	sp, r7
 801800a:	bd80      	pop	{r7, pc}
 801800c:	2000012c 	.word	0x2000012c
 8018010:	20001cc8 	.word	0x20001cc8
 8018014:	20001cd6 	.word	0x20001cd6

08018018 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8018018:	b580      	push	{r7, lr}
 801801a:	b082      	sub	sp, #8
 801801c:	af00      	add	r7, sp, #0
 801801e:	4603      	mov	r3, r0
 8018020:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8018022:	4a13      	ldr	r2, [pc, #76]	@ (8018070 <RadioSetPublicNetwork+0x58>)
 8018024:	79fb      	ldrb	r3, [r7, #7]
 8018026:	7313      	strb	r3, [r2, #12]
 8018028:	4b11      	ldr	r3, [pc, #68]	@ (8018070 <RadioSetPublicNetwork+0x58>)
 801802a:	7b1a      	ldrb	r2, [r3, #12]
 801802c:	4b10      	ldr	r3, [pc, #64]	@ (8018070 <RadioSetPublicNetwork+0x58>)
 801802e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8018030:	2001      	movs	r0, #1
 8018032:	f7ff f82f 	bl	8017094 <RadioSetModem>
    if( enable == true )
 8018036:	79fb      	ldrb	r3, [r7, #7]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d00a      	beq.n	8018052 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801803c:	2134      	movs	r1, #52	@ 0x34
 801803e:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018042:	f001 fe65 	bl	8019d10 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8018046:	2144      	movs	r1, #68	@ 0x44
 8018048:	f240 7041 	movw	r0, #1857	@ 0x741
 801804c:	f001 fe60 	bl	8019d10 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8018050:	e009      	b.n	8018066 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8018052:	2114      	movs	r1, #20
 8018054:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018058:	f001 fe5a 	bl	8019d10 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801805c:	2124      	movs	r1, #36	@ 0x24
 801805e:	f240 7041 	movw	r0, #1857	@ 0x741
 8018062:	f001 fe55 	bl	8019d10 <SUBGRF_WriteRegister>
}
 8018066:	bf00      	nop
 8018068:	3708      	adds	r7, #8
 801806a:	46bd      	mov	sp, r7
 801806c:	bd80      	pop	{r7, pc}
 801806e:	bf00      	nop
 8018070:	20001cc8 	.word	0x20001cc8

08018074 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8018074:	b580      	push	{r7, lr}
 8018076:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8018078:	f001 ff9a 	bl	8019fb0 <SUBGRF_GetRadioWakeUpTime>
 801807c:	4603      	mov	r3, r0
 801807e:	3303      	adds	r3, #3
}
 8018080:	4618      	mov	r0, r3
 8018082:	bd80      	pop	{r7, pc}

08018084 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8018084:	b580      	push	{r7, lr}
 8018086:	b082      	sub	sp, #8
 8018088:	af00      	add	r7, sp, #0
 801808a:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801808c:	f000 f80e 	bl	80180ac <RadioOnTxTimeoutProcess>
}
 8018090:	bf00      	nop
 8018092:	3708      	adds	r7, #8
 8018094:	46bd      	mov	sp, r7
 8018096:	bd80      	pop	{r7, pc}

08018098 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8018098:	b580      	push	{r7, lr}
 801809a:	b082      	sub	sp, #8
 801809c:	af00      	add	r7, sp, #0
 801809e:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 80180a0:	f000 f818 	bl	80180d4 <RadioOnRxTimeoutProcess>
}
 80180a4:	bf00      	nop
 80180a6:	3708      	adds	r7, #8
 80180a8:	46bd      	mov	sp, r7
 80180aa:	bd80      	pop	{r7, pc}

080180ac <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 80180ac:	b580      	push	{r7, lr}
 80180ae:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80180b0:	4b07      	ldr	r3, [pc, #28]	@ (80180d0 <RadioOnTxTimeoutProcess+0x24>)
 80180b2:	681b      	ldr	r3, [r3, #0]
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d008      	beq.n	80180ca <RadioOnTxTimeoutProcess+0x1e>
 80180b8:	4b05      	ldr	r3, [pc, #20]	@ (80180d0 <RadioOnTxTimeoutProcess+0x24>)
 80180ba:	681b      	ldr	r3, [r3, #0]
 80180bc:	685b      	ldr	r3, [r3, #4]
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d003      	beq.n	80180ca <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 80180c2:	4b03      	ldr	r3, [pc, #12]	@ (80180d0 <RadioOnTxTimeoutProcess+0x24>)
 80180c4:	681b      	ldr	r3, [r3, #0]
 80180c6:	685b      	ldr	r3, [r3, #4]
 80180c8:	4798      	blx	r3
    }
}
 80180ca:	bf00      	nop
 80180cc:	bd80      	pop	{r7, pc}
 80180ce:	bf00      	nop
 80180d0:	20001cc4 	.word	0x20001cc4

080180d4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 80180d4:	b580      	push	{r7, lr}
 80180d6:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80180d8:	4b07      	ldr	r3, [pc, #28]	@ (80180f8 <RadioOnRxTimeoutProcess+0x24>)
 80180da:	681b      	ldr	r3, [r3, #0]
 80180dc:	2b00      	cmp	r3, #0
 80180de:	d008      	beq.n	80180f2 <RadioOnRxTimeoutProcess+0x1e>
 80180e0:	4b05      	ldr	r3, [pc, #20]	@ (80180f8 <RadioOnRxTimeoutProcess+0x24>)
 80180e2:	681b      	ldr	r3, [r3, #0]
 80180e4:	68db      	ldr	r3, [r3, #12]
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d003      	beq.n	80180f2 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 80180ea:	4b03      	ldr	r3, [pc, #12]	@ (80180f8 <RadioOnRxTimeoutProcess+0x24>)
 80180ec:	681b      	ldr	r3, [r3, #0]
 80180ee:	68db      	ldr	r3, [r3, #12]
 80180f0:	4798      	blx	r3
    }
}
 80180f2:	bf00      	nop
 80180f4:	bd80      	pop	{r7, pc}
 80180f6:	bf00      	nop
 80180f8:	20001cc4 	.word	0x20001cc4

080180fc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 80180fc:	b580      	push	{r7, lr}
 80180fe:	b082      	sub	sp, #8
 8018100:	af00      	add	r7, sp, #0
 8018102:	4603      	mov	r3, r0
 8018104:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8018106:	4a05      	ldr	r2, [pc, #20]	@ (801811c <RadioOnDioIrq+0x20>)
 8018108:	88fb      	ldrh	r3, [r7, #6]
 801810a:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801810e:	f000 f807 	bl	8018120 <RadioIrqProcess>
}
 8018112:	bf00      	nop
 8018114:	3708      	adds	r7, #8
 8018116:	46bd      	mov	sp, r7
 8018118:	bd80      	pop	{r7, pc}
 801811a:	bf00      	nop
 801811c:	20001cc8 	.word	0x20001cc8

08018120 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8018120:	b5b0      	push	{r4, r5, r7, lr}
 8018122:	b082      	sub	sp, #8
 8018124:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8018126:	2300      	movs	r3, #0
 8018128:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801812a:	2300      	movs	r3, #0
 801812c:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801812e:	4ba8      	ldr	r3, [pc, #672]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 8018130:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8018134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018138:	f000 810d 	beq.w	8018356 <RadioIrqProcess+0x236>
 801813c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018140:	f300 81e8 	bgt.w	8018514 <RadioIrqProcess+0x3f4>
 8018144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018148:	f000 80f1 	beq.w	801832e <RadioIrqProcess+0x20e>
 801814c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018150:	f300 81e0 	bgt.w	8018514 <RadioIrqProcess+0x3f4>
 8018154:	2b80      	cmp	r3, #128	@ 0x80
 8018156:	f000 80d6 	beq.w	8018306 <RadioIrqProcess+0x1e6>
 801815a:	2b80      	cmp	r3, #128	@ 0x80
 801815c:	f300 81da 	bgt.w	8018514 <RadioIrqProcess+0x3f4>
 8018160:	2b20      	cmp	r3, #32
 8018162:	dc49      	bgt.n	80181f8 <RadioIrqProcess+0xd8>
 8018164:	2b00      	cmp	r3, #0
 8018166:	f340 81d5 	ble.w	8018514 <RadioIrqProcess+0x3f4>
 801816a:	3b01      	subs	r3, #1
 801816c:	2b1f      	cmp	r3, #31
 801816e:	f200 81d1 	bhi.w	8018514 <RadioIrqProcess+0x3f4>
 8018172:	a201      	add	r2, pc, #4	@ (adr r2, 8018178 <RadioIrqProcess+0x58>)
 8018174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018178:	08018201 	.word	0x08018201
 801817c:	0801823b 	.word	0x0801823b
 8018180:	08018515 	.word	0x08018515
 8018184:	080183f1 	.word	0x080183f1
 8018188:	08018515 	.word	0x08018515
 801818c:	08018515 	.word	0x08018515
 8018190:	08018515 	.word	0x08018515
 8018194:	0801846d 	.word	0x0801846d
 8018198:	08018515 	.word	0x08018515
 801819c:	08018515 	.word	0x08018515
 80181a0:	08018515 	.word	0x08018515
 80181a4:	08018515 	.word	0x08018515
 80181a8:	08018515 	.word	0x08018515
 80181ac:	08018515 	.word	0x08018515
 80181b0:	08018515 	.word	0x08018515
 80181b4:	08018489 	.word	0x08018489
 80181b8:	08018515 	.word	0x08018515
 80181bc:	08018515 	.word	0x08018515
 80181c0:	08018515 	.word	0x08018515
 80181c4:	08018515 	.word	0x08018515
 80181c8:	08018515 	.word	0x08018515
 80181cc:	08018515 	.word	0x08018515
 80181d0:	08018515 	.word	0x08018515
 80181d4:	08018515 	.word	0x08018515
 80181d8:	08018515 	.word	0x08018515
 80181dc:	08018515 	.word	0x08018515
 80181e0:	08018515 	.word	0x08018515
 80181e4:	08018515 	.word	0x08018515
 80181e8:	08018515 	.word	0x08018515
 80181ec:	08018515 	.word	0x08018515
 80181f0:	08018515 	.word	0x08018515
 80181f4:	08018497 	.word	0x08018497
 80181f8:	2b40      	cmp	r3, #64	@ 0x40
 80181fa:	f000 816d 	beq.w	80184d8 <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 80181fe:	e189      	b.n	8018514 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8018200:	4874      	ldr	r0, [pc, #464]	@ (80183d4 <RadioIrqProcess+0x2b4>)
 8018202:	f002 ff8f 	bl	801b124 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8018206:	2000      	movs	r0, #0
 8018208:	f001 f802 	bl	8019210 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801820c:	f002 f864 	bl	801a2d8 <RFW_Is_LongPacketModeEnabled>
 8018210:	4603      	mov	r3, r0
 8018212:	2b01      	cmp	r3, #1
 8018214:	d101      	bne.n	801821a <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8018216:	f002 f888 	bl	801a32a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801821a:	4b6f      	ldr	r3, [pc, #444]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 801821c:	681b      	ldr	r3, [r3, #0]
 801821e:	2b00      	cmp	r3, #0
 8018220:	f000 817a 	beq.w	8018518 <RadioIrqProcess+0x3f8>
 8018224:	4b6c      	ldr	r3, [pc, #432]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	681b      	ldr	r3, [r3, #0]
 801822a:	2b00      	cmp	r3, #0
 801822c:	f000 8174 	beq.w	8018518 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8018230:	4b69      	ldr	r3, [pc, #420]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018232:	681b      	ldr	r3, [r3, #0]
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	4798      	blx	r3
        break;
 8018238:	e16e      	b.n	8018518 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801823a:	4868      	ldr	r0, [pc, #416]	@ (80183dc <RadioIrqProcess+0x2bc>)
 801823c:	f002 ff72 	bl	801b124 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8018240:	4b63      	ldr	r3, [pc, #396]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 8018242:	785b      	ldrb	r3, [r3, #1]
 8018244:	f083 0301 	eor.w	r3, r3, #1
 8018248:	b2db      	uxtb	r3, r3
 801824a:	2b00      	cmp	r3, #0
 801824c:	d014      	beq.n	8018278 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801824e:	2000      	movs	r0, #0
 8018250:	f000 ffde 	bl	8019210 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8018254:	2100      	movs	r1, #0
 8018256:	f640 1002 	movw	r0, #2306	@ 0x902
 801825a:	f001 fd59 	bl	8019d10 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801825e:	f640 1044 	movw	r0, #2372	@ 0x944
 8018262:	f001 fd69 	bl	8019d38 <SUBGRF_ReadRegister>
 8018266:	4603      	mov	r3, r0
 8018268:	f043 0302 	orr.w	r3, r3, #2
 801826c:	b2db      	uxtb	r3, r3
 801826e:	4619      	mov	r1, r3
 8018270:	f640 1044 	movw	r0, #2372	@ 0x944
 8018274:	f001 fd4c 	bl	8019d10 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8018278:	1dfb      	adds	r3, r7, #7
 801827a:	22ff      	movs	r2, #255	@ 0xff
 801827c:	4619      	mov	r1, r3
 801827e:	4858      	ldr	r0, [pc, #352]	@ (80183e0 <RadioIrqProcess+0x2c0>)
 8018280:	f000 fe94 	bl	8018fac <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8018284:	4857      	ldr	r0, [pc, #348]	@ (80183e4 <RadioIrqProcess+0x2c4>)
 8018286:	f001 fcf1 	bl	8019c6c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801828a:	4b53      	ldr	r3, [pc, #332]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 801828c:	681b      	ldr	r3, [r3, #0]
 801828e:	2b00      	cmp	r3, #0
 8018290:	f000 8144 	beq.w	801851c <RadioIrqProcess+0x3fc>
 8018294:	4b50      	ldr	r3, [pc, #320]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018296:	681b      	ldr	r3, [r3, #0]
 8018298:	689b      	ldr	r3, [r3, #8]
 801829a:	2b00      	cmp	r3, #0
 801829c:	f000 813e 	beq.w	801851c <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 80182a0:	4b4b      	ldr	r3, [pc, #300]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 80182a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80182a6:	2b01      	cmp	r3, #1
 80182a8:	d10e      	bne.n	80182c8 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 80182aa:	4b4b      	ldr	r3, [pc, #300]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	689c      	ldr	r4, [r3, #8]
 80182b0:	79fb      	ldrb	r3, [r7, #7]
 80182b2:	4619      	mov	r1, r3
 80182b4:	4b46      	ldr	r3, [pc, #280]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 80182b6:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 80182ba:	461a      	mov	r2, r3
 80182bc:	4b44      	ldr	r3, [pc, #272]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 80182be:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 80182c2:	4847      	ldr	r0, [pc, #284]	@ (80183e0 <RadioIrqProcess+0x2c0>)
 80182c4:	47a0      	blx	r4
                break;
 80182c6:	e01d      	b.n	8018304 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80182c8:	4b41      	ldr	r3, [pc, #260]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 80182ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80182cc:	463a      	mov	r2, r7
 80182ce:	4611      	mov	r1, r2
 80182d0:	4618      	mov	r0, r3
 80182d2:	f001 ff4f 	bl	801a174 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 80182d6:	4b40      	ldr	r3, [pc, #256]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	689c      	ldr	r4, [r3, #8]
 80182dc:	79fb      	ldrb	r3, [r7, #7]
 80182de:	4619      	mov	r1, r3
 80182e0:	4b3b      	ldr	r3, [pc, #236]	@ (80183d0 <RadioIrqProcess+0x2b0>)
 80182e2:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 80182e6:	4618      	mov	r0, r3
 80182e8:	683b      	ldr	r3, [r7, #0]
 80182ea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80182ee:	4a3e      	ldr	r2, [pc, #248]	@ (80183e8 <RadioIrqProcess+0x2c8>)
 80182f0:	fb82 5203 	smull	r5, r2, r2, r3
 80182f4:	1192      	asrs	r2, r2, #6
 80182f6:	17db      	asrs	r3, r3, #31
 80182f8:	1ad3      	subs	r3, r2, r3
 80182fa:	b25b      	sxtb	r3, r3
 80182fc:	4602      	mov	r2, r0
 80182fe:	4838      	ldr	r0, [pc, #224]	@ (80183e0 <RadioIrqProcess+0x2c0>)
 8018300:	47a0      	blx	r4
                break;
 8018302:	bf00      	nop
        break;
 8018304:	e10a      	b.n	801851c <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8018306:	2000      	movs	r0, #0
 8018308:	f000 ff82 	bl	8019210 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801830c:	4b32      	ldr	r3, [pc, #200]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	2b00      	cmp	r3, #0
 8018312:	f000 8105 	beq.w	8018520 <RadioIrqProcess+0x400>
 8018316:	4b30      	ldr	r3, [pc, #192]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018318:	681b      	ldr	r3, [r3, #0]
 801831a:	699b      	ldr	r3, [r3, #24]
 801831c:	2b00      	cmp	r3, #0
 801831e:	f000 80ff 	beq.w	8018520 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8018322:	4b2d      	ldr	r3, [pc, #180]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018324:	681b      	ldr	r3, [r3, #0]
 8018326:	699b      	ldr	r3, [r3, #24]
 8018328:	2000      	movs	r0, #0
 801832a:	4798      	blx	r3
        break;
 801832c:	e0f8      	b.n	8018520 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801832e:	2000      	movs	r0, #0
 8018330:	f000 ff6e 	bl	8019210 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8018334:	4b28      	ldr	r3, [pc, #160]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018336:	681b      	ldr	r3, [r3, #0]
 8018338:	2b00      	cmp	r3, #0
 801833a:	f000 80f3 	beq.w	8018524 <RadioIrqProcess+0x404>
 801833e:	4b26      	ldr	r3, [pc, #152]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018340:	681b      	ldr	r3, [r3, #0]
 8018342:	699b      	ldr	r3, [r3, #24]
 8018344:	2b00      	cmp	r3, #0
 8018346:	f000 80ed 	beq.w	8018524 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801834a:	4b23      	ldr	r3, [pc, #140]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 801834c:	681b      	ldr	r3, [r3, #0]
 801834e:	699b      	ldr	r3, [r3, #24]
 8018350:	2001      	movs	r0, #1
 8018352:	4798      	blx	r3
        break;
 8018354:	e0e6      	b.n	8018524 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8018356:	4b25      	ldr	r3, [pc, #148]	@ (80183ec <RadioIrqProcess+0x2cc>)
 8018358:	2201      	movs	r2, #1
 801835a:	2100      	movs	r1, #0
 801835c:	2002      	movs	r0, #2
 801835e:	f003 f8eb 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8018362:	f000 fe09 	bl	8018f78 <SUBGRF_GetOperatingMode>
 8018366:	4603      	mov	r3, r0
 8018368:	2b04      	cmp	r3, #4
 801836a:	d115      	bne.n	8018398 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801836c:	4819      	ldr	r0, [pc, #100]	@ (80183d4 <RadioIrqProcess+0x2b4>)
 801836e:	f002 fed9 	bl	801b124 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8018372:	2000      	movs	r0, #0
 8018374:	f000 ff4c 	bl	8019210 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8018378:	4b17      	ldr	r3, [pc, #92]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	2b00      	cmp	r3, #0
 801837e:	f000 80d3 	beq.w	8018528 <RadioIrqProcess+0x408>
 8018382:	4b15      	ldr	r3, [pc, #84]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	685b      	ldr	r3, [r3, #4]
 8018388:	2b00      	cmp	r3, #0
 801838a:	f000 80cd 	beq.w	8018528 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801838e:	4b12      	ldr	r3, [pc, #72]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 8018390:	681b      	ldr	r3, [r3, #0]
 8018392:	685b      	ldr	r3, [r3, #4]
 8018394:	4798      	blx	r3
        break;
 8018396:	e0c7      	b.n	8018528 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8018398:	f000 fdee 	bl	8018f78 <SUBGRF_GetOperatingMode>
 801839c:	4603      	mov	r3, r0
 801839e:	2b05      	cmp	r3, #5
 80183a0:	f040 80c2 	bne.w	8018528 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 80183a4:	480d      	ldr	r0, [pc, #52]	@ (80183dc <RadioIrqProcess+0x2bc>)
 80183a6:	f002 febd 	bl	801b124 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80183aa:	2000      	movs	r0, #0
 80183ac:	f000 ff30 	bl	8019210 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80183b0:	4b09      	ldr	r3, [pc, #36]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	f000 80b7 	beq.w	8018528 <RadioIrqProcess+0x408>
 80183ba:	4b07      	ldr	r3, [pc, #28]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	68db      	ldr	r3, [r3, #12]
 80183c0:	2b00      	cmp	r3, #0
 80183c2:	f000 80b1 	beq.w	8018528 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 80183c6:	4b04      	ldr	r3, [pc, #16]	@ (80183d8 <RadioIrqProcess+0x2b8>)
 80183c8:	681b      	ldr	r3, [r3, #0]
 80183ca:	68db      	ldr	r3, [r3, #12]
 80183cc:	4798      	blx	r3
        break;
 80183ce:	e0ab      	b.n	8018528 <RadioIrqProcess+0x408>
 80183d0:	20001cc8 	.word	0x20001cc8
 80183d4:	20001d24 	.word	0x20001d24
 80183d8:	20001cc4 	.word	0x20001cc4
 80183dc:	20001d3c 	.word	0x20001d3c
 80183e0:	20001bc4 	.word	0x20001bc4
 80183e4:	20001cec 	.word	0x20001cec
 80183e8:	10624dd3 	.word	0x10624dd3
 80183ec:	0801ed34 	.word	0x0801ed34
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 80183f0:	4b54      	ldr	r3, [pc, #336]	@ (8018544 <RadioIrqProcess+0x424>)
 80183f2:	2201      	movs	r2, #1
 80183f4:	2100      	movs	r1, #0
 80183f6:	2002      	movs	r0, #2
 80183f8:	f003 f89e 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 80183fc:	4b52      	ldr	r3, [pc, #328]	@ (8018548 <RadioIrqProcess+0x428>)
 80183fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018400:	2b00      	cmp	r3, #0
 8018402:	f000 8093 	beq.w	801852c <RadioIrqProcess+0x40c>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 8018406:	4a51      	ldr	r2, [pc, #324]	@ (801854c <RadioIrqProcess+0x42c>)
 8018408:	4b4f      	ldr	r3, [pc, #316]	@ (8018548 <RadioIrqProcess+0x428>)
 801840a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801840c:	0c1b      	lsrs	r3, r3, #16
 801840e:	b2db      	uxtb	r3, r3
 8018410:	4619      	mov	r1, r3
 8018412:	f640 1003 	movw	r0, #2307	@ 0x903
 8018416:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 8018418:	4a4c      	ldr	r2, [pc, #304]	@ (801854c <RadioIrqProcess+0x42c>)
 801841a:	4b4b      	ldr	r3, [pc, #300]	@ (8018548 <RadioIrqProcess+0x428>)
 801841c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801841e:	0a1b      	lsrs	r3, r3, #8
 8018420:	b2db      	uxtb	r3, r3
 8018422:	4619      	mov	r1, r3
 8018424:	f640 1004 	movw	r0, #2308	@ 0x904
 8018428:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 801842a:	4a48      	ldr	r2, [pc, #288]	@ (801854c <RadioIrqProcess+0x42c>)
 801842c:	4b46      	ldr	r3, [pc, #280]	@ (8018548 <RadioIrqProcess+0x428>)
 801842e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018430:	b2db      	uxtb	r3, r3
 8018432:	4619      	mov	r1, r3
 8018434:	f640 1005 	movw	r0, #2309	@ 0x905
 8018438:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 801843a:	4c44      	ldr	r4, [pc, #272]	@ (801854c <RadioIrqProcess+0x42c>)
 801843c:	4b44      	ldr	r3, [pc, #272]	@ (8018550 <RadioIrqProcess+0x430>)
 801843e:	f640 1002 	movw	r0, #2306	@ 0x902
 8018442:	4798      	blx	r3
 8018444:	4603      	mov	r3, r0
 8018446:	f043 0301 	orr.w	r3, r3, #1
 801844a:	b2db      	uxtb	r3, r3
 801844c:	4619      	mov	r1, r3
 801844e:	f640 1002 	movw	r0, #2306	@ 0x902
 8018452:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 8018454:	4b3c      	ldr	r3, [pc, #240]	@ (8018548 <RadioIrqProcess+0x428>)
 8018456:	2200      	movs	r2, #0
 8018458:	659a      	str	r2, [r3, #88]	@ 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801845a:	2300      	movs	r3, #0
 801845c:	2200      	movs	r2, #0
 801845e:	f240 2162 	movw	r1, #610	@ 0x262
 8018462:	f240 2062 	movw	r0, #610	@ 0x262
 8018466:	f001 f8a9 	bl	80195bc <SUBGRF_SetDioIrqParams>
        break;
 801846a:	e05f      	b.n	801852c <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801846c:	4b39      	ldr	r3, [pc, #228]	@ (8018554 <RadioIrqProcess+0x434>)
 801846e:	2201      	movs	r2, #1
 8018470:	2100      	movs	r1, #0
 8018472:	2002      	movs	r0, #2
 8018474:	f003 f860 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8018478:	f001 ff27 	bl	801a2ca <RFW_Is_Init>
 801847c:	4603      	mov	r3, r0
 801847e:	2b01      	cmp	r3, #1
 8018480:	d156      	bne.n	8018530 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8018482:	f001 ff58 	bl	801a336 <RFW_ReceivePayload>
        break;
 8018486:	e053      	b.n	8018530 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8018488:	4b33      	ldr	r3, [pc, #204]	@ (8018558 <RadioIrqProcess+0x438>)
 801848a:	2201      	movs	r2, #1
 801848c:	2100      	movs	r1, #0
 801848e:	2002      	movs	r0, #2
 8018490:	f003 f852 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8018494:	e051      	b.n	801853a <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8018496:	4831      	ldr	r0, [pc, #196]	@ (801855c <RadioIrqProcess+0x43c>)
 8018498:	f002 fe44 	bl	801b124 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801849c:	4b2a      	ldr	r3, [pc, #168]	@ (8018548 <RadioIrqProcess+0x428>)
 801849e:	785b      	ldrb	r3, [r3, #1]
 80184a0:	f083 0301 	eor.w	r3, r3, #1
 80184a4:	b2db      	uxtb	r3, r3
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d002      	beq.n	80184b0 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 80184aa:	2000      	movs	r0, #0
 80184ac:	f000 feb0 	bl	8019210 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80184b0:	4b2b      	ldr	r3, [pc, #172]	@ (8018560 <RadioIrqProcess+0x440>)
 80184b2:	681b      	ldr	r3, [r3, #0]
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	d03d      	beq.n	8018534 <RadioIrqProcess+0x414>
 80184b8:	4b29      	ldr	r3, [pc, #164]	@ (8018560 <RadioIrqProcess+0x440>)
 80184ba:	681b      	ldr	r3, [r3, #0]
 80184bc:	68db      	ldr	r3, [r3, #12]
 80184be:	2b00      	cmp	r3, #0
 80184c0:	d038      	beq.n	8018534 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 80184c2:	4b27      	ldr	r3, [pc, #156]	@ (8018560 <RadioIrqProcess+0x440>)
 80184c4:	681b      	ldr	r3, [r3, #0]
 80184c6:	68db      	ldr	r3, [r3, #12]
 80184c8:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 80184ca:	4b26      	ldr	r3, [pc, #152]	@ (8018564 <RadioIrqProcess+0x444>)
 80184cc:	2201      	movs	r2, #1
 80184ce:	2100      	movs	r1, #0
 80184d0:	2002      	movs	r0, #2
 80184d2:	f003 f831 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80184d6:	e02d      	b.n	8018534 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80184d8:	4b23      	ldr	r3, [pc, #140]	@ (8018568 <RadioIrqProcess+0x448>)
 80184da:	2201      	movs	r2, #1
 80184dc:	2100      	movs	r1, #0
 80184de:	2002      	movs	r0, #2
 80184e0:	f003 f82a 	bl	801b538 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 80184e4:	4b18      	ldr	r3, [pc, #96]	@ (8018548 <RadioIrqProcess+0x428>)
 80184e6:	785b      	ldrb	r3, [r3, #1]
 80184e8:	f083 0301 	eor.w	r3, r3, #1
 80184ec:	b2db      	uxtb	r3, r3
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	d002      	beq.n	80184f8 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 80184f2:	2000      	movs	r0, #0
 80184f4:	f000 fe8c 	bl	8019210 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80184f8:	4b19      	ldr	r3, [pc, #100]	@ (8018560 <RadioIrqProcess+0x440>)
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	2b00      	cmp	r3, #0
 80184fe:	d01b      	beq.n	8018538 <RadioIrqProcess+0x418>
 8018500:	4b17      	ldr	r3, [pc, #92]	@ (8018560 <RadioIrqProcess+0x440>)
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	691b      	ldr	r3, [r3, #16]
 8018506:	2b00      	cmp	r3, #0
 8018508:	d016      	beq.n	8018538 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801850a:	4b15      	ldr	r3, [pc, #84]	@ (8018560 <RadioIrqProcess+0x440>)
 801850c:	681b      	ldr	r3, [r3, #0]
 801850e:	691b      	ldr	r3, [r3, #16]
 8018510:	4798      	blx	r3
        break;
 8018512:	e011      	b.n	8018538 <RadioIrqProcess+0x418>
        break;
 8018514:	bf00      	nop
 8018516:	e010      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018518:	bf00      	nop
 801851a:	e00e      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 801851c:	bf00      	nop
 801851e:	e00c      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018520:	bf00      	nop
 8018522:	e00a      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018524:	bf00      	nop
 8018526:	e008      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018528:	bf00      	nop
 801852a:	e006      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 801852c:	bf00      	nop
 801852e:	e004      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018530:	bf00      	nop
 8018532:	e002      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018534:	bf00      	nop
 8018536:	e000      	b.n	801853a <RadioIrqProcess+0x41a>
        break;
 8018538:	bf00      	nop
    }
}
 801853a:	bf00      	nop
 801853c:	3708      	adds	r7, #8
 801853e:	46bd      	mov	sp, r7
 8018540:	bdb0      	pop	{r4, r5, r7, pc}
 8018542:	bf00      	nop
 8018544:	0801ed48 	.word	0x0801ed48
 8018548:	20001cc8 	.word	0x20001cc8
 801854c:	08017f31 	.word	0x08017f31
 8018550:	08017f55 	.word	0x08017f55
 8018554:	0801ed54 	.word	0x0801ed54
 8018558:	0801ed60 	.word	0x0801ed60
 801855c:	20001d3c 	.word	0x20001d3c
 8018560:	20001cc4 	.word	0x20001cc4
 8018564:	0801ed6c 	.word	0x0801ed6c
 8018568:	0801ed78 	.word	0x0801ed78

0801856c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801856c:	b580      	push	{r7, lr}
 801856e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8018570:	4b09      	ldr	r3, [pc, #36]	@ (8018598 <RadioTxPrbs+0x2c>)
 8018572:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018576:	2101      	movs	r1, #1
 8018578:	4618      	mov	r0, r3
 801857a:	f001 fcbd 	bl	8019ef8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801857e:	4b07      	ldr	r3, [pc, #28]	@ (801859c <RadioTxPrbs+0x30>)
 8018580:	212d      	movs	r1, #45	@ 0x2d
 8018582:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8018586:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8018588:	f000 ff05 	bl	8019396 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801858c:	4804      	ldr	r0, [pc, #16]	@ (80185a0 <RadioTxPrbs+0x34>)
 801858e:	f000 fe5b 	bl	8019248 <SUBGRF_SetTx>
}
 8018592:	bf00      	nop
 8018594:	bd80      	pop	{r7, pc}
 8018596:	bf00      	nop
 8018598:	20001cc8 	.word	0x20001cc8
 801859c:	08017f31 	.word	0x08017f31
 80185a0:	000fffff 	.word	0x000fffff

080185a4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80185a4:	b580      	push	{r7, lr}
 80185a6:	b084      	sub	sp, #16
 80185a8:	af00      	add	r7, sp, #0
 80185aa:	4603      	mov	r3, r0
 80185ac:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80185ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80185b2:	4618      	mov	r0, r3
 80185b4:	f001 fcc8 	bl	8019f48 <SUBGRF_SetRfTxPower>
 80185b8:	4603      	mov	r3, r0
 80185ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 80185bc:	7bfb      	ldrb	r3, [r7, #15]
 80185be:	2101      	movs	r1, #1
 80185c0:	4618      	mov	r0, r3
 80185c2:	f001 fc99 	bl	8019ef8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80185c6:	f000 fedd 	bl	8019384 <SUBGRF_SetTxContinuousWave>
}
 80185ca:	bf00      	nop
 80185cc:	3710      	adds	r7, #16
 80185ce:	46bd      	mov	sp, r7
 80185d0:	bd80      	pop	{r7, pc}

080185d2 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 80185d2:	b480      	push	{r7}
 80185d4:	b089      	sub	sp, #36	@ 0x24
 80185d6:	af00      	add	r7, sp, #0
 80185d8:	60f8      	str	r0, [r7, #12]
 80185da:	60b9      	str	r1, [r7, #8]
 80185dc:	4613      	mov	r3, r2
 80185de:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 80185e0:	2300      	movs	r3, #0
 80185e2:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 80185e4:	2300      	movs	r3, #0
 80185e6:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 80185e8:	2300      	movs	r3, #0
 80185ea:	61bb      	str	r3, [r7, #24]
 80185ec:	e011      	b.n	8018612 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 80185ee:	69bb      	ldr	r3, [r7, #24]
 80185f0:	68ba      	ldr	r2, [r7, #8]
 80185f2:	4413      	add	r3, r2
 80185f4:	781a      	ldrb	r2, [r3, #0]
 80185f6:	69bb      	ldr	r3, [r7, #24]
 80185f8:	68b9      	ldr	r1, [r7, #8]
 80185fa:	440b      	add	r3, r1
 80185fc:	43d2      	mvns	r2, r2
 80185fe:	b2d2      	uxtb	r2, r2
 8018600:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8018602:	69bb      	ldr	r3, [r7, #24]
 8018604:	68fa      	ldr	r2, [r7, #12]
 8018606:	4413      	add	r3, r2
 8018608:	2200      	movs	r2, #0
 801860a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801860c:	69bb      	ldr	r3, [r7, #24]
 801860e:	3301      	adds	r3, #1
 8018610:	61bb      	str	r3, [r7, #24]
 8018612:	79fb      	ldrb	r3, [r7, #7]
 8018614:	69ba      	ldr	r2, [r7, #24]
 8018616:	429a      	cmp	r2, r3
 8018618:	dbe9      	blt.n	80185ee <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801861a:	2300      	movs	r3, #0
 801861c:	61bb      	str	r3, [r7, #24]
 801861e:	e049      	b.n	80186b4 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8018620:	69bb      	ldr	r3, [r7, #24]
 8018622:	425a      	negs	r2, r3
 8018624:	f003 0307 	and.w	r3, r3, #7
 8018628:	f002 0207 	and.w	r2, r2, #7
 801862c:	bf58      	it	pl
 801862e:	4253      	negpl	r3, r2
 8018630:	b2db      	uxtb	r3, r3
 8018632:	f1c3 0307 	rsb	r3, r3, #7
 8018636:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8018638:	69bb      	ldr	r3, [r7, #24]
 801863a:	2b00      	cmp	r3, #0
 801863c:	da00      	bge.n	8018640 <payload_integration+0x6e>
 801863e:	3307      	adds	r3, #7
 8018640:	10db      	asrs	r3, r3, #3
 8018642:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8018644:	69bb      	ldr	r3, [r7, #24]
 8018646:	3301      	adds	r3, #1
 8018648:	425a      	negs	r2, r3
 801864a:	f003 0307 	and.w	r3, r3, #7
 801864e:	f002 0207 	and.w	r2, r2, #7
 8018652:	bf58      	it	pl
 8018654:	4253      	negpl	r3, r2
 8018656:	b2db      	uxtb	r3, r3
 8018658:	f1c3 0307 	rsb	r3, r3, #7
 801865c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801865e:	69bb      	ldr	r3, [r7, #24]
 8018660:	3301      	adds	r3, #1
 8018662:	2b00      	cmp	r3, #0
 8018664:	da00      	bge.n	8018668 <payload_integration+0x96>
 8018666:	3307      	adds	r3, #7
 8018668:	10db      	asrs	r3, r3, #3
 801866a:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801866c:	7dbb      	ldrb	r3, [r7, #22]
 801866e:	68ba      	ldr	r2, [r7, #8]
 8018670:	4413      	add	r3, r2
 8018672:	781b      	ldrb	r3, [r3, #0]
 8018674:	461a      	mov	r2, r3
 8018676:	7dfb      	ldrb	r3, [r7, #23]
 8018678:	fa42 f303 	asr.w	r3, r2, r3
 801867c:	b2db      	uxtb	r3, r3
 801867e:	f003 0301 	and.w	r3, r3, #1
 8018682:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8018684:	7ffa      	ldrb	r2, [r7, #31]
 8018686:	7cfb      	ldrb	r3, [r7, #19]
 8018688:	4053      	eors	r3, r2
 801868a:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801868c:	7d3b      	ldrb	r3, [r7, #20]
 801868e:	68fa      	ldr	r2, [r7, #12]
 8018690:	4413      	add	r3, r2
 8018692:	781b      	ldrb	r3, [r3, #0]
 8018694:	b25a      	sxtb	r2, r3
 8018696:	7ff9      	ldrb	r1, [r7, #31]
 8018698:	7d7b      	ldrb	r3, [r7, #21]
 801869a:	fa01 f303 	lsl.w	r3, r1, r3
 801869e:	b25b      	sxtb	r3, r3
 80186a0:	4313      	orrs	r3, r2
 80186a2:	b259      	sxtb	r1, r3
 80186a4:	7d3b      	ldrb	r3, [r7, #20]
 80186a6:	68fa      	ldr	r2, [r7, #12]
 80186a8:	4413      	add	r3, r2
 80186aa:	b2ca      	uxtb	r2, r1
 80186ac:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 80186ae:	69bb      	ldr	r3, [r7, #24]
 80186b0:	3301      	adds	r3, #1
 80186b2:	61bb      	str	r3, [r7, #24]
 80186b4:	79fb      	ldrb	r3, [r7, #7]
 80186b6:	00db      	lsls	r3, r3, #3
 80186b8:	69ba      	ldr	r2, [r7, #24]
 80186ba:	429a      	cmp	r2, r3
 80186bc:	dbb0      	blt.n	8018620 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80186be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80186c2:	01db      	lsls	r3, r3, #7
 80186c4:	b25a      	sxtb	r2, r3
 80186c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80186ca:	019b      	lsls	r3, r3, #6
 80186cc:	b25b      	sxtb	r3, r3
 80186ce:	4313      	orrs	r3, r2
 80186d0:	b25b      	sxtb	r3, r3
 80186d2:	7ffa      	ldrb	r2, [r7, #31]
 80186d4:	2a00      	cmp	r2, #0
 80186d6:	d101      	bne.n	80186dc <payload_integration+0x10a>
 80186d8:	2220      	movs	r2, #32
 80186da:	e000      	b.n	80186de <payload_integration+0x10c>
 80186dc:	2200      	movs	r2, #0
 80186de:	4313      	orrs	r3, r2
 80186e0:	b259      	sxtb	r1, r3
 80186e2:	79fb      	ldrb	r3, [r7, #7]
 80186e4:	68fa      	ldr	r2, [r7, #12]
 80186e6:	4413      	add	r3, r2
 80186e8:	b2ca      	uxtb	r2, r1
 80186ea:	701a      	strb	r2, [r3, #0]
}
 80186ec:	bf00      	nop
 80186ee:	3724      	adds	r7, #36	@ 0x24
 80186f0:	46bd      	mov	sp, r7
 80186f2:	bc80      	pop	{r7}
 80186f4:	4770      	bx	lr
	...

080186f8 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 80186f8:	b580      	push	{r7, lr}
 80186fa:	b08c      	sub	sp, #48	@ 0x30
 80186fc:	af00      	add	r7, sp, #0
 80186fe:	60b9      	str	r1, [r7, #8]
 8018700:	607a      	str	r2, [r7, #4]
 8018702:	603b      	str	r3, [r7, #0]
 8018704:	4603      	mov	r3, r0
 8018706:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 8018708:	2300      	movs	r3, #0
 801870a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801870c:	f107 0320 	add.w	r3, r7, #32
 8018710:	2200      	movs	r2, #0
 8018712:	601a      	str	r2, [r3, #0]
 8018714:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8018716:	f001 fdd2 	bl	801a2be <RFW_DeInit>

    if( rxContinuous != 0 )
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	2b00      	cmp	r3, #0
 801871e:	d001      	beq.n	8018724 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 8018720:	2300      	movs	r3, #0
 8018722:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	2b00      	cmp	r3, #0
 8018728:	bf14      	ite	ne
 801872a:	2301      	movne	r3, #1
 801872c:	2300      	moveq	r3, #0
 801872e:	b2da      	uxtb	r2, r3
 8018730:	4ba3      	ldr	r3, [pc, #652]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018732:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8018734:	7bfb      	ldrb	r3, [r7, #15]
 8018736:	2b00      	cmp	r3, #0
 8018738:	d003      	beq.n	8018742 <RadioSetRxGenericConfig+0x4a>
 801873a:	2b01      	cmp	r3, #1
 801873c:	f000 80dc 	beq.w	80188f8 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8018740:	e195      	b.n	8018a6e <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8018742:	68bb      	ldr	r3, [r7, #8]
 8018744:	689b      	ldr	r3, [r3, #8]
 8018746:	2b00      	cmp	r3, #0
 8018748:	d003      	beq.n	8018752 <RadioSetRxGenericConfig+0x5a>
 801874a:	68bb      	ldr	r3, [r7, #8]
 801874c:	68db      	ldr	r3, [r3, #12]
 801874e:	2b00      	cmp	r3, #0
 8018750:	d102      	bne.n	8018758 <RadioSetRxGenericConfig+0x60>
            return -1;
 8018752:	f04f 33ff 	mov.w	r3, #4294967295
 8018756:	e18b      	b.n	8018a70 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8018758:	68bb      	ldr	r3, [r7, #8]
 801875a:	7f9b      	ldrb	r3, [r3, #30]
 801875c:	2b08      	cmp	r3, #8
 801875e:	d902      	bls.n	8018766 <RadioSetRxGenericConfig+0x6e>
            return -1;
 8018760:	f04f 33ff 	mov.w	r3, #4294967295
 8018764:	e184      	b.n	8018a70 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8018766:	68bb      	ldr	r3, [r7, #8]
 8018768:	6919      	ldr	r1, [r3, #16]
 801876a:	68bb      	ldr	r3, [r7, #8]
 801876c:	7f9b      	ldrb	r3, [r3, #30]
 801876e:	461a      	mov	r2, r3
 8018770:	f107 0320 	add.w	r3, r7, #32
 8018774:	4618      	mov	r0, r3
 8018776:	f001 fe95 	bl	801a4a4 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801877a:	68bb      	ldr	r3, [r7, #8]
 801877c:	681b      	ldr	r3, [r3, #0]
 801877e:	2b00      	cmp	r3, #0
 8018780:	bf14      	ite	ne
 8018782:	2301      	movne	r3, #1
 8018784:	2300      	moveq	r3, #0
 8018786:	b2db      	uxtb	r3, r3
 8018788:	4618      	mov	r0, r3
 801878a:	f000 fe0d 	bl	80193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801878e:	4b8c      	ldr	r3, [pc, #560]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018790:	2200      	movs	r2, #0
 8018792:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8018796:	68bb      	ldr	r3, [r7, #8]
 8018798:	689b      	ldr	r3, [r3, #8]
 801879a:	4a89      	ldr	r2, [pc, #548]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801879c:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801879e:	68bb      	ldr	r3, [r7, #8]
 80187a0:	f893 2020 	ldrb.w	r2, [r3, #32]
 80187a4:	4b86      	ldr	r3, [pc, #536]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 80187aa:	68bb      	ldr	r3, [r7, #8]
 80187ac:	685b      	ldr	r3, [r3, #4]
 80187ae:	4618      	mov	r0, r3
 80187b0:	f001 fcb8 	bl	801a124 <SUBGRF_GetFskBandwidthRegValue>
 80187b4:	4603      	mov	r3, r0
 80187b6:	461a      	mov	r2, r3
 80187b8:	4b81      	ldr	r3, [pc, #516]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80187be:	4b80      	ldr	r3, [pc, #512]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187c0:	2200      	movs	r2, #0
 80187c2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 80187c4:	68bb      	ldr	r3, [r7, #8]
 80187c6:	68db      	ldr	r3, [r3, #12]
 80187c8:	b29b      	uxth	r3, r3
 80187ca:	00db      	lsls	r3, r3, #3
 80187cc:	b29a      	uxth	r2, r3
 80187ce:	4b7c      	ldr	r3, [pc, #496]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187d0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80187d2:	68bb      	ldr	r3, [r7, #8]
 80187d4:	7fda      	ldrb	r2, [r3, #31]
 80187d6:	4b7a      	ldr	r3, [pc, #488]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187d8:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80187da:	68bb      	ldr	r3, [r7, #8]
 80187dc:	7f9b      	ldrb	r3, [r3, #30]
 80187de:	00db      	lsls	r3, r3, #3
 80187e0:	b2da      	uxtb	r2, r3
 80187e2:	4b77      	ldr	r3, [pc, #476]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187e4:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80187e6:	68bb      	ldr	r3, [r7, #8]
 80187e8:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80187ec:	4b74      	ldr	r3, [pc, #464]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80187ee:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80187f0:	68bb      	ldr	r3, [r7, #8]
 80187f2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d105      	bne.n	8018806 <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80187fa:	68bb      	ldr	r3, [r7, #8]
 80187fc:	695b      	ldr	r3, [r3, #20]
 80187fe:	b2da      	uxtb	r2, r3
 8018800:	4b6f      	ldr	r3, [pc, #444]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018802:	759a      	strb	r2, [r3, #22]
 8018804:	e00b      	b.n	801881e <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8018806:	68bb      	ldr	r3, [r7, #8]
 8018808:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801880c:	2b02      	cmp	r3, #2
 801880e:	d103      	bne.n	8018818 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8018810:	4b6b      	ldr	r3, [pc, #428]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018812:	22ff      	movs	r2, #255	@ 0xff
 8018814:	759a      	strb	r2, [r3, #22]
 8018816:	e002      	b.n	801881e <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8018818:	4b69      	ldr	r3, [pc, #420]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801881a:	22ff      	movs	r2, #255	@ 0xff
 801881c:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801881e:	68bb      	ldr	r3, [r7, #8]
 8018820:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8018824:	2b02      	cmp	r3, #2
 8018826:	d004      	beq.n	8018832 <RadioSetRxGenericConfig+0x13a>
 8018828:	68bb      	ldr	r3, [r7, #8]
 801882a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801882e:	2b02      	cmp	r3, #2
 8018830:	d12d      	bne.n	801888e <RadioSetRxGenericConfig+0x196>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018832:	68bb      	ldr	r3, [r7, #8]
 8018834:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8018838:	2bf1      	cmp	r3, #241	@ 0xf1
 801883a:	d00c      	beq.n	8018856 <RadioSetRxGenericConfig+0x15e>
 801883c:	68bb      	ldr	r3, [r7, #8]
 801883e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8018842:	2bf2      	cmp	r3, #242	@ 0xf2
 8018844:	d007      	beq.n	8018856 <RadioSetRxGenericConfig+0x15e>
 8018846:	68bb      	ldr	r3, [r7, #8]
 8018848:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801884c:	2b01      	cmp	r3, #1
 801884e:	d002      	beq.n	8018856 <RadioSetRxGenericConfig+0x15e>
            return -1;
 8018850:	f04f 33ff 	mov.w	r3, #4294967295
 8018854:	e10c      	b.n	8018a70 <RadioSetRxGenericConfig+0x378>
          ConfigGeneric.rtx = CONFIG_RX;
 8018856:	2300      	movs	r3, #0
 8018858:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 801885a:	68bb      	ldr	r3, [r7, #8]
 801885c:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801885e:	4b59      	ldr	r3, [pc, #356]	@ (80189c4 <RadioSetRxGenericConfig+0x2cc>)
 8018860:	6819      	ldr	r1, [r3, #0]
 8018862:	f107 0314 	add.w	r3, r7, #20
 8018866:	4a58      	ldr	r2, [pc, #352]	@ (80189c8 <RadioSetRxGenericConfig+0x2d0>)
 8018868:	4618      	mov	r0, r3
 801886a:	f001 fd1b 	bl	801a2a4 <RFW_Init>
 801886e:	4603      	mov	r3, r0
 8018870:	2b00      	cmp	r3, #0
 8018872:	d002      	beq.n	801887a <RadioSetRxGenericConfig+0x182>
            return -1;
 8018874:	f04f 33ff 	mov.w	r3, #4294967295
 8018878:	e0fa      	b.n	8018a70 <RadioSetRxGenericConfig+0x378>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801887a:	4b51      	ldr	r3, [pc, #324]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801887c:	2200      	movs	r2, #0
 801887e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8018880:	4b4f      	ldr	r3, [pc, #316]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018882:	2201      	movs	r2, #1
 8018884:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018886:	4b4e      	ldr	r3, [pc, #312]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018888:	2200      	movs	r2, #0
 801888a:	755a      	strb	r2, [r3, #21]
        {
 801888c:	e00e      	b.n	80188ac <RadioSetRxGenericConfig+0x1b4>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801888e:	68bb      	ldr	r3, [r7, #8]
 8018890:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8018894:	4b4a      	ldr	r3, [pc, #296]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018896:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8018898:	68bb      	ldr	r3, [r7, #8]
 801889a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801889e:	4b48      	ldr	r3, [pc, #288]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80188a0:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 80188a2:	68bb      	ldr	r3, [r7, #8]
 80188a4:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80188a8:	4b45      	ldr	r3, [pc, #276]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80188aa:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80188ac:	f7ff fa45 	bl	8017d3a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80188b0:	2000      	movs	r0, #0
 80188b2:	f7fe fbef 	bl	8017094 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80188b6:	4845      	ldr	r0, [pc, #276]	@ (80189cc <RadioSetRxGenericConfig+0x2d4>)
 80188b8:	f001 f816 	bl	80198e8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80188bc:	4844      	ldr	r0, [pc, #272]	@ (80189d0 <RadioSetRxGenericConfig+0x2d8>)
 80188be:	f001 f8e1 	bl	8019a84 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80188c2:	f107 0320 	add.w	r3, r7, #32
 80188c6:	4618      	mov	r0, r3
 80188c8:	f000 fba5 	bl	8019016 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80188cc:	68bb      	ldr	r3, [r7, #8]
 80188ce:	8b9b      	ldrh	r3, [r3, #28]
 80188d0:	4618      	mov	r0, r3
 80188d2:	f000 fbef 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80188d6:	68bb      	ldr	r3, [r7, #8]
 80188d8:	8b1b      	ldrh	r3, [r3, #24]
 80188da:	4618      	mov	r0, r3
 80188dc:	f000 fbca 	bl	8019074 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80188e0:	683b      	ldr	r3, [r7, #0]
 80188e2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80188e6:	fb03 f202 	mul.w	r2, r3, r2
 80188ea:	68bb      	ldr	r3, [r7, #8]
 80188ec:	689b      	ldr	r3, [r3, #8]
 80188ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80188f2:	4a33      	ldr	r2, [pc, #204]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80188f4:	6093      	str	r3, [r2, #8]
        break;
 80188f6:	e0ba      	b.n	8018a6e <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 80188f8:	68bb      	ldr	r3, [r7, #8]
 80188fa:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80188fc:	2b00      	cmp	r3, #0
 80188fe:	d102      	bne.n	8018906 <RadioSetRxGenericConfig+0x20e>
            return -1;
 8018900:	f04f 33ff 	mov.w	r3, #4294967295
 8018904:	e0b4      	b.n	8018a70 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8018906:	68bb      	ldr	r3, [r7, #8]
 8018908:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801890c:	2b01      	cmp	r3, #1
 801890e:	d104      	bne.n	801891a <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8018910:	68bb      	ldr	r3, [r7, #8]
 8018912:	695b      	ldr	r3, [r3, #20]
 8018914:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8018918:	e002      	b.n	8018920 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 801891a:	23ff      	movs	r3, #255	@ 0xff
 801891c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8018920:	68bb      	ldr	r3, [r7, #8]
 8018922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018924:	2b00      	cmp	r3, #0
 8018926:	bf14      	ite	ne
 8018928:	2301      	movne	r3, #1
 801892a:	2300      	moveq	r3, #0
 801892c:	b2db      	uxtb	r3, r3
 801892e:	4618      	mov	r0, r3
 8018930:	f000 fd3a 	bl	80193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8018934:	683b      	ldr	r3, [r7, #0]
 8018936:	b2db      	uxtb	r3, r3
 8018938:	4618      	mov	r0, r3
 801893a:	f000 fd44 	bl	80193c6 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801893e:	4b20      	ldr	r3, [pc, #128]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018940:	2201      	movs	r2, #1
 8018942:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8018946:	68bb      	ldr	r3, [r7, #8]
 8018948:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801894c:	4b1c      	ldr	r3, [pc, #112]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801894e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8018952:	68bb      	ldr	r3, [r7, #8]
 8018954:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8018958:	4b19      	ldr	r3, [pc, #100]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801895a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801895e:	68bb      	ldr	r3, [r7, #8]
 8018960:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8018964:	4b16      	ldr	r3, [pc, #88]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018966:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801896a:	68bb      	ldr	r3, [r7, #8]
 801896c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018970:	2b02      	cmp	r3, #2
 8018972:	d010      	beq.n	8018996 <RadioSetRxGenericConfig+0x29e>
 8018974:	2b02      	cmp	r3, #2
 8018976:	dc2d      	bgt.n	80189d4 <RadioSetRxGenericConfig+0x2dc>
 8018978:	2b00      	cmp	r3, #0
 801897a:	d002      	beq.n	8018982 <RadioSetRxGenericConfig+0x28a>
 801897c:	2b01      	cmp	r3, #1
 801897e:	d005      	beq.n	801898c <RadioSetRxGenericConfig+0x294>
            break;
 8018980:	e028      	b.n	80189d4 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018982:	4b0f      	ldr	r3, [pc, #60]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 8018984:	2200      	movs	r2, #0
 8018986:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801898a:	e024      	b.n	80189d6 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801898c:	4b0c      	ldr	r3, [pc, #48]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 801898e:	2201      	movs	r2, #1
 8018990:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018994:	e01f      	b.n	80189d6 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8018996:	68bb      	ldr	r3, [r7, #8]
 8018998:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801899c:	2b0b      	cmp	r3, #11
 801899e:	d004      	beq.n	80189aa <RadioSetRxGenericConfig+0x2b2>
 80189a0:	68bb      	ldr	r3, [r7, #8]
 80189a2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80189a6:	2b0c      	cmp	r3, #12
 80189a8:	d104      	bne.n	80189b4 <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80189aa:	4b05      	ldr	r3, [pc, #20]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80189ac:	2201      	movs	r2, #1
 80189ae:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80189b2:	e010      	b.n	80189d6 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80189b4:	4b02      	ldr	r3, [pc, #8]	@ (80189c0 <RadioSetRxGenericConfig+0x2c8>)
 80189b6:	2200      	movs	r2, #0
 80189b8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80189bc:	e00b      	b.n	80189d6 <RadioSetRxGenericConfig+0x2de>
 80189be:	bf00      	nop
 80189c0:	20001cc8 	.word	0x20001cc8
 80189c4:	20001cc4 	.word	0x20001cc4
 80189c8:	20001d3c 	.word	0x20001d3c
 80189cc:	20001d00 	.word	0x20001d00
 80189d0:	20001cd6 	.word	0x20001cd6
            break;
 80189d4:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80189d6:	4b28      	ldr	r3, [pc, #160]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 80189d8:	2201      	movs	r2, #1
 80189da:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80189dc:	68bb      	ldr	r3, [r7, #8]
 80189de:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80189e0:	4b25      	ldr	r3, [pc, #148]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 80189e2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80189e4:	68bb      	ldr	r3, [r7, #8]
 80189e6:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80189ea:	4b23      	ldr	r3, [pc, #140]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 80189ec:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80189ee:	4a22      	ldr	r2, [pc, #136]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 80189f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80189f4:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80189f6:	68bb      	ldr	r3, [r7, #8]
 80189f8:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80189fc:	4b1e      	ldr	r3, [pc, #120]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 80189fe:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8018a02:	68bb      	ldr	r3, [r7, #8]
 8018a04:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8018a08:	4b1b      	ldr	r3, [pc, #108]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 8018a0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8018a0e:	f7ff f994 	bl	8017d3a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8018a12:	2001      	movs	r0, #1
 8018a14:	f7fe fb3e 	bl	8017094 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018a18:	4818      	ldr	r0, [pc, #96]	@ (8018a7c <RadioSetRxGenericConfig+0x384>)
 8018a1a:	f000 ff65 	bl	80198e8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018a1e:	4818      	ldr	r0, [pc, #96]	@ (8018a80 <RadioSetRxGenericConfig+0x388>)
 8018a20:	f001 f830 	bl	8019a84 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8018a24:	4b14      	ldr	r3, [pc, #80]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 8018a26:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8018a2a:	2b01      	cmp	r3, #1
 8018a2c:	d10d      	bne.n	8018a4a <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8018a2e:	f240 7036 	movw	r0, #1846	@ 0x736
 8018a32:	f001 f981 	bl	8019d38 <SUBGRF_ReadRegister>
 8018a36:	4603      	mov	r3, r0
 8018a38:	f023 0304 	bic.w	r3, r3, #4
 8018a3c:	b2db      	uxtb	r3, r3
 8018a3e:	4619      	mov	r1, r3
 8018a40:	f240 7036 	movw	r0, #1846	@ 0x736
 8018a44:	f001 f964 	bl	8019d10 <SUBGRF_WriteRegister>
 8018a48:	e00c      	b.n	8018a64 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8018a4a:	f240 7036 	movw	r0, #1846	@ 0x736
 8018a4e:	f001 f973 	bl	8019d38 <SUBGRF_ReadRegister>
 8018a52:	4603      	mov	r3, r0
 8018a54:	f043 0304 	orr.w	r3, r3, #4
 8018a58:	b2db      	uxtb	r3, r3
 8018a5a:	4619      	mov	r1, r3
 8018a5c:	f240 7036 	movw	r0, #1846	@ 0x736
 8018a60:	f001 f956 	bl	8019d10 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8018a64:	4b04      	ldr	r3, [pc, #16]	@ (8018a78 <RadioSetRxGenericConfig+0x380>)
 8018a66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018a6a:	609a      	str	r2, [r3, #8]
        break;
 8018a6c:	bf00      	nop
    }
    return status;
 8018a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8018a70:	4618      	mov	r0, r3
 8018a72:	3730      	adds	r7, #48	@ 0x30
 8018a74:	46bd      	mov	sp, r7
 8018a76:	bd80      	pop	{r7, pc}
 8018a78:	20001cc8 	.word	0x20001cc8
 8018a7c:	20001d00 	.word	0x20001d00
 8018a80:	20001cd6 	.word	0x20001cd6

08018a84 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8018a84:	b580      	push	{r7, lr}
 8018a86:	b08e      	sub	sp, #56	@ 0x38
 8018a88:	af00      	add	r7, sp, #0
 8018a8a:	60b9      	str	r1, [r7, #8]
 8018a8c:	607b      	str	r3, [r7, #4]
 8018a8e:	4603      	mov	r3, r0
 8018a90:	73fb      	strb	r3, [r7, #15]
 8018a92:	4613      	mov	r3, r2
 8018a94:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8018a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018a9a:	2200      	movs	r2, #0
 8018a9c:	601a      	str	r2, [r3, #0]
 8018a9e:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8018aa0:	f001 fc0d 	bl	801a2be <RFW_DeInit>
    switch( modem )
 8018aa4:	7bfb      	ldrb	r3, [r7, #15]
 8018aa6:	2b03      	cmp	r3, #3
 8018aa8:	f200 8205 	bhi.w	8018eb6 <RadioSetTxGenericConfig+0x432>
 8018aac:	a201      	add	r2, pc, #4	@ (adr r2, 8018ab4 <RadioSetTxGenericConfig+0x30>)
 8018aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018ab2:	bf00      	nop
 8018ab4:	08018c39 	.word	0x08018c39
 8018ab8:	08018d81 	.word	0x08018d81
 8018abc:	08018e79 	.word	0x08018e79
 8018ac0:	08018ac5 	.word	0x08018ac5
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8018ac4:	68bb      	ldr	r3, [r7, #8]
 8018ac6:	7c9b      	ldrb	r3, [r3, #18]
 8018ac8:	2b08      	cmp	r3, #8
 8018aca:	d902      	bls.n	8018ad2 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8018acc:	f04f 33ff 	mov.w	r3, #4294967295
 8018ad0:	e206      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 8018ad2:	68bb      	ldr	r3, [r7, #8]
 8018ad4:	6899      	ldr	r1, [r3, #8]
 8018ad6:	68bb      	ldr	r3, [r7, #8]
 8018ad8:	7c9b      	ldrb	r3, [r3, #18]
 8018ada:	461a      	mov	r2, r3
 8018adc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018ae0:	4618      	mov	r0, r3
 8018ae2:	f001 fcdf 	bl	801a4a4 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8018ae6:	68bb      	ldr	r3, [r7, #8]
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	d102      	bne.n	8018af4 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8018aee:	f04f 33ff 	mov.w	r3, #4294967295
 8018af2:	e1f5      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
        }
        else if (config->msk.BitRate<= 10000)
 8018af4:	68bb      	ldr	r3, [r7, #8]
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8018afc:	4293      	cmp	r3, r2
 8018afe:	d813      	bhi.n	8018b28 <RadioSetTxGenericConfig+0xa4>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 8018b00:	2302      	movs	r3, #2
 8018b02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8018b06:	4b99      	ldr	r3, [pc, #612]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b08:	2203      	movs	r2, #3
 8018b0a:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8018b0c:	4b97      	ldr	r3, [pc, #604]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b0e:	2203      	movs	r2, #3
 8018b10:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8018b14:	68bb      	ldr	r3, [r7, #8]
 8018b16:	681b      	ldr	r3, [r3, #0]
 8018b18:	4a94      	ldr	r2, [pc, #592]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b1a:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8018b1c:	68bb      	ldr	r3, [r7, #8]
 8018b1e:	7cda      	ldrb	r2, [r3, #19]
 8018b20:	4b92      	ldr	r3, [pc, #584]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8018b26:	e017      	b.n	8018b58 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
          radio_modem= MODEM_FSK;
 8018b28:	2300      	movs	r3, #0
 8018b2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018b2e:	4b8f      	ldr	r3, [pc, #572]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b30:	2200      	movs	r2, #0
 8018b32:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018b34:	4b8d      	ldr	r3, [pc, #564]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b36:	2200      	movs	r2, #0
 8018b38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8018b3c:	68bb      	ldr	r3, [r7, #8]
 8018b3e:	681b      	ldr	r3, [r3, #0]
 8018b40:	4a8a      	ldr	r2, [pc, #552]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b42:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8018b44:	68bb      	ldr	r3, [r7, #8]
 8018b46:	7cda      	ldrb	r2, [r3, #19]
 8018b48:	4b88      	ldr	r3, [pc, #544]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 8018b4e:	68bb      	ldr	r3, [r7, #8]
 8018b50:	681b      	ldr	r3, [r3, #0]
 8018b52:	089b      	lsrs	r3, r3, #2
 8018b54:	4a85      	ldr	r2, [pc, #532]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b56:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8018b58:	68bb      	ldr	r3, [r7, #8]
 8018b5a:	685b      	ldr	r3, [r3, #4]
 8018b5c:	b29b      	uxth	r3, r3
 8018b5e:	00db      	lsls	r3, r3, #3
 8018b60:	b29a      	uxth	r2, r3
 8018b62:	4b82      	ldr	r3, [pc, #520]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b64:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8018b66:	4b81      	ldr	r3, [pc, #516]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b68:	2204      	movs	r2, #4
 8018b6a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8018b6c:	68bb      	ldr	r3, [r7, #8]
 8018b6e:	7c9b      	ldrb	r3, [r3, #18]
 8018b70:	00db      	lsls	r3, r3, #3
 8018b72:	b2da      	uxtb	r2, r3
 8018b74:	4b7d      	ldr	r3, [pc, #500]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b76:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8018b78:	4b7c      	ldr	r3, [pc, #496]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018b7a:	2200      	movs	r2, #0
 8018b7c:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8018b7e:	68bb      	ldr	r3, [r7, #8]
 8018b80:	7d9b      	ldrb	r3, [r3, #22]
 8018b82:	2b02      	cmp	r3, #2
 8018b84:	d003      	beq.n	8018b8e <RadioSetTxGenericConfig+0x10a>
 8018b86:	68bb      	ldr	r3, [r7, #8]
 8018b88:	7d1b      	ldrb	r3, [r3, #20]
 8018b8a:	2b02      	cmp	r3, #2
 8018b8c:	d12b      	bne.n	8018be6 <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018b8e:	68bb      	ldr	r3, [r7, #8]
 8018b90:	7d5b      	ldrb	r3, [r3, #21]
 8018b92:	2bf1      	cmp	r3, #241	@ 0xf1
 8018b94:	d00a      	beq.n	8018bac <RadioSetTxGenericConfig+0x128>
 8018b96:	68bb      	ldr	r3, [r7, #8]
 8018b98:	7d5b      	ldrb	r3, [r3, #21]
 8018b9a:	2bf2      	cmp	r3, #242	@ 0xf2
 8018b9c:	d006      	beq.n	8018bac <RadioSetTxGenericConfig+0x128>
 8018b9e:	68bb      	ldr	r3, [r7, #8]
 8018ba0:	7d5b      	ldrb	r3, [r3, #21]
 8018ba2:	2b01      	cmp	r3, #1
 8018ba4:	d002      	beq.n	8018bac <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 8018ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8018baa:	e199      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 8018bac:	68bb      	ldr	r3, [r7, #8]
 8018bae:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8018bb0:	2301      	movs	r3, #1
 8018bb2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8018bb6:	4b6e      	ldr	r3, [pc, #440]	@ (8018d70 <RadioSetTxGenericConfig+0x2ec>)
 8018bb8:	6819      	ldr	r1, [r3, #0]
 8018bba:	f107 0320 	add.w	r3, r7, #32
 8018bbe:	4a6d      	ldr	r2, [pc, #436]	@ (8018d74 <RadioSetTxGenericConfig+0x2f0>)
 8018bc0:	4618      	mov	r0, r3
 8018bc2:	f001 fb6f 	bl	801a2a4 <RFW_Init>
 8018bc6:	4603      	mov	r3, r0
 8018bc8:	2b00      	cmp	r3, #0
 8018bca:	d002      	beq.n	8018bd2 <RadioSetTxGenericConfig+0x14e>
            {
              return -1;
 8018bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8018bd0:	e186      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8018bd2:	4b66      	ldr	r3, [pc, #408]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018bd4:	2200      	movs	r2, #0
 8018bd6:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 8018bd8:	4b64      	ldr	r3, [pc, #400]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018bda:	2201      	movs	r2, #1
 8018bdc:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018bde:	4b63      	ldr	r3, [pc, #396]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018be0:	2200      	movs	r2, #0
 8018be2:	755a      	strb	r2, [r3, #21]
        {
 8018be4:	e00b      	b.n	8018bfe <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8018be6:	68bb      	ldr	r3, [r7, #8]
 8018be8:	7d5a      	ldrb	r2, [r3, #21]
 8018bea:	4b60      	ldr	r3, [pc, #384]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018bec:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8018bee:	68bb      	ldr	r3, [r7, #8]
 8018bf0:	7d9a      	ldrb	r2, [r3, #22]
 8018bf2:	4b5e      	ldr	r3, [pc, #376]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018bf4:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8018bf6:	68bb      	ldr	r3, [r7, #8]
 8018bf8:	7d1a      	ldrb	r2, [r3, #20]
 8018bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018bfc:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8018bfe:	f7ff f89c 	bl	8017d3a <RadioStandby>
        RadioSetModem( radio_modem );
 8018c02:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018c06:	4618      	mov	r0, r3
 8018c08:	f7fe fa44 	bl	8017094 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018c0c:	485a      	ldr	r0, [pc, #360]	@ (8018d78 <RadioSetTxGenericConfig+0x2f4>)
 8018c0e:	f000 fe6b 	bl	80198e8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018c12:	485a      	ldr	r0, [pc, #360]	@ (8018d7c <RadioSetTxGenericConfig+0x2f8>)
 8018c14:	f000 ff36 	bl	8019a84 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018c18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018c1c:	4618      	mov	r0, r3
 8018c1e:	f000 f9fa 	bl	8019016 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8018c22:	68bb      	ldr	r3, [r7, #8]
 8018c24:	8a1b      	ldrh	r3, [r3, #16]
 8018c26:	4618      	mov	r0, r3
 8018c28:	f000 fa44 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 8018c2c:	68bb      	ldr	r3, [r7, #8]
 8018c2e:	899b      	ldrh	r3, [r3, #12]
 8018c30:	4618      	mov	r0, r3
 8018c32:	f000 fa1f 	bl	8019074 <SUBGRF_SetCrcPolynomial>
        break;
 8018c36:	e13f      	b.n	8018eb8 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8018c38:	68bb      	ldr	r3, [r7, #8]
 8018c3a:	681b      	ldr	r3, [r3, #0]
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	d102      	bne.n	8018c46 <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8018c40:	f04f 33ff 	mov.w	r3, #4294967295
 8018c44:	e14c      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 8018c46:	68bb      	ldr	r3, [r7, #8]
 8018c48:	7c9b      	ldrb	r3, [r3, #18]
 8018c4a:	2b08      	cmp	r3, #8
 8018c4c:	d902      	bls.n	8018c54 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 8018c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8018c52:	e145      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 8018c54:	68bb      	ldr	r3, [r7, #8]
 8018c56:	6899      	ldr	r1, [r3, #8]
 8018c58:	68bb      	ldr	r3, [r7, #8]
 8018c5a:	7c9b      	ldrb	r3, [r3, #18]
 8018c5c:	461a      	mov	r2, r3
 8018c5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018c62:	4618      	mov	r0, r3
 8018c64:	f001 fc1e 	bl	801a4a4 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018c68:	4b40      	ldr	r3, [pc, #256]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c6a:	2200      	movs	r2, #0
 8018c6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8018c70:	68bb      	ldr	r3, [r7, #8]
 8018c72:	681b      	ldr	r3, [r3, #0]
 8018c74:	4a3d      	ldr	r2, [pc, #244]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c76:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8018c78:	68bb      	ldr	r3, [r7, #8]
 8018c7a:	7cda      	ldrb	r2, [r3, #19]
 8018c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8018c82:	68bb      	ldr	r3, [r7, #8]
 8018c84:	699b      	ldr	r3, [r3, #24]
 8018c86:	4a39      	ldr	r2, [pc, #228]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c88:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018c8a:	4b38      	ldr	r3, [pc, #224]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c8c:	2200      	movs	r2, #0
 8018c8e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8018c90:	68bb      	ldr	r3, [r7, #8]
 8018c92:	685b      	ldr	r3, [r3, #4]
 8018c94:	b29b      	uxth	r3, r3
 8018c96:	00db      	lsls	r3, r3, #3
 8018c98:	b29a      	uxth	r2, r3
 8018c9a:	4b34      	ldr	r3, [pc, #208]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018c9c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8018c9e:	4b33      	ldr	r3, [pc, #204]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018ca0:	2204      	movs	r2, #4
 8018ca2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8018ca4:	68bb      	ldr	r3, [r7, #8]
 8018ca6:	7c9b      	ldrb	r3, [r3, #18]
 8018ca8:	00db      	lsls	r3, r3, #3
 8018caa:	b2da      	uxtb	r2, r3
 8018cac:	4b2f      	ldr	r3, [pc, #188]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018cae:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8018cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018cb2:	2200      	movs	r2, #0
 8018cb4:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8018cb6:	68bb      	ldr	r3, [r7, #8]
 8018cb8:	7d9b      	ldrb	r3, [r3, #22]
 8018cba:	2b02      	cmp	r3, #2
 8018cbc:	d003      	beq.n	8018cc6 <RadioSetTxGenericConfig+0x242>
 8018cbe:	68bb      	ldr	r3, [r7, #8]
 8018cc0:	7d1b      	ldrb	r3, [r3, #20]
 8018cc2:	2b02      	cmp	r3, #2
 8018cc4:	d12a      	bne.n	8018d1c <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018cc6:	68bb      	ldr	r3, [r7, #8]
 8018cc8:	7d5b      	ldrb	r3, [r3, #21]
 8018cca:	2bf1      	cmp	r3, #241	@ 0xf1
 8018ccc:	d00a      	beq.n	8018ce4 <RadioSetTxGenericConfig+0x260>
 8018cce:	68bb      	ldr	r3, [r7, #8]
 8018cd0:	7d5b      	ldrb	r3, [r3, #21]
 8018cd2:	2bf2      	cmp	r3, #242	@ 0xf2
 8018cd4:	d006      	beq.n	8018ce4 <RadioSetTxGenericConfig+0x260>
 8018cd6:	68bb      	ldr	r3, [r7, #8]
 8018cd8:	7d5b      	ldrb	r3, [r3, #21]
 8018cda:	2b01      	cmp	r3, #1
 8018cdc:	d002      	beq.n	8018ce4 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8018cde:	f04f 33ff 	mov.w	r3, #4294967295
 8018ce2:	e0fd      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8018ce8:	68bb      	ldr	r3, [r7, #8]
 8018cea:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8018cec:	4b20      	ldr	r3, [pc, #128]	@ (8018d70 <RadioSetTxGenericConfig+0x2ec>)
 8018cee:	6819      	ldr	r1, [r3, #0]
 8018cf0:	f107 0314 	add.w	r3, r7, #20
 8018cf4:	4a1f      	ldr	r2, [pc, #124]	@ (8018d74 <RadioSetTxGenericConfig+0x2f0>)
 8018cf6:	4618      	mov	r0, r3
 8018cf8:	f001 fad4 	bl	801a2a4 <RFW_Init>
 8018cfc:	4603      	mov	r3, r0
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d002      	beq.n	8018d08 <RadioSetTxGenericConfig+0x284>
            {
              return -1;
 8018d02:	f04f 33ff 	mov.w	r3, #4294967295
 8018d06:	e0eb      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8018d08:	4b18      	ldr	r3, [pc, #96]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d0a:	2200      	movs	r2, #0
 8018d0c:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 8018d0e:	4b17      	ldr	r3, [pc, #92]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d10:	2201      	movs	r2, #1
 8018d12:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018d14:	4b15      	ldr	r3, [pc, #84]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d16:	2200      	movs	r2, #0
 8018d18:	755a      	strb	r2, [r3, #21]
        {
 8018d1a:	e00b      	b.n	8018d34 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8018d1c:	68bb      	ldr	r3, [r7, #8]
 8018d1e:	7d5a      	ldrb	r2, [r3, #21]
 8018d20:	4b12      	ldr	r3, [pc, #72]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d22:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8018d24:	68bb      	ldr	r3, [r7, #8]
 8018d26:	7d9a      	ldrb	r2, [r3, #22]
 8018d28:	4b10      	ldr	r3, [pc, #64]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d2a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8018d2c:	68bb      	ldr	r3, [r7, #8]
 8018d2e:	7d1a      	ldrb	r2, [r3, #20]
 8018d30:	4b0e      	ldr	r3, [pc, #56]	@ (8018d6c <RadioSetTxGenericConfig+0x2e8>)
 8018d32:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8018d34:	f7ff f801 	bl	8017d3a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8018d38:	2000      	movs	r0, #0
 8018d3a:	f7fe f9ab 	bl	8017094 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018d3e:	480e      	ldr	r0, [pc, #56]	@ (8018d78 <RadioSetTxGenericConfig+0x2f4>)
 8018d40:	f000 fdd2 	bl	80198e8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018d44:	480d      	ldr	r0, [pc, #52]	@ (8018d7c <RadioSetTxGenericConfig+0x2f8>)
 8018d46:	f000 fe9d 	bl	8019a84 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018d4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018d4e:	4618      	mov	r0, r3
 8018d50:	f000 f961 	bl	8019016 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8018d54:	68bb      	ldr	r3, [r7, #8]
 8018d56:	8a1b      	ldrh	r3, [r3, #16]
 8018d58:	4618      	mov	r0, r3
 8018d5a:	f000 f9ab 	bl	80190b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8018d5e:	68bb      	ldr	r3, [r7, #8]
 8018d60:	899b      	ldrh	r3, [r3, #12]
 8018d62:	4618      	mov	r0, r3
 8018d64:	f000 f986 	bl	8019074 <SUBGRF_SetCrcPolynomial>
        break;
 8018d68:	e0a6      	b.n	8018eb8 <RadioSetTxGenericConfig+0x434>
 8018d6a:	bf00      	nop
 8018d6c:	20001cc8 	.word	0x20001cc8
 8018d70:	20001cc4 	.word	0x20001cc4
 8018d74:	20001d24 	.word	0x20001d24
 8018d78:	20001d00 	.word	0x20001d00
 8018d7c:	20001cd6 	.word	0x20001cd6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8018d80:	4b59      	ldr	r3, [pc, #356]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018d82:	2201      	movs	r2, #1
 8018d84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8018d88:	68bb      	ldr	r3, [r7, #8]
 8018d8a:	781a      	ldrb	r2, [r3, #0]
 8018d8c:	4b56      	ldr	r3, [pc, #344]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018d8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8018d92:	68bb      	ldr	r3, [r7, #8]
 8018d94:	785a      	ldrb	r2, [r3, #1]
 8018d96:	4b54      	ldr	r3, [pc, #336]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8018d9c:	68bb      	ldr	r3, [r7, #8]
 8018d9e:	789a      	ldrb	r2, [r3, #2]
 8018da0:	4b51      	ldr	r3, [pc, #324]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018da2:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8018da6:	68bb      	ldr	r3, [r7, #8]
 8018da8:	78db      	ldrb	r3, [r3, #3]
 8018daa:	2b02      	cmp	r3, #2
 8018dac:	d010      	beq.n	8018dd0 <RadioSetTxGenericConfig+0x34c>
 8018dae:	2b02      	cmp	r3, #2
 8018db0:	dc20      	bgt.n	8018df4 <RadioSetTxGenericConfig+0x370>
 8018db2:	2b00      	cmp	r3, #0
 8018db4:	d002      	beq.n	8018dbc <RadioSetTxGenericConfig+0x338>
 8018db6:	2b01      	cmp	r3, #1
 8018db8:	d005      	beq.n	8018dc6 <RadioSetTxGenericConfig+0x342>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 8018dba:	e01b      	b.n	8018df4 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018dbc:	4b4a      	ldr	r3, [pc, #296]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018dbe:	2200      	movs	r2, #0
 8018dc0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018dc4:	e017      	b.n	8018df6 <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018dc6:	4b48      	ldr	r3, [pc, #288]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018dc8:	2201      	movs	r2, #1
 8018dca:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018dce:	e012      	b.n	8018df6 <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8018dd0:	68bb      	ldr	r3, [r7, #8]
 8018dd2:	781b      	ldrb	r3, [r3, #0]
 8018dd4:	2b0b      	cmp	r3, #11
 8018dd6:	d003      	beq.n	8018de0 <RadioSetTxGenericConfig+0x35c>
 8018dd8:	68bb      	ldr	r3, [r7, #8]
 8018dda:	781b      	ldrb	r3, [r3, #0]
 8018ddc:	2b0c      	cmp	r3, #12
 8018dde:	d104      	bne.n	8018dea <RadioSetTxGenericConfig+0x366>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018de0:	4b41      	ldr	r3, [pc, #260]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018de2:	2201      	movs	r2, #1
 8018de4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018de8:	e005      	b.n	8018df6 <RadioSetTxGenericConfig+0x372>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018dea:	4b3f      	ldr	r3, [pc, #252]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018dec:	2200      	movs	r2, #0
 8018dee:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018df2:	e000      	b.n	8018df6 <RadioSetTxGenericConfig+0x372>
            break;
 8018df4:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8018df6:	4b3c      	ldr	r3, [pc, #240]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018df8:	2201      	movs	r2, #1
 8018dfa:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8018dfc:	68bb      	ldr	r3, [r7, #8]
 8018dfe:	889a      	ldrh	r2, [r3, #4]
 8018e00:	4b39      	ldr	r3, [pc, #228]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e02:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8018e04:	68bb      	ldr	r3, [r7, #8]
 8018e06:	799a      	ldrb	r2, [r3, #6]
 8018e08:	4b37      	ldr	r3, [pc, #220]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e0a:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8018e0c:	68bb      	ldr	r3, [r7, #8]
 8018e0e:	79da      	ldrb	r2, [r3, #7]
 8018e10:	4b35      	ldr	r3, [pc, #212]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e12:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8018e16:	68bb      	ldr	r3, [r7, #8]
 8018e18:	7a1a      	ldrb	r2, [r3, #8]
 8018e1a:	4b33      	ldr	r3, [pc, #204]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e1c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 8018e20:	f7fe ff8b 	bl	8017d3a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8018e24:	2001      	movs	r0, #1
 8018e26:	f7fe f935 	bl	8017094 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018e2a:	4830      	ldr	r0, [pc, #192]	@ (8018eec <RadioSetTxGenericConfig+0x468>)
 8018e2c:	f000 fd5c 	bl	80198e8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018e30:	482f      	ldr	r0, [pc, #188]	@ (8018ef0 <RadioSetTxGenericConfig+0x46c>)
 8018e32:	f000 fe27 	bl	8019a84 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8018e36:	4b2c      	ldr	r3, [pc, #176]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8018e3c:	2b06      	cmp	r3, #6
 8018e3e:	d10d      	bne.n	8018e5c <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8018e40:	f640 0089 	movw	r0, #2185	@ 0x889
 8018e44:	f000 ff78 	bl	8019d38 <SUBGRF_ReadRegister>
 8018e48:	4603      	mov	r3, r0
 8018e4a:	f023 0304 	bic.w	r3, r3, #4
 8018e4e:	b2db      	uxtb	r3, r3
 8018e50:	4619      	mov	r1, r3
 8018e52:	f640 0089 	movw	r0, #2185	@ 0x889
 8018e56:	f000 ff5b 	bl	8019d10 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 8018e5a:	e02d      	b.n	8018eb8 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8018e5c:	f640 0089 	movw	r0, #2185	@ 0x889
 8018e60:	f000 ff6a 	bl	8019d38 <SUBGRF_ReadRegister>
 8018e64:	4603      	mov	r3, r0
 8018e66:	f043 0304 	orr.w	r3, r3, #4
 8018e6a:	b2db      	uxtb	r3, r3
 8018e6c:	4619      	mov	r1, r3
 8018e6e:	f640 0089 	movw	r0, #2185	@ 0x889
 8018e72:	f000 ff4d 	bl	8019d10 <SUBGRF_WriteRegister>
        break;
 8018e76:	e01f      	b.n	8018eb8 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8018e78:	68bb      	ldr	r3, [r7, #8]
 8018e7a:	681b      	ldr	r3, [r3, #0]
 8018e7c:	2b00      	cmp	r3, #0
 8018e7e:	d004      	beq.n	8018e8a <RadioSetTxGenericConfig+0x406>
 8018e80:	68bb      	ldr	r3, [r7, #8]
 8018e82:	681b      	ldr	r3, [r3, #0]
 8018e84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8018e88:	d902      	bls.n	8018e90 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 8018e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8018e8e:	e027      	b.n	8018ee0 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8018e90:	2003      	movs	r0, #3
 8018e92:	f7fe f8ff 	bl	8017094 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8018e96:	4b14      	ldr	r3, [pc, #80]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018e98:	2202      	movs	r2, #2
 8018e9a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8018e9e:	68bb      	ldr	r3, [r7, #8]
 8018ea0:	681b      	ldr	r3, [r3, #0]
 8018ea2:	4a11      	ldr	r2, [pc, #68]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018ea4:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8018ea6:	4b10      	ldr	r3, [pc, #64]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018ea8:	2216      	movs	r2, #22
 8018eaa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018eae:	480f      	ldr	r0, [pc, #60]	@ (8018eec <RadioSetTxGenericConfig+0x468>)
 8018eb0:	f000 fd1a 	bl	80198e8 <SUBGRF_SetModulationParams>
        break;
 8018eb4:	e000      	b.n	8018eb8 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8018eb6:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8018eb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018ebc:	4618      	mov	r0, r3
 8018ebe:	f001 f843 	bl	8019f48 <SUBGRF_SetRfTxPower>
 8018ec2:	4603      	mov	r3, r0
 8018ec4:	461a      	mov	r2, r3
 8018ec6:	4b08      	ldr	r3, [pc, #32]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018ec8:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8018ecc:	4b06      	ldr	r3, [pc, #24]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018ece:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018ed2:	4618      	mov	r0, r3
 8018ed4:	f001 fa07 	bl	801a2e6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8018ed8:	4a03      	ldr	r2, [pc, #12]	@ (8018ee8 <RadioSetTxGenericConfig+0x464>)
 8018eda:	687b      	ldr	r3, [r7, #4]
 8018edc:	6053      	str	r3, [r2, #4]
    return 0;
 8018ede:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8018ee0:	4618      	mov	r0, r3
 8018ee2:	3738      	adds	r7, #56	@ 0x38
 8018ee4:	46bd      	mov	sp, r7
 8018ee6:	bd80      	pop	{r7, pc}
 8018ee8:	20001cc8 	.word	0x20001cc8
 8018eec:	20001d00 	.word	0x20001d00
 8018ef0:	20001cd6 	.word	0x20001cd6

08018ef4 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8018ef4:	b580      	push	{r7, lr}
 8018ef6:	b084      	sub	sp, #16
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d002      	beq.n	8018f08 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8018f02:	4a1a      	ldr	r2, [pc, #104]	@ (8018f6c <SUBGRF_Init+0x78>)
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8018f08:	f7e8 ff4a 	bl	8001da0 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8018f0c:	2002      	movs	r0, #2
 8018f0e:	f001 f8e7 	bl	801a0e0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8018f12:	4b17      	ldr	r3, [pc, #92]	@ (8018f70 <SUBGRF_Init+0x7c>)
 8018f14:	2200      	movs	r2, #0
 8018f16:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8018f18:	2000      	movs	r0, #0
 8018f1a:	f000 f979 	bl	8019210 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8018f1e:	f7f1 fd8f 	bl	800aa40 <RBI_IsTCXO>
 8018f22:	4603      	mov	r3, r0
 8018f24:	2b01      	cmp	r3, #1
 8018f26:	d10e      	bne.n	8018f46 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8018f28:	2140      	movs	r1, #64	@ 0x40
 8018f2a:	2001      	movs	r0, #1
 8018f2c:	f000 fb80 	bl	8019630 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8018f30:	2100      	movs	r1, #0
 8018f32:	f640 1011 	movw	r0, #2321	@ 0x911
 8018f36:	f000 feeb 	bl	8019d10 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8018f3a:	237f      	movs	r3, #127	@ 0x7f
 8018f3c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8018f3e:	7b38      	ldrb	r0, [r7, #12]
 8018f40:	f000 fa87 	bl	8019452 <SUBGRF_Calibrate>
 8018f44:	e009      	b.n	8018f5a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8018f46:	2120      	movs	r1, #32
 8018f48:	f640 1011 	movw	r0, #2321	@ 0x911
 8018f4c:	f000 fee0 	bl	8019d10 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8018f50:	2120      	movs	r1, #32
 8018f52:	f640 1012 	movw	r0, #2322	@ 0x912
 8018f56:	f000 fedb 	bl	8019d10 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8018f5a:	f7f1 fd55 	bl	800aa08 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8018f5e:	4b05      	ldr	r3, [pc, #20]	@ (8018f74 <SUBGRF_Init+0x80>)
 8018f60:	2201      	movs	r2, #1
 8018f62:	701a      	strb	r2, [r3, #0]
}
 8018f64:	bf00      	nop
 8018f66:	3710      	adds	r7, #16
 8018f68:	46bd      	mov	sp, r7
 8018f6a:	bd80      	pop	{r7, pc}
 8018f6c:	20001d60 	.word	0x20001d60
 8018f70:	20001d5c 	.word	0x20001d5c
 8018f74:	20001d54 	.word	0x20001d54

08018f78 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8018f78:	b480      	push	{r7}
 8018f7a:	af00      	add	r7, sp, #0
    return OperatingMode;
 8018f7c:	4b02      	ldr	r3, [pc, #8]	@ (8018f88 <SUBGRF_GetOperatingMode+0x10>)
 8018f7e:	781b      	ldrb	r3, [r3, #0]
}
 8018f80:	4618      	mov	r0, r3
 8018f82:	46bd      	mov	sp, r7
 8018f84:	bc80      	pop	{r7}
 8018f86:	4770      	bx	lr
 8018f88:	20001d54 	.word	0x20001d54

08018f8c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b082      	sub	sp, #8
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
 8018f94:	460b      	mov	r3, r1
 8018f96:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8018f98:	78fb      	ldrb	r3, [r7, #3]
 8018f9a:	461a      	mov	r2, r3
 8018f9c:	6879      	ldr	r1, [r7, #4]
 8018f9e:	2000      	movs	r0, #0
 8018fa0:	f000 ff22 	bl	8019de8 <SUBGRF_WriteBuffer>
}
 8018fa4:	bf00      	nop
 8018fa6:	3708      	adds	r7, #8
 8018fa8:	46bd      	mov	sp, r7
 8018faa:	bd80      	pop	{r7, pc}

08018fac <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8018fac:	b580      	push	{r7, lr}
 8018fae:	b086      	sub	sp, #24
 8018fb0:	af00      	add	r7, sp, #0
 8018fb2:	60f8      	str	r0, [r7, #12]
 8018fb4:	60b9      	str	r1, [r7, #8]
 8018fb6:	4613      	mov	r3, r2
 8018fb8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8018fba:	2300      	movs	r3, #0
 8018fbc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8018fbe:	f107 0317 	add.w	r3, r7, #23
 8018fc2:	4619      	mov	r1, r3
 8018fc4:	68b8      	ldr	r0, [r7, #8]
 8018fc6:	f000 fe25 	bl	8019c14 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8018fca:	68bb      	ldr	r3, [r7, #8]
 8018fcc:	781b      	ldrb	r3, [r3, #0]
 8018fce:	79fa      	ldrb	r2, [r7, #7]
 8018fd0:	429a      	cmp	r2, r3
 8018fd2:	d201      	bcs.n	8018fd8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8018fd4:	2301      	movs	r3, #1
 8018fd6:	e007      	b.n	8018fe8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8018fd8:	7df8      	ldrb	r0, [r7, #23]
 8018fda:	68bb      	ldr	r3, [r7, #8]
 8018fdc:	781b      	ldrb	r3, [r3, #0]
 8018fde:	461a      	mov	r2, r3
 8018fe0:	68f9      	ldr	r1, [r7, #12]
 8018fe2:	f000 ff23 	bl	8019e2c <SUBGRF_ReadBuffer>

    return 0;
 8018fe6:	2300      	movs	r3, #0
}
 8018fe8:	4618      	mov	r0, r3
 8018fea:	3718      	adds	r7, #24
 8018fec:	46bd      	mov	sp, r7
 8018fee:	bd80      	pop	{r7, pc}

08018ff0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8018ff0:	b580      	push	{r7, lr}
 8018ff2:	b084      	sub	sp, #16
 8018ff4:	af00      	add	r7, sp, #0
 8018ff6:	60f8      	str	r0, [r7, #12]
 8018ff8:	460b      	mov	r3, r1
 8018ffa:	607a      	str	r2, [r7, #4]
 8018ffc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8018ffe:	7afb      	ldrb	r3, [r7, #11]
 8019000:	4619      	mov	r1, r3
 8019002:	68f8      	ldr	r0, [r7, #12]
 8019004:	f7ff ffc2 	bl	8018f8c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8019008:	6878      	ldr	r0, [r7, #4]
 801900a:	f000 f91d 	bl	8019248 <SUBGRF_SetTx>
}
 801900e:	bf00      	nop
 8019010:	3710      	adds	r7, #16
 8019012:	46bd      	mov	sp, r7
 8019014:	bd80      	pop	{r7, pc}

08019016 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8019016:	b580      	push	{r7, lr}
 8019018:	b082      	sub	sp, #8
 801901a:	af00      	add	r7, sp, #0
 801901c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801901e:	2208      	movs	r2, #8
 8019020:	6879      	ldr	r1, [r7, #4]
 8019022:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8019026:	f000 fe9b 	bl	8019d60 <SUBGRF_WriteRegisters>
    return 0;
 801902a:	2300      	movs	r3, #0
}
 801902c:	4618      	mov	r0, r3
 801902e:	3708      	adds	r7, #8
 8019030:	46bd      	mov	sp, r7
 8019032:	bd80      	pop	{r7, pc}

08019034 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8019034:	b580      	push	{r7, lr}
 8019036:	b084      	sub	sp, #16
 8019038:	af00      	add	r7, sp, #0
 801903a:	4603      	mov	r3, r0
 801903c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801903e:	88fb      	ldrh	r3, [r7, #6]
 8019040:	0a1b      	lsrs	r3, r3, #8
 8019042:	b29b      	uxth	r3, r3
 8019044:	b2db      	uxtb	r3, r3
 8019046:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8019048:	88fb      	ldrh	r3, [r7, #6]
 801904a:	b2db      	uxtb	r3, r3
 801904c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801904e:	f000 fb73 	bl	8019738 <SUBGRF_GetPacketType>
 8019052:	4603      	mov	r3, r0
 8019054:	2b00      	cmp	r3, #0
 8019056:	d108      	bne.n	801906a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8019058:	f107 030c 	add.w	r3, r7, #12
 801905c:	2202      	movs	r2, #2
 801905e:	4619      	mov	r1, r3
 8019060:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8019064:	f000 fe7c 	bl	8019d60 <SUBGRF_WriteRegisters>
            break;
 8019068:	e000      	b.n	801906c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801906a:	bf00      	nop
    }
}
 801906c:	bf00      	nop
 801906e:	3710      	adds	r7, #16
 8019070:	46bd      	mov	sp, r7
 8019072:	bd80      	pop	{r7, pc}

08019074 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8019074:	b580      	push	{r7, lr}
 8019076:	b084      	sub	sp, #16
 8019078:	af00      	add	r7, sp, #0
 801907a:	4603      	mov	r3, r0
 801907c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801907e:	88fb      	ldrh	r3, [r7, #6]
 8019080:	0a1b      	lsrs	r3, r3, #8
 8019082:	b29b      	uxth	r3, r3
 8019084:	b2db      	uxtb	r3, r3
 8019086:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8019088:	88fb      	ldrh	r3, [r7, #6]
 801908a:	b2db      	uxtb	r3, r3
 801908c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801908e:	f000 fb53 	bl	8019738 <SUBGRF_GetPacketType>
 8019092:	4603      	mov	r3, r0
 8019094:	2b00      	cmp	r3, #0
 8019096:	d108      	bne.n	80190aa <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8019098:	f107 030c 	add.w	r3, r7, #12
 801909c:	2202      	movs	r2, #2
 801909e:	4619      	mov	r1, r3
 80190a0:	f240 60be 	movw	r0, #1726	@ 0x6be
 80190a4:	f000 fe5c 	bl	8019d60 <SUBGRF_WriteRegisters>
            break;
 80190a8:	e000      	b.n	80190ac <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80190aa:	bf00      	nop
    }
}
 80190ac:	bf00      	nop
 80190ae:	3710      	adds	r7, #16
 80190b0:	46bd      	mov	sp, r7
 80190b2:	bd80      	pop	{r7, pc}

080190b4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 80190b4:	b580      	push	{r7, lr}
 80190b6:	b084      	sub	sp, #16
 80190b8:	af00      	add	r7, sp, #0
 80190ba:	4603      	mov	r3, r0
 80190bc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 80190be:	2300      	movs	r3, #0
 80190c0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 80190c2:	f000 fb39 	bl	8019738 <SUBGRF_GetPacketType>
 80190c6:	4603      	mov	r3, r0
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d121      	bne.n	8019110 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 80190cc:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80190d0:	f000 fe32 	bl	8019d38 <SUBGRF_ReadRegister>
 80190d4:	4603      	mov	r3, r0
 80190d6:	f023 0301 	bic.w	r3, r3, #1
 80190da:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 80190dc:	88fb      	ldrh	r3, [r7, #6]
 80190de:	0a1b      	lsrs	r3, r3, #8
 80190e0:	b29b      	uxth	r3, r3
 80190e2:	b25b      	sxtb	r3, r3
 80190e4:	f003 0301 	and.w	r3, r3, #1
 80190e8:	b25a      	sxtb	r2, r3
 80190ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80190ee:	4313      	orrs	r3, r2
 80190f0:	b25b      	sxtb	r3, r3
 80190f2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80190f4:	7bfb      	ldrb	r3, [r7, #15]
 80190f6:	4619      	mov	r1, r3
 80190f8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80190fc:	f000 fe08 	bl	8019d10 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8019100:	88fb      	ldrh	r3, [r7, #6]
 8019102:	b2db      	uxtb	r3, r3
 8019104:	4619      	mov	r1, r3
 8019106:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801910a:	f000 fe01 	bl	8019d10 <SUBGRF_WriteRegister>
            break;
 801910e:	e000      	b.n	8019112 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8019110:	bf00      	nop
    }
}
 8019112:	bf00      	nop
 8019114:	3710      	adds	r7, #16
 8019116:	46bd      	mov	sp, r7
 8019118:	bd80      	pop	{r7, pc}

0801911a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801911a:	b580      	push	{r7, lr}
 801911c:	b082      	sub	sp, #8
 801911e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8019120:	2300      	movs	r3, #0
 8019122:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8019124:	2300      	movs	r3, #0
 8019126:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8019128:	2300      	movs	r3, #0
 801912a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801912c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019130:	f000 fe02 	bl	8019d38 <SUBGRF_ReadRegister>
 8019134:	4603      	mov	r3, r0
 8019136:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8019138:	79fb      	ldrb	r3, [r7, #7]
 801913a:	f023 0301 	bic.w	r3, r3, #1
 801913e:	b2db      	uxtb	r3, r3
 8019140:	4619      	mov	r1, r3
 8019142:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019146:	f000 fde3 	bl	8019d10 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801914a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801914e:	f000 fdf3 	bl	8019d38 <SUBGRF_ReadRegister>
 8019152:	4603      	mov	r3, r0
 8019154:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8019156:	79bb      	ldrb	r3, [r7, #6]
 8019158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801915c:	b2db      	uxtb	r3, r3
 801915e:	4619      	mov	r1, r3
 8019160:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019164:	f000 fdd4 	bl	8019d10 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019168:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801916c:	f000 f88c 	bl	8019288 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8019170:	463b      	mov	r3, r7
 8019172:	2204      	movs	r2, #4
 8019174:	4619      	mov	r1, r3
 8019176:	f640 0019 	movw	r0, #2073	@ 0x819
 801917a:	f000 fe13 	bl	8019da4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801917e:	2000      	movs	r0, #0
 8019180:	f000 f846 	bl	8019210 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8019184:	79fb      	ldrb	r3, [r7, #7]
 8019186:	4619      	mov	r1, r3
 8019188:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801918c:	f000 fdc0 	bl	8019d10 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8019190:	79bb      	ldrb	r3, [r7, #6]
 8019192:	4619      	mov	r1, r3
 8019194:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019198:	f000 fdba 	bl	8019d10 <SUBGRF_WriteRegister>

    return number;
 801919c:	683b      	ldr	r3, [r7, #0]
}
 801919e:	4618      	mov	r0, r3
 80191a0:	3708      	adds	r7, #8
 80191a2:	46bd      	mov	sp, r7
 80191a4:	bd80      	pop	{r7, pc}
	...

080191a8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 80191a8:	b580      	push	{r7, lr}
 80191aa:	b084      	sub	sp, #16
 80191ac:	af00      	add	r7, sp, #0
 80191ae:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 80191b0:	2000      	movs	r0, #0
 80191b2:	f7f1 fc30 	bl	800aa16 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80191b6:	2002      	movs	r0, #2
 80191b8:	f000 ff92 	bl	801a0e0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80191bc:	793b      	ldrb	r3, [r7, #4]
 80191be:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80191c2:	b2db      	uxtb	r3, r3
 80191c4:	b25b      	sxtb	r3, r3
 80191c6:	009b      	lsls	r3, r3, #2
 80191c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80191ca:	793b      	ldrb	r3, [r7, #4]
 80191cc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80191d0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80191d2:	b25b      	sxtb	r3, r3
 80191d4:	005b      	lsls	r3, r3, #1
 80191d6:	b25b      	sxtb	r3, r3
 80191d8:	4313      	orrs	r3, r2
 80191da:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 80191dc:	793b      	ldrb	r3, [r7, #4]
 80191de:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80191e2:	b2db      	uxtb	r3, r3
 80191e4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80191e6:	4313      	orrs	r3, r2
 80191e8:	b25b      	sxtb	r3, r3
 80191ea:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80191ec:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80191ee:	f107 030f 	add.w	r3, r7, #15
 80191f2:	2201      	movs	r2, #1
 80191f4:	4619      	mov	r1, r3
 80191f6:	2084      	movs	r0, #132	@ 0x84
 80191f8:	f000 fe3a 	bl	8019e70 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80191fc:	4b03      	ldr	r3, [pc, #12]	@ (801920c <SUBGRF_SetSleep+0x64>)
 80191fe:	2200      	movs	r2, #0
 8019200:	701a      	strb	r2, [r3, #0]
}
 8019202:	bf00      	nop
 8019204:	3710      	adds	r7, #16
 8019206:	46bd      	mov	sp, r7
 8019208:	bd80      	pop	{r7, pc}
 801920a:	bf00      	nop
 801920c:	20001d54 	.word	0x20001d54

08019210 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8019210:	b580      	push	{r7, lr}
 8019212:	b082      	sub	sp, #8
 8019214:	af00      	add	r7, sp, #0
 8019216:	4603      	mov	r3, r0
 8019218:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801921a:	1dfb      	adds	r3, r7, #7
 801921c:	2201      	movs	r2, #1
 801921e:	4619      	mov	r1, r3
 8019220:	2080      	movs	r0, #128	@ 0x80
 8019222:	f000 fe25 	bl	8019e70 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8019226:	79fb      	ldrb	r3, [r7, #7]
 8019228:	2b00      	cmp	r3, #0
 801922a:	d103      	bne.n	8019234 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801922c:	4b05      	ldr	r3, [pc, #20]	@ (8019244 <SUBGRF_SetStandby+0x34>)
 801922e:	2201      	movs	r2, #1
 8019230:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8019232:	e002      	b.n	801923a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8019234:	4b03      	ldr	r3, [pc, #12]	@ (8019244 <SUBGRF_SetStandby+0x34>)
 8019236:	2202      	movs	r2, #2
 8019238:	701a      	strb	r2, [r3, #0]
}
 801923a:	bf00      	nop
 801923c:	3708      	adds	r7, #8
 801923e:	46bd      	mov	sp, r7
 8019240:	bd80      	pop	{r7, pc}
 8019242:	bf00      	nop
 8019244:	20001d54 	.word	0x20001d54

08019248 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8019248:	b580      	push	{r7, lr}
 801924a:	b084      	sub	sp, #16
 801924c:	af00      	add	r7, sp, #0
 801924e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8019250:	4b0c      	ldr	r3, [pc, #48]	@ (8019284 <SUBGRF_SetTx+0x3c>)
 8019252:	2204      	movs	r2, #4
 8019254:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019256:	687b      	ldr	r3, [r7, #4]
 8019258:	0c1b      	lsrs	r3, r3, #16
 801925a:	b2db      	uxtb	r3, r3
 801925c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801925e:	687b      	ldr	r3, [r7, #4]
 8019260:	0a1b      	lsrs	r3, r3, #8
 8019262:	b2db      	uxtb	r3, r3
 8019264:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	b2db      	uxtb	r3, r3
 801926a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801926c:	f107 030c 	add.w	r3, r7, #12
 8019270:	2203      	movs	r2, #3
 8019272:	4619      	mov	r1, r3
 8019274:	2083      	movs	r0, #131	@ 0x83
 8019276:	f000 fdfb 	bl	8019e70 <SUBGRF_WriteCommand>
}
 801927a:	bf00      	nop
 801927c:	3710      	adds	r7, #16
 801927e:	46bd      	mov	sp, r7
 8019280:	bd80      	pop	{r7, pc}
 8019282:	bf00      	nop
 8019284:	20001d54 	.word	0x20001d54

08019288 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8019288:	b580      	push	{r7, lr}
 801928a:	b084      	sub	sp, #16
 801928c:	af00      	add	r7, sp, #0
 801928e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8019290:	4b0c      	ldr	r3, [pc, #48]	@ (80192c4 <SUBGRF_SetRx+0x3c>)
 8019292:	2205      	movs	r2, #5
 8019294:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019296:	687b      	ldr	r3, [r7, #4]
 8019298:	0c1b      	lsrs	r3, r3, #16
 801929a:	b2db      	uxtb	r3, r3
 801929c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	0a1b      	lsrs	r3, r3, #8
 80192a2:	b2db      	uxtb	r3, r3
 80192a4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80192a6:	687b      	ldr	r3, [r7, #4]
 80192a8:	b2db      	uxtb	r3, r3
 80192aa:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80192ac:	f107 030c 	add.w	r3, r7, #12
 80192b0:	2203      	movs	r2, #3
 80192b2:	4619      	mov	r1, r3
 80192b4:	2082      	movs	r0, #130	@ 0x82
 80192b6:	f000 fddb 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80192ba:	bf00      	nop
 80192bc:	3710      	adds	r7, #16
 80192be:	46bd      	mov	sp, r7
 80192c0:	bd80      	pop	{r7, pc}
 80192c2:	bf00      	nop
 80192c4:	20001d54 	.word	0x20001d54

080192c8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 80192c8:	b580      	push	{r7, lr}
 80192ca:	b084      	sub	sp, #16
 80192cc:	af00      	add	r7, sp, #0
 80192ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80192d0:	4b0e      	ldr	r3, [pc, #56]	@ (801930c <SUBGRF_SetRxBoosted+0x44>)
 80192d2:	2205      	movs	r2, #5
 80192d4:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80192d6:	2197      	movs	r1, #151	@ 0x97
 80192d8:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 80192dc:	f000 fd18 	bl	8019d10 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	0c1b      	lsrs	r3, r3, #16
 80192e4:	b2db      	uxtb	r3, r3
 80192e6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80192e8:	687b      	ldr	r3, [r7, #4]
 80192ea:	0a1b      	lsrs	r3, r3, #8
 80192ec:	b2db      	uxtb	r3, r3
 80192ee:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	b2db      	uxtb	r3, r3
 80192f4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80192f6:	f107 030c 	add.w	r3, r7, #12
 80192fa:	2203      	movs	r2, #3
 80192fc:	4619      	mov	r1, r3
 80192fe:	2082      	movs	r0, #130	@ 0x82
 8019300:	f000 fdb6 	bl	8019e70 <SUBGRF_WriteCommand>
}
 8019304:	bf00      	nop
 8019306:	3710      	adds	r7, #16
 8019308:	46bd      	mov	sp, r7
 801930a:	bd80      	pop	{r7, pc}
 801930c:	20001d54 	.word	0x20001d54

08019310 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019310:	b580      	push	{r7, lr}
 8019312:	b084      	sub	sp, #16
 8019314:	af00      	add	r7, sp, #0
 8019316:	6078      	str	r0, [r7, #4]
 8019318:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	0c1b      	lsrs	r3, r3, #16
 801931e:	b2db      	uxtb	r3, r3
 8019320:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8019322:	687b      	ldr	r3, [r7, #4]
 8019324:	0a1b      	lsrs	r3, r3, #8
 8019326:	b2db      	uxtb	r3, r3
 8019328:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	b2db      	uxtb	r3, r3
 801932e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8019330:	683b      	ldr	r3, [r7, #0]
 8019332:	0c1b      	lsrs	r3, r3, #16
 8019334:	b2db      	uxtb	r3, r3
 8019336:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8019338:	683b      	ldr	r3, [r7, #0]
 801933a:	0a1b      	lsrs	r3, r3, #8
 801933c:	b2db      	uxtb	r3, r3
 801933e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8019340:	683b      	ldr	r3, [r7, #0]
 8019342:	b2db      	uxtb	r3, r3
 8019344:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8019346:	f107 0308 	add.w	r3, r7, #8
 801934a:	2206      	movs	r2, #6
 801934c:	4619      	mov	r1, r3
 801934e:	2094      	movs	r0, #148	@ 0x94
 8019350:	f000 fd8e 	bl	8019e70 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8019354:	4b03      	ldr	r3, [pc, #12]	@ (8019364 <SUBGRF_SetRxDutyCycle+0x54>)
 8019356:	2206      	movs	r2, #6
 8019358:	701a      	strb	r2, [r3, #0]
}
 801935a:	bf00      	nop
 801935c:	3710      	adds	r7, #16
 801935e:	46bd      	mov	sp, r7
 8019360:	bd80      	pop	{r7, pc}
 8019362:	bf00      	nop
 8019364:	20001d54 	.word	0x20001d54

08019368 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8019368:	b580      	push	{r7, lr}
 801936a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801936c:	2200      	movs	r2, #0
 801936e:	2100      	movs	r1, #0
 8019370:	20c5      	movs	r0, #197	@ 0xc5
 8019372:	f000 fd7d 	bl	8019e70 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8019376:	4b02      	ldr	r3, [pc, #8]	@ (8019380 <SUBGRF_SetCad+0x18>)
 8019378:	2207      	movs	r2, #7
 801937a:	701a      	strb	r2, [r3, #0]
}
 801937c:	bf00      	nop
 801937e:	bd80      	pop	{r7, pc}
 8019380:	20001d54 	.word	0x20001d54

08019384 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8019384:	b580      	push	{r7, lr}
 8019386:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8019388:	2200      	movs	r2, #0
 801938a:	2100      	movs	r1, #0
 801938c:	20d1      	movs	r0, #209	@ 0xd1
 801938e:	f000 fd6f 	bl	8019e70 <SUBGRF_WriteCommand>
}
 8019392:	bf00      	nop
 8019394:	bd80      	pop	{r7, pc}

08019396 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8019396:	b580      	push	{r7, lr}
 8019398:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801939a:	2200      	movs	r2, #0
 801939c:	2100      	movs	r1, #0
 801939e:	20d2      	movs	r0, #210	@ 0xd2
 80193a0:	f000 fd66 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80193a4:	bf00      	nop
 80193a6:	bd80      	pop	{r7, pc}

080193a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 80193a8:	b580      	push	{r7, lr}
 80193aa:	b082      	sub	sp, #8
 80193ac:	af00      	add	r7, sp, #0
 80193ae:	4603      	mov	r3, r0
 80193b0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 80193b2:	1dfb      	adds	r3, r7, #7
 80193b4:	2201      	movs	r2, #1
 80193b6:	4619      	mov	r1, r3
 80193b8:	209f      	movs	r0, #159	@ 0x9f
 80193ba:	f000 fd59 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80193be:	bf00      	nop
 80193c0:	3708      	adds	r7, #8
 80193c2:	46bd      	mov	sp, r7
 80193c4:	bd80      	pop	{r7, pc}

080193c6 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80193c6:	b580      	push	{r7, lr}
 80193c8:	b084      	sub	sp, #16
 80193ca:	af00      	add	r7, sp, #0
 80193cc:	4603      	mov	r3, r0
 80193ce:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80193d0:	1dfb      	adds	r3, r7, #7
 80193d2:	2201      	movs	r2, #1
 80193d4:	4619      	mov	r1, r3
 80193d6:	20a0      	movs	r0, #160	@ 0xa0
 80193d8:	f000 fd4a 	bl	8019e70 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 80193dc:	79fb      	ldrb	r3, [r7, #7]
 80193de:	2b3f      	cmp	r3, #63	@ 0x3f
 80193e0:	d91c      	bls.n	801941c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80193e2:	79fb      	ldrb	r3, [r7, #7]
 80193e4:	085b      	lsrs	r3, r3, #1
 80193e6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80193e8:	2300      	movs	r3, #0
 80193ea:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80193ec:	2300      	movs	r3, #0
 80193ee:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80193f0:	e005      	b.n	80193fe <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80193f2:	7bfb      	ldrb	r3, [r7, #15]
 80193f4:	089b      	lsrs	r3, r3, #2
 80193f6:	73fb      	strb	r3, [r7, #15]
            exp++;
 80193f8:	7bbb      	ldrb	r3, [r7, #14]
 80193fa:	3301      	adds	r3, #1
 80193fc:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80193fe:	7bfb      	ldrb	r3, [r7, #15]
 8019400:	2b1f      	cmp	r3, #31
 8019402:	d8f6      	bhi.n	80193f2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8019404:	7bfb      	ldrb	r3, [r7, #15]
 8019406:	00db      	lsls	r3, r3, #3
 8019408:	b2da      	uxtb	r2, r3
 801940a:	7bbb      	ldrb	r3, [r7, #14]
 801940c:	4413      	add	r3, r2
 801940e:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8019410:	7b7b      	ldrb	r3, [r7, #13]
 8019412:	4619      	mov	r1, r3
 8019414:	f240 7006 	movw	r0, #1798	@ 0x706
 8019418:	f000 fc7a 	bl	8019d10 <SUBGRF_WriteRegister>
    }
}
 801941c:	bf00      	nop
 801941e:	3710      	adds	r7, #16
 8019420:	46bd      	mov	sp, r7
 8019422:	bd80      	pop	{r7, pc}

08019424 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b082      	sub	sp, #8
 8019428:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801942a:	f7f1 fb10 	bl	800aa4e <RBI_IsDCDC>
 801942e:	4603      	mov	r3, r0
 8019430:	2b01      	cmp	r3, #1
 8019432:	d102      	bne.n	801943a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8019434:	2301      	movs	r3, #1
 8019436:	71fb      	strb	r3, [r7, #7]
 8019438:	e001      	b.n	801943e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801943a:	2300      	movs	r3, #0
 801943c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801943e:	1dfb      	adds	r3, r7, #7
 8019440:	2201      	movs	r2, #1
 8019442:	4619      	mov	r1, r3
 8019444:	2096      	movs	r0, #150	@ 0x96
 8019446:	f000 fd13 	bl	8019e70 <SUBGRF_WriteCommand>
}
 801944a:	bf00      	nop
 801944c:	3708      	adds	r7, #8
 801944e:	46bd      	mov	sp, r7
 8019450:	bd80      	pop	{r7, pc}

08019452 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8019452:	b580      	push	{r7, lr}
 8019454:	b084      	sub	sp, #16
 8019456:	af00      	add	r7, sp, #0
 8019458:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801945a:	793b      	ldrb	r3, [r7, #4]
 801945c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8019460:	b2db      	uxtb	r3, r3
 8019462:	b25b      	sxtb	r3, r3
 8019464:	019b      	lsls	r3, r3, #6
 8019466:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8019468:	793b      	ldrb	r3, [r7, #4]
 801946a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801946e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8019470:	b25b      	sxtb	r3, r3
 8019472:	015b      	lsls	r3, r3, #5
 8019474:	b25b      	sxtb	r3, r3
 8019476:	4313      	orrs	r3, r2
 8019478:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801947a:	793b      	ldrb	r3, [r7, #4]
 801947c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8019480:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8019482:	b25b      	sxtb	r3, r3
 8019484:	011b      	lsls	r3, r3, #4
 8019486:	b25b      	sxtb	r3, r3
 8019488:	4313      	orrs	r3, r2
 801948a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801948c:	793b      	ldrb	r3, [r7, #4]
 801948e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8019492:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8019494:	b25b      	sxtb	r3, r3
 8019496:	00db      	lsls	r3, r3, #3
 8019498:	b25b      	sxtb	r3, r3
 801949a:	4313      	orrs	r3, r2
 801949c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801949e:	793b      	ldrb	r3, [r7, #4]
 80194a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80194a4:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80194a6:	b25b      	sxtb	r3, r3
 80194a8:	009b      	lsls	r3, r3, #2
 80194aa:	b25b      	sxtb	r3, r3
 80194ac:	4313      	orrs	r3, r2
 80194ae:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80194b0:	793b      	ldrb	r3, [r7, #4]
 80194b2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80194b6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80194b8:	b25b      	sxtb	r3, r3
 80194ba:	005b      	lsls	r3, r3, #1
 80194bc:	b25b      	sxtb	r3, r3
 80194be:	4313      	orrs	r3, r2
 80194c0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80194c2:	793b      	ldrb	r3, [r7, #4]
 80194c4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80194c8:	b2db      	uxtb	r3, r3
 80194ca:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80194cc:	4313      	orrs	r3, r2
 80194ce:	b25b      	sxtb	r3, r3
 80194d0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80194d2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80194d4:	f107 030f 	add.w	r3, r7, #15
 80194d8:	2201      	movs	r2, #1
 80194da:	4619      	mov	r1, r3
 80194dc:	2089      	movs	r0, #137	@ 0x89
 80194de:	f000 fcc7 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80194e2:	bf00      	nop
 80194e4:	3710      	adds	r7, #16
 80194e6:	46bd      	mov	sp, r7
 80194e8:	bd80      	pop	{r7, pc}
	...

080194ec <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80194ec:	b580      	push	{r7, lr}
 80194ee:	b084      	sub	sp, #16
 80194f0:	af00      	add	r7, sp, #0
 80194f2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	4a1b      	ldr	r2, [pc, #108]	@ (8019564 <SUBGRF_CalibrateImage+0x78>)
 80194f8:	4293      	cmp	r3, r2
 80194fa:	d904      	bls.n	8019506 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80194fc:	23e1      	movs	r3, #225	@ 0xe1
 80194fe:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8019500:	23e9      	movs	r3, #233	@ 0xe9
 8019502:	737b      	strb	r3, [r7, #13]
 8019504:	e022      	b.n	801954c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	4a17      	ldr	r2, [pc, #92]	@ (8019568 <SUBGRF_CalibrateImage+0x7c>)
 801950a:	4293      	cmp	r3, r2
 801950c:	d904      	bls.n	8019518 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801950e:	23d7      	movs	r3, #215	@ 0xd7
 8019510:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8019512:	23db      	movs	r3, #219	@ 0xdb
 8019514:	737b      	strb	r3, [r7, #13]
 8019516:	e019      	b.n	801954c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	4a14      	ldr	r2, [pc, #80]	@ (801956c <SUBGRF_CalibrateImage+0x80>)
 801951c:	4293      	cmp	r3, r2
 801951e:	d904      	bls.n	801952a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8019520:	23c1      	movs	r3, #193	@ 0xc1
 8019522:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8019524:	23c5      	movs	r3, #197	@ 0xc5
 8019526:	737b      	strb	r3, [r7, #13]
 8019528:	e010      	b.n	801954c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801952a:	687b      	ldr	r3, [r7, #4]
 801952c:	4a10      	ldr	r2, [pc, #64]	@ (8019570 <SUBGRF_CalibrateImage+0x84>)
 801952e:	4293      	cmp	r3, r2
 8019530:	d904      	bls.n	801953c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8019532:	2375      	movs	r3, #117	@ 0x75
 8019534:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8019536:	2381      	movs	r3, #129	@ 0x81
 8019538:	737b      	strb	r3, [r7, #13]
 801953a:	e007      	b.n	801954c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	4a0d      	ldr	r2, [pc, #52]	@ (8019574 <SUBGRF_CalibrateImage+0x88>)
 8019540:	4293      	cmp	r3, r2
 8019542:	d903      	bls.n	801954c <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8019544:	236b      	movs	r3, #107	@ 0x6b
 8019546:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8019548:	236f      	movs	r3, #111	@ 0x6f
 801954a:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801954c:	f107 030c 	add.w	r3, r7, #12
 8019550:	2202      	movs	r2, #2
 8019552:	4619      	mov	r1, r3
 8019554:	2098      	movs	r0, #152	@ 0x98
 8019556:	f000 fc8b 	bl	8019e70 <SUBGRF_WriteCommand>
}
 801955a:	bf00      	nop
 801955c:	3710      	adds	r7, #16
 801955e:	46bd      	mov	sp, r7
 8019560:	bd80      	pop	{r7, pc}
 8019562:	bf00      	nop
 8019564:	35a4e900 	.word	0x35a4e900
 8019568:	32a9f880 	.word	0x32a9f880
 801956c:	2de54480 	.word	0x2de54480
 8019570:	1b6b0b00 	.word	0x1b6b0b00
 8019574:	1954fc40 	.word	0x1954fc40

08019578 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8019578:	b590      	push	{r4, r7, lr}
 801957a:	b085      	sub	sp, #20
 801957c:	af00      	add	r7, sp, #0
 801957e:	4604      	mov	r4, r0
 8019580:	4608      	mov	r0, r1
 8019582:	4611      	mov	r1, r2
 8019584:	461a      	mov	r2, r3
 8019586:	4623      	mov	r3, r4
 8019588:	71fb      	strb	r3, [r7, #7]
 801958a:	4603      	mov	r3, r0
 801958c:	71bb      	strb	r3, [r7, #6]
 801958e:	460b      	mov	r3, r1
 8019590:	717b      	strb	r3, [r7, #5]
 8019592:	4613      	mov	r3, r2
 8019594:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8019596:	79fb      	ldrb	r3, [r7, #7]
 8019598:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801959a:	79bb      	ldrb	r3, [r7, #6]
 801959c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801959e:	797b      	ldrb	r3, [r7, #5]
 80195a0:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80195a2:	793b      	ldrb	r3, [r7, #4]
 80195a4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80195a6:	f107 030c 	add.w	r3, r7, #12
 80195aa:	2204      	movs	r2, #4
 80195ac:	4619      	mov	r1, r3
 80195ae:	2095      	movs	r0, #149	@ 0x95
 80195b0:	f000 fc5e 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80195b4:	bf00      	nop
 80195b6:	3714      	adds	r7, #20
 80195b8:	46bd      	mov	sp, r7
 80195ba:	bd90      	pop	{r4, r7, pc}

080195bc <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80195bc:	b590      	push	{r4, r7, lr}
 80195be:	b085      	sub	sp, #20
 80195c0:	af00      	add	r7, sp, #0
 80195c2:	4604      	mov	r4, r0
 80195c4:	4608      	mov	r0, r1
 80195c6:	4611      	mov	r1, r2
 80195c8:	461a      	mov	r2, r3
 80195ca:	4623      	mov	r3, r4
 80195cc:	80fb      	strh	r3, [r7, #6]
 80195ce:	4603      	mov	r3, r0
 80195d0:	80bb      	strh	r3, [r7, #4]
 80195d2:	460b      	mov	r3, r1
 80195d4:	807b      	strh	r3, [r7, #2]
 80195d6:	4613      	mov	r3, r2
 80195d8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80195da:	88fb      	ldrh	r3, [r7, #6]
 80195dc:	0a1b      	lsrs	r3, r3, #8
 80195de:	b29b      	uxth	r3, r3
 80195e0:	b2db      	uxtb	r3, r3
 80195e2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80195e4:	88fb      	ldrh	r3, [r7, #6]
 80195e6:	b2db      	uxtb	r3, r3
 80195e8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80195ea:	88bb      	ldrh	r3, [r7, #4]
 80195ec:	0a1b      	lsrs	r3, r3, #8
 80195ee:	b29b      	uxth	r3, r3
 80195f0:	b2db      	uxtb	r3, r3
 80195f2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80195f4:	88bb      	ldrh	r3, [r7, #4]
 80195f6:	b2db      	uxtb	r3, r3
 80195f8:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80195fa:	887b      	ldrh	r3, [r7, #2]
 80195fc:	0a1b      	lsrs	r3, r3, #8
 80195fe:	b29b      	uxth	r3, r3
 8019600:	b2db      	uxtb	r3, r3
 8019602:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8019604:	887b      	ldrh	r3, [r7, #2]
 8019606:	b2db      	uxtb	r3, r3
 8019608:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801960a:	883b      	ldrh	r3, [r7, #0]
 801960c:	0a1b      	lsrs	r3, r3, #8
 801960e:	b29b      	uxth	r3, r3
 8019610:	b2db      	uxtb	r3, r3
 8019612:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8019614:	883b      	ldrh	r3, [r7, #0]
 8019616:	b2db      	uxtb	r3, r3
 8019618:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801961a:	f107 0308 	add.w	r3, r7, #8
 801961e:	2208      	movs	r2, #8
 8019620:	4619      	mov	r1, r3
 8019622:	2008      	movs	r0, #8
 8019624:	f000 fc24 	bl	8019e70 <SUBGRF_WriteCommand>
}
 8019628:	bf00      	nop
 801962a:	3714      	adds	r7, #20
 801962c:	46bd      	mov	sp, r7
 801962e:	bd90      	pop	{r4, r7, pc}

08019630 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8019630:	b580      	push	{r7, lr}
 8019632:	b084      	sub	sp, #16
 8019634:	af00      	add	r7, sp, #0
 8019636:	4603      	mov	r3, r0
 8019638:	6039      	str	r1, [r7, #0]
 801963a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801963c:	79fb      	ldrb	r3, [r7, #7]
 801963e:	f003 0307 	and.w	r3, r3, #7
 8019642:	b2db      	uxtb	r3, r3
 8019644:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019646:	683b      	ldr	r3, [r7, #0]
 8019648:	0c1b      	lsrs	r3, r3, #16
 801964a:	b2db      	uxtb	r3, r3
 801964c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801964e:	683b      	ldr	r3, [r7, #0]
 8019650:	0a1b      	lsrs	r3, r3, #8
 8019652:	b2db      	uxtb	r3, r3
 8019654:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8019656:	683b      	ldr	r3, [r7, #0]
 8019658:	b2db      	uxtb	r3, r3
 801965a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801965c:	f107 030c 	add.w	r3, r7, #12
 8019660:	2204      	movs	r2, #4
 8019662:	4619      	mov	r1, r3
 8019664:	2097      	movs	r0, #151	@ 0x97
 8019666:	f000 fc03 	bl	8019e70 <SUBGRF_WriteCommand>
}
 801966a:	bf00      	nop
 801966c:	3710      	adds	r7, #16
 801966e:	46bd      	mov	sp, r7
 8019670:	bd80      	pop	{r7, pc}
	...

08019674 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8019674:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8019678:	b084      	sub	sp, #16
 801967a:	af00      	add	r7, sp, #0
 801967c:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801967e:	2300      	movs	r3, #0
 8019680:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8019682:	4b1d      	ldr	r3, [pc, #116]	@ (80196f8 <SUBGRF_SetRfFrequency+0x84>)
 8019684:	781b      	ldrb	r3, [r3, #0]
 8019686:	f083 0301 	eor.w	r3, r3, #1
 801968a:	b2db      	uxtb	r3, r3
 801968c:	2b00      	cmp	r3, #0
 801968e:	d005      	beq.n	801969c <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8019690:	6878      	ldr	r0, [r7, #4]
 8019692:	f7ff ff2b 	bl	80194ec <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8019696:	4b18      	ldr	r3, [pc, #96]	@ (80196f8 <SUBGRF_SetRfFrequency+0x84>)
 8019698:	2201      	movs	r2, #1
 801969a:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	2200      	movs	r2, #0
 80196a0:	461c      	mov	r4, r3
 80196a2:	4615      	mov	r5, r2
 80196a4:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80196a8:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80196ac:	4a13      	ldr	r2, [pc, #76]	@ (80196fc <SUBGRF_SetRfFrequency+0x88>)
 80196ae:	f04f 0300 	mov.w	r3, #0
 80196b2:	4640      	mov	r0, r8
 80196b4:	4649      	mov	r1, r9
 80196b6:	f7e7 fb83 	bl	8000dc0 <__aeabi_uldivmod>
 80196ba:	4602      	mov	r2, r0
 80196bc:	460b      	mov	r3, r1
 80196be:	4613      	mov	r3, r2
 80196c0:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80196c2:	68fb      	ldr	r3, [r7, #12]
 80196c4:	0e1b      	lsrs	r3, r3, #24
 80196c6:	b2db      	uxtb	r3, r3
 80196c8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	0c1b      	lsrs	r3, r3, #16
 80196ce:	b2db      	uxtb	r3, r3
 80196d0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	0a1b      	lsrs	r3, r3, #8
 80196d6:	b2db      	uxtb	r3, r3
 80196d8:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80196da:	68fb      	ldr	r3, [r7, #12]
 80196dc:	b2db      	uxtb	r3, r3
 80196de:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80196e0:	f107 0308 	add.w	r3, r7, #8
 80196e4:	2204      	movs	r2, #4
 80196e6:	4619      	mov	r1, r3
 80196e8:	2086      	movs	r0, #134	@ 0x86
 80196ea:	f000 fbc1 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80196ee:	bf00      	nop
 80196f0:	3710      	adds	r7, #16
 80196f2:	46bd      	mov	sp, r7
 80196f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80196f8:	20001d5c 	.word	0x20001d5c
 80196fc:	01e84800 	.word	0x01e84800

08019700 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8019700:	b580      	push	{r7, lr}
 8019702:	b082      	sub	sp, #8
 8019704:	af00      	add	r7, sp, #0
 8019706:	4603      	mov	r3, r0
 8019708:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801970a:	79fa      	ldrb	r2, [r7, #7]
 801970c:	4b09      	ldr	r3, [pc, #36]	@ (8019734 <SUBGRF_SetPacketType+0x34>)
 801970e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8019710:	79fb      	ldrb	r3, [r7, #7]
 8019712:	2b00      	cmp	r3, #0
 8019714:	d104      	bne.n	8019720 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8019716:	2100      	movs	r1, #0
 8019718:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801971c:	f000 faf8 	bl	8019d10 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8019720:	1dfb      	adds	r3, r7, #7
 8019722:	2201      	movs	r2, #1
 8019724:	4619      	mov	r1, r3
 8019726:	208a      	movs	r0, #138	@ 0x8a
 8019728:	f000 fba2 	bl	8019e70 <SUBGRF_WriteCommand>
}
 801972c:	bf00      	nop
 801972e:	3708      	adds	r7, #8
 8019730:	46bd      	mov	sp, r7
 8019732:	bd80      	pop	{r7, pc}
 8019734:	20001d55 	.word	0x20001d55

08019738 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8019738:	b480      	push	{r7}
 801973a:	af00      	add	r7, sp, #0
    return PacketType;
 801973c:	4b02      	ldr	r3, [pc, #8]	@ (8019748 <SUBGRF_GetPacketType+0x10>)
 801973e:	781b      	ldrb	r3, [r3, #0]
}
 8019740:	4618      	mov	r0, r3
 8019742:	46bd      	mov	sp, r7
 8019744:	bc80      	pop	{r7}
 8019746:	4770      	bx	lr
 8019748:	20001d55 	.word	0x20001d55

0801974c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801974c:	b580      	push	{r7, lr}
 801974e:	b084      	sub	sp, #16
 8019750:	af00      	add	r7, sp, #0
 8019752:	4603      	mov	r3, r0
 8019754:	71fb      	strb	r3, [r7, #7]
 8019756:	460b      	mov	r3, r1
 8019758:	71bb      	strb	r3, [r7, #6]
 801975a:	4613      	mov	r3, r2
 801975c:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801975e:	79fb      	ldrb	r3, [r7, #7]
 8019760:	2b01      	cmp	r3, #1
 8019762:	d149      	bne.n	80197f8 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8019764:	2000      	movs	r0, #0
 8019766:	f7f1 f979 	bl	800aa5c <RBI_GetRFOMaxPowerConfig>
 801976a:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801976c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019770:	68fa      	ldr	r2, [r7, #12]
 8019772:	429a      	cmp	r2, r3
 8019774:	da01      	bge.n	801977a <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8019776:	68fb      	ldr	r3, [r7, #12]
 8019778:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801977a:	68fb      	ldr	r3, [r7, #12]
 801977c:	2b0e      	cmp	r3, #14
 801977e:	d10e      	bne.n	801979e <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8019780:	2301      	movs	r3, #1
 8019782:	2201      	movs	r2, #1
 8019784:	2100      	movs	r1, #0
 8019786:	2004      	movs	r0, #4
 8019788:	f7ff fef6 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801978c:	79ba      	ldrb	r2, [r7, #6]
 801978e:	68fb      	ldr	r3, [r7, #12]
 8019790:	b2db      	uxtb	r3, r3
 8019792:	1ad3      	subs	r3, r2, r3
 8019794:	b2db      	uxtb	r3, r3
 8019796:	330e      	adds	r3, #14
 8019798:	b2db      	uxtb	r3, r3
 801979a:	71bb      	strb	r3, [r7, #6]
 801979c:	e01f      	b.n	80197de <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801979e:	68fb      	ldr	r3, [r7, #12]
 80197a0:	2b0a      	cmp	r3, #10
 80197a2:	d10e      	bne.n	80197c2 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80197a4:	2301      	movs	r3, #1
 80197a6:	2201      	movs	r2, #1
 80197a8:	2100      	movs	r1, #0
 80197aa:	2001      	movs	r0, #1
 80197ac:	f7ff fee4 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80197b0:	79ba      	ldrb	r2, [r7, #6]
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	b2db      	uxtb	r3, r3
 80197b6:	1ad3      	subs	r3, r2, r3
 80197b8:	b2db      	uxtb	r3, r3
 80197ba:	330d      	adds	r3, #13
 80197bc:	b2db      	uxtb	r3, r3
 80197be:	71bb      	strb	r3, [r7, #6]
 80197c0:	e00d      	b.n	80197de <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 80197c2:	2301      	movs	r3, #1
 80197c4:	2201      	movs	r2, #1
 80197c6:	2100      	movs	r1, #0
 80197c8:	2006      	movs	r0, #6
 80197ca:	f7ff fed5 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80197ce:	79ba      	ldrb	r2, [r7, #6]
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	b2db      	uxtb	r3, r3
 80197d4:	1ad3      	subs	r3, r2, r3
 80197d6:	b2db      	uxtb	r3, r3
 80197d8:	330e      	adds	r3, #14
 80197da:	b2db      	uxtb	r3, r3
 80197dc:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 80197de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80197e2:	f113 0f11 	cmn.w	r3, #17
 80197e6:	da01      	bge.n	80197ec <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 80197e8:	23ef      	movs	r3, #239	@ 0xef
 80197ea:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80197ec:	2118      	movs	r1, #24
 80197ee:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80197f2:	f000 fa8d 	bl	8019d10 <SUBGRF_WriteRegister>
 80197f6:	e067      	b.n	80198c8 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80197f8:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80197fc:	f000 fa9c 	bl	8019d38 <SUBGRF_ReadRegister>
 8019800:	4603      	mov	r3, r0
 8019802:	f043 031e 	orr.w	r3, r3, #30
 8019806:	b2db      	uxtb	r3, r3
 8019808:	4619      	mov	r1, r3
 801980a:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801980e:	f000 fa7f 	bl	8019d10 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8019812:	2001      	movs	r0, #1
 8019814:	f7f1 f922 	bl	800aa5c <RBI_GetRFOMaxPowerConfig>
 8019818:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801981a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801981e:	68fa      	ldr	r2, [r7, #12]
 8019820:	429a      	cmp	r2, r3
 8019822:	da01      	bge.n	8019828 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8019824:	68fb      	ldr	r3, [r7, #12]
 8019826:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8019828:	68fb      	ldr	r3, [r7, #12]
 801982a:	2b14      	cmp	r3, #20
 801982c:	d10e      	bne.n	801984c <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801982e:	2301      	movs	r3, #1
 8019830:	2200      	movs	r2, #0
 8019832:	2105      	movs	r1, #5
 8019834:	2003      	movs	r0, #3
 8019836:	f7ff fe9f 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801983a:	79ba      	ldrb	r2, [r7, #6]
 801983c:	68fb      	ldr	r3, [r7, #12]
 801983e:	b2db      	uxtb	r3, r3
 8019840:	1ad3      	subs	r3, r2, r3
 8019842:	b2db      	uxtb	r3, r3
 8019844:	3316      	adds	r3, #22
 8019846:	b2db      	uxtb	r3, r3
 8019848:	71bb      	strb	r3, [r7, #6]
 801984a:	e031      	b.n	80198b0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801984c:	68fb      	ldr	r3, [r7, #12]
 801984e:	2b11      	cmp	r3, #17
 8019850:	d10e      	bne.n	8019870 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8019852:	2301      	movs	r3, #1
 8019854:	2200      	movs	r2, #0
 8019856:	2103      	movs	r1, #3
 8019858:	2002      	movs	r0, #2
 801985a:	f7ff fe8d 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801985e:	79ba      	ldrb	r2, [r7, #6]
 8019860:	68fb      	ldr	r3, [r7, #12]
 8019862:	b2db      	uxtb	r3, r3
 8019864:	1ad3      	subs	r3, r2, r3
 8019866:	b2db      	uxtb	r3, r3
 8019868:	3316      	adds	r3, #22
 801986a:	b2db      	uxtb	r3, r3
 801986c:	71bb      	strb	r3, [r7, #6]
 801986e:	e01f      	b.n	80198b0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8019870:	68fb      	ldr	r3, [r7, #12]
 8019872:	2b0e      	cmp	r3, #14
 8019874:	d10e      	bne.n	8019894 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8019876:	2301      	movs	r3, #1
 8019878:	2200      	movs	r2, #0
 801987a:	2102      	movs	r1, #2
 801987c:	2002      	movs	r0, #2
 801987e:	f7ff fe7b 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8019882:	79ba      	ldrb	r2, [r7, #6]
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	b2db      	uxtb	r3, r3
 8019888:	1ad3      	subs	r3, r2, r3
 801988a:	b2db      	uxtb	r3, r3
 801988c:	330e      	adds	r3, #14
 801988e:	b2db      	uxtb	r3, r3
 8019890:	71bb      	strb	r3, [r7, #6]
 8019892:	e00d      	b.n	80198b0 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8019894:	2301      	movs	r3, #1
 8019896:	2200      	movs	r2, #0
 8019898:	2107      	movs	r1, #7
 801989a:	2004      	movs	r0, #4
 801989c:	f7ff fe6c 	bl	8019578 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80198a0:	79ba      	ldrb	r2, [r7, #6]
 80198a2:	68fb      	ldr	r3, [r7, #12]
 80198a4:	b2db      	uxtb	r3, r3
 80198a6:	1ad3      	subs	r3, r2, r3
 80198a8:	b2db      	uxtb	r3, r3
 80198aa:	3316      	adds	r3, #22
 80198ac:	b2db      	uxtb	r3, r3
 80198ae:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 80198b0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80198b4:	f113 0f09 	cmn.w	r3, #9
 80198b8:	da01      	bge.n	80198be <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 80198ba:	23f7      	movs	r3, #247	@ 0xf7
 80198bc:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80198be:	2138      	movs	r1, #56	@ 0x38
 80198c0:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80198c4:	f000 fa24 	bl	8019d10 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80198c8:	79bb      	ldrb	r3, [r7, #6]
 80198ca:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 80198cc:	797b      	ldrb	r3, [r7, #5]
 80198ce:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80198d0:	f107 0308 	add.w	r3, r7, #8
 80198d4:	2202      	movs	r2, #2
 80198d6:	4619      	mov	r1, r3
 80198d8:	208e      	movs	r0, #142	@ 0x8e
 80198da:	f000 fac9 	bl	8019e70 <SUBGRF_WriteCommand>
}
 80198de:	bf00      	nop
 80198e0:	3710      	adds	r7, #16
 80198e2:	46bd      	mov	sp, r7
 80198e4:	bd80      	pop	{r7, pc}
	...

080198e8 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80198e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80198ec:	b086      	sub	sp, #24
 80198ee:	af00      	add	r7, sp, #0
 80198f0:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80198f2:	2300      	movs	r3, #0
 80198f4:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80198f6:	f107 0308 	add.w	r3, r7, #8
 80198fa:	2200      	movs	r2, #0
 80198fc:	601a      	str	r2, [r3, #0]
 80198fe:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8019900:	687b      	ldr	r3, [r7, #4]
 8019902:	781a      	ldrb	r2, [r3, #0]
 8019904:	4b5c      	ldr	r3, [pc, #368]	@ (8019a78 <SUBGRF_SetModulationParams+0x190>)
 8019906:	781b      	ldrb	r3, [r3, #0]
 8019908:	429a      	cmp	r2, r3
 801990a:	d004      	beq.n	8019916 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801990c:	687b      	ldr	r3, [r7, #4]
 801990e:	781b      	ldrb	r3, [r3, #0]
 8019910:	4618      	mov	r0, r3
 8019912:	f7ff fef5 	bl	8019700 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8019916:	687b      	ldr	r3, [r7, #4]
 8019918:	781b      	ldrb	r3, [r3, #0]
 801991a:	2b03      	cmp	r3, #3
 801991c:	f200 80a5 	bhi.w	8019a6a <SUBGRF_SetModulationParams+0x182>
 8019920:	a201      	add	r2, pc, #4	@ (adr r2, 8019928 <SUBGRF_SetModulationParams+0x40>)
 8019922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019926:	bf00      	nop
 8019928:	08019939 	.word	0x08019939
 801992c:	080199f9 	.word	0x080199f9
 8019930:	080199bb 	.word	0x080199bb
 8019934:	08019a27 	.word	0x08019a27
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8019938:	2308      	movs	r3, #8
 801993a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	685b      	ldr	r3, [r3, #4]
 8019940:	4a4e      	ldr	r2, [pc, #312]	@ (8019a7c <SUBGRF_SetModulationParams+0x194>)
 8019942:	fbb2 f3f3 	udiv	r3, r2, r3
 8019946:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8019948:	697b      	ldr	r3, [r7, #20]
 801994a:	0c1b      	lsrs	r3, r3, #16
 801994c:	b2db      	uxtb	r3, r3
 801994e:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8019950:	697b      	ldr	r3, [r7, #20]
 8019952:	0a1b      	lsrs	r3, r3, #8
 8019954:	b2db      	uxtb	r3, r3
 8019956:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8019958:	697b      	ldr	r3, [r7, #20]
 801995a:	b2db      	uxtb	r3, r3
 801995c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	7b1b      	ldrb	r3, [r3, #12]
 8019962:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8019964:	687b      	ldr	r3, [r7, #4]
 8019966:	7b5b      	ldrb	r3, [r3, #13]
 8019968:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801996a:	687b      	ldr	r3, [r7, #4]
 801996c:	689b      	ldr	r3, [r3, #8]
 801996e:	2200      	movs	r2, #0
 8019970:	461c      	mov	r4, r3
 8019972:	4615      	mov	r5, r2
 8019974:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8019978:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801997c:	4a40      	ldr	r2, [pc, #256]	@ (8019a80 <SUBGRF_SetModulationParams+0x198>)
 801997e:	f04f 0300 	mov.w	r3, #0
 8019982:	4640      	mov	r0, r8
 8019984:	4649      	mov	r1, r9
 8019986:	f7e7 fa1b 	bl	8000dc0 <__aeabi_uldivmod>
 801998a:	4602      	mov	r2, r0
 801998c:	460b      	mov	r3, r1
 801998e:	4613      	mov	r3, r2
 8019990:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8019992:	697b      	ldr	r3, [r7, #20]
 8019994:	0c1b      	lsrs	r3, r3, #16
 8019996:	b2db      	uxtb	r3, r3
 8019998:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801999a:	697b      	ldr	r3, [r7, #20]
 801999c:	0a1b      	lsrs	r3, r3, #8
 801999e:	b2db      	uxtb	r3, r3
 80199a0:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80199a2:	697b      	ldr	r3, [r7, #20]
 80199a4:	b2db      	uxtb	r3, r3
 80199a6:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80199a8:	7cfb      	ldrb	r3, [r7, #19]
 80199aa:	b29a      	uxth	r2, r3
 80199ac:	f107 0308 	add.w	r3, r7, #8
 80199b0:	4619      	mov	r1, r3
 80199b2:	208b      	movs	r0, #139	@ 0x8b
 80199b4:	f000 fa5c 	bl	8019e70 <SUBGRF_WriteCommand>
        break;
 80199b8:	e058      	b.n	8019a6c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 80199ba:	2304      	movs	r3, #4
 80199bc:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80199be:	687b      	ldr	r3, [r7, #4]
 80199c0:	691b      	ldr	r3, [r3, #16]
 80199c2:	4a2e      	ldr	r2, [pc, #184]	@ (8019a7c <SUBGRF_SetModulationParams+0x194>)
 80199c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80199c8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80199ca:	697b      	ldr	r3, [r7, #20]
 80199cc:	0c1b      	lsrs	r3, r3, #16
 80199ce:	b2db      	uxtb	r3, r3
 80199d0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80199d2:	697b      	ldr	r3, [r7, #20]
 80199d4:	0a1b      	lsrs	r3, r3, #8
 80199d6:	b2db      	uxtb	r3, r3
 80199d8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80199da:	697b      	ldr	r3, [r7, #20]
 80199dc:	b2db      	uxtb	r3, r3
 80199de:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80199e0:	687b      	ldr	r3, [r7, #4]
 80199e2:	7d1b      	ldrb	r3, [r3, #20]
 80199e4:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80199e6:	7cfb      	ldrb	r3, [r7, #19]
 80199e8:	b29a      	uxth	r2, r3
 80199ea:	f107 0308 	add.w	r3, r7, #8
 80199ee:	4619      	mov	r1, r3
 80199f0:	208b      	movs	r0, #139	@ 0x8b
 80199f2:	f000 fa3d 	bl	8019e70 <SUBGRF_WriteCommand>
        break;
 80199f6:	e039      	b.n	8019a6c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 80199f8:	2304      	movs	r3, #4
 80199fa:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80199fc:	687b      	ldr	r3, [r7, #4]
 80199fe:	7e1b      	ldrb	r3, [r3, #24]
 8019a00:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	7e5b      	ldrb	r3, [r3, #25]
 8019a06:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	7e9b      	ldrb	r3, [r3, #26]
 8019a0c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8019a0e:	687b      	ldr	r3, [r7, #4]
 8019a10:	7edb      	ldrb	r3, [r3, #27]
 8019a12:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019a14:	7cfb      	ldrb	r3, [r7, #19]
 8019a16:	b29a      	uxth	r2, r3
 8019a18:	f107 0308 	add.w	r3, r7, #8
 8019a1c:	4619      	mov	r1, r3
 8019a1e:	208b      	movs	r0, #139	@ 0x8b
 8019a20:	f000 fa26 	bl	8019e70 <SUBGRF_WriteCommand>

        break;
 8019a24:	e022      	b.n	8019a6c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8019a26:	2305      	movs	r3, #5
 8019a28:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	685b      	ldr	r3, [r3, #4]
 8019a2e:	4a13      	ldr	r2, [pc, #76]	@ (8019a7c <SUBGRF_SetModulationParams+0x194>)
 8019a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8019a34:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8019a36:	697b      	ldr	r3, [r7, #20]
 8019a38:	0c1b      	lsrs	r3, r3, #16
 8019a3a:	b2db      	uxtb	r3, r3
 8019a3c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8019a3e:	697b      	ldr	r3, [r7, #20]
 8019a40:	0a1b      	lsrs	r3, r3, #8
 8019a42:	b2db      	uxtb	r3, r3
 8019a44:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8019a46:	697b      	ldr	r3, [r7, #20]
 8019a48:	b2db      	uxtb	r3, r3
 8019a4a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	7b1b      	ldrb	r3, [r3, #12]
 8019a50:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	7b5b      	ldrb	r3, [r3, #13]
 8019a56:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019a58:	7cfb      	ldrb	r3, [r7, #19]
 8019a5a:	b29a      	uxth	r2, r3
 8019a5c:	f107 0308 	add.w	r3, r7, #8
 8019a60:	4619      	mov	r1, r3
 8019a62:	208b      	movs	r0, #139	@ 0x8b
 8019a64:	f000 fa04 	bl	8019e70 <SUBGRF_WriteCommand>
        break;
 8019a68:	e000      	b.n	8019a6c <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8019a6a:	bf00      	nop
    }
}
 8019a6c:	bf00      	nop
 8019a6e:	3718      	adds	r7, #24
 8019a70:	46bd      	mov	sp, r7
 8019a72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8019a76:	bf00      	nop
 8019a78:	20001d55 	.word	0x20001d55
 8019a7c:	3d090000 	.word	0x3d090000
 8019a80:	01e84800 	.word	0x01e84800

08019a84 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8019a84:	b580      	push	{r7, lr}
 8019a86:	b086      	sub	sp, #24
 8019a88:	af00      	add	r7, sp, #0
 8019a8a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8019a8c:	2300      	movs	r3, #0
 8019a8e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8019a90:	f107 030c 	add.w	r3, r7, #12
 8019a94:	2200      	movs	r2, #0
 8019a96:	601a      	str	r2, [r3, #0]
 8019a98:	605a      	str	r2, [r3, #4]
 8019a9a:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	781a      	ldrb	r2, [r3, #0]
 8019aa0:	4b44      	ldr	r3, [pc, #272]	@ (8019bb4 <SUBGRF_SetPacketParams+0x130>)
 8019aa2:	781b      	ldrb	r3, [r3, #0]
 8019aa4:	429a      	cmp	r2, r3
 8019aa6:	d004      	beq.n	8019ab2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8019aa8:	687b      	ldr	r3, [r7, #4]
 8019aaa:	781b      	ldrb	r3, [r3, #0]
 8019aac:	4618      	mov	r0, r3
 8019aae:	f7ff fe27 	bl	8019700 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	781b      	ldrb	r3, [r3, #0]
 8019ab6:	2b03      	cmp	r3, #3
 8019ab8:	d878      	bhi.n	8019bac <SUBGRF_SetPacketParams+0x128>
 8019aba:	a201      	add	r2, pc, #4	@ (adr r2, 8019ac0 <SUBGRF_SetPacketParams+0x3c>)
 8019abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019ac0:	08019ad1 	.word	0x08019ad1
 8019ac4:	08019b61 	.word	0x08019b61
 8019ac8:	08019b55 	.word	0x08019b55
 8019acc:	08019ad1 	.word	0x08019ad1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	7a5b      	ldrb	r3, [r3, #9]
 8019ad4:	2bf1      	cmp	r3, #241	@ 0xf1
 8019ad6:	d10a      	bne.n	8019aee <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8019ad8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8019adc:	f7ff faaa 	bl	8019034 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8019ae0:	f248 0005 	movw	r0, #32773	@ 0x8005
 8019ae4:	f7ff fac6 	bl	8019074 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8019ae8:	2302      	movs	r3, #2
 8019aea:	75bb      	strb	r3, [r7, #22]
 8019aec:	e011      	b.n	8019b12 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	7a5b      	ldrb	r3, [r3, #9]
 8019af2:	2bf2      	cmp	r3, #242	@ 0xf2
 8019af4:	d10a      	bne.n	8019b0c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8019af6:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8019afa:	f7ff fa9b 	bl	8019034 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8019afe:	f241 0021 	movw	r0, #4129	@ 0x1021
 8019b02:	f7ff fab7 	bl	8019074 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8019b06:	2306      	movs	r3, #6
 8019b08:	75bb      	strb	r3, [r7, #22]
 8019b0a:	e002      	b.n	8019b12 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	7a5b      	ldrb	r3, [r3, #9]
 8019b10:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8019b12:	2309      	movs	r3, #9
 8019b14:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	885b      	ldrh	r3, [r3, #2]
 8019b1a:	0a1b      	lsrs	r3, r3, #8
 8019b1c:	b29b      	uxth	r3, r3
 8019b1e:	b2db      	uxtb	r3, r3
 8019b20:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	885b      	ldrh	r3, [r3, #2]
 8019b26:	b2db      	uxtb	r3, r3
 8019b28:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8019b2a:	687b      	ldr	r3, [r7, #4]
 8019b2c:	791b      	ldrb	r3, [r3, #4]
 8019b2e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	795b      	ldrb	r3, [r3, #5]
 8019b34:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8019b36:	687b      	ldr	r3, [r7, #4]
 8019b38:	799b      	ldrb	r3, [r3, #6]
 8019b3a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	79db      	ldrb	r3, [r3, #7]
 8019b40:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8019b42:	687b      	ldr	r3, [r7, #4]
 8019b44:	7a1b      	ldrb	r3, [r3, #8]
 8019b46:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8019b48:	7dbb      	ldrb	r3, [r7, #22]
 8019b4a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	7a9b      	ldrb	r3, [r3, #10]
 8019b50:	753b      	strb	r3, [r7, #20]
        break;
 8019b52:	e022      	b.n	8019b9a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8019b54:	2301      	movs	r3, #1
 8019b56:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8019b58:	687b      	ldr	r3, [r7, #4]
 8019b5a:	7b1b      	ldrb	r3, [r3, #12]
 8019b5c:	733b      	strb	r3, [r7, #12]
        break;
 8019b5e:	e01c      	b.n	8019b9a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8019b60:	2306      	movs	r3, #6
 8019b62:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	89db      	ldrh	r3, [r3, #14]
 8019b68:	0a1b      	lsrs	r3, r3, #8
 8019b6a:	b29b      	uxth	r3, r3
 8019b6c:	b2db      	uxtb	r3, r3
 8019b6e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8019b70:	687b      	ldr	r3, [r7, #4]
 8019b72:	89db      	ldrh	r3, [r3, #14]
 8019b74:	b2db      	uxtb	r3, r3
 8019b76:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8019b78:	687b      	ldr	r3, [r7, #4]
 8019b7a:	7c1a      	ldrb	r2, [r3, #16]
 8019b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8019bb8 <SUBGRF_SetPacketParams+0x134>)
 8019b7e:	4611      	mov	r1, r2
 8019b80:	7019      	strb	r1, [r3, #0]
 8019b82:	4613      	mov	r3, r2
 8019b84:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8019b86:	687b      	ldr	r3, [r7, #4]
 8019b88:	7c5b      	ldrb	r3, [r3, #17]
 8019b8a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	7c9b      	ldrb	r3, [r3, #18]
 8019b90:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8019b92:	687b      	ldr	r3, [r7, #4]
 8019b94:	7cdb      	ldrb	r3, [r3, #19]
 8019b96:	747b      	strb	r3, [r7, #17]
        break;
 8019b98:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8019b9a:	7dfb      	ldrb	r3, [r7, #23]
 8019b9c:	b29a      	uxth	r2, r3
 8019b9e:	f107 030c 	add.w	r3, r7, #12
 8019ba2:	4619      	mov	r1, r3
 8019ba4:	208c      	movs	r0, #140	@ 0x8c
 8019ba6:	f000 f963 	bl	8019e70 <SUBGRF_WriteCommand>
 8019baa:	e000      	b.n	8019bae <SUBGRF_SetPacketParams+0x12a>
        return;
 8019bac:	bf00      	nop
}
 8019bae:	3718      	adds	r7, #24
 8019bb0:	46bd      	mov	sp, r7
 8019bb2:	bd80      	pop	{r7, pc}
 8019bb4:	20001d55 	.word	0x20001d55
 8019bb8:	20001d56 	.word	0x20001d56

08019bbc <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	b084      	sub	sp, #16
 8019bc0:	af00      	add	r7, sp, #0
 8019bc2:	4603      	mov	r3, r0
 8019bc4:	460a      	mov	r2, r1
 8019bc6:	71fb      	strb	r3, [r7, #7]
 8019bc8:	4613      	mov	r3, r2
 8019bca:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8019bcc:	79fb      	ldrb	r3, [r7, #7]
 8019bce:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8019bd0:	79bb      	ldrb	r3, [r7, #6]
 8019bd2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8019bd4:	f107 030c 	add.w	r3, r7, #12
 8019bd8:	2202      	movs	r2, #2
 8019bda:	4619      	mov	r1, r3
 8019bdc:	208f      	movs	r0, #143	@ 0x8f
 8019bde:	f000 f947 	bl	8019e70 <SUBGRF_WriteCommand>
}
 8019be2:	bf00      	nop
 8019be4:	3710      	adds	r7, #16
 8019be6:	46bd      	mov	sp, r7
 8019be8:	bd80      	pop	{r7, pc}

08019bea <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8019bea:	b580      	push	{r7, lr}
 8019bec:	b082      	sub	sp, #8
 8019bee:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8019bf0:	2300      	movs	r3, #0
 8019bf2:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8019bf4:	1d3b      	adds	r3, r7, #4
 8019bf6:	2201      	movs	r2, #1
 8019bf8:	4619      	mov	r1, r3
 8019bfa:	2015      	movs	r0, #21
 8019bfc:	f000 f95a 	bl	8019eb4 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8019c00:	793b      	ldrb	r3, [r7, #4]
 8019c02:	425b      	negs	r3, r3
 8019c04:	105b      	asrs	r3, r3, #1
 8019c06:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8019c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8019c0c:	4618      	mov	r0, r3
 8019c0e:	3708      	adds	r7, #8
 8019c10:	46bd      	mov	sp, r7
 8019c12:	bd80      	pop	{r7, pc}

08019c14 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8019c14:	b580      	push	{r7, lr}
 8019c16:	b084      	sub	sp, #16
 8019c18:	af00      	add	r7, sp, #0
 8019c1a:	6078      	str	r0, [r7, #4]
 8019c1c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8019c1e:	f107 030c 	add.w	r3, r7, #12
 8019c22:	2202      	movs	r2, #2
 8019c24:	4619      	mov	r1, r3
 8019c26:	2013      	movs	r0, #19
 8019c28:	f000 f944 	bl	8019eb4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8019c2c:	f7ff fd84 	bl	8019738 <SUBGRF_GetPacketType>
 8019c30:	4603      	mov	r3, r0
 8019c32:	2b01      	cmp	r3, #1
 8019c34:	d10d      	bne.n	8019c52 <SUBGRF_GetRxBufferStatus+0x3e>
 8019c36:	4b0c      	ldr	r3, [pc, #48]	@ (8019c68 <SUBGRF_GetRxBufferStatus+0x54>)
 8019c38:	781b      	ldrb	r3, [r3, #0]
 8019c3a:	b2db      	uxtb	r3, r3
 8019c3c:	2b01      	cmp	r3, #1
 8019c3e:	d108      	bne.n	8019c52 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8019c40:	f240 7002 	movw	r0, #1794	@ 0x702
 8019c44:	f000 f878 	bl	8019d38 <SUBGRF_ReadRegister>
 8019c48:	4603      	mov	r3, r0
 8019c4a:	461a      	mov	r2, r3
 8019c4c:	687b      	ldr	r3, [r7, #4]
 8019c4e:	701a      	strb	r2, [r3, #0]
 8019c50:	e002      	b.n	8019c58 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8019c52:	7b3a      	ldrb	r2, [r7, #12]
 8019c54:	687b      	ldr	r3, [r7, #4]
 8019c56:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8019c58:	7b7a      	ldrb	r2, [r7, #13]
 8019c5a:	683b      	ldr	r3, [r7, #0]
 8019c5c:	701a      	strb	r2, [r3, #0]
}
 8019c5e:	bf00      	nop
 8019c60:	3710      	adds	r7, #16
 8019c62:	46bd      	mov	sp, r7
 8019c64:	bd80      	pop	{r7, pc}
 8019c66:	bf00      	nop
 8019c68:	20001d56 	.word	0x20001d56

08019c6c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8019c6c:	b580      	push	{r7, lr}
 8019c6e:	b084      	sub	sp, #16
 8019c70:	af00      	add	r7, sp, #0
 8019c72:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8019c74:	f107 030c 	add.w	r3, r7, #12
 8019c78:	2203      	movs	r2, #3
 8019c7a:	4619      	mov	r1, r3
 8019c7c:	2014      	movs	r0, #20
 8019c7e:	f000 f919 	bl	8019eb4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8019c82:	f7ff fd59 	bl	8019738 <SUBGRF_GetPacketType>
 8019c86:	4603      	mov	r3, r0
 8019c88:	461a      	mov	r2, r3
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8019c8e:	687b      	ldr	r3, [r7, #4]
 8019c90:	781b      	ldrb	r3, [r3, #0]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d002      	beq.n	8019c9c <SUBGRF_GetPacketStatus+0x30>
 8019c96:	2b01      	cmp	r3, #1
 8019c98:	d013      	beq.n	8019cc2 <SUBGRF_GetPacketStatus+0x56>
 8019c9a:	e02a      	b.n	8019cf2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8019c9c:	7b3a      	ldrb	r2, [r7, #12]
 8019c9e:	687b      	ldr	r3, [r7, #4]
 8019ca0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8019ca2:	7b7b      	ldrb	r3, [r7, #13]
 8019ca4:	425b      	negs	r3, r3
 8019ca6:	105b      	asrs	r3, r3, #1
 8019ca8:	b25a      	sxtb	r2, r3
 8019caa:	687b      	ldr	r3, [r7, #4]
 8019cac:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8019cae:	7bbb      	ldrb	r3, [r7, #14]
 8019cb0:	425b      	negs	r3, r3
 8019cb2:	105b      	asrs	r3, r3, #1
 8019cb4:	b25a      	sxtb	r2, r3
 8019cb6:	687b      	ldr	r3, [r7, #4]
 8019cb8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	2200      	movs	r2, #0
 8019cbe:	609a      	str	r2, [r3, #8]
            break;
 8019cc0:	e020      	b.n	8019d04 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8019cc2:	7b3b      	ldrb	r3, [r7, #12]
 8019cc4:	425b      	negs	r3, r3
 8019cc6:	105b      	asrs	r3, r3, #1
 8019cc8:	b25a      	sxtb	r2, r3
 8019cca:	687b      	ldr	r3, [r7, #4]
 8019ccc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8019cce:	7b7b      	ldrb	r3, [r7, #13]
 8019cd0:	b25b      	sxtb	r3, r3
 8019cd2:	3302      	adds	r3, #2
 8019cd4:	109b      	asrs	r3, r3, #2
 8019cd6:	b25a      	sxtb	r2, r3
 8019cd8:	687b      	ldr	r3, [r7, #4]
 8019cda:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8019cdc:	7bbb      	ldrb	r3, [r7, #14]
 8019cde:	425b      	negs	r3, r3
 8019ce0:	105b      	asrs	r3, r3, #1
 8019ce2:	b25a      	sxtb	r2, r3
 8019ce4:	687b      	ldr	r3, [r7, #4]
 8019ce6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8019ce8:	4b08      	ldr	r3, [pc, #32]	@ (8019d0c <SUBGRF_GetPacketStatus+0xa0>)
 8019cea:	681a      	ldr	r2, [r3, #0]
 8019cec:	687b      	ldr	r3, [r7, #4]
 8019cee:	611a      	str	r2, [r3, #16]
            break;
 8019cf0:	e008      	b.n	8019d04 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8019cf2:	2214      	movs	r2, #20
 8019cf4:	2100      	movs	r1, #0
 8019cf6:	6878      	ldr	r0, [r7, #4]
 8019cf8:	f000 fbf3 	bl	801a4e2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	220f      	movs	r2, #15
 8019d00:	701a      	strb	r2, [r3, #0]
            break;
 8019d02:	bf00      	nop
    }
}
 8019d04:	bf00      	nop
 8019d06:	3710      	adds	r7, #16
 8019d08:	46bd      	mov	sp, r7
 8019d0a:	bd80      	pop	{r7, pc}
 8019d0c:	20001d58 	.word	0x20001d58

08019d10 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b082      	sub	sp, #8
 8019d14:	af00      	add	r7, sp, #0
 8019d16:	4603      	mov	r3, r0
 8019d18:	460a      	mov	r2, r1
 8019d1a:	80fb      	strh	r3, [r7, #6]
 8019d1c:	4613      	mov	r3, r2
 8019d1e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8019d20:	1d7a      	adds	r2, r7, #5
 8019d22:	88f9      	ldrh	r1, [r7, #6]
 8019d24:	2301      	movs	r3, #1
 8019d26:	4803      	ldr	r0, [pc, #12]	@ (8019d34 <SUBGRF_WriteRegister+0x24>)
 8019d28:	f7ed fc78 	bl	800761c <HAL_SUBGHZ_WriteRegisters>
}
 8019d2c:	bf00      	nop
 8019d2e:	3708      	adds	r7, #8
 8019d30:	46bd      	mov	sp, r7
 8019d32:	bd80      	pop	{r7, pc}
 8019d34:	200003d0 	.word	0x200003d0

08019d38 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8019d38:	b580      	push	{r7, lr}
 8019d3a:	b084      	sub	sp, #16
 8019d3c:	af00      	add	r7, sp, #0
 8019d3e:	4603      	mov	r3, r0
 8019d40:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8019d42:	f107 020f 	add.w	r2, r7, #15
 8019d46:	88f9      	ldrh	r1, [r7, #6]
 8019d48:	2301      	movs	r3, #1
 8019d4a:	4804      	ldr	r0, [pc, #16]	@ (8019d5c <SUBGRF_ReadRegister+0x24>)
 8019d4c:	f7ed fcc5 	bl	80076da <HAL_SUBGHZ_ReadRegisters>
    return data;
 8019d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8019d52:	4618      	mov	r0, r3
 8019d54:	3710      	adds	r7, #16
 8019d56:	46bd      	mov	sp, r7
 8019d58:	bd80      	pop	{r7, pc}
 8019d5a:	bf00      	nop
 8019d5c:	200003d0 	.word	0x200003d0

08019d60 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019d60:	b580      	push	{r7, lr}
 8019d62:	b086      	sub	sp, #24
 8019d64:	af00      	add	r7, sp, #0
 8019d66:	4603      	mov	r3, r0
 8019d68:	6039      	str	r1, [r7, #0]
 8019d6a:	80fb      	strh	r3, [r7, #6]
 8019d6c:	4613      	mov	r3, r2
 8019d6e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019d70:	f3ef 8310 	mrs	r3, PRIMASK
 8019d74:	60fb      	str	r3, [r7, #12]
  return(result);
 8019d76:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019d78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d7a:	b672      	cpsid	i
}
 8019d7c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8019d7e:	88bb      	ldrh	r3, [r7, #4]
 8019d80:	88f9      	ldrh	r1, [r7, #6]
 8019d82:	683a      	ldr	r2, [r7, #0]
 8019d84:	4806      	ldr	r0, [pc, #24]	@ (8019da0 <SUBGRF_WriteRegisters+0x40>)
 8019d86:	f7ed fc49 	bl	800761c <HAL_SUBGHZ_WriteRegisters>
 8019d8a:	697b      	ldr	r3, [r7, #20]
 8019d8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d8e:	693b      	ldr	r3, [r7, #16]
 8019d90:	f383 8810 	msr	PRIMASK, r3
}
 8019d94:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019d96:	bf00      	nop
 8019d98:	3718      	adds	r7, #24
 8019d9a:	46bd      	mov	sp, r7
 8019d9c:	bd80      	pop	{r7, pc}
 8019d9e:	bf00      	nop
 8019da0:	200003d0 	.word	0x200003d0

08019da4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019da4:	b580      	push	{r7, lr}
 8019da6:	b086      	sub	sp, #24
 8019da8:	af00      	add	r7, sp, #0
 8019daa:	4603      	mov	r3, r0
 8019dac:	6039      	str	r1, [r7, #0]
 8019dae:	80fb      	strh	r3, [r7, #6]
 8019db0:	4613      	mov	r3, r2
 8019db2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019db4:	f3ef 8310 	mrs	r3, PRIMASK
 8019db8:	60fb      	str	r3, [r7, #12]
  return(result);
 8019dba:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019dbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019dbe:	b672      	cpsid	i
}
 8019dc0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8019dc2:	88bb      	ldrh	r3, [r7, #4]
 8019dc4:	88f9      	ldrh	r1, [r7, #6]
 8019dc6:	683a      	ldr	r2, [r7, #0]
 8019dc8:	4806      	ldr	r0, [pc, #24]	@ (8019de4 <SUBGRF_ReadRegisters+0x40>)
 8019dca:	f7ed fc86 	bl	80076da <HAL_SUBGHZ_ReadRegisters>
 8019dce:	697b      	ldr	r3, [r7, #20]
 8019dd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019dd2:	693b      	ldr	r3, [r7, #16]
 8019dd4:	f383 8810 	msr	PRIMASK, r3
}
 8019dd8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019dda:	bf00      	nop
 8019ddc:	3718      	adds	r7, #24
 8019dde:	46bd      	mov	sp, r7
 8019de0:	bd80      	pop	{r7, pc}
 8019de2:	bf00      	nop
 8019de4:	200003d0 	.word	0x200003d0

08019de8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019de8:	b580      	push	{r7, lr}
 8019dea:	b086      	sub	sp, #24
 8019dec:	af00      	add	r7, sp, #0
 8019dee:	4603      	mov	r3, r0
 8019df0:	6039      	str	r1, [r7, #0]
 8019df2:	71fb      	strb	r3, [r7, #7]
 8019df4:	4613      	mov	r3, r2
 8019df6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019df8:	f3ef 8310 	mrs	r3, PRIMASK
 8019dfc:	60fb      	str	r3, [r7, #12]
  return(result);
 8019dfe:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019e00:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019e02:	b672      	cpsid	i
}
 8019e04:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8019e06:	79bb      	ldrb	r3, [r7, #6]
 8019e08:	b29b      	uxth	r3, r3
 8019e0a:	79f9      	ldrb	r1, [r7, #7]
 8019e0c:	683a      	ldr	r2, [r7, #0]
 8019e0e:	4806      	ldr	r0, [pc, #24]	@ (8019e28 <SUBGRF_WriteBuffer+0x40>)
 8019e10:	f7ed fd77 	bl	8007902 <HAL_SUBGHZ_WriteBuffer>
 8019e14:	697b      	ldr	r3, [r7, #20]
 8019e16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019e18:	693b      	ldr	r3, [r7, #16]
 8019e1a:	f383 8810 	msr	PRIMASK, r3
}
 8019e1e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019e20:	bf00      	nop
 8019e22:	3718      	adds	r7, #24
 8019e24:	46bd      	mov	sp, r7
 8019e26:	bd80      	pop	{r7, pc}
 8019e28:	200003d0 	.word	0x200003d0

08019e2c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019e2c:	b580      	push	{r7, lr}
 8019e2e:	b086      	sub	sp, #24
 8019e30:	af00      	add	r7, sp, #0
 8019e32:	4603      	mov	r3, r0
 8019e34:	6039      	str	r1, [r7, #0]
 8019e36:	71fb      	strb	r3, [r7, #7]
 8019e38:	4613      	mov	r3, r2
 8019e3a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8019e40:	60fb      	str	r3, [r7, #12]
  return(result);
 8019e42:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019e44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019e46:	b672      	cpsid	i
}
 8019e48:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8019e4a:	79bb      	ldrb	r3, [r7, #6]
 8019e4c:	b29b      	uxth	r3, r3
 8019e4e:	79f9      	ldrb	r1, [r7, #7]
 8019e50:	683a      	ldr	r2, [r7, #0]
 8019e52:	4806      	ldr	r0, [pc, #24]	@ (8019e6c <SUBGRF_ReadBuffer+0x40>)
 8019e54:	f7ed fda8 	bl	80079a8 <HAL_SUBGHZ_ReadBuffer>
 8019e58:	697b      	ldr	r3, [r7, #20]
 8019e5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019e5c:	693b      	ldr	r3, [r7, #16]
 8019e5e:	f383 8810 	msr	PRIMASK, r3
}
 8019e62:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019e64:	bf00      	nop
 8019e66:	3718      	adds	r7, #24
 8019e68:	46bd      	mov	sp, r7
 8019e6a:	bd80      	pop	{r7, pc}
 8019e6c:	200003d0 	.word	0x200003d0

08019e70 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	b086      	sub	sp, #24
 8019e74:	af00      	add	r7, sp, #0
 8019e76:	4603      	mov	r3, r0
 8019e78:	6039      	str	r1, [r7, #0]
 8019e7a:	71fb      	strb	r3, [r7, #7]
 8019e7c:	4613      	mov	r3, r2
 8019e7e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019e80:	f3ef 8310 	mrs	r3, PRIMASK
 8019e84:	60fb      	str	r3, [r7, #12]
  return(result);
 8019e86:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019e88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019e8a:	b672      	cpsid	i
}
 8019e8c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8019e8e:	88bb      	ldrh	r3, [r7, #4]
 8019e90:	79f9      	ldrb	r1, [r7, #7]
 8019e92:	683a      	ldr	r2, [r7, #0]
 8019e94:	4806      	ldr	r0, [pc, #24]	@ (8019eb0 <SUBGRF_WriteCommand+0x40>)
 8019e96:	f7ed fc81 	bl	800779c <HAL_SUBGHZ_ExecSetCmd>
 8019e9a:	697b      	ldr	r3, [r7, #20]
 8019e9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019e9e:	693b      	ldr	r3, [r7, #16]
 8019ea0:	f383 8810 	msr	PRIMASK, r3
}
 8019ea4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019ea6:	bf00      	nop
 8019ea8:	3718      	adds	r7, #24
 8019eaa:	46bd      	mov	sp, r7
 8019eac:	bd80      	pop	{r7, pc}
 8019eae:	bf00      	nop
 8019eb0:	200003d0 	.word	0x200003d0

08019eb4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8019eb4:	b580      	push	{r7, lr}
 8019eb6:	b086      	sub	sp, #24
 8019eb8:	af00      	add	r7, sp, #0
 8019eba:	4603      	mov	r3, r0
 8019ebc:	6039      	str	r1, [r7, #0]
 8019ebe:	71fb      	strb	r3, [r7, #7]
 8019ec0:	4613      	mov	r3, r2
 8019ec2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8019ec8:	60fb      	str	r3, [r7, #12]
  return(result);
 8019eca:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019ecc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ece:	b672      	cpsid	i
}
 8019ed0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8019ed2:	88bb      	ldrh	r3, [r7, #4]
 8019ed4:	79f9      	ldrb	r1, [r7, #7]
 8019ed6:	683a      	ldr	r2, [r7, #0]
 8019ed8:	4806      	ldr	r0, [pc, #24]	@ (8019ef4 <SUBGRF_ReadCommand+0x40>)
 8019eda:	f7ed fcbe 	bl	800785a <HAL_SUBGHZ_ExecGetCmd>
 8019ede:	697b      	ldr	r3, [r7, #20]
 8019ee0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019ee2:	693b      	ldr	r3, [r7, #16]
 8019ee4:	f383 8810 	msr	PRIMASK, r3
}
 8019ee8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019eea:	bf00      	nop
 8019eec:	3718      	adds	r7, #24
 8019eee:	46bd      	mov	sp, r7
 8019ef0:	bd80      	pop	{r7, pc}
 8019ef2:	bf00      	nop
 8019ef4:	200003d0 	.word	0x200003d0

08019ef8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8019ef8:	b580      	push	{r7, lr}
 8019efa:	b084      	sub	sp, #16
 8019efc:	af00      	add	r7, sp, #0
 8019efe:	4603      	mov	r3, r0
 8019f00:	460a      	mov	r2, r1
 8019f02:	71fb      	strb	r3, [r7, #7]
 8019f04:	4613      	mov	r3, r2
 8019f06:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8019f08:	2301      	movs	r3, #1
 8019f0a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8019f0c:	79bb      	ldrb	r3, [r7, #6]
 8019f0e:	2b01      	cmp	r3, #1
 8019f10:	d10d      	bne.n	8019f2e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8019f12:	79fb      	ldrb	r3, [r7, #7]
 8019f14:	2b01      	cmp	r3, #1
 8019f16:	d104      	bne.n	8019f22 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8019f18:	2302      	movs	r3, #2
 8019f1a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8019f1c:	2004      	movs	r0, #4
 8019f1e:	f000 f8df 	bl	801a0e0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8019f22:	79fb      	ldrb	r3, [r7, #7]
 8019f24:	2b02      	cmp	r3, #2
 8019f26:	d107      	bne.n	8019f38 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8019f28:	2303      	movs	r3, #3
 8019f2a:	73fb      	strb	r3, [r7, #15]
 8019f2c:	e004      	b.n	8019f38 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8019f2e:	79bb      	ldrb	r3, [r7, #6]
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	d101      	bne.n	8019f38 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8019f34:	2301      	movs	r3, #1
 8019f36:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8019f38:	7bfb      	ldrb	r3, [r7, #15]
 8019f3a:	4618      	mov	r0, r3
 8019f3c:	f7f0 fd6b 	bl	800aa16 <RBI_ConfigRFSwitch>
}
 8019f40:	bf00      	nop
 8019f42:	3710      	adds	r7, #16
 8019f44:	46bd      	mov	sp, r7
 8019f46:	bd80      	pop	{r7, pc}

08019f48 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8019f48:	b580      	push	{r7, lr}
 8019f4a:	b084      	sub	sp, #16
 8019f4c:	af00      	add	r7, sp, #0
 8019f4e:	4603      	mov	r3, r0
 8019f50:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8019f52:	2301      	movs	r3, #1
 8019f54:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8019f56:	f7f0 fd6c 	bl	800aa32 <RBI_GetTxConfig>
 8019f5a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8019f5c:	68bb      	ldr	r3, [r7, #8]
 8019f5e:	2b02      	cmp	r3, #2
 8019f60:	d016      	beq.n	8019f90 <SUBGRF_SetRfTxPower+0x48>
 8019f62:	68bb      	ldr	r3, [r7, #8]
 8019f64:	2b02      	cmp	r3, #2
 8019f66:	dc16      	bgt.n	8019f96 <SUBGRF_SetRfTxPower+0x4e>
 8019f68:	68bb      	ldr	r3, [r7, #8]
 8019f6a:	2b00      	cmp	r3, #0
 8019f6c:	d003      	beq.n	8019f76 <SUBGRF_SetRfTxPower+0x2e>
 8019f6e:	68bb      	ldr	r3, [r7, #8]
 8019f70:	2b01      	cmp	r3, #1
 8019f72:	d00a      	beq.n	8019f8a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8019f74:	e00f      	b.n	8019f96 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8019f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019f7a:	2b0f      	cmp	r3, #15
 8019f7c:	dd02      	ble.n	8019f84 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8019f7e:	2302      	movs	r3, #2
 8019f80:	73fb      	strb	r3, [r7, #15]
            break;
 8019f82:	e009      	b.n	8019f98 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8019f84:	2301      	movs	r3, #1
 8019f86:	73fb      	strb	r3, [r7, #15]
            break;
 8019f88:	e006      	b.n	8019f98 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8019f8a:	2301      	movs	r3, #1
 8019f8c:	73fb      	strb	r3, [r7, #15]
            break;
 8019f8e:	e003      	b.n	8019f98 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8019f90:	2302      	movs	r3, #2
 8019f92:	73fb      	strb	r3, [r7, #15]
            break;
 8019f94:	e000      	b.n	8019f98 <SUBGRF_SetRfTxPower+0x50>
            break;
 8019f96:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8019f98:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8019f9c:	7bfb      	ldrb	r3, [r7, #15]
 8019f9e:	2202      	movs	r2, #2
 8019fa0:	4618      	mov	r0, r3
 8019fa2:	f7ff fbd3 	bl	801974c <SUBGRF_SetTxParams>

    return paSelect;
 8019fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8019fa8:	4618      	mov	r0, r3
 8019faa:	3710      	adds	r7, #16
 8019fac:	46bd      	mov	sp, r7
 8019fae:	bd80      	pop	{r7, pc}

08019fb0 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8019fb0:	b480      	push	{r7}
 8019fb2:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 8019fb4:	2301      	movs	r3, #1
}
 8019fb6:	4618      	mov	r0, r3
 8019fb8:	46bd      	mov	sp, r7
 8019fba:	bc80      	pop	{r7}
 8019fbc:	4770      	bx	lr
	...

08019fc0 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019fc0:	b580      	push	{r7, lr}
 8019fc2:	b082      	sub	sp, #8
 8019fc4:	af00      	add	r7, sp, #0
 8019fc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8019fc8:	4b03      	ldr	r3, [pc, #12]	@ (8019fd8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8019fca:	681b      	ldr	r3, [r3, #0]
 8019fcc:	2001      	movs	r0, #1
 8019fce:	4798      	blx	r3
}
 8019fd0:	bf00      	nop
 8019fd2:	3708      	adds	r7, #8
 8019fd4:	46bd      	mov	sp, r7
 8019fd6:	bd80      	pop	{r7, pc}
 8019fd8:	20001d60 	.word	0x20001d60

08019fdc <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8019fdc:	b580      	push	{r7, lr}
 8019fde:	b082      	sub	sp, #8
 8019fe0:	af00      	add	r7, sp, #0
 8019fe2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8019fe4:	4b03      	ldr	r3, [pc, #12]	@ (8019ff4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	2002      	movs	r0, #2
 8019fea:	4798      	blx	r3
}
 8019fec:	bf00      	nop
 8019fee:	3708      	adds	r7, #8
 8019ff0:	46bd      	mov	sp, r7
 8019ff2:	bd80      	pop	{r7, pc}
 8019ff4:	20001d60 	.word	0x20001d60

08019ff8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8019ff8:	b580      	push	{r7, lr}
 8019ffa:	b082      	sub	sp, #8
 8019ffc:	af00      	add	r7, sp, #0
 8019ffe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801a000:	4b03      	ldr	r3, [pc, #12]	@ (801a010 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801a002:	681b      	ldr	r3, [r3, #0]
 801a004:	2040      	movs	r0, #64	@ 0x40
 801a006:	4798      	blx	r3
}
 801a008:	bf00      	nop
 801a00a:	3708      	adds	r7, #8
 801a00c:	46bd      	mov	sp, r7
 801a00e:	bd80      	pop	{r7, pc}
 801a010:	20001d60 	.word	0x20001d60

0801a014 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801a014:	b580      	push	{r7, lr}
 801a016:	b082      	sub	sp, #8
 801a018:	af00      	add	r7, sp, #0
 801a01a:	6078      	str	r0, [r7, #4]
 801a01c:	460b      	mov	r3, r1
 801a01e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801a020:	78fb      	ldrb	r3, [r7, #3]
 801a022:	2b00      	cmp	r3, #0
 801a024:	d002      	beq.n	801a02c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801a026:	2b01      	cmp	r3, #1
 801a028:	d005      	beq.n	801a036 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801a02a:	e00a      	b.n	801a042 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801a02c:	4b07      	ldr	r3, [pc, #28]	@ (801a04c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	2080      	movs	r0, #128	@ 0x80
 801a032:	4798      	blx	r3
            break;
 801a034:	e005      	b.n	801a042 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801a036:	4b05      	ldr	r3, [pc, #20]	@ (801a04c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801a038:	681b      	ldr	r3, [r3, #0]
 801a03a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801a03e:	4798      	blx	r3
            break;
 801a040:	bf00      	nop
    }
}
 801a042:	bf00      	nop
 801a044:	3708      	adds	r7, #8
 801a046:	46bd      	mov	sp, r7
 801a048:	bd80      	pop	{r7, pc}
 801a04a:	bf00      	nop
 801a04c:	20001d60 	.word	0x20001d60

0801a050 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a050:	b580      	push	{r7, lr}
 801a052:	b082      	sub	sp, #8
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801a058:	4b04      	ldr	r3, [pc, #16]	@ (801a06c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801a05a:	681b      	ldr	r3, [r3, #0]
 801a05c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801a060:	4798      	blx	r3
}
 801a062:	bf00      	nop
 801a064:	3708      	adds	r7, #8
 801a066:	46bd      	mov	sp, r7
 801a068:	bd80      	pop	{r7, pc}
 801a06a:	bf00      	nop
 801a06c:	20001d60 	.word	0x20001d60

0801a070 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a070:	b580      	push	{r7, lr}
 801a072:	b082      	sub	sp, #8
 801a074:	af00      	add	r7, sp, #0
 801a076:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801a078:	4b03      	ldr	r3, [pc, #12]	@ (801a088 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801a07a:	681b      	ldr	r3, [r3, #0]
 801a07c:	2020      	movs	r0, #32
 801a07e:	4798      	blx	r3
}
 801a080:	bf00      	nop
 801a082:	3708      	adds	r7, #8
 801a084:	46bd      	mov	sp, r7
 801a086:	bd80      	pop	{r7, pc}
 801a088:	20001d60 	.word	0x20001d60

0801a08c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a08c:	b580      	push	{r7, lr}
 801a08e:	b082      	sub	sp, #8
 801a090:	af00      	add	r7, sp, #0
 801a092:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801a094:	4b03      	ldr	r3, [pc, #12]	@ (801a0a4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801a096:	681b      	ldr	r3, [r3, #0]
 801a098:	2004      	movs	r0, #4
 801a09a:	4798      	blx	r3
}
 801a09c:	bf00      	nop
 801a09e:	3708      	adds	r7, #8
 801a0a0:	46bd      	mov	sp, r7
 801a0a2:	bd80      	pop	{r7, pc}
 801a0a4:	20001d60 	.word	0x20001d60

0801a0a8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a0a8:	b580      	push	{r7, lr}
 801a0aa:	b082      	sub	sp, #8
 801a0ac:	af00      	add	r7, sp, #0
 801a0ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801a0b0:	4b03      	ldr	r3, [pc, #12]	@ (801a0c0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	2008      	movs	r0, #8
 801a0b6:	4798      	blx	r3
}
 801a0b8:	bf00      	nop
 801a0ba:	3708      	adds	r7, #8
 801a0bc:	46bd      	mov	sp, r7
 801a0be:	bd80      	pop	{r7, pc}
 801a0c0:	20001d60 	.word	0x20001d60

0801a0c4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a0c4:	b580      	push	{r7, lr}
 801a0c6:	b082      	sub	sp, #8
 801a0c8:	af00      	add	r7, sp, #0
 801a0ca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801a0cc:	4b03      	ldr	r3, [pc, #12]	@ (801a0dc <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801a0ce:	681b      	ldr	r3, [r3, #0]
 801a0d0:	2010      	movs	r0, #16
 801a0d2:	4798      	blx	r3
}
 801a0d4:	bf00      	nop
 801a0d6:	3708      	adds	r7, #8
 801a0d8:	46bd      	mov	sp, r7
 801a0da:	bd80      	pop	{r7, pc}
 801a0dc:	20001d60 	.word	0x20001d60

0801a0e0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801a0e0:	b580      	push	{r7, lr}
 801a0e2:	b084      	sub	sp, #16
 801a0e4:	af00      	add	r7, sp, #0
 801a0e6:	4603      	mov	r3, r0
 801a0e8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801a0ea:	f7f0 fcb0 	bl	800aa4e <RBI_IsDCDC>
 801a0ee:	4603      	mov	r3, r0
 801a0f0:	2b01      	cmp	r3, #1
 801a0f2:	d112      	bne.n	801a11a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801a0f4:	f640 1023 	movw	r0, #2339	@ 0x923
 801a0f8:	f7ff fe1e 	bl	8019d38 <SUBGRF_ReadRegister>
 801a0fc:	4603      	mov	r3, r0
 801a0fe:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801a100:	7bfb      	ldrb	r3, [r7, #15]
 801a102:	f023 0306 	bic.w	r3, r3, #6
 801a106:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801a108:	7bfa      	ldrb	r2, [r7, #15]
 801a10a:	79fb      	ldrb	r3, [r7, #7]
 801a10c:	4313      	orrs	r3, r2
 801a10e:	b2db      	uxtb	r3, r3
 801a110:	4619      	mov	r1, r3
 801a112:	f640 1023 	movw	r0, #2339	@ 0x923
 801a116:	f7ff fdfb 	bl	8019d10 <SUBGRF_WriteRegister>
  }
}
 801a11a:	bf00      	nop
 801a11c:	3710      	adds	r7, #16
 801a11e:	46bd      	mov	sp, r7
 801a120:	bd80      	pop	{r7, pc}
	...

0801a124 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801a124:	b480      	push	{r7}
 801a126:	b085      	sub	sp, #20
 801a128:	af00      	add	r7, sp, #0
 801a12a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	2b00      	cmp	r3, #0
 801a130:	d101      	bne.n	801a136 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801a132:	231f      	movs	r3, #31
 801a134:	e017      	b.n	801a166 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801a136:	2300      	movs	r3, #0
 801a138:	73fb      	strb	r3, [r7, #15]
 801a13a:	e00f      	b.n	801a15c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801a13c:	7bfb      	ldrb	r3, [r7, #15]
 801a13e:	4a0c      	ldr	r2, [pc, #48]	@ (801a170 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801a140:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801a144:	687a      	ldr	r2, [r7, #4]
 801a146:	429a      	cmp	r2, r3
 801a148:	d205      	bcs.n	801a156 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801a14a:	7bfb      	ldrb	r3, [r7, #15]
 801a14c:	4a08      	ldr	r2, [pc, #32]	@ (801a170 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801a14e:	00db      	lsls	r3, r3, #3
 801a150:	4413      	add	r3, r2
 801a152:	791b      	ldrb	r3, [r3, #4]
 801a154:	e007      	b.n	801a166 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801a156:	7bfb      	ldrb	r3, [r7, #15]
 801a158:	3301      	adds	r3, #1
 801a15a:	73fb      	strb	r3, [r7, #15]
 801a15c:	7bfb      	ldrb	r3, [r7, #15]
 801a15e:	2b15      	cmp	r3, #21
 801a160:	d9ec      	bls.n	801a13c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801a162:	bf00      	nop
 801a164:	e7fd      	b.n	801a162 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801a166:	4618      	mov	r0, r3
 801a168:	3714      	adds	r7, #20
 801a16a:	46bd      	mov	sp, r7
 801a16c:	bc80      	pop	{r7}
 801a16e:	4770      	bx	lr
 801a170:	0801f368 	.word	0x0801f368

0801a174 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801a174:	b580      	push	{r7, lr}
 801a176:	b08a      	sub	sp, #40	@ 0x28
 801a178:	af00      	add	r7, sp, #0
 801a17a:	6078      	str	r0, [r7, #4]
 801a17c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801a17e:	4b35      	ldr	r3, [pc, #212]	@ (801a254 <SUBGRF_GetCFO+0xe0>)
 801a180:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801a182:	f640 0007 	movw	r0, #2055	@ 0x807
 801a186:	f7ff fdd7 	bl	8019d38 <SUBGRF_ReadRegister>
 801a18a:	4603      	mov	r3, r0
 801a18c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801a18e:	7ffb      	ldrb	r3, [r7, #31]
 801a190:	08db      	lsrs	r3, r3, #3
 801a192:	b2db      	uxtb	r3, r3
 801a194:	f003 0303 	and.w	r3, r3, #3
 801a198:	3328      	adds	r3, #40	@ 0x28
 801a19a:	443b      	add	r3, r7
 801a19c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801a1a0:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801a1a2:	7ffb      	ldrb	r3, [r7, #31]
 801a1a4:	f003 0307 	and.w	r3, r3, #7
 801a1a8:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801a1aa:	7fba      	ldrb	r2, [r7, #30]
 801a1ac:	7f7b      	ldrb	r3, [r7, #29]
 801a1ae:	3b01      	subs	r3, #1
 801a1b0:	fa02 f303 	lsl.w	r3, r2, r3
 801a1b4:	461a      	mov	r2, r3
 801a1b6:	4b28      	ldr	r3, [pc, #160]	@ (801a258 <SUBGRF_GetCFO+0xe4>)
 801a1b8:	fbb3 f3f2 	udiv	r3, r3, r2
 801a1bc:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801a1be:	69ba      	ldr	r2, [r7, #24]
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a1c6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801a1c8:	2301      	movs	r3, #1
 801a1ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801a1ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a1d2:	697a      	ldr	r2, [r7, #20]
 801a1d4:	fb02 f303 	mul.w	r3, r2, r3
 801a1d8:	2b07      	cmp	r3, #7
 801a1da:	d802      	bhi.n	801a1e2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801a1dc:	2302      	movs	r3, #2
 801a1de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801a1e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a1e6:	697a      	ldr	r2, [r7, #20]
 801a1e8:	fb02 f303 	mul.w	r3, r2, r3
 801a1ec:	2b03      	cmp	r3, #3
 801a1ee:	d802      	bhi.n	801a1f6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801a1f0:	2304      	movs	r3, #4
 801a1f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801a1f6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a1fa:	69bb      	ldr	r3, [r7, #24]
 801a1fc:	fb02 f303 	mul.w	r3, r2, r3
 801a200:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801a202:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801a206:	f7ff fd97 	bl	8019d38 <SUBGRF_ReadRegister>
 801a20a:	4603      	mov	r3, r0
 801a20c:	021b      	lsls	r3, r3, #8
 801a20e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801a212:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801a214:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801a218:	f7ff fd8e 	bl	8019d38 <SUBGRF_ReadRegister>
 801a21c:	4603      	mov	r3, r0
 801a21e:	461a      	mov	r2, r3
 801a220:	6a3b      	ldr	r3, [r7, #32]
 801a222:	4313      	orrs	r3, r2
 801a224:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801a226:	6a3b      	ldr	r3, [r7, #32]
 801a228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d005      	beq.n	801a23c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801a230:	6a3b      	ldr	r3, [r7, #32]
 801a232:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801a236:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801a23a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801a23c:	693b      	ldr	r3, [r7, #16]
 801a23e:	095b      	lsrs	r3, r3, #5
 801a240:	6a3a      	ldr	r2, [r7, #32]
 801a242:	fb02 f303 	mul.w	r3, r2, r3
 801a246:	11da      	asrs	r2, r3, #7
 801a248:	683b      	ldr	r3, [r7, #0]
 801a24a:	601a      	str	r2, [r3, #0]
}
 801a24c:	bf00      	nop
 801a24e:	3728      	adds	r7, #40	@ 0x28
 801a250:	46bd      	mov	sp, r7
 801a252:	bd80      	pop	{r7, pc}
 801a254:	0c0a0804 	.word	0x0c0a0804
 801a258:	01e84800 	.word	0x01e84800

0801a25c <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801a25c:	b480      	push	{r7}
 801a25e:	b087      	sub	sp, #28
 801a260:	af00      	add	r7, sp, #0
 801a262:	4603      	mov	r3, r0
 801a264:	60b9      	str	r1, [r7, #8]
 801a266:	607a      	str	r2, [r7, #4]
 801a268:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801a26a:	2300      	movs	r3, #0
 801a26c:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801a26e:	f04f 33ff 	mov.w	r3, #4294967295
 801a272:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801a274:	697b      	ldr	r3, [r7, #20]
}
 801a276:	4618      	mov	r0, r3
 801a278:	371c      	adds	r7, #28
 801a27a:	46bd      	mov	sp, r7
 801a27c:	bc80      	pop	{r7}
 801a27e:	4770      	bx	lr

0801a280 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801a280:	b480      	push	{r7}
 801a282:	b087      	sub	sp, #28
 801a284:	af00      	add	r7, sp, #0
 801a286:	4603      	mov	r3, r0
 801a288:	60b9      	str	r1, [r7, #8]
 801a28a:	607a      	str	r2, [r7, #4]
 801a28c:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801a28e:	2300      	movs	r3, #0
 801a290:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801a292:	f04f 33ff 	mov.w	r3, #4294967295
 801a296:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801a298:	697b      	ldr	r3, [r7, #20]
}
 801a29a:	4618      	mov	r0, r3
 801a29c:	371c      	adds	r7, #28
 801a29e:	46bd      	mov	sp, r7
 801a2a0:	bc80      	pop	{r7}
 801a2a2:	4770      	bx	lr

0801a2a4 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801a2a4:	b480      	push	{r7}
 801a2a6:	b085      	sub	sp, #20
 801a2a8:	af00      	add	r7, sp, #0
 801a2aa:	60f8      	str	r0, [r7, #12]
 801a2ac:	60b9      	str	r1, [r7, #8]
 801a2ae:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801a2b0:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801a2b4:	4618      	mov	r0, r3
 801a2b6:	3714      	adds	r7, #20
 801a2b8:	46bd      	mov	sp, r7
 801a2ba:	bc80      	pop	{r7}
 801a2bc:	4770      	bx	lr

0801a2be <RFW_DeInit>:

void RFW_DeInit( void)
{
 801a2be:	b480      	push	{r7}
 801a2c0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801a2c2:	bf00      	nop
 801a2c4:	46bd      	mov	sp, r7
 801a2c6:	bc80      	pop	{r7}
 801a2c8:	4770      	bx	lr

0801a2ca <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801a2ca:	b480      	push	{r7}
 801a2cc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801a2ce:	2300      	movs	r3, #0
#endif
}
 801a2d0:	4618      	mov	r0, r3
 801a2d2:	46bd      	mov	sp, r7
 801a2d4:	bc80      	pop	{r7}
 801a2d6:	4770      	bx	lr

0801a2d8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801a2d8:	b480      	push	{r7}
 801a2da:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801a2dc:	2300      	movs	r3, #0
#endif
}
 801a2de:	4618      	mov	r0, r3
 801a2e0:	46bd      	mov	sp, r7
 801a2e2:	bc80      	pop	{r7}
 801a2e4:	4770      	bx	lr

0801a2e6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801a2e6:	b480      	push	{r7}
 801a2e8:	b083      	sub	sp, #12
 801a2ea:	af00      	add	r7, sp, #0
 801a2ec:	4603      	mov	r3, r0
 801a2ee:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801a2f0:	bf00      	nop
 801a2f2:	370c      	adds	r7, #12
 801a2f4:	46bd      	mov	sp, r7
 801a2f6:	bc80      	pop	{r7}
 801a2f8:	4770      	bx	lr

0801a2fa <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801a2fa:	b480      	push	{r7}
 801a2fc:	b087      	sub	sp, #28
 801a2fe:	af00      	add	r7, sp, #0
 801a300:	60f8      	str	r0, [r7, #12]
 801a302:	460b      	mov	r3, r1
 801a304:	607a      	str	r2, [r7, #4]
 801a306:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801a308:	f04f 33ff 	mov.w	r3, #4294967295
 801a30c:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 801a30e:	697b      	ldr	r3, [r7, #20]
}
 801a310:	4618      	mov	r0, r3
 801a312:	371c      	adds	r7, #28
 801a314:	46bd      	mov	sp, r7
 801a316:	bc80      	pop	{r7}
 801a318:	4770      	bx	lr

0801a31a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801a31a:	b480      	push	{r7}
 801a31c:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801a31e:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801a322:	4618      	mov	r0, r3
 801a324:	46bd      	mov	sp, r7
 801a326:	bc80      	pop	{r7}
 801a328:	4770      	bx	lr

0801a32a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801a32a:	b480      	push	{r7}
 801a32c:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801a32e:	bf00      	nop
 801a330:	46bd      	mov	sp, r7
 801a332:	bc80      	pop	{r7}
 801a334:	4770      	bx	lr

0801a336 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801a336:	b480      	push	{r7}
 801a338:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801a33a:	bf00      	nop
 801a33c:	46bd      	mov	sp, r7
 801a33e:	bc80      	pop	{r7}
 801a340:	4770      	bx	lr

0801a342 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801a342:	b480      	push	{r7}
 801a344:	b083      	sub	sp, #12
 801a346:	af00      	add	r7, sp, #0
 801a348:	4603      	mov	r3, r0
 801a34a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801a34c:	bf00      	nop
 801a34e:	370c      	adds	r7, #12
 801a350:	46bd      	mov	sp, r7
 801a352:	bc80      	pop	{r7}
 801a354:	4770      	bx	lr
	...

0801a358 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801a358:	b480      	push	{r7}
 801a35a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801a35c:	4b04      	ldr	r3, [pc, #16]	@ (801a370 <UTIL_LPM_Init+0x18>)
 801a35e:	2200      	movs	r2, #0
 801a360:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801a362:	4b04      	ldr	r3, [pc, #16]	@ (801a374 <UTIL_LPM_Init+0x1c>)
 801a364:	2200      	movs	r2, #0
 801a366:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801a368:	bf00      	nop
 801a36a:	46bd      	mov	sp, r7
 801a36c:	bc80      	pop	{r7}
 801a36e:	4770      	bx	lr
 801a370:	20001d64 	.word	0x20001d64
 801a374:	20001d68 	.word	0x20001d68

0801a378 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801a378:	b480      	push	{r7}
 801a37a:	b087      	sub	sp, #28
 801a37c:	af00      	add	r7, sp, #0
 801a37e:	6078      	str	r0, [r7, #4]
 801a380:	460b      	mov	r3, r1
 801a382:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a384:	f3ef 8310 	mrs	r3, PRIMASK
 801a388:	613b      	str	r3, [r7, #16]
  return(result);
 801a38a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801a38c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a38e:	b672      	cpsid	i
}
 801a390:	bf00      	nop
  
  switch( state )
 801a392:	78fb      	ldrb	r3, [r7, #3]
 801a394:	2b00      	cmp	r3, #0
 801a396:	d008      	beq.n	801a3aa <UTIL_LPM_SetStopMode+0x32>
 801a398:	2b01      	cmp	r3, #1
 801a39a:	d10e      	bne.n	801a3ba <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801a39c:	4b0d      	ldr	r3, [pc, #52]	@ (801a3d4 <UTIL_LPM_SetStopMode+0x5c>)
 801a39e:	681a      	ldr	r2, [r3, #0]
 801a3a0:	687b      	ldr	r3, [r7, #4]
 801a3a2:	4313      	orrs	r3, r2
 801a3a4:	4a0b      	ldr	r2, [pc, #44]	@ (801a3d4 <UTIL_LPM_SetStopMode+0x5c>)
 801a3a6:	6013      	str	r3, [r2, #0]
      break;
 801a3a8:	e008      	b.n	801a3bc <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801a3aa:	687b      	ldr	r3, [r7, #4]
 801a3ac:	43da      	mvns	r2, r3
 801a3ae:	4b09      	ldr	r3, [pc, #36]	@ (801a3d4 <UTIL_LPM_SetStopMode+0x5c>)
 801a3b0:	681b      	ldr	r3, [r3, #0]
 801a3b2:	4013      	ands	r3, r2
 801a3b4:	4a07      	ldr	r2, [pc, #28]	@ (801a3d4 <UTIL_LPM_SetStopMode+0x5c>)
 801a3b6:	6013      	str	r3, [r2, #0]
      break;
 801a3b8:	e000      	b.n	801a3bc <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801a3ba:	bf00      	nop
 801a3bc:	697b      	ldr	r3, [r7, #20]
 801a3be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a3c0:	68fb      	ldr	r3, [r7, #12]
 801a3c2:	f383 8810 	msr	PRIMASK, r3
}
 801a3c6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801a3c8:	bf00      	nop
 801a3ca:	371c      	adds	r7, #28
 801a3cc:	46bd      	mov	sp, r7
 801a3ce:	bc80      	pop	{r7}
 801a3d0:	4770      	bx	lr
 801a3d2:	bf00      	nop
 801a3d4:	20001d64 	.word	0x20001d64

0801a3d8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801a3d8:	b480      	push	{r7}
 801a3da:	b087      	sub	sp, #28
 801a3dc:	af00      	add	r7, sp, #0
 801a3de:	6078      	str	r0, [r7, #4]
 801a3e0:	460b      	mov	r3, r1
 801a3e2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a3e4:	f3ef 8310 	mrs	r3, PRIMASK
 801a3e8:	613b      	str	r3, [r7, #16]
  return(result);
 801a3ea:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801a3ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a3ee:	b672      	cpsid	i
}
 801a3f0:	bf00      	nop
  
  switch(state)
 801a3f2:	78fb      	ldrb	r3, [r7, #3]
 801a3f4:	2b00      	cmp	r3, #0
 801a3f6:	d008      	beq.n	801a40a <UTIL_LPM_SetOffMode+0x32>
 801a3f8:	2b01      	cmp	r3, #1
 801a3fa:	d10e      	bne.n	801a41a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801a3fc:	4b0d      	ldr	r3, [pc, #52]	@ (801a434 <UTIL_LPM_SetOffMode+0x5c>)
 801a3fe:	681a      	ldr	r2, [r3, #0]
 801a400:	687b      	ldr	r3, [r7, #4]
 801a402:	4313      	orrs	r3, r2
 801a404:	4a0b      	ldr	r2, [pc, #44]	@ (801a434 <UTIL_LPM_SetOffMode+0x5c>)
 801a406:	6013      	str	r3, [r2, #0]
      break;
 801a408:	e008      	b.n	801a41c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	43da      	mvns	r2, r3
 801a40e:	4b09      	ldr	r3, [pc, #36]	@ (801a434 <UTIL_LPM_SetOffMode+0x5c>)
 801a410:	681b      	ldr	r3, [r3, #0]
 801a412:	4013      	ands	r3, r2
 801a414:	4a07      	ldr	r2, [pc, #28]	@ (801a434 <UTIL_LPM_SetOffMode+0x5c>)
 801a416:	6013      	str	r3, [r2, #0]
      break;
 801a418:	e000      	b.n	801a41c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801a41a:	bf00      	nop
 801a41c:	697b      	ldr	r3, [r7, #20]
 801a41e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a420:	68fb      	ldr	r3, [r7, #12]
 801a422:	f383 8810 	msr	PRIMASK, r3
}
 801a426:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801a428:	bf00      	nop
 801a42a:	371c      	adds	r7, #28
 801a42c:	46bd      	mov	sp, r7
 801a42e:	bc80      	pop	{r7}
 801a430:	4770      	bx	lr
 801a432:	bf00      	nop
 801a434:	20001d68 	.word	0x20001d68

0801a438 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801a438:	b580      	push	{r7, lr}
 801a43a:	b084      	sub	sp, #16
 801a43c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a43e:	f3ef 8310 	mrs	r3, PRIMASK
 801a442:	60bb      	str	r3, [r7, #8]
  return(result);
 801a444:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801a446:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801a448:	b672      	cpsid	i
}
 801a44a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801a44c:	4b12      	ldr	r3, [pc, #72]	@ (801a498 <UTIL_LPM_EnterLowPower+0x60>)
 801a44e:	681b      	ldr	r3, [r3, #0]
 801a450:	2b00      	cmp	r3, #0
 801a452:	d006      	beq.n	801a462 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801a454:	4b11      	ldr	r3, [pc, #68]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a456:	681b      	ldr	r3, [r3, #0]
 801a458:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801a45a:	4b10      	ldr	r3, [pc, #64]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a45c:	685b      	ldr	r3, [r3, #4]
 801a45e:	4798      	blx	r3
 801a460:	e010      	b.n	801a484 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801a462:	4b0f      	ldr	r3, [pc, #60]	@ (801a4a0 <UTIL_LPM_EnterLowPower+0x68>)
 801a464:	681b      	ldr	r3, [r3, #0]
 801a466:	2b00      	cmp	r3, #0
 801a468:	d006      	beq.n	801a478 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801a46a:	4b0c      	ldr	r3, [pc, #48]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a46c:	689b      	ldr	r3, [r3, #8]
 801a46e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801a470:	4b0a      	ldr	r3, [pc, #40]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a472:	68db      	ldr	r3, [r3, #12]
 801a474:	4798      	blx	r3
 801a476:	e005      	b.n	801a484 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801a478:	4b08      	ldr	r3, [pc, #32]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a47a:	691b      	ldr	r3, [r3, #16]
 801a47c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801a47e:	4b07      	ldr	r3, [pc, #28]	@ (801a49c <UTIL_LPM_EnterLowPower+0x64>)
 801a480:	695b      	ldr	r3, [r3, #20]
 801a482:	4798      	blx	r3
 801a484:	68fb      	ldr	r3, [r7, #12]
 801a486:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a488:	687b      	ldr	r3, [r7, #4]
 801a48a:	f383 8810 	msr	PRIMASK, r3
}
 801a48e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801a490:	bf00      	nop
 801a492:	3710      	adds	r7, #16
 801a494:	46bd      	mov	sp, r7
 801a496:	bd80      	pop	{r7, pc}
 801a498:	20001d64 	.word	0x20001d64
 801a49c:	0801ede0 	.word	0x0801ede0
 801a4a0:	20001d68 	.word	0x20001d68

0801a4a4 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801a4a4:	b480      	push	{r7}
 801a4a6:	b087      	sub	sp, #28
 801a4a8:	af00      	add	r7, sp, #0
 801a4aa:	60f8      	str	r0, [r7, #12]
 801a4ac:	60b9      	str	r1, [r7, #8]
 801a4ae:	4613      	mov	r3, r2
 801a4b0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801a4b2:	68fb      	ldr	r3, [r7, #12]
 801a4b4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801a4b6:	68bb      	ldr	r3, [r7, #8]
 801a4b8:	613b      	str	r3, [r7, #16]

  while( size-- )
 801a4ba:	e007      	b.n	801a4cc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801a4bc:	693a      	ldr	r2, [r7, #16]
 801a4be:	1c53      	adds	r3, r2, #1
 801a4c0:	613b      	str	r3, [r7, #16]
 801a4c2:	697b      	ldr	r3, [r7, #20]
 801a4c4:	1c59      	adds	r1, r3, #1
 801a4c6:	6179      	str	r1, [r7, #20]
 801a4c8:	7812      	ldrb	r2, [r2, #0]
 801a4ca:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801a4cc:	88fb      	ldrh	r3, [r7, #6]
 801a4ce:	1e5a      	subs	r2, r3, #1
 801a4d0:	80fa      	strh	r2, [r7, #6]
 801a4d2:	2b00      	cmp	r3, #0
 801a4d4:	d1f2      	bne.n	801a4bc <UTIL_MEM_cpy_8+0x18>
    }
}
 801a4d6:	bf00      	nop
 801a4d8:	bf00      	nop
 801a4da:	371c      	adds	r7, #28
 801a4dc:	46bd      	mov	sp, r7
 801a4de:	bc80      	pop	{r7}
 801a4e0:	4770      	bx	lr

0801a4e2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801a4e2:	b480      	push	{r7}
 801a4e4:	b085      	sub	sp, #20
 801a4e6:	af00      	add	r7, sp, #0
 801a4e8:	6078      	str	r0, [r7, #4]
 801a4ea:	460b      	mov	r3, r1
 801a4ec:	70fb      	strb	r3, [r7, #3]
 801a4ee:	4613      	mov	r3, r2
 801a4f0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801a4f2:	687b      	ldr	r3, [r7, #4]
 801a4f4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801a4f6:	e004      	b.n	801a502 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801a4f8:	68fb      	ldr	r3, [r7, #12]
 801a4fa:	1c5a      	adds	r2, r3, #1
 801a4fc:	60fa      	str	r2, [r7, #12]
 801a4fe:	78fa      	ldrb	r2, [r7, #3]
 801a500:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801a502:	883b      	ldrh	r3, [r7, #0]
 801a504:	1e5a      	subs	r2, r3, #1
 801a506:	803a      	strh	r2, [r7, #0]
 801a508:	2b00      	cmp	r3, #0
 801a50a:	d1f5      	bne.n	801a4f8 <UTIL_MEM_set_8+0x16>
  }
}
 801a50c:	bf00      	nop
 801a50e:	bf00      	nop
 801a510:	3714      	adds	r7, #20
 801a512:	46bd      	mov	sp, r7
 801a514:	bc80      	pop	{r7}
 801a516:	4770      	bx	lr

0801a518 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801a518:	b082      	sub	sp, #8
 801a51a:	b480      	push	{r7}
 801a51c:	b087      	sub	sp, #28
 801a51e:	af00      	add	r7, sp, #0
 801a520:	60f8      	str	r0, [r7, #12]
 801a522:	1d38      	adds	r0, r7, #4
 801a524:	e880 0006 	stmia.w	r0, {r1, r2}
 801a528:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801a52a:	2300      	movs	r3, #0
 801a52c:	613b      	str	r3, [r7, #16]
 801a52e:	2300      	movs	r3, #0
 801a530:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801a532:	687a      	ldr	r2, [r7, #4]
 801a534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a536:	4413      	add	r3, r2
 801a538:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801a53a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801a53e:	b29a      	uxth	r2, r3
 801a540:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801a544:	b29b      	uxth	r3, r3
 801a546:	4413      	add	r3, r2
 801a548:	b29b      	uxth	r3, r3
 801a54a:	b21b      	sxth	r3, r3
 801a54c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801a54e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a552:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801a556:	db0a      	blt.n	801a56e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801a558:	693b      	ldr	r3, [r7, #16]
 801a55a:	3301      	adds	r3, #1
 801a55c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801a55e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a562:	b29b      	uxth	r3, r3
 801a564:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801a568:	b29b      	uxth	r3, r3
 801a56a:	b21b      	sxth	r3, r3
 801a56c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801a56e:	68fb      	ldr	r3, [r7, #12]
 801a570:	461a      	mov	r2, r3
 801a572:	f107 0310 	add.w	r3, r7, #16
 801a576:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a57a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a57e:	68f8      	ldr	r0, [r7, #12]
 801a580:	371c      	adds	r7, #28
 801a582:	46bd      	mov	sp, r7
 801a584:	bc80      	pop	{r7}
 801a586:	b002      	add	sp, #8
 801a588:	4770      	bx	lr

0801a58a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801a58a:	b082      	sub	sp, #8
 801a58c:	b480      	push	{r7}
 801a58e:	b087      	sub	sp, #28
 801a590:	af00      	add	r7, sp, #0
 801a592:	60f8      	str	r0, [r7, #12]
 801a594:	1d38      	adds	r0, r7, #4
 801a596:	e880 0006 	stmia.w	r0, {r1, r2}
 801a59a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801a59c:	2300      	movs	r3, #0
 801a59e:	613b      	str	r3, [r7, #16]
 801a5a0:	2300      	movs	r3, #0
 801a5a2:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801a5a4:	687a      	ldr	r2, [r7, #4]
 801a5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5a8:	1ad3      	subs	r3, r2, r3
 801a5aa:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801a5ac:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801a5b0:	b29a      	uxth	r2, r3
 801a5b2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801a5b6:	b29b      	uxth	r3, r3
 801a5b8:	1ad3      	subs	r3, r2, r3
 801a5ba:	b29b      	uxth	r3, r3
 801a5bc:	b21b      	sxth	r3, r3
 801a5be:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801a5c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a5c4:	2b00      	cmp	r3, #0
 801a5c6:	da0a      	bge.n	801a5de <SysTimeSub+0x54>
  {
    c.Seconds--;
 801a5c8:	693b      	ldr	r3, [r7, #16]
 801a5ca:	3b01      	subs	r3, #1
 801a5cc:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801a5ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a5d2:	b29b      	uxth	r3, r3
 801a5d4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801a5d8:	b29b      	uxth	r3, r3
 801a5da:	b21b      	sxth	r3, r3
 801a5dc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801a5de:	68fb      	ldr	r3, [r7, #12]
 801a5e0:	461a      	mov	r2, r3
 801a5e2:	f107 0310 	add.w	r3, r7, #16
 801a5e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a5ea:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a5ee:	68f8      	ldr	r0, [r7, #12]
 801a5f0:	371c      	adds	r7, #28
 801a5f2:	46bd      	mov	sp, r7
 801a5f4:	bc80      	pop	{r7}
 801a5f6:	b002      	add	sp, #8
 801a5f8:	4770      	bx	lr
	...

0801a5fc <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801a5fc:	b580      	push	{r7, lr}
 801a5fe:	b088      	sub	sp, #32
 801a600:	af02      	add	r7, sp, #8
 801a602:	463b      	mov	r3, r7
 801a604:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a608:	2300      	movs	r3, #0
 801a60a:	60bb      	str	r3, [r7, #8]
 801a60c:	2300      	movs	r3, #0
 801a60e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a610:	4b10      	ldr	r3, [pc, #64]	@ (801a654 <SysTimeSet+0x58>)
 801a612:	691b      	ldr	r3, [r3, #16]
 801a614:	f107 0208 	add.w	r2, r7, #8
 801a618:	3204      	adds	r2, #4
 801a61a:	4610      	mov	r0, r2
 801a61c:	4798      	blx	r3
 801a61e:	4603      	mov	r3, r0
 801a620:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801a622:	f107 0010 	add.w	r0, r7, #16
 801a626:	68fb      	ldr	r3, [r7, #12]
 801a628:	9300      	str	r3, [sp, #0]
 801a62a:	68bb      	ldr	r3, [r7, #8]
 801a62c:	463a      	mov	r2, r7
 801a62e:	ca06      	ldmia	r2, {r1, r2}
 801a630:	f7ff ffab 	bl	801a58a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801a634:	4b07      	ldr	r3, [pc, #28]	@ (801a654 <SysTimeSet+0x58>)
 801a636:	681b      	ldr	r3, [r3, #0]
 801a638:	693a      	ldr	r2, [r7, #16]
 801a63a:	4610      	mov	r0, r2
 801a63c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801a63e:	4b05      	ldr	r3, [pc, #20]	@ (801a654 <SysTimeSet+0x58>)
 801a640:	689b      	ldr	r3, [r3, #8]
 801a642:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801a646:	4610      	mov	r0, r2
 801a648:	4798      	blx	r3
}
 801a64a:	bf00      	nop
 801a64c:	3718      	adds	r7, #24
 801a64e:	46bd      	mov	sp, r7
 801a650:	bd80      	pop	{r7, pc}
 801a652:	bf00      	nop
 801a654:	0801eec4 	.word	0x0801eec4

0801a658 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801a658:	b580      	push	{r7, lr}
 801a65a:	b08a      	sub	sp, #40	@ 0x28
 801a65c:	af02      	add	r7, sp, #8
 801a65e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a660:	2300      	movs	r3, #0
 801a662:	61bb      	str	r3, [r7, #24]
 801a664:	2300      	movs	r3, #0
 801a666:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801a668:	2300      	movs	r3, #0
 801a66a:	613b      	str	r3, [r7, #16]
 801a66c:	2300      	movs	r3, #0
 801a66e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a670:	4b14      	ldr	r3, [pc, #80]	@ (801a6c4 <SysTimeGet+0x6c>)
 801a672:	691b      	ldr	r3, [r3, #16]
 801a674:	f107 0218 	add.w	r2, r7, #24
 801a678:	3204      	adds	r2, #4
 801a67a:	4610      	mov	r0, r2
 801a67c:	4798      	blx	r3
 801a67e:	4603      	mov	r3, r0
 801a680:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a682:	4b10      	ldr	r3, [pc, #64]	@ (801a6c4 <SysTimeGet+0x6c>)
 801a684:	68db      	ldr	r3, [r3, #12]
 801a686:	4798      	blx	r3
 801a688:	4603      	mov	r3, r0
 801a68a:	b21b      	sxth	r3, r3
 801a68c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a68e:	4b0d      	ldr	r3, [pc, #52]	@ (801a6c4 <SysTimeGet+0x6c>)
 801a690:	685b      	ldr	r3, [r3, #4]
 801a692:	4798      	blx	r3
 801a694:	4603      	mov	r3, r0
 801a696:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801a698:	f107 0010 	add.w	r0, r7, #16
 801a69c:	69fb      	ldr	r3, [r7, #28]
 801a69e:	9300      	str	r3, [sp, #0]
 801a6a0:	69bb      	ldr	r3, [r7, #24]
 801a6a2:	f107 0208 	add.w	r2, r7, #8
 801a6a6:	ca06      	ldmia	r2, {r1, r2}
 801a6a8:	f7ff ff36 	bl	801a518 <SysTimeAdd>

  return sysTime;
 801a6ac:	687b      	ldr	r3, [r7, #4]
 801a6ae:	461a      	mov	r2, r3
 801a6b0:	f107 0310 	add.w	r3, r7, #16
 801a6b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a6b8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a6bc:	6878      	ldr	r0, [r7, #4]
 801a6be:	3720      	adds	r7, #32
 801a6c0:	46bd      	mov	sp, r7
 801a6c2:	bd80      	pop	{r7, pc}
 801a6c4:	0801eec4 	.word	0x0801eec4

0801a6c8 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801a6c8:	b580      	push	{r7, lr}
 801a6ca:	b084      	sub	sp, #16
 801a6cc:	af00      	add	r7, sp, #0
 801a6ce:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a6d0:	2300      	movs	r3, #0
 801a6d2:	60bb      	str	r3, [r7, #8]
 801a6d4:	2300      	movs	r3, #0
 801a6d6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a6d8:	4b0a      	ldr	r3, [pc, #40]	@ (801a704 <SysTimeGetMcuTime+0x3c>)
 801a6da:	691b      	ldr	r3, [r3, #16]
 801a6dc:	f107 0208 	add.w	r2, r7, #8
 801a6e0:	3204      	adds	r2, #4
 801a6e2:	4610      	mov	r0, r2
 801a6e4:	4798      	blx	r3
 801a6e6:	4603      	mov	r3, r0
 801a6e8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801a6ea:	687b      	ldr	r3, [r7, #4]
 801a6ec:	461a      	mov	r2, r3
 801a6ee:	f107 0308 	add.w	r3, r7, #8
 801a6f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a6f6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a6fa:	6878      	ldr	r0, [r7, #4]
 801a6fc:	3710      	adds	r7, #16
 801a6fe:	46bd      	mov	sp, r7
 801a700:	bd80      	pop	{r7, pc}
 801a702:	bf00      	nop
 801a704:	0801eec4 	.word	0x0801eec4

0801a708 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801a708:	b580      	push	{r7, lr}
 801a70a:	b088      	sub	sp, #32
 801a70c:	af02      	add	r7, sp, #8
 801a70e:	463b      	mov	r3, r7
 801a710:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a714:	4b0f      	ldr	r3, [pc, #60]	@ (801a754 <SysTimeToMs+0x4c>)
 801a716:	68db      	ldr	r3, [r3, #12]
 801a718:	4798      	blx	r3
 801a71a:	4603      	mov	r3, r0
 801a71c:	b21b      	sxth	r3, r3
 801a71e:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a720:	4b0c      	ldr	r3, [pc, #48]	@ (801a754 <SysTimeToMs+0x4c>)
 801a722:	685b      	ldr	r3, [r3, #4]
 801a724:	4798      	blx	r3
 801a726:	4603      	mov	r3, r0
 801a728:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801a72a:	f107 0008 	add.w	r0, r7, #8
 801a72e:	697b      	ldr	r3, [r7, #20]
 801a730:	9300      	str	r3, [sp, #0]
 801a732:	693b      	ldr	r3, [r7, #16]
 801a734:	463a      	mov	r2, r7
 801a736:	ca06      	ldmia	r2, {r1, r2}
 801a738:	f7ff ff27 	bl	801a58a <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801a73c:	68bb      	ldr	r3, [r7, #8]
 801a73e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a742:	fb02 f303 	mul.w	r3, r2, r3
 801a746:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801a74a:	4413      	add	r3, r2
}
 801a74c:	4618      	mov	r0, r3
 801a74e:	3718      	adds	r7, #24
 801a750:	46bd      	mov	sp, r7
 801a752:	bd80      	pop	{r7, pc}
 801a754:	0801eec4 	.word	0x0801eec4

0801a758 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801a758:	b580      	push	{r7, lr}
 801a75a:	b08a      	sub	sp, #40	@ 0x28
 801a75c:	af02      	add	r7, sp, #8
 801a75e:	6078      	str	r0, [r7, #4]
 801a760:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801a762:	683b      	ldr	r3, [r7, #0]
 801a764:	4a19      	ldr	r2, [pc, #100]	@ (801a7cc <SysTimeFromMs+0x74>)
 801a766:	fba2 2303 	umull	r2, r3, r2, r3
 801a76a:	099b      	lsrs	r3, r3, #6
 801a76c:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801a76e:	69fb      	ldr	r3, [r7, #28]
 801a770:	617b      	str	r3, [r7, #20]
 801a772:	683b      	ldr	r3, [r7, #0]
 801a774:	b29a      	uxth	r2, r3
 801a776:	69fb      	ldr	r3, [r7, #28]
 801a778:	b29b      	uxth	r3, r3
 801a77a:	4619      	mov	r1, r3
 801a77c:	0149      	lsls	r1, r1, #5
 801a77e:	1ac9      	subs	r1, r1, r3
 801a780:	0089      	lsls	r1, r1, #2
 801a782:	440b      	add	r3, r1
 801a784:	00db      	lsls	r3, r3, #3
 801a786:	b29b      	uxth	r3, r3
 801a788:	1ad3      	subs	r3, r2, r3
 801a78a:	b29b      	uxth	r3, r3
 801a78c:	b21b      	sxth	r3, r3
 801a78e:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801a790:	f107 030c 	add.w	r3, r7, #12
 801a794:	2200      	movs	r2, #0
 801a796:	601a      	str	r2, [r3, #0]
 801a798:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a79a:	4b0d      	ldr	r3, [pc, #52]	@ (801a7d0 <SysTimeFromMs+0x78>)
 801a79c:	68db      	ldr	r3, [r3, #12]
 801a79e:	4798      	blx	r3
 801a7a0:	4603      	mov	r3, r0
 801a7a2:	b21b      	sxth	r3, r3
 801a7a4:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a7a6:	4b0a      	ldr	r3, [pc, #40]	@ (801a7d0 <SysTimeFromMs+0x78>)
 801a7a8:	685b      	ldr	r3, [r3, #4]
 801a7aa:	4798      	blx	r3
 801a7ac:	4603      	mov	r3, r0
 801a7ae:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801a7b0:	6878      	ldr	r0, [r7, #4]
 801a7b2:	693b      	ldr	r3, [r7, #16]
 801a7b4:	9300      	str	r3, [sp, #0]
 801a7b6:	68fb      	ldr	r3, [r7, #12]
 801a7b8:	f107 0214 	add.w	r2, r7, #20
 801a7bc:	ca06      	ldmia	r2, {r1, r2}
 801a7be:	f7ff feab 	bl	801a518 <SysTimeAdd>
}
 801a7c2:	6878      	ldr	r0, [r7, #4]
 801a7c4:	3720      	adds	r7, #32
 801a7c6:	46bd      	mov	sp, r7
 801a7c8:	bd80      	pop	{r7, pc}
 801a7ca:	bf00      	nop
 801a7cc:	10624dd3 	.word	0x10624dd3
 801a7d0:	0801eec4 	.word	0x0801eec4

0801a7d4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801a7d4:	b480      	push	{r7}
 801a7d6:	b085      	sub	sp, #20
 801a7d8:	af00      	add	r7, sp, #0
 801a7da:	6078      	str	r0, [r7, #4]
  int i = 0;
 801a7dc:	2300      	movs	r3, #0
 801a7de:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801a7e0:	e00e      	b.n	801a800 <ee_skip_atoi+0x2c>
 801a7e2:	68fa      	ldr	r2, [r7, #12]
 801a7e4:	4613      	mov	r3, r2
 801a7e6:	009b      	lsls	r3, r3, #2
 801a7e8:	4413      	add	r3, r2
 801a7ea:	005b      	lsls	r3, r3, #1
 801a7ec:	4618      	mov	r0, r3
 801a7ee:	687b      	ldr	r3, [r7, #4]
 801a7f0:	681b      	ldr	r3, [r3, #0]
 801a7f2:	1c59      	adds	r1, r3, #1
 801a7f4:	687a      	ldr	r2, [r7, #4]
 801a7f6:	6011      	str	r1, [r2, #0]
 801a7f8:	781b      	ldrb	r3, [r3, #0]
 801a7fa:	4403      	add	r3, r0
 801a7fc:	3b30      	subs	r3, #48	@ 0x30
 801a7fe:	60fb      	str	r3, [r7, #12]
 801a800:	687b      	ldr	r3, [r7, #4]
 801a802:	681b      	ldr	r3, [r3, #0]
 801a804:	781b      	ldrb	r3, [r3, #0]
 801a806:	2b2f      	cmp	r3, #47	@ 0x2f
 801a808:	d904      	bls.n	801a814 <ee_skip_atoi+0x40>
 801a80a:	687b      	ldr	r3, [r7, #4]
 801a80c:	681b      	ldr	r3, [r3, #0]
 801a80e:	781b      	ldrb	r3, [r3, #0]
 801a810:	2b39      	cmp	r3, #57	@ 0x39
 801a812:	d9e6      	bls.n	801a7e2 <ee_skip_atoi+0xe>
  return i;
 801a814:	68fb      	ldr	r3, [r7, #12]
}
 801a816:	4618      	mov	r0, r3
 801a818:	3714      	adds	r7, #20
 801a81a:	46bd      	mov	sp, r7
 801a81c:	bc80      	pop	{r7}
 801a81e:	4770      	bx	lr

0801a820 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801a820:	b480      	push	{r7}
 801a822:	b099      	sub	sp, #100	@ 0x64
 801a824:	af00      	add	r7, sp, #0
 801a826:	60f8      	str	r0, [r7, #12]
 801a828:	60b9      	str	r1, [r7, #8]
 801a82a:	607a      	str	r2, [r7, #4]
 801a82c:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801a82e:	4b71      	ldr	r3, [pc, #452]	@ (801a9f4 <ee_number+0x1d4>)
 801a830:	681b      	ldr	r3, [r3, #0]
 801a832:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801a834:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d002      	beq.n	801a844 <ee_number+0x24>
 801a83e:	4b6e      	ldr	r3, [pc, #440]	@ (801a9f8 <ee_number+0x1d8>)
 801a840:	681b      	ldr	r3, [r3, #0]
 801a842:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801a844:	683b      	ldr	r3, [r7, #0]
 801a846:	2b01      	cmp	r3, #1
 801a848:	dd02      	ble.n	801a850 <ee_number+0x30>
 801a84a:	683b      	ldr	r3, [r7, #0]
 801a84c:	2b24      	cmp	r3, #36	@ 0x24
 801a84e:	dd01      	ble.n	801a854 <ee_number+0x34>
 801a850:	2300      	movs	r3, #0
 801a852:	e0ca      	b.n	801a9ea <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801a854:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a856:	f003 0301 	and.w	r3, r3, #1
 801a85a:	2b00      	cmp	r3, #0
 801a85c:	d001      	beq.n	801a862 <ee_number+0x42>
 801a85e:	2330      	movs	r3, #48	@ 0x30
 801a860:	e000      	b.n	801a864 <ee_number+0x44>
 801a862:	2320      	movs	r3, #32
 801a864:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801a868:	2300      	movs	r3, #0
 801a86a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801a86e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a870:	f003 0302 	and.w	r3, r3, #2
 801a874:	2b00      	cmp	r3, #0
 801a876:	d00b      	beq.n	801a890 <ee_number+0x70>
  {
    if (num < 0)
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	2b00      	cmp	r3, #0
 801a87c:	da08      	bge.n	801a890 <ee_number+0x70>
    {
      sign = '-';
 801a87e:	232d      	movs	r3, #45	@ 0x2d
 801a880:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801a884:	687b      	ldr	r3, [r7, #4]
 801a886:	425b      	negs	r3, r3
 801a888:	607b      	str	r3, [r7, #4]
      size--;
 801a88a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a88c:	3b01      	subs	r3, #1
 801a88e:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801a890:	2300      	movs	r3, #0
 801a892:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801a894:	687b      	ldr	r3, [r7, #4]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d11e      	bne.n	801a8d8 <ee_number+0xb8>
    tmp[i++] = '0';
 801a89a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a89c:	1c5a      	adds	r2, r3, #1
 801a89e:	657a      	str	r2, [r7, #84]	@ 0x54
 801a8a0:	3360      	adds	r3, #96	@ 0x60
 801a8a2:	443b      	add	r3, r7
 801a8a4:	2230      	movs	r2, #48	@ 0x30
 801a8a6:	f803 2c50 	strb.w	r2, [r3, #-80]
 801a8aa:	e018      	b.n	801a8de <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801a8ac:	687b      	ldr	r3, [r7, #4]
 801a8ae:	683a      	ldr	r2, [r7, #0]
 801a8b0:	fbb3 f1f2 	udiv	r1, r3, r2
 801a8b4:	fb01 f202 	mul.w	r2, r1, r2
 801a8b8:	1a9b      	subs	r3, r3, r2
 801a8ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a8bc:	441a      	add	r2, r3
 801a8be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a8c0:	1c59      	adds	r1, r3, #1
 801a8c2:	6579      	str	r1, [r7, #84]	@ 0x54
 801a8c4:	7812      	ldrb	r2, [r2, #0]
 801a8c6:	3360      	adds	r3, #96	@ 0x60
 801a8c8:	443b      	add	r3, r7
 801a8ca:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801a8ce:	687a      	ldr	r2, [r7, #4]
 801a8d0:	683b      	ldr	r3, [r7, #0]
 801a8d2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a8d6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801a8d8:	687b      	ldr	r3, [r7, #4]
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d1e6      	bne.n	801a8ac <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801a8de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a8e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a8e2:	429a      	cmp	r2, r3
 801a8e4:	dd01      	ble.n	801a8ea <ee_number+0xca>
 801a8e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a8e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801a8ea:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801a8ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a8ee:	1ad3      	subs	r3, r2, r3
 801a8f0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801a8f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a8f4:	f003 0301 	and.w	r3, r3, #1
 801a8f8:	2b00      	cmp	r3, #0
 801a8fa:	d112      	bne.n	801a922 <ee_number+0x102>
 801a8fc:	e00c      	b.n	801a918 <ee_number+0xf8>
 801a8fe:	68fb      	ldr	r3, [r7, #12]
 801a900:	1c5a      	adds	r2, r3, #1
 801a902:	60fa      	str	r2, [r7, #12]
 801a904:	2220      	movs	r2, #32
 801a906:	701a      	strb	r2, [r3, #0]
 801a908:	68bb      	ldr	r3, [r7, #8]
 801a90a:	3b01      	subs	r3, #1
 801a90c:	60bb      	str	r3, [r7, #8]
 801a90e:	68bb      	ldr	r3, [r7, #8]
 801a910:	2b00      	cmp	r3, #0
 801a912:	d101      	bne.n	801a918 <ee_number+0xf8>
 801a914:	68fb      	ldr	r3, [r7, #12]
 801a916:	e068      	b.n	801a9ea <ee_number+0x1ca>
 801a918:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a91a:	1e5a      	subs	r2, r3, #1
 801a91c:	66ba      	str	r2, [r7, #104]	@ 0x68
 801a91e:	2b00      	cmp	r3, #0
 801a920:	dced      	bgt.n	801a8fe <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801a922:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801a926:	2b00      	cmp	r3, #0
 801a928:	d01b      	beq.n	801a962 <ee_number+0x142>
 801a92a:	68fb      	ldr	r3, [r7, #12]
 801a92c:	1c5a      	adds	r2, r3, #1
 801a92e:	60fa      	str	r2, [r7, #12]
 801a930:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801a934:	701a      	strb	r2, [r3, #0]
 801a936:	68bb      	ldr	r3, [r7, #8]
 801a938:	3b01      	subs	r3, #1
 801a93a:	60bb      	str	r3, [r7, #8]
 801a93c:	68bb      	ldr	r3, [r7, #8]
 801a93e:	2b00      	cmp	r3, #0
 801a940:	d10f      	bne.n	801a962 <ee_number+0x142>
 801a942:	68fb      	ldr	r3, [r7, #12]
 801a944:	e051      	b.n	801a9ea <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801a946:	68fb      	ldr	r3, [r7, #12]
 801a948:	1c5a      	adds	r2, r3, #1
 801a94a:	60fa      	str	r2, [r7, #12]
 801a94c:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801a950:	701a      	strb	r2, [r3, #0]
 801a952:	68bb      	ldr	r3, [r7, #8]
 801a954:	3b01      	subs	r3, #1
 801a956:	60bb      	str	r3, [r7, #8]
 801a958:	68bb      	ldr	r3, [r7, #8]
 801a95a:	2b00      	cmp	r3, #0
 801a95c:	d101      	bne.n	801a962 <ee_number+0x142>
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	e043      	b.n	801a9ea <ee_number+0x1ca>
 801a962:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a964:	1e5a      	subs	r2, r3, #1
 801a966:	66ba      	str	r2, [r7, #104]	@ 0x68
 801a968:	2b00      	cmp	r3, #0
 801a96a:	dcec      	bgt.n	801a946 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801a96c:	e00c      	b.n	801a988 <ee_number+0x168>
 801a96e:	68fb      	ldr	r3, [r7, #12]
 801a970:	1c5a      	adds	r2, r3, #1
 801a972:	60fa      	str	r2, [r7, #12]
 801a974:	2230      	movs	r2, #48	@ 0x30
 801a976:	701a      	strb	r2, [r3, #0]
 801a978:	68bb      	ldr	r3, [r7, #8]
 801a97a:	3b01      	subs	r3, #1
 801a97c:	60bb      	str	r3, [r7, #8]
 801a97e:	68bb      	ldr	r3, [r7, #8]
 801a980:	2b00      	cmp	r3, #0
 801a982:	d101      	bne.n	801a988 <ee_number+0x168>
 801a984:	68fb      	ldr	r3, [r7, #12]
 801a986:	e030      	b.n	801a9ea <ee_number+0x1ca>
 801a988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a98a:	1e5a      	subs	r2, r3, #1
 801a98c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801a98e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a990:	429a      	cmp	r2, r3
 801a992:	dbec      	blt.n	801a96e <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801a994:	e010      	b.n	801a9b8 <ee_number+0x198>
 801a996:	68fb      	ldr	r3, [r7, #12]
 801a998:	1c5a      	adds	r2, r3, #1
 801a99a:	60fa      	str	r2, [r7, #12]
 801a99c:	f107 0110 	add.w	r1, r7, #16
 801a9a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a9a2:	440a      	add	r2, r1
 801a9a4:	7812      	ldrb	r2, [r2, #0]
 801a9a6:	701a      	strb	r2, [r3, #0]
 801a9a8:	68bb      	ldr	r3, [r7, #8]
 801a9aa:	3b01      	subs	r3, #1
 801a9ac:	60bb      	str	r3, [r7, #8]
 801a9ae:	68bb      	ldr	r3, [r7, #8]
 801a9b0:	2b00      	cmp	r3, #0
 801a9b2:	d101      	bne.n	801a9b8 <ee_number+0x198>
 801a9b4:	68fb      	ldr	r3, [r7, #12]
 801a9b6:	e018      	b.n	801a9ea <ee_number+0x1ca>
 801a9b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a9ba:	1e5a      	subs	r2, r3, #1
 801a9bc:	657a      	str	r2, [r7, #84]	@ 0x54
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	dce9      	bgt.n	801a996 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801a9c2:	e00c      	b.n	801a9de <ee_number+0x1be>
 801a9c4:	68fb      	ldr	r3, [r7, #12]
 801a9c6:	1c5a      	adds	r2, r3, #1
 801a9c8:	60fa      	str	r2, [r7, #12]
 801a9ca:	2220      	movs	r2, #32
 801a9cc:	701a      	strb	r2, [r3, #0]
 801a9ce:	68bb      	ldr	r3, [r7, #8]
 801a9d0:	3b01      	subs	r3, #1
 801a9d2:	60bb      	str	r3, [r7, #8]
 801a9d4:	68bb      	ldr	r3, [r7, #8]
 801a9d6:	2b00      	cmp	r3, #0
 801a9d8:	d101      	bne.n	801a9de <ee_number+0x1be>
 801a9da:	68fb      	ldr	r3, [r7, #12]
 801a9dc:	e005      	b.n	801a9ea <ee_number+0x1ca>
 801a9de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a9e0:	1e5a      	subs	r2, r3, #1
 801a9e2:	66ba      	str	r2, [r7, #104]	@ 0x68
 801a9e4:	2b00      	cmp	r3, #0
 801a9e6:	dced      	bgt.n	801a9c4 <ee_number+0x1a4>

  return str;
 801a9e8:	68fb      	ldr	r3, [r7, #12]
}
 801a9ea:	4618      	mov	r0, r3
 801a9ec:	3764      	adds	r7, #100	@ 0x64
 801a9ee:	46bd      	mov	sp, r7
 801a9f0:	bc80      	pop	{r7}
 801a9f2:	4770      	bx	lr
 801a9f4:	20000130 	.word	0x20000130
 801a9f8:	20000134 	.word	0x20000134

0801a9fc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801a9fc:	b580      	push	{r7, lr}
 801a9fe:	b092      	sub	sp, #72	@ 0x48
 801aa00:	af04      	add	r7, sp, #16
 801aa02:	60f8      	str	r0, [r7, #12]
 801aa04:	60b9      	str	r1, [r7, #8]
 801aa06:	607a      	str	r2, [r7, #4]
 801aa08:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801aa0a:	68bb      	ldr	r3, [r7, #8]
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	dc01      	bgt.n	801aa14 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801aa10:	2300      	movs	r3, #0
 801aa12:	e13e      	b.n	801ac92 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801aa14:	68fb      	ldr	r3, [r7, #12]
 801aa16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801aa18:	e128      	b.n	801ac6c <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801aa1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801aa1c:	68fb      	ldr	r3, [r7, #12]
 801aa1e:	1ad2      	subs	r2, r2, r3
 801aa20:	68bb      	ldr	r3, [r7, #8]
 801aa22:	3b01      	subs	r3, #1
 801aa24:	429a      	cmp	r2, r3
 801aa26:	f280 812e 	bge.w	801ac86 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801aa2a:	687b      	ldr	r3, [r7, #4]
 801aa2c:	781b      	ldrb	r3, [r3, #0]
 801aa2e:	2b25      	cmp	r3, #37	@ 0x25
 801aa30:	d006      	beq.n	801aa40 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801aa32:	687a      	ldr	r2, [r7, #4]
 801aa34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa36:	1c59      	adds	r1, r3, #1
 801aa38:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801aa3a:	7812      	ldrb	r2, [r2, #0]
 801aa3c:	701a      	strb	r2, [r3, #0]
      continue;
 801aa3e:	e112      	b.n	801ac66 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801aa40:	2300      	movs	r3, #0
 801aa42:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801aa44:	687b      	ldr	r3, [r7, #4]
 801aa46:	3301      	adds	r3, #1
 801aa48:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801aa4a:	687b      	ldr	r3, [r7, #4]
 801aa4c:	781b      	ldrb	r3, [r3, #0]
 801aa4e:	2b30      	cmp	r3, #48	@ 0x30
 801aa50:	d103      	bne.n	801aa5a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801aa52:	6a3b      	ldr	r3, [r7, #32]
 801aa54:	f043 0301 	orr.w	r3, r3, #1
 801aa58:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801aa5a:	f04f 33ff 	mov.w	r3, #4294967295
 801aa5e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801aa60:	687b      	ldr	r3, [r7, #4]
 801aa62:	781b      	ldrb	r3, [r3, #0]
 801aa64:	2b2f      	cmp	r3, #47	@ 0x2f
 801aa66:	d908      	bls.n	801aa7a <tiny_vsnprintf_like+0x7e>
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	781b      	ldrb	r3, [r3, #0]
 801aa6c:	2b39      	cmp	r3, #57	@ 0x39
 801aa6e:	d804      	bhi.n	801aa7a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801aa70:	1d3b      	adds	r3, r7, #4
 801aa72:	4618      	mov	r0, r3
 801aa74:	f7ff feae 	bl	801a7d4 <ee_skip_atoi>
 801aa78:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801aa7a:	f04f 33ff 	mov.w	r3, #4294967295
 801aa7e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801aa80:	f04f 33ff 	mov.w	r3, #4294967295
 801aa84:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801aa86:	230a      	movs	r3, #10
 801aa88:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801aa8a:	687b      	ldr	r3, [r7, #4]
 801aa8c:	781b      	ldrb	r3, [r3, #0]
 801aa8e:	3b58      	subs	r3, #88	@ 0x58
 801aa90:	2b20      	cmp	r3, #32
 801aa92:	f200 8094 	bhi.w	801abbe <tiny_vsnprintf_like+0x1c2>
 801aa96:	a201      	add	r2, pc, #4	@ (adr r2, 801aa9c <tiny_vsnprintf_like+0xa0>)
 801aa98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801aa9c:	0801aba7 	.word	0x0801aba7
 801aaa0:	0801abbf 	.word	0x0801abbf
 801aaa4:	0801abbf 	.word	0x0801abbf
 801aaa8:	0801abbf 	.word	0x0801abbf
 801aaac:	0801abbf 	.word	0x0801abbf
 801aab0:	0801abbf 	.word	0x0801abbf
 801aab4:	0801abbf 	.word	0x0801abbf
 801aab8:	0801abbf 	.word	0x0801abbf
 801aabc:	0801abbf 	.word	0x0801abbf
 801aac0:	0801abbf 	.word	0x0801abbf
 801aac4:	0801abbf 	.word	0x0801abbf
 801aac8:	0801ab2b 	.word	0x0801ab2b
 801aacc:	0801abb5 	.word	0x0801abb5
 801aad0:	0801abbf 	.word	0x0801abbf
 801aad4:	0801abbf 	.word	0x0801abbf
 801aad8:	0801abbf 	.word	0x0801abbf
 801aadc:	0801abbf 	.word	0x0801abbf
 801aae0:	0801abb5 	.word	0x0801abb5
 801aae4:	0801abbf 	.word	0x0801abbf
 801aae8:	0801abbf 	.word	0x0801abbf
 801aaec:	0801abbf 	.word	0x0801abbf
 801aaf0:	0801abbf 	.word	0x0801abbf
 801aaf4:	0801abbf 	.word	0x0801abbf
 801aaf8:	0801abbf 	.word	0x0801abbf
 801aafc:	0801abbf 	.word	0x0801abbf
 801ab00:	0801abbf 	.word	0x0801abbf
 801ab04:	0801abbf 	.word	0x0801abbf
 801ab08:	0801ab4b 	.word	0x0801ab4b
 801ab0c:	0801abbf 	.word	0x0801abbf
 801ab10:	0801ac0b 	.word	0x0801ac0b
 801ab14:	0801abbf 	.word	0x0801abbf
 801ab18:	0801abbf 	.word	0x0801abbf
 801ab1c:	0801abaf 	.word	0x0801abaf
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801ab20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab22:	1c5a      	adds	r2, r3, #1
 801ab24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ab26:	2220      	movs	r2, #32
 801ab28:	701a      	strb	r2, [r3, #0]
 801ab2a:	69fb      	ldr	r3, [r7, #28]
 801ab2c:	3b01      	subs	r3, #1
 801ab2e:	61fb      	str	r3, [r7, #28]
 801ab30:	69fb      	ldr	r3, [r7, #28]
 801ab32:	2b00      	cmp	r3, #0
 801ab34:	dcf4      	bgt.n	801ab20 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801ab36:	683b      	ldr	r3, [r7, #0]
 801ab38:	1d1a      	adds	r2, r3, #4
 801ab3a:	603a      	str	r2, [r7, #0]
 801ab3c:	6819      	ldr	r1, [r3, #0]
 801ab3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab40:	1c5a      	adds	r2, r3, #1
 801ab42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ab44:	b2ca      	uxtb	r2, r1
 801ab46:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801ab48:	e08d      	b.n	801ac66 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801ab4a:	683b      	ldr	r3, [r7, #0]
 801ab4c:	1d1a      	adds	r2, r3, #4
 801ab4e:	603a      	str	r2, [r7, #0]
 801ab50:	681b      	ldr	r3, [r3, #0]
 801ab52:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801ab54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab56:	2b00      	cmp	r3, #0
 801ab58:	d101      	bne.n	801ab5e <tiny_vsnprintf_like+0x162>
 801ab5a:	4b50      	ldr	r3, [pc, #320]	@ (801ac9c <tiny_vsnprintf_like+0x2a0>)
 801ab5c:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801ab5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ab60:	f7e5 fb5e 	bl	8000220 <strlen>
 801ab64:	4603      	mov	r3, r0
 801ab66:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801ab68:	e004      	b.n	801ab74 <tiny_vsnprintf_like+0x178>
 801ab6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab6c:	1c5a      	adds	r2, r3, #1
 801ab6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ab70:	2220      	movs	r2, #32
 801ab72:	701a      	strb	r2, [r3, #0]
 801ab74:	69fb      	ldr	r3, [r7, #28]
 801ab76:	1e5a      	subs	r2, r3, #1
 801ab78:	61fa      	str	r2, [r7, #28]
 801ab7a:	693a      	ldr	r2, [r7, #16]
 801ab7c:	429a      	cmp	r2, r3
 801ab7e:	dbf4      	blt.n	801ab6a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801ab80:	2300      	movs	r3, #0
 801ab82:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ab84:	e00a      	b.n	801ab9c <tiny_vsnprintf_like+0x1a0>
 801ab86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ab88:	1c53      	adds	r3, r2, #1
 801ab8a:	627b      	str	r3, [r7, #36]	@ 0x24
 801ab8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab8e:	1c59      	adds	r1, r3, #1
 801ab90:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ab92:	7812      	ldrb	r2, [r2, #0]
 801ab94:	701a      	strb	r2, [r3, #0]
 801ab96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab98:	3301      	adds	r3, #1
 801ab9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ab9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ab9e:	693b      	ldr	r3, [r7, #16]
 801aba0:	429a      	cmp	r2, r3
 801aba2:	dbf0      	blt.n	801ab86 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801aba4:	e05f      	b.n	801ac66 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801aba6:	6a3b      	ldr	r3, [r7, #32]
 801aba8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801abac:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801abae:	2310      	movs	r3, #16
 801abb0:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801abb2:	e02b      	b.n	801ac0c <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801abb4:	6a3b      	ldr	r3, [r7, #32]
 801abb6:	f043 0302 	orr.w	r3, r3, #2
 801abba:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801abbc:	e025      	b.n	801ac0a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801abbe:	687b      	ldr	r3, [r7, #4]
 801abc0:	781b      	ldrb	r3, [r3, #0]
 801abc2:	2b25      	cmp	r3, #37	@ 0x25
 801abc4:	d004      	beq.n	801abd0 <tiny_vsnprintf_like+0x1d4>
 801abc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abc8:	1c5a      	adds	r2, r3, #1
 801abca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801abcc:	2225      	movs	r2, #37	@ 0x25
 801abce:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801abd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801abd2:	68fb      	ldr	r3, [r7, #12]
 801abd4:	1ad2      	subs	r2, r2, r3
 801abd6:	68bb      	ldr	r3, [r7, #8]
 801abd8:	3b01      	subs	r3, #1
 801abda:	429a      	cmp	r2, r3
 801abdc:	da16      	bge.n	801ac0c <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801abde:	687b      	ldr	r3, [r7, #4]
 801abe0:	781b      	ldrb	r3, [r3, #0]
 801abe2:	2b00      	cmp	r3, #0
 801abe4:	d006      	beq.n	801abf4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801abe6:	687a      	ldr	r2, [r7, #4]
 801abe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abea:	1c59      	adds	r1, r3, #1
 801abec:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801abee:	7812      	ldrb	r2, [r2, #0]
 801abf0:	701a      	strb	r2, [r3, #0]
 801abf2:	e002      	b.n	801abfa <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801abf4:	687b      	ldr	r3, [r7, #4]
 801abf6:	3b01      	subs	r3, #1
 801abf8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801abfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801abfc:	68fb      	ldr	r3, [r7, #12]
 801abfe:	1ad2      	subs	r2, r2, r3
 801ac00:	68bb      	ldr	r3, [r7, #8]
 801ac02:	3b01      	subs	r3, #1
 801ac04:	429a      	cmp	r2, r3
 801ac06:	db2d      	blt.n	801ac64 <tiny_vsnprintf_like+0x268>
 801ac08:	e000      	b.n	801ac0c <tiny_vsnprintf_like+0x210>
        break;
 801ac0a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801ac0c:	697b      	ldr	r3, [r7, #20]
 801ac0e:	2b6c      	cmp	r3, #108	@ 0x6c
 801ac10:	d105      	bne.n	801ac1e <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801ac12:	683b      	ldr	r3, [r7, #0]
 801ac14:	1d1a      	adds	r2, r3, #4
 801ac16:	603a      	str	r2, [r7, #0]
 801ac18:	681b      	ldr	r3, [r3, #0]
 801ac1a:	637b      	str	r3, [r7, #52]	@ 0x34
 801ac1c:	e00f      	b.n	801ac3e <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801ac1e:	6a3b      	ldr	r3, [r7, #32]
 801ac20:	f003 0302 	and.w	r3, r3, #2
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d005      	beq.n	801ac34 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801ac28:	683b      	ldr	r3, [r7, #0]
 801ac2a:	1d1a      	adds	r2, r3, #4
 801ac2c:	603a      	str	r2, [r7, #0]
 801ac2e:	681b      	ldr	r3, [r3, #0]
 801ac30:	637b      	str	r3, [r7, #52]	@ 0x34
 801ac32:	e004      	b.n	801ac3e <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801ac34:	683b      	ldr	r3, [r7, #0]
 801ac36:	1d1a      	adds	r2, r3, #4
 801ac38:	603a      	str	r2, [r7, #0]
 801ac3a:	681b      	ldr	r3, [r3, #0]
 801ac3c:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801ac3e:	68bb      	ldr	r3, [r7, #8]
 801ac40:	1e5a      	subs	r2, r3, #1
 801ac42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ac44:	68fb      	ldr	r3, [r7, #12]
 801ac46:	1acb      	subs	r3, r1, r3
 801ac48:	1ad1      	subs	r1, r2, r3
 801ac4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ac4c:	6a3b      	ldr	r3, [r7, #32]
 801ac4e:	9302      	str	r3, [sp, #8]
 801ac50:	69bb      	ldr	r3, [r7, #24]
 801ac52:	9301      	str	r3, [sp, #4]
 801ac54:	69fb      	ldr	r3, [r7, #28]
 801ac56:	9300      	str	r3, [sp, #0]
 801ac58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801ac5c:	f7ff fde0 	bl	801a820 <ee_number>
 801ac60:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801ac62:	e000      	b.n	801ac66 <tiny_vsnprintf_like+0x26a>
        continue;
 801ac64:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801ac66:	687b      	ldr	r3, [r7, #4]
 801ac68:	3301      	adds	r3, #1
 801ac6a:	607b      	str	r3, [r7, #4]
 801ac6c:	687b      	ldr	r3, [r7, #4]
 801ac6e:	781b      	ldrb	r3, [r3, #0]
 801ac70:	2b00      	cmp	r3, #0
 801ac72:	f47f aed2 	bne.w	801aa1a <tiny_vsnprintf_like+0x1e>
 801ac76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac78:	68fb      	ldr	r3, [r7, #12]
 801ac7a:	1ad2      	subs	r2, r2, r3
 801ac7c:	68bb      	ldr	r3, [r7, #8]
 801ac7e:	3b01      	subs	r3, #1
 801ac80:	429a      	cmp	r2, r3
 801ac82:	f6bf aeca 	bge.w	801aa1a <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801ac86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac88:	2200      	movs	r2, #0
 801ac8a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801ac8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac8e:	68fb      	ldr	r3, [r7, #12]
 801ac90:	1ad3      	subs	r3, r2, r3
}
 801ac92:	4618      	mov	r0, r3
 801ac94:	3738      	adds	r7, #56	@ 0x38
 801ac96:	46bd      	mov	sp, r7
 801ac98:	bd80      	pop	{r7, pc}
 801ac9a:	bf00      	nop
 801ac9c:	0801edd8 	.word	0x0801edd8

0801aca0 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801aca0:	b580      	push	{r7, lr}
 801aca2:	b090      	sub	sp, #64	@ 0x40
 801aca4:	af00      	add	r7, sp, #0
 801aca6:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801aca8:	4b73      	ldr	r3, [pc, #460]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801acaa:	681b      	ldr	r3, [r3, #0]
 801acac:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801acae:	4b72      	ldr	r3, [pc, #456]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801acb0:	681a      	ldr	r2, [r3, #0]
 801acb2:	687b      	ldr	r3, [r7, #4]
 801acb4:	4013      	ands	r3, r2
 801acb6:	4a70      	ldr	r2, [pc, #448]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801acb8:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801acba:	4b70      	ldr	r3, [pc, #448]	@ (801ae7c <UTIL_SEQ_Run+0x1dc>)
 801acbc:	681b      	ldr	r3, [r3, #0]
 801acbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801acc0:	4b6f      	ldr	r3, [pc, #444]	@ (801ae80 <UTIL_SEQ_Run+0x1e0>)
 801acc2:	681b      	ldr	r3, [r3, #0]
 801acc4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801acc6:	4b6f      	ldr	r3, [pc, #444]	@ (801ae84 <UTIL_SEQ_Run+0x1e4>)
 801acc8:	681b      	ldr	r3, [r3, #0]
 801acca:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801accc:	4b6e      	ldr	r3, [pc, #440]	@ (801ae88 <UTIL_SEQ_Run+0x1e8>)
 801acce:	681b      	ldr	r3, [r3, #0]
 801acd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801acd2:	e08d      	b.n	801adf0 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801acd4:	2300      	movs	r3, #0
 801acd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801acd8:	e002      	b.n	801ace0 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801acda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801acdc:	3301      	adds	r3, #1
 801acde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801ace0:	4a6a      	ldr	r2, [pc, #424]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ace2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ace4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ace8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801acea:	401a      	ands	r2, r3
 801acec:	4b62      	ldr	r3, [pc, #392]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801acee:	681b      	ldr	r3, [r3, #0]
 801acf0:	4013      	ands	r3, r2
 801acf2:	2b00      	cmp	r3, #0
 801acf4:	d0f1      	beq.n	801acda <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801acf6:	4a65      	ldr	r2, [pc, #404]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801acf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801acfa:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801acfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad00:	401a      	ands	r2, r3
 801ad02:	4b5d      	ldr	r3, [pc, #372]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801ad04:	681b      	ldr	r3, [r3, #0]
 801ad06:	4013      	ands	r3, r2
 801ad08:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801ad0a:	4a60      	ldr	r2, [pc, #384]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad0e:	00db      	lsls	r3, r3, #3
 801ad10:	4413      	add	r3, r2
 801ad12:	685a      	ldr	r2, [r3, #4]
 801ad14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ad16:	4013      	ands	r3, r2
 801ad18:	2b00      	cmp	r3, #0
 801ad1a:	d106      	bne.n	801ad2a <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801ad1c:	4a5b      	ldr	r2, [pc, #364]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad20:	00db      	lsls	r3, r3, #3
 801ad22:	4413      	add	r3, r2
 801ad24:	f04f 32ff 	mov.w	r2, #4294967295
 801ad28:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801ad2a:	4a58      	ldr	r2, [pc, #352]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad2e:	00db      	lsls	r3, r3, #3
 801ad30:	4413      	add	r3, r2
 801ad32:	685a      	ldr	r2, [r3, #4]
 801ad34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ad36:	4013      	ands	r3, r2
 801ad38:	4618      	mov	r0, r3
 801ad3a:	f000 f907 	bl	801af4c <SEQ_BitPosition>
 801ad3e:	4603      	mov	r3, r0
 801ad40:	461a      	mov	r2, r3
 801ad42:	4b53      	ldr	r3, [pc, #332]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801ad44:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801ad46:	4a51      	ldr	r2, [pc, #324]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad4a:	00db      	lsls	r3, r3, #3
 801ad4c:	4413      	add	r3, r2
 801ad4e:	685a      	ldr	r2, [r3, #4]
 801ad50:	4b4f      	ldr	r3, [pc, #316]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801ad52:	681b      	ldr	r3, [r3, #0]
 801ad54:	2101      	movs	r1, #1
 801ad56:	fa01 f303 	lsl.w	r3, r1, r3
 801ad5a:	43db      	mvns	r3, r3
 801ad5c:	401a      	ands	r2, r3
 801ad5e:	494b      	ldr	r1, [pc, #300]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad62:	00db      	lsls	r3, r3, #3
 801ad64:	440b      	add	r3, r1
 801ad66:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ad68:	f3ef 8310 	mrs	r3, PRIMASK
 801ad6c:	61bb      	str	r3, [r7, #24]
  return(result);
 801ad6e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ad70:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801ad72:	b672      	cpsid	i
}
 801ad74:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801ad76:	4b46      	ldr	r3, [pc, #280]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801ad78:	681b      	ldr	r3, [r3, #0]
 801ad7a:	2201      	movs	r2, #1
 801ad7c:	fa02 f303 	lsl.w	r3, r2, r3
 801ad80:	43da      	mvns	r2, r3
 801ad82:	4b3e      	ldr	r3, [pc, #248]	@ (801ae7c <UTIL_SEQ_Run+0x1dc>)
 801ad84:	681b      	ldr	r3, [r3, #0]
 801ad86:	4013      	ands	r3, r2
 801ad88:	4a3c      	ldr	r2, [pc, #240]	@ (801ae7c <UTIL_SEQ_Run+0x1dc>)
 801ad8a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ad8c:	2301      	movs	r3, #1
 801ad8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ad90:	e013      	b.n	801adba <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ad92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ad94:	3b01      	subs	r3, #1
 801ad96:	4a3d      	ldr	r2, [pc, #244]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801ad98:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801ad9c:	4b3c      	ldr	r3, [pc, #240]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801ad9e:	681b      	ldr	r3, [r3, #0]
 801ada0:	2201      	movs	r2, #1
 801ada2:	fa02 f303 	lsl.w	r3, r2, r3
 801ada6:	43da      	mvns	r2, r3
 801ada8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801adaa:	3b01      	subs	r3, #1
 801adac:	400a      	ands	r2, r1
 801adae:	4937      	ldr	r1, [pc, #220]	@ (801ae8c <UTIL_SEQ_Run+0x1ec>)
 801adb0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801adb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801adb6:	3b01      	subs	r3, #1
 801adb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801adba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801adbc:	2b00      	cmp	r3, #0
 801adbe:	d1e8      	bne.n	801ad92 <UTIL_SEQ_Run+0xf2>
 801adc0:	6a3b      	ldr	r3, [r7, #32]
 801adc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801adc4:	697b      	ldr	r3, [r7, #20]
 801adc6:	f383 8810 	msr	PRIMASK, r3
}
 801adca:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801adcc:	4b30      	ldr	r3, [pc, #192]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801adce:	681b      	ldr	r3, [r3, #0]
 801add0:	4a30      	ldr	r2, [pc, #192]	@ (801ae94 <UTIL_SEQ_Run+0x1f4>)
 801add2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801add6:	4798      	blx	r3

    local_taskset = TaskSet;
 801add8:	4b28      	ldr	r3, [pc, #160]	@ (801ae7c <UTIL_SEQ_Run+0x1dc>)
 801adda:	681b      	ldr	r3, [r3, #0]
 801addc:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801adde:	4b28      	ldr	r3, [pc, #160]	@ (801ae80 <UTIL_SEQ_Run+0x1e0>)
 801ade0:	681b      	ldr	r3, [r3, #0]
 801ade2:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801ade4:	4b27      	ldr	r3, [pc, #156]	@ (801ae84 <UTIL_SEQ_Run+0x1e4>)
 801ade6:	681b      	ldr	r3, [r3, #0]
 801ade8:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801adea:	4b27      	ldr	r3, [pc, #156]	@ (801ae88 <UTIL_SEQ_Run+0x1e8>)
 801adec:	681b      	ldr	r3, [r3, #0]
 801adee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801adf0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801adf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801adf4:	401a      	ands	r2, r3
 801adf6:	4b20      	ldr	r3, [pc, #128]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801adf8:	681b      	ldr	r3, [r3, #0]
 801adfa:	4013      	ands	r3, r2
 801adfc:	2b00      	cmp	r3, #0
 801adfe:	d005      	beq.n	801ae0c <UTIL_SEQ_Run+0x16c>
 801ae00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ae02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae04:	4013      	ands	r3, r2
 801ae06:	2b00      	cmp	r3, #0
 801ae08:	f43f af64 	beq.w	801acd4 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ae0c:	4b20      	ldr	r3, [pc, #128]	@ (801ae90 <UTIL_SEQ_Run+0x1f0>)
 801ae0e:	f04f 32ff 	mov.w	r2, #4294967295
 801ae12:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801ae14:	f000 f88e 	bl	801af34 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ae18:	f3ef 8310 	mrs	r3, PRIMASK
 801ae1c:	613b      	str	r3, [r7, #16]
  return(result);
 801ae1e:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801ae20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ae22:	b672      	cpsid	i
}
 801ae24:	bf00      	nop
  local_taskset = TaskSet;
 801ae26:	4b15      	ldr	r3, [pc, #84]	@ (801ae7c <UTIL_SEQ_Run+0x1dc>)
 801ae28:	681b      	ldr	r3, [r3, #0]
 801ae2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801ae2c:	4b14      	ldr	r3, [pc, #80]	@ (801ae80 <UTIL_SEQ_Run+0x1e0>)
 801ae2e:	681b      	ldr	r3, [r3, #0]
 801ae30:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801ae32:	4b14      	ldr	r3, [pc, #80]	@ (801ae84 <UTIL_SEQ_Run+0x1e4>)
 801ae34:	681b      	ldr	r3, [r3, #0]
 801ae36:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801ae38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ae3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae3c:	401a      	ands	r2, r3
 801ae3e:	4b0e      	ldr	r3, [pc, #56]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801ae40:	681b      	ldr	r3, [r3, #0]
 801ae42:	4013      	ands	r3, r2
 801ae44:	2b00      	cmp	r3, #0
 801ae46:	d107      	bne.n	801ae58 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801ae48:	4b0f      	ldr	r3, [pc, #60]	@ (801ae88 <UTIL_SEQ_Run+0x1e8>)
 801ae4a:	681a      	ldr	r2, [r3, #0]
 801ae4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae4e:	4013      	ands	r3, r2
 801ae50:	2b00      	cmp	r3, #0
 801ae52:	d101      	bne.n	801ae58 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801ae54:	f7e7 f82c 	bl	8001eb0 <UTIL_SEQ_Idle>
 801ae58:	69fb      	ldr	r3, [r7, #28]
 801ae5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ae5c:	68fb      	ldr	r3, [r7, #12]
 801ae5e:	f383 8810 	msr	PRIMASK, r3
}
 801ae62:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801ae64:	f000 f86c 	bl	801af40 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801ae68:	4a03      	ldr	r2, [pc, #12]	@ (801ae78 <UTIL_SEQ_Run+0x1d8>)
 801ae6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae6c:	6013      	str	r3, [r2, #0]

  return;
 801ae6e:	bf00      	nop
}
 801ae70:	3740      	adds	r7, #64	@ 0x40
 801ae72:	46bd      	mov	sp, r7
 801ae74:	bd80      	pop	{r7, pc}
 801ae76:	bf00      	nop
 801ae78:	2000013c 	.word	0x2000013c
 801ae7c:	20001d6c 	.word	0x20001d6c
 801ae80:	20001d70 	.word	0x20001d70
 801ae84:	20000138 	.word	0x20000138
 801ae88:	20001d74 	.word	0x20001d74
 801ae8c:	20001d8c 	.word	0x20001d8c
 801ae90:	20001d78 	.word	0x20001d78
 801ae94:	20001d7c 	.word	0x20001d7c

0801ae98 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801ae98:	b580      	push	{r7, lr}
 801ae9a:	b088      	sub	sp, #32
 801ae9c:	af00      	add	r7, sp, #0
 801ae9e:	60f8      	str	r0, [r7, #12]
 801aea0:	60b9      	str	r1, [r7, #8]
 801aea2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aea4:	f3ef 8310 	mrs	r3, PRIMASK
 801aea8:	617b      	str	r3, [r7, #20]
  return(result);
 801aeaa:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801aeac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801aeae:	b672      	cpsid	i
}
 801aeb0:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801aeb2:	68f8      	ldr	r0, [r7, #12]
 801aeb4:	f000 f84a 	bl	801af4c <SEQ_BitPosition>
 801aeb8:	4603      	mov	r3, r0
 801aeba:	4619      	mov	r1, r3
 801aebc:	4a06      	ldr	r2, [pc, #24]	@ (801aed8 <UTIL_SEQ_RegTask+0x40>)
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801aec4:	69fb      	ldr	r3, [r7, #28]
 801aec6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aec8:	69bb      	ldr	r3, [r7, #24]
 801aeca:	f383 8810 	msr	PRIMASK, r3
}
 801aece:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801aed0:	bf00      	nop
}
 801aed2:	3720      	adds	r7, #32
 801aed4:	46bd      	mov	sp, r7
 801aed6:	bd80      	pop	{r7, pc}
 801aed8:	20001d7c 	.word	0x20001d7c

0801aedc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801aedc:	b480      	push	{r7}
 801aede:	b087      	sub	sp, #28
 801aee0:	af00      	add	r7, sp, #0
 801aee2:	6078      	str	r0, [r7, #4]
 801aee4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aee6:	f3ef 8310 	mrs	r3, PRIMASK
 801aeea:	60fb      	str	r3, [r7, #12]
  return(result);
 801aeec:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801aeee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801aef0:	b672      	cpsid	i
}
 801aef2:	bf00      	nop

  TaskSet |= TaskId_bm;
 801aef4:	4b0d      	ldr	r3, [pc, #52]	@ (801af2c <UTIL_SEQ_SetTask+0x50>)
 801aef6:	681a      	ldr	r2, [r3, #0]
 801aef8:	687b      	ldr	r3, [r7, #4]
 801aefa:	4313      	orrs	r3, r2
 801aefc:	4a0b      	ldr	r2, [pc, #44]	@ (801af2c <UTIL_SEQ_SetTask+0x50>)
 801aefe:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801af00:	4a0b      	ldr	r2, [pc, #44]	@ (801af30 <UTIL_SEQ_SetTask+0x54>)
 801af02:	683b      	ldr	r3, [r7, #0]
 801af04:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801af08:	687b      	ldr	r3, [r7, #4]
 801af0a:	431a      	orrs	r2, r3
 801af0c:	4908      	ldr	r1, [pc, #32]	@ (801af30 <UTIL_SEQ_SetTask+0x54>)
 801af0e:	683b      	ldr	r3, [r7, #0]
 801af10:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801af14:	697b      	ldr	r3, [r7, #20]
 801af16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801af18:	693b      	ldr	r3, [r7, #16]
 801af1a:	f383 8810 	msr	PRIMASK, r3
}
 801af1e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801af20:	bf00      	nop
}
 801af22:	371c      	adds	r7, #28
 801af24:	46bd      	mov	sp, r7
 801af26:	bc80      	pop	{r7}
 801af28:	4770      	bx	lr
 801af2a:	bf00      	nop
 801af2c:	20001d6c 	.word	0x20001d6c
 801af30:	20001d8c 	.word	0x20001d8c

0801af34 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801af34:	b480      	push	{r7}
 801af36:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801af38:	bf00      	nop
}
 801af3a:	46bd      	mov	sp, r7
 801af3c:	bc80      	pop	{r7}
 801af3e:	4770      	bx	lr

0801af40 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801af40:	b480      	push	{r7}
 801af42:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801af44:	bf00      	nop
}
 801af46:	46bd      	mov	sp, r7
 801af48:	bc80      	pop	{r7}
 801af4a:	4770      	bx	lr

0801af4c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801af4c:	b480      	push	{r7}
 801af4e:	b085      	sub	sp, #20
 801af50:	af00      	add	r7, sp, #0
 801af52:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801af54:	2300      	movs	r3, #0
 801af56:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801af5c:	68bb      	ldr	r3, [r7, #8]
 801af5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801af62:	d204      	bcs.n	801af6e <SEQ_BitPosition+0x22>
 801af64:	2310      	movs	r3, #16
 801af66:	73fb      	strb	r3, [r7, #15]
 801af68:	68bb      	ldr	r3, [r7, #8]
 801af6a:	041b      	lsls	r3, r3, #16
 801af6c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801af6e:	68bb      	ldr	r3, [r7, #8]
 801af70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801af74:	d205      	bcs.n	801af82 <SEQ_BitPosition+0x36>
 801af76:	7bfb      	ldrb	r3, [r7, #15]
 801af78:	3308      	adds	r3, #8
 801af7a:	73fb      	strb	r3, [r7, #15]
 801af7c:	68bb      	ldr	r3, [r7, #8]
 801af7e:	021b      	lsls	r3, r3, #8
 801af80:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801af82:	68bb      	ldr	r3, [r7, #8]
 801af84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801af88:	d205      	bcs.n	801af96 <SEQ_BitPosition+0x4a>
 801af8a:	7bfb      	ldrb	r3, [r7, #15]
 801af8c:	3304      	adds	r3, #4
 801af8e:	73fb      	strb	r3, [r7, #15]
 801af90:	68bb      	ldr	r3, [r7, #8]
 801af92:	011b      	lsls	r3, r3, #4
 801af94:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801af96:	68bb      	ldr	r3, [r7, #8]
 801af98:	0f1b      	lsrs	r3, r3, #28
 801af9a:	4a07      	ldr	r2, [pc, #28]	@ (801afb8 <SEQ_BitPosition+0x6c>)
 801af9c:	5cd2      	ldrb	r2, [r2, r3]
 801af9e:	7bfb      	ldrb	r3, [r7, #15]
 801afa0:	4413      	add	r3, r2
 801afa2:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801afa4:	7bfb      	ldrb	r3, [r7, #15]
 801afa6:	f1c3 031f 	rsb	r3, r3, #31
 801afaa:	b2db      	uxtb	r3, r3
}
 801afac:	4618      	mov	r0, r3
 801afae:	3714      	adds	r7, #20
 801afb0:	46bd      	mov	sp, r7
 801afb2:	bc80      	pop	{r7}
 801afb4:	4770      	bx	lr
 801afb6:	bf00      	nop
 801afb8:	0801f418 	.word	0x0801f418

0801afbc <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801afbc:	b580      	push	{r7, lr}
 801afbe:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801afc0:	4b04      	ldr	r3, [pc, #16]	@ (801afd4 <UTIL_TIMER_Init+0x18>)
 801afc2:	2200      	movs	r2, #0
 801afc4:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801afc6:	4b04      	ldr	r3, [pc, #16]	@ (801afd8 <UTIL_TIMER_Init+0x1c>)
 801afc8:	681b      	ldr	r3, [r3, #0]
 801afca:	4798      	blx	r3
 801afcc:	4603      	mov	r3, r0
}
 801afce:	4618      	mov	r0, r3
 801afd0:	bd80      	pop	{r7, pc}
 801afd2:	bf00      	nop
 801afd4:	20001d94 	.word	0x20001d94
 801afd8:	0801ee98 	.word	0x0801ee98

0801afdc <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801afdc:	b580      	push	{r7, lr}
 801afde:	b084      	sub	sp, #16
 801afe0:	af00      	add	r7, sp, #0
 801afe2:	60f8      	str	r0, [r7, #12]
 801afe4:	60b9      	str	r1, [r7, #8]
 801afe6:	603b      	str	r3, [r7, #0]
 801afe8:	4613      	mov	r3, r2
 801afea:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801afec:	68fb      	ldr	r3, [r7, #12]
 801afee:	2b00      	cmp	r3, #0
 801aff0:	d023      	beq.n	801b03a <UTIL_TIMER_Create+0x5e>
 801aff2:	683b      	ldr	r3, [r7, #0]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d020      	beq.n	801b03a <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801aff8:	68fb      	ldr	r3, [r7, #12]
 801affa:	2200      	movs	r2, #0
 801affc:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801affe:	4b11      	ldr	r3, [pc, #68]	@ (801b044 <UTIL_TIMER_Create+0x68>)
 801b000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b002:	68b8      	ldr	r0, [r7, #8]
 801b004:	4798      	blx	r3
 801b006:	4602      	mov	r2, r0
 801b008:	68fb      	ldr	r3, [r7, #12]
 801b00a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801b00c:	68fb      	ldr	r3, [r7, #12]
 801b00e:	2200      	movs	r2, #0
 801b010:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801b012:	68fb      	ldr	r3, [r7, #12]
 801b014:	2200      	movs	r2, #0
 801b016:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801b018:	68fb      	ldr	r3, [r7, #12]
 801b01a:	2200      	movs	r2, #0
 801b01c:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801b01e:	68fb      	ldr	r3, [r7, #12]
 801b020:	683a      	ldr	r2, [r7, #0]
 801b022:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801b024:	68fb      	ldr	r3, [r7, #12]
 801b026:	69ba      	ldr	r2, [r7, #24]
 801b028:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801b02a:	68fb      	ldr	r3, [r7, #12]
 801b02c:	79fa      	ldrb	r2, [r7, #7]
 801b02e:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801b030:	68fb      	ldr	r3, [r7, #12]
 801b032:	2200      	movs	r2, #0
 801b034:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801b036:	2300      	movs	r3, #0
 801b038:	e000      	b.n	801b03c <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801b03a:	2301      	movs	r3, #1
  }
}
 801b03c:	4618      	mov	r0, r3
 801b03e:	3710      	adds	r7, #16
 801b040:	46bd      	mov	sp, r7
 801b042:	bd80      	pop	{r7, pc}
 801b044:	0801ee98 	.word	0x0801ee98

0801b048 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801b048:	b580      	push	{r7, lr}
 801b04a:	b08a      	sub	sp, #40	@ 0x28
 801b04c:	af00      	add	r7, sp, #0
 801b04e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b050:	2300      	movs	r3, #0
 801b052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801b056:	687b      	ldr	r3, [r7, #4]
 801b058:	2b00      	cmp	r3, #0
 801b05a:	d056      	beq.n	801b10a <UTIL_TIMER_Start+0xc2>
 801b05c:	6878      	ldr	r0, [r7, #4]
 801b05e:	f000 f9a9 	bl	801b3b4 <TimerExists>
 801b062:	4603      	mov	r3, r0
 801b064:	f083 0301 	eor.w	r3, r3, #1
 801b068:	b2db      	uxtb	r3, r3
 801b06a:	2b00      	cmp	r3, #0
 801b06c:	d04d      	beq.n	801b10a <UTIL_TIMER_Start+0xc2>
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	7a5b      	ldrb	r3, [r3, #9]
 801b072:	2b00      	cmp	r3, #0
 801b074:	d149      	bne.n	801b10a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b076:	f3ef 8310 	mrs	r3, PRIMASK
 801b07a:	613b      	str	r3, [r7, #16]
  return(result);
 801b07c:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b07e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801b080:	b672      	cpsid	i
}
 801b082:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	685b      	ldr	r3, [r3, #4]
 801b088:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801b08a:	4b24      	ldr	r3, [pc, #144]	@ (801b11c <UTIL_TIMER_Start+0xd4>)
 801b08c:	6a1b      	ldr	r3, [r3, #32]
 801b08e:	4798      	blx	r3
 801b090:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801b092:	6a3a      	ldr	r2, [r7, #32]
 801b094:	69bb      	ldr	r3, [r7, #24]
 801b096:	429a      	cmp	r2, r3
 801b098:	d201      	bcs.n	801b09e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801b09a:	69bb      	ldr	r3, [r7, #24]
 801b09c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801b09e:	687b      	ldr	r3, [r7, #4]
 801b0a0:	6a3a      	ldr	r2, [r7, #32]
 801b0a2:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801b0a4:	687b      	ldr	r3, [r7, #4]
 801b0a6:	2200      	movs	r2, #0
 801b0a8:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801b0aa:	687b      	ldr	r3, [r7, #4]
 801b0ac:	2201      	movs	r2, #1
 801b0ae:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801b0b0:	687b      	ldr	r3, [r7, #4]
 801b0b2:	2200      	movs	r2, #0
 801b0b4:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801b0b6:	4b1a      	ldr	r3, [pc, #104]	@ (801b120 <UTIL_TIMER_Start+0xd8>)
 801b0b8:	681b      	ldr	r3, [r3, #0]
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d106      	bne.n	801b0cc <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801b0be:	4b17      	ldr	r3, [pc, #92]	@ (801b11c <UTIL_TIMER_Start+0xd4>)
 801b0c0:	691b      	ldr	r3, [r3, #16]
 801b0c2:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801b0c4:	6878      	ldr	r0, [r7, #4]
 801b0c6:	f000 f9eb 	bl	801b4a0 <TimerInsertNewHeadTimer>
 801b0ca:	e017      	b.n	801b0fc <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801b0cc:	4b13      	ldr	r3, [pc, #76]	@ (801b11c <UTIL_TIMER_Start+0xd4>)
 801b0ce:	699b      	ldr	r3, [r3, #24]
 801b0d0:	4798      	blx	r3
 801b0d2:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801b0d4:	687b      	ldr	r3, [r7, #4]
 801b0d6:	681a      	ldr	r2, [r3, #0]
 801b0d8:	697b      	ldr	r3, [r7, #20]
 801b0da:	441a      	add	r2, r3
 801b0dc:	687b      	ldr	r3, [r7, #4]
 801b0de:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	681a      	ldr	r2, [r3, #0]
 801b0e4:	4b0e      	ldr	r3, [pc, #56]	@ (801b120 <UTIL_TIMER_Start+0xd8>)
 801b0e6:	681b      	ldr	r3, [r3, #0]
 801b0e8:	681b      	ldr	r3, [r3, #0]
 801b0ea:	429a      	cmp	r2, r3
 801b0ec:	d203      	bcs.n	801b0f6 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801b0ee:	6878      	ldr	r0, [r7, #4]
 801b0f0:	f000 f9d6 	bl	801b4a0 <TimerInsertNewHeadTimer>
 801b0f4:	e002      	b.n	801b0fc <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801b0f6:	6878      	ldr	r0, [r7, #4]
 801b0f8:	f000 f9a2 	bl	801b440 <TimerInsertTimer>
 801b0fc:	69fb      	ldr	r3, [r7, #28]
 801b0fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b100:	68fb      	ldr	r3, [r7, #12]
 801b102:	f383 8810 	msr	PRIMASK, r3
}
 801b106:	bf00      	nop
  {
 801b108:	e002      	b.n	801b110 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801b10a:	2301      	movs	r3, #1
 801b10c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801b110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801b114:	4618      	mov	r0, r3
 801b116:	3728      	adds	r7, #40	@ 0x28
 801b118:	46bd      	mov	sp, r7
 801b11a:	bd80      	pop	{r7, pc}
 801b11c:	0801ee98 	.word	0x0801ee98
 801b120:	20001d94 	.word	0x20001d94

0801b124 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801b124:	b580      	push	{r7, lr}
 801b126:	b088      	sub	sp, #32
 801b128:	af00      	add	r7, sp, #0
 801b12a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b12c:	2300      	movs	r3, #0
 801b12e:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801b130:	687b      	ldr	r3, [r7, #4]
 801b132:	2b00      	cmp	r3, #0
 801b134:	d05b      	beq.n	801b1ee <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b136:	f3ef 8310 	mrs	r3, PRIMASK
 801b13a:	60fb      	str	r3, [r7, #12]
  return(result);
 801b13c:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b13e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801b140:	b672      	cpsid	i
}
 801b142:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801b144:	4b2d      	ldr	r3, [pc, #180]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b146:	681b      	ldr	r3, [r3, #0]
 801b148:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801b14a:	4b2c      	ldr	r3, [pc, #176]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b14c:	681b      	ldr	r3, [r3, #0]
 801b14e:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801b150:	687b      	ldr	r3, [r7, #4]
 801b152:	2201      	movs	r2, #1
 801b154:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801b156:	4b29      	ldr	r3, [pc, #164]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b158:	681b      	ldr	r3, [r3, #0]
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	d041      	beq.n	801b1e2 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801b15e:	687b      	ldr	r3, [r7, #4]
 801b160:	2200      	movs	r2, #0
 801b162:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801b164:	4b25      	ldr	r3, [pc, #148]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b166:	681b      	ldr	r3, [r3, #0]
 801b168:	687a      	ldr	r2, [r7, #4]
 801b16a:	429a      	cmp	r2, r3
 801b16c:	d134      	bne.n	801b1d8 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801b16e:	4b23      	ldr	r3, [pc, #140]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b170:	681b      	ldr	r3, [r3, #0]
 801b172:	2200      	movs	r2, #0
 801b174:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801b176:	4b21      	ldr	r3, [pc, #132]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b178:	681b      	ldr	r3, [r3, #0]
 801b17a:	695b      	ldr	r3, [r3, #20]
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	d00a      	beq.n	801b196 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801b180:	4b1e      	ldr	r3, [pc, #120]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b182:	681b      	ldr	r3, [r3, #0]
 801b184:	695b      	ldr	r3, [r3, #20]
 801b186:	4a1d      	ldr	r2, [pc, #116]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b188:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801b18a:	4b1c      	ldr	r3, [pc, #112]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b18c:	681b      	ldr	r3, [r3, #0]
 801b18e:	4618      	mov	r0, r3
 801b190:	f000 f92c 	bl	801b3ec <TimerSetTimeout>
 801b194:	e023      	b.n	801b1de <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801b196:	4b1a      	ldr	r3, [pc, #104]	@ (801b200 <UTIL_TIMER_Stop+0xdc>)
 801b198:	68db      	ldr	r3, [r3, #12]
 801b19a:	4798      	blx	r3
            TimerListHead = NULL;
 801b19c:	4b17      	ldr	r3, [pc, #92]	@ (801b1fc <UTIL_TIMER_Stop+0xd8>)
 801b19e:	2200      	movs	r2, #0
 801b1a0:	601a      	str	r2, [r3, #0]
 801b1a2:	e01c      	b.n	801b1de <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801b1a4:	697a      	ldr	r2, [r7, #20]
 801b1a6:	687b      	ldr	r3, [r7, #4]
 801b1a8:	429a      	cmp	r2, r3
 801b1aa:	d110      	bne.n	801b1ce <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801b1ac:	697b      	ldr	r3, [r7, #20]
 801b1ae:	695b      	ldr	r3, [r3, #20]
 801b1b0:	2b00      	cmp	r3, #0
 801b1b2:	d006      	beq.n	801b1c2 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801b1b4:	697b      	ldr	r3, [r7, #20]
 801b1b6:	695b      	ldr	r3, [r3, #20]
 801b1b8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801b1ba:	69bb      	ldr	r3, [r7, #24]
 801b1bc:	697a      	ldr	r2, [r7, #20]
 801b1be:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801b1c0:	e00d      	b.n	801b1de <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801b1c2:	2300      	movs	r3, #0
 801b1c4:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801b1c6:	69bb      	ldr	r3, [r7, #24]
 801b1c8:	697a      	ldr	r2, [r7, #20]
 801b1ca:	615a      	str	r2, [r3, #20]
            break;
 801b1cc:	e007      	b.n	801b1de <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801b1ce:	697b      	ldr	r3, [r7, #20]
 801b1d0:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801b1d2:	697b      	ldr	r3, [r7, #20]
 801b1d4:	695b      	ldr	r3, [r3, #20]
 801b1d6:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801b1d8:	697b      	ldr	r3, [r7, #20]
 801b1da:	2b00      	cmp	r3, #0
 801b1dc:	d1e2      	bne.n	801b1a4 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801b1de:	2300      	movs	r3, #0
 801b1e0:	77fb      	strb	r3, [r7, #31]
 801b1e2:	693b      	ldr	r3, [r7, #16]
 801b1e4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b1e6:	68bb      	ldr	r3, [r7, #8]
 801b1e8:	f383 8810 	msr	PRIMASK, r3
}
 801b1ec:	e001      	b.n	801b1f2 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801b1ee:	2301      	movs	r3, #1
 801b1f0:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801b1f2:	7ffb      	ldrb	r3, [r7, #31]
}
 801b1f4:	4618      	mov	r0, r3
 801b1f6:	3720      	adds	r7, #32
 801b1f8:	46bd      	mov	sp, r7
 801b1fa:	bd80      	pop	{r7, pc}
 801b1fc:	20001d94 	.word	0x20001d94
 801b200:	0801ee98 	.word	0x0801ee98

0801b204 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801b204:	b580      	push	{r7, lr}
 801b206:	b084      	sub	sp, #16
 801b208:	af00      	add	r7, sp, #0
 801b20a:	6078      	str	r0, [r7, #4]
 801b20c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b20e:	2300      	movs	r3, #0
 801b210:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801b212:	687b      	ldr	r3, [r7, #4]
 801b214:	2b00      	cmp	r3, #0
 801b216:	d102      	bne.n	801b21e <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801b218:	2301      	movs	r3, #1
 801b21a:	73fb      	strb	r3, [r7, #15]
 801b21c:	e014      	b.n	801b248 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801b21e:	4b0d      	ldr	r3, [pc, #52]	@ (801b254 <UTIL_TIMER_SetPeriod+0x50>)
 801b220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b222:	6838      	ldr	r0, [r7, #0]
 801b224:	4798      	blx	r3
 801b226:	4602      	mov	r2, r0
 801b228:	687b      	ldr	r3, [r7, #4]
 801b22a:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801b22c:	6878      	ldr	r0, [r7, #4]
 801b22e:	f000 f8c1 	bl	801b3b4 <TimerExists>
 801b232:	4603      	mov	r3, r0
 801b234:	2b00      	cmp	r3, #0
 801b236:	d007      	beq.n	801b248 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801b238:	6878      	ldr	r0, [r7, #4]
 801b23a:	f7ff ff73 	bl	801b124 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801b23e:	6878      	ldr	r0, [r7, #4]
 801b240:	f7ff ff02 	bl	801b048 <UTIL_TIMER_Start>
 801b244:	4603      	mov	r3, r0
 801b246:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801b248:	7bfb      	ldrb	r3, [r7, #15]
}
 801b24a:	4618      	mov	r0, r3
 801b24c:	3710      	adds	r7, #16
 801b24e:	46bd      	mov	sp, r7
 801b250:	bd80      	pop	{r7, pc}
 801b252:	bf00      	nop
 801b254:	0801ee98 	.word	0x0801ee98

0801b258 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801b258:	b590      	push	{r4, r7, lr}
 801b25a:	b089      	sub	sp, #36	@ 0x24
 801b25c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b25e:	f3ef 8310 	mrs	r3, PRIMASK
 801b262:	60bb      	str	r3, [r7, #8]
  return(result);
 801b264:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b266:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801b268:	b672      	cpsid	i
}
 801b26a:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801b26c:	4b38      	ldr	r3, [pc, #224]	@ (801b350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b26e:	695b      	ldr	r3, [r3, #20]
 801b270:	4798      	blx	r3
 801b272:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801b274:	4b36      	ldr	r3, [pc, #216]	@ (801b350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b276:	691b      	ldr	r3, [r3, #16]
 801b278:	4798      	blx	r3
 801b27a:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801b27c:	693a      	ldr	r2, [r7, #16]
 801b27e:	697b      	ldr	r3, [r7, #20]
 801b280:	1ad3      	subs	r3, r2, r3
 801b282:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801b284:	4b33      	ldr	r3, [pc, #204]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	2b00      	cmp	r3, #0
 801b28a:	d037      	beq.n	801b2fc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801b28c:	4b31      	ldr	r3, [pc, #196]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b28e:	681b      	ldr	r3, [r3, #0]
 801b290:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801b292:	69fb      	ldr	r3, [r7, #28]
 801b294:	681b      	ldr	r3, [r3, #0]
 801b296:	68fa      	ldr	r2, [r7, #12]
 801b298:	429a      	cmp	r2, r3
 801b29a:	d206      	bcs.n	801b2aa <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801b29c:	69fb      	ldr	r3, [r7, #28]
 801b29e:	681a      	ldr	r2, [r3, #0]
 801b2a0:	68fb      	ldr	r3, [r7, #12]
 801b2a2:	1ad2      	subs	r2, r2, r3
 801b2a4:	69fb      	ldr	r3, [r7, #28]
 801b2a6:	601a      	str	r2, [r3, #0]
 801b2a8:	e002      	b.n	801b2b0 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801b2aa:	69fb      	ldr	r3, [r7, #28]
 801b2ac:	2200      	movs	r2, #0
 801b2ae:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801b2b0:	69fb      	ldr	r3, [r7, #28]
 801b2b2:	695b      	ldr	r3, [r3, #20]
 801b2b4:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801b2b6:	69fb      	ldr	r3, [r7, #28]
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	d1ea      	bne.n	801b292 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801b2bc:	e01e      	b.n	801b2fc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801b2be:	4b25      	ldr	r3, [pc, #148]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b2c0:	681b      	ldr	r3, [r3, #0]
 801b2c2:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801b2c4:	4b23      	ldr	r3, [pc, #140]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b2c6:	681b      	ldr	r3, [r3, #0]
 801b2c8:	695b      	ldr	r3, [r3, #20]
 801b2ca:	4a22      	ldr	r2, [pc, #136]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b2cc:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801b2ce:	69fb      	ldr	r3, [r7, #28]
 801b2d0:	2200      	movs	r2, #0
 801b2d2:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801b2d4:	69fb      	ldr	r3, [r7, #28]
 801b2d6:	2200      	movs	r2, #0
 801b2d8:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801b2da:	69fb      	ldr	r3, [r7, #28]
 801b2dc:	68db      	ldr	r3, [r3, #12]
 801b2de:	69fa      	ldr	r2, [r7, #28]
 801b2e0:	6912      	ldr	r2, [r2, #16]
 801b2e2:	4610      	mov	r0, r2
 801b2e4:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801b2e6:	69fb      	ldr	r3, [r7, #28]
 801b2e8:	7adb      	ldrb	r3, [r3, #11]
 801b2ea:	2b01      	cmp	r3, #1
 801b2ec:	d106      	bne.n	801b2fc <UTIL_TIMER_IRQ_Handler+0xa4>
 801b2ee:	69fb      	ldr	r3, [r7, #28]
 801b2f0:	7a9b      	ldrb	r3, [r3, #10]
 801b2f2:	2b00      	cmp	r3, #0
 801b2f4:	d102      	bne.n	801b2fc <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801b2f6:	69f8      	ldr	r0, [r7, #28]
 801b2f8:	f7ff fea6 	bl	801b048 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801b2fc:	4b15      	ldr	r3, [pc, #84]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b2fe:	681b      	ldr	r3, [r3, #0]
 801b300:	2b00      	cmp	r3, #0
 801b302:	d00d      	beq.n	801b320 <UTIL_TIMER_IRQ_Handler+0xc8>
 801b304:	4b13      	ldr	r3, [pc, #76]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b306:	681b      	ldr	r3, [r3, #0]
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d0d7      	beq.n	801b2be <UTIL_TIMER_IRQ_Handler+0x66>
 801b30e:	4b11      	ldr	r3, [pc, #68]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b310:	681b      	ldr	r3, [r3, #0]
 801b312:	681c      	ldr	r4, [r3, #0]
 801b314:	4b0e      	ldr	r3, [pc, #56]	@ (801b350 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b316:	699b      	ldr	r3, [r3, #24]
 801b318:	4798      	blx	r3
 801b31a:	4603      	mov	r3, r0
 801b31c:	429c      	cmp	r4, r3
 801b31e:	d3ce      	bcc.n	801b2be <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801b320:	4b0c      	ldr	r3, [pc, #48]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b322:	681b      	ldr	r3, [r3, #0]
 801b324:	2b00      	cmp	r3, #0
 801b326:	d009      	beq.n	801b33c <UTIL_TIMER_IRQ_Handler+0xe4>
 801b328:	4b0a      	ldr	r3, [pc, #40]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b32a:	681b      	ldr	r3, [r3, #0]
 801b32c:	7a1b      	ldrb	r3, [r3, #8]
 801b32e:	2b00      	cmp	r3, #0
 801b330:	d104      	bne.n	801b33c <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801b332:	4b08      	ldr	r3, [pc, #32]	@ (801b354 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b334:	681b      	ldr	r3, [r3, #0]
 801b336:	4618      	mov	r0, r3
 801b338:	f000 f858 	bl	801b3ec <TimerSetTimeout>
 801b33c:	69bb      	ldr	r3, [r7, #24]
 801b33e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b340:	687b      	ldr	r3, [r7, #4]
 801b342:	f383 8810 	msr	PRIMASK, r3
}
 801b346:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801b348:	bf00      	nop
 801b34a:	3724      	adds	r7, #36	@ 0x24
 801b34c:	46bd      	mov	sp, r7
 801b34e:	bd90      	pop	{r4, r7, pc}
 801b350:	0801ee98 	.word	0x0801ee98
 801b354:	20001d94 	.word	0x20001d94

0801b358 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801b358:	b580      	push	{r7, lr}
 801b35a:	b082      	sub	sp, #8
 801b35c:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801b35e:	4b06      	ldr	r3, [pc, #24]	@ (801b378 <UTIL_TIMER_GetCurrentTime+0x20>)
 801b360:	69db      	ldr	r3, [r3, #28]
 801b362:	4798      	blx	r3
 801b364:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801b366:	4b04      	ldr	r3, [pc, #16]	@ (801b378 <UTIL_TIMER_GetCurrentTime+0x20>)
 801b368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b36a:	6878      	ldr	r0, [r7, #4]
 801b36c:	4798      	blx	r3
 801b36e:	4603      	mov	r3, r0
}
 801b370:	4618      	mov	r0, r3
 801b372:	3708      	adds	r7, #8
 801b374:	46bd      	mov	sp, r7
 801b376:	bd80      	pop	{r7, pc}
 801b378:	0801ee98 	.word	0x0801ee98

0801b37c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801b37c:	b580      	push	{r7, lr}
 801b37e:	b084      	sub	sp, #16
 801b380:	af00      	add	r7, sp, #0
 801b382:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801b384:	4b0a      	ldr	r3, [pc, #40]	@ (801b3b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b386:	69db      	ldr	r3, [r3, #28]
 801b388:	4798      	blx	r3
 801b38a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801b38c:	4b08      	ldr	r3, [pc, #32]	@ (801b3b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b38e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b390:	6878      	ldr	r0, [r7, #4]
 801b392:	4798      	blx	r3
 801b394:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801b396:	4b06      	ldr	r3, [pc, #24]	@ (801b3b0 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b39a:	68f9      	ldr	r1, [r7, #12]
 801b39c:	68ba      	ldr	r2, [r7, #8]
 801b39e:	1a8a      	subs	r2, r1, r2
 801b3a0:	4610      	mov	r0, r2
 801b3a2:	4798      	blx	r3
 801b3a4:	4603      	mov	r3, r0
}
 801b3a6:	4618      	mov	r0, r3
 801b3a8:	3710      	adds	r7, #16
 801b3aa:	46bd      	mov	sp, r7
 801b3ac:	bd80      	pop	{r7, pc}
 801b3ae:	bf00      	nop
 801b3b0:	0801ee98 	.word	0x0801ee98

0801b3b4 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801b3b4:	b480      	push	{r7}
 801b3b6:	b085      	sub	sp, #20
 801b3b8:	af00      	add	r7, sp, #0
 801b3ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b3bc:	4b0a      	ldr	r3, [pc, #40]	@ (801b3e8 <TimerExists+0x34>)
 801b3be:	681b      	ldr	r3, [r3, #0]
 801b3c0:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801b3c2:	e008      	b.n	801b3d6 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801b3c4:	68fa      	ldr	r2, [r7, #12]
 801b3c6:	687b      	ldr	r3, [r7, #4]
 801b3c8:	429a      	cmp	r2, r3
 801b3ca:	d101      	bne.n	801b3d0 <TimerExists+0x1c>
    {
      return true;
 801b3cc:	2301      	movs	r3, #1
 801b3ce:	e006      	b.n	801b3de <TimerExists+0x2a>
    }
    cur = cur->Next;
 801b3d0:	68fb      	ldr	r3, [r7, #12]
 801b3d2:	695b      	ldr	r3, [r3, #20]
 801b3d4:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801b3d6:	68fb      	ldr	r3, [r7, #12]
 801b3d8:	2b00      	cmp	r3, #0
 801b3da:	d1f3      	bne.n	801b3c4 <TimerExists+0x10>
  }
  return false;
 801b3dc:	2300      	movs	r3, #0
}
 801b3de:	4618      	mov	r0, r3
 801b3e0:	3714      	adds	r7, #20
 801b3e2:	46bd      	mov	sp, r7
 801b3e4:	bc80      	pop	{r7}
 801b3e6:	4770      	bx	lr
 801b3e8:	20001d94 	.word	0x20001d94

0801b3ec <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801b3ec:	b590      	push	{r4, r7, lr}
 801b3ee:	b085      	sub	sp, #20
 801b3f0:	af00      	add	r7, sp, #0
 801b3f2:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801b3f4:	4b11      	ldr	r3, [pc, #68]	@ (801b43c <TimerSetTimeout+0x50>)
 801b3f6:	6a1b      	ldr	r3, [r3, #32]
 801b3f8:	4798      	blx	r3
 801b3fa:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	2201      	movs	r2, #1
 801b400:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801b402:	687b      	ldr	r3, [r7, #4]
 801b404:	681c      	ldr	r4, [r3, #0]
 801b406:	4b0d      	ldr	r3, [pc, #52]	@ (801b43c <TimerSetTimeout+0x50>)
 801b408:	699b      	ldr	r3, [r3, #24]
 801b40a:	4798      	blx	r3
 801b40c:	4602      	mov	r2, r0
 801b40e:	68fb      	ldr	r3, [r7, #12]
 801b410:	4413      	add	r3, r2
 801b412:	429c      	cmp	r4, r3
 801b414:	d207      	bcs.n	801b426 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801b416:	4b09      	ldr	r3, [pc, #36]	@ (801b43c <TimerSetTimeout+0x50>)
 801b418:	699b      	ldr	r3, [r3, #24]
 801b41a:	4798      	blx	r3
 801b41c:	4602      	mov	r2, r0
 801b41e:	68fb      	ldr	r3, [r7, #12]
 801b420:	441a      	add	r2, r3
 801b422:	687b      	ldr	r3, [r7, #4]
 801b424:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801b426:	4b05      	ldr	r3, [pc, #20]	@ (801b43c <TimerSetTimeout+0x50>)
 801b428:	689b      	ldr	r3, [r3, #8]
 801b42a:	687a      	ldr	r2, [r7, #4]
 801b42c:	6812      	ldr	r2, [r2, #0]
 801b42e:	4610      	mov	r0, r2
 801b430:	4798      	blx	r3
}
 801b432:	bf00      	nop
 801b434:	3714      	adds	r7, #20
 801b436:	46bd      	mov	sp, r7
 801b438:	bd90      	pop	{r4, r7, pc}
 801b43a:	bf00      	nop
 801b43c:	0801ee98 	.word	0x0801ee98

0801b440 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801b440:	b480      	push	{r7}
 801b442:	b085      	sub	sp, #20
 801b444:	af00      	add	r7, sp, #0
 801b446:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b448:	4b14      	ldr	r3, [pc, #80]	@ (801b49c <TimerInsertTimer+0x5c>)
 801b44a:	681b      	ldr	r3, [r3, #0]
 801b44c:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801b44e:	4b13      	ldr	r3, [pc, #76]	@ (801b49c <TimerInsertTimer+0x5c>)
 801b450:	681b      	ldr	r3, [r3, #0]
 801b452:	695b      	ldr	r3, [r3, #20]
 801b454:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801b456:	e012      	b.n	801b47e <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	681a      	ldr	r2, [r3, #0]
 801b45c:	68bb      	ldr	r3, [r7, #8]
 801b45e:	681b      	ldr	r3, [r3, #0]
 801b460:	429a      	cmp	r2, r3
 801b462:	d905      	bls.n	801b470 <TimerInsertTimer+0x30>
    {
        cur = next;
 801b464:	68bb      	ldr	r3, [r7, #8]
 801b466:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801b468:	68bb      	ldr	r3, [r7, #8]
 801b46a:	695b      	ldr	r3, [r3, #20]
 801b46c:	60bb      	str	r3, [r7, #8]
 801b46e:	e006      	b.n	801b47e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801b470:	68fb      	ldr	r3, [r7, #12]
 801b472:	687a      	ldr	r2, [r7, #4]
 801b474:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801b476:	687b      	ldr	r3, [r7, #4]
 801b478:	68ba      	ldr	r2, [r7, #8]
 801b47a:	615a      	str	r2, [r3, #20]
        return;
 801b47c:	e009      	b.n	801b492 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801b47e:	68fb      	ldr	r3, [r7, #12]
 801b480:	695b      	ldr	r3, [r3, #20]
 801b482:	2b00      	cmp	r3, #0
 801b484:	d1e8      	bne.n	801b458 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801b486:	68fb      	ldr	r3, [r7, #12]
 801b488:	687a      	ldr	r2, [r7, #4]
 801b48a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801b48c:	687b      	ldr	r3, [r7, #4]
 801b48e:	2200      	movs	r2, #0
 801b490:	615a      	str	r2, [r3, #20]
}
 801b492:	3714      	adds	r7, #20
 801b494:	46bd      	mov	sp, r7
 801b496:	bc80      	pop	{r7}
 801b498:	4770      	bx	lr
 801b49a:	bf00      	nop
 801b49c:	20001d94 	.word	0x20001d94

0801b4a0 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801b4a0:	b580      	push	{r7, lr}
 801b4a2:	b084      	sub	sp, #16
 801b4a4:	af00      	add	r7, sp, #0
 801b4a6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b4a8:	4b0b      	ldr	r3, [pc, #44]	@ (801b4d8 <TimerInsertNewHeadTimer+0x38>)
 801b4aa:	681b      	ldr	r3, [r3, #0]
 801b4ac:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801b4ae:	68fb      	ldr	r3, [r7, #12]
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d002      	beq.n	801b4ba <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801b4b4:	68fb      	ldr	r3, [r7, #12]
 801b4b6:	2200      	movs	r2, #0
 801b4b8:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801b4ba:	687b      	ldr	r3, [r7, #4]
 801b4bc:	68fa      	ldr	r2, [r7, #12]
 801b4be:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801b4c0:	4a05      	ldr	r2, [pc, #20]	@ (801b4d8 <TimerInsertNewHeadTimer+0x38>)
 801b4c2:	687b      	ldr	r3, [r7, #4]
 801b4c4:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801b4c6:	4b04      	ldr	r3, [pc, #16]	@ (801b4d8 <TimerInsertNewHeadTimer+0x38>)
 801b4c8:	681b      	ldr	r3, [r3, #0]
 801b4ca:	4618      	mov	r0, r3
 801b4cc:	f7ff ff8e 	bl	801b3ec <TimerSetTimeout>
}
 801b4d0:	bf00      	nop
 801b4d2:	3710      	adds	r7, #16
 801b4d4:	46bd      	mov	sp, r7
 801b4d6:	bd80      	pop	{r7, pc}
 801b4d8:	20001d94 	.word	0x20001d94

0801b4dc <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801b4dc:	b580      	push	{r7, lr}
 801b4de:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801b4e0:	2218      	movs	r2, #24
 801b4e2:	2100      	movs	r1, #0
 801b4e4:	4807      	ldr	r0, [pc, #28]	@ (801b504 <UTIL_ADV_TRACE_Init+0x28>)
 801b4e6:	f7fe fffc 	bl	801a4e2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801b4ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801b4ee:	2100      	movs	r1, #0
 801b4f0:	4805      	ldr	r0, [pc, #20]	@ (801b508 <UTIL_ADV_TRACE_Init+0x2c>)
 801b4f2:	f7fe fff6 	bl	801a4e2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801b4f6:	4b05      	ldr	r3, [pc, #20]	@ (801b50c <UTIL_ADV_TRACE_Init+0x30>)
 801b4f8:	681b      	ldr	r3, [r3, #0]
 801b4fa:	4805      	ldr	r0, [pc, #20]	@ (801b510 <UTIL_ADV_TRACE_Init+0x34>)
 801b4fc:	4798      	blx	r3
 801b4fe:	4603      	mov	r3, r0
}
 801b500:	4618      	mov	r0, r3
 801b502:	bd80      	pop	{r7, pc}
 801b504:	20001d98 	.word	0x20001d98
 801b508:	20001db0 	.word	0x20001db0
 801b50c:	0801eed8 	.word	0x0801eed8
 801b510:	0801b77d 	.word	0x0801b77d

0801b514 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801b514:	b480      	push	{r7}
 801b516:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801b518:	4b06      	ldr	r3, [pc, #24]	@ (801b534 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801b51a:	8a5a      	ldrh	r2, [r3, #18]
 801b51c:	4b05      	ldr	r3, [pc, #20]	@ (801b534 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801b51e:	8a1b      	ldrh	r3, [r3, #16]
 801b520:	429a      	cmp	r2, r3
 801b522:	d101      	bne.n	801b528 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801b524:	2301      	movs	r3, #1
 801b526:	e000      	b.n	801b52a <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801b528:	2300      	movs	r3, #0
}
 801b52a:	4618      	mov	r0, r3
 801b52c:	46bd      	mov	sp, r7
 801b52e:	bc80      	pop	{r7}
 801b530:	4770      	bx	lr
 801b532:	bf00      	nop
 801b534:	20001d98 	.word	0x20001d98

0801b538 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801b538:	b408      	push	{r3}
 801b53a:	b580      	push	{r7, lr}
 801b53c:	b08d      	sub	sp, #52	@ 0x34
 801b53e:	af00      	add	r7, sp, #0
 801b540:	60f8      	str	r0, [r7, #12]
 801b542:	60b9      	str	r1, [r7, #8]
 801b544:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801b546:	2300      	movs	r3, #0
 801b548:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801b54a:	2300      	movs	r3, #0
 801b54c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801b54e:	4b37      	ldr	r3, [pc, #220]	@ (801b62c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b550:	7a1b      	ldrb	r3, [r3, #8]
 801b552:	461a      	mov	r2, r3
 801b554:	68fb      	ldr	r3, [r7, #12]
 801b556:	4293      	cmp	r3, r2
 801b558:	d902      	bls.n	801b560 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801b55a:	f06f 0304 	mvn.w	r3, #4
 801b55e:	e05e      	b.n	801b61e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801b560:	4b32      	ldr	r3, [pc, #200]	@ (801b62c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b562:	68da      	ldr	r2, [r3, #12]
 801b564:	68bb      	ldr	r3, [r7, #8]
 801b566:	4013      	ands	r3, r2
 801b568:	68ba      	ldr	r2, [r7, #8]
 801b56a:	429a      	cmp	r2, r3
 801b56c:	d002      	beq.n	801b574 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801b56e:	f06f 0305 	mvn.w	r3, #5
 801b572:	e054      	b.n	801b61e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801b574:	4b2d      	ldr	r3, [pc, #180]	@ (801b62c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b576:	685b      	ldr	r3, [r3, #4]
 801b578:	2b00      	cmp	r3, #0
 801b57a:	d00a      	beq.n	801b592 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801b57c:	687b      	ldr	r3, [r7, #4]
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d007      	beq.n	801b592 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801b582:	4b2a      	ldr	r3, [pc, #168]	@ (801b62c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b584:	685b      	ldr	r3, [r3, #4]
 801b586:	f107 0116 	add.w	r1, r7, #22
 801b58a:	f107 0218 	add.w	r2, r7, #24
 801b58e:	4610      	mov	r0, r2
 801b590:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801b592:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801b596:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801b598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b59a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b59c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801b5a0:	4823      	ldr	r0, [pc, #140]	@ (801b630 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801b5a2:	f7ff fa2b 	bl	801a9fc <tiny_vsnprintf_like>
 801b5a6:	4603      	mov	r3, r0
 801b5a8:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801b5aa:	f000 f9f1 	bl	801b990 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801b5ae:	8afa      	ldrh	r2, [r7, #22]
 801b5b0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801b5b2:	4413      	add	r3, r2
 801b5b4:	b29b      	uxth	r3, r3
 801b5b6:	f107 0214 	add.w	r2, r7, #20
 801b5ba:	4611      	mov	r1, r2
 801b5bc:	4618      	mov	r0, r3
 801b5be:	f000 f969 	bl	801b894 <TRACE_AllocateBufer>
 801b5c2:	4603      	mov	r3, r0
 801b5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b5c8:	d025      	beq.n	801b616 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801b5ca:	2300      	movs	r3, #0
 801b5cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801b5ce:	e00e      	b.n	801b5ee <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801b5d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b5d2:	8aba      	ldrh	r2, [r7, #20]
 801b5d4:	3330      	adds	r3, #48	@ 0x30
 801b5d6:	443b      	add	r3, r7
 801b5d8:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801b5dc:	4b15      	ldr	r3, [pc, #84]	@ (801b634 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801b5de:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801b5e0:	8abb      	ldrh	r3, [r7, #20]
 801b5e2:	3301      	adds	r3, #1
 801b5e4:	b29b      	uxth	r3, r3
 801b5e6:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801b5e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b5ea:	3301      	adds	r3, #1
 801b5ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801b5ee:	8afb      	ldrh	r3, [r7, #22]
 801b5f0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801b5f2:	429a      	cmp	r2, r3
 801b5f4:	d3ec      	bcc.n	801b5d0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801b5f6:	8abb      	ldrh	r3, [r7, #20]
 801b5f8:	461a      	mov	r2, r3
 801b5fa:	4b0e      	ldr	r3, [pc, #56]	@ (801b634 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801b5fc:	18d0      	adds	r0, r2, r3
 801b5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b600:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801b606:	f7ff f9f9 	bl	801a9fc <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801b60a:	f000 f9df 	bl	801b9cc <TRACE_UnLock>

    return TRACE_Send();
 801b60e:	f000 f831 	bl	801b674 <TRACE_Send>
 801b612:	4603      	mov	r3, r0
 801b614:	e003      	b.n	801b61e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801b616:	f000 f9d9 	bl	801b9cc <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801b61a:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801b61e:	4618      	mov	r0, r3
 801b620:	3734      	adds	r7, #52	@ 0x34
 801b622:	46bd      	mov	sp, r7
 801b624:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801b628:	b001      	add	sp, #4
 801b62a:	4770      	bx	lr
 801b62c:	20001d98 	.word	0x20001d98
 801b630:	200021b0 	.word	0x200021b0
 801b634:	20001db0 	.word	0x20001db0

0801b638 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801b638:	b480      	push	{r7}
 801b63a:	b083      	sub	sp, #12
 801b63c:	af00      	add	r7, sp, #0
 801b63e:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801b640:	4a03      	ldr	r2, [pc, #12]	@ (801b650 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801b642:	687b      	ldr	r3, [r7, #4]
 801b644:	6053      	str	r3, [r2, #4]
}
 801b646:	bf00      	nop
 801b648:	370c      	adds	r7, #12
 801b64a:	46bd      	mov	sp, r7
 801b64c:	bc80      	pop	{r7}
 801b64e:	4770      	bx	lr
 801b650:	20001d98 	.word	0x20001d98

0801b654 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801b654:	b480      	push	{r7}
 801b656:	b083      	sub	sp, #12
 801b658:	af00      	add	r7, sp, #0
 801b65a:	4603      	mov	r3, r0
 801b65c:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801b65e:	4a04      	ldr	r2, [pc, #16]	@ (801b670 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801b660:	79fb      	ldrb	r3, [r7, #7]
 801b662:	7213      	strb	r3, [r2, #8]
}
 801b664:	bf00      	nop
 801b666:	370c      	adds	r7, #12
 801b668:	46bd      	mov	sp, r7
 801b66a:	bc80      	pop	{r7}
 801b66c:	4770      	bx	lr
 801b66e:	bf00      	nop
 801b670:	20001d98 	.word	0x20001d98

0801b674 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801b674:	b580      	push	{r7, lr}
 801b676:	b088      	sub	sp, #32
 801b678:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801b67a:	2300      	movs	r3, #0
 801b67c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801b67e:	2300      	movs	r3, #0
 801b680:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b682:	f3ef 8310 	mrs	r3, PRIMASK
 801b686:	613b      	str	r3, [r7, #16]
  return(result);
 801b688:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b68a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b68c:	b672      	cpsid	i
}
 801b68e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801b690:	f000 f9ba 	bl	801ba08 <TRACE_IsLocked>
 801b694:	4603      	mov	r3, r0
 801b696:	2b00      	cmp	r3, #0
 801b698:	d15d      	bne.n	801b756 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801b69a:	f000 f979 	bl	801b990 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801b69e:	4b34      	ldr	r3, [pc, #208]	@ (801b770 <TRACE_Send+0xfc>)
 801b6a0:	8a1a      	ldrh	r2, [r3, #16]
 801b6a2:	4b33      	ldr	r3, [pc, #204]	@ (801b770 <TRACE_Send+0xfc>)
 801b6a4:	8a5b      	ldrh	r3, [r3, #18]
 801b6a6:	429a      	cmp	r2, r3
 801b6a8:	d04d      	beq.n	801b746 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801b6aa:	4b31      	ldr	r3, [pc, #196]	@ (801b770 <TRACE_Send+0xfc>)
 801b6ac:	789b      	ldrb	r3, [r3, #2]
 801b6ae:	2b01      	cmp	r3, #1
 801b6b0:	d117      	bne.n	801b6e2 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801b6b2:	4b2f      	ldr	r3, [pc, #188]	@ (801b770 <TRACE_Send+0xfc>)
 801b6b4:	881a      	ldrh	r2, [r3, #0]
 801b6b6:	4b2e      	ldr	r3, [pc, #184]	@ (801b770 <TRACE_Send+0xfc>)
 801b6b8:	8a1b      	ldrh	r3, [r3, #16]
 801b6ba:	1ad3      	subs	r3, r2, r3
 801b6bc:	b29a      	uxth	r2, r3
 801b6be:	4b2c      	ldr	r3, [pc, #176]	@ (801b770 <TRACE_Send+0xfc>)
 801b6c0:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801b6c2:	4b2b      	ldr	r3, [pc, #172]	@ (801b770 <TRACE_Send+0xfc>)
 801b6c4:	2202      	movs	r2, #2
 801b6c6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801b6c8:	4b29      	ldr	r3, [pc, #164]	@ (801b770 <TRACE_Send+0xfc>)
 801b6ca:	2200      	movs	r2, #0
 801b6cc:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801b6ce:	4b28      	ldr	r3, [pc, #160]	@ (801b770 <TRACE_Send+0xfc>)
 801b6d0:	8a9b      	ldrh	r3, [r3, #20]
 801b6d2:	2b00      	cmp	r3, #0
 801b6d4:	d105      	bne.n	801b6e2 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b6d6:	4b26      	ldr	r3, [pc, #152]	@ (801b770 <TRACE_Send+0xfc>)
 801b6d8:	2200      	movs	r2, #0
 801b6da:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b6dc:	4b24      	ldr	r3, [pc, #144]	@ (801b770 <TRACE_Send+0xfc>)
 801b6de:	2200      	movs	r2, #0
 801b6e0:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801b6e2:	4b23      	ldr	r3, [pc, #140]	@ (801b770 <TRACE_Send+0xfc>)
 801b6e4:	789b      	ldrb	r3, [r3, #2]
 801b6e6:	2b00      	cmp	r3, #0
 801b6e8:	d115      	bne.n	801b716 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801b6ea:	4b21      	ldr	r3, [pc, #132]	@ (801b770 <TRACE_Send+0xfc>)
 801b6ec:	8a5a      	ldrh	r2, [r3, #18]
 801b6ee:	4b20      	ldr	r3, [pc, #128]	@ (801b770 <TRACE_Send+0xfc>)
 801b6f0:	8a1b      	ldrh	r3, [r3, #16]
 801b6f2:	429a      	cmp	r2, r3
 801b6f4:	d908      	bls.n	801b708 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801b6f6:	4b1e      	ldr	r3, [pc, #120]	@ (801b770 <TRACE_Send+0xfc>)
 801b6f8:	8a5a      	ldrh	r2, [r3, #18]
 801b6fa:	4b1d      	ldr	r3, [pc, #116]	@ (801b770 <TRACE_Send+0xfc>)
 801b6fc:	8a1b      	ldrh	r3, [r3, #16]
 801b6fe:	1ad3      	subs	r3, r2, r3
 801b700:	b29a      	uxth	r2, r3
 801b702:	4b1b      	ldr	r3, [pc, #108]	@ (801b770 <TRACE_Send+0xfc>)
 801b704:	829a      	strh	r2, [r3, #20]
 801b706:	e006      	b.n	801b716 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801b708:	4b19      	ldr	r3, [pc, #100]	@ (801b770 <TRACE_Send+0xfc>)
 801b70a:	8a1b      	ldrh	r3, [r3, #16]
 801b70c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801b710:	b29a      	uxth	r2, r3
 801b712:	4b17      	ldr	r3, [pc, #92]	@ (801b770 <TRACE_Send+0xfc>)
 801b714:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801b716:	4b16      	ldr	r3, [pc, #88]	@ (801b770 <TRACE_Send+0xfc>)
 801b718:	8a1b      	ldrh	r3, [r3, #16]
 801b71a:	461a      	mov	r2, r3
 801b71c:	4b15      	ldr	r3, [pc, #84]	@ (801b774 <TRACE_Send+0x100>)
 801b71e:	4413      	add	r3, r2
 801b720:	61bb      	str	r3, [r7, #24]
 801b722:	697b      	ldr	r3, [r7, #20]
 801b724:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b726:	68fb      	ldr	r3, [r7, #12]
 801b728:	f383 8810 	msr	PRIMASK, r3
}
 801b72c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801b72e:	f7e6 fcc1 	bl	80020b4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801b732:	4b11      	ldr	r3, [pc, #68]	@ (801b778 <TRACE_Send+0x104>)
 801b734:	68db      	ldr	r3, [r3, #12]
 801b736:	4a0e      	ldr	r2, [pc, #56]	@ (801b770 <TRACE_Send+0xfc>)
 801b738:	8a92      	ldrh	r2, [r2, #20]
 801b73a:	4611      	mov	r1, r2
 801b73c:	69b8      	ldr	r0, [r7, #24]
 801b73e:	4798      	blx	r3
 801b740:	4603      	mov	r3, r0
 801b742:	77fb      	strb	r3, [r7, #31]
 801b744:	e00d      	b.n	801b762 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801b746:	f000 f941 	bl	801b9cc <TRACE_UnLock>
 801b74a:	697b      	ldr	r3, [r7, #20]
 801b74c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b74e:	68bb      	ldr	r3, [r7, #8]
 801b750:	f383 8810 	msr	PRIMASK, r3
}
 801b754:	e005      	b.n	801b762 <TRACE_Send+0xee>
 801b756:	697b      	ldr	r3, [r7, #20]
 801b758:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b75a:	687b      	ldr	r3, [r7, #4]
 801b75c:	f383 8810 	msr	PRIMASK, r3
}
 801b760:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801b762:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b766:	4618      	mov	r0, r3
 801b768:	3720      	adds	r7, #32
 801b76a:	46bd      	mov	sp, r7
 801b76c:	bd80      	pop	{r7, pc}
 801b76e:	bf00      	nop
 801b770:	20001d98 	.word	0x20001d98
 801b774:	20001db0 	.word	0x20001db0
 801b778:	0801eed8 	.word	0x0801eed8

0801b77c <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801b77c:	b580      	push	{r7, lr}
 801b77e:	b088      	sub	sp, #32
 801b780:	af00      	add	r7, sp, #0
 801b782:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801b784:	2300      	movs	r3, #0
 801b786:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b788:	f3ef 8310 	mrs	r3, PRIMASK
 801b78c:	617b      	str	r3, [r7, #20]
  return(result);
 801b78e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b790:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801b792:	b672      	cpsid	i
}
 801b794:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801b796:	4b3c      	ldr	r3, [pc, #240]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b798:	789b      	ldrb	r3, [r3, #2]
 801b79a:	2b02      	cmp	r3, #2
 801b79c:	d106      	bne.n	801b7ac <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b79e:	4b3a      	ldr	r3, [pc, #232]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7a0:	2200      	movs	r2, #0
 801b7a2:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b7a4:	4b38      	ldr	r3, [pc, #224]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7a6:	2200      	movs	r2, #0
 801b7a8:	821a      	strh	r2, [r3, #16]
 801b7aa:	e00a      	b.n	801b7c2 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801b7ac:	4b36      	ldr	r3, [pc, #216]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7ae:	8a1a      	ldrh	r2, [r3, #16]
 801b7b0:	4b35      	ldr	r3, [pc, #212]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7b2:	8a9b      	ldrh	r3, [r3, #20]
 801b7b4:	4413      	add	r3, r2
 801b7b6:	b29b      	uxth	r3, r3
 801b7b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801b7bc:	b29a      	uxth	r2, r3
 801b7be:	4b32      	ldr	r3, [pc, #200]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7c0:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801b7c2:	4b31      	ldr	r3, [pc, #196]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7c4:	8a1a      	ldrh	r2, [r3, #16]
 801b7c6:	4b30      	ldr	r3, [pc, #192]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7c8:	8a5b      	ldrh	r3, [r3, #18]
 801b7ca:	429a      	cmp	r2, r3
 801b7cc:	d04d      	beq.n	801b86a <TRACE_TxCpltCallback+0xee>
 801b7ce:	4b2e      	ldr	r3, [pc, #184]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7d0:	8adb      	ldrh	r3, [r3, #22]
 801b7d2:	2b01      	cmp	r3, #1
 801b7d4:	d149      	bne.n	801b86a <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801b7d6:	4b2c      	ldr	r3, [pc, #176]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7d8:	789b      	ldrb	r3, [r3, #2]
 801b7da:	2b01      	cmp	r3, #1
 801b7dc:	d117      	bne.n	801b80e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801b7de:	4b2a      	ldr	r3, [pc, #168]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7e0:	881a      	ldrh	r2, [r3, #0]
 801b7e2:	4b29      	ldr	r3, [pc, #164]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7e4:	8a1b      	ldrh	r3, [r3, #16]
 801b7e6:	1ad3      	subs	r3, r2, r3
 801b7e8:	b29a      	uxth	r2, r3
 801b7ea:	4b27      	ldr	r3, [pc, #156]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7ec:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801b7ee:	4b26      	ldr	r3, [pc, #152]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7f0:	2202      	movs	r2, #2
 801b7f2:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801b7f4:	4b24      	ldr	r3, [pc, #144]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7f6:	2200      	movs	r2, #0
 801b7f8:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801b7fa:	4b23      	ldr	r3, [pc, #140]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b7fc:	8a9b      	ldrh	r3, [r3, #20]
 801b7fe:	2b00      	cmp	r3, #0
 801b800:	d105      	bne.n	801b80e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b802:	4b21      	ldr	r3, [pc, #132]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b804:	2200      	movs	r2, #0
 801b806:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b808:	4b1f      	ldr	r3, [pc, #124]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b80a:	2200      	movs	r2, #0
 801b80c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801b80e:	4b1e      	ldr	r3, [pc, #120]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b810:	789b      	ldrb	r3, [r3, #2]
 801b812:	2b00      	cmp	r3, #0
 801b814:	d115      	bne.n	801b842 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801b816:	4b1c      	ldr	r3, [pc, #112]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b818:	8a5a      	ldrh	r2, [r3, #18]
 801b81a:	4b1b      	ldr	r3, [pc, #108]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b81c:	8a1b      	ldrh	r3, [r3, #16]
 801b81e:	429a      	cmp	r2, r3
 801b820:	d908      	bls.n	801b834 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801b822:	4b19      	ldr	r3, [pc, #100]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b824:	8a5a      	ldrh	r2, [r3, #18]
 801b826:	4b18      	ldr	r3, [pc, #96]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b828:	8a1b      	ldrh	r3, [r3, #16]
 801b82a:	1ad3      	subs	r3, r2, r3
 801b82c:	b29a      	uxth	r2, r3
 801b82e:	4b16      	ldr	r3, [pc, #88]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b830:	829a      	strh	r2, [r3, #20]
 801b832:	e006      	b.n	801b842 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801b834:	4b14      	ldr	r3, [pc, #80]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b836:	8a1b      	ldrh	r3, [r3, #16]
 801b838:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801b83c:	b29a      	uxth	r2, r3
 801b83e:	4b12      	ldr	r3, [pc, #72]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b840:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801b842:	4b11      	ldr	r3, [pc, #68]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b844:	8a1b      	ldrh	r3, [r3, #16]
 801b846:	461a      	mov	r2, r3
 801b848:	4b10      	ldr	r3, [pc, #64]	@ (801b88c <TRACE_TxCpltCallback+0x110>)
 801b84a:	4413      	add	r3, r2
 801b84c:	61fb      	str	r3, [r7, #28]
 801b84e:	69bb      	ldr	r3, [r7, #24]
 801b850:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b852:	693b      	ldr	r3, [r7, #16]
 801b854:	f383 8810 	msr	PRIMASK, r3
}
 801b858:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801b85a:	4b0d      	ldr	r3, [pc, #52]	@ (801b890 <TRACE_TxCpltCallback+0x114>)
 801b85c:	68db      	ldr	r3, [r3, #12]
 801b85e:	4a0a      	ldr	r2, [pc, #40]	@ (801b888 <TRACE_TxCpltCallback+0x10c>)
 801b860:	8a92      	ldrh	r2, [r2, #20]
 801b862:	4611      	mov	r1, r2
 801b864:	69f8      	ldr	r0, [r7, #28]
 801b866:	4798      	blx	r3
 801b868:	e00a      	b.n	801b880 <TRACE_TxCpltCallback+0x104>
 801b86a:	69bb      	ldr	r3, [r7, #24]
 801b86c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b86e:	68fb      	ldr	r3, [r7, #12]
 801b870:	f383 8810 	msr	PRIMASK, r3
}
 801b874:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801b876:	f7e6 fc25 	bl	80020c4 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801b87a:	f000 f8a7 	bl	801b9cc <TRACE_UnLock>
  }
}
 801b87e:	bf00      	nop
 801b880:	bf00      	nop
 801b882:	3720      	adds	r7, #32
 801b884:	46bd      	mov	sp, r7
 801b886:	bd80      	pop	{r7, pc}
 801b888:	20001d98 	.word	0x20001d98
 801b88c:	20001db0 	.word	0x20001db0
 801b890:	0801eed8 	.word	0x0801eed8

0801b894 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801b894:	b480      	push	{r7}
 801b896:	b087      	sub	sp, #28
 801b898:	af00      	add	r7, sp, #0
 801b89a:	4603      	mov	r3, r0
 801b89c:	6039      	str	r1, [r7, #0]
 801b89e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801b8a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801b8a4:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b8a6:	f3ef 8310 	mrs	r3, PRIMASK
 801b8aa:	60fb      	str	r3, [r7, #12]
  return(result);
 801b8ac:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b8ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801b8b0:	b672      	cpsid	i
}
 801b8b2:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801b8b4:	4b35      	ldr	r3, [pc, #212]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8b6:	8a5a      	ldrh	r2, [r3, #18]
 801b8b8:	4b34      	ldr	r3, [pc, #208]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8ba:	8a1b      	ldrh	r3, [r3, #16]
 801b8bc:	429a      	cmp	r2, r3
 801b8be:	d11b      	bne.n	801b8f8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801b8c0:	4b32      	ldr	r3, [pc, #200]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8c2:	8a5b      	ldrh	r3, [r3, #18]
 801b8c4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801b8c8:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801b8ca:	88fa      	ldrh	r2, [r7, #6]
 801b8cc:	8afb      	ldrh	r3, [r7, #22]
 801b8ce:	429a      	cmp	r2, r3
 801b8d0:	d33a      	bcc.n	801b948 <TRACE_AllocateBufer+0xb4>
 801b8d2:	4b2e      	ldr	r3, [pc, #184]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8d4:	8a1b      	ldrh	r3, [r3, #16]
 801b8d6:	88fa      	ldrh	r2, [r7, #6]
 801b8d8:	429a      	cmp	r2, r3
 801b8da:	d235      	bcs.n	801b948 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801b8dc:	4b2b      	ldr	r3, [pc, #172]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8de:	2201      	movs	r2, #1
 801b8e0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801b8e2:	4b2a      	ldr	r3, [pc, #168]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8e4:	8a5a      	ldrh	r2, [r3, #18]
 801b8e6:	4b29      	ldr	r3, [pc, #164]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8e8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801b8ea:	4b28      	ldr	r3, [pc, #160]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8ec:	8a1b      	ldrh	r3, [r3, #16]
 801b8ee:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801b8f0:	4b26      	ldr	r3, [pc, #152]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8f2:	2200      	movs	r2, #0
 801b8f4:	825a      	strh	r2, [r3, #18]
 801b8f6:	e027      	b.n	801b948 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801b8f8:	4b24      	ldr	r3, [pc, #144]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8fa:	8a5a      	ldrh	r2, [r3, #18]
 801b8fc:	4b23      	ldr	r3, [pc, #140]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b8fe:	8a1b      	ldrh	r3, [r3, #16]
 801b900:	429a      	cmp	r2, r3
 801b902:	d91b      	bls.n	801b93c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801b904:	4b21      	ldr	r3, [pc, #132]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b906:	8a5b      	ldrh	r3, [r3, #18]
 801b908:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801b90c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801b90e:	88fa      	ldrh	r2, [r7, #6]
 801b910:	8afb      	ldrh	r3, [r7, #22]
 801b912:	429a      	cmp	r2, r3
 801b914:	d318      	bcc.n	801b948 <TRACE_AllocateBufer+0xb4>
 801b916:	4b1d      	ldr	r3, [pc, #116]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b918:	8a1b      	ldrh	r3, [r3, #16]
 801b91a:	88fa      	ldrh	r2, [r7, #6]
 801b91c:	429a      	cmp	r2, r3
 801b91e:	d213      	bcs.n	801b948 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801b920:	4b1a      	ldr	r3, [pc, #104]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b922:	2201      	movs	r2, #1
 801b924:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801b926:	4b19      	ldr	r3, [pc, #100]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b928:	8a5a      	ldrh	r2, [r3, #18]
 801b92a:	4b18      	ldr	r3, [pc, #96]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b92c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801b92e:	4b17      	ldr	r3, [pc, #92]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b930:	8a1b      	ldrh	r3, [r3, #16]
 801b932:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801b934:	4b15      	ldr	r3, [pc, #84]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b936:	2200      	movs	r2, #0
 801b938:	825a      	strh	r2, [r3, #18]
 801b93a:	e005      	b.n	801b948 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801b93c:	4b13      	ldr	r3, [pc, #76]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b93e:	8a1a      	ldrh	r2, [r3, #16]
 801b940:	4b12      	ldr	r3, [pc, #72]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b942:	8a5b      	ldrh	r3, [r3, #18]
 801b944:	1ad3      	subs	r3, r2, r3
 801b946:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801b948:	8afa      	ldrh	r2, [r7, #22]
 801b94a:	88fb      	ldrh	r3, [r7, #6]
 801b94c:	429a      	cmp	r2, r3
 801b94e:	d90f      	bls.n	801b970 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801b950:	4b0e      	ldr	r3, [pc, #56]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b952:	8a5a      	ldrh	r2, [r3, #18]
 801b954:	683b      	ldr	r3, [r7, #0]
 801b956:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801b958:	4b0c      	ldr	r3, [pc, #48]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b95a:	8a5a      	ldrh	r2, [r3, #18]
 801b95c:	88fb      	ldrh	r3, [r7, #6]
 801b95e:	4413      	add	r3, r2
 801b960:	b29b      	uxth	r3, r3
 801b962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801b966:	b29a      	uxth	r2, r3
 801b968:	4b08      	ldr	r3, [pc, #32]	@ (801b98c <TRACE_AllocateBufer+0xf8>)
 801b96a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801b96c:	2300      	movs	r3, #0
 801b96e:	82bb      	strh	r3, [r7, #20]
 801b970:	693b      	ldr	r3, [r7, #16]
 801b972:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b974:	68bb      	ldr	r3, [r7, #8]
 801b976:	f383 8810 	msr	PRIMASK, r3
}
 801b97a:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801b97c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801b980:	4618      	mov	r0, r3
 801b982:	371c      	adds	r7, #28
 801b984:	46bd      	mov	sp, r7
 801b986:	bc80      	pop	{r7}
 801b988:	4770      	bx	lr
 801b98a:	bf00      	nop
 801b98c:	20001d98 	.word	0x20001d98

0801b990 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801b990:	b480      	push	{r7}
 801b992:	b085      	sub	sp, #20
 801b994:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b996:	f3ef 8310 	mrs	r3, PRIMASK
 801b99a:	607b      	str	r3, [r7, #4]
  return(result);
 801b99c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b99e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9a0:	b672      	cpsid	i
}
 801b9a2:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801b9a4:	4b08      	ldr	r3, [pc, #32]	@ (801b9c8 <TRACE_Lock+0x38>)
 801b9a6:	8adb      	ldrh	r3, [r3, #22]
 801b9a8:	3301      	adds	r3, #1
 801b9aa:	b29a      	uxth	r2, r3
 801b9ac:	4b06      	ldr	r3, [pc, #24]	@ (801b9c8 <TRACE_Lock+0x38>)
 801b9ae:	82da      	strh	r2, [r3, #22]
 801b9b0:	68fb      	ldr	r3, [r7, #12]
 801b9b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b9b4:	68bb      	ldr	r3, [r7, #8]
 801b9b6:	f383 8810 	msr	PRIMASK, r3
}
 801b9ba:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801b9bc:	bf00      	nop
 801b9be:	3714      	adds	r7, #20
 801b9c0:	46bd      	mov	sp, r7
 801b9c2:	bc80      	pop	{r7}
 801b9c4:	4770      	bx	lr
 801b9c6:	bf00      	nop
 801b9c8:	20001d98 	.word	0x20001d98

0801b9cc <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801b9cc:	b480      	push	{r7}
 801b9ce:	b085      	sub	sp, #20
 801b9d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b9d2:	f3ef 8310 	mrs	r3, PRIMASK
 801b9d6:	607b      	str	r3, [r7, #4]
  return(result);
 801b9d8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b9da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9dc:	b672      	cpsid	i
}
 801b9de:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801b9e0:	4b08      	ldr	r3, [pc, #32]	@ (801ba04 <TRACE_UnLock+0x38>)
 801b9e2:	8adb      	ldrh	r3, [r3, #22]
 801b9e4:	3b01      	subs	r3, #1
 801b9e6:	b29a      	uxth	r2, r3
 801b9e8:	4b06      	ldr	r3, [pc, #24]	@ (801ba04 <TRACE_UnLock+0x38>)
 801b9ea:	82da      	strh	r2, [r3, #22]
 801b9ec:	68fb      	ldr	r3, [r7, #12]
 801b9ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b9f0:	68bb      	ldr	r3, [r7, #8]
 801b9f2:	f383 8810 	msr	PRIMASK, r3
}
 801b9f6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801b9f8:	bf00      	nop
 801b9fa:	3714      	adds	r7, #20
 801b9fc:	46bd      	mov	sp, r7
 801b9fe:	bc80      	pop	{r7}
 801ba00:	4770      	bx	lr
 801ba02:	bf00      	nop
 801ba04:	20001d98 	.word	0x20001d98

0801ba08 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801ba08:	b480      	push	{r7}
 801ba0a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801ba0c:	4b05      	ldr	r3, [pc, #20]	@ (801ba24 <TRACE_IsLocked+0x1c>)
 801ba0e:	8adb      	ldrh	r3, [r3, #22]
 801ba10:	2b00      	cmp	r3, #0
 801ba12:	bf14      	ite	ne
 801ba14:	2301      	movne	r3, #1
 801ba16:	2300      	moveq	r3, #0
 801ba18:	b2db      	uxtb	r3, r3
}
 801ba1a:	4618      	mov	r0, r3
 801ba1c:	46bd      	mov	sp, r7
 801ba1e:	bc80      	pop	{r7}
 801ba20:	4770      	bx	lr
 801ba22:	bf00      	nop
 801ba24:	20001d98 	.word	0x20001d98

0801ba28 <__cvt>:
 801ba28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ba2c:	b088      	sub	sp, #32
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	461d      	mov	r5, r3
 801ba32:	4614      	mov	r4, r2
 801ba34:	bfbc      	itt	lt
 801ba36:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 801ba3a:	4614      	movlt	r4, r2
 801ba3c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801ba3e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 801ba40:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 801ba44:	bfb6      	itet	lt
 801ba46:	461d      	movlt	r5, r3
 801ba48:	2300      	movge	r3, #0
 801ba4a:	232d      	movlt	r3, #45	@ 0x2d
 801ba4c:	7013      	strb	r3, [r2, #0]
 801ba4e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801ba50:	f023 0820 	bic.w	r8, r3, #32
 801ba54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801ba58:	d005      	beq.n	801ba66 <__cvt+0x3e>
 801ba5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801ba5e:	d100      	bne.n	801ba62 <__cvt+0x3a>
 801ba60:	3601      	adds	r6, #1
 801ba62:	2302      	movs	r3, #2
 801ba64:	e000      	b.n	801ba68 <__cvt+0x40>
 801ba66:	2303      	movs	r3, #3
 801ba68:	aa07      	add	r2, sp, #28
 801ba6a:	9204      	str	r2, [sp, #16]
 801ba6c:	aa06      	add	r2, sp, #24
 801ba6e:	e9cd a202 	strd	sl, r2, [sp, #8]
 801ba72:	e9cd 3600 	strd	r3, r6, [sp]
 801ba76:	4622      	mov	r2, r4
 801ba78:	462b      	mov	r3, r5
 801ba7a:	f000 fe39 	bl	801c6f0 <_dtoa_r>
 801ba7e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801ba82:	4607      	mov	r7, r0
 801ba84:	d119      	bne.n	801baba <__cvt+0x92>
 801ba86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ba88:	07db      	lsls	r3, r3, #31
 801ba8a:	d50e      	bpl.n	801baaa <__cvt+0x82>
 801ba8c:	eb00 0906 	add.w	r9, r0, r6
 801ba90:	2200      	movs	r2, #0
 801ba92:	2300      	movs	r3, #0
 801ba94:	4620      	mov	r0, r4
 801ba96:	4629      	mov	r1, r5
 801ba98:	f7e4 ffee 	bl	8000a78 <__aeabi_dcmpeq>
 801ba9c:	b108      	cbz	r0, 801baa2 <__cvt+0x7a>
 801ba9e:	f8cd 901c 	str.w	r9, [sp, #28]
 801baa2:	2230      	movs	r2, #48	@ 0x30
 801baa4:	9b07      	ldr	r3, [sp, #28]
 801baa6:	454b      	cmp	r3, r9
 801baa8:	d31e      	bcc.n	801bae8 <__cvt+0xc0>
 801baaa:	9b07      	ldr	r3, [sp, #28]
 801baac:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801baae:	1bdb      	subs	r3, r3, r7
 801bab0:	4638      	mov	r0, r7
 801bab2:	6013      	str	r3, [r2, #0]
 801bab4:	b008      	add	sp, #32
 801bab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801baba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801babe:	eb00 0906 	add.w	r9, r0, r6
 801bac2:	d1e5      	bne.n	801ba90 <__cvt+0x68>
 801bac4:	7803      	ldrb	r3, [r0, #0]
 801bac6:	2b30      	cmp	r3, #48	@ 0x30
 801bac8:	d10a      	bne.n	801bae0 <__cvt+0xb8>
 801baca:	2200      	movs	r2, #0
 801bacc:	2300      	movs	r3, #0
 801bace:	4620      	mov	r0, r4
 801bad0:	4629      	mov	r1, r5
 801bad2:	f7e4 ffd1 	bl	8000a78 <__aeabi_dcmpeq>
 801bad6:	b918      	cbnz	r0, 801bae0 <__cvt+0xb8>
 801bad8:	f1c6 0601 	rsb	r6, r6, #1
 801badc:	f8ca 6000 	str.w	r6, [sl]
 801bae0:	f8da 3000 	ldr.w	r3, [sl]
 801bae4:	4499      	add	r9, r3
 801bae6:	e7d3      	b.n	801ba90 <__cvt+0x68>
 801bae8:	1c59      	adds	r1, r3, #1
 801baea:	9107      	str	r1, [sp, #28]
 801baec:	701a      	strb	r2, [r3, #0]
 801baee:	e7d9      	b.n	801baa4 <__cvt+0x7c>

0801baf0 <__exponent>:
 801baf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801baf2:	2900      	cmp	r1, #0
 801baf4:	bfba      	itte	lt
 801baf6:	4249      	neglt	r1, r1
 801baf8:	232d      	movlt	r3, #45	@ 0x2d
 801bafa:	232b      	movge	r3, #43	@ 0x2b
 801bafc:	2909      	cmp	r1, #9
 801bafe:	7002      	strb	r2, [r0, #0]
 801bb00:	7043      	strb	r3, [r0, #1]
 801bb02:	dd29      	ble.n	801bb58 <__exponent+0x68>
 801bb04:	f10d 0307 	add.w	r3, sp, #7
 801bb08:	461d      	mov	r5, r3
 801bb0a:	270a      	movs	r7, #10
 801bb0c:	461a      	mov	r2, r3
 801bb0e:	fbb1 f6f7 	udiv	r6, r1, r7
 801bb12:	fb07 1416 	mls	r4, r7, r6, r1
 801bb16:	3430      	adds	r4, #48	@ 0x30
 801bb18:	f802 4c01 	strb.w	r4, [r2, #-1]
 801bb1c:	460c      	mov	r4, r1
 801bb1e:	2c63      	cmp	r4, #99	@ 0x63
 801bb20:	f103 33ff 	add.w	r3, r3, #4294967295
 801bb24:	4631      	mov	r1, r6
 801bb26:	dcf1      	bgt.n	801bb0c <__exponent+0x1c>
 801bb28:	3130      	adds	r1, #48	@ 0x30
 801bb2a:	1e94      	subs	r4, r2, #2
 801bb2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 801bb30:	1c41      	adds	r1, r0, #1
 801bb32:	4623      	mov	r3, r4
 801bb34:	42ab      	cmp	r3, r5
 801bb36:	d30a      	bcc.n	801bb4e <__exponent+0x5e>
 801bb38:	f10d 0309 	add.w	r3, sp, #9
 801bb3c:	1a9b      	subs	r3, r3, r2
 801bb3e:	42ac      	cmp	r4, r5
 801bb40:	bf88      	it	hi
 801bb42:	2300      	movhi	r3, #0
 801bb44:	3302      	adds	r3, #2
 801bb46:	4403      	add	r3, r0
 801bb48:	1a18      	subs	r0, r3, r0
 801bb4a:	b003      	add	sp, #12
 801bb4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bb4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 801bb52:	f801 6f01 	strb.w	r6, [r1, #1]!
 801bb56:	e7ed      	b.n	801bb34 <__exponent+0x44>
 801bb58:	2330      	movs	r3, #48	@ 0x30
 801bb5a:	3130      	adds	r1, #48	@ 0x30
 801bb5c:	7083      	strb	r3, [r0, #2]
 801bb5e:	70c1      	strb	r1, [r0, #3]
 801bb60:	1d03      	adds	r3, r0, #4
 801bb62:	e7f1      	b.n	801bb48 <__exponent+0x58>

0801bb64 <_printf_float>:
 801bb64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb68:	b091      	sub	sp, #68	@ 0x44
 801bb6a:	460c      	mov	r4, r1
 801bb6c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 801bb70:	4616      	mov	r6, r2
 801bb72:	461f      	mov	r7, r3
 801bb74:	4605      	mov	r5, r0
 801bb76:	f000 fcbb 	bl	801c4f0 <_localeconv_r>
 801bb7a:	6803      	ldr	r3, [r0, #0]
 801bb7c:	9308      	str	r3, [sp, #32]
 801bb7e:	4618      	mov	r0, r3
 801bb80:	f7e4 fb4e 	bl	8000220 <strlen>
 801bb84:	2300      	movs	r3, #0
 801bb86:	930e      	str	r3, [sp, #56]	@ 0x38
 801bb88:	f8d8 3000 	ldr.w	r3, [r8]
 801bb8c:	9009      	str	r0, [sp, #36]	@ 0x24
 801bb8e:	3307      	adds	r3, #7
 801bb90:	f023 0307 	bic.w	r3, r3, #7
 801bb94:	f103 0208 	add.w	r2, r3, #8
 801bb98:	f894 a018 	ldrb.w	sl, [r4, #24]
 801bb9c:	f8d4 b000 	ldr.w	fp, [r4]
 801bba0:	f8c8 2000 	str.w	r2, [r8]
 801bba4:	e9d3 8900 	ldrd	r8, r9, [r3]
 801bba8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801bbac:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bbae:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801bbb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801bbb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801bbba:	4b9d      	ldr	r3, [pc, #628]	@ (801be30 <_printf_float+0x2cc>)
 801bbbc:	f04f 32ff 	mov.w	r2, #4294967295
 801bbc0:	f7e4 ff8c 	bl	8000adc <__aeabi_dcmpun>
 801bbc4:	bb70      	cbnz	r0, 801bc24 <_printf_float+0xc0>
 801bbc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801bbca:	4b99      	ldr	r3, [pc, #612]	@ (801be30 <_printf_float+0x2cc>)
 801bbcc:	f04f 32ff 	mov.w	r2, #4294967295
 801bbd0:	f7e4 ff66 	bl	8000aa0 <__aeabi_dcmple>
 801bbd4:	bb30      	cbnz	r0, 801bc24 <_printf_float+0xc0>
 801bbd6:	2200      	movs	r2, #0
 801bbd8:	2300      	movs	r3, #0
 801bbda:	4640      	mov	r0, r8
 801bbdc:	4649      	mov	r1, r9
 801bbde:	f7e4 ff55 	bl	8000a8c <__aeabi_dcmplt>
 801bbe2:	b110      	cbz	r0, 801bbea <_printf_float+0x86>
 801bbe4:	232d      	movs	r3, #45	@ 0x2d
 801bbe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bbea:	4a92      	ldr	r2, [pc, #584]	@ (801be34 <_printf_float+0x2d0>)
 801bbec:	4b92      	ldr	r3, [pc, #584]	@ (801be38 <_printf_float+0x2d4>)
 801bbee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801bbf2:	bf8c      	ite	hi
 801bbf4:	4690      	movhi	r8, r2
 801bbf6:	4698      	movls	r8, r3
 801bbf8:	2303      	movs	r3, #3
 801bbfa:	6123      	str	r3, [r4, #16]
 801bbfc:	f02b 0304 	bic.w	r3, fp, #4
 801bc00:	6023      	str	r3, [r4, #0]
 801bc02:	f04f 0900 	mov.w	r9, #0
 801bc06:	9700      	str	r7, [sp, #0]
 801bc08:	4633      	mov	r3, r6
 801bc0a:	aa0f      	add	r2, sp, #60	@ 0x3c
 801bc0c:	4621      	mov	r1, r4
 801bc0e:	4628      	mov	r0, r5
 801bc10:	f000 f9d4 	bl	801bfbc <_printf_common>
 801bc14:	3001      	adds	r0, #1
 801bc16:	f040 808f 	bne.w	801bd38 <_printf_float+0x1d4>
 801bc1a:	f04f 30ff 	mov.w	r0, #4294967295
 801bc1e:	b011      	add	sp, #68	@ 0x44
 801bc20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc24:	4642      	mov	r2, r8
 801bc26:	464b      	mov	r3, r9
 801bc28:	4640      	mov	r0, r8
 801bc2a:	4649      	mov	r1, r9
 801bc2c:	f7e4 ff56 	bl	8000adc <__aeabi_dcmpun>
 801bc30:	b140      	cbz	r0, 801bc44 <_printf_float+0xe0>
 801bc32:	464b      	mov	r3, r9
 801bc34:	2b00      	cmp	r3, #0
 801bc36:	bfbc      	itt	lt
 801bc38:	232d      	movlt	r3, #45	@ 0x2d
 801bc3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801bc3e:	4a7f      	ldr	r2, [pc, #508]	@ (801be3c <_printf_float+0x2d8>)
 801bc40:	4b7f      	ldr	r3, [pc, #508]	@ (801be40 <_printf_float+0x2dc>)
 801bc42:	e7d4      	b.n	801bbee <_printf_float+0x8a>
 801bc44:	6863      	ldr	r3, [r4, #4]
 801bc46:	1c5a      	adds	r2, r3, #1
 801bc48:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 801bc4c:	d13f      	bne.n	801bcce <_printf_float+0x16a>
 801bc4e:	2306      	movs	r3, #6
 801bc50:	6063      	str	r3, [r4, #4]
 801bc52:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 801bc56:	2200      	movs	r2, #0
 801bc58:	6023      	str	r3, [r4, #0]
 801bc5a:	9206      	str	r2, [sp, #24]
 801bc5c:	aa0e      	add	r2, sp, #56	@ 0x38
 801bc5e:	e9cd a204 	strd	sl, r2, [sp, #16]
 801bc62:	aa0d      	add	r2, sp, #52	@ 0x34
 801bc64:	9203      	str	r2, [sp, #12]
 801bc66:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 801bc6a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801bc6e:	6863      	ldr	r3, [r4, #4]
 801bc70:	9300      	str	r3, [sp, #0]
 801bc72:	4642      	mov	r2, r8
 801bc74:	464b      	mov	r3, r9
 801bc76:	4628      	mov	r0, r5
 801bc78:	910a      	str	r1, [sp, #40]	@ 0x28
 801bc7a:	f7ff fed5 	bl	801ba28 <__cvt>
 801bc7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bc80:	2947      	cmp	r1, #71	@ 0x47
 801bc82:	4680      	mov	r8, r0
 801bc84:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801bc86:	d128      	bne.n	801bcda <_printf_float+0x176>
 801bc88:	1cc8      	adds	r0, r1, #3
 801bc8a:	db02      	blt.n	801bc92 <_printf_float+0x12e>
 801bc8c:	6863      	ldr	r3, [r4, #4]
 801bc8e:	4299      	cmp	r1, r3
 801bc90:	dd40      	ble.n	801bd14 <_printf_float+0x1b0>
 801bc92:	f1aa 0a02 	sub.w	sl, sl, #2
 801bc96:	fa5f fa8a 	uxtb.w	sl, sl
 801bc9a:	3901      	subs	r1, #1
 801bc9c:	4652      	mov	r2, sl
 801bc9e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801bca2:	910d      	str	r1, [sp, #52]	@ 0x34
 801bca4:	f7ff ff24 	bl	801baf0 <__exponent>
 801bca8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bcaa:	1813      	adds	r3, r2, r0
 801bcac:	2a01      	cmp	r2, #1
 801bcae:	4681      	mov	r9, r0
 801bcb0:	6123      	str	r3, [r4, #16]
 801bcb2:	dc02      	bgt.n	801bcba <_printf_float+0x156>
 801bcb4:	6822      	ldr	r2, [r4, #0]
 801bcb6:	07d2      	lsls	r2, r2, #31
 801bcb8:	d501      	bpl.n	801bcbe <_printf_float+0x15a>
 801bcba:	3301      	adds	r3, #1
 801bcbc:	6123      	str	r3, [r4, #16]
 801bcbe:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 801bcc2:	2b00      	cmp	r3, #0
 801bcc4:	d09f      	beq.n	801bc06 <_printf_float+0xa2>
 801bcc6:	232d      	movs	r3, #45	@ 0x2d
 801bcc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bccc:	e79b      	b.n	801bc06 <_printf_float+0xa2>
 801bcce:	2947      	cmp	r1, #71	@ 0x47
 801bcd0:	d1bf      	bne.n	801bc52 <_printf_float+0xee>
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	d1bd      	bne.n	801bc52 <_printf_float+0xee>
 801bcd6:	2301      	movs	r3, #1
 801bcd8:	e7ba      	b.n	801bc50 <_printf_float+0xec>
 801bcda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801bcde:	d9dc      	bls.n	801bc9a <_printf_float+0x136>
 801bce0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801bce4:	d118      	bne.n	801bd18 <_printf_float+0x1b4>
 801bce6:	2900      	cmp	r1, #0
 801bce8:	6863      	ldr	r3, [r4, #4]
 801bcea:	dd0b      	ble.n	801bd04 <_printf_float+0x1a0>
 801bcec:	6121      	str	r1, [r4, #16]
 801bcee:	b913      	cbnz	r3, 801bcf6 <_printf_float+0x192>
 801bcf0:	6822      	ldr	r2, [r4, #0]
 801bcf2:	07d0      	lsls	r0, r2, #31
 801bcf4:	d502      	bpl.n	801bcfc <_printf_float+0x198>
 801bcf6:	3301      	adds	r3, #1
 801bcf8:	440b      	add	r3, r1
 801bcfa:	6123      	str	r3, [r4, #16]
 801bcfc:	65a1      	str	r1, [r4, #88]	@ 0x58
 801bcfe:	f04f 0900 	mov.w	r9, #0
 801bd02:	e7dc      	b.n	801bcbe <_printf_float+0x15a>
 801bd04:	b913      	cbnz	r3, 801bd0c <_printf_float+0x1a8>
 801bd06:	6822      	ldr	r2, [r4, #0]
 801bd08:	07d2      	lsls	r2, r2, #31
 801bd0a:	d501      	bpl.n	801bd10 <_printf_float+0x1ac>
 801bd0c:	3302      	adds	r3, #2
 801bd0e:	e7f4      	b.n	801bcfa <_printf_float+0x196>
 801bd10:	2301      	movs	r3, #1
 801bd12:	e7f2      	b.n	801bcfa <_printf_float+0x196>
 801bd14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801bd18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bd1a:	4299      	cmp	r1, r3
 801bd1c:	db05      	blt.n	801bd2a <_printf_float+0x1c6>
 801bd1e:	6823      	ldr	r3, [r4, #0]
 801bd20:	6121      	str	r1, [r4, #16]
 801bd22:	07d8      	lsls	r0, r3, #31
 801bd24:	d5ea      	bpl.n	801bcfc <_printf_float+0x198>
 801bd26:	1c4b      	adds	r3, r1, #1
 801bd28:	e7e7      	b.n	801bcfa <_printf_float+0x196>
 801bd2a:	2900      	cmp	r1, #0
 801bd2c:	bfd4      	ite	le
 801bd2e:	f1c1 0202 	rsble	r2, r1, #2
 801bd32:	2201      	movgt	r2, #1
 801bd34:	4413      	add	r3, r2
 801bd36:	e7e0      	b.n	801bcfa <_printf_float+0x196>
 801bd38:	6823      	ldr	r3, [r4, #0]
 801bd3a:	055a      	lsls	r2, r3, #21
 801bd3c:	d407      	bmi.n	801bd4e <_printf_float+0x1ea>
 801bd3e:	6923      	ldr	r3, [r4, #16]
 801bd40:	4642      	mov	r2, r8
 801bd42:	4631      	mov	r1, r6
 801bd44:	4628      	mov	r0, r5
 801bd46:	47b8      	blx	r7
 801bd48:	3001      	adds	r0, #1
 801bd4a:	d12b      	bne.n	801bda4 <_printf_float+0x240>
 801bd4c:	e765      	b.n	801bc1a <_printf_float+0xb6>
 801bd4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801bd52:	f240 80dd 	bls.w	801bf10 <_printf_float+0x3ac>
 801bd56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801bd5a:	2200      	movs	r2, #0
 801bd5c:	2300      	movs	r3, #0
 801bd5e:	f7e4 fe8b 	bl	8000a78 <__aeabi_dcmpeq>
 801bd62:	2800      	cmp	r0, #0
 801bd64:	d033      	beq.n	801bdce <_printf_float+0x26a>
 801bd66:	4a37      	ldr	r2, [pc, #220]	@ (801be44 <_printf_float+0x2e0>)
 801bd68:	2301      	movs	r3, #1
 801bd6a:	4631      	mov	r1, r6
 801bd6c:	4628      	mov	r0, r5
 801bd6e:	47b8      	blx	r7
 801bd70:	3001      	adds	r0, #1
 801bd72:	f43f af52 	beq.w	801bc1a <_printf_float+0xb6>
 801bd76:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 801bd7a:	4543      	cmp	r3, r8
 801bd7c:	db02      	blt.n	801bd84 <_printf_float+0x220>
 801bd7e:	6823      	ldr	r3, [r4, #0]
 801bd80:	07d8      	lsls	r0, r3, #31
 801bd82:	d50f      	bpl.n	801bda4 <_printf_float+0x240>
 801bd84:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bd88:	4631      	mov	r1, r6
 801bd8a:	4628      	mov	r0, r5
 801bd8c:	47b8      	blx	r7
 801bd8e:	3001      	adds	r0, #1
 801bd90:	f43f af43 	beq.w	801bc1a <_printf_float+0xb6>
 801bd94:	f04f 0900 	mov.w	r9, #0
 801bd98:	f108 38ff 	add.w	r8, r8, #4294967295
 801bd9c:	f104 0a1a 	add.w	sl, r4, #26
 801bda0:	45c8      	cmp	r8, r9
 801bda2:	dc09      	bgt.n	801bdb8 <_printf_float+0x254>
 801bda4:	6823      	ldr	r3, [r4, #0]
 801bda6:	079b      	lsls	r3, r3, #30
 801bda8:	f100 8103 	bmi.w	801bfb2 <_printf_float+0x44e>
 801bdac:	68e0      	ldr	r0, [r4, #12]
 801bdae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bdb0:	4298      	cmp	r0, r3
 801bdb2:	bfb8      	it	lt
 801bdb4:	4618      	movlt	r0, r3
 801bdb6:	e732      	b.n	801bc1e <_printf_float+0xba>
 801bdb8:	2301      	movs	r3, #1
 801bdba:	4652      	mov	r2, sl
 801bdbc:	4631      	mov	r1, r6
 801bdbe:	4628      	mov	r0, r5
 801bdc0:	47b8      	blx	r7
 801bdc2:	3001      	adds	r0, #1
 801bdc4:	f43f af29 	beq.w	801bc1a <_printf_float+0xb6>
 801bdc8:	f109 0901 	add.w	r9, r9, #1
 801bdcc:	e7e8      	b.n	801bda0 <_printf_float+0x23c>
 801bdce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bdd0:	2b00      	cmp	r3, #0
 801bdd2:	dc39      	bgt.n	801be48 <_printf_float+0x2e4>
 801bdd4:	4a1b      	ldr	r2, [pc, #108]	@ (801be44 <_printf_float+0x2e0>)
 801bdd6:	2301      	movs	r3, #1
 801bdd8:	4631      	mov	r1, r6
 801bdda:	4628      	mov	r0, r5
 801bddc:	47b8      	blx	r7
 801bdde:	3001      	adds	r0, #1
 801bde0:	f43f af1b 	beq.w	801bc1a <_printf_float+0xb6>
 801bde4:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 801bde8:	ea59 0303 	orrs.w	r3, r9, r3
 801bdec:	d102      	bne.n	801bdf4 <_printf_float+0x290>
 801bdee:	6823      	ldr	r3, [r4, #0]
 801bdf0:	07d9      	lsls	r1, r3, #31
 801bdf2:	d5d7      	bpl.n	801bda4 <_printf_float+0x240>
 801bdf4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bdf8:	4631      	mov	r1, r6
 801bdfa:	4628      	mov	r0, r5
 801bdfc:	47b8      	blx	r7
 801bdfe:	3001      	adds	r0, #1
 801be00:	f43f af0b 	beq.w	801bc1a <_printf_float+0xb6>
 801be04:	f04f 0a00 	mov.w	sl, #0
 801be08:	f104 0b1a 	add.w	fp, r4, #26
 801be0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801be0e:	425b      	negs	r3, r3
 801be10:	4553      	cmp	r3, sl
 801be12:	dc01      	bgt.n	801be18 <_printf_float+0x2b4>
 801be14:	464b      	mov	r3, r9
 801be16:	e793      	b.n	801bd40 <_printf_float+0x1dc>
 801be18:	2301      	movs	r3, #1
 801be1a:	465a      	mov	r2, fp
 801be1c:	4631      	mov	r1, r6
 801be1e:	4628      	mov	r0, r5
 801be20:	47b8      	blx	r7
 801be22:	3001      	adds	r0, #1
 801be24:	f43f aef9 	beq.w	801bc1a <_printf_float+0xb6>
 801be28:	f10a 0a01 	add.w	sl, sl, #1
 801be2c:	e7ee      	b.n	801be0c <_printf_float+0x2a8>
 801be2e:	bf00      	nop
 801be30:	7fefffff 	.word	0x7fefffff
 801be34:	0801f42c 	.word	0x0801f42c
 801be38:	0801f428 	.word	0x0801f428
 801be3c:	0801f434 	.word	0x0801f434
 801be40:	0801f430 	.word	0x0801f430
 801be44:	0801f438 	.word	0x0801f438
 801be48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801be4a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 801be4e:	4553      	cmp	r3, sl
 801be50:	bfa8      	it	ge
 801be52:	4653      	movge	r3, sl
 801be54:	2b00      	cmp	r3, #0
 801be56:	4699      	mov	r9, r3
 801be58:	dc36      	bgt.n	801bec8 <_printf_float+0x364>
 801be5a:	f04f 0b00 	mov.w	fp, #0
 801be5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801be62:	f104 021a 	add.w	r2, r4, #26
 801be66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801be68:	930a      	str	r3, [sp, #40]	@ 0x28
 801be6a:	eba3 0309 	sub.w	r3, r3, r9
 801be6e:	455b      	cmp	r3, fp
 801be70:	dc31      	bgt.n	801bed6 <_printf_float+0x372>
 801be72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801be74:	459a      	cmp	sl, r3
 801be76:	dc3a      	bgt.n	801beee <_printf_float+0x38a>
 801be78:	6823      	ldr	r3, [r4, #0]
 801be7a:	07da      	lsls	r2, r3, #31
 801be7c:	d437      	bmi.n	801beee <_printf_float+0x38a>
 801be7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801be80:	ebaa 0903 	sub.w	r9, sl, r3
 801be84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801be86:	ebaa 0303 	sub.w	r3, sl, r3
 801be8a:	4599      	cmp	r9, r3
 801be8c:	bfa8      	it	ge
 801be8e:	4699      	movge	r9, r3
 801be90:	f1b9 0f00 	cmp.w	r9, #0
 801be94:	dc33      	bgt.n	801befe <_printf_float+0x39a>
 801be96:	f04f 0800 	mov.w	r8, #0
 801be9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801be9e:	f104 0b1a 	add.w	fp, r4, #26
 801bea2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bea4:	ebaa 0303 	sub.w	r3, sl, r3
 801bea8:	eba3 0309 	sub.w	r3, r3, r9
 801beac:	4543      	cmp	r3, r8
 801beae:	f77f af79 	ble.w	801bda4 <_printf_float+0x240>
 801beb2:	2301      	movs	r3, #1
 801beb4:	465a      	mov	r2, fp
 801beb6:	4631      	mov	r1, r6
 801beb8:	4628      	mov	r0, r5
 801beba:	47b8      	blx	r7
 801bebc:	3001      	adds	r0, #1
 801bebe:	f43f aeac 	beq.w	801bc1a <_printf_float+0xb6>
 801bec2:	f108 0801 	add.w	r8, r8, #1
 801bec6:	e7ec      	b.n	801bea2 <_printf_float+0x33e>
 801bec8:	4642      	mov	r2, r8
 801beca:	4631      	mov	r1, r6
 801becc:	4628      	mov	r0, r5
 801bece:	47b8      	blx	r7
 801bed0:	3001      	adds	r0, #1
 801bed2:	d1c2      	bne.n	801be5a <_printf_float+0x2f6>
 801bed4:	e6a1      	b.n	801bc1a <_printf_float+0xb6>
 801bed6:	2301      	movs	r3, #1
 801bed8:	4631      	mov	r1, r6
 801beda:	4628      	mov	r0, r5
 801bedc:	920a      	str	r2, [sp, #40]	@ 0x28
 801bede:	47b8      	blx	r7
 801bee0:	3001      	adds	r0, #1
 801bee2:	f43f ae9a 	beq.w	801bc1a <_printf_float+0xb6>
 801bee6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801bee8:	f10b 0b01 	add.w	fp, fp, #1
 801beec:	e7bb      	b.n	801be66 <_printf_float+0x302>
 801beee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bef2:	4631      	mov	r1, r6
 801bef4:	4628      	mov	r0, r5
 801bef6:	47b8      	blx	r7
 801bef8:	3001      	adds	r0, #1
 801befa:	d1c0      	bne.n	801be7e <_printf_float+0x31a>
 801befc:	e68d      	b.n	801bc1a <_printf_float+0xb6>
 801befe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801bf00:	464b      	mov	r3, r9
 801bf02:	4442      	add	r2, r8
 801bf04:	4631      	mov	r1, r6
 801bf06:	4628      	mov	r0, r5
 801bf08:	47b8      	blx	r7
 801bf0a:	3001      	adds	r0, #1
 801bf0c:	d1c3      	bne.n	801be96 <_printf_float+0x332>
 801bf0e:	e684      	b.n	801bc1a <_printf_float+0xb6>
 801bf10:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 801bf14:	f1ba 0f01 	cmp.w	sl, #1
 801bf18:	dc01      	bgt.n	801bf1e <_printf_float+0x3ba>
 801bf1a:	07db      	lsls	r3, r3, #31
 801bf1c:	d536      	bpl.n	801bf8c <_printf_float+0x428>
 801bf1e:	2301      	movs	r3, #1
 801bf20:	4642      	mov	r2, r8
 801bf22:	4631      	mov	r1, r6
 801bf24:	4628      	mov	r0, r5
 801bf26:	47b8      	blx	r7
 801bf28:	3001      	adds	r0, #1
 801bf2a:	f43f ae76 	beq.w	801bc1a <_printf_float+0xb6>
 801bf2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bf32:	4631      	mov	r1, r6
 801bf34:	4628      	mov	r0, r5
 801bf36:	47b8      	blx	r7
 801bf38:	3001      	adds	r0, #1
 801bf3a:	f43f ae6e 	beq.w	801bc1a <_printf_float+0xb6>
 801bf3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801bf42:	2200      	movs	r2, #0
 801bf44:	2300      	movs	r3, #0
 801bf46:	f10a 3aff 	add.w	sl, sl, #4294967295
 801bf4a:	f7e4 fd95 	bl	8000a78 <__aeabi_dcmpeq>
 801bf4e:	b9c0      	cbnz	r0, 801bf82 <_printf_float+0x41e>
 801bf50:	4653      	mov	r3, sl
 801bf52:	f108 0201 	add.w	r2, r8, #1
 801bf56:	4631      	mov	r1, r6
 801bf58:	4628      	mov	r0, r5
 801bf5a:	47b8      	blx	r7
 801bf5c:	3001      	adds	r0, #1
 801bf5e:	d10c      	bne.n	801bf7a <_printf_float+0x416>
 801bf60:	e65b      	b.n	801bc1a <_printf_float+0xb6>
 801bf62:	2301      	movs	r3, #1
 801bf64:	465a      	mov	r2, fp
 801bf66:	4631      	mov	r1, r6
 801bf68:	4628      	mov	r0, r5
 801bf6a:	47b8      	blx	r7
 801bf6c:	3001      	adds	r0, #1
 801bf6e:	f43f ae54 	beq.w	801bc1a <_printf_float+0xb6>
 801bf72:	f108 0801 	add.w	r8, r8, #1
 801bf76:	45d0      	cmp	r8, sl
 801bf78:	dbf3      	blt.n	801bf62 <_printf_float+0x3fe>
 801bf7a:	464b      	mov	r3, r9
 801bf7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801bf80:	e6df      	b.n	801bd42 <_printf_float+0x1de>
 801bf82:	f04f 0800 	mov.w	r8, #0
 801bf86:	f104 0b1a 	add.w	fp, r4, #26
 801bf8a:	e7f4      	b.n	801bf76 <_printf_float+0x412>
 801bf8c:	2301      	movs	r3, #1
 801bf8e:	4642      	mov	r2, r8
 801bf90:	e7e1      	b.n	801bf56 <_printf_float+0x3f2>
 801bf92:	2301      	movs	r3, #1
 801bf94:	464a      	mov	r2, r9
 801bf96:	4631      	mov	r1, r6
 801bf98:	4628      	mov	r0, r5
 801bf9a:	47b8      	blx	r7
 801bf9c:	3001      	adds	r0, #1
 801bf9e:	f43f ae3c 	beq.w	801bc1a <_printf_float+0xb6>
 801bfa2:	f108 0801 	add.w	r8, r8, #1
 801bfa6:	68e3      	ldr	r3, [r4, #12]
 801bfa8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801bfaa:	1a5b      	subs	r3, r3, r1
 801bfac:	4543      	cmp	r3, r8
 801bfae:	dcf0      	bgt.n	801bf92 <_printf_float+0x42e>
 801bfb0:	e6fc      	b.n	801bdac <_printf_float+0x248>
 801bfb2:	f04f 0800 	mov.w	r8, #0
 801bfb6:	f104 0919 	add.w	r9, r4, #25
 801bfba:	e7f4      	b.n	801bfa6 <_printf_float+0x442>

0801bfbc <_printf_common>:
 801bfbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bfc0:	4616      	mov	r6, r2
 801bfc2:	4698      	mov	r8, r3
 801bfc4:	688a      	ldr	r2, [r1, #8]
 801bfc6:	690b      	ldr	r3, [r1, #16]
 801bfc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801bfcc:	4293      	cmp	r3, r2
 801bfce:	bfb8      	it	lt
 801bfd0:	4613      	movlt	r3, r2
 801bfd2:	6033      	str	r3, [r6, #0]
 801bfd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801bfd8:	4607      	mov	r7, r0
 801bfda:	460c      	mov	r4, r1
 801bfdc:	b10a      	cbz	r2, 801bfe2 <_printf_common+0x26>
 801bfde:	3301      	adds	r3, #1
 801bfe0:	6033      	str	r3, [r6, #0]
 801bfe2:	6823      	ldr	r3, [r4, #0]
 801bfe4:	0699      	lsls	r1, r3, #26
 801bfe6:	bf42      	ittt	mi
 801bfe8:	6833      	ldrmi	r3, [r6, #0]
 801bfea:	3302      	addmi	r3, #2
 801bfec:	6033      	strmi	r3, [r6, #0]
 801bfee:	6825      	ldr	r5, [r4, #0]
 801bff0:	f015 0506 	ands.w	r5, r5, #6
 801bff4:	d106      	bne.n	801c004 <_printf_common+0x48>
 801bff6:	f104 0a19 	add.w	sl, r4, #25
 801bffa:	68e3      	ldr	r3, [r4, #12]
 801bffc:	6832      	ldr	r2, [r6, #0]
 801bffe:	1a9b      	subs	r3, r3, r2
 801c000:	42ab      	cmp	r3, r5
 801c002:	dc26      	bgt.n	801c052 <_printf_common+0x96>
 801c004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c008:	6822      	ldr	r2, [r4, #0]
 801c00a:	3b00      	subs	r3, #0
 801c00c:	bf18      	it	ne
 801c00e:	2301      	movne	r3, #1
 801c010:	0692      	lsls	r2, r2, #26
 801c012:	d42b      	bmi.n	801c06c <_printf_common+0xb0>
 801c014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c018:	4641      	mov	r1, r8
 801c01a:	4638      	mov	r0, r7
 801c01c:	47c8      	blx	r9
 801c01e:	3001      	adds	r0, #1
 801c020:	d01e      	beq.n	801c060 <_printf_common+0xa4>
 801c022:	6823      	ldr	r3, [r4, #0]
 801c024:	6922      	ldr	r2, [r4, #16]
 801c026:	f003 0306 	and.w	r3, r3, #6
 801c02a:	2b04      	cmp	r3, #4
 801c02c:	bf02      	ittt	eq
 801c02e:	68e5      	ldreq	r5, [r4, #12]
 801c030:	6833      	ldreq	r3, [r6, #0]
 801c032:	1aed      	subeq	r5, r5, r3
 801c034:	68a3      	ldr	r3, [r4, #8]
 801c036:	bf0c      	ite	eq
 801c038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c03c:	2500      	movne	r5, #0
 801c03e:	4293      	cmp	r3, r2
 801c040:	bfc4      	itt	gt
 801c042:	1a9b      	subgt	r3, r3, r2
 801c044:	18ed      	addgt	r5, r5, r3
 801c046:	2600      	movs	r6, #0
 801c048:	341a      	adds	r4, #26
 801c04a:	42b5      	cmp	r5, r6
 801c04c:	d11a      	bne.n	801c084 <_printf_common+0xc8>
 801c04e:	2000      	movs	r0, #0
 801c050:	e008      	b.n	801c064 <_printf_common+0xa8>
 801c052:	2301      	movs	r3, #1
 801c054:	4652      	mov	r2, sl
 801c056:	4641      	mov	r1, r8
 801c058:	4638      	mov	r0, r7
 801c05a:	47c8      	blx	r9
 801c05c:	3001      	adds	r0, #1
 801c05e:	d103      	bne.n	801c068 <_printf_common+0xac>
 801c060:	f04f 30ff 	mov.w	r0, #4294967295
 801c064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c068:	3501      	adds	r5, #1
 801c06a:	e7c6      	b.n	801bffa <_printf_common+0x3e>
 801c06c:	18e1      	adds	r1, r4, r3
 801c06e:	1c5a      	adds	r2, r3, #1
 801c070:	2030      	movs	r0, #48	@ 0x30
 801c072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801c076:	4422      	add	r2, r4
 801c078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801c07c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801c080:	3302      	adds	r3, #2
 801c082:	e7c7      	b.n	801c014 <_printf_common+0x58>
 801c084:	2301      	movs	r3, #1
 801c086:	4622      	mov	r2, r4
 801c088:	4641      	mov	r1, r8
 801c08a:	4638      	mov	r0, r7
 801c08c:	47c8      	blx	r9
 801c08e:	3001      	adds	r0, #1
 801c090:	d0e6      	beq.n	801c060 <_printf_common+0xa4>
 801c092:	3601      	adds	r6, #1
 801c094:	e7d9      	b.n	801c04a <_printf_common+0x8e>
	...

0801c098 <_printf_i>:
 801c098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c09c:	7e0f      	ldrb	r7, [r1, #24]
 801c09e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c0a0:	2f78      	cmp	r7, #120	@ 0x78
 801c0a2:	4691      	mov	r9, r2
 801c0a4:	4680      	mov	r8, r0
 801c0a6:	460c      	mov	r4, r1
 801c0a8:	469a      	mov	sl, r3
 801c0aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801c0ae:	d807      	bhi.n	801c0c0 <_printf_i+0x28>
 801c0b0:	2f62      	cmp	r7, #98	@ 0x62
 801c0b2:	d80a      	bhi.n	801c0ca <_printf_i+0x32>
 801c0b4:	2f00      	cmp	r7, #0
 801c0b6:	f000 80d1 	beq.w	801c25c <_printf_i+0x1c4>
 801c0ba:	2f58      	cmp	r7, #88	@ 0x58
 801c0bc:	f000 80b8 	beq.w	801c230 <_printf_i+0x198>
 801c0c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c0c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801c0c8:	e03a      	b.n	801c140 <_printf_i+0xa8>
 801c0ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801c0ce:	2b15      	cmp	r3, #21
 801c0d0:	d8f6      	bhi.n	801c0c0 <_printf_i+0x28>
 801c0d2:	a101      	add	r1, pc, #4	@ (adr r1, 801c0d8 <_printf_i+0x40>)
 801c0d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c0d8:	0801c131 	.word	0x0801c131
 801c0dc:	0801c145 	.word	0x0801c145
 801c0e0:	0801c0c1 	.word	0x0801c0c1
 801c0e4:	0801c0c1 	.word	0x0801c0c1
 801c0e8:	0801c0c1 	.word	0x0801c0c1
 801c0ec:	0801c0c1 	.word	0x0801c0c1
 801c0f0:	0801c145 	.word	0x0801c145
 801c0f4:	0801c0c1 	.word	0x0801c0c1
 801c0f8:	0801c0c1 	.word	0x0801c0c1
 801c0fc:	0801c0c1 	.word	0x0801c0c1
 801c100:	0801c0c1 	.word	0x0801c0c1
 801c104:	0801c243 	.word	0x0801c243
 801c108:	0801c16f 	.word	0x0801c16f
 801c10c:	0801c1fd 	.word	0x0801c1fd
 801c110:	0801c0c1 	.word	0x0801c0c1
 801c114:	0801c0c1 	.word	0x0801c0c1
 801c118:	0801c265 	.word	0x0801c265
 801c11c:	0801c0c1 	.word	0x0801c0c1
 801c120:	0801c16f 	.word	0x0801c16f
 801c124:	0801c0c1 	.word	0x0801c0c1
 801c128:	0801c0c1 	.word	0x0801c0c1
 801c12c:	0801c205 	.word	0x0801c205
 801c130:	6833      	ldr	r3, [r6, #0]
 801c132:	1d1a      	adds	r2, r3, #4
 801c134:	681b      	ldr	r3, [r3, #0]
 801c136:	6032      	str	r2, [r6, #0]
 801c138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c13c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801c140:	2301      	movs	r3, #1
 801c142:	e09c      	b.n	801c27e <_printf_i+0x1e6>
 801c144:	6833      	ldr	r3, [r6, #0]
 801c146:	6820      	ldr	r0, [r4, #0]
 801c148:	1d19      	adds	r1, r3, #4
 801c14a:	6031      	str	r1, [r6, #0]
 801c14c:	0606      	lsls	r6, r0, #24
 801c14e:	d501      	bpl.n	801c154 <_printf_i+0xbc>
 801c150:	681d      	ldr	r5, [r3, #0]
 801c152:	e003      	b.n	801c15c <_printf_i+0xc4>
 801c154:	0645      	lsls	r5, r0, #25
 801c156:	d5fb      	bpl.n	801c150 <_printf_i+0xb8>
 801c158:	f9b3 5000 	ldrsh.w	r5, [r3]
 801c15c:	2d00      	cmp	r5, #0
 801c15e:	da03      	bge.n	801c168 <_printf_i+0xd0>
 801c160:	232d      	movs	r3, #45	@ 0x2d
 801c162:	426d      	negs	r5, r5
 801c164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c168:	4858      	ldr	r0, [pc, #352]	@ (801c2cc <_printf_i+0x234>)
 801c16a:	230a      	movs	r3, #10
 801c16c:	e011      	b.n	801c192 <_printf_i+0xfa>
 801c16e:	6821      	ldr	r1, [r4, #0]
 801c170:	6833      	ldr	r3, [r6, #0]
 801c172:	0608      	lsls	r0, r1, #24
 801c174:	f853 5b04 	ldr.w	r5, [r3], #4
 801c178:	d402      	bmi.n	801c180 <_printf_i+0xe8>
 801c17a:	0649      	lsls	r1, r1, #25
 801c17c:	bf48      	it	mi
 801c17e:	b2ad      	uxthmi	r5, r5
 801c180:	2f6f      	cmp	r7, #111	@ 0x6f
 801c182:	4852      	ldr	r0, [pc, #328]	@ (801c2cc <_printf_i+0x234>)
 801c184:	6033      	str	r3, [r6, #0]
 801c186:	bf14      	ite	ne
 801c188:	230a      	movne	r3, #10
 801c18a:	2308      	moveq	r3, #8
 801c18c:	2100      	movs	r1, #0
 801c18e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801c192:	6866      	ldr	r6, [r4, #4]
 801c194:	60a6      	str	r6, [r4, #8]
 801c196:	2e00      	cmp	r6, #0
 801c198:	db05      	blt.n	801c1a6 <_printf_i+0x10e>
 801c19a:	6821      	ldr	r1, [r4, #0]
 801c19c:	432e      	orrs	r6, r5
 801c19e:	f021 0104 	bic.w	r1, r1, #4
 801c1a2:	6021      	str	r1, [r4, #0]
 801c1a4:	d04b      	beq.n	801c23e <_printf_i+0x1a6>
 801c1a6:	4616      	mov	r6, r2
 801c1a8:	fbb5 f1f3 	udiv	r1, r5, r3
 801c1ac:	fb03 5711 	mls	r7, r3, r1, r5
 801c1b0:	5dc7      	ldrb	r7, [r0, r7]
 801c1b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c1b6:	462f      	mov	r7, r5
 801c1b8:	42bb      	cmp	r3, r7
 801c1ba:	460d      	mov	r5, r1
 801c1bc:	d9f4      	bls.n	801c1a8 <_printf_i+0x110>
 801c1be:	2b08      	cmp	r3, #8
 801c1c0:	d10b      	bne.n	801c1da <_printf_i+0x142>
 801c1c2:	6823      	ldr	r3, [r4, #0]
 801c1c4:	07df      	lsls	r7, r3, #31
 801c1c6:	d508      	bpl.n	801c1da <_printf_i+0x142>
 801c1c8:	6923      	ldr	r3, [r4, #16]
 801c1ca:	6861      	ldr	r1, [r4, #4]
 801c1cc:	4299      	cmp	r1, r3
 801c1ce:	bfde      	ittt	le
 801c1d0:	2330      	movle	r3, #48	@ 0x30
 801c1d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c1d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801c1da:	1b92      	subs	r2, r2, r6
 801c1dc:	6122      	str	r2, [r4, #16]
 801c1de:	f8cd a000 	str.w	sl, [sp]
 801c1e2:	464b      	mov	r3, r9
 801c1e4:	aa03      	add	r2, sp, #12
 801c1e6:	4621      	mov	r1, r4
 801c1e8:	4640      	mov	r0, r8
 801c1ea:	f7ff fee7 	bl	801bfbc <_printf_common>
 801c1ee:	3001      	adds	r0, #1
 801c1f0:	d14a      	bne.n	801c288 <_printf_i+0x1f0>
 801c1f2:	f04f 30ff 	mov.w	r0, #4294967295
 801c1f6:	b004      	add	sp, #16
 801c1f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c1fc:	6823      	ldr	r3, [r4, #0]
 801c1fe:	f043 0320 	orr.w	r3, r3, #32
 801c202:	6023      	str	r3, [r4, #0]
 801c204:	4832      	ldr	r0, [pc, #200]	@ (801c2d0 <_printf_i+0x238>)
 801c206:	2778      	movs	r7, #120	@ 0x78
 801c208:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801c20c:	6823      	ldr	r3, [r4, #0]
 801c20e:	6831      	ldr	r1, [r6, #0]
 801c210:	061f      	lsls	r7, r3, #24
 801c212:	f851 5b04 	ldr.w	r5, [r1], #4
 801c216:	d402      	bmi.n	801c21e <_printf_i+0x186>
 801c218:	065f      	lsls	r7, r3, #25
 801c21a:	bf48      	it	mi
 801c21c:	b2ad      	uxthmi	r5, r5
 801c21e:	6031      	str	r1, [r6, #0]
 801c220:	07d9      	lsls	r1, r3, #31
 801c222:	bf44      	itt	mi
 801c224:	f043 0320 	orrmi.w	r3, r3, #32
 801c228:	6023      	strmi	r3, [r4, #0]
 801c22a:	b11d      	cbz	r5, 801c234 <_printf_i+0x19c>
 801c22c:	2310      	movs	r3, #16
 801c22e:	e7ad      	b.n	801c18c <_printf_i+0xf4>
 801c230:	4826      	ldr	r0, [pc, #152]	@ (801c2cc <_printf_i+0x234>)
 801c232:	e7e9      	b.n	801c208 <_printf_i+0x170>
 801c234:	6823      	ldr	r3, [r4, #0]
 801c236:	f023 0320 	bic.w	r3, r3, #32
 801c23a:	6023      	str	r3, [r4, #0]
 801c23c:	e7f6      	b.n	801c22c <_printf_i+0x194>
 801c23e:	4616      	mov	r6, r2
 801c240:	e7bd      	b.n	801c1be <_printf_i+0x126>
 801c242:	6833      	ldr	r3, [r6, #0]
 801c244:	6825      	ldr	r5, [r4, #0]
 801c246:	6961      	ldr	r1, [r4, #20]
 801c248:	1d18      	adds	r0, r3, #4
 801c24a:	6030      	str	r0, [r6, #0]
 801c24c:	062e      	lsls	r6, r5, #24
 801c24e:	681b      	ldr	r3, [r3, #0]
 801c250:	d501      	bpl.n	801c256 <_printf_i+0x1be>
 801c252:	6019      	str	r1, [r3, #0]
 801c254:	e002      	b.n	801c25c <_printf_i+0x1c4>
 801c256:	0668      	lsls	r0, r5, #25
 801c258:	d5fb      	bpl.n	801c252 <_printf_i+0x1ba>
 801c25a:	8019      	strh	r1, [r3, #0]
 801c25c:	2300      	movs	r3, #0
 801c25e:	6123      	str	r3, [r4, #16]
 801c260:	4616      	mov	r6, r2
 801c262:	e7bc      	b.n	801c1de <_printf_i+0x146>
 801c264:	6833      	ldr	r3, [r6, #0]
 801c266:	1d1a      	adds	r2, r3, #4
 801c268:	6032      	str	r2, [r6, #0]
 801c26a:	681e      	ldr	r6, [r3, #0]
 801c26c:	6862      	ldr	r2, [r4, #4]
 801c26e:	2100      	movs	r1, #0
 801c270:	4630      	mov	r0, r6
 801c272:	f7e3 ff85 	bl	8000180 <memchr>
 801c276:	b108      	cbz	r0, 801c27c <_printf_i+0x1e4>
 801c278:	1b80      	subs	r0, r0, r6
 801c27a:	6060      	str	r0, [r4, #4]
 801c27c:	6863      	ldr	r3, [r4, #4]
 801c27e:	6123      	str	r3, [r4, #16]
 801c280:	2300      	movs	r3, #0
 801c282:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c286:	e7aa      	b.n	801c1de <_printf_i+0x146>
 801c288:	6923      	ldr	r3, [r4, #16]
 801c28a:	4632      	mov	r2, r6
 801c28c:	4649      	mov	r1, r9
 801c28e:	4640      	mov	r0, r8
 801c290:	47d0      	blx	sl
 801c292:	3001      	adds	r0, #1
 801c294:	d0ad      	beq.n	801c1f2 <_printf_i+0x15a>
 801c296:	6823      	ldr	r3, [r4, #0]
 801c298:	079b      	lsls	r3, r3, #30
 801c29a:	d413      	bmi.n	801c2c4 <_printf_i+0x22c>
 801c29c:	68e0      	ldr	r0, [r4, #12]
 801c29e:	9b03      	ldr	r3, [sp, #12]
 801c2a0:	4298      	cmp	r0, r3
 801c2a2:	bfb8      	it	lt
 801c2a4:	4618      	movlt	r0, r3
 801c2a6:	e7a6      	b.n	801c1f6 <_printf_i+0x15e>
 801c2a8:	2301      	movs	r3, #1
 801c2aa:	4632      	mov	r2, r6
 801c2ac:	4649      	mov	r1, r9
 801c2ae:	4640      	mov	r0, r8
 801c2b0:	47d0      	blx	sl
 801c2b2:	3001      	adds	r0, #1
 801c2b4:	d09d      	beq.n	801c1f2 <_printf_i+0x15a>
 801c2b6:	3501      	adds	r5, #1
 801c2b8:	68e3      	ldr	r3, [r4, #12]
 801c2ba:	9903      	ldr	r1, [sp, #12]
 801c2bc:	1a5b      	subs	r3, r3, r1
 801c2be:	42ab      	cmp	r3, r5
 801c2c0:	dcf2      	bgt.n	801c2a8 <_printf_i+0x210>
 801c2c2:	e7eb      	b.n	801c29c <_printf_i+0x204>
 801c2c4:	2500      	movs	r5, #0
 801c2c6:	f104 0619 	add.w	r6, r4, #25
 801c2ca:	e7f5      	b.n	801c2b8 <_printf_i+0x220>
 801c2cc:	0801f43a 	.word	0x0801f43a
 801c2d0:	0801f44b 	.word	0x0801f44b

0801c2d4 <std>:
 801c2d4:	2300      	movs	r3, #0
 801c2d6:	b510      	push	{r4, lr}
 801c2d8:	4604      	mov	r4, r0
 801c2da:	e9c0 3300 	strd	r3, r3, [r0]
 801c2de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c2e2:	6083      	str	r3, [r0, #8]
 801c2e4:	8181      	strh	r1, [r0, #12]
 801c2e6:	6643      	str	r3, [r0, #100]	@ 0x64
 801c2e8:	81c2      	strh	r2, [r0, #14]
 801c2ea:	6183      	str	r3, [r0, #24]
 801c2ec:	4619      	mov	r1, r3
 801c2ee:	2208      	movs	r2, #8
 801c2f0:	305c      	adds	r0, #92	@ 0x5c
 801c2f2:	f000 f8f4 	bl	801c4de <memset>
 801c2f6:	4b0d      	ldr	r3, [pc, #52]	@ (801c32c <std+0x58>)
 801c2f8:	6263      	str	r3, [r4, #36]	@ 0x24
 801c2fa:	4b0d      	ldr	r3, [pc, #52]	@ (801c330 <std+0x5c>)
 801c2fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c2fe:	4b0d      	ldr	r3, [pc, #52]	@ (801c334 <std+0x60>)
 801c300:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c302:	4b0d      	ldr	r3, [pc, #52]	@ (801c338 <std+0x64>)
 801c304:	6323      	str	r3, [r4, #48]	@ 0x30
 801c306:	4b0d      	ldr	r3, [pc, #52]	@ (801c33c <std+0x68>)
 801c308:	6224      	str	r4, [r4, #32]
 801c30a:	429c      	cmp	r4, r3
 801c30c:	d006      	beq.n	801c31c <std+0x48>
 801c30e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c312:	4294      	cmp	r4, r2
 801c314:	d002      	beq.n	801c31c <std+0x48>
 801c316:	33d0      	adds	r3, #208	@ 0xd0
 801c318:	429c      	cmp	r4, r3
 801c31a:	d105      	bne.n	801c328 <std+0x54>
 801c31c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c324:	f000 b958 	b.w	801c5d8 <__retarget_lock_init_recursive>
 801c328:	bd10      	pop	{r4, pc}
 801c32a:	bf00      	nop
 801c32c:	0801c459 	.word	0x0801c459
 801c330:	0801c47b 	.word	0x0801c47b
 801c334:	0801c4b3 	.word	0x0801c4b3
 801c338:	0801c4d7 	.word	0x0801c4d7
 801c33c:	200023b0 	.word	0x200023b0

0801c340 <stdio_exit_handler>:
 801c340:	4a02      	ldr	r2, [pc, #8]	@ (801c34c <stdio_exit_handler+0xc>)
 801c342:	4903      	ldr	r1, [pc, #12]	@ (801c350 <stdio_exit_handler+0x10>)
 801c344:	4803      	ldr	r0, [pc, #12]	@ (801c354 <stdio_exit_handler+0x14>)
 801c346:	f000 b869 	b.w	801c41c <_fwalk_sglue>
 801c34a:	bf00      	nop
 801c34c:	20000140 	.word	0x20000140
 801c350:	0801dc81 	.word	0x0801dc81
 801c354:	20000150 	.word	0x20000150

0801c358 <cleanup_stdio>:
 801c358:	6841      	ldr	r1, [r0, #4]
 801c35a:	4b0c      	ldr	r3, [pc, #48]	@ (801c38c <cleanup_stdio+0x34>)
 801c35c:	4299      	cmp	r1, r3
 801c35e:	b510      	push	{r4, lr}
 801c360:	4604      	mov	r4, r0
 801c362:	d001      	beq.n	801c368 <cleanup_stdio+0x10>
 801c364:	f001 fc8c 	bl	801dc80 <_fflush_r>
 801c368:	68a1      	ldr	r1, [r4, #8]
 801c36a:	4b09      	ldr	r3, [pc, #36]	@ (801c390 <cleanup_stdio+0x38>)
 801c36c:	4299      	cmp	r1, r3
 801c36e:	d002      	beq.n	801c376 <cleanup_stdio+0x1e>
 801c370:	4620      	mov	r0, r4
 801c372:	f001 fc85 	bl	801dc80 <_fflush_r>
 801c376:	68e1      	ldr	r1, [r4, #12]
 801c378:	4b06      	ldr	r3, [pc, #24]	@ (801c394 <cleanup_stdio+0x3c>)
 801c37a:	4299      	cmp	r1, r3
 801c37c:	d004      	beq.n	801c388 <cleanup_stdio+0x30>
 801c37e:	4620      	mov	r0, r4
 801c380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c384:	f001 bc7c 	b.w	801dc80 <_fflush_r>
 801c388:	bd10      	pop	{r4, pc}
 801c38a:	bf00      	nop
 801c38c:	200023b0 	.word	0x200023b0
 801c390:	20002418 	.word	0x20002418
 801c394:	20002480 	.word	0x20002480

0801c398 <global_stdio_init.part.0>:
 801c398:	b510      	push	{r4, lr}
 801c39a:	4b0b      	ldr	r3, [pc, #44]	@ (801c3c8 <global_stdio_init.part.0+0x30>)
 801c39c:	4c0b      	ldr	r4, [pc, #44]	@ (801c3cc <global_stdio_init.part.0+0x34>)
 801c39e:	4a0c      	ldr	r2, [pc, #48]	@ (801c3d0 <global_stdio_init.part.0+0x38>)
 801c3a0:	601a      	str	r2, [r3, #0]
 801c3a2:	4620      	mov	r0, r4
 801c3a4:	2200      	movs	r2, #0
 801c3a6:	2104      	movs	r1, #4
 801c3a8:	f7ff ff94 	bl	801c2d4 <std>
 801c3ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c3b0:	2201      	movs	r2, #1
 801c3b2:	2109      	movs	r1, #9
 801c3b4:	f7ff ff8e 	bl	801c2d4 <std>
 801c3b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c3bc:	2202      	movs	r2, #2
 801c3be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c3c2:	2112      	movs	r1, #18
 801c3c4:	f7ff bf86 	b.w	801c2d4 <std>
 801c3c8:	200024e8 	.word	0x200024e8
 801c3cc:	200023b0 	.word	0x200023b0
 801c3d0:	0801c341 	.word	0x0801c341

0801c3d4 <__sfp_lock_acquire>:
 801c3d4:	4801      	ldr	r0, [pc, #4]	@ (801c3dc <__sfp_lock_acquire+0x8>)
 801c3d6:	f000 b900 	b.w	801c5da <__retarget_lock_acquire_recursive>
 801c3da:	bf00      	nop
 801c3dc:	200024f1 	.word	0x200024f1

0801c3e0 <__sfp_lock_release>:
 801c3e0:	4801      	ldr	r0, [pc, #4]	@ (801c3e8 <__sfp_lock_release+0x8>)
 801c3e2:	f000 b8fb 	b.w	801c5dc <__retarget_lock_release_recursive>
 801c3e6:	bf00      	nop
 801c3e8:	200024f1 	.word	0x200024f1

0801c3ec <__sinit>:
 801c3ec:	b510      	push	{r4, lr}
 801c3ee:	4604      	mov	r4, r0
 801c3f0:	f7ff fff0 	bl	801c3d4 <__sfp_lock_acquire>
 801c3f4:	6a23      	ldr	r3, [r4, #32]
 801c3f6:	b11b      	cbz	r3, 801c400 <__sinit+0x14>
 801c3f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c3fc:	f7ff bff0 	b.w	801c3e0 <__sfp_lock_release>
 801c400:	4b04      	ldr	r3, [pc, #16]	@ (801c414 <__sinit+0x28>)
 801c402:	6223      	str	r3, [r4, #32]
 801c404:	4b04      	ldr	r3, [pc, #16]	@ (801c418 <__sinit+0x2c>)
 801c406:	681b      	ldr	r3, [r3, #0]
 801c408:	2b00      	cmp	r3, #0
 801c40a:	d1f5      	bne.n	801c3f8 <__sinit+0xc>
 801c40c:	f7ff ffc4 	bl	801c398 <global_stdio_init.part.0>
 801c410:	e7f2      	b.n	801c3f8 <__sinit+0xc>
 801c412:	bf00      	nop
 801c414:	0801c359 	.word	0x0801c359
 801c418:	200024e8 	.word	0x200024e8

0801c41c <_fwalk_sglue>:
 801c41c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c420:	4607      	mov	r7, r0
 801c422:	4688      	mov	r8, r1
 801c424:	4614      	mov	r4, r2
 801c426:	2600      	movs	r6, #0
 801c428:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c42c:	f1b9 0901 	subs.w	r9, r9, #1
 801c430:	d505      	bpl.n	801c43e <_fwalk_sglue+0x22>
 801c432:	6824      	ldr	r4, [r4, #0]
 801c434:	2c00      	cmp	r4, #0
 801c436:	d1f7      	bne.n	801c428 <_fwalk_sglue+0xc>
 801c438:	4630      	mov	r0, r6
 801c43a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c43e:	89ab      	ldrh	r3, [r5, #12]
 801c440:	2b01      	cmp	r3, #1
 801c442:	d907      	bls.n	801c454 <_fwalk_sglue+0x38>
 801c444:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c448:	3301      	adds	r3, #1
 801c44a:	d003      	beq.n	801c454 <_fwalk_sglue+0x38>
 801c44c:	4629      	mov	r1, r5
 801c44e:	4638      	mov	r0, r7
 801c450:	47c0      	blx	r8
 801c452:	4306      	orrs	r6, r0
 801c454:	3568      	adds	r5, #104	@ 0x68
 801c456:	e7e9      	b.n	801c42c <_fwalk_sglue+0x10>

0801c458 <__sread>:
 801c458:	b510      	push	{r4, lr}
 801c45a:	460c      	mov	r4, r1
 801c45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c460:	f000 f86c 	bl	801c53c <_read_r>
 801c464:	2800      	cmp	r0, #0
 801c466:	bfab      	itete	ge
 801c468:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c46a:	89a3      	ldrhlt	r3, [r4, #12]
 801c46c:	181b      	addge	r3, r3, r0
 801c46e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c472:	bfac      	ite	ge
 801c474:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c476:	81a3      	strhlt	r3, [r4, #12]
 801c478:	bd10      	pop	{r4, pc}

0801c47a <__swrite>:
 801c47a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c47e:	461f      	mov	r7, r3
 801c480:	898b      	ldrh	r3, [r1, #12]
 801c482:	05db      	lsls	r3, r3, #23
 801c484:	4605      	mov	r5, r0
 801c486:	460c      	mov	r4, r1
 801c488:	4616      	mov	r6, r2
 801c48a:	d505      	bpl.n	801c498 <__swrite+0x1e>
 801c48c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c490:	2302      	movs	r3, #2
 801c492:	2200      	movs	r2, #0
 801c494:	f000 f840 	bl	801c518 <_lseek_r>
 801c498:	89a3      	ldrh	r3, [r4, #12]
 801c49a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c49e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c4a2:	81a3      	strh	r3, [r4, #12]
 801c4a4:	4632      	mov	r2, r6
 801c4a6:	463b      	mov	r3, r7
 801c4a8:	4628      	mov	r0, r5
 801c4aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c4ae:	f000 b857 	b.w	801c560 <_write_r>

0801c4b2 <__sseek>:
 801c4b2:	b510      	push	{r4, lr}
 801c4b4:	460c      	mov	r4, r1
 801c4b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4ba:	f000 f82d 	bl	801c518 <_lseek_r>
 801c4be:	1c43      	adds	r3, r0, #1
 801c4c0:	89a3      	ldrh	r3, [r4, #12]
 801c4c2:	bf15      	itete	ne
 801c4c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c4c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c4ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c4ce:	81a3      	strheq	r3, [r4, #12]
 801c4d0:	bf18      	it	ne
 801c4d2:	81a3      	strhne	r3, [r4, #12]
 801c4d4:	bd10      	pop	{r4, pc}

0801c4d6 <__sclose>:
 801c4d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4da:	f000 b80d 	b.w	801c4f8 <_close_r>

0801c4de <memset>:
 801c4de:	4402      	add	r2, r0
 801c4e0:	4603      	mov	r3, r0
 801c4e2:	4293      	cmp	r3, r2
 801c4e4:	d100      	bne.n	801c4e8 <memset+0xa>
 801c4e6:	4770      	bx	lr
 801c4e8:	f803 1b01 	strb.w	r1, [r3], #1
 801c4ec:	e7f9      	b.n	801c4e2 <memset+0x4>
	...

0801c4f0 <_localeconv_r>:
 801c4f0:	4800      	ldr	r0, [pc, #0]	@ (801c4f4 <_localeconv_r+0x4>)
 801c4f2:	4770      	bx	lr
 801c4f4:	2000028c 	.word	0x2000028c

0801c4f8 <_close_r>:
 801c4f8:	b538      	push	{r3, r4, r5, lr}
 801c4fa:	4d06      	ldr	r5, [pc, #24]	@ (801c514 <_close_r+0x1c>)
 801c4fc:	2300      	movs	r3, #0
 801c4fe:	4604      	mov	r4, r0
 801c500:	4608      	mov	r0, r1
 801c502:	602b      	str	r3, [r5, #0]
 801c504:	f7e5 ff2a 	bl	800235c <_close>
 801c508:	1c43      	adds	r3, r0, #1
 801c50a:	d102      	bne.n	801c512 <_close_r+0x1a>
 801c50c:	682b      	ldr	r3, [r5, #0]
 801c50e:	b103      	cbz	r3, 801c512 <_close_r+0x1a>
 801c510:	6023      	str	r3, [r4, #0]
 801c512:	bd38      	pop	{r3, r4, r5, pc}
 801c514:	200024ec 	.word	0x200024ec

0801c518 <_lseek_r>:
 801c518:	b538      	push	{r3, r4, r5, lr}
 801c51a:	4d07      	ldr	r5, [pc, #28]	@ (801c538 <_lseek_r+0x20>)
 801c51c:	4604      	mov	r4, r0
 801c51e:	4608      	mov	r0, r1
 801c520:	4611      	mov	r1, r2
 801c522:	2200      	movs	r2, #0
 801c524:	602a      	str	r2, [r5, #0]
 801c526:	461a      	mov	r2, r3
 801c528:	f7e5 ff3c 	bl	80023a4 <_lseek>
 801c52c:	1c43      	adds	r3, r0, #1
 801c52e:	d102      	bne.n	801c536 <_lseek_r+0x1e>
 801c530:	682b      	ldr	r3, [r5, #0]
 801c532:	b103      	cbz	r3, 801c536 <_lseek_r+0x1e>
 801c534:	6023      	str	r3, [r4, #0]
 801c536:	bd38      	pop	{r3, r4, r5, pc}
 801c538:	200024ec 	.word	0x200024ec

0801c53c <_read_r>:
 801c53c:	b538      	push	{r3, r4, r5, lr}
 801c53e:	4d07      	ldr	r5, [pc, #28]	@ (801c55c <_read_r+0x20>)
 801c540:	4604      	mov	r4, r0
 801c542:	4608      	mov	r0, r1
 801c544:	4611      	mov	r1, r2
 801c546:	2200      	movs	r2, #0
 801c548:	602a      	str	r2, [r5, #0]
 801c54a:	461a      	mov	r2, r3
 801c54c:	f7e5 fecd 	bl	80022ea <_read>
 801c550:	1c43      	adds	r3, r0, #1
 801c552:	d102      	bne.n	801c55a <_read_r+0x1e>
 801c554:	682b      	ldr	r3, [r5, #0]
 801c556:	b103      	cbz	r3, 801c55a <_read_r+0x1e>
 801c558:	6023      	str	r3, [r4, #0]
 801c55a:	bd38      	pop	{r3, r4, r5, pc}
 801c55c:	200024ec 	.word	0x200024ec

0801c560 <_write_r>:
 801c560:	b538      	push	{r3, r4, r5, lr}
 801c562:	4d07      	ldr	r5, [pc, #28]	@ (801c580 <_write_r+0x20>)
 801c564:	4604      	mov	r4, r0
 801c566:	4608      	mov	r0, r1
 801c568:	4611      	mov	r1, r2
 801c56a:	2200      	movs	r2, #0
 801c56c:	602a      	str	r2, [r5, #0]
 801c56e:	461a      	mov	r2, r3
 801c570:	f7e5 fed8 	bl	8002324 <_write>
 801c574:	1c43      	adds	r3, r0, #1
 801c576:	d102      	bne.n	801c57e <_write_r+0x1e>
 801c578:	682b      	ldr	r3, [r5, #0]
 801c57a:	b103      	cbz	r3, 801c57e <_write_r+0x1e>
 801c57c:	6023      	str	r3, [r4, #0]
 801c57e:	bd38      	pop	{r3, r4, r5, pc}
 801c580:	200024ec 	.word	0x200024ec

0801c584 <__errno>:
 801c584:	4b01      	ldr	r3, [pc, #4]	@ (801c58c <__errno+0x8>)
 801c586:	6818      	ldr	r0, [r3, #0]
 801c588:	4770      	bx	lr
 801c58a:	bf00      	nop
 801c58c:	2000014c 	.word	0x2000014c

0801c590 <__libc_init_array>:
 801c590:	b570      	push	{r4, r5, r6, lr}
 801c592:	4d0d      	ldr	r5, [pc, #52]	@ (801c5c8 <__libc_init_array+0x38>)
 801c594:	4c0d      	ldr	r4, [pc, #52]	@ (801c5cc <__libc_init_array+0x3c>)
 801c596:	1b64      	subs	r4, r4, r5
 801c598:	10a4      	asrs	r4, r4, #2
 801c59a:	2600      	movs	r6, #0
 801c59c:	42a6      	cmp	r6, r4
 801c59e:	d109      	bne.n	801c5b4 <__libc_init_array+0x24>
 801c5a0:	4d0b      	ldr	r5, [pc, #44]	@ (801c5d0 <__libc_init_array+0x40>)
 801c5a2:	4c0c      	ldr	r4, [pc, #48]	@ (801c5d4 <__libc_init_array+0x44>)
 801c5a4:	f001 ff38 	bl	801e418 <_init>
 801c5a8:	1b64      	subs	r4, r4, r5
 801c5aa:	10a4      	asrs	r4, r4, #2
 801c5ac:	2600      	movs	r6, #0
 801c5ae:	42a6      	cmp	r6, r4
 801c5b0:	d105      	bne.n	801c5be <__libc_init_array+0x2e>
 801c5b2:	bd70      	pop	{r4, r5, r6, pc}
 801c5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 801c5b8:	4798      	blx	r3
 801c5ba:	3601      	adds	r6, #1
 801c5bc:	e7ee      	b.n	801c59c <__libc_init_array+0xc>
 801c5be:	f855 3b04 	ldr.w	r3, [r5], #4
 801c5c2:	4798      	blx	r3
 801c5c4:	3601      	adds	r6, #1
 801c5c6:	e7f2      	b.n	801c5ae <__libc_init_array+0x1e>
 801c5c8:	0801f864 	.word	0x0801f864
 801c5cc:	0801f864 	.word	0x0801f864
 801c5d0:	0801f864 	.word	0x0801f864
 801c5d4:	0801f868 	.word	0x0801f868

0801c5d8 <__retarget_lock_init_recursive>:
 801c5d8:	4770      	bx	lr

0801c5da <__retarget_lock_acquire_recursive>:
 801c5da:	4770      	bx	lr

0801c5dc <__retarget_lock_release_recursive>:
 801c5dc:	4770      	bx	lr

0801c5de <quorem>:
 801c5de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5e2:	6903      	ldr	r3, [r0, #16]
 801c5e4:	690c      	ldr	r4, [r1, #16]
 801c5e6:	42a3      	cmp	r3, r4
 801c5e8:	4607      	mov	r7, r0
 801c5ea:	db7e      	blt.n	801c6ea <quorem+0x10c>
 801c5ec:	3c01      	subs	r4, #1
 801c5ee:	f101 0814 	add.w	r8, r1, #20
 801c5f2:	00a3      	lsls	r3, r4, #2
 801c5f4:	f100 0514 	add.w	r5, r0, #20
 801c5f8:	9300      	str	r3, [sp, #0]
 801c5fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c5fe:	9301      	str	r3, [sp, #4]
 801c600:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c608:	3301      	adds	r3, #1
 801c60a:	429a      	cmp	r2, r3
 801c60c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c610:	fbb2 f6f3 	udiv	r6, r2, r3
 801c614:	d32e      	bcc.n	801c674 <quorem+0x96>
 801c616:	f04f 0a00 	mov.w	sl, #0
 801c61a:	46c4      	mov	ip, r8
 801c61c:	46ae      	mov	lr, r5
 801c61e:	46d3      	mov	fp, sl
 801c620:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c624:	b298      	uxth	r0, r3
 801c626:	fb06 a000 	mla	r0, r6, r0, sl
 801c62a:	0c02      	lsrs	r2, r0, #16
 801c62c:	0c1b      	lsrs	r3, r3, #16
 801c62e:	fb06 2303 	mla	r3, r6, r3, r2
 801c632:	f8de 2000 	ldr.w	r2, [lr]
 801c636:	b280      	uxth	r0, r0
 801c638:	b292      	uxth	r2, r2
 801c63a:	1a12      	subs	r2, r2, r0
 801c63c:	445a      	add	r2, fp
 801c63e:	f8de 0000 	ldr.w	r0, [lr]
 801c642:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c646:	b29b      	uxth	r3, r3
 801c648:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801c64c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801c650:	b292      	uxth	r2, r2
 801c652:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801c656:	45e1      	cmp	r9, ip
 801c658:	f84e 2b04 	str.w	r2, [lr], #4
 801c65c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801c660:	d2de      	bcs.n	801c620 <quorem+0x42>
 801c662:	9b00      	ldr	r3, [sp, #0]
 801c664:	58eb      	ldr	r3, [r5, r3]
 801c666:	b92b      	cbnz	r3, 801c674 <quorem+0x96>
 801c668:	9b01      	ldr	r3, [sp, #4]
 801c66a:	3b04      	subs	r3, #4
 801c66c:	429d      	cmp	r5, r3
 801c66e:	461a      	mov	r2, r3
 801c670:	d32f      	bcc.n	801c6d2 <quorem+0xf4>
 801c672:	613c      	str	r4, [r7, #16]
 801c674:	4638      	mov	r0, r7
 801c676:	f001 f97d 	bl	801d974 <__mcmp>
 801c67a:	2800      	cmp	r0, #0
 801c67c:	db25      	blt.n	801c6ca <quorem+0xec>
 801c67e:	4629      	mov	r1, r5
 801c680:	2000      	movs	r0, #0
 801c682:	f858 2b04 	ldr.w	r2, [r8], #4
 801c686:	f8d1 c000 	ldr.w	ip, [r1]
 801c68a:	fa1f fe82 	uxth.w	lr, r2
 801c68e:	fa1f f38c 	uxth.w	r3, ip
 801c692:	eba3 030e 	sub.w	r3, r3, lr
 801c696:	4403      	add	r3, r0
 801c698:	0c12      	lsrs	r2, r2, #16
 801c69a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801c69e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801c6a2:	b29b      	uxth	r3, r3
 801c6a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c6a8:	45c1      	cmp	r9, r8
 801c6aa:	f841 3b04 	str.w	r3, [r1], #4
 801c6ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 801c6b2:	d2e6      	bcs.n	801c682 <quorem+0xa4>
 801c6b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c6b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c6bc:	b922      	cbnz	r2, 801c6c8 <quorem+0xea>
 801c6be:	3b04      	subs	r3, #4
 801c6c0:	429d      	cmp	r5, r3
 801c6c2:	461a      	mov	r2, r3
 801c6c4:	d30b      	bcc.n	801c6de <quorem+0x100>
 801c6c6:	613c      	str	r4, [r7, #16]
 801c6c8:	3601      	adds	r6, #1
 801c6ca:	4630      	mov	r0, r6
 801c6cc:	b003      	add	sp, #12
 801c6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c6d2:	6812      	ldr	r2, [r2, #0]
 801c6d4:	3b04      	subs	r3, #4
 801c6d6:	2a00      	cmp	r2, #0
 801c6d8:	d1cb      	bne.n	801c672 <quorem+0x94>
 801c6da:	3c01      	subs	r4, #1
 801c6dc:	e7c6      	b.n	801c66c <quorem+0x8e>
 801c6de:	6812      	ldr	r2, [r2, #0]
 801c6e0:	3b04      	subs	r3, #4
 801c6e2:	2a00      	cmp	r2, #0
 801c6e4:	d1ef      	bne.n	801c6c6 <quorem+0xe8>
 801c6e6:	3c01      	subs	r4, #1
 801c6e8:	e7ea      	b.n	801c6c0 <quorem+0xe2>
 801c6ea:	2000      	movs	r0, #0
 801c6ec:	e7ee      	b.n	801c6cc <quorem+0xee>
	...

0801c6f0 <_dtoa_r>:
 801c6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6f4:	69c7      	ldr	r7, [r0, #28]
 801c6f6:	b097      	sub	sp, #92	@ 0x5c
 801c6f8:	4614      	mov	r4, r2
 801c6fa:	461d      	mov	r5, r3
 801c6fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c700:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801c702:	4681      	mov	r9, r0
 801c704:	b97f      	cbnz	r7, 801c726 <_dtoa_r+0x36>
 801c706:	2010      	movs	r0, #16
 801c708:	f000 fe0c 	bl	801d324 <malloc>
 801c70c:	4602      	mov	r2, r0
 801c70e:	f8c9 001c 	str.w	r0, [r9, #28]
 801c712:	b920      	cbnz	r0, 801c71e <_dtoa_r+0x2e>
 801c714:	4baa      	ldr	r3, [pc, #680]	@ (801c9c0 <_dtoa_r+0x2d0>)
 801c716:	21ef      	movs	r1, #239	@ 0xef
 801c718:	48aa      	ldr	r0, [pc, #680]	@ (801c9c4 <_dtoa_r+0x2d4>)
 801c71a:	f001 faf7 	bl	801dd0c <__assert_func>
 801c71e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801c722:	6007      	str	r7, [r0, #0]
 801c724:	60c7      	str	r7, [r0, #12]
 801c726:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c72a:	6819      	ldr	r1, [r3, #0]
 801c72c:	b159      	cbz	r1, 801c746 <_dtoa_r+0x56>
 801c72e:	685a      	ldr	r2, [r3, #4]
 801c730:	604a      	str	r2, [r1, #4]
 801c732:	2301      	movs	r3, #1
 801c734:	4093      	lsls	r3, r2
 801c736:	608b      	str	r3, [r1, #8]
 801c738:	4648      	mov	r0, r9
 801c73a:	f000 fee9 	bl	801d510 <_Bfree>
 801c73e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c742:	2200      	movs	r2, #0
 801c744:	601a      	str	r2, [r3, #0]
 801c746:	1e2b      	subs	r3, r5, #0
 801c748:	bfb9      	ittee	lt
 801c74a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801c74e:	9307      	strlt	r3, [sp, #28]
 801c750:	2300      	movge	r3, #0
 801c752:	6033      	strge	r3, [r6, #0]
 801c754:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801c758:	4b9b      	ldr	r3, [pc, #620]	@ (801c9c8 <_dtoa_r+0x2d8>)
 801c75a:	bfbc      	itt	lt
 801c75c:	2201      	movlt	r2, #1
 801c75e:	6032      	strlt	r2, [r6, #0]
 801c760:	ea33 0308 	bics.w	r3, r3, r8
 801c764:	d112      	bne.n	801c78c <_dtoa_r+0x9c>
 801c766:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801c768:	f242 730f 	movw	r3, #9999	@ 0x270f
 801c76c:	6013      	str	r3, [r2, #0]
 801c76e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801c772:	4323      	orrs	r3, r4
 801c774:	f000 855b 	beq.w	801d22e <_dtoa_r+0xb3e>
 801c778:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801c77a:	f8df a250 	ldr.w	sl, [pc, #592]	@ 801c9cc <_dtoa_r+0x2dc>
 801c77e:	2b00      	cmp	r3, #0
 801c780:	f000 855d 	beq.w	801d23e <_dtoa_r+0xb4e>
 801c784:	f10a 0303 	add.w	r3, sl, #3
 801c788:	f000 bd57 	b.w	801d23a <_dtoa_r+0xb4a>
 801c78c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c790:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801c794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c798:	2200      	movs	r2, #0
 801c79a:	2300      	movs	r3, #0
 801c79c:	f7e4 f96c 	bl	8000a78 <__aeabi_dcmpeq>
 801c7a0:	4607      	mov	r7, r0
 801c7a2:	b158      	cbz	r0, 801c7bc <_dtoa_r+0xcc>
 801c7a4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801c7a6:	2301      	movs	r3, #1
 801c7a8:	6013      	str	r3, [r2, #0]
 801c7aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801c7ac:	b113      	cbz	r3, 801c7b4 <_dtoa_r+0xc4>
 801c7ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801c7b0:	4b87      	ldr	r3, [pc, #540]	@ (801c9d0 <_dtoa_r+0x2e0>)
 801c7b2:	6013      	str	r3, [r2, #0]
 801c7b4:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 801c9d4 <_dtoa_r+0x2e4>
 801c7b8:	f000 bd41 	b.w	801d23e <_dtoa_r+0xb4e>
 801c7bc:	ab14      	add	r3, sp, #80	@ 0x50
 801c7be:	9301      	str	r3, [sp, #4]
 801c7c0:	ab15      	add	r3, sp, #84	@ 0x54
 801c7c2:	9300      	str	r3, [sp, #0]
 801c7c4:	4648      	mov	r0, r9
 801c7c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801c7ca:	f001 f981 	bl	801dad0 <__d2b>
 801c7ce:	f3c8 560a 	ubfx	r6, r8, #20, #11
 801c7d2:	9003      	str	r0, [sp, #12]
 801c7d4:	2e00      	cmp	r6, #0
 801c7d6:	d077      	beq.n	801c8c8 <_dtoa_r+0x1d8>
 801c7d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c7da:	9712      	str	r7, [sp, #72]	@ 0x48
 801c7dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c7e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c7e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801c7e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801c7ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801c7f0:	4619      	mov	r1, r3
 801c7f2:	2200      	movs	r2, #0
 801c7f4:	4b78      	ldr	r3, [pc, #480]	@ (801c9d8 <_dtoa_r+0x2e8>)
 801c7f6:	f7e3 fd1f 	bl	8000238 <__aeabi_dsub>
 801c7fa:	a36b      	add	r3, pc, #428	@ (adr r3, 801c9a8 <_dtoa_r+0x2b8>)
 801c7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c800:	f7e3 fed2 	bl	80005a8 <__aeabi_dmul>
 801c804:	a36a      	add	r3, pc, #424	@ (adr r3, 801c9b0 <_dtoa_r+0x2c0>)
 801c806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c80a:	f7e3 fd17 	bl	800023c <__adddf3>
 801c80e:	4604      	mov	r4, r0
 801c810:	4630      	mov	r0, r6
 801c812:	460d      	mov	r5, r1
 801c814:	f7e3 fe5e 	bl	80004d4 <__aeabi_i2d>
 801c818:	a367      	add	r3, pc, #412	@ (adr r3, 801c9b8 <_dtoa_r+0x2c8>)
 801c81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c81e:	f7e3 fec3 	bl	80005a8 <__aeabi_dmul>
 801c822:	4602      	mov	r2, r0
 801c824:	460b      	mov	r3, r1
 801c826:	4620      	mov	r0, r4
 801c828:	4629      	mov	r1, r5
 801c82a:	f7e3 fd07 	bl	800023c <__adddf3>
 801c82e:	4604      	mov	r4, r0
 801c830:	460d      	mov	r5, r1
 801c832:	f7e4 f969 	bl	8000b08 <__aeabi_d2iz>
 801c836:	2200      	movs	r2, #0
 801c838:	4607      	mov	r7, r0
 801c83a:	2300      	movs	r3, #0
 801c83c:	4620      	mov	r0, r4
 801c83e:	4629      	mov	r1, r5
 801c840:	f7e4 f924 	bl	8000a8c <__aeabi_dcmplt>
 801c844:	b140      	cbz	r0, 801c858 <_dtoa_r+0x168>
 801c846:	4638      	mov	r0, r7
 801c848:	f7e3 fe44 	bl	80004d4 <__aeabi_i2d>
 801c84c:	4622      	mov	r2, r4
 801c84e:	462b      	mov	r3, r5
 801c850:	f7e4 f912 	bl	8000a78 <__aeabi_dcmpeq>
 801c854:	b900      	cbnz	r0, 801c858 <_dtoa_r+0x168>
 801c856:	3f01      	subs	r7, #1
 801c858:	2f16      	cmp	r7, #22
 801c85a:	d853      	bhi.n	801c904 <_dtoa_r+0x214>
 801c85c:	4b5f      	ldr	r3, [pc, #380]	@ (801c9dc <_dtoa_r+0x2ec>)
 801c85e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801c862:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c866:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c86a:	f7e4 f90f 	bl	8000a8c <__aeabi_dcmplt>
 801c86e:	2800      	cmp	r0, #0
 801c870:	d04a      	beq.n	801c908 <_dtoa_r+0x218>
 801c872:	3f01      	subs	r7, #1
 801c874:	2300      	movs	r3, #0
 801c876:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c878:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801c87a:	1b9b      	subs	r3, r3, r6
 801c87c:	1e5a      	subs	r2, r3, #1
 801c87e:	bf45      	ittet	mi
 801c880:	f1c3 0301 	rsbmi	r3, r3, #1
 801c884:	9304      	strmi	r3, [sp, #16]
 801c886:	2300      	movpl	r3, #0
 801c888:	2300      	movmi	r3, #0
 801c88a:	9209      	str	r2, [sp, #36]	@ 0x24
 801c88c:	bf54      	ite	pl
 801c88e:	9304      	strpl	r3, [sp, #16]
 801c890:	9309      	strmi	r3, [sp, #36]	@ 0x24
 801c892:	2f00      	cmp	r7, #0
 801c894:	db3a      	blt.n	801c90c <_dtoa_r+0x21c>
 801c896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c898:	970e      	str	r7, [sp, #56]	@ 0x38
 801c89a:	443b      	add	r3, r7
 801c89c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c89e:	2300      	movs	r3, #0
 801c8a0:	930a      	str	r3, [sp, #40]	@ 0x28
 801c8a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801c8a4:	2b09      	cmp	r3, #9
 801c8a6:	d864      	bhi.n	801c972 <_dtoa_r+0x282>
 801c8a8:	2b05      	cmp	r3, #5
 801c8aa:	bfc4      	itt	gt
 801c8ac:	3b04      	subgt	r3, #4
 801c8ae:	9320      	strgt	r3, [sp, #128]	@ 0x80
 801c8b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801c8b2:	f1a3 0302 	sub.w	r3, r3, #2
 801c8b6:	bfcc      	ite	gt
 801c8b8:	2400      	movgt	r4, #0
 801c8ba:	2401      	movle	r4, #1
 801c8bc:	2b03      	cmp	r3, #3
 801c8be:	d864      	bhi.n	801c98a <_dtoa_r+0x29a>
 801c8c0:	e8df f003 	tbb	[pc, r3]
 801c8c4:	2c385553 	.word	0x2c385553
 801c8c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801c8cc:	441e      	add	r6, r3
 801c8ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801c8d2:	2b20      	cmp	r3, #32
 801c8d4:	bfc1      	itttt	gt
 801c8d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801c8da:	fa08 f803 	lslgt.w	r8, r8, r3
 801c8de:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801c8e2:	fa24 f303 	lsrgt.w	r3, r4, r3
 801c8e6:	bfd6      	itet	le
 801c8e8:	f1c3 0320 	rsble	r3, r3, #32
 801c8ec:	ea48 0003 	orrgt.w	r0, r8, r3
 801c8f0:	fa04 f003 	lslle.w	r0, r4, r3
 801c8f4:	f7e3 fdde 	bl	80004b4 <__aeabi_ui2d>
 801c8f8:	2201      	movs	r2, #1
 801c8fa:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801c8fe:	3e01      	subs	r6, #1
 801c900:	9212      	str	r2, [sp, #72]	@ 0x48
 801c902:	e775      	b.n	801c7f0 <_dtoa_r+0x100>
 801c904:	2301      	movs	r3, #1
 801c906:	e7b6      	b.n	801c876 <_dtoa_r+0x186>
 801c908:	900f      	str	r0, [sp, #60]	@ 0x3c
 801c90a:	e7b5      	b.n	801c878 <_dtoa_r+0x188>
 801c90c:	9b04      	ldr	r3, [sp, #16]
 801c90e:	1bdb      	subs	r3, r3, r7
 801c910:	9304      	str	r3, [sp, #16]
 801c912:	427b      	negs	r3, r7
 801c914:	930a      	str	r3, [sp, #40]	@ 0x28
 801c916:	2300      	movs	r3, #0
 801c918:	930e      	str	r3, [sp, #56]	@ 0x38
 801c91a:	e7c2      	b.n	801c8a2 <_dtoa_r+0x1b2>
 801c91c:	2301      	movs	r3, #1
 801c91e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c920:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801c922:	eb07 0b03 	add.w	fp, r7, r3
 801c926:	f10b 0301 	add.w	r3, fp, #1
 801c92a:	2b01      	cmp	r3, #1
 801c92c:	9308      	str	r3, [sp, #32]
 801c92e:	bfb8      	it	lt
 801c930:	2301      	movlt	r3, #1
 801c932:	e006      	b.n	801c942 <_dtoa_r+0x252>
 801c934:	2301      	movs	r3, #1
 801c936:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c938:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801c93a:	2b00      	cmp	r3, #0
 801c93c:	dd28      	ble.n	801c990 <_dtoa_r+0x2a0>
 801c93e:	469b      	mov	fp, r3
 801c940:	9308      	str	r3, [sp, #32]
 801c942:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801c946:	2100      	movs	r1, #0
 801c948:	2204      	movs	r2, #4
 801c94a:	f102 0514 	add.w	r5, r2, #20
 801c94e:	429d      	cmp	r5, r3
 801c950:	d926      	bls.n	801c9a0 <_dtoa_r+0x2b0>
 801c952:	6041      	str	r1, [r0, #4]
 801c954:	4648      	mov	r0, r9
 801c956:	f000 fd9b 	bl	801d490 <_Balloc>
 801c95a:	4682      	mov	sl, r0
 801c95c:	2800      	cmp	r0, #0
 801c95e:	d141      	bne.n	801c9e4 <_dtoa_r+0x2f4>
 801c960:	4b1f      	ldr	r3, [pc, #124]	@ (801c9e0 <_dtoa_r+0x2f0>)
 801c962:	4602      	mov	r2, r0
 801c964:	f240 11af 	movw	r1, #431	@ 0x1af
 801c968:	e6d6      	b.n	801c718 <_dtoa_r+0x28>
 801c96a:	2300      	movs	r3, #0
 801c96c:	e7e3      	b.n	801c936 <_dtoa_r+0x246>
 801c96e:	2300      	movs	r3, #0
 801c970:	e7d5      	b.n	801c91e <_dtoa_r+0x22e>
 801c972:	2401      	movs	r4, #1
 801c974:	2300      	movs	r3, #0
 801c976:	9320      	str	r3, [sp, #128]	@ 0x80
 801c978:	940b      	str	r4, [sp, #44]	@ 0x2c
 801c97a:	f04f 3bff 	mov.w	fp, #4294967295
 801c97e:	2200      	movs	r2, #0
 801c980:	f8cd b020 	str.w	fp, [sp, #32]
 801c984:	2312      	movs	r3, #18
 801c986:	9221      	str	r2, [sp, #132]	@ 0x84
 801c988:	e7db      	b.n	801c942 <_dtoa_r+0x252>
 801c98a:	2301      	movs	r3, #1
 801c98c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c98e:	e7f4      	b.n	801c97a <_dtoa_r+0x28a>
 801c990:	f04f 0b01 	mov.w	fp, #1
 801c994:	f8cd b020 	str.w	fp, [sp, #32]
 801c998:	465b      	mov	r3, fp
 801c99a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 801c99e:	e7d0      	b.n	801c942 <_dtoa_r+0x252>
 801c9a0:	3101      	adds	r1, #1
 801c9a2:	0052      	lsls	r2, r2, #1
 801c9a4:	e7d1      	b.n	801c94a <_dtoa_r+0x25a>
 801c9a6:	bf00      	nop
 801c9a8:	636f4361 	.word	0x636f4361
 801c9ac:	3fd287a7 	.word	0x3fd287a7
 801c9b0:	8b60c8b3 	.word	0x8b60c8b3
 801c9b4:	3fc68a28 	.word	0x3fc68a28
 801c9b8:	509f79fb 	.word	0x509f79fb
 801c9bc:	3fd34413 	.word	0x3fd34413
 801c9c0:	0801f469 	.word	0x0801f469
 801c9c4:	0801f480 	.word	0x0801f480
 801c9c8:	7ff00000 	.word	0x7ff00000
 801c9cc:	0801f465 	.word	0x0801f465
 801c9d0:	0801f439 	.word	0x0801f439
 801c9d4:	0801f438 	.word	0x0801f438
 801c9d8:	3ff80000 	.word	0x3ff80000
 801c9dc:	0801f5d0 	.word	0x0801f5d0
 801c9e0:	0801f4d8 	.word	0x0801f4d8
 801c9e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c9e8:	6018      	str	r0, [r3, #0]
 801c9ea:	9b08      	ldr	r3, [sp, #32]
 801c9ec:	2b0e      	cmp	r3, #14
 801c9ee:	f200 80a1 	bhi.w	801cb34 <_dtoa_r+0x444>
 801c9f2:	2c00      	cmp	r4, #0
 801c9f4:	f000 809e 	beq.w	801cb34 <_dtoa_r+0x444>
 801c9f8:	2f00      	cmp	r7, #0
 801c9fa:	dd33      	ble.n	801ca64 <_dtoa_r+0x374>
 801c9fc:	4b9c      	ldr	r3, [pc, #624]	@ (801cc70 <_dtoa_r+0x580>)
 801c9fe:	f007 020f 	and.w	r2, r7, #15
 801ca02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ca06:	e9d3 3400 	ldrd	r3, r4, [r3]
 801ca0a:	05f8      	lsls	r0, r7, #23
 801ca0c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 801ca10:	ea4f 1427 	mov.w	r4, r7, asr #4
 801ca14:	d516      	bpl.n	801ca44 <_dtoa_r+0x354>
 801ca16:	4b97      	ldr	r3, [pc, #604]	@ (801cc74 <_dtoa_r+0x584>)
 801ca18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ca1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801ca20:	f7e3 feec 	bl	80007fc <__aeabi_ddiv>
 801ca24:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ca28:	f004 040f 	and.w	r4, r4, #15
 801ca2c:	2603      	movs	r6, #3
 801ca2e:	4d91      	ldr	r5, [pc, #580]	@ (801cc74 <_dtoa_r+0x584>)
 801ca30:	b954      	cbnz	r4, 801ca48 <_dtoa_r+0x358>
 801ca32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801ca36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ca3a:	f7e3 fedf 	bl	80007fc <__aeabi_ddiv>
 801ca3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ca42:	e028      	b.n	801ca96 <_dtoa_r+0x3a6>
 801ca44:	2602      	movs	r6, #2
 801ca46:	e7f2      	b.n	801ca2e <_dtoa_r+0x33e>
 801ca48:	07e1      	lsls	r1, r4, #31
 801ca4a:	d508      	bpl.n	801ca5e <_dtoa_r+0x36e>
 801ca4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801ca50:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ca54:	f7e3 fda8 	bl	80005a8 <__aeabi_dmul>
 801ca58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801ca5c:	3601      	adds	r6, #1
 801ca5e:	1064      	asrs	r4, r4, #1
 801ca60:	3508      	adds	r5, #8
 801ca62:	e7e5      	b.n	801ca30 <_dtoa_r+0x340>
 801ca64:	f000 80af 	beq.w	801cbc6 <_dtoa_r+0x4d6>
 801ca68:	427c      	negs	r4, r7
 801ca6a:	4b81      	ldr	r3, [pc, #516]	@ (801cc70 <_dtoa_r+0x580>)
 801ca6c:	4d81      	ldr	r5, [pc, #516]	@ (801cc74 <_dtoa_r+0x584>)
 801ca6e:	f004 020f 	and.w	r2, r4, #15
 801ca72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ca76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ca7e:	f7e3 fd93 	bl	80005a8 <__aeabi_dmul>
 801ca82:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ca86:	1124      	asrs	r4, r4, #4
 801ca88:	2300      	movs	r3, #0
 801ca8a:	2602      	movs	r6, #2
 801ca8c:	2c00      	cmp	r4, #0
 801ca8e:	f040 808f 	bne.w	801cbb0 <_dtoa_r+0x4c0>
 801ca92:	2b00      	cmp	r3, #0
 801ca94:	d1d3      	bne.n	801ca3e <_dtoa_r+0x34e>
 801ca96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ca98:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801ca9c:	2b00      	cmp	r3, #0
 801ca9e:	f000 8094 	beq.w	801cbca <_dtoa_r+0x4da>
 801caa2:	4b75      	ldr	r3, [pc, #468]	@ (801cc78 <_dtoa_r+0x588>)
 801caa4:	2200      	movs	r2, #0
 801caa6:	4620      	mov	r0, r4
 801caa8:	4629      	mov	r1, r5
 801caaa:	f7e3 ffef 	bl	8000a8c <__aeabi_dcmplt>
 801caae:	2800      	cmp	r0, #0
 801cab0:	f000 808b 	beq.w	801cbca <_dtoa_r+0x4da>
 801cab4:	9b08      	ldr	r3, [sp, #32]
 801cab6:	2b00      	cmp	r3, #0
 801cab8:	f000 8087 	beq.w	801cbca <_dtoa_r+0x4da>
 801cabc:	f1bb 0f00 	cmp.w	fp, #0
 801cac0:	dd34      	ble.n	801cb2c <_dtoa_r+0x43c>
 801cac2:	4620      	mov	r0, r4
 801cac4:	4b6d      	ldr	r3, [pc, #436]	@ (801cc7c <_dtoa_r+0x58c>)
 801cac6:	2200      	movs	r2, #0
 801cac8:	4629      	mov	r1, r5
 801caca:	f7e3 fd6d 	bl	80005a8 <__aeabi_dmul>
 801cace:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cad2:	f107 38ff 	add.w	r8, r7, #4294967295
 801cad6:	3601      	adds	r6, #1
 801cad8:	465c      	mov	r4, fp
 801cada:	4630      	mov	r0, r6
 801cadc:	f7e3 fcfa 	bl	80004d4 <__aeabi_i2d>
 801cae0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cae4:	f7e3 fd60 	bl	80005a8 <__aeabi_dmul>
 801cae8:	4b65      	ldr	r3, [pc, #404]	@ (801cc80 <_dtoa_r+0x590>)
 801caea:	2200      	movs	r2, #0
 801caec:	f7e3 fba6 	bl	800023c <__adddf3>
 801caf0:	4605      	mov	r5, r0
 801caf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801caf6:	2c00      	cmp	r4, #0
 801caf8:	d16a      	bne.n	801cbd0 <_dtoa_r+0x4e0>
 801cafa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cafe:	4b61      	ldr	r3, [pc, #388]	@ (801cc84 <_dtoa_r+0x594>)
 801cb00:	2200      	movs	r2, #0
 801cb02:	f7e3 fb99 	bl	8000238 <__aeabi_dsub>
 801cb06:	4602      	mov	r2, r0
 801cb08:	460b      	mov	r3, r1
 801cb0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801cb0e:	462a      	mov	r2, r5
 801cb10:	4633      	mov	r3, r6
 801cb12:	f7e3 ffd9 	bl	8000ac8 <__aeabi_dcmpgt>
 801cb16:	2800      	cmp	r0, #0
 801cb18:	f040 8298 	bne.w	801d04c <_dtoa_r+0x95c>
 801cb1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cb20:	462a      	mov	r2, r5
 801cb22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801cb26:	f7e3 ffb1 	bl	8000a8c <__aeabi_dcmplt>
 801cb2a:	bb38      	cbnz	r0, 801cb7c <_dtoa_r+0x48c>
 801cb2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801cb30:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801cb34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	f2c0 8157 	blt.w	801cdea <_dtoa_r+0x6fa>
 801cb3c:	2f0e      	cmp	r7, #14
 801cb3e:	f300 8154 	bgt.w	801cdea <_dtoa_r+0x6fa>
 801cb42:	4b4b      	ldr	r3, [pc, #300]	@ (801cc70 <_dtoa_r+0x580>)
 801cb44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801cb48:	e9d3 3400 	ldrd	r3, r4, [r3]
 801cb4c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801cb50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cb52:	2b00      	cmp	r3, #0
 801cb54:	f280 80e5 	bge.w	801cd22 <_dtoa_r+0x632>
 801cb58:	9b08      	ldr	r3, [sp, #32]
 801cb5a:	2b00      	cmp	r3, #0
 801cb5c:	f300 80e1 	bgt.w	801cd22 <_dtoa_r+0x632>
 801cb60:	d10c      	bne.n	801cb7c <_dtoa_r+0x48c>
 801cb62:	4b48      	ldr	r3, [pc, #288]	@ (801cc84 <_dtoa_r+0x594>)
 801cb64:	2200      	movs	r2, #0
 801cb66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cb6a:	f7e3 fd1d 	bl	80005a8 <__aeabi_dmul>
 801cb6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cb72:	f7e3 ff9f 	bl	8000ab4 <__aeabi_dcmpge>
 801cb76:	2800      	cmp	r0, #0
 801cb78:	f000 8266 	beq.w	801d048 <_dtoa_r+0x958>
 801cb7c:	2400      	movs	r4, #0
 801cb7e:	4625      	mov	r5, r4
 801cb80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cb82:	4656      	mov	r6, sl
 801cb84:	ea6f 0803 	mvn.w	r8, r3
 801cb88:	2700      	movs	r7, #0
 801cb8a:	4621      	mov	r1, r4
 801cb8c:	4648      	mov	r0, r9
 801cb8e:	f000 fcbf 	bl	801d510 <_Bfree>
 801cb92:	2d00      	cmp	r5, #0
 801cb94:	f000 80bd 	beq.w	801cd12 <_dtoa_r+0x622>
 801cb98:	b12f      	cbz	r7, 801cba6 <_dtoa_r+0x4b6>
 801cb9a:	42af      	cmp	r7, r5
 801cb9c:	d003      	beq.n	801cba6 <_dtoa_r+0x4b6>
 801cb9e:	4639      	mov	r1, r7
 801cba0:	4648      	mov	r0, r9
 801cba2:	f000 fcb5 	bl	801d510 <_Bfree>
 801cba6:	4629      	mov	r1, r5
 801cba8:	4648      	mov	r0, r9
 801cbaa:	f000 fcb1 	bl	801d510 <_Bfree>
 801cbae:	e0b0      	b.n	801cd12 <_dtoa_r+0x622>
 801cbb0:	07e2      	lsls	r2, r4, #31
 801cbb2:	d505      	bpl.n	801cbc0 <_dtoa_r+0x4d0>
 801cbb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 801cbb8:	f7e3 fcf6 	bl	80005a8 <__aeabi_dmul>
 801cbbc:	3601      	adds	r6, #1
 801cbbe:	2301      	movs	r3, #1
 801cbc0:	1064      	asrs	r4, r4, #1
 801cbc2:	3508      	adds	r5, #8
 801cbc4:	e762      	b.n	801ca8c <_dtoa_r+0x39c>
 801cbc6:	2602      	movs	r6, #2
 801cbc8:	e765      	b.n	801ca96 <_dtoa_r+0x3a6>
 801cbca:	9c08      	ldr	r4, [sp, #32]
 801cbcc:	46b8      	mov	r8, r7
 801cbce:	e784      	b.n	801cada <_dtoa_r+0x3ea>
 801cbd0:	4b27      	ldr	r3, [pc, #156]	@ (801cc70 <_dtoa_r+0x580>)
 801cbd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801cbd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801cbd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cbdc:	4454      	add	r4, sl
 801cbde:	2900      	cmp	r1, #0
 801cbe0:	d054      	beq.n	801cc8c <_dtoa_r+0x59c>
 801cbe2:	4929      	ldr	r1, [pc, #164]	@ (801cc88 <_dtoa_r+0x598>)
 801cbe4:	2000      	movs	r0, #0
 801cbe6:	f7e3 fe09 	bl	80007fc <__aeabi_ddiv>
 801cbea:	4633      	mov	r3, r6
 801cbec:	462a      	mov	r2, r5
 801cbee:	f7e3 fb23 	bl	8000238 <__aeabi_dsub>
 801cbf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801cbf6:	4656      	mov	r6, sl
 801cbf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cbfc:	f7e3 ff84 	bl	8000b08 <__aeabi_d2iz>
 801cc00:	4605      	mov	r5, r0
 801cc02:	f7e3 fc67 	bl	80004d4 <__aeabi_i2d>
 801cc06:	4602      	mov	r2, r0
 801cc08:	460b      	mov	r3, r1
 801cc0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cc0e:	f7e3 fb13 	bl	8000238 <__aeabi_dsub>
 801cc12:	3530      	adds	r5, #48	@ 0x30
 801cc14:	4602      	mov	r2, r0
 801cc16:	460b      	mov	r3, r1
 801cc18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801cc1c:	f806 5b01 	strb.w	r5, [r6], #1
 801cc20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801cc24:	f7e3 ff32 	bl	8000a8c <__aeabi_dcmplt>
 801cc28:	2800      	cmp	r0, #0
 801cc2a:	d172      	bne.n	801cd12 <_dtoa_r+0x622>
 801cc2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cc30:	4911      	ldr	r1, [pc, #68]	@ (801cc78 <_dtoa_r+0x588>)
 801cc32:	2000      	movs	r0, #0
 801cc34:	f7e3 fb00 	bl	8000238 <__aeabi_dsub>
 801cc38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801cc3c:	f7e3 ff26 	bl	8000a8c <__aeabi_dcmplt>
 801cc40:	2800      	cmp	r0, #0
 801cc42:	f040 80b4 	bne.w	801cdae <_dtoa_r+0x6be>
 801cc46:	42a6      	cmp	r6, r4
 801cc48:	f43f af70 	beq.w	801cb2c <_dtoa_r+0x43c>
 801cc4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801cc50:	4b0a      	ldr	r3, [pc, #40]	@ (801cc7c <_dtoa_r+0x58c>)
 801cc52:	2200      	movs	r2, #0
 801cc54:	f7e3 fca8 	bl	80005a8 <__aeabi_dmul>
 801cc58:	4b08      	ldr	r3, [pc, #32]	@ (801cc7c <_dtoa_r+0x58c>)
 801cc5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801cc5e:	2200      	movs	r2, #0
 801cc60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cc64:	f7e3 fca0 	bl	80005a8 <__aeabi_dmul>
 801cc68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cc6c:	e7c4      	b.n	801cbf8 <_dtoa_r+0x508>
 801cc6e:	bf00      	nop
 801cc70:	0801f5d0 	.word	0x0801f5d0
 801cc74:	0801f5a8 	.word	0x0801f5a8
 801cc78:	3ff00000 	.word	0x3ff00000
 801cc7c:	40240000 	.word	0x40240000
 801cc80:	401c0000 	.word	0x401c0000
 801cc84:	40140000 	.word	0x40140000
 801cc88:	3fe00000 	.word	0x3fe00000
 801cc8c:	4631      	mov	r1, r6
 801cc8e:	4628      	mov	r0, r5
 801cc90:	f7e3 fc8a 	bl	80005a8 <__aeabi_dmul>
 801cc94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801cc98:	9413      	str	r4, [sp, #76]	@ 0x4c
 801cc9a:	4656      	mov	r6, sl
 801cc9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cca0:	f7e3 ff32 	bl	8000b08 <__aeabi_d2iz>
 801cca4:	4605      	mov	r5, r0
 801cca6:	f7e3 fc15 	bl	80004d4 <__aeabi_i2d>
 801ccaa:	4602      	mov	r2, r0
 801ccac:	460b      	mov	r3, r1
 801ccae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ccb2:	f7e3 fac1 	bl	8000238 <__aeabi_dsub>
 801ccb6:	3530      	adds	r5, #48	@ 0x30
 801ccb8:	f806 5b01 	strb.w	r5, [r6], #1
 801ccbc:	4602      	mov	r2, r0
 801ccbe:	460b      	mov	r3, r1
 801ccc0:	42a6      	cmp	r6, r4
 801ccc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ccc6:	f04f 0200 	mov.w	r2, #0
 801ccca:	d124      	bne.n	801cd16 <_dtoa_r+0x626>
 801cccc:	4baf      	ldr	r3, [pc, #700]	@ (801cf8c <_dtoa_r+0x89c>)
 801ccce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801ccd2:	f7e3 fab3 	bl	800023c <__adddf3>
 801ccd6:	4602      	mov	r2, r0
 801ccd8:	460b      	mov	r3, r1
 801ccda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ccde:	f7e3 fef3 	bl	8000ac8 <__aeabi_dcmpgt>
 801cce2:	2800      	cmp	r0, #0
 801cce4:	d163      	bne.n	801cdae <_dtoa_r+0x6be>
 801cce6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801ccea:	49a8      	ldr	r1, [pc, #672]	@ (801cf8c <_dtoa_r+0x89c>)
 801ccec:	2000      	movs	r0, #0
 801ccee:	f7e3 faa3 	bl	8000238 <__aeabi_dsub>
 801ccf2:	4602      	mov	r2, r0
 801ccf4:	460b      	mov	r3, r1
 801ccf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ccfa:	f7e3 fec7 	bl	8000a8c <__aeabi_dcmplt>
 801ccfe:	2800      	cmp	r0, #0
 801cd00:	f43f af14 	beq.w	801cb2c <_dtoa_r+0x43c>
 801cd04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801cd06:	1e73      	subs	r3, r6, #1
 801cd08:	9313      	str	r3, [sp, #76]	@ 0x4c
 801cd0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cd0e:	2b30      	cmp	r3, #48	@ 0x30
 801cd10:	d0f8      	beq.n	801cd04 <_dtoa_r+0x614>
 801cd12:	4647      	mov	r7, r8
 801cd14:	e03b      	b.n	801cd8e <_dtoa_r+0x69e>
 801cd16:	4b9e      	ldr	r3, [pc, #632]	@ (801cf90 <_dtoa_r+0x8a0>)
 801cd18:	f7e3 fc46 	bl	80005a8 <__aeabi_dmul>
 801cd1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cd20:	e7bc      	b.n	801cc9c <_dtoa_r+0x5ac>
 801cd22:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801cd26:	4656      	mov	r6, sl
 801cd28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cd2c:	4620      	mov	r0, r4
 801cd2e:	4629      	mov	r1, r5
 801cd30:	f7e3 fd64 	bl	80007fc <__aeabi_ddiv>
 801cd34:	f7e3 fee8 	bl	8000b08 <__aeabi_d2iz>
 801cd38:	4680      	mov	r8, r0
 801cd3a:	f7e3 fbcb 	bl	80004d4 <__aeabi_i2d>
 801cd3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cd42:	f7e3 fc31 	bl	80005a8 <__aeabi_dmul>
 801cd46:	4602      	mov	r2, r0
 801cd48:	460b      	mov	r3, r1
 801cd4a:	4620      	mov	r0, r4
 801cd4c:	4629      	mov	r1, r5
 801cd4e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801cd52:	f7e3 fa71 	bl	8000238 <__aeabi_dsub>
 801cd56:	f806 4b01 	strb.w	r4, [r6], #1
 801cd5a:	9d08      	ldr	r5, [sp, #32]
 801cd5c:	eba6 040a 	sub.w	r4, r6, sl
 801cd60:	42a5      	cmp	r5, r4
 801cd62:	4602      	mov	r2, r0
 801cd64:	460b      	mov	r3, r1
 801cd66:	d133      	bne.n	801cdd0 <_dtoa_r+0x6e0>
 801cd68:	f7e3 fa68 	bl	800023c <__adddf3>
 801cd6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cd70:	4604      	mov	r4, r0
 801cd72:	460d      	mov	r5, r1
 801cd74:	f7e3 fea8 	bl	8000ac8 <__aeabi_dcmpgt>
 801cd78:	b9c0      	cbnz	r0, 801cdac <_dtoa_r+0x6bc>
 801cd7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cd7e:	4620      	mov	r0, r4
 801cd80:	4629      	mov	r1, r5
 801cd82:	f7e3 fe79 	bl	8000a78 <__aeabi_dcmpeq>
 801cd86:	b110      	cbz	r0, 801cd8e <_dtoa_r+0x69e>
 801cd88:	f018 0f01 	tst.w	r8, #1
 801cd8c:	d10e      	bne.n	801cdac <_dtoa_r+0x6bc>
 801cd8e:	9903      	ldr	r1, [sp, #12]
 801cd90:	4648      	mov	r0, r9
 801cd92:	f000 fbbd 	bl	801d510 <_Bfree>
 801cd96:	2300      	movs	r3, #0
 801cd98:	7033      	strb	r3, [r6, #0]
 801cd9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801cd9c:	3701      	adds	r7, #1
 801cd9e:	601f      	str	r7, [r3, #0]
 801cda0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	f000 824b 	beq.w	801d23e <_dtoa_r+0xb4e>
 801cda8:	601e      	str	r6, [r3, #0]
 801cdaa:	e248      	b.n	801d23e <_dtoa_r+0xb4e>
 801cdac:	46b8      	mov	r8, r7
 801cdae:	4633      	mov	r3, r6
 801cdb0:	461e      	mov	r6, r3
 801cdb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cdb6:	2a39      	cmp	r2, #57	@ 0x39
 801cdb8:	d106      	bne.n	801cdc8 <_dtoa_r+0x6d8>
 801cdba:	459a      	cmp	sl, r3
 801cdbc:	d1f8      	bne.n	801cdb0 <_dtoa_r+0x6c0>
 801cdbe:	2230      	movs	r2, #48	@ 0x30
 801cdc0:	f108 0801 	add.w	r8, r8, #1
 801cdc4:	f88a 2000 	strb.w	r2, [sl]
 801cdc8:	781a      	ldrb	r2, [r3, #0]
 801cdca:	3201      	adds	r2, #1
 801cdcc:	701a      	strb	r2, [r3, #0]
 801cdce:	e7a0      	b.n	801cd12 <_dtoa_r+0x622>
 801cdd0:	4b6f      	ldr	r3, [pc, #444]	@ (801cf90 <_dtoa_r+0x8a0>)
 801cdd2:	2200      	movs	r2, #0
 801cdd4:	f7e3 fbe8 	bl	80005a8 <__aeabi_dmul>
 801cdd8:	2200      	movs	r2, #0
 801cdda:	2300      	movs	r3, #0
 801cddc:	4604      	mov	r4, r0
 801cdde:	460d      	mov	r5, r1
 801cde0:	f7e3 fe4a 	bl	8000a78 <__aeabi_dcmpeq>
 801cde4:	2800      	cmp	r0, #0
 801cde6:	d09f      	beq.n	801cd28 <_dtoa_r+0x638>
 801cde8:	e7d1      	b.n	801cd8e <_dtoa_r+0x69e>
 801cdea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801cdec:	2a00      	cmp	r2, #0
 801cdee:	f000 80ea 	beq.w	801cfc6 <_dtoa_r+0x8d6>
 801cdf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801cdf4:	2a01      	cmp	r2, #1
 801cdf6:	f300 80cd 	bgt.w	801cf94 <_dtoa_r+0x8a4>
 801cdfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cdfc:	2a00      	cmp	r2, #0
 801cdfe:	f000 80c1 	beq.w	801cf84 <_dtoa_r+0x894>
 801ce02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801ce06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801ce08:	9e04      	ldr	r6, [sp, #16]
 801ce0a:	9a04      	ldr	r2, [sp, #16]
 801ce0c:	441a      	add	r2, r3
 801ce0e:	9204      	str	r2, [sp, #16]
 801ce10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ce12:	2101      	movs	r1, #1
 801ce14:	441a      	add	r2, r3
 801ce16:	4648      	mov	r0, r9
 801ce18:	9209      	str	r2, [sp, #36]	@ 0x24
 801ce1a:	f000 fc2d 	bl	801d678 <__i2b>
 801ce1e:	4605      	mov	r5, r0
 801ce20:	b166      	cbz	r6, 801ce3c <_dtoa_r+0x74c>
 801ce22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ce24:	2b00      	cmp	r3, #0
 801ce26:	dd09      	ble.n	801ce3c <_dtoa_r+0x74c>
 801ce28:	42b3      	cmp	r3, r6
 801ce2a:	9a04      	ldr	r2, [sp, #16]
 801ce2c:	bfa8      	it	ge
 801ce2e:	4633      	movge	r3, r6
 801ce30:	1ad2      	subs	r2, r2, r3
 801ce32:	9204      	str	r2, [sp, #16]
 801ce34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ce36:	1af6      	subs	r6, r6, r3
 801ce38:	1ad3      	subs	r3, r2, r3
 801ce3a:	9309      	str	r3, [sp, #36]	@ 0x24
 801ce3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ce3e:	b30b      	cbz	r3, 801ce84 <_dtoa_r+0x794>
 801ce40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	f000 80c6 	beq.w	801cfd4 <_dtoa_r+0x8e4>
 801ce48:	2c00      	cmp	r4, #0
 801ce4a:	f000 80c0 	beq.w	801cfce <_dtoa_r+0x8de>
 801ce4e:	4629      	mov	r1, r5
 801ce50:	4622      	mov	r2, r4
 801ce52:	4648      	mov	r0, r9
 801ce54:	f000 fcc8 	bl	801d7e8 <__pow5mult>
 801ce58:	9a03      	ldr	r2, [sp, #12]
 801ce5a:	4601      	mov	r1, r0
 801ce5c:	4605      	mov	r5, r0
 801ce5e:	4648      	mov	r0, r9
 801ce60:	f000 fc20 	bl	801d6a4 <__multiply>
 801ce64:	9903      	ldr	r1, [sp, #12]
 801ce66:	4680      	mov	r8, r0
 801ce68:	4648      	mov	r0, r9
 801ce6a:	f000 fb51 	bl	801d510 <_Bfree>
 801ce6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ce70:	1b1b      	subs	r3, r3, r4
 801ce72:	930a      	str	r3, [sp, #40]	@ 0x28
 801ce74:	f000 80b1 	beq.w	801cfda <_dtoa_r+0x8ea>
 801ce78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ce7a:	4641      	mov	r1, r8
 801ce7c:	4648      	mov	r0, r9
 801ce7e:	f000 fcb3 	bl	801d7e8 <__pow5mult>
 801ce82:	9003      	str	r0, [sp, #12]
 801ce84:	2101      	movs	r1, #1
 801ce86:	4648      	mov	r0, r9
 801ce88:	f000 fbf6 	bl	801d678 <__i2b>
 801ce8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ce8e:	4604      	mov	r4, r0
 801ce90:	2b00      	cmp	r3, #0
 801ce92:	f000 81d8 	beq.w	801d246 <_dtoa_r+0xb56>
 801ce96:	461a      	mov	r2, r3
 801ce98:	4601      	mov	r1, r0
 801ce9a:	4648      	mov	r0, r9
 801ce9c:	f000 fca4 	bl	801d7e8 <__pow5mult>
 801cea0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801cea2:	2b01      	cmp	r3, #1
 801cea4:	4604      	mov	r4, r0
 801cea6:	f300 809f 	bgt.w	801cfe8 <_dtoa_r+0x8f8>
 801ceaa:	9b06      	ldr	r3, [sp, #24]
 801ceac:	2b00      	cmp	r3, #0
 801ceae:	f040 8097 	bne.w	801cfe0 <_dtoa_r+0x8f0>
 801ceb2:	9b07      	ldr	r3, [sp, #28]
 801ceb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ceb8:	2b00      	cmp	r3, #0
 801ceba:	f040 8093 	bne.w	801cfe4 <_dtoa_r+0x8f4>
 801cebe:	9b07      	ldr	r3, [sp, #28]
 801cec0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801cec4:	0d1b      	lsrs	r3, r3, #20
 801cec6:	051b      	lsls	r3, r3, #20
 801cec8:	b133      	cbz	r3, 801ced8 <_dtoa_r+0x7e8>
 801ceca:	9b04      	ldr	r3, [sp, #16]
 801cecc:	3301      	adds	r3, #1
 801cece:	9304      	str	r3, [sp, #16]
 801ced0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ced2:	3301      	adds	r3, #1
 801ced4:	9309      	str	r3, [sp, #36]	@ 0x24
 801ced6:	2301      	movs	r3, #1
 801ced8:	930a      	str	r3, [sp, #40]	@ 0x28
 801ceda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801cedc:	2b00      	cmp	r3, #0
 801cede:	f000 81b8 	beq.w	801d252 <_dtoa_r+0xb62>
 801cee2:	6923      	ldr	r3, [r4, #16]
 801cee4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801cee8:	6918      	ldr	r0, [r3, #16]
 801ceea:	f000 fb79 	bl	801d5e0 <__hi0bits>
 801ceee:	f1c0 0020 	rsb	r0, r0, #32
 801cef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cef4:	4418      	add	r0, r3
 801cef6:	f010 001f 	ands.w	r0, r0, #31
 801cefa:	f000 8082 	beq.w	801d002 <_dtoa_r+0x912>
 801cefe:	f1c0 0320 	rsb	r3, r0, #32
 801cf02:	2b04      	cmp	r3, #4
 801cf04:	dd73      	ble.n	801cfee <_dtoa_r+0x8fe>
 801cf06:	9b04      	ldr	r3, [sp, #16]
 801cf08:	f1c0 001c 	rsb	r0, r0, #28
 801cf0c:	4403      	add	r3, r0
 801cf0e:	9304      	str	r3, [sp, #16]
 801cf10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf12:	4403      	add	r3, r0
 801cf14:	4406      	add	r6, r0
 801cf16:	9309      	str	r3, [sp, #36]	@ 0x24
 801cf18:	9b04      	ldr	r3, [sp, #16]
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	dd05      	ble.n	801cf2a <_dtoa_r+0x83a>
 801cf1e:	9903      	ldr	r1, [sp, #12]
 801cf20:	461a      	mov	r2, r3
 801cf22:	4648      	mov	r0, r9
 801cf24:	f000 fcba 	bl	801d89c <__lshift>
 801cf28:	9003      	str	r0, [sp, #12]
 801cf2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf2c:	2b00      	cmp	r3, #0
 801cf2e:	dd05      	ble.n	801cf3c <_dtoa_r+0x84c>
 801cf30:	4621      	mov	r1, r4
 801cf32:	461a      	mov	r2, r3
 801cf34:	4648      	mov	r0, r9
 801cf36:	f000 fcb1 	bl	801d89c <__lshift>
 801cf3a:	4604      	mov	r4, r0
 801cf3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cf3e:	2b00      	cmp	r3, #0
 801cf40:	d061      	beq.n	801d006 <_dtoa_r+0x916>
 801cf42:	9803      	ldr	r0, [sp, #12]
 801cf44:	4621      	mov	r1, r4
 801cf46:	f000 fd15 	bl	801d974 <__mcmp>
 801cf4a:	2800      	cmp	r0, #0
 801cf4c:	da5b      	bge.n	801d006 <_dtoa_r+0x916>
 801cf4e:	2300      	movs	r3, #0
 801cf50:	9903      	ldr	r1, [sp, #12]
 801cf52:	220a      	movs	r2, #10
 801cf54:	4648      	mov	r0, r9
 801cf56:	f000 fafd 	bl	801d554 <__multadd>
 801cf5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cf5c:	9003      	str	r0, [sp, #12]
 801cf5e:	f107 38ff 	add.w	r8, r7, #4294967295
 801cf62:	2b00      	cmp	r3, #0
 801cf64:	f000 8177 	beq.w	801d256 <_dtoa_r+0xb66>
 801cf68:	4629      	mov	r1, r5
 801cf6a:	2300      	movs	r3, #0
 801cf6c:	220a      	movs	r2, #10
 801cf6e:	4648      	mov	r0, r9
 801cf70:	f000 faf0 	bl	801d554 <__multadd>
 801cf74:	f1bb 0f00 	cmp.w	fp, #0
 801cf78:	4605      	mov	r5, r0
 801cf7a:	dc6f      	bgt.n	801d05c <_dtoa_r+0x96c>
 801cf7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801cf7e:	2b02      	cmp	r3, #2
 801cf80:	dc49      	bgt.n	801d016 <_dtoa_r+0x926>
 801cf82:	e06b      	b.n	801d05c <_dtoa_r+0x96c>
 801cf84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801cf86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801cf8a:	e73c      	b.n	801ce06 <_dtoa_r+0x716>
 801cf8c:	3fe00000 	.word	0x3fe00000
 801cf90:	40240000 	.word	0x40240000
 801cf94:	9b08      	ldr	r3, [sp, #32]
 801cf96:	1e5c      	subs	r4, r3, #1
 801cf98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cf9a:	42a3      	cmp	r3, r4
 801cf9c:	db09      	blt.n	801cfb2 <_dtoa_r+0x8c2>
 801cf9e:	1b1c      	subs	r4, r3, r4
 801cfa0:	9b08      	ldr	r3, [sp, #32]
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	f6bf af30 	bge.w	801ce08 <_dtoa_r+0x718>
 801cfa8:	9b04      	ldr	r3, [sp, #16]
 801cfaa:	9a08      	ldr	r2, [sp, #32]
 801cfac:	1a9e      	subs	r6, r3, r2
 801cfae:	2300      	movs	r3, #0
 801cfb0:	e72b      	b.n	801ce0a <_dtoa_r+0x71a>
 801cfb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cfb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801cfb6:	940a      	str	r4, [sp, #40]	@ 0x28
 801cfb8:	1ae3      	subs	r3, r4, r3
 801cfba:	441a      	add	r2, r3
 801cfbc:	9e04      	ldr	r6, [sp, #16]
 801cfbe:	9b08      	ldr	r3, [sp, #32]
 801cfc0:	920e      	str	r2, [sp, #56]	@ 0x38
 801cfc2:	2400      	movs	r4, #0
 801cfc4:	e721      	b.n	801ce0a <_dtoa_r+0x71a>
 801cfc6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801cfc8:	9e04      	ldr	r6, [sp, #16]
 801cfca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801cfcc:	e728      	b.n	801ce20 <_dtoa_r+0x730>
 801cfce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801cfd2:	e751      	b.n	801ce78 <_dtoa_r+0x788>
 801cfd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801cfd6:	9903      	ldr	r1, [sp, #12]
 801cfd8:	e750      	b.n	801ce7c <_dtoa_r+0x78c>
 801cfda:	f8cd 800c 	str.w	r8, [sp, #12]
 801cfde:	e751      	b.n	801ce84 <_dtoa_r+0x794>
 801cfe0:	2300      	movs	r3, #0
 801cfe2:	e779      	b.n	801ced8 <_dtoa_r+0x7e8>
 801cfe4:	9b06      	ldr	r3, [sp, #24]
 801cfe6:	e777      	b.n	801ced8 <_dtoa_r+0x7e8>
 801cfe8:	2300      	movs	r3, #0
 801cfea:	930a      	str	r3, [sp, #40]	@ 0x28
 801cfec:	e779      	b.n	801cee2 <_dtoa_r+0x7f2>
 801cfee:	d093      	beq.n	801cf18 <_dtoa_r+0x828>
 801cff0:	9a04      	ldr	r2, [sp, #16]
 801cff2:	331c      	adds	r3, #28
 801cff4:	441a      	add	r2, r3
 801cff6:	9204      	str	r2, [sp, #16]
 801cff8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cffa:	441a      	add	r2, r3
 801cffc:	441e      	add	r6, r3
 801cffe:	9209      	str	r2, [sp, #36]	@ 0x24
 801d000:	e78a      	b.n	801cf18 <_dtoa_r+0x828>
 801d002:	4603      	mov	r3, r0
 801d004:	e7f4      	b.n	801cff0 <_dtoa_r+0x900>
 801d006:	9b08      	ldr	r3, [sp, #32]
 801d008:	2b00      	cmp	r3, #0
 801d00a:	46b8      	mov	r8, r7
 801d00c:	dc20      	bgt.n	801d050 <_dtoa_r+0x960>
 801d00e:	469b      	mov	fp, r3
 801d010:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d012:	2b02      	cmp	r3, #2
 801d014:	dd1e      	ble.n	801d054 <_dtoa_r+0x964>
 801d016:	f1bb 0f00 	cmp.w	fp, #0
 801d01a:	f47f adb1 	bne.w	801cb80 <_dtoa_r+0x490>
 801d01e:	4621      	mov	r1, r4
 801d020:	465b      	mov	r3, fp
 801d022:	2205      	movs	r2, #5
 801d024:	4648      	mov	r0, r9
 801d026:	f000 fa95 	bl	801d554 <__multadd>
 801d02a:	4601      	mov	r1, r0
 801d02c:	4604      	mov	r4, r0
 801d02e:	9803      	ldr	r0, [sp, #12]
 801d030:	f000 fca0 	bl	801d974 <__mcmp>
 801d034:	2800      	cmp	r0, #0
 801d036:	f77f ada3 	ble.w	801cb80 <_dtoa_r+0x490>
 801d03a:	4656      	mov	r6, sl
 801d03c:	2331      	movs	r3, #49	@ 0x31
 801d03e:	f806 3b01 	strb.w	r3, [r6], #1
 801d042:	f108 0801 	add.w	r8, r8, #1
 801d046:	e59f      	b.n	801cb88 <_dtoa_r+0x498>
 801d048:	9c08      	ldr	r4, [sp, #32]
 801d04a:	46b8      	mov	r8, r7
 801d04c:	4625      	mov	r5, r4
 801d04e:	e7f4      	b.n	801d03a <_dtoa_r+0x94a>
 801d050:	f8dd b020 	ldr.w	fp, [sp, #32]
 801d054:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d056:	2b00      	cmp	r3, #0
 801d058:	f000 8101 	beq.w	801d25e <_dtoa_r+0xb6e>
 801d05c:	2e00      	cmp	r6, #0
 801d05e:	dd05      	ble.n	801d06c <_dtoa_r+0x97c>
 801d060:	4629      	mov	r1, r5
 801d062:	4632      	mov	r2, r6
 801d064:	4648      	mov	r0, r9
 801d066:	f000 fc19 	bl	801d89c <__lshift>
 801d06a:	4605      	mov	r5, r0
 801d06c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d06e:	2b00      	cmp	r3, #0
 801d070:	d05c      	beq.n	801d12c <_dtoa_r+0xa3c>
 801d072:	6869      	ldr	r1, [r5, #4]
 801d074:	4648      	mov	r0, r9
 801d076:	f000 fa0b 	bl	801d490 <_Balloc>
 801d07a:	4606      	mov	r6, r0
 801d07c:	b928      	cbnz	r0, 801d08a <_dtoa_r+0x99a>
 801d07e:	4b82      	ldr	r3, [pc, #520]	@ (801d288 <_dtoa_r+0xb98>)
 801d080:	4602      	mov	r2, r0
 801d082:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801d086:	f7ff bb47 	b.w	801c718 <_dtoa_r+0x28>
 801d08a:	692a      	ldr	r2, [r5, #16]
 801d08c:	3202      	adds	r2, #2
 801d08e:	0092      	lsls	r2, r2, #2
 801d090:	f105 010c 	add.w	r1, r5, #12
 801d094:	300c      	adds	r0, #12
 801d096:	f000 fe2b 	bl	801dcf0 <memcpy>
 801d09a:	2201      	movs	r2, #1
 801d09c:	4631      	mov	r1, r6
 801d09e:	4648      	mov	r0, r9
 801d0a0:	f000 fbfc 	bl	801d89c <__lshift>
 801d0a4:	f10a 0301 	add.w	r3, sl, #1
 801d0a8:	9304      	str	r3, [sp, #16]
 801d0aa:	eb0a 030b 	add.w	r3, sl, fp
 801d0ae:	930a      	str	r3, [sp, #40]	@ 0x28
 801d0b0:	9b06      	ldr	r3, [sp, #24]
 801d0b2:	f003 0301 	and.w	r3, r3, #1
 801d0b6:	462f      	mov	r7, r5
 801d0b8:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0ba:	4605      	mov	r5, r0
 801d0bc:	9b04      	ldr	r3, [sp, #16]
 801d0be:	9803      	ldr	r0, [sp, #12]
 801d0c0:	4621      	mov	r1, r4
 801d0c2:	f103 3bff 	add.w	fp, r3, #4294967295
 801d0c6:	f7ff fa8a 	bl	801c5de <quorem>
 801d0ca:	4603      	mov	r3, r0
 801d0cc:	3330      	adds	r3, #48	@ 0x30
 801d0ce:	9006      	str	r0, [sp, #24]
 801d0d0:	4639      	mov	r1, r7
 801d0d2:	9803      	ldr	r0, [sp, #12]
 801d0d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d0d6:	f000 fc4d 	bl	801d974 <__mcmp>
 801d0da:	462a      	mov	r2, r5
 801d0dc:	9008      	str	r0, [sp, #32]
 801d0de:	4621      	mov	r1, r4
 801d0e0:	4648      	mov	r0, r9
 801d0e2:	f000 fc63 	bl	801d9ac <__mdiff>
 801d0e6:	68c2      	ldr	r2, [r0, #12]
 801d0e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d0ea:	4606      	mov	r6, r0
 801d0ec:	bb02      	cbnz	r2, 801d130 <_dtoa_r+0xa40>
 801d0ee:	4601      	mov	r1, r0
 801d0f0:	9803      	ldr	r0, [sp, #12]
 801d0f2:	f000 fc3f 	bl	801d974 <__mcmp>
 801d0f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d0f8:	4602      	mov	r2, r0
 801d0fa:	4631      	mov	r1, r6
 801d0fc:	4648      	mov	r0, r9
 801d0fe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 801d102:	f000 fa05 	bl	801d510 <_Bfree>
 801d106:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d108:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801d10a:	9e04      	ldr	r6, [sp, #16]
 801d10c:	ea42 0103 	orr.w	r1, r2, r3
 801d110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d112:	4319      	orrs	r1, r3
 801d114:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d116:	d10d      	bne.n	801d134 <_dtoa_r+0xa44>
 801d118:	2b39      	cmp	r3, #57	@ 0x39
 801d11a:	d027      	beq.n	801d16c <_dtoa_r+0xa7c>
 801d11c:	9a08      	ldr	r2, [sp, #32]
 801d11e:	2a00      	cmp	r2, #0
 801d120:	dd01      	ble.n	801d126 <_dtoa_r+0xa36>
 801d122:	9b06      	ldr	r3, [sp, #24]
 801d124:	3331      	adds	r3, #49	@ 0x31
 801d126:	f88b 3000 	strb.w	r3, [fp]
 801d12a:	e52e      	b.n	801cb8a <_dtoa_r+0x49a>
 801d12c:	4628      	mov	r0, r5
 801d12e:	e7b9      	b.n	801d0a4 <_dtoa_r+0x9b4>
 801d130:	2201      	movs	r2, #1
 801d132:	e7e2      	b.n	801d0fa <_dtoa_r+0xa0a>
 801d134:	9908      	ldr	r1, [sp, #32]
 801d136:	2900      	cmp	r1, #0
 801d138:	db04      	blt.n	801d144 <_dtoa_r+0xa54>
 801d13a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801d13c:	4301      	orrs	r1, r0
 801d13e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d140:	4301      	orrs	r1, r0
 801d142:	d120      	bne.n	801d186 <_dtoa_r+0xa96>
 801d144:	2a00      	cmp	r2, #0
 801d146:	ddee      	ble.n	801d126 <_dtoa_r+0xa36>
 801d148:	9903      	ldr	r1, [sp, #12]
 801d14a:	9304      	str	r3, [sp, #16]
 801d14c:	2201      	movs	r2, #1
 801d14e:	4648      	mov	r0, r9
 801d150:	f000 fba4 	bl	801d89c <__lshift>
 801d154:	4621      	mov	r1, r4
 801d156:	9003      	str	r0, [sp, #12]
 801d158:	f000 fc0c 	bl	801d974 <__mcmp>
 801d15c:	2800      	cmp	r0, #0
 801d15e:	9b04      	ldr	r3, [sp, #16]
 801d160:	dc02      	bgt.n	801d168 <_dtoa_r+0xa78>
 801d162:	d1e0      	bne.n	801d126 <_dtoa_r+0xa36>
 801d164:	07da      	lsls	r2, r3, #31
 801d166:	d5de      	bpl.n	801d126 <_dtoa_r+0xa36>
 801d168:	2b39      	cmp	r3, #57	@ 0x39
 801d16a:	d1da      	bne.n	801d122 <_dtoa_r+0xa32>
 801d16c:	2339      	movs	r3, #57	@ 0x39
 801d16e:	f88b 3000 	strb.w	r3, [fp]
 801d172:	4633      	mov	r3, r6
 801d174:	461e      	mov	r6, r3
 801d176:	3b01      	subs	r3, #1
 801d178:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801d17c:	2a39      	cmp	r2, #57	@ 0x39
 801d17e:	d04e      	beq.n	801d21e <_dtoa_r+0xb2e>
 801d180:	3201      	adds	r2, #1
 801d182:	701a      	strb	r2, [r3, #0]
 801d184:	e501      	b.n	801cb8a <_dtoa_r+0x49a>
 801d186:	2a00      	cmp	r2, #0
 801d188:	dd03      	ble.n	801d192 <_dtoa_r+0xaa2>
 801d18a:	2b39      	cmp	r3, #57	@ 0x39
 801d18c:	d0ee      	beq.n	801d16c <_dtoa_r+0xa7c>
 801d18e:	3301      	adds	r3, #1
 801d190:	e7c9      	b.n	801d126 <_dtoa_r+0xa36>
 801d192:	9a04      	ldr	r2, [sp, #16]
 801d194:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d196:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d19a:	428a      	cmp	r2, r1
 801d19c:	d028      	beq.n	801d1f0 <_dtoa_r+0xb00>
 801d19e:	9903      	ldr	r1, [sp, #12]
 801d1a0:	2300      	movs	r3, #0
 801d1a2:	220a      	movs	r2, #10
 801d1a4:	4648      	mov	r0, r9
 801d1a6:	f000 f9d5 	bl	801d554 <__multadd>
 801d1aa:	42af      	cmp	r7, r5
 801d1ac:	9003      	str	r0, [sp, #12]
 801d1ae:	f04f 0300 	mov.w	r3, #0
 801d1b2:	f04f 020a 	mov.w	r2, #10
 801d1b6:	4639      	mov	r1, r7
 801d1b8:	4648      	mov	r0, r9
 801d1ba:	d107      	bne.n	801d1cc <_dtoa_r+0xadc>
 801d1bc:	f000 f9ca 	bl	801d554 <__multadd>
 801d1c0:	4607      	mov	r7, r0
 801d1c2:	4605      	mov	r5, r0
 801d1c4:	9b04      	ldr	r3, [sp, #16]
 801d1c6:	3301      	adds	r3, #1
 801d1c8:	9304      	str	r3, [sp, #16]
 801d1ca:	e777      	b.n	801d0bc <_dtoa_r+0x9cc>
 801d1cc:	f000 f9c2 	bl	801d554 <__multadd>
 801d1d0:	4629      	mov	r1, r5
 801d1d2:	4607      	mov	r7, r0
 801d1d4:	2300      	movs	r3, #0
 801d1d6:	220a      	movs	r2, #10
 801d1d8:	4648      	mov	r0, r9
 801d1da:	f000 f9bb 	bl	801d554 <__multadd>
 801d1de:	4605      	mov	r5, r0
 801d1e0:	e7f0      	b.n	801d1c4 <_dtoa_r+0xad4>
 801d1e2:	f1bb 0f00 	cmp.w	fp, #0
 801d1e6:	bfcc      	ite	gt
 801d1e8:	465e      	movgt	r6, fp
 801d1ea:	2601      	movle	r6, #1
 801d1ec:	4456      	add	r6, sl
 801d1ee:	2700      	movs	r7, #0
 801d1f0:	9903      	ldr	r1, [sp, #12]
 801d1f2:	9304      	str	r3, [sp, #16]
 801d1f4:	2201      	movs	r2, #1
 801d1f6:	4648      	mov	r0, r9
 801d1f8:	f000 fb50 	bl	801d89c <__lshift>
 801d1fc:	4621      	mov	r1, r4
 801d1fe:	9003      	str	r0, [sp, #12]
 801d200:	f000 fbb8 	bl	801d974 <__mcmp>
 801d204:	2800      	cmp	r0, #0
 801d206:	dcb4      	bgt.n	801d172 <_dtoa_r+0xa82>
 801d208:	d102      	bne.n	801d210 <_dtoa_r+0xb20>
 801d20a:	9b04      	ldr	r3, [sp, #16]
 801d20c:	07db      	lsls	r3, r3, #31
 801d20e:	d4b0      	bmi.n	801d172 <_dtoa_r+0xa82>
 801d210:	4633      	mov	r3, r6
 801d212:	461e      	mov	r6, r3
 801d214:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d218:	2a30      	cmp	r2, #48	@ 0x30
 801d21a:	d0fa      	beq.n	801d212 <_dtoa_r+0xb22>
 801d21c:	e4b5      	b.n	801cb8a <_dtoa_r+0x49a>
 801d21e:	459a      	cmp	sl, r3
 801d220:	d1a8      	bne.n	801d174 <_dtoa_r+0xa84>
 801d222:	2331      	movs	r3, #49	@ 0x31
 801d224:	f108 0801 	add.w	r8, r8, #1
 801d228:	f88a 3000 	strb.w	r3, [sl]
 801d22c:	e4ad      	b.n	801cb8a <_dtoa_r+0x49a>
 801d22e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801d230:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801d28c <_dtoa_r+0xb9c>
 801d234:	b11b      	cbz	r3, 801d23e <_dtoa_r+0xb4e>
 801d236:	f10a 0308 	add.w	r3, sl, #8
 801d23a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801d23c:	6013      	str	r3, [r2, #0]
 801d23e:	4650      	mov	r0, sl
 801d240:	b017      	add	sp, #92	@ 0x5c
 801d242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d246:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d248:	2b01      	cmp	r3, #1
 801d24a:	f77f ae2e 	ble.w	801ceaa <_dtoa_r+0x7ba>
 801d24e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d250:	930a      	str	r3, [sp, #40]	@ 0x28
 801d252:	2001      	movs	r0, #1
 801d254:	e64d      	b.n	801cef2 <_dtoa_r+0x802>
 801d256:	f1bb 0f00 	cmp.w	fp, #0
 801d25a:	f77f aed9 	ble.w	801d010 <_dtoa_r+0x920>
 801d25e:	4656      	mov	r6, sl
 801d260:	9803      	ldr	r0, [sp, #12]
 801d262:	4621      	mov	r1, r4
 801d264:	f7ff f9bb 	bl	801c5de <quorem>
 801d268:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801d26c:	f806 3b01 	strb.w	r3, [r6], #1
 801d270:	eba6 020a 	sub.w	r2, r6, sl
 801d274:	4593      	cmp	fp, r2
 801d276:	ddb4      	ble.n	801d1e2 <_dtoa_r+0xaf2>
 801d278:	9903      	ldr	r1, [sp, #12]
 801d27a:	2300      	movs	r3, #0
 801d27c:	220a      	movs	r2, #10
 801d27e:	4648      	mov	r0, r9
 801d280:	f000 f968 	bl	801d554 <__multadd>
 801d284:	9003      	str	r0, [sp, #12]
 801d286:	e7eb      	b.n	801d260 <_dtoa_r+0xb70>
 801d288:	0801f4d8 	.word	0x0801f4d8
 801d28c:	0801f45c 	.word	0x0801f45c

0801d290 <_free_r>:
 801d290:	b538      	push	{r3, r4, r5, lr}
 801d292:	4605      	mov	r5, r0
 801d294:	2900      	cmp	r1, #0
 801d296:	d041      	beq.n	801d31c <_free_r+0x8c>
 801d298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d29c:	1f0c      	subs	r4, r1, #4
 801d29e:	2b00      	cmp	r3, #0
 801d2a0:	bfb8      	it	lt
 801d2a2:	18e4      	addlt	r4, r4, r3
 801d2a4:	f000 f8e8 	bl	801d478 <__malloc_lock>
 801d2a8:	4a1d      	ldr	r2, [pc, #116]	@ (801d320 <_free_r+0x90>)
 801d2aa:	6813      	ldr	r3, [r2, #0]
 801d2ac:	b933      	cbnz	r3, 801d2bc <_free_r+0x2c>
 801d2ae:	6063      	str	r3, [r4, #4]
 801d2b0:	6014      	str	r4, [r2, #0]
 801d2b2:	4628      	mov	r0, r5
 801d2b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d2b8:	f000 b8e4 	b.w	801d484 <__malloc_unlock>
 801d2bc:	42a3      	cmp	r3, r4
 801d2be:	d908      	bls.n	801d2d2 <_free_r+0x42>
 801d2c0:	6820      	ldr	r0, [r4, #0]
 801d2c2:	1821      	adds	r1, r4, r0
 801d2c4:	428b      	cmp	r3, r1
 801d2c6:	bf01      	itttt	eq
 801d2c8:	6819      	ldreq	r1, [r3, #0]
 801d2ca:	685b      	ldreq	r3, [r3, #4]
 801d2cc:	1809      	addeq	r1, r1, r0
 801d2ce:	6021      	streq	r1, [r4, #0]
 801d2d0:	e7ed      	b.n	801d2ae <_free_r+0x1e>
 801d2d2:	461a      	mov	r2, r3
 801d2d4:	685b      	ldr	r3, [r3, #4]
 801d2d6:	b10b      	cbz	r3, 801d2dc <_free_r+0x4c>
 801d2d8:	42a3      	cmp	r3, r4
 801d2da:	d9fa      	bls.n	801d2d2 <_free_r+0x42>
 801d2dc:	6811      	ldr	r1, [r2, #0]
 801d2de:	1850      	adds	r0, r2, r1
 801d2e0:	42a0      	cmp	r0, r4
 801d2e2:	d10b      	bne.n	801d2fc <_free_r+0x6c>
 801d2e4:	6820      	ldr	r0, [r4, #0]
 801d2e6:	4401      	add	r1, r0
 801d2e8:	1850      	adds	r0, r2, r1
 801d2ea:	4283      	cmp	r3, r0
 801d2ec:	6011      	str	r1, [r2, #0]
 801d2ee:	d1e0      	bne.n	801d2b2 <_free_r+0x22>
 801d2f0:	6818      	ldr	r0, [r3, #0]
 801d2f2:	685b      	ldr	r3, [r3, #4]
 801d2f4:	6053      	str	r3, [r2, #4]
 801d2f6:	4408      	add	r0, r1
 801d2f8:	6010      	str	r0, [r2, #0]
 801d2fa:	e7da      	b.n	801d2b2 <_free_r+0x22>
 801d2fc:	d902      	bls.n	801d304 <_free_r+0x74>
 801d2fe:	230c      	movs	r3, #12
 801d300:	602b      	str	r3, [r5, #0]
 801d302:	e7d6      	b.n	801d2b2 <_free_r+0x22>
 801d304:	6820      	ldr	r0, [r4, #0]
 801d306:	1821      	adds	r1, r4, r0
 801d308:	428b      	cmp	r3, r1
 801d30a:	bf04      	itt	eq
 801d30c:	6819      	ldreq	r1, [r3, #0]
 801d30e:	685b      	ldreq	r3, [r3, #4]
 801d310:	6063      	str	r3, [r4, #4]
 801d312:	bf04      	itt	eq
 801d314:	1809      	addeq	r1, r1, r0
 801d316:	6021      	streq	r1, [r4, #0]
 801d318:	6054      	str	r4, [r2, #4]
 801d31a:	e7ca      	b.n	801d2b2 <_free_r+0x22>
 801d31c:	bd38      	pop	{r3, r4, r5, pc}
 801d31e:	bf00      	nop
 801d320:	200024f8 	.word	0x200024f8

0801d324 <malloc>:
 801d324:	4b02      	ldr	r3, [pc, #8]	@ (801d330 <malloc+0xc>)
 801d326:	4601      	mov	r1, r0
 801d328:	6818      	ldr	r0, [r3, #0]
 801d32a:	f000 b825 	b.w	801d378 <_malloc_r>
 801d32e:	bf00      	nop
 801d330:	2000014c 	.word	0x2000014c

0801d334 <sbrk_aligned>:
 801d334:	b570      	push	{r4, r5, r6, lr}
 801d336:	4e0f      	ldr	r6, [pc, #60]	@ (801d374 <sbrk_aligned+0x40>)
 801d338:	460c      	mov	r4, r1
 801d33a:	6831      	ldr	r1, [r6, #0]
 801d33c:	4605      	mov	r5, r0
 801d33e:	b911      	cbnz	r1, 801d346 <sbrk_aligned+0x12>
 801d340:	f000 fcc6 	bl	801dcd0 <_sbrk_r>
 801d344:	6030      	str	r0, [r6, #0]
 801d346:	4621      	mov	r1, r4
 801d348:	4628      	mov	r0, r5
 801d34a:	f000 fcc1 	bl	801dcd0 <_sbrk_r>
 801d34e:	1c43      	adds	r3, r0, #1
 801d350:	d103      	bne.n	801d35a <sbrk_aligned+0x26>
 801d352:	f04f 34ff 	mov.w	r4, #4294967295
 801d356:	4620      	mov	r0, r4
 801d358:	bd70      	pop	{r4, r5, r6, pc}
 801d35a:	1cc4      	adds	r4, r0, #3
 801d35c:	f024 0403 	bic.w	r4, r4, #3
 801d360:	42a0      	cmp	r0, r4
 801d362:	d0f8      	beq.n	801d356 <sbrk_aligned+0x22>
 801d364:	1a21      	subs	r1, r4, r0
 801d366:	4628      	mov	r0, r5
 801d368:	f000 fcb2 	bl	801dcd0 <_sbrk_r>
 801d36c:	3001      	adds	r0, #1
 801d36e:	d1f2      	bne.n	801d356 <sbrk_aligned+0x22>
 801d370:	e7ef      	b.n	801d352 <sbrk_aligned+0x1e>
 801d372:	bf00      	nop
 801d374:	200024f4 	.word	0x200024f4

0801d378 <_malloc_r>:
 801d378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d37c:	1ccd      	adds	r5, r1, #3
 801d37e:	f025 0503 	bic.w	r5, r5, #3
 801d382:	3508      	adds	r5, #8
 801d384:	2d0c      	cmp	r5, #12
 801d386:	bf38      	it	cc
 801d388:	250c      	movcc	r5, #12
 801d38a:	2d00      	cmp	r5, #0
 801d38c:	4606      	mov	r6, r0
 801d38e:	db01      	blt.n	801d394 <_malloc_r+0x1c>
 801d390:	42a9      	cmp	r1, r5
 801d392:	d904      	bls.n	801d39e <_malloc_r+0x26>
 801d394:	230c      	movs	r3, #12
 801d396:	6033      	str	r3, [r6, #0]
 801d398:	2000      	movs	r0, #0
 801d39a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d39e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d474 <_malloc_r+0xfc>
 801d3a2:	f000 f869 	bl	801d478 <__malloc_lock>
 801d3a6:	f8d8 3000 	ldr.w	r3, [r8]
 801d3aa:	461c      	mov	r4, r3
 801d3ac:	bb44      	cbnz	r4, 801d400 <_malloc_r+0x88>
 801d3ae:	4629      	mov	r1, r5
 801d3b0:	4630      	mov	r0, r6
 801d3b2:	f7ff ffbf 	bl	801d334 <sbrk_aligned>
 801d3b6:	1c43      	adds	r3, r0, #1
 801d3b8:	4604      	mov	r4, r0
 801d3ba:	d158      	bne.n	801d46e <_malloc_r+0xf6>
 801d3bc:	f8d8 4000 	ldr.w	r4, [r8]
 801d3c0:	4627      	mov	r7, r4
 801d3c2:	2f00      	cmp	r7, #0
 801d3c4:	d143      	bne.n	801d44e <_malloc_r+0xd6>
 801d3c6:	2c00      	cmp	r4, #0
 801d3c8:	d04b      	beq.n	801d462 <_malloc_r+0xea>
 801d3ca:	6823      	ldr	r3, [r4, #0]
 801d3cc:	4639      	mov	r1, r7
 801d3ce:	4630      	mov	r0, r6
 801d3d0:	eb04 0903 	add.w	r9, r4, r3
 801d3d4:	f000 fc7c 	bl	801dcd0 <_sbrk_r>
 801d3d8:	4581      	cmp	r9, r0
 801d3da:	d142      	bne.n	801d462 <_malloc_r+0xea>
 801d3dc:	6821      	ldr	r1, [r4, #0]
 801d3de:	1a6d      	subs	r5, r5, r1
 801d3e0:	4629      	mov	r1, r5
 801d3e2:	4630      	mov	r0, r6
 801d3e4:	f7ff ffa6 	bl	801d334 <sbrk_aligned>
 801d3e8:	3001      	adds	r0, #1
 801d3ea:	d03a      	beq.n	801d462 <_malloc_r+0xea>
 801d3ec:	6823      	ldr	r3, [r4, #0]
 801d3ee:	442b      	add	r3, r5
 801d3f0:	6023      	str	r3, [r4, #0]
 801d3f2:	f8d8 3000 	ldr.w	r3, [r8]
 801d3f6:	685a      	ldr	r2, [r3, #4]
 801d3f8:	bb62      	cbnz	r2, 801d454 <_malloc_r+0xdc>
 801d3fa:	f8c8 7000 	str.w	r7, [r8]
 801d3fe:	e00f      	b.n	801d420 <_malloc_r+0xa8>
 801d400:	6822      	ldr	r2, [r4, #0]
 801d402:	1b52      	subs	r2, r2, r5
 801d404:	d420      	bmi.n	801d448 <_malloc_r+0xd0>
 801d406:	2a0b      	cmp	r2, #11
 801d408:	d917      	bls.n	801d43a <_malloc_r+0xc2>
 801d40a:	1961      	adds	r1, r4, r5
 801d40c:	42a3      	cmp	r3, r4
 801d40e:	6025      	str	r5, [r4, #0]
 801d410:	bf18      	it	ne
 801d412:	6059      	strne	r1, [r3, #4]
 801d414:	6863      	ldr	r3, [r4, #4]
 801d416:	bf08      	it	eq
 801d418:	f8c8 1000 	streq.w	r1, [r8]
 801d41c:	5162      	str	r2, [r4, r5]
 801d41e:	604b      	str	r3, [r1, #4]
 801d420:	4630      	mov	r0, r6
 801d422:	f000 f82f 	bl	801d484 <__malloc_unlock>
 801d426:	f104 000b 	add.w	r0, r4, #11
 801d42a:	1d23      	adds	r3, r4, #4
 801d42c:	f020 0007 	bic.w	r0, r0, #7
 801d430:	1ac2      	subs	r2, r0, r3
 801d432:	bf1c      	itt	ne
 801d434:	1a1b      	subne	r3, r3, r0
 801d436:	50a3      	strne	r3, [r4, r2]
 801d438:	e7af      	b.n	801d39a <_malloc_r+0x22>
 801d43a:	6862      	ldr	r2, [r4, #4]
 801d43c:	42a3      	cmp	r3, r4
 801d43e:	bf0c      	ite	eq
 801d440:	f8c8 2000 	streq.w	r2, [r8]
 801d444:	605a      	strne	r2, [r3, #4]
 801d446:	e7eb      	b.n	801d420 <_malloc_r+0xa8>
 801d448:	4623      	mov	r3, r4
 801d44a:	6864      	ldr	r4, [r4, #4]
 801d44c:	e7ae      	b.n	801d3ac <_malloc_r+0x34>
 801d44e:	463c      	mov	r4, r7
 801d450:	687f      	ldr	r7, [r7, #4]
 801d452:	e7b6      	b.n	801d3c2 <_malloc_r+0x4a>
 801d454:	461a      	mov	r2, r3
 801d456:	685b      	ldr	r3, [r3, #4]
 801d458:	42a3      	cmp	r3, r4
 801d45a:	d1fb      	bne.n	801d454 <_malloc_r+0xdc>
 801d45c:	2300      	movs	r3, #0
 801d45e:	6053      	str	r3, [r2, #4]
 801d460:	e7de      	b.n	801d420 <_malloc_r+0xa8>
 801d462:	230c      	movs	r3, #12
 801d464:	6033      	str	r3, [r6, #0]
 801d466:	4630      	mov	r0, r6
 801d468:	f000 f80c 	bl	801d484 <__malloc_unlock>
 801d46c:	e794      	b.n	801d398 <_malloc_r+0x20>
 801d46e:	6005      	str	r5, [r0, #0]
 801d470:	e7d6      	b.n	801d420 <_malloc_r+0xa8>
 801d472:	bf00      	nop
 801d474:	200024f8 	.word	0x200024f8

0801d478 <__malloc_lock>:
 801d478:	4801      	ldr	r0, [pc, #4]	@ (801d480 <__malloc_lock+0x8>)
 801d47a:	f7ff b8ae 	b.w	801c5da <__retarget_lock_acquire_recursive>
 801d47e:	bf00      	nop
 801d480:	200024f0 	.word	0x200024f0

0801d484 <__malloc_unlock>:
 801d484:	4801      	ldr	r0, [pc, #4]	@ (801d48c <__malloc_unlock+0x8>)
 801d486:	f7ff b8a9 	b.w	801c5dc <__retarget_lock_release_recursive>
 801d48a:	bf00      	nop
 801d48c:	200024f0 	.word	0x200024f0

0801d490 <_Balloc>:
 801d490:	b570      	push	{r4, r5, r6, lr}
 801d492:	69c6      	ldr	r6, [r0, #28]
 801d494:	4604      	mov	r4, r0
 801d496:	460d      	mov	r5, r1
 801d498:	b976      	cbnz	r6, 801d4b8 <_Balloc+0x28>
 801d49a:	2010      	movs	r0, #16
 801d49c:	f7ff ff42 	bl	801d324 <malloc>
 801d4a0:	4602      	mov	r2, r0
 801d4a2:	61e0      	str	r0, [r4, #28]
 801d4a4:	b920      	cbnz	r0, 801d4b0 <_Balloc+0x20>
 801d4a6:	4b18      	ldr	r3, [pc, #96]	@ (801d508 <_Balloc+0x78>)
 801d4a8:	4818      	ldr	r0, [pc, #96]	@ (801d50c <_Balloc+0x7c>)
 801d4aa:	216b      	movs	r1, #107	@ 0x6b
 801d4ac:	f000 fc2e 	bl	801dd0c <__assert_func>
 801d4b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d4b4:	6006      	str	r6, [r0, #0]
 801d4b6:	60c6      	str	r6, [r0, #12]
 801d4b8:	69e6      	ldr	r6, [r4, #28]
 801d4ba:	68f3      	ldr	r3, [r6, #12]
 801d4bc:	b183      	cbz	r3, 801d4e0 <_Balloc+0x50>
 801d4be:	69e3      	ldr	r3, [r4, #28]
 801d4c0:	68db      	ldr	r3, [r3, #12]
 801d4c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d4c6:	b9b8      	cbnz	r0, 801d4f8 <_Balloc+0x68>
 801d4c8:	2101      	movs	r1, #1
 801d4ca:	fa01 f605 	lsl.w	r6, r1, r5
 801d4ce:	1d72      	adds	r2, r6, #5
 801d4d0:	0092      	lsls	r2, r2, #2
 801d4d2:	4620      	mov	r0, r4
 801d4d4:	f000 fc38 	bl	801dd48 <_calloc_r>
 801d4d8:	b160      	cbz	r0, 801d4f4 <_Balloc+0x64>
 801d4da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d4de:	e00e      	b.n	801d4fe <_Balloc+0x6e>
 801d4e0:	2221      	movs	r2, #33	@ 0x21
 801d4e2:	2104      	movs	r1, #4
 801d4e4:	4620      	mov	r0, r4
 801d4e6:	f000 fc2f 	bl	801dd48 <_calloc_r>
 801d4ea:	69e3      	ldr	r3, [r4, #28]
 801d4ec:	60f0      	str	r0, [r6, #12]
 801d4ee:	68db      	ldr	r3, [r3, #12]
 801d4f0:	2b00      	cmp	r3, #0
 801d4f2:	d1e4      	bne.n	801d4be <_Balloc+0x2e>
 801d4f4:	2000      	movs	r0, #0
 801d4f6:	bd70      	pop	{r4, r5, r6, pc}
 801d4f8:	6802      	ldr	r2, [r0, #0]
 801d4fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d4fe:	2300      	movs	r3, #0
 801d500:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d504:	e7f7      	b.n	801d4f6 <_Balloc+0x66>
 801d506:	bf00      	nop
 801d508:	0801f469 	.word	0x0801f469
 801d50c:	0801f4e9 	.word	0x0801f4e9

0801d510 <_Bfree>:
 801d510:	b570      	push	{r4, r5, r6, lr}
 801d512:	69c6      	ldr	r6, [r0, #28]
 801d514:	4605      	mov	r5, r0
 801d516:	460c      	mov	r4, r1
 801d518:	b976      	cbnz	r6, 801d538 <_Bfree+0x28>
 801d51a:	2010      	movs	r0, #16
 801d51c:	f7ff ff02 	bl	801d324 <malloc>
 801d520:	4602      	mov	r2, r0
 801d522:	61e8      	str	r0, [r5, #28]
 801d524:	b920      	cbnz	r0, 801d530 <_Bfree+0x20>
 801d526:	4b09      	ldr	r3, [pc, #36]	@ (801d54c <_Bfree+0x3c>)
 801d528:	4809      	ldr	r0, [pc, #36]	@ (801d550 <_Bfree+0x40>)
 801d52a:	218f      	movs	r1, #143	@ 0x8f
 801d52c:	f000 fbee 	bl	801dd0c <__assert_func>
 801d530:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d534:	6006      	str	r6, [r0, #0]
 801d536:	60c6      	str	r6, [r0, #12]
 801d538:	b13c      	cbz	r4, 801d54a <_Bfree+0x3a>
 801d53a:	69eb      	ldr	r3, [r5, #28]
 801d53c:	6862      	ldr	r2, [r4, #4]
 801d53e:	68db      	ldr	r3, [r3, #12]
 801d540:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d544:	6021      	str	r1, [r4, #0]
 801d546:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d54a:	bd70      	pop	{r4, r5, r6, pc}
 801d54c:	0801f469 	.word	0x0801f469
 801d550:	0801f4e9 	.word	0x0801f4e9

0801d554 <__multadd>:
 801d554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d558:	690d      	ldr	r5, [r1, #16]
 801d55a:	4607      	mov	r7, r0
 801d55c:	460c      	mov	r4, r1
 801d55e:	461e      	mov	r6, r3
 801d560:	f101 0c14 	add.w	ip, r1, #20
 801d564:	2000      	movs	r0, #0
 801d566:	f8dc 3000 	ldr.w	r3, [ip]
 801d56a:	b299      	uxth	r1, r3
 801d56c:	fb02 6101 	mla	r1, r2, r1, r6
 801d570:	0c1e      	lsrs	r6, r3, #16
 801d572:	0c0b      	lsrs	r3, r1, #16
 801d574:	fb02 3306 	mla	r3, r2, r6, r3
 801d578:	b289      	uxth	r1, r1
 801d57a:	3001      	adds	r0, #1
 801d57c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801d580:	4285      	cmp	r5, r0
 801d582:	f84c 1b04 	str.w	r1, [ip], #4
 801d586:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d58a:	dcec      	bgt.n	801d566 <__multadd+0x12>
 801d58c:	b30e      	cbz	r6, 801d5d2 <__multadd+0x7e>
 801d58e:	68a3      	ldr	r3, [r4, #8]
 801d590:	42ab      	cmp	r3, r5
 801d592:	dc19      	bgt.n	801d5c8 <__multadd+0x74>
 801d594:	6861      	ldr	r1, [r4, #4]
 801d596:	4638      	mov	r0, r7
 801d598:	3101      	adds	r1, #1
 801d59a:	f7ff ff79 	bl	801d490 <_Balloc>
 801d59e:	4680      	mov	r8, r0
 801d5a0:	b928      	cbnz	r0, 801d5ae <__multadd+0x5a>
 801d5a2:	4602      	mov	r2, r0
 801d5a4:	4b0c      	ldr	r3, [pc, #48]	@ (801d5d8 <__multadd+0x84>)
 801d5a6:	480d      	ldr	r0, [pc, #52]	@ (801d5dc <__multadd+0x88>)
 801d5a8:	21ba      	movs	r1, #186	@ 0xba
 801d5aa:	f000 fbaf 	bl	801dd0c <__assert_func>
 801d5ae:	6922      	ldr	r2, [r4, #16]
 801d5b0:	3202      	adds	r2, #2
 801d5b2:	f104 010c 	add.w	r1, r4, #12
 801d5b6:	0092      	lsls	r2, r2, #2
 801d5b8:	300c      	adds	r0, #12
 801d5ba:	f000 fb99 	bl	801dcf0 <memcpy>
 801d5be:	4621      	mov	r1, r4
 801d5c0:	4638      	mov	r0, r7
 801d5c2:	f7ff ffa5 	bl	801d510 <_Bfree>
 801d5c6:	4644      	mov	r4, r8
 801d5c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d5cc:	3501      	adds	r5, #1
 801d5ce:	615e      	str	r6, [r3, #20]
 801d5d0:	6125      	str	r5, [r4, #16]
 801d5d2:	4620      	mov	r0, r4
 801d5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d5d8:	0801f4d8 	.word	0x0801f4d8
 801d5dc:	0801f4e9 	.word	0x0801f4e9

0801d5e0 <__hi0bits>:
 801d5e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801d5e4:	4603      	mov	r3, r0
 801d5e6:	bf36      	itet	cc
 801d5e8:	0403      	lslcc	r3, r0, #16
 801d5ea:	2000      	movcs	r0, #0
 801d5ec:	2010      	movcc	r0, #16
 801d5ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d5f2:	bf3c      	itt	cc
 801d5f4:	021b      	lslcc	r3, r3, #8
 801d5f6:	3008      	addcc	r0, #8
 801d5f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d5fc:	bf3c      	itt	cc
 801d5fe:	011b      	lslcc	r3, r3, #4
 801d600:	3004      	addcc	r0, #4
 801d602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d606:	bf3c      	itt	cc
 801d608:	009b      	lslcc	r3, r3, #2
 801d60a:	3002      	addcc	r0, #2
 801d60c:	2b00      	cmp	r3, #0
 801d60e:	db05      	blt.n	801d61c <__hi0bits+0x3c>
 801d610:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801d614:	f100 0001 	add.w	r0, r0, #1
 801d618:	bf08      	it	eq
 801d61a:	2020      	moveq	r0, #32
 801d61c:	4770      	bx	lr

0801d61e <__lo0bits>:
 801d61e:	6803      	ldr	r3, [r0, #0]
 801d620:	4602      	mov	r2, r0
 801d622:	f013 0007 	ands.w	r0, r3, #7
 801d626:	d00b      	beq.n	801d640 <__lo0bits+0x22>
 801d628:	07d9      	lsls	r1, r3, #31
 801d62a:	d421      	bmi.n	801d670 <__lo0bits+0x52>
 801d62c:	0798      	lsls	r0, r3, #30
 801d62e:	bf49      	itett	mi
 801d630:	085b      	lsrmi	r3, r3, #1
 801d632:	089b      	lsrpl	r3, r3, #2
 801d634:	2001      	movmi	r0, #1
 801d636:	6013      	strmi	r3, [r2, #0]
 801d638:	bf5c      	itt	pl
 801d63a:	6013      	strpl	r3, [r2, #0]
 801d63c:	2002      	movpl	r0, #2
 801d63e:	4770      	bx	lr
 801d640:	b299      	uxth	r1, r3
 801d642:	b909      	cbnz	r1, 801d648 <__lo0bits+0x2a>
 801d644:	0c1b      	lsrs	r3, r3, #16
 801d646:	2010      	movs	r0, #16
 801d648:	b2d9      	uxtb	r1, r3
 801d64a:	b909      	cbnz	r1, 801d650 <__lo0bits+0x32>
 801d64c:	3008      	adds	r0, #8
 801d64e:	0a1b      	lsrs	r3, r3, #8
 801d650:	0719      	lsls	r1, r3, #28
 801d652:	bf04      	itt	eq
 801d654:	091b      	lsreq	r3, r3, #4
 801d656:	3004      	addeq	r0, #4
 801d658:	0799      	lsls	r1, r3, #30
 801d65a:	bf04      	itt	eq
 801d65c:	089b      	lsreq	r3, r3, #2
 801d65e:	3002      	addeq	r0, #2
 801d660:	07d9      	lsls	r1, r3, #31
 801d662:	d403      	bmi.n	801d66c <__lo0bits+0x4e>
 801d664:	085b      	lsrs	r3, r3, #1
 801d666:	f100 0001 	add.w	r0, r0, #1
 801d66a:	d003      	beq.n	801d674 <__lo0bits+0x56>
 801d66c:	6013      	str	r3, [r2, #0]
 801d66e:	4770      	bx	lr
 801d670:	2000      	movs	r0, #0
 801d672:	4770      	bx	lr
 801d674:	2020      	movs	r0, #32
 801d676:	4770      	bx	lr

0801d678 <__i2b>:
 801d678:	b510      	push	{r4, lr}
 801d67a:	460c      	mov	r4, r1
 801d67c:	2101      	movs	r1, #1
 801d67e:	f7ff ff07 	bl	801d490 <_Balloc>
 801d682:	4602      	mov	r2, r0
 801d684:	b928      	cbnz	r0, 801d692 <__i2b+0x1a>
 801d686:	4b05      	ldr	r3, [pc, #20]	@ (801d69c <__i2b+0x24>)
 801d688:	4805      	ldr	r0, [pc, #20]	@ (801d6a0 <__i2b+0x28>)
 801d68a:	f240 1145 	movw	r1, #325	@ 0x145
 801d68e:	f000 fb3d 	bl	801dd0c <__assert_func>
 801d692:	2301      	movs	r3, #1
 801d694:	6144      	str	r4, [r0, #20]
 801d696:	6103      	str	r3, [r0, #16]
 801d698:	bd10      	pop	{r4, pc}
 801d69a:	bf00      	nop
 801d69c:	0801f4d8 	.word	0x0801f4d8
 801d6a0:	0801f4e9 	.word	0x0801f4e9

0801d6a4 <__multiply>:
 801d6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6a8:	4617      	mov	r7, r2
 801d6aa:	690a      	ldr	r2, [r1, #16]
 801d6ac:	693b      	ldr	r3, [r7, #16]
 801d6ae:	429a      	cmp	r2, r3
 801d6b0:	bfa8      	it	ge
 801d6b2:	463b      	movge	r3, r7
 801d6b4:	4689      	mov	r9, r1
 801d6b6:	bfa4      	itt	ge
 801d6b8:	460f      	movge	r7, r1
 801d6ba:	4699      	movge	r9, r3
 801d6bc:	693d      	ldr	r5, [r7, #16]
 801d6be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d6c2:	68bb      	ldr	r3, [r7, #8]
 801d6c4:	6879      	ldr	r1, [r7, #4]
 801d6c6:	eb05 060a 	add.w	r6, r5, sl
 801d6ca:	42b3      	cmp	r3, r6
 801d6cc:	b085      	sub	sp, #20
 801d6ce:	bfb8      	it	lt
 801d6d0:	3101      	addlt	r1, #1
 801d6d2:	f7ff fedd 	bl	801d490 <_Balloc>
 801d6d6:	b930      	cbnz	r0, 801d6e6 <__multiply+0x42>
 801d6d8:	4602      	mov	r2, r0
 801d6da:	4b41      	ldr	r3, [pc, #260]	@ (801d7e0 <__multiply+0x13c>)
 801d6dc:	4841      	ldr	r0, [pc, #260]	@ (801d7e4 <__multiply+0x140>)
 801d6de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801d6e2:	f000 fb13 	bl	801dd0c <__assert_func>
 801d6e6:	f100 0414 	add.w	r4, r0, #20
 801d6ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801d6ee:	4623      	mov	r3, r4
 801d6f0:	2200      	movs	r2, #0
 801d6f2:	4573      	cmp	r3, lr
 801d6f4:	d320      	bcc.n	801d738 <__multiply+0x94>
 801d6f6:	f107 0814 	add.w	r8, r7, #20
 801d6fa:	f109 0114 	add.w	r1, r9, #20
 801d6fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801d702:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801d706:	9302      	str	r3, [sp, #8]
 801d708:	1beb      	subs	r3, r5, r7
 801d70a:	3b15      	subs	r3, #21
 801d70c:	f023 0303 	bic.w	r3, r3, #3
 801d710:	3304      	adds	r3, #4
 801d712:	3715      	adds	r7, #21
 801d714:	42bd      	cmp	r5, r7
 801d716:	bf38      	it	cc
 801d718:	2304      	movcc	r3, #4
 801d71a:	9301      	str	r3, [sp, #4]
 801d71c:	9b02      	ldr	r3, [sp, #8]
 801d71e:	9103      	str	r1, [sp, #12]
 801d720:	428b      	cmp	r3, r1
 801d722:	d80c      	bhi.n	801d73e <__multiply+0x9a>
 801d724:	2e00      	cmp	r6, #0
 801d726:	dd03      	ble.n	801d730 <__multiply+0x8c>
 801d728:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d72c:	2b00      	cmp	r3, #0
 801d72e:	d055      	beq.n	801d7dc <__multiply+0x138>
 801d730:	6106      	str	r6, [r0, #16]
 801d732:	b005      	add	sp, #20
 801d734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d738:	f843 2b04 	str.w	r2, [r3], #4
 801d73c:	e7d9      	b.n	801d6f2 <__multiply+0x4e>
 801d73e:	f8b1 a000 	ldrh.w	sl, [r1]
 801d742:	f1ba 0f00 	cmp.w	sl, #0
 801d746:	d01f      	beq.n	801d788 <__multiply+0xe4>
 801d748:	46c4      	mov	ip, r8
 801d74a:	46a1      	mov	r9, r4
 801d74c:	2700      	movs	r7, #0
 801d74e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801d752:	f8d9 3000 	ldr.w	r3, [r9]
 801d756:	fa1f fb82 	uxth.w	fp, r2
 801d75a:	b29b      	uxth	r3, r3
 801d75c:	fb0a 330b 	mla	r3, sl, fp, r3
 801d760:	443b      	add	r3, r7
 801d762:	f8d9 7000 	ldr.w	r7, [r9]
 801d766:	0c12      	lsrs	r2, r2, #16
 801d768:	0c3f      	lsrs	r7, r7, #16
 801d76a:	fb0a 7202 	mla	r2, sl, r2, r7
 801d76e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801d772:	b29b      	uxth	r3, r3
 801d774:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d778:	4565      	cmp	r5, ip
 801d77a:	f849 3b04 	str.w	r3, [r9], #4
 801d77e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801d782:	d8e4      	bhi.n	801d74e <__multiply+0xaa>
 801d784:	9b01      	ldr	r3, [sp, #4]
 801d786:	50e7      	str	r7, [r4, r3]
 801d788:	9b03      	ldr	r3, [sp, #12]
 801d78a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801d78e:	3104      	adds	r1, #4
 801d790:	f1b9 0f00 	cmp.w	r9, #0
 801d794:	d020      	beq.n	801d7d8 <__multiply+0x134>
 801d796:	6823      	ldr	r3, [r4, #0]
 801d798:	4647      	mov	r7, r8
 801d79a:	46a4      	mov	ip, r4
 801d79c:	f04f 0a00 	mov.w	sl, #0
 801d7a0:	f8b7 b000 	ldrh.w	fp, [r7]
 801d7a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801d7a8:	fb09 220b 	mla	r2, r9, fp, r2
 801d7ac:	4452      	add	r2, sl
 801d7ae:	b29b      	uxth	r3, r3
 801d7b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d7b4:	f84c 3b04 	str.w	r3, [ip], #4
 801d7b8:	f857 3b04 	ldr.w	r3, [r7], #4
 801d7bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d7c0:	f8bc 3000 	ldrh.w	r3, [ip]
 801d7c4:	fb09 330a 	mla	r3, r9, sl, r3
 801d7c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801d7cc:	42bd      	cmp	r5, r7
 801d7ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d7d2:	d8e5      	bhi.n	801d7a0 <__multiply+0xfc>
 801d7d4:	9a01      	ldr	r2, [sp, #4]
 801d7d6:	50a3      	str	r3, [r4, r2]
 801d7d8:	3404      	adds	r4, #4
 801d7da:	e79f      	b.n	801d71c <__multiply+0x78>
 801d7dc:	3e01      	subs	r6, #1
 801d7de:	e7a1      	b.n	801d724 <__multiply+0x80>
 801d7e0:	0801f4d8 	.word	0x0801f4d8
 801d7e4:	0801f4e9 	.word	0x0801f4e9

0801d7e8 <__pow5mult>:
 801d7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d7ec:	4615      	mov	r5, r2
 801d7ee:	f012 0203 	ands.w	r2, r2, #3
 801d7f2:	4607      	mov	r7, r0
 801d7f4:	460e      	mov	r6, r1
 801d7f6:	d007      	beq.n	801d808 <__pow5mult+0x20>
 801d7f8:	4c25      	ldr	r4, [pc, #148]	@ (801d890 <__pow5mult+0xa8>)
 801d7fa:	3a01      	subs	r2, #1
 801d7fc:	2300      	movs	r3, #0
 801d7fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d802:	f7ff fea7 	bl	801d554 <__multadd>
 801d806:	4606      	mov	r6, r0
 801d808:	10ad      	asrs	r5, r5, #2
 801d80a:	d03d      	beq.n	801d888 <__pow5mult+0xa0>
 801d80c:	69fc      	ldr	r4, [r7, #28]
 801d80e:	b97c      	cbnz	r4, 801d830 <__pow5mult+0x48>
 801d810:	2010      	movs	r0, #16
 801d812:	f7ff fd87 	bl	801d324 <malloc>
 801d816:	4602      	mov	r2, r0
 801d818:	61f8      	str	r0, [r7, #28]
 801d81a:	b928      	cbnz	r0, 801d828 <__pow5mult+0x40>
 801d81c:	4b1d      	ldr	r3, [pc, #116]	@ (801d894 <__pow5mult+0xac>)
 801d81e:	481e      	ldr	r0, [pc, #120]	@ (801d898 <__pow5mult+0xb0>)
 801d820:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801d824:	f000 fa72 	bl	801dd0c <__assert_func>
 801d828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d82c:	6004      	str	r4, [r0, #0]
 801d82e:	60c4      	str	r4, [r0, #12]
 801d830:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801d834:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d838:	b94c      	cbnz	r4, 801d84e <__pow5mult+0x66>
 801d83a:	f240 2171 	movw	r1, #625	@ 0x271
 801d83e:	4638      	mov	r0, r7
 801d840:	f7ff ff1a 	bl	801d678 <__i2b>
 801d844:	2300      	movs	r3, #0
 801d846:	f8c8 0008 	str.w	r0, [r8, #8]
 801d84a:	4604      	mov	r4, r0
 801d84c:	6003      	str	r3, [r0, #0]
 801d84e:	f04f 0900 	mov.w	r9, #0
 801d852:	07eb      	lsls	r3, r5, #31
 801d854:	d50a      	bpl.n	801d86c <__pow5mult+0x84>
 801d856:	4631      	mov	r1, r6
 801d858:	4622      	mov	r2, r4
 801d85a:	4638      	mov	r0, r7
 801d85c:	f7ff ff22 	bl	801d6a4 <__multiply>
 801d860:	4631      	mov	r1, r6
 801d862:	4680      	mov	r8, r0
 801d864:	4638      	mov	r0, r7
 801d866:	f7ff fe53 	bl	801d510 <_Bfree>
 801d86a:	4646      	mov	r6, r8
 801d86c:	106d      	asrs	r5, r5, #1
 801d86e:	d00b      	beq.n	801d888 <__pow5mult+0xa0>
 801d870:	6820      	ldr	r0, [r4, #0]
 801d872:	b938      	cbnz	r0, 801d884 <__pow5mult+0x9c>
 801d874:	4622      	mov	r2, r4
 801d876:	4621      	mov	r1, r4
 801d878:	4638      	mov	r0, r7
 801d87a:	f7ff ff13 	bl	801d6a4 <__multiply>
 801d87e:	6020      	str	r0, [r4, #0]
 801d880:	f8c0 9000 	str.w	r9, [r0]
 801d884:	4604      	mov	r4, r0
 801d886:	e7e4      	b.n	801d852 <__pow5mult+0x6a>
 801d888:	4630      	mov	r0, r6
 801d88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d88e:	bf00      	nop
 801d890:	0801f59c 	.word	0x0801f59c
 801d894:	0801f469 	.word	0x0801f469
 801d898:	0801f4e9 	.word	0x0801f4e9

0801d89c <__lshift>:
 801d89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d8a0:	460c      	mov	r4, r1
 801d8a2:	6849      	ldr	r1, [r1, #4]
 801d8a4:	6923      	ldr	r3, [r4, #16]
 801d8a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d8aa:	68a3      	ldr	r3, [r4, #8]
 801d8ac:	4607      	mov	r7, r0
 801d8ae:	4691      	mov	r9, r2
 801d8b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d8b4:	f108 0601 	add.w	r6, r8, #1
 801d8b8:	42b3      	cmp	r3, r6
 801d8ba:	db0b      	blt.n	801d8d4 <__lshift+0x38>
 801d8bc:	4638      	mov	r0, r7
 801d8be:	f7ff fde7 	bl	801d490 <_Balloc>
 801d8c2:	4605      	mov	r5, r0
 801d8c4:	b948      	cbnz	r0, 801d8da <__lshift+0x3e>
 801d8c6:	4602      	mov	r2, r0
 801d8c8:	4b28      	ldr	r3, [pc, #160]	@ (801d96c <__lshift+0xd0>)
 801d8ca:	4829      	ldr	r0, [pc, #164]	@ (801d970 <__lshift+0xd4>)
 801d8cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801d8d0:	f000 fa1c 	bl	801dd0c <__assert_func>
 801d8d4:	3101      	adds	r1, #1
 801d8d6:	005b      	lsls	r3, r3, #1
 801d8d8:	e7ee      	b.n	801d8b8 <__lshift+0x1c>
 801d8da:	2300      	movs	r3, #0
 801d8dc:	f100 0114 	add.w	r1, r0, #20
 801d8e0:	f100 0210 	add.w	r2, r0, #16
 801d8e4:	4618      	mov	r0, r3
 801d8e6:	4553      	cmp	r3, sl
 801d8e8:	db33      	blt.n	801d952 <__lshift+0xb6>
 801d8ea:	6920      	ldr	r0, [r4, #16]
 801d8ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d8f0:	f104 0314 	add.w	r3, r4, #20
 801d8f4:	f019 091f 	ands.w	r9, r9, #31
 801d8f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d8fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d900:	d02b      	beq.n	801d95a <__lshift+0xbe>
 801d902:	f1c9 0e20 	rsb	lr, r9, #32
 801d906:	468a      	mov	sl, r1
 801d908:	2200      	movs	r2, #0
 801d90a:	6818      	ldr	r0, [r3, #0]
 801d90c:	fa00 f009 	lsl.w	r0, r0, r9
 801d910:	4310      	orrs	r0, r2
 801d912:	f84a 0b04 	str.w	r0, [sl], #4
 801d916:	f853 2b04 	ldr.w	r2, [r3], #4
 801d91a:	459c      	cmp	ip, r3
 801d91c:	fa22 f20e 	lsr.w	r2, r2, lr
 801d920:	d8f3      	bhi.n	801d90a <__lshift+0x6e>
 801d922:	ebac 0304 	sub.w	r3, ip, r4
 801d926:	3b15      	subs	r3, #21
 801d928:	f023 0303 	bic.w	r3, r3, #3
 801d92c:	3304      	adds	r3, #4
 801d92e:	f104 0015 	add.w	r0, r4, #21
 801d932:	4560      	cmp	r0, ip
 801d934:	bf88      	it	hi
 801d936:	2304      	movhi	r3, #4
 801d938:	50ca      	str	r2, [r1, r3]
 801d93a:	b10a      	cbz	r2, 801d940 <__lshift+0xa4>
 801d93c:	f108 0602 	add.w	r6, r8, #2
 801d940:	3e01      	subs	r6, #1
 801d942:	4638      	mov	r0, r7
 801d944:	612e      	str	r6, [r5, #16]
 801d946:	4621      	mov	r1, r4
 801d948:	f7ff fde2 	bl	801d510 <_Bfree>
 801d94c:	4628      	mov	r0, r5
 801d94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d952:	f842 0f04 	str.w	r0, [r2, #4]!
 801d956:	3301      	adds	r3, #1
 801d958:	e7c5      	b.n	801d8e6 <__lshift+0x4a>
 801d95a:	3904      	subs	r1, #4
 801d95c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d960:	f841 2f04 	str.w	r2, [r1, #4]!
 801d964:	459c      	cmp	ip, r3
 801d966:	d8f9      	bhi.n	801d95c <__lshift+0xc0>
 801d968:	e7ea      	b.n	801d940 <__lshift+0xa4>
 801d96a:	bf00      	nop
 801d96c:	0801f4d8 	.word	0x0801f4d8
 801d970:	0801f4e9 	.word	0x0801f4e9

0801d974 <__mcmp>:
 801d974:	690a      	ldr	r2, [r1, #16]
 801d976:	4603      	mov	r3, r0
 801d978:	6900      	ldr	r0, [r0, #16]
 801d97a:	1a80      	subs	r0, r0, r2
 801d97c:	b530      	push	{r4, r5, lr}
 801d97e:	d10e      	bne.n	801d99e <__mcmp+0x2a>
 801d980:	3314      	adds	r3, #20
 801d982:	3114      	adds	r1, #20
 801d984:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801d988:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801d98c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d990:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d994:	4295      	cmp	r5, r2
 801d996:	d003      	beq.n	801d9a0 <__mcmp+0x2c>
 801d998:	d205      	bcs.n	801d9a6 <__mcmp+0x32>
 801d99a:	f04f 30ff 	mov.w	r0, #4294967295
 801d99e:	bd30      	pop	{r4, r5, pc}
 801d9a0:	42a3      	cmp	r3, r4
 801d9a2:	d3f3      	bcc.n	801d98c <__mcmp+0x18>
 801d9a4:	e7fb      	b.n	801d99e <__mcmp+0x2a>
 801d9a6:	2001      	movs	r0, #1
 801d9a8:	e7f9      	b.n	801d99e <__mcmp+0x2a>
	...

0801d9ac <__mdiff>:
 801d9ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d9b0:	4689      	mov	r9, r1
 801d9b2:	4606      	mov	r6, r0
 801d9b4:	4611      	mov	r1, r2
 801d9b6:	4648      	mov	r0, r9
 801d9b8:	4614      	mov	r4, r2
 801d9ba:	f7ff ffdb 	bl	801d974 <__mcmp>
 801d9be:	1e05      	subs	r5, r0, #0
 801d9c0:	d112      	bne.n	801d9e8 <__mdiff+0x3c>
 801d9c2:	4629      	mov	r1, r5
 801d9c4:	4630      	mov	r0, r6
 801d9c6:	f7ff fd63 	bl	801d490 <_Balloc>
 801d9ca:	4602      	mov	r2, r0
 801d9cc:	b928      	cbnz	r0, 801d9da <__mdiff+0x2e>
 801d9ce:	4b3e      	ldr	r3, [pc, #248]	@ (801dac8 <__mdiff+0x11c>)
 801d9d0:	f240 2137 	movw	r1, #567	@ 0x237
 801d9d4:	483d      	ldr	r0, [pc, #244]	@ (801dacc <__mdiff+0x120>)
 801d9d6:	f000 f999 	bl	801dd0c <__assert_func>
 801d9da:	2301      	movs	r3, #1
 801d9dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d9e0:	4610      	mov	r0, r2
 801d9e2:	b003      	add	sp, #12
 801d9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d9e8:	bfbc      	itt	lt
 801d9ea:	464b      	movlt	r3, r9
 801d9ec:	46a1      	movlt	r9, r4
 801d9ee:	4630      	mov	r0, r6
 801d9f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801d9f4:	bfba      	itte	lt
 801d9f6:	461c      	movlt	r4, r3
 801d9f8:	2501      	movlt	r5, #1
 801d9fa:	2500      	movge	r5, #0
 801d9fc:	f7ff fd48 	bl	801d490 <_Balloc>
 801da00:	4602      	mov	r2, r0
 801da02:	b918      	cbnz	r0, 801da0c <__mdiff+0x60>
 801da04:	4b30      	ldr	r3, [pc, #192]	@ (801dac8 <__mdiff+0x11c>)
 801da06:	f240 2145 	movw	r1, #581	@ 0x245
 801da0a:	e7e3      	b.n	801d9d4 <__mdiff+0x28>
 801da0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801da10:	6926      	ldr	r6, [r4, #16]
 801da12:	60c5      	str	r5, [r0, #12]
 801da14:	f109 0310 	add.w	r3, r9, #16
 801da18:	f109 0514 	add.w	r5, r9, #20
 801da1c:	f104 0e14 	add.w	lr, r4, #20
 801da20:	f100 0b14 	add.w	fp, r0, #20
 801da24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801da28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801da2c:	9301      	str	r3, [sp, #4]
 801da2e:	46d9      	mov	r9, fp
 801da30:	f04f 0c00 	mov.w	ip, #0
 801da34:	9b01      	ldr	r3, [sp, #4]
 801da36:	f85e 0b04 	ldr.w	r0, [lr], #4
 801da3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801da3e:	9301      	str	r3, [sp, #4]
 801da40:	b281      	uxth	r1, r0
 801da42:	fa1f f38a 	uxth.w	r3, sl
 801da46:	1a5b      	subs	r3, r3, r1
 801da48:	0c00      	lsrs	r0, r0, #16
 801da4a:	4463      	add	r3, ip
 801da4c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801da50:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801da54:	b29b      	uxth	r3, r3
 801da56:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801da5a:	4576      	cmp	r6, lr
 801da5c:	f849 3b04 	str.w	r3, [r9], #4
 801da60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801da64:	d8e6      	bhi.n	801da34 <__mdiff+0x88>
 801da66:	1b33      	subs	r3, r6, r4
 801da68:	3b15      	subs	r3, #21
 801da6a:	f023 0303 	bic.w	r3, r3, #3
 801da6e:	3415      	adds	r4, #21
 801da70:	3304      	adds	r3, #4
 801da72:	42a6      	cmp	r6, r4
 801da74:	bf38      	it	cc
 801da76:	2304      	movcc	r3, #4
 801da78:	441d      	add	r5, r3
 801da7a:	445b      	add	r3, fp
 801da7c:	461e      	mov	r6, r3
 801da7e:	462c      	mov	r4, r5
 801da80:	4544      	cmp	r4, r8
 801da82:	d30e      	bcc.n	801daa2 <__mdiff+0xf6>
 801da84:	f108 0103 	add.w	r1, r8, #3
 801da88:	1b49      	subs	r1, r1, r5
 801da8a:	f021 0103 	bic.w	r1, r1, #3
 801da8e:	3d03      	subs	r5, #3
 801da90:	45a8      	cmp	r8, r5
 801da92:	bf38      	it	cc
 801da94:	2100      	movcc	r1, #0
 801da96:	440b      	add	r3, r1
 801da98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801da9c:	b191      	cbz	r1, 801dac4 <__mdiff+0x118>
 801da9e:	6117      	str	r7, [r2, #16]
 801daa0:	e79e      	b.n	801d9e0 <__mdiff+0x34>
 801daa2:	f854 1b04 	ldr.w	r1, [r4], #4
 801daa6:	46e6      	mov	lr, ip
 801daa8:	0c08      	lsrs	r0, r1, #16
 801daaa:	fa1c fc81 	uxtah	ip, ip, r1
 801daae:	4471      	add	r1, lr
 801dab0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801dab4:	b289      	uxth	r1, r1
 801dab6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801daba:	f846 1b04 	str.w	r1, [r6], #4
 801dabe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801dac2:	e7dd      	b.n	801da80 <__mdiff+0xd4>
 801dac4:	3f01      	subs	r7, #1
 801dac6:	e7e7      	b.n	801da98 <__mdiff+0xec>
 801dac8:	0801f4d8 	.word	0x0801f4d8
 801dacc:	0801f4e9 	.word	0x0801f4e9

0801dad0 <__d2b>:
 801dad0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 801dad4:	2101      	movs	r1, #1
 801dad6:	9e08      	ldr	r6, [sp, #32]
 801dad8:	4690      	mov	r8, r2
 801dada:	4699      	mov	r9, r3
 801dadc:	f7ff fcd8 	bl	801d490 <_Balloc>
 801dae0:	4604      	mov	r4, r0
 801dae2:	b930      	cbnz	r0, 801daf2 <__d2b+0x22>
 801dae4:	4602      	mov	r2, r0
 801dae6:	4b24      	ldr	r3, [pc, #144]	@ (801db78 <__d2b+0xa8>)
 801dae8:	4824      	ldr	r0, [pc, #144]	@ (801db7c <__d2b+0xac>)
 801daea:	f240 310f 	movw	r1, #783	@ 0x30f
 801daee:	f000 f90d 	bl	801dd0c <__assert_func>
 801daf2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801daf6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dafa:	b10d      	cbz	r5, 801db00 <__d2b+0x30>
 801dafc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801db00:	9301      	str	r3, [sp, #4]
 801db02:	f1b8 0300 	subs.w	r3, r8, #0
 801db06:	d024      	beq.n	801db52 <__d2b+0x82>
 801db08:	4668      	mov	r0, sp
 801db0a:	9300      	str	r3, [sp, #0]
 801db0c:	f7ff fd87 	bl	801d61e <__lo0bits>
 801db10:	e9dd 1200 	ldrd	r1, r2, [sp]
 801db14:	b1d8      	cbz	r0, 801db4e <__d2b+0x7e>
 801db16:	f1c0 0320 	rsb	r3, r0, #32
 801db1a:	fa02 f303 	lsl.w	r3, r2, r3
 801db1e:	430b      	orrs	r3, r1
 801db20:	40c2      	lsrs	r2, r0
 801db22:	6163      	str	r3, [r4, #20]
 801db24:	9201      	str	r2, [sp, #4]
 801db26:	9b01      	ldr	r3, [sp, #4]
 801db28:	61a3      	str	r3, [r4, #24]
 801db2a:	2b00      	cmp	r3, #0
 801db2c:	bf0c      	ite	eq
 801db2e:	2201      	moveq	r2, #1
 801db30:	2202      	movne	r2, #2
 801db32:	6122      	str	r2, [r4, #16]
 801db34:	b1ad      	cbz	r5, 801db62 <__d2b+0x92>
 801db36:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801db3a:	4405      	add	r5, r0
 801db3c:	6035      	str	r5, [r6, #0]
 801db3e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801db42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801db44:	6018      	str	r0, [r3, #0]
 801db46:	4620      	mov	r0, r4
 801db48:	b002      	add	sp, #8
 801db4a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801db4e:	6161      	str	r1, [r4, #20]
 801db50:	e7e9      	b.n	801db26 <__d2b+0x56>
 801db52:	a801      	add	r0, sp, #4
 801db54:	f7ff fd63 	bl	801d61e <__lo0bits>
 801db58:	9b01      	ldr	r3, [sp, #4]
 801db5a:	6163      	str	r3, [r4, #20]
 801db5c:	3020      	adds	r0, #32
 801db5e:	2201      	movs	r2, #1
 801db60:	e7e7      	b.n	801db32 <__d2b+0x62>
 801db62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801db66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801db6a:	6030      	str	r0, [r6, #0]
 801db6c:	6918      	ldr	r0, [r3, #16]
 801db6e:	f7ff fd37 	bl	801d5e0 <__hi0bits>
 801db72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801db76:	e7e4      	b.n	801db42 <__d2b+0x72>
 801db78:	0801f4d8 	.word	0x0801f4d8
 801db7c:	0801f4e9 	.word	0x0801f4e9

0801db80 <__sflush_r>:
 801db80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801db84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db86:	0716      	lsls	r6, r2, #28
 801db88:	4605      	mov	r5, r0
 801db8a:	460c      	mov	r4, r1
 801db8c:	d454      	bmi.n	801dc38 <__sflush_r+0xb8>
 801db8e:	684b      	ldr	r3, [r1, #4]
 801db90:	2b00      	cmp	r3, #0
 801db92:	dc02      	bgt.n	801db9a <__sflush_r+0x1a>
 801db94:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801db96:	2b00      	cmp	r3, #0
 801db98:	dd48      	ble.n	801dc2c <__sflush_r+0xac>
 801db9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801db9c:	2e00      	cmp	r6, #0
 801db9e:	d045      	beq.n	801dc2c <__sflush_r+0xac>
 801dba0:	2300      	movs	r3, #0
 801dba2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dba6:	682f      	ldr	r7, [r5, #0]
 801dba8:	6a21      	ldr	r1, [r4, #32]
 801dbaa:	602b      	str	r3, [r5, #0]
 801dbac:	d030      	beq.n	801dc10 <__sflush_r+0x90>
 801dbae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dbb0:	89a3      	ldrh	r3, [r4, #12]
 801dbb2:	0759      	lsls	r1, r3, #29
 801dbb4:	d505      	bpl.n	801dbc2 <__sflush_r+0x42>
 801dbb6:	6863      	ldr	r3, [r4, #4]
 801dbb8:	1ad2      	subs	r2, r2, r3
 801dbba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dbbc:	b10b      	cbz	r3, 801dbc2 <__sflush_r+0x42>
 801dbbe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dbc0:	1ad2      	subs	r2, r2, r3
 801dbc2:	2300      	movs	r3, #0
 801dbc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dbc6:	6a21      	ldr	r1, [r4, #32]
 801dbc8:	4628      	mov	r0, r5
 801dbca:	47b0      	blx	r6
 801dbcc:	1c43      	adds	r3, r0, #1
 801dbce:	89a3      	ldrh	r3, [r4, #12]
 801dbd0:	d106      	bne.n	801dbe0 <__sflush_r+0x60>
 801dbd2:	6829      	ldr	r1, [r5, #0]
 801dbd4:	291d      	cmp	r1, #29
 801dbd6:	d82b      	bhi.n	801dc30 <__sflush_r+0xb0>
 801dbd8:	4a28      	ldr	r2, [pc, #160]	@ (801dc7c <__sflush_r+0xfc>)
 801dbda:	40ca      	lsrs	r2, r1
 801dbdc:	07d6      	lsls	r6, r2, #31
 801dbde:	d527      	bpl.n	801dc30 <__sflush_r+0xb0>
 801dbe0:	2200      	movs	r2, #0
 801dbe2:	6062      	str	r2, [r4, #4]
 801dbe4:	04d9      	lsls	r1, r3, #19
 801dbe6:	6922      	ldr	r2, [r4, #16]
 801dbe8:	6022      	str	r2, [r4, #0]
 801dbea:	d504      	bpl.n	801dbf6 <__sflush_r+0x76>
 801dbec:	1c42      	adds	r2, r0, #1
 801dbee:	d101      	bne.n	801dbf4 <__sflush_r+0x74>
 801dbf0:	682b      	ldr	r3, [r5, #0]
 801dbf2:	b903      	cbnz	r3, 801dbf6 <__sflush_r+0x76>
 801dbf4:	6560      	str	r0, [r4, #84]	@ 0x54
 801dbf6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dbf8:	602f      	str	r7, [r5, #0]
 801dbfa:	b1b9      	cbz	r1, 801dc2c <__sflush_r+0xac>
 801dbfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dc00:	4299      	cmp	r1, r3
 801dc02:	d002      	beq.n	801dc0a <__sflush_r+0x8a>
 801dc04:	4628      	mov	r0, r5
 801dc06:	f7ff fb43 	bl	801d290 <_free_r>
 801dc0a:	2300      	movs	r3, #0
 801dc0c:	6363      	str	r3, [r4, #52]	@ 0x34
 801dc0e:	e00d      	b.n	801dc2c <__sflush_r+0xac>
 801dc10:	2301      	movs	r3, #1
 801dc12:	4628      	mov	r0, r5
 801dc14:	47b0      	blx	r6
 801dc16:	4602      	mov	r2, r0
 801dc18:	1c50      	adds	r0, r2, #1
 801dc1a:	d1c9      	bne.n	801dbb0 <__sflush_r+0x30>
 801dc1c:	682b      	ldr	r3, [r5, #0]
 801dc1e:	2b00      	cmp	r3, #0
 801dc20:	d0c6      	beq.n	801dbb0 <__sflush_r+0x30>
 801dc22:	2b1d      	cmp	r3, #29
 801dc24:	d001      	beq.n	801dc2a <__sflush_r+0xaa>
 801dc26:	2b16      	cmp	r3, #22
 801dc28:	d11d      	bne.n	801dc66 <__sflush_r+0xe6>
 801dc2a:	602f      	str	r7, [r5, #0]
 801dc2c:	2000      	movs	r0, #0
 801dc2e:	e021      	b.n	801dc74 <__sflush_r+0xf4>
 801dc30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dc34:	b21b      	sxth	r3, r3
 801dc36:	e01a      	b.n	801dc6e <__sflush_r+0xee>
 801dc38:	690f      	ldr	r7, [r1, #16]
 801dc3a:	2f00      	cmp	r7, #0
 801dc3c:	d0f6      	beq.n	801dc2c <__sflush_r+0xac>
 801dc3e:	0793      	lsls	r3, r2, #30
 801dc40:	680e      	ldr	r6, [r1, #0]
 801dc42:	bf08      	it	eq
 801dc44:	694b      	ldreq	r3, [r1, #20]
 801dc46:	600f      	str	r7, [r1, #0]
 801dc48:	bf18      	it	ne
 801dc4a:	2300      	movne	r3, #0
 801dc4c:	1bf6      	subs	r6, r6, r7
 801dc4e:	608b      	str	r3, [r1, #8]
 801dc50:	2e00      	cmp	r6, #0
 801dc52:	ddeb      	ble.n	801dc2c <__sflush_r+0xac>
 801dc54:	6a21      	ldr	r1, [r4, #32]
 801dc56:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 801dc5a:	4633      	mov	r3, r6
 801dc5c:	463a      	mov	r2, r7
 801dc5e:	4628      	mov	r0, r5
 801dc60:	47e0      	blx	ip
 801dc62:	2800      	cmp	r0, #0
 801dc64:	dc07      	bgt.n	801dc76 <__sflush_r+0xf6>
 801dc66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dc6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dc6e:	81a3      	strh	r3, [r4, #12]
 801dc70:	f04f 30ff 	mov.w	r0, #4294967295
 801dc74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dc76:	4407      	add	r7, r0
 801dc78:	1a36      	subs	r6, r6, r0
 801dc7a:	e7e9      	b.n	801dc50 <__sflush_r+0xd0>
 801dc7c:	20400001 	.word	0x20400001

0801dc80 <_fflush_r>:
 801dc80:	b538      	push	{r3, r4, r5, lr}
 801dc82:	690b      	ldr	r3, [r1, #16]
 801dc84:	4605      	mov	r5, r0
 801dc86:	460c      	mov	r4, r1
 801dc88:	b913      	cbnz	r3, 801dc90 <_fflush_r+0x10>
 801dc8a:	2500      	movs	r5, #0
 801dc8c:	4628      	mov	r0, r5
 801dc8e:	bd38      	pop	{r3, r4, r5, pc}
 801dc90:	b118      	cbz	r0, 801dc9a <_fflush_r+0x1a>
 801dc92:	6a03      	ldr	r3, [r0, #32]
 801dc94:	b90b      	cbnz	r3, 801dc9a <_fflush_r+0x1a>
 801dc96:	f7fe fba9 	bl	801c3ec <__sinit>
 801dc9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dc9e:	2b00      	cmp	r3, #0
 801dca0:	d0f3      	beq.n	801dc8a <_fflush_r+0xa>
 801dca2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801dca4:	07d0      	lsls	r0, r2, #31
 801dca6:	d404      	bmi.n	801dcb2 <_fflush_r+0x32>
 801dca8:	0599      	lsls	r1, r3, #22
 801dcaa:	d402      	bmi.n	801dcb2 <_fflush_r+0x32>
 801dcac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dcae:	f7fe fc94 	bl	801c5da <__retarget_lock_acquire_recursive>
 801dcb2:	4628      	mov	r0, r5
 801dcb4:	4621      	mov	r1, r4
 801dcb6:	f7ff ff63 	bl	801db80 <__sflush_r>
 801dcba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dcbc:	07da      	lsls	r2, r3, #31
 801dcbe:	4605      	mov	r5, r0
 801dcc0:	d4e4      	bmi.n	801dc8c <_fflush_r+0xc>
 801dcc2:	89a3      	ldrh	r3, [r4, #12]
 801dcc4:	059b      	lsls	r3, r3, #22
 801dcc6:	d4e1      	bmi.n	801dc8c <_fflush_r+0xc>
 801dcc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dcca:	f7fe fc87 	bl	801c5dc <__retarget_lock_release_recursive>
 801dcce:	e7dd      	b.n	801dc8c <_fflush_r+0xc>

0801dcd0 <_sbrk_r>:
 801dcd0:	b538      	push	{r3, r4, r5, lr}
 801dcd2:	4d06      	ldr	r5, [pc, #24]	@ (801dcec <_sbrk_r+0x1c>)
 801dcd4:	2300      	movs	r3, #0
 801dcd6:	4604      	mov	r4, r0
 801dcd8:	4608      	mov	r0, r1
 801dcda:	602b      	str	r3, [r5, #0]
 801dcdc:	f7e4 fb6e 	bl	80023bc <_sbrk>
 801dce0:	1c43      	adds	r3, r0, #1
 801dce2:	d102      	bne.n	801dcea <_sbrk_r+0x1a>
 801dce4:	682b      	ldr	r3, [r5, #0]
 801dce6:	b103      	cbz	r3, 801dcea <_sbrk_r+0x1a>
 801dce8:	6023      	str	r3, [r4, #0]
 801dcea:	bd38      	pop	{r3, r4, r5, pc}
 801dcec:	200024ec 	.word	0x200024ec

0801dcf0 <memcpy>:
 801dcf0:	440a      	add	r2, r1
 801dcf2:	4291      	cmp	r1, r2
 801dcf4:	f100 33ff 	add.w	r3, r0, #4294967295
 801dcf8:	d100      	bne.n	801dcfc <memcpy+0xc>
 801dcfa:	4770      	bx	lr
 801dcfc:	b510      	push	{r4, lr}
 801dcfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dd02:	f803 4f01 	strb.w	r4, [r3, #1]!
 801dd06:	4291      	cmp	r1, r2
 801dd08:	d1f9      	bne.n	801dcfe <memcpy+0xe>
 801dd0a:	bd10      	pop	{r4, pc}

0801dd0c <__assert_func>:
 801dd0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dd0e:	4614      	mov	r4, r2
 801dd10:	461a      	mov	r2, r3
 801dd12:	4b09      	ldr	r3, [pc, #36]	@ (801dd38 <__assert_func+0x2c>)
 801dd14:	681b      	ldr	r3, [r3, #0]
 801dd16:	4605      	mov	r5, r0
 801dd18:	68d8      	ldr	r0, [r3, #12]
 801dd1a:	b14c      	cbz	r4, 801dd30 <__assert_func+0x24>
 801dd1c:	4b07      	ldr	r3, [pc, #28]	@ (801dd3c <__assert_func+0x30>)
 801dd1e:	9100      	str	r1, [sp, #0]
 801dd20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801dd24:	4906      	ldr	r1, [pc, #24]	@ (801dd40 <__assert_func+0x34>)
 801dd26:	462b      	mov	r3, r5
 801dd28:	f000 f842 	bl	801ddb0 <fiprintf>
 801dd2c:	f000 f852 	bl	801ddd4 <abort>
 801dd30:	4b04      	ldr	r3, [pc, #16]	@ (801dd44 <__assert_func+0x38>)
 801dd32:	461c      	mov	r4, r3
 801dd34:	e7f3      	b.n	801dd1e <__assert_func+0x12>
 801dd36:	bf00      	nop
 801dd38:	2000014c 	.word	0x2000014c
 801dd3c:	0801f54c 	.word	0x0801f54c
 801dd40:	0801f559 	.word	0x0801f559
 801dd44:	0801f587 	.word	0x0801f587

0801dd48 <_calloc_r>:
 801dd48:	b570      	push	{r4, r5, r6, lr}
 801dd4a:	fba1 5402 	umull	r5, r4, r1, r2
 801dd4e:	b934      	cbnz	r4, 801dd5e <_calloc_r+0x16>
 801dd50:	4629      	mov	r1, r5
 801dd52:	f7ff fb11 	bl	801d378 <_malloc_r>
 801dd56:	4606      	mov	r6, r0
 801dd58:	b928      	cbnz	r0, 801dd66 <_calloc_r+0x1e>
 801dd5a:	4630      	mov	r0, r6
 801dd5c:	bd70      	pop	{r4, r5, r6, pc}
 801dd5e:	220c      	movs	r2, #12
 801dd60:	6002      	str	r2, [r0, #0]
 801dd62:	2600      	movs	r6, #0
 801dd64:	e7f9      	b.n	801dd5a <_calloc_r+0x12>
 801dd66:	462a      	mov	r2, r5
 801dd68:	4621      	mov	r1, r4
 801dd6a:	f7fe fbb8 	bl	801c4de <memset>
 801dd6e:	e7f4      	b.n	801dd5a <_calloc_r+0x12>

0801dd70 <__ascii_mbtowc>:
 801dd70:	b082      	sub	sp, #8
 801dd72:	b901      	cbnz	r1, 801dd76 <__ascii_mbtowc+0x6>
 801dd74:	a901      	add	r1, sp, #4
 801dd76:	b142      	cbz	r2, 801dd8a <__ascii_mbtowc+0x1a>
 801dd78:	b14b      	cbz	r3, 801dd8e <__ascii_mbtowc+0x1e>
 801dd7a:	7813      	ldrb	r3, [r2, #0]
 801dd7c:	600b      	str	r3, [r1, #0]
 801dd7e:	7812      	ldrb	r2, [r2, #0]
 801dd80:	1e10      	subs	r0, r2, #0
 801dd82:	bf18      	it	ne
 801dd84:	2001      	movne	r0, #1
 801dd86:	b002      	add	sp, #8
 801dd88:	4770      	bx	lr
 801dd8a:	4610      	mov	r0, r2
 801dd8c:	e7fb      	b.n	801dd86 <__ascii_mbtowc+0x16>
 801dd8e:	f06f 0001 	mvn.w	r0, #1
 801dd92:	e7f8      	b.n	801dd86 <__ascii_mbtowc+0x16>

0801dd94 <__ascii_wctomb>:
 801dd94:	4603      	mov	r3, r0
 801dd96:	4608      	mov	r0, r1
 801dd98:	b141      	cbz	r1, 801ddac <__ascii_wctomb+0x18>
 801dd9a:	2aff      	cmp	r2, #255	@ 0xff
 801dd9c:	d904      	bls.n	801dda8 <__ascii_wctomb+0x14>
 801dd9e:	228a      	movs	r2, #138	@ 0x8a
 801dda0:	601a      	str	r2, [r3, #0]
 801dda2:	f04f 30ff 	mov.w	r0, #4294967295
 801dda6:	4770      	bx	lr
 801dda8:	700a      	strb	r2, [r1, #0]
 801ddaa:	2001      	movs	r0, #1
 801ddac:	4770      	bx	lr
	...

0801ddb0 <fiprintf>:
 801ddb0:	b40e      	push	{r1, r2, r3}
 801ddb2:	b503      	push	{r0, r1, lr}
 801ddb4:	4601      	mov	r1, r0
 801ddb6:	ab03      	add	r3, sp, #12
 801ddb8:	4805      	ldr	r0, [pc, #20]	@ (801ddd0 <fiprintf+0x20>)
 801ddba:	f853 2b04 	ldr.w	r2, [r3], #4
 801ddbe:	6800      	ldr	r0, [r0, #0]
 801ddc0:	9301      	str	r3, [sp, #4]
 801ddc2:	f000 f835 	bl	801de30 <_vfiprintf_r>
 801ddc6:	b002      	add	sp, #8
 801ddc8:	f85d eb04 	ldr.w	lr, [sp], #4
 801ddcc:	b003      	add	sp, #12
 801ddce:	4770      	bx	lr
 801ddd0:	2000014c 	.word	0x2000014c

0801ddd4 <abort>:
 801ddd4:	b508      	push	{r3, lr}
 801ddd6:	2006      	movs	r0, #6
 801ddd8:	f000 f9fe 	bl	801e1d8 <raise>
 801dddc:	2001      	movs	r0, #1
 801ddde:	f7e4 fa79 	bl	80022d4 <_exit>

0801dde2 <__sfputc_r>:
 801dde2:	6893      	ldr	r3, [r2, #8]
 801dde4:	3b01      	subs	r3, #1
 801dde6:	2b00      	cmp	r3, #0
 801dde8:	b410      	push	{r4}
 801ddea:	6093      	str	r3, [r2, #8]
 801ddec:	da07      	bge.n	801ddfe <__sfputc_r+0x1c>
 801ddee:	6994      	ldr	r4, [r2, #24]
 801ddf0:	42a3      	cmp	r3, r4
 801ddf2:	db01      	blt.n	801ddf8 <__sfputc_r+0x16>
 801ddf4:	290a      	cmp	r1, #10
 801ddf6:	d102      	bne.n	801ddfe <__sfputc_r+0x1c>
 801ddf8:	bc10      	pop	{r4}
 801ddfa:	f000 b931 	b.w	801e060 <__swbuf_r>
 801ddfe:	6813      	ldr	r3, [r2, #0]
 801de00:	1c58      	adds	r0, r3, #1
 801de02:	6010      	str	r0, [r2, #0]
 801de04:	7019      	strb	r1, [r3, #0]
 801de06:	4608      	mov	r0, r1
 801de08:	bc10      	pop	{r4}
 801de0a:	4770      	bx	lr

0801de0c <__sfputs_r>:
 801de0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801de0e:	4606      	mov	r6, r0
 801de10:	460f      	mov	r7, r1
 801de12:	4614      	mov	r4, r2
 801de14:	18d5      	adds	r5, r2, r3
 801de16:	42ac      	cmp	r4, r5
 801de18:	d101      	bne.n	801de1e <__sfputs_r+0x12>
 801de1a:	2000      	movs	r0, #0
 801de1c:	e007      	b.n	801de2e <__sfputs_r+0x22>
 801de1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801de22:	463a      	mov	r2, r7
 801de24:	4630      	mov	r0, r6
 801de26:	f7ff ffdc 	bl	801dde2 <__sfputc_r>
 801de2a:	1c43      	adds	r3, r0, #1
 801de2c:	d1f3      	bne.n	801de16 <__sfputs_r+0xa>
 801de2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801de30 <_vfiprintf_r>:
 801de30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de34:	460d      	mov	r5, r1
 801de36:	b09d      	sub	sp, #116	@ 0x74
 801de38:	4614      	mov	r4, r2
 801de3a:	4698      	mov	r8, r3
 801de3c:	4606      	mov	r6, r0
 801de3e:	b118      	cbz	r0, 801de48 <_vfiprintf_r+0x18>
 801de40:	6a03      	ldr	r3, [r0, #32]
 801de42:	b90b      	cbnz	r3, 801de48 <_vfiprintf_r+0x18>
 801de44:	f7fe fad2 	bl	801c3ec <__sinit>
 801de48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801de4a:	07d9      	lsls	r1, r3, #31
 801de4c:	d405      	bmi.n	801de5a <_vfiprintf_r+0x2a>
 801de4e:	89ab      	ldrh	r3, [r5, #12]
 801de50:	059a      	lsls	r2, r3, #22
 801de52:	d402      	bmi.n	801de5a <_vfiprintf_r+0x2a>
 801de54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801de56:	f7fe fbc0 	bl	801c5da <__retarget_lock_acquire_recursive>
 801de5a:	89ab      	ldrh	r3, [r5, #12]
 801de5c:	071b      	lsls	r3, r3, #28
 801de5e:	d501      	bpl.n	801de64 <_vfiprintf_r+0x34>
 801de60:	692b      	ldr	r3, [r5, #16]
 801de62:	b99b      	cbnz	r3, 801de8c <_vfiprintf_r+0x5c>
 801de64:	4629      	mov	r1, r5
 801de66:	4630      	mov	r0, r6
 801de68:	f000 f938 	bl	801e0dc <__swsetup_r>
 801de6c:	b170      	cbz	r0, 801de8c <_vfiprintf_r+0x5c>
 801de6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801de70:	07dc      	lsls	r4, r3, #31
 801de72:	d504      	bpl.n	801de7e <_vfiprintf_r+0x4e>
 801de74:	f04f 30ff 	mov.w	r0, #4294967295
 801de78:	b01d      	add	sp, #116	@ 0x74
 801de7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801de7e:	89ab      	ldrh	r3, [r5, #12]
 801de80:	0598      	lsls	r0, r3, #22
 801de82:	d4f7      	bmi.n	801de74 <_vfiprintf_r+0x44>
 801de84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801de86:	f7fe fba9 	bl	801c5dc <__retarget_lock_release_recursive>
 801de8a:	e7f3      	b.n	801de74 <_vfiprintf_r+0x44>
 801de8c:	2300      	movs	r3, #0
 801de8e:	9309      	str	r3, [sp, #36]	@ 0x24
 801de90:	2320      	movs	r3, #32
 801de92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801de96:	f8cd 800c 	str.w	r8, [sp, #12]
 801de9a:	2330      	movs	r3, #48	@ 0x30
 801de9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801e04c <_vfiprintf_r+0x21c>
 801dea0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801dea4:	f04f 0901 	mov.w	r9, #1
 801dea8:	4623      	mov	r3, r4
 801deaa:	469a      	mov	sl, r3
 801deac:	f813 2b01 	ldrb.w	r2, [r3], #1
 801deb0:	b10a      	cbz	r2, 801deb6 <_vfiprintf_r+0x86>
 801deb2:	2a25      	cmp	r2, #37	@ 0x25
 801deb4:	d1f9      	bne.n	801deaa <_vfiprintf_r+0x7a>
 801deb6:	ebba 0b04 	subs.w	fp, sl, r4
 801deba:	d00b      	beq.n	801ded4 <_vfiprintf_r+0xa4>
 801debc:	465b      	mov	r3, fp
 801debe:	4622      	mov	r2, r4
 801dec0:	4629      	mov	r1, r5
 801dec2:	4630      	mov	r0, r6
 801dec4:	f7ff ffa2 	bl	801de0c <__sfputs_r>
 801dec8:	3001      	adds	r0, #1
 801deca:	f000 80a7 	beq.w	801e01c <_vfiprintf_r+0x1ec>
 801dece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ded0:	445a      	add	r2, fp
 801ded2:	9209      	str	r2, [sp, #36]	@ 0x24
 801ded4:	f89a 3000 	ldrb.w	r3, [sl]
 801ded8:	2b00      	cmp	r3, #0
 801deda:	f000 809f 	beq.w	801e01c <_vfiprintf_r+0x1ec>
 801dede:	2300      	movs	r3, #0
 801dee0:	f04f 32ff 	mov.w	r2, #4294967295
 801dee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dee8:	f10a 0a01 	add.w	sl, sl, #1
 801deec:	9304      	str	r3, [sp, #16]
 801deee:	9307      	str	r3, [sp, #28]
 801def0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801def4:	931a      	str	r3, [sp, #104]	@ 0x68
 801def6:	4654      	mov	r4, sl
 801def8:	2205      	movs	r2, #5
 801defa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801defe:	4853      	ldr	r0, [pc, #332]	@ (801e04c <_vfiprintf_r+0x21c>)
 801df00:	f7e2 f93e 	bl	8000180 <memchr>
 801df04:	9a04      	ldr	r2, [sp, #16]
 801df06:	b9d8      	cbnz	r0, 801df40 <_vfiprintf_r+0x110>
 801df08:	06d1      	lsls	r1, r2, #27
 801df0a:	bf44      	itt	mi
 801df0c:	2320      	movmi	r3, #32
 801df0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801df12:	0713      	lsls	r3, r2, #28
 801df14:	bf44      	itt	mi
 801df16:	232b      	movmi	r3, #43	@ 0x2b
 801df18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801df1c:	f89a 3000 	ldrb.w	r3, [sl]
 801df20:	2b2a      	cmp	r3, #42	@ 0x2a
 801df22:	d015      	beq.n	801df50 <_vfiprintf_r+0x120>
 801df24:	9a07      	ldr	r2, [sp, #28]
 801df26:	4654      	mov	r4, sl
 801df28:	2000      	movs	r0, #0
 801df2a:	f04f 0c0a 	mov.w	ip, #10
 801df2e:	4621      	mov	r1, r4
 801df30:	f811 3b01 	ldrb.w	r3, [r1], #1
 801df34:	3b30      	subs	r3, #48	@ 0x30
 801df36:	2b09      	cmp	r3, #9
 801df38:	d94b      	bls.n	801dfd2 <_vfiprintf_r+0x1a2>
 801df3a:	b1b0      	cbz	r0, 801df6a <_vfiprintf_r+0x13a>
 801df3c:	9207      	str	r2, [sp, #28]
 801df3e:	e014      	b.n	801df6a <_vfiprintf_r+0x13a>
 801df40:	eba0 0308 	sub.w	r3, r0, r8
 801df44:	fa09 f303 	lsl.w	r3, r9, r3
 801df48:	4313      	orrs	r3, r2
 801df4a:	9304      	str	r3, [sp, #16]
 801df4c:	46a2      	mov	sl, r4
 801df4e:	e7d2      	b.n	801def6 <_vfiprintf_r+0xc6>
 801df50:	9b03      	ldr	r3, [sp, #12]
 801df52:	1d19      	adds	r1, r3, #4
 801df54:	681b      	ldr	r3, [r3, #0]
 801df56:	9103      	str	r1, [sp, #12]
 801df58:	2b00      	cmp	r3, #0
 801df5a:	bfbb      	ittet	lt
 801df5c:	425b      	neglt	r3, r3
 801df5e:	f042 0202 	orrlt.w	r2, r2, #2
 801df62:	9307      	strge	r3, [sp, #28]
 801df64:	9307      	strlt	r3, [sp, #28]
 801df66:	bfb8      	it	lt
 801df68:	9204      	strlt	r2, [sp, #16]
 801df6a:	7823      	ldrb	r3, [r4, #0]
 801df6c:	2b2e      	cmp	r3, #46	@ 0x2e
 801df6e:	d10a      	bne.n	801df86 <_vfiprintf_r+0x156>
 801df70:	7863      	ldrb	r3, [r4, #1]
 801df72:	2b2a      	cmp	r3, #42	@ 0x2a
 801df74:	d132      	bne.n	801dfdc <_vfiprintf_r+0x1ac>
 801df76:	9b03      	ldr	r3, [sp, #12]
 801df78:	1d1a      	adds	r2, r3, #4
 801df7a:	681b      	ldr	r3, [r3, #0]
 801df7c:	9203      	str	r2, [sp, #12]
 801df7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801df82:	3402      	adds	r4, #2
 801df84:	9305      	str	r3, [sp, #20]
 801df86:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 801e050 <_vfiprintf_r+0x220>
 801df8a:	7821      	ldrb	r1, [r4, #0]
 801df8c:	2203      	movs	r2, #3
 801df8e:	4650      	mov	r0, sl
 801df90:	f7e2 f8f6 	bl	8000180 <memchr>
 801df94:	b138      	cbz	r0, 801dfa6 <_vfiprintf_r+0x176>
 801df96:	9b04      	ldr	r3, [sp, #16]
 801df98:	eba0 000a 	sub.w	r0, r0, sl
 801df9c:	2240      	movs	r2, #64	@ 0x40
 801df9e:	4082      	lsls	r2, r0
 801dfa0:	4313      	orrs	r3, r2
 801dfa2:	3401      	adds	r4, #1
 801dfa4:	9304      	str	r3, [sp, #16]
 801dfa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dfaa:	482a      	ldr	r0, [pc, #168]	@ (801e054 <_vfiprintf_r+0x224>)
 801dfac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801dfb0:	2206      	movs	r2, #6
 801dfb2:	f7e2 f8e5 	bl	8000180 <memchr>
 801dfb6:	2800      	cmp	r0, #0
 801dfb8:	d03f      	beq.n	801e03a <_vfiprintf_r+0x20a>
 801dfba:	4b27      	ldr	r3, [pc, #156]	@ (801e058 <_vfiprintf_r+0x228>)
 801dfbc:	bb1b      	cbnz	r3, 801e006 <_vfiprintf_r+0x1d6>
 801dfbe:	9b03      	ldr	r3, [sp, #12]
 801dfc0:	3307      	adds	r3, #7
 801dfc2:	f023 0307 	bic.w	r3, r3, #7
 801dfc6:	3308      	adds	r3, #8
 801dfc8:	9303      	str	r3, [sp, #12]
 801dfca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dfcc:	443b      	add	r3, r7
 801dfce:	9309      	str	r3, [sp, #36]	@ 0x24
 801dfd0:	e76a      	b.n	801dea8 <_vfiprintf_r+0x78>
 801dfd2:	fb0c 3202 	mla	r2, ip, r2, r3
 801dfd6:	460c      	mov	r4, r1
 801dfd8:	2001      	movs	r0, #1
 801dfda:	e7a8      	b.n	801df2e <_vfiprintf_r+0xfe>
 801dfdc:	2300      	movs	r3, #0
 801dfde:	3401      	adds	r4, #1
 801dfe0:	9305      	str	r3, [sp, #20]
 801dfe2:	4619      	mov	r1, r3
 801dfe4:	f04f 0c0a 	mov.w	ip, #10
 801dfe8:	4620      	mov	r0, r4
 801dfea:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dfee:	3a30      	subs	r2, #48	@ 0x30
 801dff0:	2a09      	cmp	r2, #9
 801dff2:	d903      	bls.n	801dffc <_vfiprintf_r+0x1cc>
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	d0c6      	beq.n	801df86 <_vfiprintf_r+0x156>
 801dff8:	9105      	str	r1, [sp, #20]
 801dffa:	e7c4      	b.n	801df86 <_vfiprintf_r+0x156>
 801dffc:	fb0c 2101 	mla	r1, ip, r1, r2
 801e000:	4604      	mov	r4, r0
 801e002:	2301      	movs	r3, #1
 801e004:	e7f0      	b.n	801dfe8 <_vfiprintf_r+0x1b8>
 801e006:	ab03      	add	r3, sp, #12
 801e008:	9300      	str	r3, [sp, #0]
 801e00a:	462a      	mov	r2, r5
 801e00c:	4b13      	ldr	r3, [pc, #76]	@ (801e05c <_vfiprintf_r+0x22c>)
 801e00e:	a904      	add	r1, sp, #16
 801e010:	4630      	mov	r0, r6
 801e012:	f7fd fda7 	bl	801bb64 <_printf_float>
 801e016:	4607      	mov	r7, r0
 801e018:	1c78      	adds	r0, r7, #1
 801e01a:	d1d6      	bne.n	801dfca <_vfiprintf_r+0x19a>
 801e01c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e01e:	07d9      	lsls	r1, r3, #31
 801e020:	d405      	bmi.n	801e02e <_vfiprintf_r+0x1fe>
 801e022:	89ab      	ldrh	r3, [r5, #12]
 801e024:	059a      	lsls	r2, r3, #22
 801e026:	d402      	bmi.n	801e02e <_vfiprintf_r+0x1fe>
 801e028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e02a:	f7fe fad7 	bl	801c5dc <__retarget_lock_release_recursive>
 801e02e:	89ab      	ldrh	r3, [r5, #12]
 801e030:	065b      	lsls	r3, r3, #25
 801e032:	f53f af1f 	bmi.w	801de74 <_vfiprintf_r+0x44>
 801e036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e038:	e71e      	b.n	801de78 <_vfiprintf_r+0x48>
 801e03a:	ab03      	add	r3, sp, #12
 801e03c:	9300      	str	r3, [sp, #0]
 801e03e:	462a      	mov	r2, r5
 801e040:	4b06      	ldr	r3, [pc, #24]	@ (801e05c <_vfiprintf_r+0x22c>)
 801e042:	a904      	add	r1, sp, #16
 801e044:	4630      	mov	r0, r6
 801e046:	f7fe f827 	bl	801c098 <_printf_i>
 801e04a:	e7e4      	b.n	801e016 <_vfiprintf_r+0x1e6>
 801e04c:	0801f588 	.word	0x0801f588
 801e050:	0801f58e 	.word	0x0801f58e
 801e054:	0801f592 	.word	0x0801f592
 801e058:	0801bb65 	.word	0x0801bb65
 801e05c:	0801de0d 	.word	0x0801de0d

0801e060 <__swbuf_r>:
 801e060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e062:	460e      	mov	r6, r1
 801e064:	4614      	mov	r4, r2
 801e066:	4605      	mov	r5, r0
 801e068:	b118      	cbz	r0, 801e072 <__swbuf_r+0x12>
 801e06a:	6a03      	ldr	r3, [r0, #32]
 801e06c:	b90b      	cbnz	r3, 801e072 <__swbuf_r+0x12>
 801e06e:	f7fe f9bd 	bl	801c3ec <__sinit>
 801e072:	69a3      	ldr	r3, [r4, #24]
 801e074:	60a3      	str	r3, [r4, #8]
 801e076:	89a3      	ldrh	r3, [r4, #12]
 801e078:	071a      	lsls	r2, r3, #28
 801e07a:	d501      	bpl.n	801e080 <__swbuf_r+0x20>
 801e07c:	6923      	ldr	r3, [r4, #16]
 801e07e:	b943      	cbnz	r3, 801e092 <__swbuf_r+0x32>
 801e080:	4621      	mov	r1, r4
 801e082:	4628      	mov	r0, r5
 801e084:	f000 f82a 	bl	801e0dc <__swsetup_r>
 801e088:	b118      	cbz	r0, 801e092 <__swbuf_r+0x32>
 801e08a:	f04f 37ff 	mov.w	r7, #4294967295
 801e08e:	4638      	mov	r0, r7
 801e090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e092:	6823      	ldr	r3, [r4, #0]
 801e094:	6922      	ldr	r2, [r4, #16]
 801e096:	1a98      	subs	r0, r3, r2
 801e098:	6963      	ldr	r3, [r4, #20]
 801e09a:	b2f6      	uxtb	r6, r6
 801e09c:	4283      	cmp	r3, r0
 801e09e:	4637      	mov	r7, r6
 801e0a0:	dc05      	bgt.n	801e0ae <__swbuf_r+0x4e>
 801e0a2:	4621      	mov	r1, r4
 801e0a4:	4628      	mov	r0, r5
 801e0a6:	f7ff fdeb 	bl	801dc80 <_fflush_r>
 801e0aa:	2800      	cmp	r0, #0
 801e0ac:	d1ed      	bne.n	801e08a <__swbuf_r+0x2a>
 801e0ae:	68a3      	ldr	r3, [r4, #8]
 801e0b0:	3b01      	subs	r3, #1
 801e0b2:	60a3      	str	r3, [r4, #8]
 801e0b4:	6823      	ldr	r3, [r4, #0]
 801e0b6:	1c5a      	adds	r2, r3, #1
 801e0b8:	6022      	str	r2, [r4, #0]
 801e0ba:	701e      	strb	r6, [r3, #0]
 801e0bc:	6962      	ldr	r2, [r4, #20]
 801e0be:	1c43      	adds	r3, r0, #1
 801e0c0:	429a      	cmp	r2, r3
 801e0c2:	d004      	beq.n	801e0ce <__swbuf_r+0x6e>
 801e0c4:	89a3      	ldrh	r3, [r4, #12]
 801e0c6:	07db      	lsls	r3, r3, #31
 801e0c8:	d5e1      	bpl.n	801e08e <__swbuf_r+0x2e>
 801e0ca:	2e0a      	cmp	r6, #10
 801e0cc:	d1df      	bne.n	801e08e <__swbuf_r+0x2e>
 801e0ce:	4621      	mov	r1, r4
 801e0d0:	4628      	mov	r0, r5
 801e0d2:	f7ff fdd5 	bl	801dc80 <_fflush_r>
 801e0d6:	2800      	cmp	r0, #0
 801e0d8:	d0d9      	beq.n	801e08e <__swbuf_r+0x2e>
 801e0da:	e7d6      	b.n	801e08a <__swbuf_r+0x2a>

0801e0dc <__swsetup_r>:
 801e0dc:	b538      	push	{r3, r4, r5, lr}
 801e0de:	4b29      	ldr	r3, [pc, #164]	@ (801e184 <__swsetup_r+0xa8>)
 801e0e0:	4605      	mov	r5, r0
 801e0e2:	6818      	ldr	r0, [r3, #0]
 801e0e4:	460c      	mov	r4, r1
 801e0e6:	b118      	cbz	r0, 801e0f0 <__swsetup_r+0x14>
 801e0e8:	6a03      	ldr	r3, [r0, #32]
 801e0ea:	b90b      	cbnz	r3, 801e0f0 <__swsetup_r+0x14>
 801e0ec:	f7fe f97e 	bl	801c3ec <__sinit>
 801e0f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e0f4:	0719      	lsls	r1, r3, #28
 801e0f6:	d422      	bmi.n	801e13e <__swsetup_r+0x62>
 801e0f8:	06da      	lsls	r2, r3, #27
 801e0fa:	d407      	bmi.n	801e10c <__swsetup_r+0x30>
 801e0fc:	2209      	movs	r2, #9
 801e0fe:	602a      	str	r2, [r5, #0]
 801e100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e104:	81a3      	strh	r3, [r4, #12]
 801e106:	f04f 30ff 	mov.w	r0, #4294967295
 801e10a:	e033      	b.n	801e174 <__swsetup_r+0x98>
 801e10c:	0758      	lsls	r0, r3, #29
 801e10e:	d512      	bpl.n	801e136 <__swsetup_r+0x5a>
 801e110:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e112:	b141      	cbz	r1, 801e126 <__swsetup_r+0x4a>
 801e114:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e118:	4299      	cmp	r1, r3
 801e11a:	d002      	beq.n	801e122 <__swsetup_r+0x46>
 801e11c:	4628      	mov	r0, r5
 801e11e:	f7ff f8b7 	bl	801d290 <_free_r>
 801e122:	2300      	movs	r3, #0
 801e124:	6363      	str	r3, [r4, #52]	@ 0x34
 801e126:	89a3      	ldrh	r3, [r4, #12]
 801e128:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e12c:	81a3      	strh	r3, [r4, #12]
 801e12e:	2300      	movs	r3, #0
 801e130:	6063      	str	r3, [r4, #4]
 801e132:	6923      	ldr	r3, [r4, #16]
 801e134:	6023      	str	r3, [r4, #0]
 801e136:	89a3      	ldrh	r3, [r4, #12]
 801e138:	f043 0308 	orr.w	r3, r3, #8
 801e13c:	81a3      	strh	r3, [r4, #12]
 801e13e:	6923      	ldr	r3, [r4, #16]
 801e140:	b94b      	cbnz	r3, 801e156 <__swsetup_r+0x7a>
 801e142:	89a3      	ldrh	r3, [r4, #12]
 801e144:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e14c:	d003      	beq.n	801e156 <__swsetup_r+0x7a>
 801e14e:	4621      	mov	r1, r4
 801e150:	4628      	mov	r0, r5
 801e152:	f000 f883 	bl	801e25c <__smakebuf_r>
 801e156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e15a:	f013 0201 	ands.w	r2, r3, #1
 801e15e:	d00a      	beq.n	801e176 <__swsetup_r+0x9a>
 801e160:	2200      	movs	r2, #0
 801e162:	60a2      	str	r2, [r4, #8]
 801e164:	6962      	ldr	r2, [r4, #20]
 801e166:	4252      	negs	r2, r2
 801e168:	61a2      	str	r2, [r4, #24]
 801e16a:	6922      	ldr	r2, [r4, #16]
 801e16c:	b942      	cbnz	r2, 801e180 <__swsetup_r+0xa4>
 801e16e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e172:	d1c5      	bne.n	801e100 <__swsetup_r+0x24>
 801e174:	bd38      	pop	{r3, r4, r5, pc}
 801e176:	0799      	lsls	r1, r3, #30
 801e178:	bf58      	it	pl
 801e17a:	6962      	ldrpl	r2, [r4, #20]
 801e17c:	60a2      	str	r2, [r4, #8]
 801e17e:	e7f4      	b.n	801e16a <__swsetup_r+0x8e>
 801e180:	2000      	movs	r0, #0
 801e182:	e7f7      	b.n	801e174 <__swsetup_r+0x98>
 801e184:	2000014c 	.word	0x2000014c

0801e188 <_raise_r>:
 801e188:	291f      	cmp	r1, #31
 801e18a:	b538      	push	{r3, r4, r5, lr}
 801e18c:	4605      	mov	r5, r0
 801e18e:	460c      	mov	r4, r1
 801e190:	d904      	bls.n	801e19c <_raise_r+0x14>
 801e192:	2316      	movs	r3, #22
 801e194:	6003      	str	r3, [r0, #0]
 801e196:	f04f 30ff 	mov.w	r0, #4294967295
 801e19a:	bd38      	pop	{r3, r4, r5, pc}
 801e19c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e19e:	b112      	cbz	r2, 801e1a6 <_raise_r+0x1e>
 801e1a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e1a4:	b94b      	cbnz	r3, 801e1ba <_raise_r+0x32>
 801e1a6:	4628      	mov	r0, r5
 801e1a8:	f000 f830 	bl	801e20c <_getpid_r>
 801e1ac:	4622      	mov	r2, r4
 801e1ae:	4601      	mov	r1, r0
 801e1b0:	4628      	mov	r0, r5
 801e1b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e1b6:	f000 b817 	b.w	801e1e8 <_kill_r>
 801e1ba:	2b01      	cmp	r3, #1
 801e1bc:	d00a      	beq.n	801e1d4 <_raise_r+0x4c>
 801e1be:	1c59      	adds	r1, r3, #1
 801e1c0:	d103      	bne.n	801e1ca <_raise_r+0x42>
 801e1c2:	2316      	movs	r3, #22
 801e1c4:	6003      	str	r3, [r0, #0]
 801e1c6:	2001      	movs	r0, #1
 801e1c8:	e7e7      	b.n	801e19a <_raise_r+0x12>
 801e1ca:	2100      	movs	r1, #0
 801e1cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e1d0:	4620      	mov	r0, r4
 801e1d2:	4798      	blx	r3
 801e1d4:	2000      	movs	r0, #0
 801e1d6:	e7e0      	b.n	801e19a <_raise_r+0x12>

0801e1d8 <raise>:
 801e1d8:	4b02      	ldr	r3, [pc, #8]	@ (801e1e4 <raise+0xc>)
 801e1da:	4601      	mov	r1, r0
 801e1dc:	6818      	ldr	r0, [r3, #0]
 801e1de:	f7ff bfd3 	b.w	801e188 <_raise_r>
 801e1e2:	bf00      	nop
 801e1e4:	2000014c 	.word	0x2000014c

0801e1e8 <_kill_r>:
 801e1e8:	b538      	push	{r3, r4, r5, lr}
 801e1ea:	4d07      	ldr	r5, [pc, #28]	@ (801e208 <_kill_r+0x20>)
 801e1ec:	2300      	movs	r3, #0
 801e1ee:	4604      	mov	r4, r0
 801e1f0:	4608      	mov	r0, r1
 801e1f2:	4611      	mov	r1, r2
 801e1f4:	602b      	str	r3, [r5, #0]
 801e1f6:	f7e4 f85d 	bl	80022b4 <_kill>
 801e1fa:	1c43      	adds	r3, r0, #1
 801e1fc:	d102      	bne.n	801e204 <_kill_r+0x1c>
 801e1fe:	682b      	ldr	r3, [r5, #0]
 801e200:	b103      	cbz	r3, 801e204 <_kill_r+0x1c>
 801e202:	6023      	str	r3, [r4, #0]
 801e204:	bd38      	pop	{r3, r4, r5, pc}
 801e206:	bf00      	nop
 801e208:	200024ec 	.word	0x200024ec

0801e20c <_getpid_r>:
 801e20c:	f7e4 b84b 	b.w	80022a6 <_getpid>

0801e210 <__swhatbuf_r>:
 801e210:	b570      	push	{r4, r5, r6, lr}
 801e212:	460c      	mov	r4, r1
 801e214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e218:	2900      	cmp	r1, #0
 801e21a:	b096      	sub	sp, #88	@ 0x58
 801e21c:	4615      	mov	r5, r2
 801e21e:	461e      	mov	r6, r3
 801e220:	da0d      	bge.n	801e23e <__swhatbuf_r+0x2e>
 801e222:	89a3      	ldrh	r3, [r4, #12]
 801e224:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801e228:	f04f 0100 	mov.w	r1, #0
 801e22c:	bf14      	ite	ne
 801e22e:	2340      	movne	r3, #64	@ 0x40
 801e230:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801e234:	2000      	movs	r0, #0
 801e236:	6031      	str	r1, [r6, #0]
 801e238:	602b      	str	r3, [r5, #0]
 801e23a:	b016      	add	sp, #88	@ 0x58
 801e23c:	bd70      	pop	{r4, r5, r6, pc}
 801e23e:	466a      	mov	r2, sp
 801e240:	f000 f848 	bl	801e2d4 <_fstat_r>
 801e244:	2800      	cmp	r0, #0
 801e246:	dbec      	blt.n	801e222 <__swhatbuf_r+0x12>
 801e248:	9901      	ldr	r1, [sp, #4]
 801e24a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801e24e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801e252:	4259      	negs	r1, r3
 801e254:	4159      	adcs	r1, r3
 801e256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e25a:	e7eb      	b.n	801e234 <__swhatbuf_r+0x24>

0801e25c <__smakebuf_r>:
 801e25c:	898b      	ldrh	r3, [r1, #12]
 801e25e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e260:	079d      	lsls	r5, r3, #30
 801e262:	4606      	mov	r6, r0
 801e264:	460c      	mov	r4, r1
 801e266:	d507      	bpl.n	801e278 <__smakebuf_r+0x1c>
 801e268:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801e26c:	6023      	str	r3, [r4, #0]
 801e26e:	6123      	str	r3, [r4, #16]
 801e270:	2301      	movs	r3, #1
 801e272:	6163      	str	r3, [r4, #20]
 801e274:	b003      	add	sp, #12
 801e276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e278:	ab01      	add	r3, sp, #4
 801e27a:	466a      	mov	r2, sp
 801e27c:	f7ff ffc8 	bl	801e210 <__swhatbuf_r>
 801e280:	9f00      	ldr	r7, [sp, #0]
 801e282:	4605      	mov	r5, r0
 801e284:	4639      	mov	r1, r7
 801e286:	4630      	mov	r0, r6
 801e288:	f7ff f876 	bl	801d378 <_malloc_r>
 801e28c:	b948      	cbnz	r0, 801e2a2 <__smakebuf_r+0x46>
 801e28e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e292:	059a      	lsls	r2, r3, #22
 801e294:	d4ee      	bmi.n	801e274 <__smakebuf_r+0x18>
 801e296:	f023 0303 	bic.w	r3, r3, #3
 801e29a:	f043 0302 	orr.w	r3, r3, #2
 801e29e:	81a3      	strh	r3, [r4, #12]
 801e2a0:	e7e2      	b.n	801e268 <__smakebuf_r+0xc>
 801e2a2:	89a3      	ldrh	r3, [r4, #12]
 801e2a4:	6020      	str	r0, [r4, #0]
 801e2a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e2aa:	81a3      	strh	r3, [r4, #12]
 801e2ac:	9b01      	ldr	r3, [sp, #4]
 801e2ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801e2b2:	b15b      	cbz	r3, 801e2cc <__smakebuf_r+0x70>
 801e2b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e2b8:	4630      	mov	r0, r6
 801e2ba:	f000 f81d 	bl	801e2f8 <_isatty_r>
 801e2be:	b128      	cbz	r0, 801e2cc <__smakebuf_r+0x70>
 801e2c0:	89a3      	ldrh	r3, [r4, #12]
 801e2c2:	f023 0303 	bic.w	r3, r3, #3
 801e2c6:	f043 0301 	orr.w	r3, r3, #1
 801e2ca:	81a3      	strh	r3, [r4, #12]
 801e2cc:	89a3      	ldrh	r3, [r4, #12]
 801e2ce:	431d      	orrs	r5, r3
 801e2d0:	81a5      	strh	r5, [r4, #12]
 801e2d2:	e7cf      	b.n	801e274 <__smakebuf_r+0x18>

0801e2d4 <_fstat_r>:
 801e2d4:	b538      	push	{r3, r4, r5, lr}
 801e2d6:	4d07      	ldr	r5, [pc, #28]	@ (801e2f4 <_fstat_r+0x20>)
 801e2d8:	2300      	movs	r3, #0
 801e2da:	4604      	mov	r4, r0
 801e2dc:	4608      	mov	r0, r1
 801e2de:	4611      	mov	r1, r2
 801e2e0:	602b      	str	r3, [r5, #0]
 801e2e2:	f7e4 f846 	bl	8002372 <_fstat>
 801e2e6:	1c43      	adds	r3, r0, #1
 801e2e8:	d102      	bne.n	801e2f0 <_fstat_r+0x1c>
 801e2ea:	682b      	ldr	r3, [r5, #0]
 801e2ec:	b103      	cbz	r3, 801e2f0 <_fstat_r+0x1c>
 801e2ee:	6023      	str	r3, [r4, #0]
 801e2f0:	bd38      	pop	{r3, r4, r5, pc}
 801e2f2:	bf00      	nop
 801e2f4:	200024ec 	.word	0x200024ec

0801e2f8 <_isatty_r>:
 801e2f8:	b538      	push	{r3, r4, r5, lr}
 801e2fa:	4d06      	ldr	r5, [pc, #24]	@ (801e314 <_isatty_r+0x1c>)
 801e2fc:	2300      	movs	r3, #0
 801e2fe:	4604      	mov	r4, r0
 801e300:	4608      	mov	r0, r1
 801e302:	602b      	str	r3, [r5, #0]
 801e304:	f7e4 f844 	bl	8002390 <_isatty>
 801e308:	1c43      	adds	r3, r0, #1
 801e30a:	d102      	bne.n	801e312 <_isatty_r+0x1a>
 801e30c:	682b      	ldr	r3, [r5, #0]
 801e30e:	b103      	cbz	r3, 801e312 <_isatty_r+0x1a>
 801e310:	6023      	str	r3, [r4, #0]
 801e312:	bd38      	pop	{r3, r4, r5, pc}
 801e314:	200024ec 	.word	0x200024ec

0801e318 <floor>:
 801e318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e31c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801e320:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801e324:	2e13      	cmp	r6, #19
 801e326:	4602      	mov	r2, r0
 801e328:	460b      	mov	r3, r1
 801e32a:	460c      	mov	r4, r1
 801e32c:	4605      	mov	r5, r0
 801e32e:	4680      	mov	r8, r0
 801e330:	dc35      	bgt.n	801e39e <floor+0x86>
 801e332:	2e00      	cmp	r6, #0
 801e334:	da17      	bge.n	801e366 <floor+0x4e>
 801e336:	a334      	add	r3, pc, #208	@ (adr r3, 801e408 <floor+0xf0>)
 801e338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e33c:	f7e1 ff7e 	bl	800023c <__adddf3>
 801e340:	2200      	movs	r2, #0
 801e342:	2300      	movs	r3, #0
 801e344:	f7e2 fbc0 	bl	8000ac8 <__aeabi_dcmpgt>
 801e348:	b150      	cbz	r0, 801e360 <floor+0x48>
 801e34a:	2c00      	cmp	r4, #0
 801e34c:	da57      	bge.n	801e3fe <floor+0xe6>
 801e34e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801e352:	432c      	orrs	r4, r5
 801e354:	2500      	movs	r5, #0
 801e356:	42ac      	cmp	r4, r5
 801e358:	4c2d      	ldr	r4, [pc, #180]	@ (801e410 <floor+0xf8>)
 801e35a:	bf08      	it	eq
 801e35c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801e360:	4623      	mov	r3, r4
 801e362:	462a      	mov	r2, r5
 801e364:	e024      	b.n	801e3b0 <floor+0x98>
 801e366:	4f2b      	ldr	r7, [pc, #172]	@ (801e414 <floor+0xfc>)
 801e368:	4137      	asrs	r7, r6
 801e36a:	ea01 0c07 	and.w	ip, r1, r7
 801e36e:	ea5c 0c00 	orrs.w	ip, ip, r0
 801e372:	d01d      	beq.n	801e3b0 <floor+0x98>
 801e374:	a324      	add	r3, pc, #144	@ (adr r3, 801e408 <floor+0xf0>)
 801e376:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e37a:	f7e1 ff5f 	bl	800023c <__adddf3>
 801e37e:	2200      	movs	r2, #0
 801e380:	2300      	movs	r3, #0
 801e382:	f7e2 fba1 	bl	8000ac8 <__aeabi_dcmpgt>
 801e386:	2800      	cmp	r0, #0
 801e388:	d0ea      	beq.n	801e360 <floor+0x48>
 801e38a:	2c00      	cmp	r4, #0
 801e38c:	bfbe      	ittt	lt
 801e38e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801e392:	4133      	asrlt	r3, r6
 801e394:	18e4      	addlt	r4, r4, r3
 801e396:	ea24 0407 	bic.w	r4, r4, r7
 801e39a:	2500      	movs	r5, #0
 801e39c:	e7e0      	b.n	801e360 <floor+0x48>
 801e39e:	2e33      	cmp	r6, #51	@ 0x33
 801e3a0:	dd0a      	ble.n	801e3b8 <floor+0xa0>
 801e3a2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801e3a6:	d103      	bne.n	801e3b0 <floor+0x98>
 801e3a8:	f7e1 ff48 	bl	800023c <__adddf3>
 801e3ac:	4602      	mov	r2, r0
 801e3ae:	460b      	mov	r3, r1
 801e3b0:	4610      	mov	r0, r2
 801e3b2:	4619      	mov	r1, r3
 801e3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e3b8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801e3bc:	f04f 3cff 	mov.w	ip, #4294967295
 801e3c0:	fa2c f707 	lsr.w	r7, ip, r7
 801e3c4:	4207      	tst	r7, r0
 801e3c6:	d0f3      	beq.n	801e3b0 <floor+0x98>
 801e3c8:	a30f      	add	r3, pc, #60	@ (adr r3, 801e408 <floor+0xf0>)
 801e3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3ce:	f7e1 ff35 	bl	800023c <__adddf3>
 801e3d2:	2200      	movs	r2, #0
 801e3d4:	2300      	movs	r3, #0
 801e3d6:	f7e2 fb77 	bl	8000ac8 <__aeabi_dcmpgt>
 801e3da:	2800      	cmp	r0, #0
 801e3dc:	d0c0      	beq.n	801e360 <floor+0x48>
 801e3de:	2c00      	cmp	r4, #0
 801e3e0:	da0a      	bge.n	801e3f8 <floor+0xe0>
 801e3e2:	2e14      	cmp	r6, #20
 801e3e4:	d101      	bne.n	801e3ea <floor+0xd2>
 801e3e6:	3401      	adds	r4, #1
 801e3e8:	e006      	b.n	801e3f8 <floor+0xe0>
 801e3ea:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801e3ee:	2301      	movs	r3, #1
 801e3f0:	40b3      	lsls	r3, r6
 801e3f2:	441d      	add	r5, r3
 801e3f4:	4545      	cmp	r5, r8
 801e3f6:	d3f6      	bcc.n	801e3e6 <floor+0xce>
 801e3f8:	ea25 0507 	bic.w	r5, r5, r7
 801e3fc:	e7b0      	b.n	801e360 <floor+0x48>
 801e3fe:	2500      	movs	r5, #0
 801e400:	462c      	mov	r4, r5
 801e402:	e7ad      	b.n	801e360 <floor+0x48>
 801e404:	f3af 8000 	nop.w
 801e408:	8800759c 	.word	0x8800759c
 801e40c:	7e37e43c 	.word	0x7e37e43c
 801e410:	bff00000 	.word	0xbff00000
 801e414:	000fffff 	.word	0x000fffff

0801e418 <_init>:
 801e418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e41a:	bf00      	nop
 801e41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e41e:	bc08      	pop	{r3}
 801e420:	469e      	mov	lr, r3
 801e422:	4770      	bx	lr

0801e424 <_fini>:
 801e424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e426:	bf00      	nop
 801e428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e42a:	bc08      	pop	{r3}
 801e42c:	469e      	mov	lr, r3
 801e42e:	4770      	bx	lr
