
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000265b0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001bf88  080267b0  080267b0  000367b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08042738  08042738  000606b4  2**0
                  CONTENTS
  4 .ARM          00000008  08042738  08042738  00052738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08042740  08042740  000606b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08042740  08042740  00052740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08042744  08042744  00052744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006b4  20000000  08042748  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f440  200006b8  08042dfc  000606b8  2**3
                  ALLOC
 10 ._user_heap_stack 0001c800  2002faf8  08042dfc  0006faf8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000606b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000b12e5  00000000  00000000  000606e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0001411b  00000000  00000000  001119c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0004ae21  00000000  00000000  00125ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003520  00000000  00000000  00170908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00007a60  00000000  00000000  00173e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000474a4  00000000  00000000  0017b888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000888db  00000000  00000000  001c2d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001395b0  00000000  00000000  0024b607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00384bb7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cf70  00000000  00000000  00384c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200006b8 	.word	0x200006b8
 800021c:	00000000 	.word	0x00000000
 8000220:	08026798 	.word	0x08026798

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200006bc 	.word	0x200006bc
 800023c:	08026798 	.word	0x08026798

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9b9 	b.w	80006a4 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b96e 	b.w	80006a4 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468c      	mov	ip, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8083 	bne.w	80004f6 <__udivmoddi4+0x116>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d947      	bls.n	8000486 <__udivmoddi4+0xa6>
 80003f6:	fab2 f282 	clz	r2, r2
 80003fa:	b142      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fc:	f1c2 0020 	rsb	r0, r2, #32
 8000400:	fa24 f000 	lsr.w	r0, r4, r0
 8000404:	4091      	lsls	r1, r2
 8000406:	4097      	lsls	r7, r2
 8000408:	ea40 0c01 	orr.w	ip, r0, r1
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbbc f6f8 	udiv	r6, ip, r8
 8000418:	fa1f fe87 	uxth.w	lr, r7
 800041c:	fb08 c116 	mls	r1, r8, r6, ip
 8000420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000424:	fb06 f10e 	mul.w	r1, r6, lr
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18fb      	adds	r3, r7, r3
 800042e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000432:	f080 8119 	bcs.w	8000668 <__udivmoddi4+0x288>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8116 	bls.w	8000668 <__udivmoddi4+0x288>
 800043c:	3e02      	subs	r6, #2
 800043e:	443b      	add	r3, r7
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3310 	mls	r3, r8, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fe0e 	mul.w	lr, r0, lr
 8000454:	45a6      	cmp	lr, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	193c      	adds	r4, r7, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8105 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000462:	45a6      	cmp	lr, r4
 8000464:	f240 8102 	bls.w	800066c <__udivmoddi4+0x28c>
 8000468:	3802      	subs	r0, #2
 800046a:	443c      	add	r4, r7
 800046c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	2600      	movs	r6, #0
 8000476:	b11d      	cbz	r5, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c5 4300 	strd	r4, r3, [r5]
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	b902      	cbnz	r2, 800048a <__udivmoddi4+0xaa>
 8000488:	deff      	udf	#255	; 0xff
 800048a:	fab2 f282 	clz	r2, r2
 800048e:	2a00      	cmp	r2, #0
 8000490:	d150      	bne.n	8000534 <__udivmoddi4+0x154>
 8000492:	1bcb      	subs	r3, r1, r7
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	fa1f f887 	uxth.w	r8, r7
 800049c:	2601      	movs	r6, #1
 800049e:	fbb3 fcfe 	udiv	ip, r3, lr
 80004a2:	0c21      	lsrs	r1, r4, #16
 80004a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80004a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ac:	fb08 f30c 	mul.w	r3, r8, ip
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80004b4:	1879      	adds	r1, r7, r1
 80004b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0xe2>
 80004bc:	428b      	cmp	r3, r1
 80004be:	f200 80e9 	bhi.w	8000694 <__udivmoddi4+0x2b4>
 80004c2:	4684      	mov	ip, r0
 80004c4:	1ac9      	subs	r1, r1, r3
 80004c6:	b2a3      	uxth	r3, r4
 80004c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80004d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004d4:	fb08 f800 	mul.w	r8, r8, r0
 80004d8:	45a0      	cmp	r8, r4
 80004da:	d907      	bls.n	80004ec <__udivmoddi4+0x10c>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x10a>
 80004e4:	45a0      	cmp	r8, r4
 80004e6:	f200 80d9 	bhi.w	800069c <__udivmoddi4+0x2bc>
 80004ea:	4618      	mov	r0, r3
 80004ec:	eba4 0408 	sub.w	r4, r4, r8
 80004f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004f4:	e7bf      	b.n	8000476 <__udivmoddi4+0x96>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d909      	bls.n	800050e <__udivmoddi4+0x12e>
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	f000 80b1 	beq.w	8000662 <__udivmoddi4+0x282>
 8000500:	2600      	movs	r6, #0
 8000502:	e9c5 0100 	strd	r0, r1, [r5]
 8000506:	4630      	mov	r0, r6
 8000508:	4631      	mov	r1, r6
 800050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050e:	fab3 f683 	clz	r6, r3
 8000512:	2e00      	cmp	r6, #0
 8000514:	d14a      	bne.n	80005ac <__udivmoddi4+0x1cc>
 8000516:	428b      	cmp	r3, r1
 8000518:	d302      	bcc.n	8000520 <__udivmoddi4+0x140>
 800051a:	4282      	cmp	r2, r0
 800051c:	f200 80b8 	bhi.w	8000690 <__udivmoddi4+0x2b0>
 8000520:	1a84      	subs	r4, r0, r2
 8000522:	eb61 0103 	sbc.w	r1, r1, r3
 8000526:	2001      	movs	r0, #1
 8000528:	468c      	mov	ip, r1
 800052a:	2d00      	cmp	r5, #0
 800052c:	d0a8      	beq.n	8000480 <__udivmoddi4+0xa0>
 800052e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000532:	e7a5      	b.n	8000480 <__udivmoddi4+0xa0>
 8000534:	f1c2 0320 	rsb	r3, r2, #32
 8000538:	fa20 f603 	lsr.w	r6, r0, r3
 800053c:	4097      	lsls	r7, r2
 800053e:	fa01 f002 	lsl.w	r0, r1, r2
 8000542:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000546:	40d9      	lsrs	r1, r3
 8000548:	4330      	orrs	r0, r6
 800054a:	0c03      	lsrs	r3, r0, #16
 800054c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000550:	fa1f f887 	uxth.w	r8, r7
 8000554:	fb0e 1116 	mls	r1, lr, r6, r1
 8000558:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800055c:	fb06 f108 	mul.w	r1, r6, r8
 8000560:	4299      	cmp	r1, r3
 8000562:	fa04 f402 	lsl.w	r4, r4, r2
 8000566:	d909      	bls.n	800057c <__udivmoddi4+0x19c>
 8000568:	18fb      	adds	r3, r7, r3
 800056a:	f106 3cff 	add.w	ip, r6, #4294967295
 800056e:	f080 808d 	bcs.w	800068c <__udivmoddi4+0x2ac>
 8000572:	4299      	cmp	r1, r3
 8000574:	f240 808a 	bls.w	800068c <__udivmoddi4+0x2ac>
 8000578:	3e02      	subs	r6, #2
 800057a:	443b      	add	r3, r7
 800057c:	1a5b      	subs	r3, r3, r1
 800057e:	b281      	uxth	r1, r0
 8000580:	fbb3 f0fe 	udiv	r0, r3, lr
 8000584:	fb0e 3310 	mls	r3, lr, r0, r3
 8000588:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058c:	fb00 f308 	mul.w	r3, r0, r8
 8000590:	428b      	cmp	r3, r1
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x1c4>
 8000594:	1879      	adds	r1, r7, r1
 8000596:	f100 3cff 	add.w	ip, r0, #4294967295
 800059a:	d273      	bcs.n	8000684 <__udivmoddi4+0x2a4>
 800059c:	428b      	cmp	r3, r1
 800059e:	d971      	bls.n	8000684 <__udivmoddi4+0x2a4>
 80005a0:	3802      	subs	r0, #2
 80005a2:	4439      	add	r1, r7
 80005a4:	1acb      	subs	r3, r1, r3
 80005a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005aa:	e778      	b.n	800049e <__udivmoddi4+0xbe>
 80005ac:	f1c6 0c20 	rsb	ip, r6, #32
 80005b0:	fa03 f406 	lsl.w	r4, r3, r6
 80005b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80005b8:	431c      	orrs	r4, r3
 80005ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80005be:	fa01 f306 	lsl.w	r3, r1, r6
 80005c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005ca:	431f      	orrs	r7, r3
 80005cc:	0c3b      	lsrs	r3, r7, #16
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fa1f f884 	uxth.w	r8, r4
 80005d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005de:	fb09 fa08 	mul.w	sl, r9, r8
 80005e2:	458a      	cmp	sl, r1
 80005e4:	fa02 f206 	lsl.w	r2, r2, r6
 80005e8:	fa00 f306 	lsl.w	r3, r0, r6
 80005ec:	d908      	bls.n	8000600 <__udivmoddi4+0x220>
 80005ee:	1861      	adds	r1, r4, r1
 80005f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005f4:	d248      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 80005f6:	458a      	cmp	sl, r1
 80005f8:	d946      	bls.n	8000688 <__udivmoddi4+0x2a8>
 80005fa:	f1a9 0902 	sub.w	r9, r9, #2
 80005fe:	4421      	add	r1, r4
 8000600:	eba1 010a 	sub.w	r1, r1, sl
 8000604:	b2bf      	uxth	r7, r7
 8000606:	fbb1 f0fe 	udiv	r0, r1, lr
 800060a:	fb0e 1110 	mls	r1, lr, r0, r1
 800060e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000612:	fb00 f808 	mul.w	r8, r0, r8
 8000616:	45b8      	cmp	r8, r7
 8000618:	d907      	bls.n	800062a <__udivmoddi4+0x24a>
 800061a:	19e7      	adds	r7, r4, r7
 800061c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000620:	d22e      	bcs.n	8000680 <__udivmoddi4+0x2a0>
 8000622:	45b8      	cmp	r8, r7
 8000624:	d92c      	bls.n	8000680 <__udivmoddi4+0x2a0>
 8000626:	3802      	subs	r0, #2
 8000628:	4427      	add	r7, r4
 800062a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800062e:	eba7 0708 	sub.w	r7, r7, r8
 8000632:	fba0 8902 	umull	r8, r9, r0, r2
 8000636:	454f      	cmp	r7, r9
 8000638:	46c6      	mov	lr, r8
 800063a:	4649      	mov	r1, r9
 800063c:	d31a      	bcc.n	8000674 <__udivmoddi4+0x294>
 800063e:	d017      	beq.n	8000670 <__udivmoddi4+0x290>
 8000640:	b15d      	cbz	r5, 800065a <__udivmoddi4+0x27a>
 8000642:	ebb3 020e 	subs.w	r2, r3, lr
 8000646:	eb67 0701 	sbc.w	r7, r7, r1
 800064a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800064e:	40f2      	lsrs	r2, r6
 8000650:	ea4c 0202 	orr.w	r2, ip, r2
 8000654:	40f7      	lsrs	r7, r6
 8000656:	e9c5 2700 	strd	r2, r7, [r5]
 800065a:	2600      	movs	r6, #0
 800065c:	4631      	mov	r1, r6
 800065e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000662:	462e      	mov	r6, r5
 8000664:	4628      	mov	r0, r5
 8000666:	e70b      	b.n	8000480 <__udivmoddi4+0xa0>
 8000668:	4606      	mov	r6, r0
 800066a:	e6e9      	b.n	8000440 <__udivmoddi4+0x60>
 800066c:	4618      	mov	r0, r3
 800066e:	e6fd      	b.n	800046c <__udivmoddi4+0x8c>
 8000670:	4543      	cmp	r3, r8
 8000672:	d2e5      	bcs.n	8000640 <__udivmoddi4+0x260>
 8000674:	ebb8 0e02 	subs.w	lr, r8, r2
 8000678:	eb69 0104 	sbc.w	r1, r9, r4
 800067c:	3801      	subs	r0, #1
 800067e:	e7df      	b.n	8000640 <__udivmoddi4+0x260>
 8000680:	4608      	mov	r0, r1
 8000682:	e7d2      	b.n	800062a <__udivmoddi4+0x24a>
 8000684:	4660      	mov	r0, ip
 8000686:	e78d      	b.n	80005a4 <__udivmoddi4+0x1c4>
 8000688:	4681      	mov	r9, r0
 800068a:	e7b9      	b.n	8000600 <__udivmoddi4+0x220>
 800068c:	4666      	mov	r6, ip
 800068e:	e775      	b.n	800057c <__udivmoddi4+0x19c>
 8000690:	4630      	mov	r0, r6
 8000692:	e74a      	b.n	800052a <__udivmoddi4+0x14a>
 8000694:	f1ac 0c02 	sub.w	ip, ip, #2
 8000698:	4439      	add	r1, r7
 800069a:	e713      	b.n	80004c4 <__udivmoddi4+0xe4>
 800069c:	3802      	subs	r0, #2
 800069e:	443c      	add	r4, r7
 80006a0:	e724      	b.n	80004ec <__udivmoddi4+0x10c>
 80006a2:	bf00      	nop

080006a4 <__aeabi_idiv0>:
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <ADC_MultiModeDMAConvM0Cplt>:
// handle the highest priority interrupt to capture the true DMA conversion complete time (below RTOSOS level)
extern TIM_HandleTypeDef htim5;
void ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	// adc conversion done (DMA complete)
{

	timestamp = TIM2->CNT;			// real time
 80006a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006ae:	2100      	movs	r1, #0
	timestamp = TIM2->CNT;			// real time
 80006b0:	4807      	ldr	r0, [pc, #28]	; (80006d0 <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006b2:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006b4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 0;
 80006b6:	6011      	str	r1, [r2, #0]
	TIM5->DIER = 0x01;
 80006b8:	2101      	movs	r1, #1
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ba:	2219      	movs	r2, #25
	timestamp = TIM2->CNT;			// real time
 80006bc:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006be:	f8c3 1c0c 	str.w	r1, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006c2:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c6:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
 80006ca:	4770      	bx	lr
 80006cc:	200006e0 	.word	0x200006e0
 80006d0:	2001ae38 	.word	0x2001ae38

080006d4 <ADC_MultiModeDMAConvM1Cplt>:
	timestamp = TIM2->CNT;			// real time
 80006d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006d8:	4907      	ldr	r1, [pc, #28]	; (80006f8 <ADC_MultiModeDMAConvM1Cplt+0x24>)
 80006da:	2201      	movs	r2, #1
	timestamp = TIM2->CNT;			// real time
 80006dc:	4807      	ldr	r0, [pc, #28]	; (80006fc <ADC_MultiModeDMAConvM1Cplt+0x28>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006de:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006e0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 1;
 80006e2:	600a      	str	r2, [r1, #0]
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006e4:	2119      	movs	r1, #25
	timestamp = TIM2->CNT;			// real time
 80006e6:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006e8:	f8c3 2c0c 	str.w	r2, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006ec:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f0:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	200006e0 	.word	0x200006e0
 80006fc:	2001ae38 	.word	0x2001ae38

08000700 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000700:	4602      	mov	r2, r0
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000702:	2340      	movs	r3, #64	; 0x40
	printf("Multi-mode DMA Error\n");
 8000704:	4807      	ldr	r0, [pc, #28]	; (8000724 <ADC_MultiModeDMAError+0x24>)
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000706:	b510      	push	{r4, lr}
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 8000708:	6b94      	ldr	r4, [r2, #56]	; 0x38
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800070a:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800070c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800070e:	f043 0304 	orr.w	r3, r3, #4
 8000712:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 8000714:	f022 f82a 	bl	802276c <puts>
	HAL_ADC_ErrorCallback(hadc);
 8000718:	4620      	mov	r0, r4
}
 800071a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 800071e:	f006 ba1d 	b.w	8006b5c <HAL_ADC_ErrorCallback>
 8000722:	bf00      	nop
 8000724:	08026998 	.word	0x08026998

08000728 <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 8000728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800072c:	4605      	mov	r5, r0
 800072e:	4690      	mov	r8, r2
 8000730:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000732:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000734:	69aa      	ldr	r2, [r5, #24]
		uint32_t Length) {
 8000736:	460f      	mov	r7, r1
 8000738:	4699      	mov	r9, r3
	__IO uint32_t counter = 0;
 800073a:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800073c:	2a01      	cmp	r2, #1
 800073e:	d903      	bls.n	8000748 <HAL_ADCEx_MultiModeStart_DBDMA+0x20>
 8000740:	2199      	movs	r1, #153	; 0x99
 8000742:	4845      	ldr	r0, [pc, #276]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000744:	f003 fa4a 	bl	8003bdc <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000748:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800074a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800074e:	d17a      	bne.n	8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x11e>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000750:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000754:	2b01      	cmp	r3, #1
 8000756:	d903      	bls.n	8000760 <HAL_ADCEx_MultiModeStart_DBDMA+0x38>
 8000758:	219b      	movs	r1, #155	; 0x9b
 800075a:	483f      	ldr	r0, [pc, #252]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800075c:	f003 fa3e 	bl	8003bdc <assert_failed>
	__HAL_LOCK(hadc);
 8000760:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8000764:	2b01      	cmp	r3, #1
 8000766:	d073      	beq.n	8000850 <HAL_ADCEx_MultiModeStart_DBDMA+0x128>
 8000768:	2301      	movs	r3, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076a:	682e      	ldr	r6, [r5, #0]
	__HAL_LOCK(hadc);
 800076c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000770:	68b3      	ldr	r3, [r6, #8]
 8000772:	07d9      	lsls	r1, r3, #31
 8000774:	d414      	bmi.n	80007a0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000776:	4b39      	ldr	r3, [pc, #228]	; (800085c <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 8000778:	4939      	ldr	r1, [pc, #228]	; (8000860 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 800077a:	681b      	ldr	r3, [r3, #0]
		__HAL_ADC_ENABLE(hadc);
 800077c:	68b2      	ldr	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800077e:	fba1 1303 	umull	r1, r3, r1, r3
		__HAL_ADC_ENABLE(hadc);
 8000782:	f042 0201 	orr.w	r2, r2, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000786:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 8000788:	60b2      	str	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800078a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800078e:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 8000790:	9b03      	ldr	r3, [sp, #12]
 8000792:	b12b      	cbz	r3, 80007a0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
			counter--;
 8000794:	9c03      	ldr	r4, [sp, #12]
 8000796:	3c01      	subs	r4, #1
 8000798:	9403      	str	r4, [sp, #12]
		while (counter != 0) {
 800079a:	9803      	ldr	r0, [sp, #12]
 800079c:	2800      	cmp	r0, #0
 800079e:	d1f9      	bne.n	8000794 <HAL_ADCEx_MultiModeStart_DBDMA+0x6c>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007a0:	68b3      	ldr	r3, [r6, #8]
 80007a2:	07da      	lsls	r2, r3, #31
 80007a4:	d544      	bpl.n	8000830 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
		ADC_STATE_CLR_SET(hadc->State,
 80007a6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80007a8:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
 80007aa:	4013      	ands	r3, r2
 80007ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b0:	642b      	str	r3, [r5, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007b2:	6873      	ldr	r3, [r6, #4]
 80007b4:	055b      	lsls	r3, r3, #21
 80007b6:	d505      	bpl.n	80007c4 <HAL_ADCEx_MultiModeStart_DBDMA+0x9c>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007b8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c2:	642b      	str	r3, [r5, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007c4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007c6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007ca:	d03a      	beq.n	8000842 <HAL_ADCEx_MultiModeStart_DBDMA+0x11a>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007cc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80007ce:	f023 0306 	bic.w	r3, r3, #6
 80007d2:	646b      	str	r3, [r5, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007d6:	2300      	movs	r3, #0
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d8:	4923      	ldr	r1, [pc, #140]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007da:	f06f 0202 	mvn.w	r2, #2
		__HAL_UNLOCK(hadc);
 80007de:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007e2:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e4:	e9c0 130f 	strd	r1, r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007e8:	4b20      	ldr	r3, [pc, #128]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ea:	4921      	ldr	r1, [pc, #132]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>)
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007ec:	64c3      	str	r3, [r0, #76]	; 0x4c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ee:	6441      	str	r1, [r0, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007f0:	6032      	str	r2, [r6, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007f2:	6873      	ldr	r3, [r6, #4]
			ADC->CCR |= ADC_CCR_DDS;
 80007f4:	4a1f      	ldr	r2, [pc, #124]	; (8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>)
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80007fa:	6073      	str	r3, [r6, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 80007fc:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000800:	b1d3      	cbz	r3, 8000838 <HAL_ADCEx_MultiModeStart_DBDMA+0x110>
			ADC->CCR |= ADC_CCR_DDS;
 8000802:	6853      	ldr	r3, [r2, #4]
 8000804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000808:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 800080a:	4643      	mov	r3, r8
 800080c:	463a      	mov	r2, r7
 800080e:	491a      	ldr	r1, [pc, #104]	; (8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x150>)
 8000810:	f8cd 9000 	str.w	r9, [sp]
 8000814:	f007 faf0 	bl	8007df8 <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 8000818:	682b      	ldr	r3, [r5, #0]
 800081a:	6898      	ldr	r0, [r3, #8]
 800081c:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000820:	d106      	bne.n	8000830 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000822:	689a      	ldr	r2, [r3, #8]
 8000824:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000828:	609a      	str	r2, [r3, #8]
}
 800082a:	b005      	add	sp, #20
 800082c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return HAL_OK;
 8000830:	2000      	movs	r0, #0
}
 8000832:	b005      	add	sp, #20
 8000834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 8000838:	6853      	ldr	r3, [r2, #4]
 800083a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083e:	6053      	str	r3, [r2, #4]
 8000840:	e7e3      	b.n	800080a <HAL_ADCEx_MultiModeStart_DBDMA+0xe2>
			ADC_CLEAR_ERRORCODE(hadc);
 8000842:	646b      	str	r3, [r5, #68]	; 0x44
 8000844:	e7c6      	b.n	80007d4 <HAL_ADCEx_MultiModeStart_DBDMA+0xac>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000846:	219a      	movs	r1, #154	; 0x9a
 8000848:	4803      	ldr	r0, [pc, #12]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800084a:	f003 f9c7 	bl	8003bdc <assert_failed>
 800084e:	e77f      	b.n	8000750 <HAL_ADCEx_MultiModeStart_DBDMA+0x28>
	__HAL_LOCK(hadc);
 8000850:	2002      	movs	r0, #2
}
 8000852:	b005      	add	sp, #20
 8000854:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000858:	080269b0 	.word	0x080269b0
 800085c:	20000274 	.word	0x20000274
 8000860:	431bde83 	.word	0x431bde83
 8000864:	fffff8fe 	.word	0xfffff8fe
 8000868:	080006a9 	.word	0x080006a9
 800086c:	08000701 	.word	0x08000701
 8000870:	080006d5 	.word	0x080006d5
 8000874:	40012300 	.word	0x40012300
 8000878:	40012308 	.word	0x40012308

0800087c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800087c:	4b75      	ldr	r3, [pc, #468]	; (8000a54 <ADC_Conv_complete+0x1d8>)
	(*buf)[3] = timestamp;		// this may not get set until now
 800087e:	4a76      	ldr	r2, [pc, #472]	; (8000a58 <ADC_Conv_complete+0x1dc>)
	if (dmabufno == 1) {		// second buffer is ready
 8000880:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000882:	4876      	ldr	r0, [pc, #472]	; (8000a5c <ADC_Conv_complete+0x1e0>)
	if (dmabufno == 1) {		// second buffer is ready
 8000884:	2b01      	cmp	r3, #1
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000886:	4b76      	ldr	r3, [pc, #472]	; (8000a60 <ADC_Conv_complete+0x1e4>)
ADC_Conv_complete() {
 8000888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 800088c:	681f      	ldr	r7, [r3, #0]
ADC_Conv_complete() {
 800088e:	b087      	sub	sp, #28
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000890:	4b74      	ldr	r3, [pc, #464]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 8000892:	4d75      	ldr	r5, [pc, #468]	; (8000a68 <ADC_Conv_complete+0x1ec>)
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000894:	bf08      	it	eq
 8000896:	f507 67b8 	addeq.w	r7, r7, #1472	; 0x5c0
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089a:	781b      	ldrb	r3, [r3, #0]
	(*buf)[3] = timestamp;		// this may not get set until now
 800089c:	6814      	ldr	r4, [r2, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089e:	9305      	str	r3, [sp, #20]
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	f8b5 105c 	ldrh.w	r1, [r5, #92]	; 0x5c
 80008a6:	4a71      	ldr	r2, [pc, #452]	; (8000a6c <ADC_Conv_complete+0x1f0>)
 80008a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	if (sigsend) {		// oops overrun
 80008ac:	f8df a208 	ldr.w	sl, [pc, #520]	; 8000ab8 <ADC_Conv_complete+0x23c>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008b0:	7811      	ldrb	r1, [r2, #0]
 80008b2:	7802      	ldrb	r2, [r0, #0]
 80008b4:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b8:	60fc      	str	r4, [r7, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	f002 0103 	and.w	r1, r2, #3
 80008be:	3201      	adds	r2, #1
 80008c0:	430b      	orrs	r3, r1
 80008c2:	7002      	strb	r2, [r0, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c4:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
	if (sigsend) {		// oops overrun
 80008c8:	f8da 2000 	ldr.w	r2, [sl]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008cc:	e9c7 3101 	strd	r3, r1, [r7, #4]
	if (sigsend) {		// oops overrun
 80008d0:	b12a      	cbz	r2, 80008de <ADC_Conv_complete+0x62>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d2:	6fab      	ldr	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008d4:	2200      	movs	r2, #0
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d6:	3301      	adds	r3, #1
 80008d8:	67ab      	str	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008da:	f8ca 2000 	str.w	r2, [sl]
 80008de:	4a64      	ldr	r2, [pc, #400]	; (8000a70 <ADC_Conv_complete+0x1f4>)
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80008e0:	2500      	movs	r5, #0
 80008e2:	4b64      	ldr	r3, [pc, #400]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 80008e4:	370e      	adds	r7, #14
 80008e6:	f8d2 c000 	ldr.w	ip, [r2]
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	4a62      	ldr	r2, [pc, #392]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 80008ee:	4c63      	ldr	r4, [pc, #396]	; (8000a7c <ADC_Conv_complete+0x200>)
 80008f0:	6810      	ldr	r0, [r2, #0]
 80008f2:	4963      	ldr	r1, [pc, #396]	; (8000a80 <ADC_Conv_complete+0x204>)
 80008f4:	4a63      	ldr	r2, [pc, #396]	; (8000a84 <ADC_Conv_complete+0x208>)
 80008f6:	9303      	str	r3, [sp, #12]
 80008f8:	4b63      	ldr	r3, [pc, #396]	; (8000a88 <ADC_Conv_complete+0x20c>)
 80008fa:	8824      	ldrh	r4, [r4, #0]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	6812      	ldr	r2, [r2, #0]
 8000900:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000904:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8000abc <ADC_Conv_complete+0x240>
 8000908:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8000ac0 <ADC_Conv_complete+0x244>
 800090c:	9504      	str	r5, [sp, #16]
 800090e:	9402      	str	r4, [sp, #8]
 8000910:	9301      	str	r3, [sp, #4]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000912:	f005 041f 	and.w	r4, r5, #31
		thissamp = (*adcbuf16)[i];
 8000916:	f837 3f02 	ldrh.w	r3, [r7, #2]!
		lastmeanwindiff = abs(meanwindiff);
 800091a:	2900      	cmp	r1, #0
 800091c:	f105 0501 	add.w	r5, r5, #1
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000920:	f839 b014 	ldrh.w	fp, [r9, r4, lsl #1]
 8000924:	4418      	add	r0, r3
		lastmeanwindiff = abs(meanwindiff);
 8000926:	bfb8      	it	lt
 8000928:	4249      	neglt	r1, r1
		lastsamp[j] = thissamp;			// save last samples
 800092a:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 800092e:	eba0 000b 	sub.w	r0, r0, fp
		adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 8000932:	449c      	add	ip, r3
		lastmeanwindiff = abs(meanwindiff);
 8000934:	fa1f fe81 	uxth.w	lr, r1
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000938:	9903      	ldr	r1, [sp, #12]
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 800093a:	f858 6024 	ldr.w	r6, [r8, r4, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800093e:	eb0e 0b01 	add.w	fp, lr, r1
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 8000942:	f340 114f 	sbfx	r1, r0, #5, #16
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000946:	1b92      	subs	r2, r2, r6
		if (sigsend)
 8000948:	f8da 6000 	ldr.w	r6, [sl]
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 800094c:	1a5b      	subs	r3, r3, r1
 800094e:	2b00      	cmp	r3, #0
 8000950:	bfb8      	it	lt
 8000952:	425b      	neglt	r3, r3
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000954:	441a      	add	r2, r3
		meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 8000956:	f342 114f 	sbfx	r1, r2, #5, #16
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800095a:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
		windiff[j] = meanwindiff;	// store latest window mean of differences
 800095e:	f848 1024 	str.w	r1, [r8, r4, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000962:	9c02      	ldr	r4, [sp, #8]
 8000964:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
 8000968:	b29b      	uxth	r3, r3
 800096a:	191c      	adds	r4, r3, r4
 800096c:	455c      	cmp	r4, fp
 800096e:	dd04      	ble.n	800097a <ADC_Conv_complete+0xfe>
			pretrigcnt++;
 8000970:	9c01      	ldr	r4, [sp, #4]
 8000972:	3401      	adds	r4, #1
 8000974:	9401      	str	r4, [sp, #4]
 8000976:	2401      	movs	r4, #1
 8000978:	9404      	str	r4, [sp, #16]
		if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 800097a:	b926      	cbnz	r6, 8000986 <ADC_Conv_complete+0x10a>
 800097c:	455b      	cmp	r3, fp
 800097e:	dd02      	ble.n	8000986 <ADC_Conv_complete+0x10a>
			sigsend = 1; // the real trigger
 8000980:	2301      	movs	r3, #1
 8000982:	f8ca 3000 	str.w	r3, [sl]
	for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000986:	f5b5 7f36 	cmp.w	r5, #728	; 0x2d8
 800098a:	d1c2      	bne.n	8000912 <ADC_Conv_complete+0x96>
 800098c:	4c38      	ldr	r4, [pc, #224]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 800098e:	4b3f      	ldr	r3, [pc, #252]	; (8000a8c <ADC_Conv_complete+0x210>)
 8000990:	f8c4 c000 	str.w	ip, [r4]
 8000994:	4c38      	ldr	r4, [pc, #224]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 8000996:	f8a3 e000 	strh.w	lr, [r3]
 800099a:	6020      	str	r0, [r4, #0]
 800099c:	4839      	ldr	r0, [pc, #228]	; (8000a84 <ADC_Conv_complete+0x208>)
 800099e:	9b04      	ldr	r3, [sp, #16]
 80009a0:	6002      	str	r2, [r0, #0]
 80009a2:	4a37      	ldr	r2, [pc, #220]	; (8000a80 <ADC_Conv_complete+0x204>)
 80009a4:	8011      	strh	r1, [r2, #0]
 80009a6:	b113      	cbz	r3, 80009ae <ADC_Conv_complete+0x132>
 80009a8:	4b37      	ldr	r3, [pc, #220]	; (8000a88 <ADC_Conv_complete+0x20c>)
 80009aa:	9a01      	ldr	r2, [sp, #4]
 80009ac:	601a      	str	r2, [r3, #0]
	if (sigsend) {
 80009ae:	f8da 3000 	ldr.w	r3, [sl]
 80009b2:	b343      	cbz	r3, 8000a06 <ADC_Conv_complete+0x18a>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 80009b4:	4b36      	ldr	r3, [pc, #216]	; (8000a90 <ADC_Conv_complete+0x214>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	2a00      	cmp	r2, #0
 80009ba:	d02d      	beq.n	8000a18 <ADC_Conv_complete+0x19c>
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009bc:	4c2a      	ldr	r4, [pc, #168]	; (8000a68 <ADC_Conv_complete+0x1ec>)
		sigprev = 1;	// remember this trigger for next packet
 80009be:	2001      	movs	r0, #1
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c0:	4934      	ldr	r1, [pc, #208]	; (8000a94 <ADC_Conv_complete+0x218>)
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 80009c4:	6018      	str	r0, [r3, #0]
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c6:	230f      	movs	r3, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c8:	4402      	add	r2, r0
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009ca:	600b      	str	r3, [r1, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009cc:	67e2      	str	r2, [r4, #124]	; 0x7c
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 80009ce:	4a32      	ldr	r2, [pc, #200]	; (8000a98 <ADC_Conv_complete+0x21c>)
 80009d0:	6813      	ldr	r3, [r2, #0]
 80009d2:	3301      	adds	r3, #1
 80009d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009d8:	6013      	str	r3, [r2, #0]
 80009da:	d10b      	bne.n	80009f4 <ADC_Conv_complete+0x178>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009dc:	492f      	ldr	r1, [pc, #188]	; (8000a9c <ADC_Conv_complete+0x220>)
 80009de:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80009e2:	482f      	ldr	r0, [pc, #188]	; (8000aa0 <ADC_Conv_complete+0x224>)
 80009e4:	fba1 1303 	umull	r1, r3, r1, r3
		adcbgbaseacc = 0;
 80009e8:	4c21      	ldr	r4, [pc, #132]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 80009ea:	2100      	movs	r1, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009ec:	0b9b      	lsrs	r3, r3, #14
		adcbgbaseacc = 0;
 80009ee:	6021      	str	r1, [r4, #0]
		samplecnt = 0;
 80009f0:	6011      	str	r1, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009f2:	6003      	str	r3, [r0, #0]
	if (xTaskToNotify == NULL) {
 80009f4:	4b2b      	ldr	r3, [pc, #172]	; (8000aa4 <ADC_Conv_complete+0x228>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	b332      	cbz	r2, 8000a48 <ADC_Conv_complete+0x1cc>
	} else if (sigsend) {
 80009fa:	f8da 2000 	ldr.w	r2, [sl]
 80009fe:	b982      	cbnz	r2, 8000a22 <ADC_Conv_complete+0x1a6>
}
 8000a00:	b007      	add	sp, #28
 8000a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 8000a06:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <ADC_Conv_complete+0x214>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	b112      	cbz	r2, 8000a12 <ADC_Conv_complete+0x196>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 8000a0c:	4a26      	ldr	r2, [pc, #152]	; (8000aa8 <ADC_Conv_complete+0x22c>)
 8000a0e:	2101      	movs	r1, #1
 8000a10:	7011      	strb	r1, [r2, #0]
		sigprev = 0;
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	e7da      	b.n	80009ce <ADC_Conv_complete+0x152>
			++adcbatchid; // start a new adc batch number
 8000a18:	9a05      	ldr	r2, [sp, #20]
 8000a1a:	4912      	ldr	r1, [pc, #72]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 8000a1c:	3201      	adds	r2, #1
 8000a1e:	700a      	strb	r2, [r1, #0]
 8000a20:	e7cc      	b.n	80009bc <ADC_Conv_complete+0x140>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a22:	4c22      	ldr	r4, [pc, #136]	; (8000aac <ADC_Conv_complete+0x230>)
 8000a24:	6818      	ldr	r0, [r3, #0]
 8000a26:	4621      	mov	r1, r4
 8000a28:	f013 fe28 	bl	801467c <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0e6      	beq.n	8000a00 <ADC_Conv_complete+0x184>
 8000a32:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <ADC_Conv_complete+0x234>)
 8000a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	f3bf 8f4f 	dsb	sy
 8000a3e:	f3bf 8f6f 	isb	sy
}
 8000a42:	b007      	add	sp, #28
 8000a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a48:	481a      	ldr	r0, [pc, #104]	; (8000ab4 <ADC_Conv_complete+0x238>)
}
 8000a4a:	b007      	add	sp, #28
 8000a4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a50:	f021 be8c 	b.w	802276c <puts>
 8000a54:	200006e0 	.word	0x200006e0
 8000a58:	2001ae38 	.word	0x2001ae38
 8000a5c:	200006dc 	.word	0x200006dc
 8000a60:	2001ae4c 	.word	0x2001ae4c
 8000a64:	200006d4 	.word	0x200006d4
 8000a68:	2001ad9c 	.word	0x2001ad9c
 8000a6c:	20000740 	.word	0x20000740
 8000a70:	200006d8 	.word	0x200006d8
 8000a74:	20000002 	.word	0x20000002
 8000a78:	200007d8 	.word	0x200007d8
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	20000738 	.word	0x20000738
 8000a84:	20000754 	.word	0x20000754
 8000a88:	2000073c 	.word	0x2000073c
 8000a8c:	200006f0 	.word	0x200006f0
 8000a90:	2000074c 	.word	0x2000074c
 8000a94:	20000734 	.word	0x20000734
 8000a98:	20000744 	.word	0x20000744
 8000a9c:	16816817 	.word	0x16816817
 8000aa0:	200006e4 	.word	0x200006e4
 8000aa4:	200007e0 	.word	0x200007e0
 8000aa8:	20000748 	.word	0x20000748
 8000aac:	200007dc 	.word	0x200007dc
 8000ab0:	e000ed04 	.word	0xe000ed04
 8000ab4:	080269c8 	.word	0x080269c8
 8000ab8:	20000750 	.word	0x20000750
 8000abc:	200006f4 	.word	0x200006f4
 8000ac0:	20000758 	.word	0x20000758

08000ac4 <startadc>:
	int i, lastbuf = 0;
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <startadc+0xb8>)
	statuspkt.adcpktssent = 0;
 8000ac6:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000ac8:	492d      	ldr	r1, [pc, #180]	; (8000b80 <startadc+0xbc>)

	printf("Starting ADC DMA\n");
 8000aca:	482e      	ldr	r0, [pc, #184]	; (8000b84 <startadc+0xc0>)
void startadc() {
 8000acc:	b510      	push	{r4, lr}
	statuspkt.clktrim = 108000000;
 8000ace:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000ad0:	4c2d      	ldr	r4, [pc, #180]	; (8000b88 <startadc+0xc4>)
	statuspkt.adcpktssent = 0;
 8000ad2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000ad6:	f021 fe49 	bl	802276c <puts>
	osDelay(100);
 8000ada:	2064      	movs	r0, #100	; 0x64
 8000adc:	f012 f84a 	bl	8012b74 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000ae0:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000ae4:	f014 faa4 	bl	8015030 <pvPortMalloc>
 8000ae8:	6020      	str	r0, [r4, #0]
	if (pktbuf == NULL) {
 8000aea:	2800      	cmp	r0, #0
 8000aec:	d041      	beq.n	8000b72 <startadc+0xae>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000aee:	0783      	lsls	r3, r0, #30
 8000af0:	d12d      	bne.n	8000b4e <startadc+0x8a>
 8000af2:	1f03      	subs	r3, r0, #4
 8000af4:	f200 51bc 	addw	r1, r0, #1468	; 0x5bc

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000af8:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8000afc:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
 8000b00:	428b      	cmp	r3, r1
 8000b02:	d1fb      	bne.n	8000afc <startadc+0x38>
 8000b04:	f600 317c 	addw	r1, r0, #2940	; 0xb7c
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b08:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000b0c:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
 8000b10:	428b      	cmp	r3, r1
 8000b12:	d1fb      	bne.n	8000b0c <startadc+0x48>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b14:	f500 62ba 	add.w	r2, r0, #1488	; 0x5d0
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b18:	f100 0110 	add.w	r1, r0, #16
 8000b1c:	481b      	ldr	r0, [pc, #108]	; (8000b8c <startadc+0xc8>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b1e:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b22:	4c1b      	ldr	r4, [pc, #108]	; (8000b90 <startadc+0xcc>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b24:	6001      	str	r1, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b26:	481b      	ldr	r0, [pc, #108]	; (8000b94 <startadc+0xd0>)
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b28:	6022      	str	r2, [r4, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2a:	f7ff fdfd 	bl	8000728 <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <startadc+0xd4>)
 8000b30:	4602      	mov	r2, r0

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b32:	481a      	ldr	r0, [pc, #104]	; (8000b9c <startadc+0xd8>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b34:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b36:	f005 ff63 	bl	8006a00 <HAL_ADC_Start>
 8000b3a:	b9b0      	cbnz	r0, 8000b6a <startadc+0xa6>
		printf("ADC3 failed start\r\n");
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b3c:	4818      	ldr	r0, [pc, #96]	; (8000ba0 <startadc+0xdc>)
 8000b3e:	f005 ff5f 	bl	8006a00 <HAL_ADC_Start>
 8000b42:	b970      	cbnz	r0, 8000b62 <startadc+0x9e>
		printf("ADC2 failed start\r\n");
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b44:	4813      	ldr	r0, [pc, #76]	; (8000b94 <startadc+0xd0>)
 8000b46:	f005 ff5b 	bl	8006a00 <HAL_ADC_Start>
 8000b4a:	b928      	cbnz	r0, 8000b58 <startadc+0x94>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b4c:	bd10      	pop	{r4, pc}
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000b4e:	4815      	ldr	r0, [pc, #84]	; (8000ba4 <startadc+0xe0>)
 8000b50:	f021 fe0c 	bl	802276c <puts>
 8000b54:	6820      	ldr	r0, [r4, #0]
 8000b56:	e7cc      	b.n	8000af2 <startadc+0x2e>
		printf("ADC1 failed start\r\n");
 8000b58:	4813      	ldr	r0, [pc, #76]	; (8000ba8 <startadc+0xe4>)
}
 8000b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		printf("ADC1 failed start\r\n");
 8000b5e:	f021 be05 	b.w	802276c <puts>
		printf("ADC2 failed start\r\n");
 8000b62:	4812      	ldr	r0, [pc, #72]	; (8000bac <startadc+0xe8>)
 8000b64:	f021 fe02 	bl	802276c <puts>
 8000b68:	e7ec      	b.n	8000b44 <startadc+0x80>
		printf("ADC3 failed start\r\n");
 8000b6a:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <startadc+0xec>)
 8000b6c:	f021 fdfe 	bl	802276c <puts>
 8000b70:	e7e4      	b.n	8000b3c <startadc+0x78>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000b72:	4810      	ldr	r0, [pc, #64]	; (8000bb4 <startadc+0xf0>)
 8000b74:	f021 fdfa 	bl	802276c <puts>
		for (;;)
 8000b78:	e7fe      	b.n	8000b78 <startadc+0xb4>
 8000b7a:	bf00      	nop
 8000b7c:	2001ad9c 	.word	0x2001ad9c
 8000b80:	066ff300 	.word	0x066ff300
 8000b84:	080269dc 	.word	0x080269dc
 8000b88:	2001ae4c 	.word	0x2001ae4c
 8000b8c:	2001ae50 	.word	0x2001ae50
 8000b90:	2001ae44 	.word	0x2001ae44
 8000b94:	2001b484 	.word	0x2001b484
 8000b98:	2001ae54 	.word	0x2001ae54
 8000b9c:	2001b4cc 	.word	0x2001b4cc
 8000ba0:	2001b124 	.word	0x2001b124
 8000ba4:	08026a18 	.word	0x08026a18
 8000ba8:	08026a78 	.word	0x08026a78
 8000bac:	08026a64 	.word	0x08026a64
 8000bb0:	08026a50 	.word	0x08026a50
 8000bb4:	080269f0 	.word	0x080269f0

08000bb8 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <vApplicationMallocFailedHook>:
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bc4:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bc6:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bca:	4d03      	ldr	r5, [pc, #12]	; (8000bd8 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bcc:	4c03      	ldr	r4, [pc, #12]	; (8000bdc <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bce:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bd0:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bd2:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bd4:	bc30      	pop	{r4, r5}
 8000bd6:	4770      	bx	lr
 8000bd8:	20000be4 	.word	0x20000be4
 8000bdc:	200007e4 	.word	0x200007e4

08000be0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000be0:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be2:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000be6:	4d03      	ldr	r5, [pc, #12]	; (8000bf4 <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be8:	4c03      	ldr	r4, [pc, #12]	; (8000bf8 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bea:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000bec:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000bee:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bf0:	bc30      	pop	{r4, r5}
 8000bf2:	4770      	bx	lr
 8000bf4:	20001438 	.word	0x20001438
 8000bf8:	20000c38 	.word	0x20000c38

08000bfc <hc_sent>:
// lwip calls this function when the remote host has successfully received data (ack)
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
	struct hc_state *state = arg;

	// Reset connection timeout
	state->ConnectionTimeout = 0;
 8000bfc:	2200      	movs	r2, #0
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
 8000bfe:	4603      	mov	r3, r0

	return (ERR_OK);
}
 8000c00:	4610      	mov	r0, r2
	state->ConnectionTimeout = 0;
 8000c02:	749a      	strb	r2, [r3, #18]
}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <hc_recv>:
	if ((err == ERR_OK) && (p != NULL)) {
 8000c08:	fab3 f383 	clz	r3, r3
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if ((err == ERR_OK) && (p != NULL)) {
 8000c10:	095b      	lsrs	r3, r3, #5
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c12:	b082      	sub	sp, #8
 8000c14:	4605      	mov	r5, r0
 8000c16:	460f      	mov	r7, r1
	if ((err == ERR_OK) && (p != NULL)) {
 8000c18:	4616      	mov	r6, r2
 8000c1a:	b10a      	cbz	r2, 8000c20 <hc_recv+0x18>
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d159      	bne.n	8000cd4 <hc_recv+0xcc>
	else if ((err == ERR_OK) && (p == NULL)) {
 8000c20:	bb4e      	cbnz	r6, 8000c76 <hc_recv+0x6e>
 8000c22:	b343      	cbz	r3, 8000c76 <hc_recv+0x6e>
		for (i = 0; i < state->Len; i++) {
 8000c24:	8a2b      	ldrh	r3, [r5, #16]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f000 8098 	beq.w	8000d5c <hc_recv+0x154>
 8000c2c:	2200      	movs	r2, #0
	hc_errormsg errormsg = GEN_ERROR;
 8000c2e:	2604      	movs	r6, #4
 8000c30:	68e8      	ldr	r0, [r5, #12]
 8000c32:	e002      	b.n	8000c3a <hc_recv+0x32>
		for (i = 0; i < state->Len; i++) {
 8000c34:	3201      	adds	r2, #1
 8000c36:	4293      	cmp	r3, r2
 8000c38:	dd0c      	ble.n	8000c54 <hc_recv+0x4c>
			if (errormsg == GEN_ERROR) {
 8000c3a:	2e04      	cmp	r6, #4
 8000c3c:	d01f      	beq.n	8000c7e <hc_recv+0x76>
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c3e:	5c84      	ldrb	r4, [r0, r2]
 8000c40:	2c0d      	cmp	r4, #13
 8000c42:	d1f7      	bne.n	8000c34 <hc_recv+0x2c>
 8000c44:	1c51      	adds	r1, r2, #1
 8000c46:	5c44      	ldrb	r4, [r0, r1]
 8000c48:	2c0a      	cmp	r4, #10
 8000c4a:	d027      	beq.n	8000c9c <hc_recv+0x94>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000c4c:	460a      	mov	r2, r1
		for (i = 0; i < state->Len; i++) {
 8000c4e:	3201      	adds	r2, #1
 8000c50:	4293      	cmp	r3, r2
 8000c52:	dcf2      	bgt.n	8000c3a <hc_recv+0x32>
	char *page = NULL;
 8000c54:	2400      	movs	r4, #0
		if (errormsg == OK) {
 8000c56:	b9d6      	cbnz	r6, 8000c8e <hc_recv+0x86>
			(*state->ReturnPage)(state->Num, OK, page, state->Len);
 8000c58:	4622      	mov	r2, r4
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	696c      	ldr	r4, [r5, #20]
 8000c5e:	7828      	ldrb	r0, [r5, #0]
 8000c60:	47a0      	blx	r4
	if (pcb != NULL) {
 8000c62:	b117      	cbz	r7, 8000c6a <hc_recv+0x62>
		tcp_close(pcb);
 8000c64:	4638      	mov	r0, r7
 8000c66:	f019 f897 	bl	8019d98 <tcp_close>
		free(state->RecvData);
 8000c6a:	68e8      	ldr	r0, [r5, #12]
 8000c6c:	f020 fd32 	bl	80216d4 <free>
		free(state);
 8000c70:	4628      	mov	r0, r5
 8000c72:	f020 fd2f 	bl	80216d4 <free>
}
 8000c76:	2000      	movs	r0, #0
 8000c78:	b002      	add	sp, #8
 8000c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000c7e:	5c81      	ldrb	r1, [r0, r2]
 8000c80:	2932      	cmp	r1, #50	; 0x32
 8000c82:	d05c      	beq.n	8000d3e <hc_recv+0x136>
				if (*(state->RecvData + i) == '\n')
 8000c84:	290a      	cmp	r1, #10
 8000c86:	d055      	beq.n	8000d34 <hc_recv+0x12c>
		for (i = 0; i < state->Len; i++) {
 8000c88:	3201      	adds	r2, #1
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	dcf7      	bgt.n	8000c7e <hc_recv+0x76>
			(*state->ReturnPage)(state->Num, errormsg, NULL, 0);
 8000c8e:	2300      	movs	r3, #0
 8000c90:	4631      	mov	r1, r6
 8000c92:	696c      	ldr	r4, [r5, #20]
 8000c94:	461a      	mov	r2, r3
 8000c96:	7828      	ldrb	r0, [r5, #0]
 8000c98:	47a0      	blx	r4
 8000c9a:	e7e2      	b.n	8000c62 <hc_recv+0x5a>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000c9c:	1c91      	adds	r1, r2, #2
 8000c9e:	5c44      	ldrb	r4, [r0, r1]
 8000ca0:	2c0d      	cmp	r4, #13
 8000ca2:	d1d3      	bne.n	8000c4c <hc_recv+0x44>
 8000ca4:	1cd1      	adds	r1, r2, #3
 8000ca6:	5c44      	ldrb	r4, [r0, r1]
 8000ca8:	2c0a      	cmp	r4, #10
 8000caa:	d1cf      	bne.n	8000c4c <hc_recv+0x44>
					i++;
 8000cac:	3204      	adds	r2, #4
 8000cae:	9301      	str	r3, [sp, #4]
					page = malloc(strlen(state->RecvData + i));
 8000cb0:	1881      	adds	r1, r0, r2
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	9100      	str	r1, [sp, #0]
 8000cb6:	f7ff facd 	bl	8000254 <strlen>
 8000cba:	4680      	mov	r8, r0
 8000cbc:	f020 fd02 	bl	80216c4 <malloc>
					strcpy(page, state->RecvData + i);
 8000cc0:	9900      	ldr	r1, [sp, #0]
 8000cc2:	f108 0201 	add.w	r2, r8, #1
					page = malloc(strlen(state->RecvData + i));
 8000cc6:	4604      	mov	r4, r0
					strcpy(page, state->RecvData + i);
 8000cc8:	f020 fd1a 	bl	8021700 <memcpy>
					break;
 8000ccc:	9b01      	ldr	r3, [sp, #4]
		if (errormsg == OK) {
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d0c2      	beq.n	8000c58 <hc_recv+0x50>
 8000cd2:	e7dc      	b.n	8000c8e <hc_recv+0x86>
		tcp_recved(pcb, p->tot_len);
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	8911      	ldrh	r1, [r2, #8]
 8000cd8:	f018 f982 	bl	8018fe0 <tcp_recved>
 8000cdc:	4634      	mov	r4, r6
 8000cde:	8a29      	ldrh	r1, [r5, #16]
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000ce0:	2700      	movs	r7, #0
			state->RecvData = realloc(state->RecvData, temp_p->len + state->Len + 1);
 8000ce2:	8963      	ldrh	r3, [r4, #10]
 8000ce4:	68e8      	ldr	r0, [r5, #12]
 8000ce6:	4419      	add	r1, r3
 8000ce8:	3101      	adds	r1, #1
 8000cea:	f021 fd87 	bl	80227fc <realloc>
 8000cee:	60e8      	str	r0, [r5, #12]
			if (state->RecvData == NULL) {
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d037      	beq.n	8000d64 <hc_recv+0x15c>
			strncpy(state->RecvData + state->Len, temp_p->payload, temp_p->len);
 8000cf4:	8a2b      	ldrh	r3, [r5, #16]
 8000cf6:	8962      	ldrh	r2, [r4, #10]
 8000cf8:	6861      	ldr	r1, [r4, #4]
 8000cfa:	4418      	add	r0, r3
 8000cfc:	f022 fc30 	bl	8023560 <strncpy>
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000d00:	8961      	ldrh	r1, [r4, #10]
 8000d02:	68eb      	ldr	r3, [r5, #12]
 8000d04:	8a2a      	ldrh	r2, [r5, #16]
 8000d06:	440b      	add	r3, r1
 8000d08:	549f      	strb	r7, [r3, r2]
			state->Len += temp_p->len;
 8000d0a:	8963      	ldrh	r3, [r4, #10]
 8000d0c:	8a29      	ldrh	r1, [r5, #16]
			temp_p = temp_p->next;
 8000d0e:	6824      	ldr	r4, [r4, #0]
			state->Len += temp_p->len;
 8000d10:	4419      	add	r1, r3
 8000d12:	b289      	uxth	r1, r1
 8000d14:	8229      	strh	r1, [r5, #16]
		while (temp_p != NULL) {
 8000d16:	2c00      	cmp	r4, #0
 8000d18:	d1e3      	bne.n	8000ce2 <hc_recv+0xda>
			temp_p = p->next;
 8000d1a:	4630      	mov	r0, r6
 8000d1c:	6836      	ldr	r6, [r6, #0]
			pbuf_free_callback(p);
 8000d1e:	f014 fba5 	bl	801546c <pbuf_free_callback>
		while (p != NULL) {
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d0a7      	beq.n	8000c76 <hc_recv+0x6e>
			temp_p = p->next;
 8000d26:	4630      	mov	r0, r6
 8000d28:	6836      	ldr	r6, [r6, #0]
			pbuf_free_callback(p);
 8000d2a:	f014 fb9f 	bl	801546c <pbuf_free_callback>
		while (p != NULL) {
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d1f3      	bne.n	8000d1a <hc_recv+0x112>
 8000d32:	e7a0      	b.n	8000c76 <hc_recv+0x6e>
		for (i = 0; i < state->Len; i++) {
 8000d34:	3201      	adds	r2, #1
					errormsg = NOT_FOUND;
 8000d36:	2603      	movs	r6, #3
		for (i = 0; i < state->Len; i++) {
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	dc80      	bgt.n	8000c3e <hc_recv+0x36>
 8000d3c:	e7a7      	b.n	8000c8e <hc_recv+0x86>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000d3e:	1c54      	adds	r4, r2, #1
 8000d40:	5d01      	ldrb	r1, [r0, r4]
 8000d42:	2930      	cmp	r1, #48	; 0x30
 8000d44:	d001      	beq.n	8000d4a <hc_recv+0x142>
 8000d46:	4622      	mov	r2, r4
 8000d48:	e79c      	b.n	8000c84 <hc_recv+0x7c>
						&& (*(state->RecvData + ++i) == '0'))
 8000d4a:	1c94      	adds	r4, r2, #2
 8000d4c:	5d01      	ldrb	r1, [r0, r4]
 8000d4e:	2930      	cmp	r1, #48	; 0x30
 8000d50:	d1f9      	bne.n	8000d46 <hc_recv+0x13e>
		for (i = 0; i < state->Len; i++) {
 8000d52:	3203      	adds	r2, #3
 8000d54:	4293      	cmp	r3, r2
 8000d56:	dd03      	ble.n	8000d60 <hc_recv+0x158>
					errormsg = OK;
 8000d58:	2600      	movs	r6, #0
 8000d5a:	e770      	b.n	8000c3e <hc_recv+0x36>
	hc_errormsg errormsg = GEN_ERROR;
 8000d5c:	2604      	movs	r6, #4
 8000d5e:	e796      	b.n	8000c8e <hc_recv+0x86>
	char *page = NULL;
 8000d60:	2400      	movs	r4, #0
 8000d62:	e779      	b.n	8000c58 <hc_recv+0x50>
				(*state->ReturnPage)(state->Num, OUT_MEM, NULL, 0);
 8000d64:	4603      	mov	r3, r0
 8000d66:	696c      	ldr	r4, [r5, #20]
 8000d68:	7828      	ldrb	r0, [r5, #0]
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	47a0      	blx	r4
				return (ERR_OK);
 8000d70:	e781      	b.n	8000c76 <hc_recv+0x6e>
 8000d72:	bf00      	nop

08000d74 <hc_error>:
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d74:	2300      	movs	r3, #0
static void hc_error(void *arg, err_t err) {
 8000d76:	b570      	push	{r4, r5, r6, lr}
 8000d78:	4604      	mov	r4, r0
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7a:	461a      	mov	r2, r3
static void hc_error(void *arg, err_t err) {
 8000d7c:	460d      	mov	r5, r1
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7e:	6946      	ldr	r6, [r0, #20]
 8000d80:	2104      	movs	r1, #4
 8000d82:	7800      	ldrb	r0, [r0, #0]
 8000d84:	47b0      	blx	r6
	free(state->RecvData);
 8000d86:	68e0      	ldr	r0, [r4, #12]
 8000d88:	f020 fca4 	bl	80216d4 <free>
	free(state->PostVars);
 8000d8c:	68a0      	ldr	r0, [r4, #8]
 8000d8e:	f020 fca1 	bl	80216d4 <free>
	free(state->Page);
 8000d92:	6860      	ldr	r0, [r4, #4]
 8000d94:	f020 fc9e 	bl	80216d4 <free>
	free(state);
 8000d98:	4620      	mov	r0, r4
 8000d9a:	f020 fc9b 	bl	80216d4 <free>
	printf("hc_error: err=%d\n", err);
 8000d9e:	4629      	mov	r1, r5
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <hc_error+0x38>)
}
 8000da2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("hc_error: err=%d\n", err);
 8000da6:	f021 bc45 	b.w	8022634 <iprintf>
 8000daa:	bf00      	nop
 8000dac:	08026a8c 	.word	0x08026a8c

08000db0 <hc_poll>:
static err_t hc_poll(void *arg, struct tcp_pcb *pcb) {
 8000db0:	b538      	push	{r3, r4, r5, lr}
	state->ConnectionTimeout++;
 8000db2:	7c83      	ldrb	r3, [r0, #18]
 8000db4:	3301      	adds	r3, #1
 8000db6:	b2db      	uxtb	r3, r3
	if (state->ConnectionTimeout > 20) {
 8000db8:	2b14      	cmp	r3, #20
	state->ConnectionTimeout++;
 8000dba:	7483      	strb	r3, [r0, #18]
	if (state->ConnectionTimeout > 20) {
 8000dbc:	d801      	bhi.n	8000dc2 <hc_poll+0x12>
}
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	bd38      	pop	{r3, r4, r5, pc}
 8000dc2:	4604      	mov	r4, r0
		tcp_abort(pcb);
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	f018 fde1 	bl	801998c <tcp_abort>
		(*state->ReturnPage)(state->Num, TIMEOUT, NULL, 0);
 8000dca:	2300      	movs	r3, #0
 8000dcc:	7820      	ldrb	r0, [r4, #0]
 8000dce:	2102      	movs	r1, #2
 8000dd0:	6965      	ldr	r5, [r4, #20]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	47a8      	blx	r5
}
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	bd38      	pop	{r3, r4, r5, pc}
 8000dda:	bf00      	nop

08000ddc <hc_connected>:

// lwip calls this function when the connection is established
static err_t hc_connected(void *arg, struct tcp_pcb *pcb, err_t err) {
 8000ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dde:	4605      	mov	r5, r0
 8000de0:	b085      	sub	sp, #20
 8000de2:	460c      	mov	r4, r1
	struct hc_state *state = arg;
	char *headers;

	// error?
	if (err != ERR_OK) {
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	d13f      	bne.n	8000e68 <hc_connected+0x8c>

		return (ERR_OK);
	}

	// Define Headers
	if (state->PostVars == NULL) {
 8000de8:	6887      	ldr	r7, [r0, #8]
 8000dea:	2f00      	cmp	r7, #0
 8000dec:	d04f      	beq.n	8000e8e <hc_connected+0xb2>
		headers = malloc(19 + strlen(state->Page));
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
	} else {
		// POST headers (without PostVars or Page)(+ \0) = 91
		// Content-length: %d <== 						   ??? (max 10)
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000dee:	4638      	mov	r0, r7
 8000df0:	f7ff fa30 	bl	8000254 <strlen>
 8000df4:	686a      	ldr	r2, [r5, #4]
 8000df6:	4606      	mov	r6, r0
 8000df8:	4610      	mov	r0, r2
 8000dfa:	9203      	str	r2, [sp, #12]
 8000dfc:	f7ff fa2a 	bl	8000254 <strlen>
 8000e00:	4430      	add	r0, r6
 8000e02:	3065      	adds	r0, #101	; 0x65
 8000e04:	f020 fc5e 	bl	80216c4 <malloc>
		sprintf(headers,
 8000e08:	4633      	mov	r3, r6
 8000e0a:	9a03      	ldr	r2, [sp, #12]
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e0c:	4606      	mov	r6, r0
		sprintf(headers,
 8000e0e:	4927      	ldr	r1, [pc, #156]	; (8000eac <hc_connected+0xd0>)
 8000e10:	9700      	str	r7, [sp, #0]
 8000e12:	f021 fd87 	bl	8022924 <siprintf>

		return (ERR_OK);
	}

	// Setup the TCP receive function
	tcp_recv(pcb, hc_recv);
 8000e16:	4926      	ldr	r1, [pc, #152]	; (8000eb0 <hc_connected+0xd4>)
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f018 f96f 	bl	80190fc <tcp_recv>

	// Setup the TCP error function
	tcp_err(pcb, hc_error);
 8000e1e:	4925      	ldr	r1, [pc, #148]	; (8000eb4 <hc_connected+0xd8>)
 8000e20:	4620      	mov	r0, r4
 8000e22:	f018 f9a3 	bl	801916c <tcp_err>

	// Setup the TCP polling function/interval	 //TCP_POLL IS NOT CORRECT DEFINED @ DOC!!!
	tcp_poll(pcb, hc_poll, 10);
 8000e26:	220a      	movs	r2, #10
 8000e28:	4923      	ldr	r1, [pc, #140]	; (8000eb8 <hc_connected+0xdc>)
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f018 f9c0 	bl	80191b0 <tcp_poll>

	// Setup the TCP sent callback function
	tcp_sent(pcb, hc_sent);
 8000e30:	4922      	ldr	r1, [pc, #136]	; (8000ebc <hc_connected+0xe0>)
 8000e32:	4620      	mov	r0, r4
 8000e34:	f018 f97e 	bl	8019134 <tcp_sent>

	// Send data
	tcp_write(pcb, headers, strlen(headers), 1);
 8000e38:	4630      	mov	r0, r6
 8000e3a:	f7ff fa0b 	bl	8000254 <strlen>
 8000e3e:	2301      	movs	r3, #1
 8000e40:	4602      	mov	r2, r0
 8000e42:	4631      	mov	r1, r6
 8000e44:	4620      	mov	r0, r4
 8000e46:	f01a ffff 	bl	801be48 <tcp_write>
	tcp_output(pcb);
 8000e4a:	4620      	mov	r0, r4
 8000e4c:	f01b fe62 	bl	801cb14 <tcp_output>

	// remove headers
	free(headers);
 8000e50:	4630      	mov	r0, r6
 8000e52:	f020 fc3f 	bl	80216d4 <free>
	free(state->PostVars);			// postvars are send, so we don't need them anymore
 8000e56:	68a8      	ldr	r0, [r5, #8]
 8000e58:	f020 fc3c 	bl	80216d4 <free>
	free(state->Page);		    	        // page is requested, so we don't need it anymore
 8000e5c:	6868      	ldr	r0, [r5, #4]
 8000e5e:	f020 fc39 	bl	80216d4 <free>

	return (ERR_OK);
}
 8000e62:	2000      	movs	r0, #0
 8000e64:	b005      	add	sp, #20
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (pcb != NULL) {
 8000e68:	b111      	cbz	r1, 8000e70 <hc_connected+0x94>
		tcp_close(pcb);
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	f018 ff94 	bl	8019d98 <tcp_close>
		(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000e70:	2300      	movs	r3, #0
 8000e72:	2104      	movs	r1, #4
 8000e74:	7828      	ldrb	r0, [r5, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	696c      	ldr	r4, [r5, #20]
 8000e7a:	47a0      	blx	r4
		free(state->RecvData);
 8000e7c:	68e8      	ldr	r0, [r5, #12]
 8000e7e:	f020 fc29 	bl	80216d4 <free>
		free(state);
 8000e82:	4628      	mov	r0, r5
 8000e84:	f020 fc26 	bl	80216d4 <free>
}
 8000e88:	2000      	movs	r0, #0
 8000e8a:	b005      	add	sp, #20
 8000e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		headers = malloc(19 + strlen(state->Page));
 8000e8e:	6842      	ldr	r2, [r0, #4]
 8000e90:	4610      	mov	r0, r2
 8000e92:	9203      	str	r2, [sp, #12]
 8000e94:	f7ff f9de 	bl	8000254 <strlen>
 8000e98:	3013      	adds	r0, #19
 8000e9a:	f020 fc13 	bl	80216c4 <malloc>
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000e9e:	9a03      	ldr	r2, [sp, #12]
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <hc_connected+0xe4>)
		headers = malloc(19 + strlen(state->Page));
 8000ea2:	4606      	mov	r6, r0
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000ea4:	f021 fd3e 	bl	8022924 <siprintf>
 8000ea8:	e7b5      	b.n	8000e16 <hc_connected+0x3a>
 8000eaa:	bf00      	nop
 8000eac:	08026ab8 	.word	0x08026ab8
 8000eb0:	08000c09 	.word	0x08000c09
 8000eb4:	08000d75 	.word	0x08000d75
 8000eb8:	08000db1 	.word	0x08000db1
 8000ebc:	08000bfd 	.word	0x08000bfd
 8000ec0:	08026aa0 	.word	0x08026aa0

08000ec4 <hc_open>:

// Public function for request a webpage (REMOTEIP, ...
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ec8:	b086      	sub	sp, #24
 8000eca:	4616      	mov	r6, r2
 8000ecc:	4698      	mov	r8, r3
 8000ece:	9003      	str	r0, [sp, #12]
	// local port
	u16_t port = 8080;
	volatile err_t err;

	// Get a place for a new webclient state in the memory
	state = malloc(sizeof(struct hc_state));
 8000ed0:	2018      	movs	r0, #24
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ed2:	9101      	str	r1, [sp, #4]
	state = malloc(sizeof(struct hc_state));
 8000ed4:	f020 fbf6 	bl	80216c4 <malloc>
 8000ed8:	4604      	mov	r4, r0

	// Create a new PCB (PROTOCOL CONTROL BLOCK)
	pcb = tcp_new();
 8000eda:	f018 fe93 	bl	8019c04 <tcp_new>
	if (pcb == NULL || state == NULL) {
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	d06f      	beq.n	8000fc2 <hc_open+0xfe>
 8000ee2:	4605      	mov	r5, r0
 8000ee4:	fab4 f084 	clz	r0, r4
 8000ee8:	9901      	ldr	r1, [sp, #4]
 8000eea:	0940      	lsrs	r0, r0, #5
 8000eec:	2c00      	cmp	r4, #0
 8000eee:	d068      	beq.n	8000fc2 <hc_open+0xfe>
			;
		return 0;
	}

	// Define webclient state vars
	num++;
 8000ef0:	4f39      	ldr	r7, [pc, #228]	; (8000fd8 <hc_open+0x114>)
	state->Num = num;
	state->RecvData = NULL;
 8000ef2:	60e0      	str	r0, [r4, #12]
	num++;
 8000ef4:	783a      	ldrb	r2, [r7, #0]
	state->ConnectionTimeout = 0;
 8000ef6:	74a0      	strb	r0, [r4, #18]
	num++;
 8000ef8:	3201      	adds	r2, #1
	state->Len = 0;
 8000efa:	8220      	strh	r0, [r4, #16]
	state->ReturnPage = returnpage;
 8000efc:	f8c4 8014 	str.w	r8, [r4, #20]
	num++;
 8000f00:	b2d3      	uxtb	r3, r2
 8000f02:	703b      	strb	r3, [r7, #0]
	state->Num = num;
 8000f04:	7023      	strb	r3, [r4, #0]

	// Make place for PostVars & Page
	if (PostVars != NULL)
 8000f06:	b146      	cbz	r6, 8000f1a <hc_open+0x56>
		state->PostVars = malloc(strlen(PostVars) + 1);
 8000f08:	4630      	mov	r0, r6
 8000f0a:	9101      	str	r1, [sp, #4]
 8000f0c:	f7ff f9a2 	bl	8000254 <strlen>
 8000f10:	3001      	adds	r0, #1
 8000f12:	f020 fbd7 	bl	80216c4 <malloc>
 8000f16:	9901      	ldr	r1, [sp, #4]
 8000f18:	60a0      	str	r0, [r4, #8]
	state->Page = malloc(strlen(Page) + 1);
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	9102      	str	r1, [sp, #8]
 8000f1e:	f7ff f999 	bl	8000254 <strlen>
 8000f22:	1c42      	adds	r2, r0, #1
 8000f24:	4610      	mov	r0, r2
 8000f26:	9201      	str	r2, [sp, #4]
 8000f28:	f020 fbcc 	bl	80216c4 <malloc>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	6060      	str	r0, [r4, #4]

	// Check for "out of memory"
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f30:	b390      	cbz	r0, 8000f98 <hc_open+0xd4>
 8000f32:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8000f36:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
 8000f3a:	f1b8 0f00 	cmp.w	r8, #0
 8000f3e:	d02a      	beq.n	8000f96 <hc_open+0xd2>
		printf("httpclient: no pcb memory\n");
#endif
		return 0;
	}
	// Place allocated copy data
	strcpy(state->Page, Page);
 8000f40:	f020 fbde 	bl	8021700 <memcpy>
	if (PostVars != NULL)
 8000f44:	2e00      	cmp	r6, #0
 8000f46:	d039      	beq.n	8000fbc <hc_open+0xf8>
		strcpy(state->PostVars, PostVars);
 8000f48:	4631      	mov	r1, r6
 8000f4a:	4640      	mov	r0, r8
 8000f4c:	f021 fd91 	bl	8022a72 <strcpy>
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000f50:	f641 7690 	movw	r6, #8080	; 0x1f90
	else
		state->PostVars = NULL;

	// Bind to local IP & local port
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f54:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8000fe8 <hc_open+0x124>
 8000f58:	e000      	b.n	8000f5c <hc_open+0x98>
		// Local port in use, use port+1
		port++;
 8000f5a:	b2b6      	uxth	r6, r6
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f5c:	4632      	mov	r2, r6
 8000f5e:	4641      	mov	r1, r8
 8000f60:	4628      	mov	r0, r5
		port++;
 8000f62:	3601      	adds	r6, #1
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f64:	f017 ff30 	bl	8018dc8 <tcp_bind>
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	d1f6      	bne.n	8000f5a <hc_open+0x96>
	}

	// Use conn -> argument(s)
	tcp_arg(pcb, state);
 8000f6c:	4621      	mov	r1, r4
 8000f6e:	4628      	mov	r0, r5
 8000f70:	f018 f8c0 	bl	80190f4 <tcp_arg>

	// Open connect (SEND SYN)
	err = tcp_connect(pcb, &remoteIP, 8080, hc_connected);
 8000f74:	4b19      	ldr	r3, [pc, #100]	; (8000fdc <hc_open+0x118>)
 8000f76:	4628      	mov	r0, r5
 8000f78:	f641 7290 	movw	r2, #8080	; 0x1f90
 8000f7c:	a903      	add	r1, sp, #12
 8000f7e:	f019 f829 	bl	8019fd4 <tcp_connect>
 8000f82:	b243      	sxtb	r3, r0
 8000f84:	f88d 3017 	strb.w	r3, [sp, #23]

	if (err != ERR_OK) {
 8000f88:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8000f8c:	b9eb      	cbnz	r3, 8000fca <hc_open+0x106>
		printf("hc_open failed with %d\n", err);
	}
	return num;
 8000f8e:	7838      	ldrb	r0, [r7, #0]
}
 8000f90:	b006      	add	sp, #24
 8000f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f96:	b17e      	cbz	r6, 8000fb8 <hc_open+0xf4>
		free(state->Page);
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f020 fb9b 	bl	80216d4 <free>
		free(state->PostVars);
 8000f9e:	68a0      	ldr	r0, [r4, #8]
 8000fa0:	f020 fb98 	bl	80216d4 <free>
		free(state);
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f020 fb95 	bl	80216d4 <free>
		tcp_close(pcb);
 8000faa:	4628      	mov	r0, r5
 8000fac:	f018 fef4 	bl	8019d98 <tcp_close>
		return 0;
 8000fb0:	2000      	movs	r0, #0
}
 8000fb2:	b006      	add	sp, #24
 8000fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	strcpy(state->Page, Page);
 8000fb8:	f020 fba2 	bl	8021700 <memcpy>
		state->PostVars = NULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60a3      	str	r3, [r4, #8]
 8000fc0:	e7c6      	b.n	8000f50 <hc_open+0x8c>
		printf("hc_open: Not enough memory for pcb or state\n");
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <hc_open+0x11c>)
 8000fc4:	f021 fbd2 	bl	802276c <puts>
		for (;;)
 8000fc8:	e7fe      	b.n	8000fc8 <hc_open+0x104>
		printf("hc_open failed with %d\n", err);
 8000fca:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <hc_open+0x120>)
 8000fd0:	b249      	sxtb	r1, r1
 8000fd2:	f021 fb2f 	bl	8022634 <iprintf>
 8000fd6:	e7da      	b.n	8000f8e <hc_open+0xca>
 8000fd8:	2000148c 	.word	0x2000148c
 8000fdc:	08000ddd 	.word	0x08000ddd
 8000fe0:	08026b1c 	.word	0x08026b1c
 8000fe4:	08026b48 	.word	0x08026b48
 8000fe8:	08041be0 	.word	0x08041be0

08000fec <wait_armtx>:
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8000fec:	2300      	movs	r3, #0
int wait_armtx(void) {
 8000fee:	b510      	push	{r4, lr}
 8000ff0:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8000ff2:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 150) {
 8000ff4:	9b01      	ldr	r3, [sp, #4]
 8000ff6:	2b95      	cmp	r3, #149	; 0x95
 8000ff8:	dc0d      	bgt.n	8001016 <wait_armtx+0x2a>
 8000ffa:	4c0e      	ldr	r4, [pc, #56]	; (8001034 <wait_armtx+0x48>)
 8000ffc:	e007      	b.n	800100e <wait_armtx+0x22>
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8000ffe:	9b01      	ldr	r3, [sp, #4]
 8001000:	4403      	add	r3, r0
 8001002:	9301      	str	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8001004:	f011 fdb6 	bl	8012b74 <osDelay>
	while (timeoutcnt < 150) {
 8001008:	9b01      	ldr	r3, [sp, #4]
 800100a:	2b95      	cmp	r3, #149	; 0x95
 800100c:	dc03      	bgt.n	8001016 <wait_armtx+0x2a>
		osDelay(1);		// wait 1ms +
 800100e:	2001      	movs	r0, #1
		if (txdmadone == 1)		// its ready
 8001010:	6823      	ldr	r3, [r4, #0]
 8001012:	4283      	cmp	r3, r0
 8001014:	d1f3      	bne.n	8000ffe <wait_armtx+0x12>
	}

	if (timeoutcnt >= 250) {
 8001016:	9b01      	ldr	r3, [sp, #4]
 8001018:	2bf9      	cmp	r3, #249	; 0xf9
 800101a:	dc02      	bgt.n	8001022 <wait_armtx+0x36>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 800101c:	2000      	movs	r0, #0
}
 800101e:	b002      	add	sp, #8
 8001020:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <wait_armtx+0x4c>)
 8001024:	f021 fba2 	bl	802276c <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 8001028:	4b02      	ldr	r3, [pc, #8]	; (8001034 <wait_armtx+0x48>)
 800102a:	2201      	movs	r2, #1
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	601a      	str	r2, [r3, #0]
		return (-1);
 8001032:	e7f4      	b.n	800101e <wait_armtx+0x32>
 8001034:	20001bf8 	.word	0x20001bf8
 8001038:	08026b60 	.word	0x08026b60

0800103c <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

//	printf("UART5 Rx Complete\n");
}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <HAL_UART_TxCpltCallback+0x14>)
 8001042:	6802      	ldr	r2, [r0, #0]
 8001044:	429a      	cmp	r2, r3
 8001046:	d000      	beq.n	800104a <HAL_UART_TxCpltCallback+0xa>
		}

#endif
		txdmadone = 1;		// its finished transmission
	}
}
 8001048:	4770      	bx	lr
		txdmadone = 1;		// its finished transmission
 800104a:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_UART_TxCpltCallback+0x18>)
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]
}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40005000 	.word	0x40005000
 8001058:	20001bf8 	.word	0x20001bf8

0800105c <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 800105c:	b570      	push	{r4, r5, r6, lr}
 800105e:	4606      	mov	r6, r0
#if 0
	HAL_UART_DMAStop(&huart5);
	HAL_UARTEx_DisableStopMode(&huart5);
#endif
#if 1
	HAL_UART_Abort(&huart5);
 8001060:	4c1b      	ldr	r4, [pc, #108]	; (80010d0 <lcd_uart_init+0x74>)
void lcd_uart_init(int baud) {
 8001062:	b082      	sub	sp, #8
	printf("lcd_uart_init: LCD %d ***\n", baud);
 8001064:	481b      	ldr	r0, [pc, #108]	; (80010d4 <lcd_uart_init+0x78>)
 8001066:	4631      	mov	r1, r6
	lcdrxoutidx = 0;		// buffer consumer index
 8001068:	2500      	movs	r5, #0
	printf("lcd_uart_init: LCD %d ***\n", baud);
 800106a:	f021 fae3 	bl	8022634 <iprintf>
	lcdrxoutidx = 0;		// buffer consumer index
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <lcd_uart_init+0x7c>)
	HAL_UART_Abort(&huart5);
 8001070:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 8001072:	601d      	str	r5, [r3, #0]
	HAL_UART_Abort(&huart5);
 8001074:	f00e fd4a 	bl	800fb0c <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 8001078:	4620      	mov	r0, r4
 800107a:	f00e fc93 	bl	800f9a4 <HAL_UART_DeInit>
#endif
	huart5.Instance = UART5;
 800107e:	4a17      	ldr	r2, [pc, #92]	; (80010dc <lcd_uart_init+0x80>)
	huart5.Init.BaudRate = baud;
#if 1
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001080:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
#endif
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001082:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 8001084:	6022      	str	r2, [r4, #0]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001086:	6163      	str	r3, [r4, #20]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001088:	e9c4 6501 	strd	r6, r5, [r4, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 800108c:	e9c4 5503 	strd	r5, r5, [r4, #12]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001094:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001098:	f00f fbb6 	bl	8010808 <HAL_UART_Init>
 800109c:	b958      	cbnz	r0, 80010b6 <lcd_uart_init+0x5a>
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
	}

#if 1
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	490f      	ldr	r1, [pc, #60]	; (80010e0 <lcd_uart_init+0x84>)
 80010a2:	480b      	ldr	r0, [pc, #44]	; (80010d0 <lcd_uart_init+0x74>)
 80010a4:	f00f fd02 	bl	8010aac <HAL_UART_Receive_DMA>
 80010a8:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 80010ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010b0:	b933      	cbnz	r3, 80010c0 <lcd_uart_init+0x64>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}
#endif
}
 80010b2:	b002      	add	sp, #8
 80010b4:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
 80010b6:	4631      	mov	r1, r6
 80010b8:	480a      	ldr	r0, [pc, #40]	; (80010e4 <lcd_uart_init+0x88>)
 80010ba:	f021 fabb 	bl	8022634 <iprintf>
 80010be:	e7ee      	b.n	800109e <lcd_uart_init+0x42>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010c0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80010c4:	4808      	ldr	r0, [pc, #32]	; (80010e8 <lcd_uart_init+0x8c>)
}
 80010c6:	b002      	add	sp, #8
 80010c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010cc:	f021 bab2 	b.w	8022634 <iprintf>
 80010d0:	2001b400 	.word	0x2001b400
 80010d4:	08026b74 	.word	0x08026b74
 80010d8:	20001630 	.word	0x20001630
 80010dc:	40005000 	.word	0x40005000
 80010e0:	200014f0 	.word	0x200014f0
 80010e4:	08026b90 	.word	0x08026b90
 80010e8:	08026bc0 	.word	0x08026bc0

080010ec <lcd_init>:

// lcd_init:  sends LCD reset command and them two set hi-speed commands
void lcd_init(int baud) {
 80010ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	volatile HAL_StatusTypeDef stat;
	int i;

	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80010f0:	4a3a      	ldr	r2, [pc, #232]	; (80011dc <lcd_init+0xf0>)
void lcd_init(int baud) {
 80010f2:	b08c      	sub	sp, #48	; 0x30
 80010f4:	4606      	mov	r6, r0
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 80010f6:	4b3a      	ldr	r3, [pc, #232]	; (80011e0 <lcd_init+0xf4>)
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80010f8:	f10d 0808 	add.w	r8, sp, #8
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 80010fc:	ac08      	add	r4, sp, #32
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 80010fe:	4f39      	ldr	r7, [pc, #228]	; (80011e4 <lcd_init+0xf8>)
 8001100:	ad04      	add	r5, sp, #16
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8001102:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001106:	e888 0003 	stmia.w	r8, {r0, r1}
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800110a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800110c:	c407      	stmia	r4!, {r0, r1, r2}
 800110e:	0c1a      	lsrs	r2, r3, #16
 8001110:	f824 3b02 	strh.w	r3, [r4], #2
 8001114:	7022      	strb	r2, [r4, #0]
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001116:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800111a:	c507      	stmia	r5!, {r0, r1, r2}
	int siz, page;
	volatile char *cmd;

	printf("lcd_init: baud=%d\n", baud);
 800111c:	4631      	mov	r1, r6
 800111e:	4832      	ldr	r0, [pc, #200]	; (80011e8 <lcd_init+0xfc>)
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001120:	702b      	strb	r3, [r5, #0]
	printf("lcd_init: baud=%d\n", baud);
 8001122:	f021 fa87 	bl	8022634 <iprintf>
	if (!((baud == 9600) || (baud == 230400))) {
 8001126:	f5b6 5f16 	cmp.w	r6, #9600	; 0x2580
 800112a:	d009      	beq.n	8001140 <lcd_init+0x54>
 800112c:	f5b6 3f61 	cmp.w	r6, #230400	; 0x38400
 8001130:	d006      	beq.n	8001140 <lcd_init+0x54>
		printf("lcd_init: ***** bad baud rate requested %d **** \n", baud);
 8001132:	4631      	mov	r1, r6
 8001134:	482d      	ldr	r0, [pc, #180]	; (80011ec <lcd_init+0x100>)
 8001136:	f021 fa7d 	bl	8022634 <iprintf>
//		printf("lcd_init: waiting1 for txdmadone\n");
		osDelay(1);		// wait for comms to complete
	}
	txdmadone = 0;	// TX is NOT free
	osDelay(120);
}
 800113a:	b00c      	add	sp, #48	; 0x30
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	txdmadone = 0;	// TX is NOT free
 8001140:	2300      	movs	r3, #0
 8001142:	4c2b      	ldr	r4, [pc, #172]	; (80011f0 <lcd_init+0x104>)
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 8001144:	4641      	mov	r1, r8
 8001146:	2207      	movs	r2, #7
 8001148:	482a      	ldr	r0, [pc, #168]	; (80011f4 <lcd_init+0x108>)
	txdmadone = 0;	// TX is NOT free
 800114a:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 800114c:	f00e fc88 	bl	800fa60 <HAL_UART_Transmit_DMA>
 8001150:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 8001154:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001158:	b14b      	cbz	r3, 800116e <lcd_init+0x82>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800115a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800115e:	4826      	ldr	r0, [pc, #152]	; (80011f8 <lcd_init+0x10c>)
 8001160:	f021 fa68 	bl	8022634 <iprintf>
	while (!(txdmadone)) {
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	b92b      	cbnz	r3, 8001174 <lcd_init+0x88>
		osDelay(1);		// wait for comms to complete
 8001168:	2001      	movs	r0, #1
 800116a:	f011 fd03 	bl	8012b74 <osDelay>
	while (!(txdmadone)) {
 800116e:	6823      	ldr	r3, [r4, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0f9      	beq.n	8001168 <lcd_init+0x7c>
	txdmadone = 0;	// TX is NOT free
 8001174:	2300      	movs	r3, #0
	osDelay(800);
 8001176:	f44f 7048 	mov.w	r0, #800	; 0x320
	txdmadone = 0;	// TX is NOT free
 800117a:	6023      	str	r3, [r4, #0]
	osDelay(800);
 800117c:	f011 fcfa 	bl	8012b74 <osDelay>
	if (baud == 9600)
 8001180:	f5b6 5f16 	cmp.w	r6, #9600	; 0x2580
 8001184:	d018      	beq.n	80011b8 <lcd_init+0xcc>
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast) - 1);		// if leading nulls on tx line
 8001186:	a908      	add	r1, sp, #32
 8001188:	220e      	movs	r2, #14
 800118a:	481a      	ldr	r0, [pc, #104]	; (80011f4 <lcd_init+0x108>)
 800118c:	f00e fc68 	bl	800fa60 <HAL_UART_Transmit_DMA>
 8001190:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 8001194:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001198:	b11b      	cbz	r3, 80011a2 <lcd_init+0xb6>
 800119a:	e018      	b.n	80011ce <lcd_init+0xe2>
		osDelay(1);		// wait for comms to complete
 800119c:	2001      	movs	r0, #1
 800119e:	f011 fce9 	bl	8012b74 <osDelay>
	while (!(txdmadone)) {
 80011a2:	6823      	ldr	r3, [r4, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f9      	beq.n	800119c <lcd_init+0xb0>
	txdmadone = 0;	// TX is NOT free
 80011a8:	2300      	movs	r3, #0
	osDelay(120);
 80011aa:	2078      	movs	r0, #120	; 0x78
	txdmadone = 0;	// TX is NOT free
 80011ac:	6023      	str	r3, [r4, #0]
	osDelay(120);
 80011ae:	f011 fce1 	bl	8012b74 <osDelay>
}
 80011b2:	b00c      	add	sp, #48	; 0x30
 80011b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_slow, sizeof(lcd_slow) - 1);		// if leading nulls on tx line
 80011b8:	a904      	add	r1, sp, #16
 80011ba:	220c      	movs	r2, #12
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <lcd_init+0x108>)
 80011be:	f00e fc4f 	bl	800fa60 <HAL_UART_Transmit_DMA>
 80011c2:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 80011c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0e9      	beq.n	80011a2 <lcd_init+0xb6>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80011ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80011d2:	4809      	ldr	r0, [pc, #36]	; (80011f8 <lcd_init+0x10c>)
 80011d4:	f021 fa2e 	bl	8022634 <iprintf>
 80011d8:	e7e3      	b.n	80011a2 <lcd_init+0xb6>
 80011da:	bf00      	nop
 80011dc:	08026c68 	.word	0x08026c68
 80011e0:	08026c70 	.word	0x08026c70
 80011e4:	08026c80 	.word	0x08026c80
 80011e8:	08026bf0 	.word	0x08026bf0
 80011ec:	08026c04 	.word	0x08026c04
 80011f0:	20001bf8 	.word	0x20001bf8
 80011f4:	2001b400 	.word	0x2001b400
 80011f8:	08026c38 	.word	0x08026c38

080011fc <lcd_puts>:
	}
	return (stat);
}

// put a null terminated string
int lcd_puts(char *str) {
 80011fc:	b530      	push	{r4, r5, lr}
 80011fe:	b083      	sub	sp, #12
 8001200:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[96];
	uint32_t reg;

	if (wait_armtx() == -1)
 8001202:	f7ff fef3 	bl	8000fec <wait_armtx>
 8001206:	4605      	mov	r5, r0
 8001208:	3001      	adds	r0, #1
 800120a:	d01d      	beq.n	8001248 <lcd_puts+0x4c>
		return (-1);

	i = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	4813      	ldr	r0, [pc, #76]	; (800125c <lcd_puts+0x60>)
 8001210:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8001212:	9b01      	ldr	r3, [sp, #4]
 8001214:	5ce3      	ldrb	r3, [r4, r3]
 8001216:	b153      	cbz	r3, 800122e <lcd_puts+0x32>
		buffer[i] = str[i];
 8001218:	9901      	ldr	r1, [sp, #4]
 800121a:	9a01      	ldr	r2, [sp, #4]
		i++;
 800121c:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 800121e:	5c61      	ldrb	r1, [r4, r1]
		i++;
 8001220:	3301      	adds	r3, #1
		buffer[i] = str[i];
 8001222:	5481      	strb	r1, [r0, r2]
		i++;
 8001224:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8001226:	9b01      	ldr	r3, [sp, #4]
 8001228:	5ce3      	ldrb	r3, [r4, r3]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f4      	bne.n	8001218 <lcd_puts+0x1c>
	}
	buffer[i] = '\0';
 800122e:	9d01      	ldr	r5, [sp, #4]
 8001230:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001232:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 8001234:	4c0a      	ldr	r4, [pc, #40]	; (8001260 <lcd_puts+0x64>)
	buffer[i] = '\0';
 8001236:	5543      	strb	r3, [r0, r5]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001238:	b292      	uxth	r2, r2
 800123a:	4908      	ldr	r1, [pc, #32]	; (800125c <lcd_puts+0x60>)
 800123c:	4809      	ldr	r0, [pc, #36]	; (8001264 <lcd_puts+0x68>)
	txdmadone = 0;	// TX in progress
 800123e:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001240:	f00e fc0e 	bl	800fa60 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8001244:	4605      	mov	r5, r0
	if (stat != HAL_OK) {
 8001246:	b910      	cbnz	r0, 800124e <lcd_puts+0x52>
	}
	return (stat);
}
 8001248:	4628      	mov	r0, r5
 800124a:	b003      	add	sp, #12
 800124c:	bd30      	pop	{r4, r5, pc}
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800124e:	4629      	mov	r1, r5
 8001250:	4805      	ldr	r0, [pc, #20]	; (8001268 <lcd_puts+0x6c>)
 8001252:	f021 f9ef 	bl	8022634 <iprintf>
}
 8001256:	4628      	mov	r0, r5
 8001258:	b003      	add	sp, #12
 800125a:	bd30      	pop	{r4, r5, pc}
 800125c:	20001490 	.word	0x20001490
 8001260:	20001bf8 	.word	0x20001bf8
 8001264:	2001b400 	.word	0x2001b400
 8001268:	08026c90 	.word	0x08026c90

0800126c <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 800126c:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	volatile int count = 0;
 800126e:	2300      	movs	r3, #0
int lcd_rxdma() {
 8001270:	b083      	sub	sp, #12
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <lcd_rxdma+0x64>)
	volatile int count = 0;
 8001274:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 8001276:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001278:	6853      	ldr	r3, [r2, #4]
 800127a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800127e:	9301      	str	r3, [sp, #4]
	if (dmaindex == 128) {
 8001280:	9a01      	ldr	r2, [sp, #4]
 8001282:	2a80      	cmp	r2, #128	; 0x80
 8001284:	d016      	beq.n	80012b4 <lcd_rxdma+0x48>
		}
#endif
		dmaindex = 0;	// DMA count-to-go had zero
	}

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001286:	4d13      	ldr	r5, [pc, #76]	; (80012d4 <lcd_rxdma+0x68>)
 8001288:	9a01      	ldr	r2, [sp, #4]
 800128a:	682b      	ldr	r3, [r5, #0]
 800128c:	4293      	cmp	r3, r2
 800128e:	d00e      	beq.n	80012ae <lcd_rxdma+0x42>
 8001290:	4c11      	ldr	r4, [pc, #68]	; (80012d8 <lcd_rxdma+0x6c>)
 8001292:	4812      	ldr	r0, [pc, #72]	; (80012dc <lcd_rxdma+0x70>)
#if 0
		osDelay(10);
		printf("0x%02x ", dmarxbuffer[lcdrxoutidx]);
#endif
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001294:	5cc1      	ldrb	r1, [r0, r3]
		count++;
 8001296:	9a00      	ldr	r2, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001298:	54e1      	strb	r1, [r4, r3]
	if (++index >= limit)
 800129a:	3301      	adds	r3, #1
		count++;
 800129c:	3201      	adds	r2, #1
		return (0);
 800129e:	2b80      	cmp	r3, #128	; 0x80
		count++;
 80012a0:	9200      	str	r2, [sp, #0]
		return (0);
 80012a2:	bfa8      	it	ge
 80012a4:	2300      	movge	r3, #0
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80012a6:	9a01      	ldr	r2, [sp, #4]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d1f3      	bne.n	8001294 <lcd_rxdma+0x28>
 80012ac:	602b      	str	r3, [r5, #0]
	}
#if 0
	if (count > 0)
		printf("\n");
#endif
	return (count);
 80012ae:	9800      	ldr	r0, [sp, #0]
}
 80012b0:	b003      	add	sp, #12
 80012b2:	bd30      	pop	{r4, r5, pc}
		stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// restart Rx cyclic DMA
 80012b4:	4909      	ldr	r1, [pc, #36]	; (80012dc <lcd_rxdma+0x70>)
 80012b6:	480a      	ldr	r0, [pc, #40]	; (80012e0 <lcd_rxdma+0x74>)
 80012b8:	f00f fbf8 	bl	8010aac <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 80012bc:	b910      	cbnz	r0, 80012c4 <lcd_rxdma+0x58>
		dmaindex = 0;	// DMA count-to-go had zero
 80012be:	2300      	movs	r3, #0
 80012c0:	9301      	str	r3, [sp, #4]
 80012c2:	e7e0      	b.n	8001286 <lcd_rxdma+0x1a>
			printf("lcd_rxdma: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80012c4:	4601      	mov	r1, r0
 80012c6:	4807      	ldr	r0, [pc, #28]	; (80012e4 <lcd_rxdma+0x78>)
 80012c8:	f021 f9b4 	bl	8022634 <iprintf>
 80012cc:	e7f7      	b.n	80012be <lcd_rxdma+0x52>
 80012ce:	bf00      	nop
 80012d0:	40026010 	.word	0x40026010
 80012d4:	20001630 	.word	0x20001630
 80012d8:	200015b0 	.word	0x200015b0
 80012dc:	200014f0 	.word	0x200014f0
 80012e0:	2001b400 	.word	0x2001b400
 80012e4:	08026cc0 	.word	0x08026cc0

080012e8 <intwritelcdcmd>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////

// internal send a var string to the LCD (len max 255) - cant be blcoked
// terminate with three 0xff's
// returns 0 if sent
int intwritelcdcmd(char *str) {
 80012e8:	b500      	push	{lr}
 80012ea:	b099      	sub	sp, #100	; 0x64
 80012ec:	4601      	mov	r1, r0
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 80012ee:	4668      	mov	r0, sp
 80012f0:	f021 fba9 	bl	8022a46 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 80012f4:	4a04      	ldr	r2, [pc, #16]	; (8001308 <intwritelcdcmd+0x20>)
	strcpy(pkt, str);
 80012f6:	4603      	mov	r3, r0
	strcat(pkt, "\xff\xff\xff");
 80012f8:	6810      	ldr	r0, [r2, #0]
 80012fa:	6018      	str	r0, [r3, #0]
	return (lcd_puts(pkt));
 80012fc:	4668      	mov	r0, sp
 80012fe:	f7ff ff7d 	bl	80011fc <lcd_puts>
}
 8001302:	b019      	add	sp, #100	; 0x64
 8001304:	f85d fb04 	ldr.w	pc, [sp], #4
 8001308:	08026c6c 	.word	0x08026c6c

0800130c <writelcdcmd>:

// send a var string to the LCD (len max 255) - can be blocked
// terminate with three 0xff's
// returns 0 if sent
int writelcdcmd(char *str) {
 800130c:	b500      	push	{lr}
 800130e:	b099      	sub	sp, #100	; 0x64
 8001310:	4601      	mov	r1, r0
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 8001312:	4668      	mov	r0, sp
 8001314:	f021 fb97 	bl	8022a46 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <writelcdcmd+0x2c>)
	if (!(lcd_txblocked))
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <writelcdcmd+0x30>)
	strcpy(pkt, str);
 800131c:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 800131e:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 8001320:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 8001322:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 8001324:	b92b      	cbnz	r3, 8001332 <writelcdcmd+0x26>
		return (lcd_puts(pkt));
 8001326:	4668      	mov	r0, sp
 8001328:	f7ff ff68 	bl	80011fc <lcd_puts>
	else
		return (-1);
}
 800132c:	b019      	add	sp, #100	; 0x64
 800132e:	f85d fb04 	ldr.w	pc, [sp], #4
		return (-1);
 8001332:	f04f 30ff 	mov.w	r0, #4294967295
 8001336:	e7f9      	b.n	800132c <writelcdcmd+0x20>
 8001338:	08026c6c 	.word	0x08026c6c
 800133c:	200015ac 	.word	0x200015ac

08001340 <setlcdtext>:

// send some text to a lcd text object
int setlcdtext(char id[], char string[]) {
 8001340:	b510      	push	{r4, lr}
 8001342:	b09a      	sub	sp, #104	; 0x68
	int i;
	char str[96];
	volatile int result = 0;
 8001344:	2400      	movs	r4, #0
int setlcdtext(char id[], char string[]) {
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1

	sprintf(str, "%s=\"%s\"", id, string);
 800134a:	a802      	add	r0, sp, #8
 800134c:	4905      	ldr	r1, [pc, #20]	; (8001364 <setlcdtext+0x24>)
	volatile int result = 0;
 800134e:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8001350:	f021 fae8 	bl	8022924 <siprintf>
//	printf("setcdtext: %s\n",str);
	result = writelcdcmd(str);
 8001354:	a802      	add	r0, sp, #8
 8001356:	f7ff ffd9 	bl	800130c <writelcdcmd>
 800135a:	9001      	str	r0, [sp, #4]
	return (result);
 800135c:	9801      	ldr	r0, [sp, #4]
}
 800135e:	b01a      	add	sp, #104	; 0x68
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	08026cf0 	.word	0x08026cf0

08001368 <setlcdbin>:

// send some numbers to a lcd obj.val object, param is binary long number
int setlcdbin(char *id, unsigned long value) {
 8001368:	b500      	push	{lr}
 800136a:	b08b      	sub	sp, #44	; 0x2c
 800136c:	460b      	mov	r3, r1
 800136e:	4602      	mov	r2, r0
	char buffer[32];
	volatile int result;

	sprintf(buffer, "%s=%lu", id, value);
 8001370:	490a      	ldr	r1, [pc, #40]	; (800139c <setlcdbin+0x34>)
 8001372:	a802      	add	r0, sp, #8
 8001374:	f021 fad6 	bl	8022924 <siprintf>
	result = writelcdcmd(buffer);
 8001378:	a802      	add	r0, sp, #8
 800137a:	f7ff ffc7 	bl	800130c <writelcdcmd>
 800137e:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// wait for response
 8001380:	9b01      	ldr	r3, [sp, #4]
 8001382:	3301      	adds	r3, #1
 8001384:	d003      	beq.n	800138e <setlcdbin+0x26>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
	}
	return (result);
 8001386:	9801      	ldr	r0, [sp, #4]
}
 8001388:	b00b      	add	sp, #44	; 0x2c
 800138a:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 800138e:	4804      	ldr	r0, [pc, #16]	; (80013a0 <setlcdbin+0x38>)
 8001390:	f021 f950 	bl	8022634 <iprintf>
	return (result);
 8001394:	9801      	ldr	r0, [sp, #4]
}
 8001396:	b00b      	add	sp, #44	; 0x2c
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4
 800139c:	08026cf8 	.word	0x08026cf8
 80013a0:	08026d00 	.word	0x08026d00

080013a4 <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 80013a6:	4b2e      	ldr	r3, [pc, #184]	; (8001460 <isnexpkt+0xbc>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80013a8:	b083      	sub	sp, #12
	if (lastidx != lcdrxoutidx) {		// something there
 80013aa:	4d2e      	ldr	r5, [pc, #184]	; (8001464 <isnexpkt+0xc0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	682a      	ldr	r2, [r5, #0]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d052      	beq.n	800145a <isnexpkt+0xb6>
	if (++index >= limit)
 80013b4:	1c53      	adds	r3, r2, #1
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 80013b6:	4c2c      	ldr	r4, [pc, #176]	; (8001468 <isnexpkt+0xc4>)
		ch = lcdrxbuffer[lastidx];
 80013b8:	4f2c      	ldr	r7, [pc, #176]	; (800146c <isnexpkt+0xc8>)
		rxtimeout = 100;
 80013ba:	f04f 0c64 	mov.w	ip, #100	; 0x64
		return (0);
 80013be:	2b80      	cmp	r3, #128	; 0x80
		buffer[i++] = ch;
 80013c0:	7826      	ldrb	r6, [r4, #0]
		ch = lcdrxbuffer[lastidx];
 80013c2:	5cbf      	ldrb	r7, [r7, r2]
		return (0);
 80013c4:	bfa8      	it	ge
 80013c6:	2300      	movge	r3, #0
		buffer[i++] = ch;
 80013c8:	1c72      	adds	r2, r6, #1
		ch = rawchar & 0xff;
 80013ca:	f88d 7007 	strb.w	r7, [sp, #7]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80013ce:	602b      	str	r3, [r5, #0]
		buffer[i++] = ch;
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	f89d 7007 	ldrb.w	r7, [sp, #7]
		if (ch == 0xff) {
 80013d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
		rxtimeout = 100;
 80013da:	4d25      	ldr	r5, [pc, #148]	; (8001470 <isnexpkt+0xcc>)
		if (ch == 0xff) {
 80013dc:	2bff      	cmp	r3, #255	; 0xff
		buffer[i++] = ch;
 80013de:	7022      	strb	r2, [r4, #0]
		rxtimeout = 100;
 80013e0:	f8c5 c000 	str.w	ip, [r5]
		buffer[i++] = ch;
 80013e4:	5587      	strb	r7, [r0, r6]
		if (ch == 0xff) {
 80013e6:	d029      	beq.n	800143c <isnexpkt+0x98>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013e8:	f89d c007 	ldrb.w	ip, [sp, #7]
			termcnt = 0;
 80013ec:	2300      	movs	r3, #0
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013ee:	4f21      	ldr	r7, [pc, #132]	; (8001474 <isnexpkt+0xd0>)
			termcnt = 0;
 80013f0:	4e21      	ldr	r6, [pc, #132]	; (8001478 <isnexpkt+0xd4>)
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013f2:	f887 c000 	strb.w	ip, [r7]
			termcnt = 0;
 80013f6:	7033      	strb	r3, [r6, #0]
		}

		if (i == size) { // overrun
 80013f8:	428a      	cmp	r2, r1
 80013fa:	d102      	bne.n	8001402 <isnexpkt+0x5e>
			i = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 8001400:	7033      	strb	r3, [r6, #0]
		}
	}
	if (rxtimeout > 0)
 8001402:	682b      	ldr	r3, [r5, #0]
 8001404:	b133      	cbz	r3, 8001414 <isnexpkt+0x70>
		rxtimeout--;
 8001406:	3b01      	subs	r3, #1
 8001408:	602b      	str	r3, [r5, #0]
	if (rxtimeout == 0) {
 800140a:	b11b      	cbz	r3, 8001414 <isnexpkt+0x70>
		for (i = 0; i < size; buffer[i++] = 0)
			;
		i = 0;
		return (-1);
	}
	return (-2);  // no char available
 800140c:	f06f 0001 	mvn.w	r0, #1
}
 8001410:	b003      	add	sp, #12
 8001412:	bdf0      	pop	{r4, r5, r6, r7, pc}
		termcnt = 0;
 8001414:	2200      	movs	r2, #0
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <isnexpkt+0xd4>)
		for (i = 0; i < size; buffer[i++] = 0)
 8001418:	4c13      	ldr	r4, [pc, #76]	; (8001468 <isnexpkt+0xc4>)
		termcnt = 0;
 800141a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 800141c:	7022      	strb	r2, [r4, #0]
 800141e:	b139      	cbz	r1, 8001430 <isnexpkt+0x8c>
 8001420:	3901      	subs	r1, #1
 8001422:	1e43      	subs	r3, r0, #1
 8001424:	fa50 f081 	uxtab	r0, r0, r1
 8001428:	f803 2f01 	strb.w	r2, [r3, #1]!
 800142c:	4298      	cmp	r0, r3
 800142e:	d1fb      	bne.n	8001428 <isnexpkt+0x84>
		i = 0;
 8001430:	2300      	movs	r3, #0
		return (-1);
 8001432:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 8001436:	7023      	strb	r3, [r4, #0]
}
 8001438:	b003      	add	sp, #12
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			termcnt++;
 800143c:	4e0e      	ldr	r6, [pc, #56]	; (8001478 <isnexpkt+0xd4>)
 800143e:	7833      	ldrb	r3, [r6, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	b2db      	uxtb	r3, r3
			if (termcnt == 3) {
 8001444:	2b03      	cmp	r3, #3
			termcnt++;
 8001446:	7033      	strb	r3, [r6, #0]
			if (termcnt == 3) {
 8001448:	d1d6      	bne.n	80013f8 <isnexpkt+0x54>
				printf(" # ");		// found terminator
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <isnexpkt+0xd8>)
 800144c:	f021 f8f2 	bl	8022634 <iprintf>
				i = 0;
 8001450:	2300      	movs	r3, #0
				index = i;
 8001452:	7820      	ldrb	r0, [r4, #0]
				termcnt = 0;
 8001454:	7033      	strb	r3, [r6, #0]
				i = 0;
 8001456:	7023      	strb	r3, [r4, #0]
				return (index);
 8001458:	e7da      	b.n	8001410 <isnexpkt+0x6c>
 800145a:	4d05      	ldr	r5, [pc, #20]	; (8001470 <isnexpkt+0xcc>)
 800145c:	e7d1      	b.n	8001402 <isnexpkt+0x5e>
 800145e:	bf00      	nop
 8001460:	20001630 	.word	0x20001630
 8001464:	2000159c 	.word	0x2000159c
 8001468:	20001590 	.word	0x20001590
 800146c:	200015b0 	.word	0x200015b0
 8001470:	20001a08 	.word	0x20001a08
 8001474:	20001a04 	.word	0x20001a04
 8001478:	20001a0c 	.word	0x20001a0c
 800147c:	08026d1c 	.word	0x08026d1c

08001480 <lcd_time>:
//Application specific display stuff
//
//////////////////////////////////////////////////////////////

// send the time to t0.txt
void lcd_time() {
 8001480:	b530      	push	{r4, r5, lr}
	unsigned char str[16];

	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8001482:	4c1c      	ldr	r4, [pc, #112]	; (80014f4 <lcd_time+0x74>)
 8001484:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8001488:	2500      	movs	r5, #0
 800148a:	481b      	ldr	r0, [pc, #108]	; (80014f8 <lcd_time+0x78>)
void lcd_time() {
 800148c:	b085      	sub	sp, #20
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 800148e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8001492:	185b      	adds	r3, r3, r1
 8001494:	eb45 0202 	adc.w	r2, r5, r2
	timeinfo = *localtime(&localepochtime);
 8001498:	4d18      	ldr	r5, [pc, #96]	; (80014fc <lcd_time+0x7c>)
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 800149a:	e9c0 3200 	strd	r3, r2, [r0]
	timeinfo = *localtime(&localepochtime);
 800149e:	f01f fffd 	bl	802149c <localtime>
 80014a2:	4604      	mov	r4, r0
 80014a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ac:	462b      	mov	r3, r5
 80014ae:	6820      	ldr	r0, [r4, #0]
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 80014b0:	4a13      	ldr	r2, [pc, #76]	; (8001500 <lcd_time+0x80>)
 80014b2:	2128      	movs	r1, #40	; 0x28
	timeinfo = *localtime(&localepochtime);
 80014b4:	f843 0920 	str.w	r0, [r3], #-32
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 80014b8:	4812      	ldr	r0, [pc, #72]	; (8001504 <lcd_time+0x84>)
 80014ba:	f022 f835 	bl	8023528 <strftime>
	setlcdtext("t0.txt", buffer);
 80014be:	4911      	ldr	r1, [pc, #68]	; (8001504 <lcd_time+0x84>)
 80014c0:	4811      	ldr	r0, [pc, #68]	; (8001508 <lcd_time+0x88>)
 80014c2:	f7ff ff3d 	bl	8001340 <setlcdtext>

	if (!(gpslocked)) {
 80014c6:	4b11      	ldr	r3, [pc, #68]	; (800150c <lcd_time+0x8c>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b923      	cbnz	r3, 80014d6 <lcd_time+0x56>
		writelcdcmd("vis t3,1");	// hide warning
 80014cc:	4810      	ldr	r0, [pc, #64]	; (8001510 <lcd_time+0x90>)
 80014ce:	f7ff ff1d 	bl	800130c <writelcdcmd>
	} else {
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
		setlcdtext("t3.txt", str);
		writelcdcmd("vis t3,0");
	}
}
 80014d2:	b005      	add	sp, #20
 80014d4:	bd30      	pop	{r4, r5, pc}
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <lcd_time+0x94>)
 80014d8:	4668      	mov	r0, sp
 80014da:	490f      	ldr	r1, [pc, #60]	; (8001518 <lcd_time+0x98>)
 80014dc:	7eda      	ldrb	r2, [r3, #27]
 80014de:	f021 fa21 	bl	8022924 <siprintf>
		setlcdtext("t3.txt", str);
 80014e2:	4669      	mov	r1, sp
 80014e4:	480d      	ldr	r0, [pc, #52]	; (800151c <lcd_time+0x9c>)
 80014e6:	f7ff ff2b 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,0");
 80014ea:	480d      	ldr	r0, [pc, #52]	; (8001520 <lcd_time+0xa0>)
 80014ec:	f7ff ff0e 	bl	800130c <writelcdcmd>
}
 80014f0:	b005      	add	sp, #20
 80014f2:	bd30      	pop	{r4, r5, pc}
 80014f4:	2001ba58 	.word	0x2001ba58
 80014f8:	2001aeb0 	.word	0x2001aeb0
 80014fc:	2001ae60 	.word	0x2001ae60
 8001500:	08026d20 	.word	0x08026d20
 8001504:	2001ae84 	.word	0x2001ae84
 8001508:	08026d2c 	.word	0x08026d2c
 800150c:	20001cb5 	.word	0x20001cb5
 8001510:	08026d34 	.word	0x08026d34
 8001514:	2001ad9c 	.word	0x2001ad9c
 8001518:	08026d40 	.word	0x08026d40
 800151c:	08026d50 	.word	0x08026d50
 8001520:	08026d58 	.word	0x08026d58

08001524 <lcd_date>:

// send the date to t1.txt (assumes timeinfo is current)
void lcd_date() {

	lastday = timeinfo.tm_yday;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <lcd_date+0x24>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001526:	2128      	movs	r1, #40	; 0x28
 8001528:	4a08      	ldr	r2, [pc, #32]	; (800154c <lcd_date+0x28>)
void lcd_date() {
 800152a:	b570      	push	{r4, r5, r6, lr}
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 800152c:	4c08      	ldr	r4, [pc, #32]	; (8001550 <lcd_date+0x2c>)
	lastday = timeinfo.tm_yday;
 800152e:	69de      	ldr	r6, [r3, #28]
 8001530:	4d08      	ldr	r5, [pc, #32]	; (8001554 <lcd_date+0x30>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001532:	4620      	mov	r0, r4
	lastday = timeinfo.tm_yday;
 8001534:	602e      	str	r6, [r5, #0]
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001536:	f021 fff7 	bl	8023528 <strftime>
	setlcdtext("t1.txt", buffer);
 800153a:	4621      	mov	r1, r4
 800153c:	4806      	ldr	r0, [pc, #24]	; (8001558 <lcd_date+0x34>)
}
 800153e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	setlcdtext("t1.txt", buffer);
 8001542:	f7ff befd 	b.w	8001340 <setlcdtext>
 8001546:	bf00      	nop
 8001548:	2001ae60 	.word	0x2001ae60
 800154c:	08026d64 	.word	0x08026d64
 8001550:	2001ae84 	.word	0x2001ae84
 8001554:	20001598 	.word	0x20001598
 8001558:	08026d74 	.word	0x08026d74

0800155c <lcd_showvars>:

// populate the page2 vars
lcd_showvars() {
 800155c:	b570      	push	{r4, r5, r6, lr}
	unsigned char str[96];
	unsigned long board;
	static uint16_t toggle = 0;

	switch (toggle) {
 800155e:	4c62      	ldr	r4, [pc, #392]	; (80016e8 <lcd_showvars+0x18c>)
lcd_showvars() {
 8001560:	b09e      	sub	sp, #120	; 0x78
 8001562:	8823      	ldrh	r3, [r4, #0]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d81e      	bhi.n	80015a6 <lcd_showvars+0x4a>
 8001568:	e8df f003 	tbb	[pc, r3]
 800156c:	02a67d1f 	.word	0x02a67d1f
		setlcdtext("t5.txt", str);
		toggle = 3;
		break;

	case 3:
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, pcb,
 8001570:	4b5e      	ldr	r3, [pc, #376]	; (80016ec <lcd_showvars+0x190>)
 8001572:	f242 7120 	movw	r1, #10016	; 0x2720
 8001576:	4a5e      	ldr	r2, [pc, #376]	; (80016f0 <lcd_showvars+0x194>)
 8001578:	a806      	add	r0, sp, #24
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4d5d      	ldr	r5, [pc, #372]	; (80016f4 <lcd_showvars+0x198>)
 800157e:	9304      	str	r3, [sp, #16]
 8001580:	230d      	movs	r3, #13
 8001582:	6816      	ldr	r6, [r2, #0]
 8001584:	4a5c      	ldr	r2, [pc, #368]	; (80016f8 <lcd_showvars+0x19c>)
 8001586:	9603      	str	r6, [sp, #12]
 8001588:	6812      	ldr	r2, [r2, #0]
 800158a:	682d      	ldr	r5, [r5, #0]
 800158c:	9201      	str	r2, [sp, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	9100      	str	r1, [sp, #0]
 8001592:	9502      	str	r5, [sp, #8]
 8001594:	4959      	ldr	r1, [pc, #356]	; (80016fc <lcd_showvars+0x1a0>)
 8001596:	f021 f9c5 	bl	8022924 <siprintf>
		STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
//		sprintf(str, "Ver %d.%d, Build:%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, STM32_UUID[0],
//				STM32_UUID[1], STM32_UUID[2]);
		setlcdtext("t26.txt", str);
 800159a:	a906      	add	r1, sp, #24
 800159c:	4858      	ldr	r0, [pc, #352]	; (8001700 <lcd_showvars+0x1a4>)
 800159e:	f7ff fecf 	bl	8001340 <setlcdtext>
		toggle = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	8023      	strh	r3, [r4, #0]
		break;
	}
}
 80015a6:	b01e      	add	sp, #120	; 0x78
 80015a8:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80015aa:	4b56      	ldr	r3, [pc, #344]	; (8001704 <lcd_showvars+0x1a8>)
 80015ac:	a806      	add	r0, sp, #24
		sprintf(str, "%d", statuspkt.uid);
 80015ae:	4d56      	ldr	r5, [pc, #344]	; (8001708 <lcd_showvars+0x1ac>)
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4956      	ldr	r1, [pc, #344]	; (800170c <lcd_showvars+0x1b0>)
 80015b4:	0e16      	lsrs	r6, r2, #24
 80015b6:	f3c2 4307 	ubfx	r3, r2, #16, #8
 80015ba:	e9cd 3600 	strd	r3, r6, [sp]
 80015be:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	f021 f9ae 	bl	8022924 <siprintf>
		setlcdtext("t11.txt", str);
 80015c8:	a906      	add	r1, sp, #24
 80015ca:	4851      	ldr	r0, [pc, #324]	; (8001710 <lcd_showvars+0x1b4>)
 80015cc:	f7ff feb8 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.uid);
 80015d0:	f8b5 205c 	ldrh.w	r2, [r5, #92]	; 0x5c
 80015d4:	a806      	add	r0, sp, #24
 80015d6:	494f      	ldr	r1, [pc, #316]	; (8001714 <lcd_showvars+0x1b8>)
 80015d8:	b292      	uxth	r2, r2
 80015da:	f021 f9a3 	bl	8022924 <siprintf>
		setlcdtext("t10.txt", str);
 80015de:	a906      	add	r1, sp, #24
 80015e0:	484d      	ldr	r0, [pc, #308]	; (8001718 <lcd_showvars+0x1bc>)
 80015e2:	f7ff fead 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.adcpktssent);
 80015e6:	f8b5 205e 	ldrh.w	r2, [r5, #94]	; 0x5e
 80015ea:	a806      	add	r0, sp, #24
 80015ec:	4949      	ldr	r1, [pc, #292]	; (8001714 <lcd_showvars+0x1b8>)
 80015ee:	b292      	uxth	r2, r2
 80015f0:	f021 f998 	bl	8022924 <siprintf>
		setlcdtext("t9.txt", str);
 80015f4:	a906      	add	r1, sp, #24
 80015f6:	4849      	ldr	r0, [pc, #292]	; (800171c <lcd_showvars+0x1c0>)
 80015f8:	f7ff fea2 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", (globaladcavg & 0xfff));  // base
 80015fc:	4b48      	ldr	r3, [pc, #288]	; (8001720 <lcd_showvars+0x1c4>)
 80015fe:	a806      	add	r0, sp, #24
 8001600:	4944      	ldr	r1, [pc, #272]	; (8001714 <lcd_showvars+0x1b8>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001608:	f021 f98c 	bl	8022924 <siprintf>
		setlcdtext("t8.txt", str);
 800160c:	a906      	add	r1, sp, #24
 800160e:	4845      	ldr	r0, [pc, #276]	; (8001724 <lcd_showvars+0x1c8>)
 8001610:	f7ff fe96 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8001614:	4b44      	ldr	r3, [pc, #272]	; (8001728 <lcd_showvars+0x1cc>)
 8001616:	a806      	add	r0, sp, #24
 8001618:	493e      	ldr	r1, [pc, #248]	; (8001714 <lcd_showvars+0x1b8>)
 800161a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800161e:	2a00      	cmp	r2, #0
 8001620:	bfb8      	it	lt
 8001622:	4252      	neglt	r2, r2
 8001624:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001628:	f021 f97c 	bl	8022924 <siprintf>
		setlcdtext("t7.txt", str);
 800162c:	a906      	add	r1, sp, #24
 800162e:	483f      	ldr	r0, [pc, #252]	; (800172c <lcd_showvars+0x1d0>)
 8001630:	f7ff fe86 	bl	8001340 <setlcdtext>
		sprintf(str, "0x%02x", pgagain & 0x17);	// gain
 8001634:	4b3e      	ldr	r3, [pc, #248]	; (8001730 <lcd_showvars+0x1d4>)
 8001636:	a806      	add	r0, sp, #24
 8001638:	493e      	ldr	r1, [pc, #248]	; (8001734 <lcd_showvars+0x1d8>)
 800163a:	881a      	ldrh	r2, [r3, #0]
 800163c:	f002 0217 	and.w	r2, r2, #23
 8001640:	f021 f970 	bl	8022924 <siprintf>
		setlcdtext("t6.txt", str);
 8001644:	a906      	add	r1, sp, #24
 8001646:	483c      	ldr	r0, [pc, #240]	; (8001738 <lcd_showvars+0x1dc>)
 8001648:	f7ff fe7a 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.adcudpover);	// overuns
 800164c:	6faa      	ldr	r2, [r5, #120]	; 0x78
 800164e:	a806      	add	r0, sp, #24
 8001650:	4930      	ldr	r1, [pc, #192]	; (8001714 <lcd_showvars+0x1b8>)
 8001652:	f021 f967 	bl	8022924 <siprintf>
		setlcdtext("t24.txt", str);
 8001656:	a906      	add	r1, sp, #24
 8001658:	4838      	ldr	r0, [pc, #224]	; (800173c <lcd_showvars+0x1e0>)
 800165a:	f7ff fe71 	bl	8001340 <setlcdtext>
		toggle = 1;
 800165e:	2301      	movs	r3, #1
 8001660:	8023      	strh	r3, [r4, #0]
}
 8001662:	b01e      	add	sp, #120	; 0x78
 8001664:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8001666:	4d28      	ldr	r5, [pc, #160]	; (8001708 <lcd_showvars+0x1ac>)
 8001668:	a806      	add	r0, sp, #24
 800166a:	492a      	ldr	r1, [pc, #168]	; (8001714 <lcd_showvars+0x1b8>)
 800166c:	7eea      	ldrb	r2, [r5, #27]
 800166e:	f021 f959 	bl	8022924 <siprintf>
		setlcdtext("t0.txt", str);
 8001672:	a906      	add	r1, sp, #24
 8001674:	4832      	ldr	r0, [pc, #200]	; (8001740 <lcd_showvars+0x1e4>)
 8001676:	f7ff fe63 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lat);	// latitude
 800167a:	6a2a      	ldr	r2, [r5, #32]
 800167c:	a806      	add	r0, sp, #24
 800167e:	4925      	ldr	r1, [pc, #148]	; (8001714 <lcd_showvars+0x1b8>)
 8001680:	f021 f950 	bl	8022924 <siprintf>
		setlcdtext("t1.txt", str);
 8001684:	a906      	add	r1, sp, #24
 8001686:	482f      	ldr	r0, [pc, #188]	; (8001744 <lcd_showvars+0x1e8>)
 8001688:	f7ff fe5a 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lon);	// longtitude
 800168c:	69ea      	ldr	r2, [r5, #28]
 800168e:	a806      	add	r0, sp, #24
 8001690:	4920      	ldr	r1, [pc, #128]	; (8001714 <lcd_showvars+0x1b8>)
 8001692:	f021 f947 	bl	8022924 <siprintf>
		setlcdtext("t2.txt", str);
 8001696:	a906      	add	r1, sp, #24
 8001698:	482b      	ldr	r0, [pc, #172]	; (8001748 <lcd_showvars+0x1ec>)
 800169a:	f7ff fe51 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.height);	// height
 800169e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80016a0:	a806      	add	r0, sp, #24
 80016a2:	491c      	ldr	r1, [pc, #112]	; (8001714 <lcd_showvars+0x1b8>)
 80016a4:	f021 f93e 	bl	8022924 <siprintf>
		setlcdtext("t3.txt", str);
 80016a8:	a906      	add	r1, sp, #24
 80016aa:	4828      	ldr	r0, [pc, #160]	; (800174c <lcd_showvars+0x1f0>)
 80016ac:	f7ff fe48 	bl	8001340 <setlcdtext>
		toggle = 2;
 80016b0:	2302      	movs	r3, #2
 80016b2:	8023      	strh	r3, [r4, #0]
}
 80016b4:	b01e      	add	sp, #120	; 0x78
 80016b6:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 80016b8:	4d13      	ldr	r5, [pc, #76]	; (8001708 <lcd_showvars+0x1ac>)
 80016ba:	a806      	add	r0, sp, #24
 80016bc:	4915      	ldr	r1, [pc, #84]	; (8001714 <lcd_showvars+0x1b8>)
 80016be:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 80016c0:	f021 f930 	bl	8022924 <siprintf>
		setlcdtext("t4.txt", str);
 80016c4:	a906      	add	r1, sp, #24
 80016c6:	4822      	ldr	r0, [pc, #136]	; (8001750 <lcd_showvars+0x1f4>)
 80016c8:	f7ff fe3a 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.sysuptime);	// system up time
 80016cc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80016ce:	a806      	add	r0, sp, #24
 80016d0:	4910      	ldr	r1, [pc, #64]	; (8001714 <lcd_showvars+0x1b8>)
 80016d2:	f021 f927 	bl	8022924 <siprintf>
		setlcdtext("t5.txt", str);
 80016d6:	a906      	add	r1, sp, #24
 80016d8:	481e      	ldr	r0, [pc, #120]	; (8001754 <lcd_showvars+0x1f8>)
 80016da:	f7ff fe31 	bl	8001340 <setlcdtext>
		toggle = 3;
 80016de:	2303      	movs	r3, #3
 80016e0:	8023      	strh	r3, [r4, #0]
}
 80016e2:	b01e      	add	sp, #120	; 0x78
 80016e4:	bd70      	pop	{r4, r5, r6, pc}
 80016e6:	bf00      	nop
 80016e8:	20001a0e 	.word	0x20001a0e
 80016ec:	1ff0f428 	.word	0x1ff0f428
 80016f0:	1ff0f424 	.word	0x1ff0f424
 80016f4:	1ff0f420 	.word	0x1ff0f420
 80016f8:	2001ae58 	.word	0x2001ae58
 80016fc:	08026de4 	.word	0x08026de4
 8001700:	08026e10 	.word	0x08026e10
 8001704:	2001b240 	.word	0x2001b240
 8001708:	2001ad9c 	.word	0x2001ad9c
 800170c:	08026d7c 	.word	0x08026d7c
 8001710:	08026d8c 	.word	0x08026d8c
 8001714:	08026e48 	.word	0x08026e48
 8001718:	08026d94 	.word	0x08026d94
 800171c:	08026d9c 	.word	0x08026d9c
 8001720:	200006e4 	.word	0x200006e4
 8001724:	08026da4 	.word	0x08026da4
 8001728:	20000738 	.word	0x20000738
 800172c:	08026dac 	.word	0x08026dac
 8001730:	2000026a 	.word	0x2000026a
 8001734:	08026db4 	.word	0x08026db4
 8001738:	08026dbc 	.word	0x08026dbc
 800173c:	08026dc4 	.word	0x08026dc4
 8001740:	08026d2c 	.word	0x08026d2c
 8001744:	08026d74 	.word	0x08026d74
 8001748:	08026dcc 	.word	0x08026dcc
 800174c:	08026d50 	.word	0x08026d50
 8001750:	08026dd4 	.word	0x08026dd4
 8001754:	08026ddc 	.word	0x08026ddc

08001758 <lcd_trigcharts>:

// display / refresh  the entire trigger and noise chart
lcd_trigcharts() {
 8001758:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	trigvec[i] = i % 120;
}
#endif

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Triggers");
 800175c:	4931      	ldr	r1, [pc, #196]	; (8001824 <lcd_trigcharts+0xcc>)
lcd_trigcharts() {
 800175e:	b089      	sub	sp, #36	; 0x24
	setlcdtext("t3.txt", "Triggers");
 8001760:	4831      	ldr	r0, [pc, #196]	; (8001828 <lcd_trigcharts+0xd0>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
	setlcdtext("t2.txt", str);

//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
	buffi = trigindex;
 8001762:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Triggers");
 8001766:	f7ff fdeb 	bl	8001340 <setlcdtext>
	setlcdtext("t18.txt", "Triggers");
 800176a:	492e      	ldr	r1, [pc, #184]	; (8001824 <lcd_trigcharts+0xcc>)
 800176c:	482f      	ldr	r0, [pc, #188]	; (800182c <lcd_trigcharts+0xd4>)
 800176e:	f7ff fde7 	bl	8001340 <setlcdtext>
	setlcdtext("t4.txt", "Noise");
 8001772:	492f      	ldr	r1, [pc, #188]	; (8001830 <lcd_trigcharts+0xd8>)
 8001774:	482f      	ldr	r0, [pc, #188]	; (8001834 <lcd_trigcharts+0xdc>)
 8001776:	f7ff fde3 	bl	8001340 <setlcdtext>
	setlcdtext("t1.txt", "Noise");
 800177a:	492d      	ldr	r1, [pc, #180]	; (8001830 <lcd_trigcharts+0xd8>)
 800177c:	482e      	ldr	r0, [pc, #184]	; (8001838 <lcd_trigcharts+0xe0>)
 800177e:	f7ff fddf 	bl	8001340 <setlcdtext>
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8001782:	4b2e      	ldr	r3, [pc, #184]	; (800183c <lcd_trigcharts+0xe4>)
 8001784:	492e      	ldr	r1, [pc, #184]	; (8001840 <lcd_trigcharts+0xe8>)
 8001786:	4668      	mov	r0, sp
 8001788:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800178a:	f021 f8cb 	bl	8022924 <siprintf>
	setlcdtext("t0.txt", str);
 800178e:	4669      	mov	r1, sp
 8001790:	482c      	ldr	r0, [pc, #176]	; (8001844 <lcd_trigcharts+0xec>)
 8001792:	f7ff fdd5 	bl	8001340 <setlcdtext>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8001796:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <lcd_trigcharts+0xf0>)
 8001798:	4929      	ldr	r1, [pc, #164]	; (8001840 <lcd_trigcharts+0xe8>)
 800179a:	4668      	mov	r0, sp
 800179c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80017a0:	4f2a      	ldr	r7, [pc, #168]	; (800184c <lcd_trigcharts+0xf4>)
 80017a2:	2a00      	cmp	r2, #0
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 2)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 80017a4:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8001868 <lcd_trigcharts+0x110>
 80017a8:	4e29      	ldr	r6, [pc, #164]	; (8001850 <lcd_trigcharts+0xf8>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 80017aa:	bfb8      	it	lt
 80017ac:	4252      	neglt	r2, r2
		writelcdcmd(str);
		osDelay(15);

		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 80017ae:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800186c <lcd_trigcharts+0x114>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 80017b2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80017b6:	f021 f8b5 	bl	8022924 <siprintf>
	setlcdtext("t2.txt", str);
 80017ba:	4669      	mov	r1, sp
 80017bc:	4825      	ldr	r0, [pc, #148]	; (8001854 <lcd_trigcharts+0xfc>)
 80017be:	f7ff fdbf 	bl	8001340 <setlcdtext>
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 80017c2:	4825      	ldr	r0, [pc, #148]	; (8001858 <lcd_trigcharts+0x100>)
 80017c4:	f7ff fda2 	bl	800130c <writelcdcmd>
	buffi = trigindex;
 80017c8:	4b24      	ldr	r3, [pc, #144]	; (800185c <lcd_trigcharts+0x104>)
 80017ca:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 80017cc:	e01c      	b.n	8001808 <lcd_trigcharts+0xb0>
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 80017ce:	f819 2004 	ldrb.w	r2, [r9, r4]
 80017d2:	f021 f8a7 	bl	8022924 <siprintf>
		writelcdcmd(str);
 80017d6:	4668      	mov	r0, sp
 80017d8:	f7ff fd98 	bl	800130c <writelcdcmd>
		osDelay(15);
 80017dc:	200f      	movs	r0, #15
 80017de:	f011 f9c9 	bl	8012b74 <osDelay>
		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 80017e2:	f818 2004 	ldrb.w	r2, [r8, r4]
 80017e6:	491e      	ldr	r1, [pc, #120]	; (8001860 <lcd_trigcharts+0x108>)
 80017e8:	4668      	mov	r0, sp
 80017ea:	f021 f89b 	bl	8022924 <siprintf>
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 80017ee:	3401      	adds	r4, #1
		writelcdcmd(str);
 80017f0:	4668      	mov	r0, sp
 80017f2:	f7ff fd8b 	bl	800130c <writelcdcmd>
		osDelay(15);
 80017f6:	200f      	movs	r0, #15
 80017f8:	f011 f9bc 	bl	8012b74 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 80017fc:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8001800:	bfc8      	it	gt
 8001802:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8001804:	3d01      	subs	r5, #1
 8001806:	d007      	beq.n	8001818 <lcd_trigcharts+0xc0>
		if (our_currentpage != 2)		// impatient user
 8001808:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 800180a:	4631      	mov	r1, r6
 800180c:	4668      	mov	r0, sp
		if (our_currentpage != 2)		// impatient user
 800180e:	2b02      	cmp	r3, #2
 8001810:	d0dd      	beq.n	80017ce <lcd_trigcharts+0x76>
	}
//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8001812:	b009      	add	sp, #36	; 0x24
 8001814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8001818:	4812      	ldr	r0, [pc, #72]	; (8001864 <lcd_trigcharts+0x10c>)
 800181a:	f7ff fd77 	bl	800130c <writelcdcmd>
}
 800181e:	b009      	add	sp, #36	; 0x24
 8001820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001824:	08026e18 	.word	0x08026e18
 8001828:	08026d50 	.word	0x08026d50
 800182c:	08026e24 	.word	0x08026e24
 8001830:	08026e2c 	.word	0x08026e2c
 8001834:	08026dd4 	.word	0x08026dd4
 8001838:	08026d74 	.word	0x08026d74
 800183c:	2001ad9c 	.word	0x2001ad9c
 8001840:	08026e48 	.word	0x08026e48
 8001844:	08026d2c 	.word	0x08026d2c
 8001848:	20000738 	.word	0x20000738
 800184c:	2000181c 	.word	0x2000181c
 8001850:	08026e40 	.word	0x08026e40
 8001854:	08026dcc 	.word	0x08026dcc
 8001858:	08026e34 	.word	0x08026e34
 800185c:	20001a10 	.word	0x20001a10
 8001860:	08026e4c 	.word	0x08026e4c
 8001864:	08026e58 	.word	0x08026e58
 8001868:	20001a14 	.word	0x20001a14
 800186c:	2000163c 	.word	0x2000163c

08001870 <lcd_trigplot>:

// called at regular intervals to add a point to the display
// update lcd trigger and noise plot memory,
// the page display may not be showing  ( 120 pix height)
lcd_trigplot() {
 8001870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int val;
	static uint32_t lasttrig;
	unsigned char str[32];

// process the triggers
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8001874:	493c      	ldr	r1, [pc, #240]	; (8001968 <lcd_trigplot+0xf8>)
lcd_trigplot() {
 8001876:	b088      	sub	sp, #32
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8001878:	4d3c      	ldr	r5, [pc, #240]	; (800196c <lcd_trigplot+0xfc>)
	if (val >= 120)
		val = 119;		// max Y
	trigvec[trigindex] = val;

// process the noise
	val = abs(meanwindiff) & 0xfff;
 800187a:	4e3d      	ldr	r6, [pc, #244]	; (8001970 <lcd_trigplot+0x100>)
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 800187c:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 800187e:	6808      	ldr	r0, [r1, #0]
	val = abs(meanwindiff) & 0xfff;
 8001880:	f9b6 3000 	ldrsh.w	r3, [r6]
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8001884:	1a12      	subs	r2, r2, r0

	if (val >= 120)
		val = 119;		// max Y
	noisevec[trigindex] = val;

	if (our_currentpage == 2) {		// if currently displaying on LCD
 8001886:	f8df c128 	ldr.w	ip, [pc, #296]	; 80019b0 <lcd_trigplot+0x140>
	val = abs(meanwindiff) & 0xfff;
 800188a:	2b00      	cmp	r3, #0
	lasttrig = statuspkt.trigcount;
 800188c:	f8d5 e07c 	ldr.w	lr, [r5, #124]	; 0x7c
	val = val * 32;		// scale up: n pixels per trigger
 8001890:	ea4f 1242 	mov.w	r2, r2, lsl #5
	trigvec[trigindex] = val;
 8001894:	4c37      	ldr	r4, [pc, #220]	; (8001974 <lcd_trigplot+0x104>)
	val = abs(meanwindiff) & 0xfff;
 8001896:	bfb8      	it	lt
 8001898:	425b      	neglt	r3, r3
	if (our_currentpage == 2) {		// if currently displaying on LCD
 800189a:	f89c c000 	ldrb.w	ip, [ip]
	trigvec[trigindex] = val;
 800189e:	2a77      	cmp	r2, #119	; 0x77
 80018a0:	6820      	ldr	r0, [r4, #0]
	val = abs(meanwindiff) & 0xfff;
 80018a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
	trigvec[trigindex] = val;
 80018a6:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80019b4 <lcd_trigplot+0x144>
 80018aa:	bfa8      	it	ge
 80018ac:	2277      	movge	r2, #119	; 0x77
	noisevec[trigindex] = val;
 80018ae:	4f32      	ldr	r7, [pc, #200]	; (8001978 <lcd_trigplot+0x108>)
 80018b0:	2b77      	cmp	r3, #119	; 0x77
	lasttrig = statuspkt.trigcount;
 80018b2:	f8c1 e000 	str.w	lr, [r1]
	trigvec[trigindex] = val;
 80018b6:	f808 2000 	strb.w	r2, [r8, r0]
	noisevec[trigindex] = val;
 80018ba:	bfa8      	it	ge
 80018bc:	2377      	movge	r3, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 80018be:	f1bc 0f02 	cmp.w	ip, #2
	noisevec[trigindex] = val;
 80018c2:	543b      	strb	r3, [r7, r0]
	if (our_currentpage == 2) {		// if currently displaying on LCD
 80018c4:	d00c      	beq.n	80018e0 <lcd_trigplot+0x70>
		// bring chart labels to the front
		writelcdcmd("vis t3,1");
		writelcdcmd("vis t4,1");
	}

	trigindex++;
 80018c6:	3001      	adds	r0, #1
	if (trigindex >= LCDXPIXELS)
 80018c8:	f5b0 7ff0 	cmp.w	r0, #480	; 0x1e0
 80018cc:	da03      	bge.n	80018d6 <lcd_trigplot+0x66>
	trigindex++;
 80018ce:	6020      	str	r0, [r4, #0]
		trigindex = 0;
}
 80018d0:	b008      	add	sp, #32
 80018d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		trigindex = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	6023      	str	r3, [r4, #0]
}
 80018da:	b008      	add	sp, #32
 80018dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		setlcdtext("t3.txt", "Triggers");
 80018e0:	4926      	ldr	r1, [pc, #152]	; (800197c <lcd_trigplot+0x10c>)
 80018e2:	4827      	ldr	r0, [pc, #156]	; (8001980 <lcd_trigplot+0x110>)
 80018e4:	f7ff fd2c 	bl	8001340 <setlcdtext>
		setlcdtext("t18.txt", "Triggers");
 80018e8:	4924      	ldr	r1, [pc, #144]	; (800197c <lcd_trigplot+0x10c>)
 80018ea:	4826      	ldr	r0, [pc, #152]	; (8001984 <lcd_trigplot+0x114>)
 80018ec:	f7ff fd28 	bl	8001340 <setlcdtext>
		setlcdtext("t4.txt", "Noise");
 80018f0:	4925      	ldr	r1, [pc, #148]	; (8001988 <lcd_trigplot+0x118>)
 80018f2:	4826      	ldr	r0, [pc, #152]	; (800198c <lcd_trigplot+0x11c>)
 80018f4:	f7ff fd24 	bl	8001340 <setlcdtext>
		setlcdtext("t1.txt", "Noise");
 80018f8:	4923      	ldr	r1, [pc, #140]	; (8001988 <lcd_trigplot+0x118>)
 80018fa:	4825      	ldr	r0, [pc, #148]	; (8001990 <lcd_trigplot+0x120>)
 80018fc:	f7ff fd20 	bl	8001340 <setlcdtext>
		sprintf(str, "add 2,0,%d", trigvec[trigindex]);
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	4924      	ldr	r1, [pc, #144]	; (8001994 <lcd_trigplot+0x124>)
 8001904:	4668      	mov	r0, sp
 8001906:	f818 2003 	ldrb.w	r2, [r8, r3]
 800190a:	f021 f80b 	bl	8022924 <siprintf>
		writelcdcmd(str);
 800190e:	4668      	mov	r0, sp
 8001910:	f7ff fcfc 	bl	800130c <writelcdcmd>
		sprintf(str, "add 5,0,%d", noisevec[trigindex]);
 8001914:	6823      	ldr	r3, [r4, #0]
 8001916:	4920      	ldr	r1, [pc, #128]	; (8001998 <lcd_trigplot+0x128>)
 8001918:	4668      	mov	r0, sp
 800191a:	5cfa      	ldrb	r2, [r7, r3]
 800191c:	f021 f802 	bl	8022924 <siprintf>
		writelcdcmd(str);
 8001920:	4668      	mov	r0, sp
 8001922:	f7ff fcf3 	bl	800130c <writelcdcmd>
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8001926:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001928:	491c      	ldr	r1, [pc, #112]	; (800199c <lcd_trigplot+0x12c>)
 800192a:	4668      	mov	r0, sp
 800192c:	f020 fffa 	bl	8022924 <siprintf>
		setlcdtext("t0.txt", str);
 8001930:	4669      	mov	r1, sp
 8001932:	481b      	ldr	r0, [pc, #108]	; (80019a0 <lcd_trigplot+0x130>)
 8001934:	f7ff fd04 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8001938:	f9b6 2000 	ldrsh.w	r2, [r6]
 800193c:	4917      	ldr	r1, [pc, #92]	; (800199c <lcd_trigplot+0x12c>)
 800193e:	4668      	mov	r0, sp
 8001940:	2a00      	cmp	r2, #0
 8001942:	bfb8      	it	lt
 8001944:	4252      	neglt	r2, r2
 8001946:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800194a:	f020 ffeb 	bl	8022924 <siprintf>
		setlcdtext("t2.txt", str);
 800194e:	4669      	mov	r1, sp
 8001950:	4814      	ldr	r0, [pc, #80]	; (80019a4 <lcd_trigplot+0x134>)
 8001952:	f7ff fcf5 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,1");
 8001956:	4814      	ldr	r0, [pc, #80]	; (80019a8 <lcd_trigplot+0x138>)
 8001958:	f7ff fcd8 	bl	800130c <writelcdcmd>
		writelcdcmd("vis t4,1");
 800195c:	4813      	ldr	r0, [pc, #76]	; (80019ac <lcd_trigplot+0x13c>)
 800195e:	f7ff fcd5 	bl	800130c <writelcdcmd>
 8001962:	6820      	ldr	r0, [r4, #0]
 8001964:	e7af      	b.n	80018c6 <lcd_trigplot+0x56>
 8001966:	bf00      	nop
 8001968:	200015a0 	.word	0x200015a0
 800196c:	2001ad9c 	.word	0x2001ad9c
 8001970:	20000738 	.word	0x20000738
 8001974:	20001a10 	.word	0x20001a10
 8001978:	2000163c 	.word	0x2000163c
 800197c:	08026e18 	.word	0x08026e18
 8001980:	08026d50 	.word	0x08026d50
 8001984:	08026e24 	.word	0x08026e24
 8001988:	08026e2c 	.word	0x08026e2c
 800198c:	08026dd4 	.word	0x08026dd4
 8001990:	08026d74 	.word	0x08026d74
 8001994:	08026e40 	.word	0x08026e40
 8001998:	08026e4c 	.word	0x08026e4c
 800199c:	08026e48 	.word	0x08026e48
 80019a0:	08026d2c 	.word	0x08026d2c
 80019a4:	08026dcc 	.word	0x08026dcc
 80019a8:	08026d34 	.word	0x08026d34
 80019ac:	08026e68 	.word	0x08026e68
 80019b0:	2000181c 	.word	0x2000181c
 80019b4:	20001a14 	.word	0x20001a14

080019b8 <lcd_presscharts>:

/// PRESSURE //////////////
// display / refresh  the entire pressure chart
lcd_presscharts() {
 80019b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i, buffi;
	unsigned char str[32];

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Pressure");
 80019bc:	4920      	ldr	r1, [pc, #128]	; (8001a40 <lcd_presscharts+0x88>)
lcd_presscharts() {
 80019be:	b088      	sub	sp, #32
	setlcdtext("t3.txt", "Pressure");
 80019c0:	4820      	ldr	r0, [pc, #128]	; (8001a44 <lcd_presscharts+0x8c>)
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
	setlcdtext("t0.txt", str);

//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=123");		// normal grey
	buffi = pressindex;
 80019c2:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Pressure");
 80019c6:	f7ff fcbb 	bl	8001340 <setlcdtext>
	setlcdtext("t18.txt", "Pressure");
 80019ca:	491d      	ldr	r1, [pc, #116]	; (8001a40 <lcd_presscharts+0x88>)
 80019cc:	481e      	ldr	r0, [pc, #120]	; (8001a48 <lcd_presscharts+0x90>)
 80019ce:	f7ff fcb7 	bl	8001340 <setlcdtext>
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <lcd_presscharts+0x94>)
 80019d4:	4a1e      	ldr	r2, [pc, #120]	; (8001a50 <lcd_presscharts+0x98>)
 80019d6:	4668      	mov	r0, sp
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6812      	ldr	r2, [r2, #0]
 80019dc:	089b      	lsrs	r3, r3, #2
 80019de:	491d      	ldr	r1, [pc, #116]	; (8001a54 <lcd_presscharts+0x9c>)
 80019e0:	f020 ffa0 	bl	8022924 <siprintf>
	setlcdtext("t0.txt", str);
 80019e4:	4669      	mov	r1, sp
 80019e6:	481c      	ldr	r0, [pc, #112]	; (8001a58 <lcd_presscharts+0xa0>)
 80019e8:	f7ff fcaa 	bl	8001340 <setlcdtext>
	writelcdcmd("b2.bco=123");		// normal grey
 80019ec:	481b      	ldr	r0, [pc, #108]	; (8001a5c <lcd_presscharts+0xa4>)
 80019ee:	f7ff fc8d 	bl	800130c <writelcdcmd>
	buffi = pressindex;
 80019f2:	4b1b      	ldr	r3, [pc, #108]	; (8001a60 <lcd_presscharts+0xa8>)
 80019f4:	4f1b      	ldr	r7, [pc, #108]	; (8001a64 <lcd_presscharts+0xac>)
 80019f6:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 3)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 80019f8:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8001a70 <lcd_presscharts+0xb8>
 80019fc:	4e1a      	ldr	r6, [pc, #104]	; (8001a68 <lcd_presscharts+0xb0>)
 80019fe:	e010      	b.n	8001a22 <lcd_presscharts+0x6a>
 8001a00:	f818 2004 	ldrb.w	r2, [r8, r4]
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 8001a04:	3401      	adds	r4, #1
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8001a06:	f020 ff8d 	bl	8022924 <siprintf>
		writelcdcmd(str);
 8001a0a:	4668      	mov	r0, sp
 8001a0c:	f7ff fc7e 	bl	800130c <writelcdcmd>
		osDelay(15);
 8001a10:	200f      	movs	r0, #15
 8001a12:	f011 f8af 	bl	8012b74 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8001a16:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8001a1a:	bfc8      	it	gt
 8001a1c:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8001a1e:	3d01      	subs	r5, #1
 8001a20:	d007      	beq.n	8001a32 <lcd_presscharts+0x7a>
		if (our_currentpage != 3)		// impatient user
 8001a22:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8001a24:	4631      	mov	r1, r6
 8001a26:	4668      	mov	r0, sp
		if (our_currentpage != 3)		// impatient user
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	d0e9      	beq.n	8001a00 <lcd_presscharts+0x48>
	}
//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8001a2c:	b008      	add	sp, #32
 8001a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8001a32:	480e      	ldr	r0, [pc, #56]	; (8001a6c <lcd_presscharts+0xb4>)
 8001a34:	f7ff fc6a 	bl	800130c <writelcdcmd>
}
 8001a38:	b008      	add	sp, #32
 8001a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a3e:	bf00      	nop
 8001a40:	08026e74 	.word	0x08026e74
 8001a44:	08026d50 	.word	0x08026d50
 8001a48:	08026e24 	.word	0x08026e24
 8001a4c:	2001baf0 	.word	0x2001baf0
 8001a50:	2001baec 	.word	0x2001baec
 8001a54:	08026e80 	.word	0x08026e80
 8001a58:	08026d2c 	.word	0x08026d2c
 8001a5c:	08026e34 	.word	0x08026e34
 8001a60:	20001820 	.word	0x20001820
 8001a64:	2000181c 	.word	0x2000181c
 8001a68:	08026e40 	.word	0x08026e40
 8001a6c:	08026e58 	.word	0x08026e58
 8001a70:	20001824 	.word	0x20001824

08001a74 <lcd_pressplot>:

// called at regular intervals to add a point to the display
// update lcd pressure memory,
// the page display may not be showing  (240 pix height)
lcd_pressplot() {
 8001a74:	b570      	push	{r4, r5, r6, lr}
	volatile int p, pf, val;
	unsigned char str[32];

	p = pressure;
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a76:	4d2e      	ldr	r5, [pc, #184]	; (8001b30 <lcd_pressplot+0xbc>)
lcd_pressplot() {
 8001a78:	b08c      	sub	sp, #48	; 0x30
	p = pressure;
 8001a7a:	4c2e      	ldr	r4, [pc, #184]	; (8001b34 <lcd_pressplot+0xc0>)

	p = pressure * 1000 + pf;
 8001a7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a80:	682a      	ldr	r2, [r5, #0]
	p = pressure;
 8001a82:	6823      	ldr	r3, [r4, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a84:	0892      	lsrs	r2, r2, #2
	if (p < 93000)
 8001a86:	492c      	ldr	r1, [pc, #176]	; (8001b38 <lcd_pressplot+0xc4>)
	p = pressure;
 8001a88:	9301      	str	r3, [sp, #4]
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a8a:	9202      	str	r2, [sp, #8]
	p = pressure * 1000 + pf;
 8001a8c:	9a02      	ldr	r2, [sp, #8]
 8001a8e:	fb00 2303 	mla	r3, r0, r3, r2
 8001a92:	9301      	str	r3, [sp, #4]
	if (p < 93000)
 8001a94:	9b01      	ldr	r3, [sp, #4]
 8001a96:	428b      	cmp	r3, r1
 8001a98:	dc01      	bgt.n	8001a9e <lcd_pressplot+0x2a>
		p = 93000;		// 93 HPa
 8001a9a:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <lcd_pressplot+0xc8>)
 8001a9c:	9301      	str	r3, [sp, #4]
	if (p > 103000)
 8001a9e:	9a01      	ldr	r2, [sp, #4]
 8001aa0:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <lcd_pressplot+0xcc>)
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	dd00      	ble.n	8001aa8 <lcd_pressplot+0x34>
		p - 103000;		// 103 HPa
 8001aa6:	9b01      	ldr	r3, [sp, #4]

	p = p - 93000;
 8001aa8:	9901      	ldr	r1, [sp, #4]
 8001aaa:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <lcd_pressplot+0xd0>)
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8001aac:	4a26      	ldr	r2, [pc, #152]	; (8001b48 <lcd_pressplot+0xd4>)
	p = p - 93000;
 8001aae:	440b      	add	r3, r1

	printf("pressure for LCD %d", val);
 8001ab0:	4826      	ldr	r0, [pc, #152]	; (8001b4c <lcd_pressplot+0xd8>)
	p = p - 93000;
 8001ab2:	9301      	str	r3, [sp, #4]
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8001ab4:	9b01      	ldr	r3, [sp, #4]
 8001ab6:	fb82 1203 	smull	r1, r2, r2, r3
 8001aba:	17db      	asrs	r3, r3, #31
 8001abc:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8001ac0:	9303      	str	r3, [sp, #12]
	printf("pressure for LCD %d", val);
 8001ac2:	9903      	ldr	r1, [sp, #12]
 8001ac4:	f020 fdb6 	bl	8022634 <iprintf>

//	val = rand() & 0xFF;  // 0 - 255

	if (val < 0)
 8001ac8:	9b03      	ldr	r3, [sp, #12]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	da01      	bge.n	8001ad2 <lcd_pressplot+0x5e>
		val = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	9303      	str	r3, [sp, #12]
	if (val >= 240)
 8001ad2:	9b03      	ldr	r3, [sp, #12]
 8001ad4:	2bef      	cmp	r3, #239	; 0xef
 8001ad6:	dd01      	ble.n	8001adc <lcd_pressplot+0x68>
		val = 239;		// max Y
 8001ad8:	23ef      	movs	r3, #239	; 0xef
 8001ada:	9303      	str	r3, [sp, #12]
	pressvec[pressindex] = val;

	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001adc:	491c      	ldr	r1, [pc, #112]	; (8001b50 <lcd_pressplot+0xdc>)
	pressvec[pressindex] = val;
 8001ade:	9a03      	ldr	r2, [sp, #12]
 8001ae0:	4e1c      	ldr	r6, [pc, #112]	; (8001b54 <lcd_pressplot+0xe0>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001ae2:	7809      	ldrb	r1, [r1, #0]
	pressvec[pressindex] = val;
 8001ae4:	6833      	ldr	r3, [r6, #0]
 8001ae6:	481c      	ldr	r0, [pc, #112]	; (8001b58 <lcd_pressplot+0xe4>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001ae8:	2903      	cmp	r1, #3
	pressvec[pressindex] = val;
 8001aea:	54c2      	strb	r2, [r0, r3]
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001aec:	d007      	beq.n	8001afe <lcd_pressplot+0x8a>

		// bring chart labels to the front
		writelcdcmd("vis t3,1");
	}

	pressindex++;
 8001aee:	3301      	adds	r3, #1
	if (pressindex >= LCDXPIXELS)
 8001af0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
		pressindex = 0;
 8001af4:	bfa8      	it	ge
 8001af6:	2300      	movge	r3, #0
 8001af8:	6033      	str	r3, [r6, #0]
}
 8001afa:	b00c      	add	sp, #48	; 0x30
 8001afc:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "add 2,0,%d", pressvec[pressindex]);
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	4916      	ldr	r1, [pc, #88]	; (8001b5c <lcd_pressplot+0xe8>)
 8001b02:	a804      	add	r0, sp, #16
 8001b04:	f020 ff0e 	bl	8022924 <siprintf>
		writelcdcmd(str);
 8001b08:	a804      	add	r0, sp, #16
 8001b0a:	f7ff fbff 	bl	800130c <writelcdcmd>
		sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8001b0e:	682b      	ldr	r3, [r5, #0]
 8001b10:	6822      	ldr	r2, [r4, #0]
 8001b12:	a804      	add	r0, sp, #16
 8001b14:	089b      	lsrs	r3, r3, #2
 8001b16:	4912      	ldr	r1, [pc, #72]	; (8001b60 <lcd_pressplot+0xec>)
 8001b18:	f020 ff04 	bl	8022924 <siprintf>
		setlcdtext("t0.txt", str);
 8001b1c:	a904      	add	r1, sp, #16
 8001b1e:	4811      	ldr	r0, [pc, #68]	; (8001b64 <lcd_pressplot+0xf0>)
 8001b20:	f7ff fc0e 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,1");
 8001b24:	4810      	ldr	r0, [pc, #64]	; (8001b68 <lcd_pressplot+0xf4>)
 8001b26:	f7ff fbf1 	bl	800130c <writelcdcmd>
 8001b2a:	6833      	ldr	r3, [r6, #0]
 8001b2c:	e7df      	b.n	8001aee <lcd_pressplot+0x7a>
 8001b2e:	bf00      	nop
 8001b30:	2001baf0 	.word	0x2001baf0
 8001b34:	2001baec 	.word	0x2001baec
 8001b38:	00016b47 	.word	0x00016b47
 8001b3c:	00016b48 	.word	0x00016b48
 8001b40:	00019258 	.word	0x00019258
 8001b44:	fffe94b8 	.word	0xfffe94b8
 8001b48:	63e7063f 	.word	0x63e7063f
 8001b4c:	08026e8c 	.word	0x08026e8c
 8001b50:	2000181c 	.word	0x2000181c
 8001b54:	20001820 	.word	0x20001820
 8001b58:	20001824 	.word	0x20001824
 8001b5c:	08026e40 	.word	0x08026e40
 8001b60:	08026e80 	.word	0x08026e80
 8001b64:	08026d2c 	.word	0x08026d2c
 8001b68:	08026d34 	.word	0x08026d34

08001b6c <lcd_controls>:

// refresh the entire control page on the lcd
lcd_controls() {
 8001b6c:	b500      	push	{lr}
	unsigned char str[48];

	osDelay(100);
 8001b6e:	2064      	movs	r0, #100	; 0x64
lcd_controls() {
 8001b70:	b08d      	sub	sp, #52	; 0x34
	osDelay(100);
 8001b72:	f010 ffff 	bl	8012b74 <osDelay>
	if (our_currentpage == 4) {		// if currently displaying on LCD
 8001b76:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <lcd_controls+0x48>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d002      	beq.n	8001b84 <lcd_controls+0x18>
//	sprintf(str,"%s Control Server IP: %lu.%lu.%lu.%lu", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
//			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
		sprintf(str, "Target UDP host: %s\n", udp_target);
		setlcdtext("t3.txt", str);
	}
}
 8001b7e:	b00d      	add	sp, #52	; 0x34
 8001b80:	f85d fb04 	ldr.w	pc, [sp], #4
		setlcdtext("t0.txt", "Sound");
 8001b84:	490c      	ldr	r1, [pc, #48]	; (8001bb8 <lcd_controls+0x4c>)
 8001b86:	480d      	ldr	r0, [pc, #52]	; (8001bbc <lcd_controls+0x50>)
 8001b88:	f7ff fbda 	bl	8001340 <setlcdtext>
		setlcdtext("t1.txt", "LEDS");
 8001b8c:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <lcd_controls+0x54>)
 8001b8e:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <lcd_controls+0x58>)
 8001b90:	f7ff fbd6 	bl	8001340 <setlcdtext>
		setlcdtext("t2.txt", "LCD Brightness");
 8001b94:	490c      	ldr	r1, [pc, #48]	; (8001bc8 <lcd_controls+0x5c>)
 8001b96:	480d      	ldr	r0, [pc, #52]	; (8001bcc <lcd_controls+0x60>)
 8001b98:	f7ff fbd2 	bl	8001340 <setlcdtext>
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8001b9c:	4a0c      	ldr	r2, [pc, #48]	; (8001bd0 <lcd_controls+0x64>)
 8001b9e:	4668      	mov	r0, sp
 8001ba0:	490c      	ldr	r1, [pc, #48]	; (8001bd4 <lcd_controls+0x68>)
 8001ba2:	f020 febf 	bl	8022924 <siprintf>
		setlcdtext("t3.txt", str);
 8001ba6:	4669      	mov	r1, sp
 8001ba8:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <lcd_controls+0x6c>)
 8001baa:	f7ff fbc9 	bl	8001340 <setlcdtext>
}
 8001bae:	b00d      	add	sp, #52	; 0x34
 8001bb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bb4:	2000181c 	.word	0x2000181c
 8001bb8:	08026ea0 	.word	0x08026ea0
 8001bbc:	08026d2c 	.word	0x08026d2c
 8001bc0:	08026ea8 	.word	0x08026ea8
 8001bc4:	08026d74 	.word	0x08026d74
 8001bc8:	08026eb0 	.word	0x08026eb0
 8001bcc:	08026dcc 	.word	0x08026dcc
 8001bd0:	2001bb58 	.word	0x2001bb58
 8001bd4:	08026ec0 	.word	0x08026ec0
 8001bd8:	08026d50 	.word	0x08026d50

08001bdc <lcd_pagechange>:
lcd_pagechange(uint8_t newpage) {
 8001bdc:	b510      	push	{r4, lr}
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 8001bde:	4c15      	ldr	r4, [pc, #84]	; (8001c34 <lcd_pagechange+0x58>)
 8001be0:	7823      	ldrb	r3, [r4, #0]
 8001be2:	4283      	cmp	r3, r0
 8001be4:	d00b      	beq.n	8001bfe <lcd_pagechange+0x22>
	our_currentpage = newpage;
 8001be6:	7020      	strb	r0, [r4, #0]
	switch (newpage) {
 8001be8:	2805      	cmp	r0, #5
 8001bea:	d81f      	bhi.n	8001c2c <lcd_pagechange+0x50>
 8001bec:	e8df f000 	tbb	[pc, r0]
 8001bf0:	19140f03 	.word	0x19140f03
 8001bf4:	070a      	.short	0x070a
		lcd_time();
 8001bf6:	f7ff fc43 	bl	8001480 <lcd_time>
		lcd_date();
 8001bfa:	f7ff fc93 	bl	8001524 <lcd_date>
	return (our_currentpage);
 8001bfe:	7820      	ldrb	r0, [r4, #0]
 8001c00:	b2c0      	uxtb	r0, r0
}
 8001c02:	bd10      	pop	{r4, pc}
		lcd_controls();
 8001c04:	f7ff ffb2 	bl	8001b6c <lcd_controls>
	return (our_currentpage);
 8001c08:	7820      	ldrb	r0, [r4, #0]
 8001c0a:	b2c0      	uxtb	r0, r0
}
 8001c0c:	bd10      	pop	{r4, pc}
		lcd_showvars();		// display vars on the lcd
 8001c0e:	f7ff fca5 	bl	800155c <lcd_showvars>
	return (our_currentpage);
 8001c12:	7820      	ldrb	r0, [r4, #0]
 8001c14:	b2c0      	uxtb	r0, r0
}
 8001c16:	bd10      	pop	{r4, pc}
		lcd_trigcharts();		// display chart
 8001c18:	f7ff fd9e 	bl	8001758 <lcd_trigcharts>
	return (our_currentpage);
 8001c1c:	7820      	ldrb	r0, [r4, #0]
 8001c1e:	b2c0      	uxtb	r0, r0
}
 8001c20:	bd10      	pop	{r4, pc}
		lcd_presscharts();			// display pressure chart
 8001c22:	f7ff fec9 	bl	80019b8 <lcd_presscharts>
	return (our_currentpage);
 8001c26:	7820      	ldrb	r0, [r4, #0]
 8001c28:	b2c0      	uxtb	r0, r0
}
 8001c2a:	bd10      	pop	{r4, pc}
		printf("Unknown page number\n");
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <lcd_pagechange+0x5c>)
 8001c2e:	f020 fd9d 	bl	802276c <puts>
		break;
 8001c32:	e7e4      	b.n	8001bfe <lcd_pagechange+0x22>
 8001c34:	2000181c 	.word	0x2000181c
 8001c38:	08026ed8 	.word	0x08026ed8

08001c3c <lcd_event_process>:
int lcd_event_process(void) {
 8001c3c:	b530      	push	{r4, r5, lr}
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001c3e:	4c8c      	ldr	r4, [pc, #560]	; (8001e70 <lcd_event_process+0x234>)
int lcd_event_process(void) {
 8001c40:	b083      	sub	sp, #12
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001c42:	2120      	movs	r1, #32
 8001c44:	4620      	mov	r0, r4
 8001c46:	f7ff fbad 	bl	80013a4 <isnexpkt>
 8001c4a:	9001      	str	r0, [sp, #4]
	if (result <= 0) {
 8001c4c:	9b01      	ldr	r3, [sp, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	dd47      	ble.n	8001ce2 <lcd_event_process+0xa6>
		lcdstatus = eventbuffer[0];
 8001c52:	7821      	ldrb	r1, [r4, #0]
 8001c54:	4b87      	ldr	r3, [pc, #540]	; (8001e74 <lcd_event_process+0x238>)
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8001c56:	2923      	cmp	r1, #35	; 0x23
		lcdstatus = eventbuffer[0];
 8001c58:	7019      	strb	r1, [r3, #0]
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8001c5a:	d925      	bls.n	8001ca8 <lcd_event_process+0x6c>
			switch (eventbuffer[0]) {
 8001c5c:	2965      	cmp	r1, #101	; 0x65
 8001c5e:	d067      	beq.n	8001d30 <lcd_event_process+0xf4>
 8001c60:	2966      	cmp	r1, #102	; 0x66
 8001c62:	d046      	beq.n	8001cf2 <lcd_event_process+0xb6>
 8001c64:	2924      	cmp	r1, #36	; 0x24
 8001c66:	d03f      	beq.n	8001ce8 <lcd_event_process+0xac>
				printf("lcd_event_process: unknown response received 0x%x\n", eventbuffer[0]);
 8001c68:	4883      	ldr	r0, [pc, #524]	; (8001e78 <lcd_event_process+0x23c>)
 8001c6a:	f020 fce3 	bl	8022634 <iprintf>
				i = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	9300      	str	r3, [sp, #0]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c72:	9b00      	ldr	r3, [sp, #0]
 8001c74:	5ce3      	ldrb	r3, [r4, r3]
 8001c76:	2bff      	cmp	r3, #255	; 0xff
 8001c78:	d00f      	beq.n	8001c9a <lcd_event_process+0x5e>
					printf(" 0x%02x", eventbuffer[i++]);
 8001c7a:	4d80      	ldr	r5, [pc, #512]	; (8001e7c <lcd_event_process+0x240>)
 8001c7c:	e009      	b.n	8001c92 <lcd_event_process+0x56>
 8001c7e:	9b00      	ldr	r3, [sp, #0]
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	5ce1      	ldrb	r1, [r4, r3]
 8001c84:	9200      	str	r2, [sp, #0]
 8001c86:	f020 fcd5 	bl	8022634 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c8a:	9b00      	ldr	r3, [sp, #0]
 8001c8c:	5ce3      	ldrb	r3, [r4, r3]
 8001c8e:	2bff      	cmp	r3, #255	; 0xff
 8001c90:	d003      	beq.n	8001c9a <lcd_event_process+0x5e>
 8001c92:	9b00      	ldr	r3, [sp, #0]
					printf(" 0x%02x", eventbuffer[i++]);
 8001c94:	4628      	mov	r0, r5
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c96:	2b1f      	cmp	r3, #31
 8001c98:	d9f1      	bls.n	8001c7e <lcd_event_process+0x42>
				printf("\n");
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f020 fce2 	bl	8022664 <putchar>
				return (-1);
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001ca4:	b003      	add	sp, #12
 8001ca6:	bd30      	pop	{r4, r5, pc}
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 8001ca8:	2901      	cmp	r1, #1
 8001caa:	d0fb      	beq.n	8001ca4 <lcd_event_process+0x68>
				printf("Nextion reported: ");
 8001cac:	4874      	ldr	r0, [pc, #464]	; (8001e80 <lcd_event_process+0x244>)
 8001cae:	f020 fcc1 	bl	8022634 <iprintf>
				switch (eventbuffer[0]) {
 8001cb2:	7821      	ldrb	r1, [r4, #0]
 8001cb4:	2924      	cmp	r1, #36	; 0x24
 8001cb6:	d846      	bhi.n	8001d46 <lcd_event_process+0x10a>
 8001cb8:	e8df f001 	tbb	[pc, r1]
 8001cbc:	45458287 	.word	0x45458287
 8001cc0:	45454545 	.word	0x45454545
 8001cc4:	45454545 	.word	0x45454545
 8001cc8:	45454545 	.word	0x45454545
 8001ccc:	457a4545 	.word	0x457a4545
 8001cd0:	45454545 	.word	0x45454545
 8001cd4:	45724545 	.word	0x45724545
 8001cd8:	4566456c 	.word	0x4566456c
 8001cdc:	5a454560 	.word	0x5a454560
 8001ce0:	54          	.byte	0x54
 8001ce1:	00          	.byte	0x00
		return (result);		// 0 = nothing found, -1 = timeout
 8001ce2:	9801      	ldr	r0, [sp, #4]
}
 8001ce4:	b003      	add	sp, #12
 8001ce6:	bd30      	pop	{r4, r5, pc}
				printf("Serial Buffer Overflow!\n");
 8001ce8:	4866      	ldr	r0, [pc, #408]	; (8001e84 <lcd_event_process+0x248>)
 8001cea:	f020 fd3f 	bl	802276c <puts>
				return (1);
 8001cee:	2001      	movs	r0, #1
 8001cf0:	e7d8      	b.n	8001ca4 <lcd_event_process+0x68>
				setlcddim(lcdbright);
 8001cf2:	4965      	ldr	r1, [pc, #404]	; (8001e88 <lcd_event_process+0x24c>)
	dimtimer = DIMTIME;
 8001cf4:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001cf8:	4b64      	ldr	r3, [pc, #400]	; (8001e8c <lcd_event_process+0x250>)
				setlcddim(lcdbright);
 8001cfa:	6809      	ldr	r1, [r1, #0]
	setlcdbin("dim", level);
 8001cfc:	4864      	ldr	r0, [pc, #400]	; (8001e90 <lcd_event_process+0x254>)
 8001cfe:	2963      	cmp	r1, #99	; 0x63
	dimtimer = DIMTIME;
 8001d00:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8001d02:	bf28      	it	cs
 8001d04:	2163      	movcs	r1, #99	; 0x63
 8001d06:	f7ff fb2f 	bl	8001368 <setlcdbin>
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 8001d0a:	7860      	ldrb	r0, [r4, #1]
 8001d0c:	f7ff ff66 	bl	8001bdc <lcd_pagechange>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	db04      	blt.n	8001d1e <lcd_event_process+0xe2>
 8001d14:	7860      	ldrb	r0, [r4, #1]
 8001d16:	f7ff ff61 	bl	8001bdc <lcd_pagechange>
 8001d1a:	2805      	cmp	r0, #5
 8001d1c:	dd19      	ble.n	8001d52 <lcd_event_process+0x116>
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8001d1e:	7860      	ldrb	r0, [r4, #1]
 8001d20:	f7ff ff5c 	bl	8001bdc <lcd_pagechange>
 8001d24:	4601      	mov	r1, r0
 8001d26:	485b      	ldr	r0, [pc, #364]	; (8001e94 <lcd_event_process+0x258>)
 8001d28:	f020 fc84 	bl	8022634 <iprintf>
			return (0);
 8001d2c:	2000      	movs	r0, #0
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8001d2e:	e7b9      	b.n	8001ca4 <lcd_event_process+0x68>
				printf("lcd_event_process: Got Touch event %0x %0x %0x\n", eventbuffer[1], eventbuffer[2],
 8001d30:	78e3      	ldrb	r3, [r4, #3]
 8001d32:	78a2      	ldrb	r2, [r4, #2]
 8001d34:	7861      	ldrb	r1, [r4, #1]
 8001d36:	4858      	ldr	r0, [pc, #352]	; (8001e98 <lcd_event_process+0x25c>)
 8001d38:	f020 fc7c 	bl	8022634 <iprintf>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8001d3c:	7863      	ldrb	r3, [r4, #1]
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d049      	beq.n	8001dd6 <lcd_event_process+0x19a>
			return (0);
 8001d42:	2000      	movs	r0, #0
 8001d44:	e7ae      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 8001d46:	4855      	ldr	r0, [pc, #340]	; (8001e9c <lcd_event_process+0x260>)
 8001d48:	f020 fc74 	bl	8022634 <iprintf>
				return (-1);		// some kindof error
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d50:	e7a8      	b.n	8001ca4 <lcd_event_process+0x68>
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8001d52:	7860      	ldrb	r0, [r4, #1]
 8001d54:	f7ff ff42 	bl	8001bdc <lcd_pagechange>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4a51      	ldr	r2, [pc, #324]	; (8001ea0 <lcd_event_process+0x264>)
			return (0);
 8001d5c:	2000      	movs	r0, #0
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	7013      	strb	r3, [r2, #0]
 8001d62:	e79f      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Ser Buffer overflow\n");
 8001d64:	484f      	ldr	r0, [pc, #316]	; (8001ea4 <lcd_event_process+0x268>)
 8001d66:	f020 fd01 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001d6a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d6e:	e799      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Variable name too long\n");
 8001d70:	484d      	ldr	r0, [pc, #308]	; (8001ea8 <lcd_event_process+0x26c>)
 8001d72:	f020 fcfb 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001d76:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d7a:	e793      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Invalid escape char\n");
 8001d7c:	484b      	ldr	r0, [pc, #300]	; (8001eac <lcd_event_process+0x270>)
 8001d7e:	f020 fcf5 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001d82:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d86:	e78d      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Invalid number of parameters\n");
 8001d88:	4849      	ldr	r0, [pc, #292]	; (8001eb0 <lcd_event_process+0x274>)
 8001d8a:	f020 fcef 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001d8e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d92:	e787      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Attribute assignment failed\n");
 8001d94:	4847      	ldr	r0, [pc, #284]	; (8001eb4 <lcd_event_process+0x278>)
 8001d96:	f020 fce9 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001d9a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d9e:	e781      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Invalid variable\n");		// so we might be on the wrong LCD page?
 8001da0:	4845      	ldr	r0, [pc, #276]	; (8001eb8 <lcd_event_process+0x27c>)
 8001da2:	f020 fce3 	bl	802276c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8001da6:	f000 f959 	bl	800205c <getlcdpage>
				return (-1);		// some kindof error
 8001daa:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001dae:	e779      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Invalid waveform ID\n");
 8001db0:	4842      	ldr	r0, [pc, #264]	; (8001ebc <lcd_event_process+0x280>)
 8001db2:	f020 fcdb 	bl	802276c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8001db6:	f000 f951 	bl	800205c <getlcdpage>
				return (-1);		// some kindof error
 8001dba:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001dbe:	e771      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Successful execution\n");
 8001dc0:	483f      	ldr	r0, [pc, #252]	; (8001ec0 <lcd_event_process+0x284>)
 8001dc2:	f020 fcd3 	bl	802276c <puts>
					return (0);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	e76c      	b.n	8001ca4 <lcd_event_process+0x68>
					printf("Invalid command\n");
 8001dca:	483e      	ldr	r0, [pc, #248]	; (8001ec4 <lcd_event_process+0x288>)
 8001dcc:	f020 fcce 	bl	802276c <puts>
				return (-1);		// some kindof error
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001dd4:	e766      	b.n	8001ca4 <lcd_event_process+0x68>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8001dd6:	78a3      	ldrb	r3, [r4, #2]
 8001dd8:	2b06      	cmp	r3, #6
 8001dda:	d012      	beq.n	8001e02 <lcd_event_process+0x1c6>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d039      	beq.n	8001e54 <lcd_event_process+0x218>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d026      	beq.n	8001e32 <lcd_event_process+0x1f6>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d1ac      	bne.n	8001d42 <lcd_event_process+0x106>
					if (eventbuffer[3] == 1) 		// sound on
 8001de8:	78e3      	ldrb	r3, [r4, #3]
 8001dea:	4a37      	ldr	r2, [pc, #220]	; (8001ec8 <lcd_event_process+0x28c>)
 8001dec:	f1a3 0301 	sub.w	r3, r3, #1
					printf("LEDS touch\n");
 8001df0:	4836      	ldr	r0, [pc, #216]	; (8001ecc <lcd_event_process+0x290>)
					if (eventbuffer[3] == 1) 		// sound on
 8001df2:	fab3 f383 	clz	r3, r3
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	8013      	strh	r3, [r2, #0]
					printf("LEDS touch\n");
 8001dfa:	f020 fcb7 	bl	802276c <puts>
			return (0);
 8001dfe:	2000      	movs	r0, #0
 8001e00:	e750      	b.n	8001ca4 <lcd_event_process+0x68>
					lcdbright = eventbuffer[3];
 8001e02:	78e2      	ldrb	r2, [r4, #3]
 8001e04:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <lcd_event_process+0x24c>)
 8001e06:	601a      	str	r2, [r3, #0]
					if (lcdbright < 14)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2a0d      	cmp	r2, #13
 8001e0c:	dc01      	bgt.n	8001e12 <lcd_event_process+0x1d6>
						lcdbright = 14;		// prevent black
 8001e0e:	220e      	movs	r2, #14
 8001e10:	601a      	str	r2, [r3, #0]
					setlcddim(lcdbright);
 8001e12:	6819      	ldr	r1, [r3, #0]
	dimtimer = DIMTIME;
 8001e14:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001e18:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <lcd_event_process+0x250>)
	setlcdbin("dim", level);
 8001e1a:	2963      	cmp	r1, #99	; 0x63
 8001e1c:	481c      	ldr	r0, [pc, #112]	; (8001e90 <lcd_event_process+0x254>)
	dimtimer = DIMTIME;
 8001e1e:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8001e20:	bf28      	it	cs
 8001e22:	2163      	movcs	r1, #99	; 0x63
 8001e24:	f7ff faa0 	bl	8001368 <setlcdbin>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8001e28:	7863      	ldrb	r3, [r4, #1]
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d189      	bne.n	8001d42 <lcd_event_process+0x106>
 8001e2e:	78a3      	ldrb	r3, [r4, #2]
 8001e30:	e7d4      	b.n	8001ddc <lcd_event_process+0x1a0>
					if (eventbuffer[3] == 1) 		// sound on
 8001e32:	78e3      	ldrb	r3, [r4, #3]
 8001e34:	4a26      	ldr	r2, [pc, #152]	; (8001ed0 <lcd_event_process+0x294>)
 8001e36:	f1a3 0301 	sub.w	r3, r3, #1
					printf("Sound touch\n");
 8001e3a:	4826      	ldr	r0, [pc, #152]	; (8001ed4 <lcd_event_process+0x298>)
					if (eventbuffer[3] == 1) 		// sound on
 8001e3c:	fab3 f383 	clz	r3, r3
 8001e40:	095b      	lsrs	r3, r3, #5
 8001e42:	8013      	strh	r3, [r2, #0]
					printf("Sound touch\n");
 8001e44:	f020 fc92 	bl	802276c <puts>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8001e48:	7863      	ldrb	r3, [r4, #1]
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	f47f af79 	bne.w	8001d42 <lcd_event_process+0x106>
 8001e50:	78a3      	ldrb	r3, [r4, #2]
 8001e52:	e7c7      	b.n	8001de4 <lcd_event_process+0x1a8>
					printf("Reboot touch\n");
 8001e54:	4820      	ldr	r0, [pc, #128]	; (8001ed8 <lcd_event_process+0x29c>)
 8001e56:	f020 fc89 	bl	802276c <puts>
					osDelay(100);
 8001e5a:	2064      	movs	r0, #100	; 0x64
 8001e5c:	f010 fe8a 	bl	8012b74 <osDelay>
					rebootme();
 8001e60:	f000 fdce 	bl	8002a00 <rebootme>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8001e64:	7863      	ldrb	r3, [r4, #1]
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	f47f af6b 	bne.w	8001d42 <lcd_event_process+0x106>
 8001e6c:	78a3      	ldrb	r3, [r4, #2]
 8001e6e:	e7b7      	b.n	8001de0 <lcd_event_process+0x1a4>
 8001e70:	20001570 	.word	0x20001570
 8001e74:	20001634 	.word	0x20001634
 8001e78:	08027084 	.word	0x08027084
 8001e7c:	080270b8 	.word	0x080270b8
 8001e80:	08026eec 	.word	0x08026eec
 8001e84:	08026fe4 	.word	0x08026fe4
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	20000004 	.word	0x20000004
 8001e90:	08026d18 	.word	0x08026d18
 8001e94:	08027054 	.word	0x08027054
 8001e98:	08026ffc 	.word	0x08026ffc
 8001e9c:	08026fcc 	.word	0x08026fcc
 8001ea0:	200015a4 	.word	0x200015a4
 8001ea4:	08026f3c 	.word	0x08026f3c
 8001ea8:	08026f24 	.word	0x08026f24
 8001eac:	08026f70 	.word	0x08026f70
 8001eb0:	08026f50 	.word	0x08026f50
 8001eb4:	08026f84 	.word	0x08026f84
 8001eb8:	08026f10 	.word	0x08026f10
 8001ebc:	08026fa0 	.word	0x08026fa0
 8001ec0:	08026fb4 	.word	0x08026fb4
 8001ec4:	08026f00 	.word	0x08026f00
 8001ec8:	20000266 	.word	0x20000266
 8001ecc:	08027048 	.word	0x08027048
 8001ed0:	2000026c 	.word	0x2000026c
 8001ed4:	0802703c 	.word	0x0802703c
 8001ed8:	0802702c 	.word	0x0802702c

08001edc <processnex>:
void processnex() {		// process Nextion - called at regular intervals
 8001edc:	b570      	push	{r4, r5, r6, lr}
	switch (lcduart_error) {
 8001ede:	4d3e      	ldr	r5, [pc, #248]	; (8001fd8 <processnex+0xfc>)
void processnex() {		// process Nextion - called at regular intervals
 8001ee0:	b082      	sub	sp, #8
	switch (lcduart_error) {
 8001ee2:	682b      	ldr	r3, [r5, #0]
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d039      	beq.n	8001f5c <processnex+0x80>
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d01e      	beq.n	8001f2a <processnex+0x4e>
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d018      	beq.n	8001f22 <processnex+0x46>
		break;
 8001ef0:	4c3a      	ldr	r4, [pc, #232]	; (8001fdc <processnex+0x100>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8001ef2:	2600      	movs	r6, #0
 8001ef4:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d01f      	beq.n	8001f3c <processnex+0x60>
	if (lcd_initflag == 2) {	// wait after giving cmd for lcd to change LCD to fast
 8001efc:	6823      	ldr	r3, [r4, #0]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d05d      	beq.n	8001fbe <processnex+0xe2>
	if (lcd_initflag == 3) {	// uart only
 8001f02:	6823      	ldr	r3, [r4, #0]
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	d047      	beq.n	8001f98 <processnex+0xbc>
	if (dimtimer > 0) {
 8001f08:	4c35      	ldr	r4, [pc, #212]	; (8001fe0 <processnex+0x104>)
	lcd_rxdma();		// get any new characters received
 8001f0a:	f7ff f9af 	bl	800126c <lcd_rxdma>
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8001f0e:	f7ff fe95 	bl	8001c3c <lcd_event_process>
 8001f12:	9001      	str	r0, [sp, #4]
	if (dimtimer > 0) {
 8001f14:	6823      	ldr	r3, [r4, #0]
 8001f16:	b113      	cbz	r3, 8001f1e <processnex+0x42>
		dimtimer--;
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	6023      	str	r3, [r4, #0]
		if (dimtimer == 0) {
 8001f1c:	b32b      	cbz	r3, 8001f6a <processnex+0x8e>
}
 8001f1e:	b002      	add	sp, #8
 8001f20:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART NOISE\n");
 8001f22:	4830      	ldr	r0, [pc, #192]	; (8001fe4 <processnex+0x108>)
 8001f24:	f020 fc22 	bl	802276c <puts>
 8001f28:	e7e2      	b.n	8001ef0 <processnex+0x14>
		printf("LCD UART OVERRUN\n");
 8001f2a:	4c2c      	ldr	r4, [pc, #176]	; (8001fdc <processnex+0x100>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8001f2c:	2600      	movs	r6, #0
		printf("LCD UART OVERRUN\n");
 8001f2e:	482e      	ldr	r0, [pc, #184]	; (8001fe8 <processnex+0x10c>)
 8001f30:	f020 fc1c 	bl	802276c <puts>
	lcduart_error = HAL_UART_ERROR_NONE;
 8001f34:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8001f36:	6823      	ldr	r3, [r4, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d1df      	bne.n	8001efc <processnex+0x20>
		printf("processnex: calling lcd_uart_init(9600)\n");
 8001f3c:	482b      	ldr	r0, [pc, #172]	; (8001fec <processnex+0x110>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8001f3e:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(9600)\n");
 8001f40:	f020 fc14 	bl	802276c <puts>
		lcd_uart_init(9600);	// switch us to 9600
 8001f44:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001f48:	f7ff f888 	bl	800105c <lcd_uart_init>
		lcd_init(9600);		// try to reset LCD
 8001f4c:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001f50:	f7ff f8cc 	bl	80010ec <lcd_init>
		lcd_initflag = 2;		// request wait for lcd to process baud speedup command
 8001f54:	2302      	movs	r3, #2
 8001f56:	6023      	str	r3, [r4, #0]
}
 8001f58:	b002      	add	sp, #8
 8001f5a:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART FRAMING\n");
 8001f5c:	4824      	ldr	r0, [pc, #144]	; (8001ff0 <processnex+0x114>)
 8001f5e:	f020 fc05 	bl	802276c <puts>
		lcd_initflag = 1;		// assume display has dropped back to 9600
 8001f62:	4c1e      	ldr	r4, [pc, #120]	; (8001fdc <processnex+0x100>)
 8001f64:	2301      	movs	r3, #1
 8001f66:	6023      	str	r3, [r4, #0]
		break;
 8001f68:	e7c3      	b.n	8001ef2 <processnex+0x16>
			printf("Auto Dimming now\n");
 8001f6a:	4822      	ldr	r0, [pc, #136]	; (8001ff4 <processnex+0x118>)
 8001f6c:	f020 fbfe 	bl	802276c <puts>
			i = lcdbright - 40;
 8001f70:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <processnex+0x11c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	3b28      	subs	r3, #40	; 0x28
			if (i < 14)
 8001f76:	2b0d      	cmp	r3, #13
 8001f78:	dd29      	ble.n	8001fce <processnex+0xf2>
 8001f7a:	2b63      	cmp	r3, #99	; 0x63
			i = lcdbright - 40;
 8001f7c:	4a1f      	ldr	r2, [pc, #124]	; (8001ffc <processnex+0x120>)
 8001f7e:	4619      	mov	r1, r3
 8001f80:	bf28      	it	cs
 8001f82:	2163      	movcs	r1, #99	; 0x63
 8001f84:	6013      	str	r3, [r2, #0]
	dimtimer = DIMTIME;
 8001f86:	f64e 2360 	movw	r3, #60000	; 0xea60
	setlcdbin("dim", level);
 8001f8a:	481d      	ldr	r0, [pc, #116]	; (8002000 <processnex+0x124>)
	dimtimer = DIMTIME;
 8001f8c:	6023      	str	r3, [r4, #0]
}
 8001f8e:	b002      	add	sp, #8
 8001f90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	setlcdbin("dim", level);
 8001f94:	f7ff b9e8 	b.w	8001368 <setlcdbin>
		printf("processnex: calling lcd_uart_init(230400)\n");
 8001f98:	481a      	ldr	r0, [pc, #104]	; (8002004 <processnex+0x128>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8001f9a:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(230400)\n");
 8001f9c:	f020 fbe6 	bl	802276c <puts>
		lcd_uart_init(230400);
 8001fa0:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8001fa4:	f7ff f85a 	bl	800105c <lcd_uart_init>
		lcd_init(230400);		// try to reset LCD
 8001fa8:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8001fac:	f7ff f89e 	bl	80010ec <lcd_init>
		osDelay(100);
 8001fb0:	2064      	movs	r0, #100	; 0x64
		lcd_initflag = 0;		// done
 8001fb2:	6026      	str	r6, [r4, #0]
}
 8001fb4:	b002      	add	sp, #8
 8001fb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		osDelay(100);
 8001fba:	f010 bddb 	b.w	8012b74 <osDelay>
		osDelay(500);
 8001fbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fc2:	f010 fdd7 	bl	8012b74 <osDelay>
		lcd_initflag = 3;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	6023      	str	r3, [r4, #0]
}
 8001fca:	b002      	add	sp, #8
 8001fcc:	bd70      	pop	{r4, r5, r6, pc}
				i = 14;	// prevent black
 8001fce:	230e      	movs	r3, #14
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	; (8001ffc <processnex+0x120>)
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	e7d6      	b.n	8001f86 <processnex+0xaa>
 8001fd8:	20001638 	.word	0x20001638
 8001fdc:	200015a8 	.word	0x200015a8
 8001fe0:	20000004 	.word	0x20000004
 8001fe4:	080270c0 	.word	0x080270c0
 8001fe8:	080270e4 	.word	0x080270e4
 8001fec:	080270f8 	.word	0x080270f8
 8001ff0:	080270d0 	.word	0x080270d0
 8001ff4:	0802714c 	.word	0x0802714c
 8001ff8:	2000000c 	.word	0x2000000c
 8001ffc:	20001594 	.word	0x20001594
 8002000:	08026d18 	.word	0x08026d18
 8002004:	08027120 	.word	0x08027120

08002008 <lcd_getlack>:
uint8_t lcd_getlack() {
 8002008:	b570      	push	{r4, r5, r6, lr}
	while (lcdstatus == 0xff) {
 800200a:	4d11      	ldr	r5, [pc, #68]	; (8002050 <lcd_getlack+0x48>)
	processnex();
 800200c:	f7ff ff66 	bl	8001edc <processnex>
	while (lcdstatus == 0xff) {
 8002010:	782b      	ldrb	r3, [r5, #0]
 8002012:	2bff      	cmp	r3, #255	; 0xff
 8002014:	d118      	bne.n	8002048 <lcd_getlack+0x40>
 8002016:	b2de      	uxtb	r6, r3
 8002018:	4c0e      	ldr	r4, [pc, #56]	; (8002054 <lcd_getlack+0x4c>)
 800201a:	e007      	b.n	800202c <lcd_getlack+0x24>
		trys++;
 800201c:	6022      	str	r2, [r4, #0]
		osDelay(1);
 800201e:	f010 fda9 	bl	8012b74 <osDelay>
		processnex();
 8002022:	f7ff ff5b 	bl	8001edc <processnex>
	while (lcdstatus == 0xff) {
 8002026:	782b      	ldrb	r3, [r5, #0]
 8002028:	2bff      	cmp	r3, #255	; 0xff
 800202a:	d10d      	bne.n	8002048 <lcd_getlack+0x40>
		if (trys > 1000) {
 800202c:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 800202e:	2001      	movs	r0, #1
		if (trys > 1000) {
 8002030:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8002034:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8002038:	d9f0      	bls.n	800201c <lcd_getlack+0x14>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 800203a:	4807      	ldr	r0, [pc, #28]	; (8002058 <lcd_getlack+0x50>)
 800203c:	f020 fafa 	bl	8022634 <iprintf>
			trys = 0;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4630      	mov	r0, r6
			trys = 0;
 8002044:	6023      	str	r3, [r4, #0]
}
 8002046:	bd70      	pop	{r4, r5, r6, pc}
	return (lcdstatus);
 8002048:	782e      	ldrb	r6, [r5, #0]
 800204a:	b2f6      	uxtb	r6, r6
}
 800204c:	4630      	mov	r0, r6
 800204e:	bd70      	pop	{r4, r5, r6, pc}
 8002050:	20001634 	.word	0x20001634
 8002054:	20001bf4 	.word	0x20001bf4
 8002058:	08027160 	.word	0x08027160

0800205c <getlcdpage>:
int getlcdpage(void) {
 800205c:	b570      	push	{r4, r5, r6, lr}
	printf("getlcdpage:\n");
 800205e:	481e      	ldr	r0, [pc, #120]	; (80020d8 <getlcdpage+0x7c>)
int getlcdpage(void) {
 8002060:	b082      	sub	sp, #8
	printf("getlcdpage:\n");
 8002062:	f020 fb83 	bl	802276c <puts>
	lcd_txblocked = 1;		// stop others sending to the LCD
 8002066:	4d1d      	ldr	r5, [pc, #116]	; (80020dc <getlcdpage+0x80>)
 8002068:	2301      	movs	r3, #1
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 800206a:	2096      	movs	r0, #150	; 0x96
	lcd_txblocked = 1;		// stop others sending to the LCD
 800206c:	602b      	str	r3, [r5, #0]
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 800206e:	f010 fd81 	bl	8012b74 <osDelay>
	lcdstatus = 0xff;
 8002072:	4b1b      	ldr	r3, [pc, #108]	; (80020e0 <getlcdpage+0x84>)
 8002074:	22ff      	movs	r2, #255	; 0xff
	result = intwritelcdcmd("sendme");
 8002076:	481b      	ldr	r0, [pc, #108]	; (80020e4 <getlcdpage+0x88>)
	lcdstatus = 0xff;
 8002078:	701a      	strb	r2, [r3, #0]
	result = intwritelcdcmd("sendme");
 800207a:	f7ff f935 	bl	80012e8 <intwritelcdcmd>
 800207e:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// send err
 8002080:	9b01      	ldr	r3, [sp, #4]
 8002082:	3301      	adds	r3, #1
 8002084:	d023      	beq.n	80020ce <getlcdpage+0x72>
	result = lcd_getlack();		// wait for a response
 8002086:	f7ff ffbf 	bl	8002008 <lcd_getlack>
 800208a:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 800208c:	9b01      	ldr	r3, [sp, #4]
 800208e:	2bff      	cmp	r3, #255	; 0xff
 8002090:	d118      	bne.n	80020c4 <getlcdpage+0x68>
		result = intwritelcdcmd("sendme");
 8002092:	4c14      	ldr	r4, [pc, #80]	; (80020e4 <getlcdpage+0x88>)
			printf("getlcdpage2: Cmd failed\n\r");
 8002094:	4e14      	ldr	r6, [pc, #80]	; (80020e8 <getlcdpage+0x8c>)
 8002096:	e005      	b.n	80020a4 <getlcdpage+0x48>
		result = lcd_getlack();		// wait for a response
 8002098:	f7ff ffb6 	bl	8002008 <lcd_getlack>
 800209c:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 800209e:	9b01      	ldr	r3, [sp, #4]
 80020a0:	2bff      	cmp	r3, #255	; 0xff
 80020a2:	d10f      	bne.n	80020c4 <getlcdpage+0x68>
		result = intwritelcdcmd("sendme");
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff f91f 	bl	80012e8 <intwritelcdcmd>
 80020aa:	9001      	str	r0, [sp, #4]
		if (result == -1) {		// send err
 80020ac:	9b01      	ldr	r3, [sp, #4]
 80020ae:	3301      	adds	r3, #1
 80020b0:	d1f2      	bne.n	8002098 <getlcdpage+0x3c>
			printf("getlcdpage2: Cmd failed\n\r");
 80020b2:	4630      	mov	r0, r6
 80020b4:	f020 fabe 	bl	8022634 <iprintf>
		result = lcd_getlack();		// wait for a response
 80020b8:	f7ff ffa6 	bl	8002008 <lcd_getlack>
 80020bc:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 80020be:	9b01      	ldr	r3, [sp, #4]
 80020c0:	2bff      	cmp	r3, #255	; 0xff
 80020c2:	d0ef      	beq.n	80020a4 <getlcdpage+0x48>
	lcd_txblocked = 0;		// allow others sending to the LCD
 80020c4:	2300      	movs	r3, #0
 80020c6:	602b      	str	r3, [r5, #0]
	return (result);
 80020c8:	9801      	ldr	r0, [sp, #4]
}
 80020ca:	b002      	add	sp, #8
 80020cc:	bd70      	pop	{r4, r5, r6, pc}
		printf("getlcdpage: Cmd failed\n\r");
 80020ce:	4807      	ldr	r0, [pc, #28]	; (80020ec <getlcdpage+0x90>)
 80020d0:	f020 fab0 	bl	8022634 <iprintf>
 80020d4:	e7d7      	b.n	8002086 <getlcdpage+0x2a>
 80020d6:	bf00      	nop
 80020d8:	08027190 	.word	0x08027190
 80020dc:	200015ac 	.word	0x200015ac
 80020e0:	20001634 	.word	0x20001634
 80020e4:	0802719c 	.word	0x0802719c
 80020e8:	080271c0 	.word	0x080271c0
 80020ec:	080271a4 	.word	0x080271a4

080020f0 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 80020f0:	4801      	ldr	r0, [pc, #4]	; (80020f8 <netif_status_callbk_fn+0x8>)
 80020f2:	f020 bb3b 	b.w	802276c <puts>
 80020f6:	bf00      	nop
 80020f8:	080271f0 	.word	0x080271f0

080020fc <Callback01>:

/* Callback01 function */
void Callback01(void const * argument)
{
  /* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 80020fc:	4801      	ldr	r0, [pc, #4]	; (8002104 <Callback01+0x8>)
 80020fe:	f020 bb35 	b.w	802276c <puts>
 8002102:	bf00      	nop
 8002104:	08027208 	.word	0x08027208

08002108 <StarLPTask>:
	char str[80] = { "empty" };
 8002108:	4b57      	ldr	r3, [pc, #348]	; (8002268 <StarLPTask+0x160>)
 800210a:	224a      	movs	r2, #74	; 0x4a
{
 800210c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[80] = { "empty" };
 8002110:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8002114:	b09f      	sub	sp, #124	; 0x7c
 8002116:	2400      	movs	r4, #0
	lcduart_error = HAL_UART_ERROR_NONE;
 8002118:	4d54      	ldr	r5, [pc, #336]	; (800226c <StarLPTask+0x164>)
	statuspkt.adcudpover = 0;		// debug use count overruns
 800211a:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8002288 <StarLPTask+0x180>
	char str[80] = { "empty" };
 800211e:	900a      	str	r0, [sp, #40]	; 0x28
 8002120:	f10d 002e 	add.w	r0, sp, #46	; 0x2e
 8002124:	f8ad 102c 	strh.w	r1, [sp, #44]	; 0x2c
 8002128:	4621      	mov	r1, r4
{
 800212a:	9407      	str	r4, [sp, #28]
	char str[80] = { "empty" };
 800212c:	f01f fb10 	bl	8021750 <memset>
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 8002130:	f44f 5016 	mov.w	r0, #9600	; 0x2580
	statuspkt.adcudpover = 0;		// debug use count overruns
 8002134:	f8c8 4078 	str.w	r4, [r8, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8002138:	f8c8 407c 	str.w	r4, [r8, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 800213c:	f8c8 4080 	str.w	r4, [r8, #128]	; 0x80
	lcduart_error = HAL_UART_ERROR_NONE;
 8002140:	602c      	str	r4, [r5, #0]
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 8002142:	f7fe ffd3 	bl	80010ec <lcd_init>
	lcd_uart_init(9600); // then change our baud to match
 8002146:	f44f 5016 	mov.w	r0, #9600	; 0x2580
	while (main_init_done == 0) { // wait from main to complete the init {
 800214a:	f8df a140 	ldr.w	sl, [pc, #320]	; 800228c <StarLPTask+0x184>
	lcd_uart_init(9600); // then change our baud to match
 800214e:	f7fe ff85 	bl	800105c <lcd_uart_init>
	lcd_init(9600);  // reset LCD (might be 2nd time or not)
 8002152:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002156:	f7fe ffc9 	bl	80010ec <lcd_init>
	osDelay(600);
 800215a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800215e:	f010 fd09 	bl	8012b74 <osDelay>
	lcd_init(230400);  //  LCD *should* return in 230400 baud
 8002162:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8002166:	f7fe ffc1 	bl	80010ec <lcd_init>
	osDelay(600);
 800216a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800216e:	f010 fd01 	bl	8012b74 <osDelay>
	lcd_uart_init(230400); // then change our baud to match
 8002172:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8002176:	f7fe ff71 	bl	800105c <lcd_uart_init>
	osDelay(600);
 800217a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800217e:	f010 fcf9 	bl	8012b74 <osDelay>
	writelcdcmd("page 0");
 8002182:	483b      	ldr	r0, [pc, #236]	; (8002270 <StarLPTask+0x168>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8002184:	602c      	str	r4, [r5, #0]
	writelcdcmd("page 0");
 8002186:	f7ff f8c1 	bl	800130c <writelcdcmd>
	printf("LCD page 0\n");
 800218a:	483a      	ldr	r0, [pc, #232]	; (8002274 <StarLPTask+0x16c>)
 800218c:	f020 faee 	bl	802276c <puts>
	osDelay(600);
 8002190:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002194:	f010 fcee 	bl	8012b74 <osDelay>
	writelcdcmd("cls BLACK");
 8002198:	4837      	ldr	r0, [pc, #220]	; (8002278 <StarLPTask+0x170>)
 800219a:	f7ff f8b7 	bl	800130c <writelcdcmd>
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 800219e:	f242 7320 	movw	r3, #10016	; 0x2720
 80021a2:	4622      	mov	r2, r4
 80021a4:	4935      	ldr	r1, [pc, #212]	; (800227c <StarLPTask+0x174>)
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	a80a      	add	r0, sp, #40	; 0x28
 80021aa:	230d      	movs	r3, #13
 80021ac:	f020 fbba 	bl	8022924 <siprintf>
	writelcdcmd(str);
 80021b0:	a80a      	add	r0, sp, #40	; 0x28
	lcduart_error = HAL_UART_ERROR_NONE;
 80021b2:	602c      	str	r4, [r5, #0]
	writelcdcmd(str);
 80021b4:	f7ff f8aa 	bl	800130c <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init {
 80021b8:	f8da 7000 	ldr.w	r7, [sl]
	lcduart_error = HAL_UART_ERROR_NONE;
 80021bc:	602c      	str	r4, [r5, #0]
	while (main_init_done == 0) { // wait from main to complete the init {
 80021be:	2f00      	cmp	r7, #0
 80021c0:	d173      	bne.n	80022aa <StarLPTask+0x1a2>
 80021c2:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8002290 <StarLPTask+0x188>
 80021c6:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 8002294 <StarLPTask+0x18c>
 80021ca:	e01a      	b.n	8002202 <StarLPTask+0xfa>
		switch (i & 3) {
 80021cc:	f1be 0f01 	cmp.w	lr, #1
 80021d0:	f000 8190 	beq.w	80024f4 <StarLPTask+0x3ec>
			writelcdcmd(strcat(str, ".\""));
 80021d4:	f8b9 2000 	ldrh.w	r2, [r9]
 80021d8:	f899 3002 	ldrb.w	r3, [r9, #2]
 80021dc:	f8ad 2056 	strh.w	r2, [sp, #86]	; 0x56
 80021e0:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 80021e4:	f7ff f892 	bl	800130c <writelcdcmd>
		osDelay(250);
 80021e8:	20fa      	movs	r0, #250	; 0xfa
		i++;
 80021ea:	3701      	adds	r7, #1
		osDelay(250);
 80021ec:	f010 fcc2 	bl	8012b74 <osDelay>
		if (!(netif_is_link_up(&gnetif))) {
 80021f0:	4b23      	ldr	r3, [pc, #140]	; (8002280 <StarLPTask+0x178>)
 80021f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021f6:	075b      	lsls	r3, r3, #29
 80021f8:	d550      	bpl.n	800229c <StarLPTask+0x194>
	while (main_init_done == 0) { // wait from main to complete the init {
 80021fa:	f8da 3000 	ldr.w	r3, [sl]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d153      	bne.n	80022aa <StarLPTask+0x1a2>
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8002202:	f8df c094 	ldr.w	ip, [pc, #148]	; 8002298 <StarLPTask+0x190>
 8002206:	ac0a      	add	r4, sp, #40	; 0x28
		switch (i & 3) {
 8002208:	f007 0e03 	and.w	lr, r7, #3
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 800220c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002210:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002212:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002218:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
		switch (i & 3) {
 800221c:	f1be 0f02 	cmp.w	lr, #2
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8002220:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8002224:	c407      	stmia	r4!, {r0, r1, r2}
 8002226:	f824 3b02 	strh.w	r3, [r4], #2
 800222a:	f884 c000 	strb.w	ip, [r4]
		switch (i & 3) {
 800222e:	d00e      	beq.n	800224e <StarLPTask+0x146>
 8002230:	f1be 0f03 	cmp.w	lr, #3
			writelcdcmd(strcat(str, ".\""));
 8002234:	a80a      	add	r0, sp, #40	; 0x28
		switch (i & 3) {
 8002236:	d1c9      	bne.n	80021cc <StarLPTask+0xc4>
			writelcdcmd(strcat(str, "....\""));
 8002238:	4b12      	ldr	r3, [pc, #72]	; (8002284 <StarLPTask+0x17c>)
 800223a:	6818      	ldr	r0, [r3, #0]
 800223c:	889b      	ldrh	r3, [r3, #4]
 800223e:	f8cd 0056 	str.w	r0, [sp, #86]	; 0x56
 8002242:	a80a      	add	r0, sp, #40	; 0x28
 8002244:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
 8002248:	f7ff f860 	bl	800130c <writelcdcmd>
			break;
 800224c:	e7cc      	b.n	80021e8 <StarLPTask+0xe0>
			writelcdcmd(strcat(str, "...\""));
 800224e:	f8db 0000 	ldr.w	r0, [fp]
 8002252:	f89b 3004 	ldrb.w	r3, [fp, #4]
 8002256:	f8cd 0056 	str.w	r0, [sp, #86]	; 0x56
 800225a:	a80a      	add	r0, sp, #40	; 0x28
 800225c:	f88d 305a 	strb.w	r3, [sp, #90]	; 0x5a
 8002260:	f7ff f854 	bl	800130c <writelcdcmd>
			break;
 8002264:	e7c0      	b.n	80021e8 <StarLPTask+0xe0>
 8002266:	bf00      	nop
 8002268:	080267b0 	.word	0x080267b0
 800226c:	20001638 	.word	0x20001638
 8002270:	08027218 	.word	0x08027218
 8002274:	08027214 	.word	0x08027214
 8002278:	08027220 	.word	0x08027220
 800227c:	0802722c 	.word	0x0802722c
 8002280:	2001c018 	.word	0x2001c018
 8002284:	080272f8 	.word	0x080272f8
 8002288:	2001ad9c 	.word	0x2001ad9c
 800228c:	20001c4c 	.word	0x20001c4c
 8002290:	080272e8 	.word	0x080272e8
 8002294:	080272f0 	.word	0x080272f0
 8002298:	080272b8 	.word	0x080272b8
			writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"NETWORK UNPLUGGED??\"");
 800229c:	48a6      	ldr	r0, [pc, #664]	; (8002538 <StarLPTask+0x430>)
 800229e:	f7ff f835 	bl	800130c <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init {
 80022a2:	f8da 3000 	ldr.w	r3, [sl]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0ab      	beq.n	8002202 <StarLPTask+0xfa>
	lcduart_error = HAL_UART_ERROR_NONE;
 80022aa:	2400      	movs	r4, #0
	writelcdcmd("ref 0");		// refresh screen
 80022ac:	48a3      	ldr	r0, [pc, #652]	; (800253c <StarLPTask+0x434>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80022ae:	f8df 934c 	ldr.w	r9, [pc, #844]	; 80025fc <StarLPTask+0x4f4>
	lcduart_error = HAL_UART_ERROR_NONE;
 80022b2:	602c      	str	r4, [r5, #0]
	writelcdcmd("ref 0");		// refresh screen
 80022b4:	f7ff f82a 	bl	800130c <writelcdcmd>
	writelcdcmd("page 0");
 80022b8:	48a1      	ldr	r0, [pc, #644]	; (8002540 <StarLPTask+0x438>)
	uint16_t onesectimer = 0;
 80022ba:	4627      	mov	r7, r4
	lcduart_error = HAL_UART_ERROR_NONE;
 80022bc:	602c      	str	r4, [r5, #0]
	uint16_t tenmstimer = 0;
 80022be:	4625      	mov	r5, r4
	int last3min = 0;
 80022c0:	9409      	str	r4, [sp, #36]	; 0x24
	writelcdcmd("page 0");
 80022c2:	f7ff f823 	bl	800130c <writelcdcmd>
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 80022c6:	f8b8 105c 	ldrh.w	r1, [r8, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80022ca:	4c9e      	ldr	r4, [pc, #632]	; (8002544 <StarLPTask+0x43c>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 80022cc:	f898 e070 	ldrb.w	lr, [r8, #112]	; 0x70
 80022d0:	b289      	uxth	r1, r1
 80022d2:	f898 c071 	ldrb.w	ip, [r8, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80022d6:	4b9c      	ldr	r3, [pc, #624]	; (8002548 <StarLPTask+0x440>)
 80022d8:	4a9c      	ldr	r2, [pc, #624]	; (800254c <StarLPTask+0x444>)
 80022da:	489d      	ldr	r0, [pc, #628]	; (8002550 <StarLPTask+0x448>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	f8cd c00c 	str.w	ip, [sp, #12]
 80022e4:	f8df a318 	ldr.w	sl, [pc, #792]	; 8002600 <StarLPTask+0x4f8>
 80022e8:	f8df b318 	ldr.w	fp, [pc, #792]	; 8002604 <StarLPTask+0x4fc>
 80022ec:	e9cd 1e01 	strd	r1, lr, [sp, #4]
 80022f0:	e9cd 9404 	strd	r9, r4, [sp, #16]
 80022f4:	6800      	ldr	r0, [r0, #0]
 80022f6:	4997      	ldr	r1, [pc, #604]	; (8002554 <StarLPTask+0x44c>)
 80022f8:	9000      	str	r0, [sp, #0]
 80022fa:	4897      	ldr	r0, [pc, #604]	; (8002558 <StarLPTask+0x450>)
 80022fc:	f020 fb12 	bl	8022924 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8002300:	4896      	ldr	r0, [pc, #600]	; (800255c <StarLPTask+0x454>)
 8002302:	f00a fee5 	bl	800d0d0 <HAL_TIM_Base_Start>
	lptask_init_done = 1;		// this lp task has done its initialisation
 8002306:	4c96      	ldr	r4, [pc, #600]	; (8002560 <StarLPTask+0x458>)
 8002308:	4b96      	ldr	r3, [pc, #600]	; (8002564 <StarLPTask+0x45c>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 800230e:	4896      	ldr	r0, [pc, #600]	; (8002568 <StarLPTask+0x460>)
		tenmstimer++;
 8002310:	3501      	adds	r5, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8002312:	f008 f8cb 	bl	800a4ac <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 8002316:	200a      	movs	r0, #10
 8002318:	f010 fc2c 	bl	8012b74 <osDelay>
		globaladcnoise = abs(meanwindiff);
 800231c:	4b93      	ldr	r3, [pc, #588]	; (800256c <StarLPTask+0x464>)
		if (!(ledsenabled)) {
 800231e:	4a94      	ldr	r2, [pc, #592]	; (8002570 <StarLPTask+0x468>)
		tenmstimer++;
 8002320:	b2ad      	uxth	r5, r5
		globaladcnoise = abs(meanwindiff);
 8002322:	f9b3 3000 	ldrsh.w	r3, [r3]
		if (!(ledsenabled)) {
 8002326:	8811      	ldrh	r1, [r2, #0]
		globaladcnoise = abs(meanwindiff);
 8002328:	2b00      	cmp	r3, #0
 800232a:	4892      	ldr	r0, [pc, #584]	; (8002574 <StarLPTask+0x46c>)
 800232c:	bfb8      	it	lt
 800232e:	425b      	neglt	r3, r3
 8002330:	b29b      	uxth	r3, r3
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8002332:	09da      	lsrs	r2, r3, #7
		globaladcnoise = abs(meanwindiff);
 8002334:	6003      	str	r3, [r0, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8002336:	1d13      	adds	r3, r2, #4
 8002338:	4a8f      	ldr	r2, [pc, #572]	; (8002578 <StarLPTask+0x470>)
 800233a:	8013      	strh	r3, [r2, #0]
		if (!(ledsenabled)) {
 800233c:	2900      	cmp	r1, #0
 800233e:	f000 80e1 	beq.w	8002504 <StarLPTask+0x3fc>
		} else if (ledhang) {	// trigger led
 8002342:	4b8e      	ldr	r3, [pc, #568]	; (800257c <StarLPTask+0x474>)
 8002344:	461e      	mov	r6, r3
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 80db 	beq.w	8002504 <StarLPTask+0x3fc>
			ledhang--;
 800234e:	3b01      	subs	r3, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002350:	2201      	movs	r2, #1
 8002352:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002356:	488a      	ldr	r0, [pc, #552]	; (8002580 <StarLPTask+0x478>)
			ledhang--;
 8002358:	6033      	str	r3, [r6, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 800235a:	f007 fb9f 	bl	8009a9c <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 800235e:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 8002362:	f8da 3000 	ldr.w	r3, [sl]
 8002366:	429a      	cmp	r2, r3
 8002368:	f040 80d9 	bne.w	800251e <StarLPTask+0x416>
		processnex();		// process Nextion
 800236c:	f7ff fdb6 	bl	8001edc <processnex>
		if ((tenmstimer + 3) % 10 == 0) {
 8002370:	1ce9      	adds	r1, r5, #3
 8002372:	4b84      	ldr	r3, [pc, #528]	; (8002584 <StarLPTask+0x47c>)
 8002374:	4a84      	ldr	r2, [pc, #528]	; (8002588 <StarLPTask+0x480>)
 8002376:	fb03 f301 	mul.w	r3, r3, r1
 800237a:	ebb2 0f73 	cmp.w	r2, r3, ror #1
 800237e:	d326      	bcc.n	80023ce <StarLPTask+0x2c6>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 8002380:	4b82      	ldr	r3, [pc, #520]	; (800258c <StarLPTask+0x484>)
 8002382:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f103 0219 	add.w	r2, r3, #25
 800238c:	4291      	cmp	r1, r2
 800238e:	f200 81fe 	bhi.w	800278e <StarLPTask+0x686>
				if (jabbertimeout) {
 8002392:	4a7f      	ldr	r2, [pc, #508]	; (8002590 <StarLPTask+0x488>)
 8002394:	6813      	ldr	r3, [r2, #0]
 8002396:	b10b      	cbz	r3, 800239c <StarLPTask+0x294>
					jabbertimeout--;		// de-arm count
 8002398:	3b01      	subs	r3, #1
 800239a:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 800239c:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80023a0:	4a7a      	ldr	r2, [pc, #488]	; (800258c <StarLPTask+0x484>)
 80023a2:	6013      	str	r3, [r2, #0]
			if (gainchanged == 0) {		// gain not just changed
 80023a4:	9b07      	ldr	r3, [sp, #28]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 8208 	beq.w	80027bc <StarLPTask+0x6b4>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 80023ac:	4b79      	ldr	r3, [pc, #484]	; (8002594 <StarLPTask+0x48c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	b943      	cbnz	r3, 80023c4 <StarLPTask+0x2bc>
 80023b2:	4b79      	ldr	r3, [pc, #484]	; (8002598 <StarLPTask+0x490>)
 80023b4:	881b      	ldrh	r3, [r3, #0]
 80023b6:	42bb      	cmp	r3, r7
 80023b8:	d004      	beq.n	80023c4 <StarLPTask+0x2bc>
 80023ba:	4b78      	ldr	r3, [pc, #480]	; (800259c <StarLPTask+0x494>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 8277 	beq.w	80028b2 <StarLPTask+0x7aa>
			} else if (lcd_currentpage == 1) {
 80023c4:	4b75      	ldr	r3, [pc, #468]	; (800259c <StarLPTask+0x494>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	f000 8243 	beq.w	8002854 <StarLPTask+0x74c>
				lcd_showvars();
 80023ce:	4a74      	ldr	r2, [pc, #464]	; (80025a0 <StarLPTask+0x498>)
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 80023d0:	f105 030b 	add.w	r3, r5, #11
				lcd_showvars();
 80023d4:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 80023d8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80023dc:	3a01      	subs	r2, #1
 80023de:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 80023e2:	f080 8146 	bcs.w	8002672 <StarLPTask+0x56a>
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 80023e6:	f105 031b 	add.w	r3, r5, #27
			lcd_trigplot();		// update lcd trigger and noise plots
 80023ea:	496e      	ldr	r1, [pc, #440]	; (80025a4 <StarLPTask+0x49c>)
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 80023ec:	4a6e      	ldr	r2, [pc, #440]	; (80025a8 <StarLPTask+0x4a0>)
			lcd_trigplot();		// update lcd trigger and noise plots
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 80023f2:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 80023f6:	d319      	bcc.n	800242c <StarLPTask+0x324>
			if (agc) {
 80023f8:	4b6c      	ldr	r3, [pc, #432]	; (80025ac <StarLPTask+0x4a4>)
 80023fa:	8818      	ldrh	r0, [r3, #0]
 80023fc:	2800      	cmp	r0, #0
 80023fe:	f000 81f1 	beq.w	80027e4 <StarLPTask+0x6dc>
				trigsin10sec = trigs - prevtrigs;
 8002402:	4b6b      	ldr	r3, [pc, #428]	; (80025b0 <StarLPTask+0x4a8>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8002404:	496b      	ldr	r1, [pc, #428]	; (80025b4 <StarLPTask+0x4ac>)
				trigsin10sec = trigs - prevtrigs;
 8002406:	f8da 2000 	ldr.w	r2, [sl]
 800240a:	681b      	ldr	r3, [r3, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 800240c:	8809      	ldrh	r1, [r1, #0]
				trigsin10sec = trigs - prevtrigs;
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	4869      	ldr	r0, [pc, #420]	; (80025b8 <StarLPTask+0x4b0>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8002412:	2905      	cmp	r1, #5
				trigsin10sec = trigs - prevtrigs;
 8002414:	6003      	str	r3, [r0, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8002416:	d802      	bhi.n	800241e <StarLPTask+0x316>
					if (trigsin10sec < MINTRIGS10S)
 8002418:	2b01      	cmp	r3, #1
 800241a:	f240 82c1 	bls.w	80029a0 <StarLPTask+0x898>
				if (trigsin10sec > MAXTRIGS10S)
 800241e:	2b0a      	cmp	r3, #10
 8002420:	f200 821b 	bhi.w	800285a <StarLPTask+0x752>
				prevtrigs = trigs;
 8002424:	4b62      	ldr	r3, [pc, #392]	; (80025b0 <StarLPTask+0x4a8>)
 8002426:	601a      	str	r2, [r3, #0]
			gainchanged = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	9307      	str	r3, [sp, #28]
		if ((tenmstimer + 44) > 3000) {		// reset timer after 30 seconds
 800242c:	f640 338c 	movw	r3, #2956	; 0xb8c
 8002430:	429d      	cmp	r5, r3
 8002432:	d948      	bls.n	80024c6 <StarLPTask+0x3be>
			if (gpsgood == 0) {	// gps is not talking to us
 8002434:	4b61      	ldr	r3, [pc, #388]	; (80025bc <StarLPTask+0x4b4>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 81d5 	beq.w	80027e8 <StarLPTask+0x6e0>
			if (psensor == MPL115A2) {
 800243e:	4b60      	ldr	r3, [pc, #384]	; (80025c0 <StarLPTask+0x4b8>)
			gpsgood = 0;			// reset the good flag
 8002440:	2200      	movs	r2, #0
 8002442:	495e      	ldr	r1, [pc, #376]	; (80025bc <StarLPTask+0x4b4>)
			if (psensor == MPL115A2) {
 8002444:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 8002446:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 8002448:	2b01      	cmp	r3, #1
 800244a:	f000 81fa 	beq.w	8002842 <StarLPTask+0x73a>
			} else if (psensor == MPL3115A2) {
 800244e:	2b02      	cmp	r3, #2
 8002450:	f000 821b 	beq.w	800288a <StarLPTask+0x782>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8002454:	4b5b      	ldr	r3, [pc, #364]	; (80025c4 <StarLPTask+0x4bc>)
 8002456:	f242 7220 	movw	r2, #10016	; 0x2720
 800245a:	f8b8 105c 	ldrh.w	r1, [r8, #92]	; 0x5c
			tenmstimer = 0;
 800245e:	2500      	movs	r5, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	b289      	uxth	r1, r1
 8002464:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8002468:	f3c3 4c07 	ubfx	ip, r3, #16, #8
 800246c:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8002470:	b2db      	uxtb	r3, r3
 8002472:	f8cd e008 	str.w	lr, [sp, #8]
 8002476:	e9cd 0c00 	strd	r0, ip, [sp]
 800247a:	4853      	ldr	r0, [pc, #332]	; (80025c8 <StarLPTask+0x4c0>)
 800247c:	f020 f8da 	bl	8022634 <iprintf>
			printf("triggers:%04d, gain:0x%02x, noise:%03d, thresh:%02d, press:%03d.%03d, temp:%02d.%03d, time:%s\n", trigs,
 8002480:	4a52      	ldr	r2, [pc, #328]	; (80025cc <StarLPTask+0x4c4>)
 8002482:	4b53      	ldr	r3, [pc, #332]	; (80025d0 <StarLPTask+0x4c8>)
 8002484:	6811      	ldr	r1, [r2, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a52      	ldr	r2, [pc, #328]	; (80025d4 <StarLPTask+0x4cc>)
 800248a:	0889      	lsrs	r1, r1, #2
 800248c:	4852      	ldr	r0, [pc, #328]	; (80025d8 <StarLPTask+0x4d0>)
 800248e:	fba2 2303 	umull	r2, r3, r2, r3
 8002492:	4a52      	ldr	r2, [pc, #328]	; (80025dc <StarLPTask+0x4d4>)
 8002494:	6806      	ldr	r6, [r0, #0]
 8002496:	4852      	ldr	r0, [pc, #328]	; (80025e0 <StarLPTask+0x4d8>)
 8002498:	099b      	lsrs	r3, r3, #6
 800249a:	8812      	ldrh	r2, [r2, #0]
 800249c:	6800      	ldr	r0, [r0, #0]
 800249e:	9304      	str	r3, [sp, #16]
 80024a0:	f002 0217 	and.w	r2, r2, #23
 80024a4:	9008      	str	r0, [sp, #32]
 80024a6:	4b43      	ldr	r3, [pc, #268]	; (80025b4 <StarLPTask+0x4ac>)
 80024a8:	484e      	ldr	r0, [pc, #312]	; (80025e4 <StarLPTask+0x4dc>)
 80024aa:	9102      	str	r1, [sp, #8]
 80024ac:	9005      	str	r0, [sp, #20]
 80024ae:	9908      	ldr	r1, [sp, #32]
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	484d      	ldr	r0, [pc, #308]	; (80025e8 <StarLPTask+0x4e0>)
 80024b4:	9603      	str	r6, [sp, #12]
 80024b6:	e9cd 3100 	strd	r3, r1, [sp]
 80024ba:	4b2e      	ldr	r3, [pc, #184]	; (8002574 <StarLPTask+0x46c>)
 80024bc:	f8da 1000 	ldr.w	r1, [sl]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f020 f8b7 	bl	8022634 <iprintf>
		if (((onesectimer + 21) % 180 == 0) && (last3min != onesectimer)) {
 80024c6:	f107 0315 	add.w	r3, r7, #21
 80024ca:	4948      	ldr	r1, [pc, #288]	; (80025ec <StarLPTask+0x4e4>)
 80024cc:	4a48      	ldr	r2, [pc, #288]	; (80025f0 <StarLPTask+0x4e8>)
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 80024d6:	d305      	bcc.n	80024e4 <StarLPTask+0x3dc>
 80024d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024da:	429f      	cmp	r7, r3
 80024dc:	d002      	beq.n	80024e4 <StarLPTask+0x3dc>
			lcd_pressplot();		// add a point to the pressure plot
 80024de:	9709      	str	r7, [sp, #36]	; 0x24
 80024e0:	f7ff fac8 	bl	8001a74 <lcd_pressplot>
		if (onesectimer > 900) {			// 15 mins
 80024e4:	f5b7 7f61 	cmp.w	r7, #900	; 0x384
 80024e8:	f67f af11 	bls.w	800230e <StarLPTask+0x206>
			onesectimer = 0;
 80024ec:	2700      	movs	r7, #0
			requestapisn();	//update s/n and udp target (reboot on fail)
 80024ee:	f004 f8ad 	bl	800664c <requestapisn>
 80024f2:	e70c      	b.n	800230e <StarLPTask+0x206>
			writelcdcmd(strcat(str, "..\""));
 80024f4:	4b3f      	ldr	r3, [pc, #252]	; (80025f4 <StarLPTask+0x4ec>)
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	f8cd 0056 	str.w	r0, [sp, #86]	; 0x56
 80024fc:	a80a      	add	r0, sp, #40	; 0x28
 80024fe:	f7fe ff05 	bl	800130c <writelcdcmd>
			break;
 8002502:	e671      	b.n	80021e8 <StarLPTask+0xe0>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8002504:	2200      	movs	r2, #0
 8002506:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800250a:	481d      	ldr	r0, [pc, #116]	; (8002580 <StarLPTask+0x478>)
 800250c:	f007 fac6 	bl	8009a9c <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8002510:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 8002514:	f8da 3000 	ldr.w	r3, [sl]
 8002518:	429a      	cmp	r2, r3
 800251a:	f43f af27 	beq.w	800236c <StarLPTask+0x264>
			if (soundenabled) {
 800251e:	4b36      	ldr	r3, [pc, #216]	; (80025f8 <StarLPTask+0x4f0>)
			trigs = statuspkt.trigcount;
 8002520:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
			if (soundenabled) {
 8002524:	881b      	ldrh	r3, [r3, #0]
			trigs = statuspkt.trigcount;
 8002526:	f8ca 2000 	str.w	r2, [sl]
			if (soundenabled) {
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 8160 	bne.w	80027f0 <StarLPTask+0x6e8>
				printf("sem wait 1a\n");
 8002530:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8002608 <StarLPTask+0x500>
 8002534:	e06c      	b.n	8002610 <StarLPTask+0x508>
 8002536:	bf00      	nop
 8002538:	08027300 	.word	0x08027300
 800253c:	08027268 	.word	0x08027268
 8002540:	08027218 	.word	0x08027218
 8002544:	2001bb40 	.word	0x2001bb40
 8002548:	1ff0f424 	.word	0x1ff0f424
 800254c:	1ff0f420 	.word	0x1ff0f420
 8002550:	1ff0f428 	.word	0x1ff0f428
 8002554:	08027270 	.word	0x08027270
 8002558:	20000084 	.word	0x20000084
 800255c:	2001b928 	.word	0x2001b928
 8002560:	2001b5f0 	.word	0x2001b5f0
 8002564:	20001c48 	.word	0x20001c48
 8002568:	2001b1bc 	.word	0x2001b1bc
 800256c:	20000738 	.word	0x20000738
 8002570:	20000266 	.word	0x20000266
 8002574:	200006e8 	.word	0x200006e8
 8002578:	20000000 	.word	0x20000000
 800257c:	20000734 	.word	0x20000734
 8002580:	40020c00 	.word	0x40020c00
 8002584:	cccccccd 	.word	0xcccccccd
 8002588:	19999999 	.word	0x19999999
 800258c:	20001c3c 	.word	0x20001c3c
 8002590:	200006ec 	.word	0x200006ec
 8002594:	200015a8 	.word	0x200015a8
 8002598:	20000008 	.word	0x20000008
 800259c:	200015a4 	.word	0x200015a4
 80025a0:	c28f5c29 	.word	0xc28f5c29
 80025a4:	26e978d5 	.word	0x26e978d5
 80025a8:	00418937 	.word	0x00418937
 80025ac:	20000010 	.word	0x20000010
 80025b0:	20001c50 	.word	0x20001c50
 80025b4:	20000002 	.word	0x20000002
 80025b8:	20001c60 	.word	0x20001c60
 80025bc:	20001c6c 	.word	0x20001c6c
 80025c0:	20001ca4 	.word	0x20001ca4
 80025c4:	2001b240 	.word	0x2001b240
 80025c8:	08027510 	.word	0x08027510
 80025cc:	2001baf0 	.word	0x2001baf0
 80025d0:	2001bae4 	.word	0x2001bae4
 80025d4:	10624dd3 	.word	0x10624dd3
 80025d8:	2001bae8 	.word	0x2001bae8
 80025dc:	2000026a 	.word	0x2000026a
 80025e0:	2001baec 	.word	0x2001baec
 80025e4:	20000054 	.word	0x20000054
 80025e8:	0802752c 	.word	0x0802752c
 80025ec:	a4fa4fa5 	.word	0xa4fa4fa5
 80025f0:	016c16c1 	.word	0x016c16c1
 80025f4:	080272ec 	.word	0x080272ec
 80025f8:	2000026c 	.word	0x2000026c
 80025fc:	2001bb58 	.word	0x2001bb58
 8002600:	20001c5c 	.word	0x20001c5c
 8002604:	2000023c 	.word	0x2000023c
 8002608:	0802733c 	.word	0x0802733c
 800260c:	f020 f8ae 	bl	802276c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8002610:	2101      	movs	r1, #1
 8002612:	6820      	ldr	r0, [r4, #0]
 8002614:	f011 f84e 	bl	80136b4 <xQueueSemaphoreTake>
 8002618:	4603      	mov	r3, r0
				printf("sem wait 1a\n");
 800261a:	4648      	mov	r0, r9
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800261c:	2b01      	cmp	r3, #1
 800261e:	d1f5      	bne.n	800260c <StarLPTask+0x504>
			strcpy(str, ctime(&epochtime));		// ctime
 8002620:	48b4      	ldr	r0, [pc, #720]	; (80028f4 <StarLPTask+0x7ec>)
 8002622:	f01e ff0f 	bl	8021444 <ctime>
 8002626:	4601      	mov	r1, r0
 8002628:	a80a      	add	r0, sp, #40	; 0x28
 800262a:	f020 fa0c 	bl	8022a46 <stpcpy>
			while (i < strlen(str)) {
 800262e:	ab0a      	add	r3, sp, #40	; 0x28
			n = 0;
 8002630:	2100      	movs	r1, #0
 8002632:	1ac0      	subs	r0, r0, r3
			i = 0;
 8002634:	460b      	mov	r3, r1
			while (i < strlen(str)) {
 8002636:	4283      	cmp	r3, r0
 8002638:	d20c      	bcs.n	8002654 <StarLPTask+0x54c>
				if ((str[i] != '\n') && (str[i] != '\r'))
 800263a:	aa0a      	add	r2, sp, #40	; 0x28
 800263c:	5cd2      	ldrb	r2, [r2, r3]
				i++;
 800263e:	3301      	adds	r3, #1
				if ((str[i] != '\n') && (str[i] != '\r'))
 8002640:	2a0a      	cmp	r2, #10
 8002642:	d0f8      	beq.n	8002636 <StarLPTask+0x52e>
 8002644:	2a0d      	cmp	r2, #13
 8002646:	d0f6      	beq.n	8002636 <StarLPTask+0x52e>
			while (i < strlen(str)) {
 8002648:	4283      	cmp	r3, r0
					trigtimestr[n++] = str[i];
 800264a:	f80b 2001 	strb.w	r2, [fp, r1]
 800264e:	f101 0101 	add.w	r1, r1, #1
			while (i < strlen(str)) {
 8002652:	d3f2      	bcc.n	800263a <StarLPTask+0x532>
			trigtimestr[n] = '\0';
 8002654:	2300      	movs	r3, #0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8002656:	6820      	ldr	r0, [r4, #0]
			trigtimestr[n] = '\0';
 8002658:	f80b 3001 	strb.w	r3, [fp, r1]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800265c:	461a      	mov	r2, r3
 800265e:	4619      	mov	r1, r3
 8002660:	f010 fda2 	bl	80131a8 <xQueueGenericSend>
 8002664:	2801      	cmp	r0, #1
 8002666:	f43f ae81 	beq.w	800236c <StarLPTask+0x264>
				printf("semaphore 1a release failed\n");
 800266a:	48a3      	ldr	r0, [pc, #652]	; (80028f8 <StarLPTask+0x7f0>)
 800266c:	f020 f87e 	bl	802276c <puts>
 8002670:	e67c      	b.n	800236c <StarLPTask+0x264>
			if (ledsenabled)
 8002672:	4ba2      	ldr	r3, [pc, #648]	; (80028fc <StarLPTask+0x7f4>)
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8002674:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002678:	48a1      	ldr	r0, [pc, #644]	; (8002900 <StarLPTask+0x7f8>)
			if (ledsenabled)
 800267a:	881a      	ldrh	r2, [r3, #0]
 800267c:	2a00      	cmp	r2, #0
 800267e:	f000 80d4 	beq.w	800282a <StarLPTask+0x722>
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8002682:	f007 fa25 	bl	8009ad0 <HAL_GPIO_TogglePin>
				printf("sem wait 1b\n");
 8002686:	f8df 9308 	ldr.w	r9, [pc, #776]	; 8002990 <StarLPTask+0x888>
 800268a:	e001      	b.n	8002690 <StarLPTask+0x588>
 800268c:	f020 f86e 	bl	802276c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8002690:	2101      	movs	r1, #1
 8002692:	6820      	ldr	r0, [r4, #0]
 8002694:	f011 f80e 	bl	80136b4 <xQueueSemaphoreTake>
 8002698:	4603      	mov	r3, r0
				printf("sem wait 1b\n");
 800269a:	4648      	mov	r0, r9
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800269c:	2b01      	cmp	r3, #1
 800269e:	d1f5      	bne.n	800268c <StarLPTask+0x584>
			strcpy(str, ctime(&epochtime));
 80026a0:	4894      	ldr	r0, [pc, #592]	; (80028f4 <StarLPTask+0x7ec>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80026a2:	ae1e      	add	r6, sp, #120	; 0x78
			strcpy(str, ctime(&epochtime));
 80026a4:	f01e fece 	bl	8021444 <ctime>
 80026a8:	4601      	mov	r1, r0
 80026aa:	a80a      	add	r0, sp, #40	; 0x28
 80026ac:	f020 f9cb 	bl	8022a46 <stpcpy>
			sprintf(nowtimestr, "\"%s\"", str);
 80026b0:	aa0a      	add	r2, sp, #40	; 0x28
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80026b2:	f04f 0c00 	mov.w	ip, #0
			sprintf(nowtimestr, "\"%s\"", str);
 80026b6:	4993      	ldr	r1, [pc, #588]	; (8002904 <StarLPTask+0x7fc>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80026b8:	1a83      	subs	r3, r0, r2
			sprintf(nowtimestr, "\"%s\"", str);
 80026ba:	4893      	ldr	r0, [pc, #588]	; (8002908 <StarLPTask+0x800>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80026bc:	4433      	add	r3, r6
			sprintf(statstr,
 80026be:	4e93      	ldr	r6, [pc, #588]	; (800290c <StarLPTask+0x804>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80026c0:	f803 cc51 	strb.w	ip, [r3, #-81]
			sprintf(nowtimestr, "\"%s\"", str);
 80026c4:	f020 f92e 	bl	8022924 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 80026c8:	4b91      	ldr	r3, [pc, #580]	; (8002910 <StarLPTask+0x808>)
 80026ca:	4a92      	ldr	r2, [pc, #584]	; (8002914 <StarLPTask+0x80c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	4991      	ldr	r1, [pc, #580]	; (8002918 <StarLPTask+0x810>)
 80026d2:	4892      	ldr	r0, [pc, #584]	; (800291c <StarLPTask+0x814>)
 80026d4:	f020 f926 	bl	8022924 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 80026d8:	4b91      	ldr	r3, [pc, #580]	; (8002920 <StarLPTask+0x818>)
 80026da:	4a92      	ldr	r2, [pc, #584]	; (8002924 <StarLPTask+0x81c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	498d      	ldr	r1, [pc, #564]	; (8002918 <StarLPTask+0x810>)
 80026e2:	4891      	ldr	r0, [pc, #580]	; (8002928 <StarLPTask+0x820>)
 80026e4:	f020 f91e 	bl	8022924 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80026e8:	4b90      	ldr	r3, [pc, #576]	; (800292c <StarLPTask+0x824>)
			sprintf(statstr,
 80026ea:	4a91      	ldr	r2, [pc, #580]	; (8002930 <StarLPTask+0x828>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80026ec:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 80026f0:	6811      	ldr	r1, [r2, #0]
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80026f2:	2b00      	cmp	r3, #0
			sprintf(statstr,
 80026f4:	f8b6 c000 	ldrh.w	ip, [r6]
 80026f8:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80026fc:	f3c1 010b 	ubfx	r1, r1, #0, #12
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8002700:	bfb8      	it	lt
 8002702:	425b      	neglt	r3, r3
			sprintf(statstr,
 8002704:	f8d8 007c 	ldr.w	r0, [r8, #124]	; 0x7c
 8002708:	f8cd c00c 	str.w	ip, [sp, #12]
 800270c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002710:	9000      	str	r0, [sp, #0]
 8002712:	4888      	ldr	r0, [pc, #544]	; (8002934 <StarLPTask+0x82c>)
 8002714:	e9cd 3101 	strd	r3, r1, [sp, #4]
 8002718:	4b87      	ldr	r3, [pc, #540]	; (8002938 <StarLPTask+0x830>)
 800271a:	4988      	ldr	r1, [pc, #544]	; (800293c <StarLPTask+0x834>)
 800271c:	f020 f902 	bl	8022924 <siprintf>
			if (gpslocked) {
 8002720:	4b87      	ldr	r3, [pc, #540]	; (8002940 <StarLPTask+0x838>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d06d      	beq.n	8002804 <StarLPTask+0x6fc>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8002728:	f898 201b 	ldrb.w	r2, [r8, #27]
 800272c:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8002730:	f8d8 0020 	ldr.w	r0, [r8, #32]
 8002734:	4983      	ldr	r1, [pc, #524]	; (8002944 <StarLPTask+0x83c>)
 8002736:	9000      	str	r0, [sp, #0]
 8002738:	4883      	ldr	r0, [pc, #524]	; (8002948 <StarLPTask+0x840>)
 800273a:	f020 f8f3 	bl	8022924 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800273e:	2300      	movs	r3, #0
 8002740:	6820      	ldr	r0, [r4, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	4619      	mov	r1, r3
 8002746:	f010 fd2f 	bl	80131a8 <xQueueGenericSend>
 800274a:	2801      	cmp	r0, #1
 800274c:	d002      	beq.n	8002754 <StarLPTask+0x64c>
				printf("semaphore 1b release failed\n");
 800274e:	487f      	ldr	r0, [pc, #508]	; (800294c <StarLPTask+0x844>)
 8002750:	f020 f80c 	bl	802276c <puts>
			onesectimer++;
 8002754:	3701      	adds	r7, #1
				printf("sem wait 1c\n");
 8002756:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8002994 <StarLPTask+0x88c>
			onesectimer++;
 800275a:	b2bf      	uxth	r7, r7
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 800275c:	e001      	b.n	8002762 <StarLPTask+0x65a>
				printf("sem wait 1c\n");
 800275e:	f020 f805 	bl	802276c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8002762:	2119      	movs	r1, #25
 8002764:	6820      	ldr	r0, [r4, #0]
 8002766:	f010 ffa5 	bl	80136b4 <xQueueSemaphoreTake>
 800276a:	4603      	mov	r3, r0
				printf("sem wait 1c\n");
 800276c:	4648      	mov	r0, r9
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 800276e:	2b01      	cmp	r3, #1
 8002770:	d1f5      	bne.n	800275e <StarLPTask+0x656>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002772:	2300      	movs	r3, #0
 8002774:	6820      	ldr	r0, [r4, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	4619      	mov	r1, r3
 800277a:	f010 fd15 	bl	80131a8 <xQueueGenericSend>
 800277e:	2801      	cmp	r0, #1
 8002780:	d002      	beq.n	8002788 <StarLPTask+0x680>
				printf("semaphore 1c release failed\n");
 8002782:	4873      	ldr	r0, [pc, #460]	; (8002950 <StarLPTask+0x848>)
 8002784:	f01f fff2 	bl	802276c <puts>
			lcd_trigplot();		// update lcd trigger and noise plots
 8002788:	f7ff f872 	bl	8001870 <lcd_trigplot>
 800278c:	e62b      	b.n	80023e6 <StarLPTask+0x2de>
				statuspkt.jabcnt++;
 800278e:	f8b8 2086 	ldrh.w	r2, [r8, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 8002792:	2101      	movs	r1, #1
 8002794:	486f      	ldr	r0, [pc, #444]	; (8002954 <StarLPTask+0x84c>)
				statuspkt.jabcnt++;
 8002796:	440a      	add	r2, r1
				jabbertimeout = 1;		// 100mS seconds pause
 8002798:	6001      	str	r1, [r0, #0]
				statuspkt.jabcnt++;
 800279a:	b292      	uxth	r2, r2
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 800279c:	486e      	ldr	r0, [pc, #440]	; (8002958 <StarLPTask+0x850>)
				statuspkt.jabcnt++;
 800279e:	f8a8 2086 	strh.w	r2, [r8, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80027a2:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 80027a6:	1ac9      	subs	r1, r1, r3
 80027a8:	f01f ff44 	bl	8022634 <iprintf>
				if (agc) {
 80027ac:	4b6b      	ldr	r3, [pc, #428]	; (800295c <StarLPTask+0x854>)
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d173      	bne.n	800289c <StarLPTask+0x794>
				jabtrigcnt = statuspkt.trigcount;
 80027b4:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80027b8:	4a69      	ldr	r2, [pc, #420]	; (8002960 <StarLPTask+0x858>)
 80027ba:	6013      	str	r3, [r2, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 80027bc:	4b69      	ldr	r3, [pc, #420]	; (8002964 <StarLPTask+0x85c>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b69      	ldr	r3, [pc, #420]	; (8002968 <StarLPTask+0x860>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	1ad3      	subs	r3, r2, r3
				if (n > 5) {				// too many triggers in 100mS
 80027c6:	2b05      	cmp	r3, #5
 80027c8:	dd32      	ble.n	8002830 <StarLPTask+0x728>
					if (trigthresh < 4095)
 80027ca:	4850      	ldr	r0, [pc, #320]	; (800290c <StarLPTask+0x804>)
 80027cc:	f640 71fe 	movw	r1, #4094	; 0xffe
 80027d0:	8803      	ldrh	r3, [r0, #0]
 80027d2:	428b      	cmp	r3, r1
 80027d4:	d801      	bhi.n	80027da <StarLPTask+0x6d2>
						trigthresh++;
 80027d6:	3301      	adds	r3, #1
 80027d8:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 80027da:	2300      	movs	r3, #0
 80027dc:	9307      	str	r3, [sp, #28]
 80027de:	4b62      	ldr	r3, [pc, #392]	; (8002968 <StarLPTask+0x860>)
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	e5e3      	b.n	80023ac <StarLPTask+0x2a4>
			gainchanged = 0;
 80027e4:	9007      	str	r0, [sp, #28]
 80027e6:	e621      	b.n	800242c <StarLPTask+0x324>
				printf("GPS serial comms problem?\n");
 80027e8:	4860      	ldr	r0, [pc, #384]	; (800296c <StarLPTask+0x864>)
 80027ea:	f01f ffbf 	bl	802276c <puts>
 80027ee:	e626      	b.n	800243e <StarLPTask+0x336>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 80027f0:	2008      	movs	r0, #8
 80027f2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80027f6:	4a5e      	ldr	r2, [pc, #376]	; (8002970 <StarLPTask+0x868>)
 80027f8:	2100      	movs	r1, #0
 80027fa:	9000      	str	r0, [sp, #0]
 80027fc:	485d      	ldr	r0, [pc, #372]	; (8002974 <StarLPTask+0x86c>)
 80027fe:	f004 fd2b 	bl	8007258 <HAL_DAC_Start_DMA>
 8002802:	e695      	b.n	8002530 <StarLPTask+0x428>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");
 8002804:	f8df c190 	ldr.w	ip, [pc, #400]	; 8002998 <StarLPTask+0x890>
 8002808:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8002948 <StarLPTask+0x840>
 800280c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002810:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8002814:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002818:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800281c:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002820:	f8ce 0000 	str.w	r0, [lr]
 8002824:	f8ae 1004 	strh.w	r1, [lr, #4]
 8002828:	e789      	b.n	800273e <StarLPTask+0x636>
				HAL_GPIO_WritePin(GPIOD, LED_D2_Pin, GPIO_PIN_RESET);
 800282a:	f007 f937 	bl	8009a9c <HAL_GPIO_WritePin>
 800282e:	e72a      	b.n	8002686 <StarLPTask+0x57e>
				if (n == 0) {		// no triggers in last 100mS
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1d2      	bne.n	80027da <StarLPTask+0x6d2>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8002834:	4935      	ldr	r1, [pc, #212]	; (800290c <StarLPTask+0x804>)
 8002836:	880b      	ldrh	r3, [r1, #0]
 8002838:	2b03      	cmp	r3, #3
 800283a:	d9ce      	bls.n	80027da <StarLPTask+0x6d2>
						trigthresh--;
 800283c:	3b01      	subs	r3, #1
 800283e:	800b      	strh	r3, [r1, #0]
 8002840:	e7cb      	b.n	80027da <StarLPTask+0x6d2>
				if (getpressure115() != HAL_OK) {
 8002842:	f001 fe41 	bl	80044c8 <getpressure115>
 8002846:	2800      	cmp	r0, #0
 8002848:	f43f ae04 	beq.w	8002454 <StarLPTask+0x34c>
					printf("MPL115A2 error\n\r");
 800284c:	484a      	ldr	r0, [pc, #296]	; (8002978 <StarLPTask+0x870>)
 800284e:	f01f fef1 	bl	8022634 <iprintf>
 8002852:	e5ff      	b.n	8002454 <StarLPTask+0x34c>
				lcd_showvars();
 8002854:	f7fe fe82 	bl	800155c <lcd_showvars>
 8002858:	e5b9      	b.n	80023ce <StarLPTask+0x2c6>
					gainchanged = bumppga(-1);
 800285a:	f04f 30ff 	mov.w	r0, #4294967295
 800285e:	f001 fdb1 	bl	80043c4 <bumppga>
 8002862:	b203      	sxth	r3, r0
 8002864:	9307      	str	r3, [sp, #28]
				prevtrigs = trigs;
 8002866:	f8da 3000 	ldr.w	r3, [sl]
 800286a:	4a44      	ldr	r2, [pc, #272]	; (800297c <StarLPTask+0x874>)
 800286c:	6013      	str	r3, [r2, #0]
				if (gainchanged > 0) {	// increased gain
 800286e:	9b07      	ldr	r3, [sp, #28]
 8002870:	2b00      	cmp	r3, #0
 8002872:	f77f addb 	ble.w	800242c <StarLPTask+0x324>
					if (trigthresh < (4095 - 10))
 8002876:	4925      	ldr	r1, [pc, #148]	; (800290c <StarLPTask+0x804>)
 8002878:	f640 72f4 	movw	r2, #4084	; 0xff4
 800287c:	880b      	ldrh	r3, [r1, #0]
 800287e:	4293      	cmp	r3, r2
 8002880:	f63f add4 	bhi.w	800242c <StarLPTask+0x324>
						trigthresh += 5;
 8002884:	3305      	adds	r3, #5
 8002886:	800b      	strh	r3, [r1, #0]
 8002888:	e5d0      	b.n	800242c <StarLPTask+0x324>
				if (getpressure3115() != HAL_OK) {
 800288a:	f001 ffb5 	bl	80047f8 <getpressure3115>
 800288e:	2800      	cmp	r0, #0
 8002890:	f43f ade0 	beq.w	8002454 <StarLPTask+0x34c>
					printf("MPL3115A2 error\n\r");
 8002894:	483a      	ldr	r0, [pc, #232]	; (8002980 <StarLPTask+0x878>)
 8002896:	f01f fecd 	bl	8022634 <iprintf>
 800289a:	e5db      	b.n	8002454 <StarLPTask+0x34c>
					gainchanged = bumppga(-1);	// decrease gain
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	f001 fd90 	bl	80043c4 <bumppga>
				jabtrigcnt = statuspkt.trigcount;
 80028a4:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
					gainchanged = bumppga(-1);	// decrease gain
 80028a8:	b202      	sxth	r2, r0
 80028aa:	9207      	str	r2, [sp, #28]
				jabtrigcnt = statuspkt.trigcount;
 80028ac:	4a2c      	ldr	r2, [pc, #176]	; (8002960 <StarLPTask+0x858>)
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	e578      	b.n	80023a4 <StarLPTask+0x29c>
				timeinfo = *localtime(&localepochtime);
 80028b2:	4834      	ldr	r0, [pc, #208]	; (8002984 <StarLPTask+0x87c>)
 80028b4:	f01e fdf2 	bl	802149c <localtime>
 80028b8:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 800299c <StarLPTask+0x894>
 80028bc:	4684      	mov	ip, r0
 80028be:	46ce      	mov	lr, r9
 80028c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80028c4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80028c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80028cc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
				lastsec = onesectimer;
 80028d0:	4a2d      	ldr	r2, [pc, #180]	; (8002988 <StarLPTask+0x880>)
				timeinfo = *localtime(&localepochtime);
 80028d2:	f8dc 3000 	ldr.w	r3, [ip]
				lastsec = onesectimer;
 80028d6:	8017      	strh	r7, [r2, #0]
				timeinfo = *localtime(&localepochtime);
 80028d8:	f8ce 3000 	str.w	r3, [lr]
				lcd_time();
 80028dc:	f7fe fdd0 	bl	8001480 <lcd_time>
				if (timeinfo.tm_yday != lastday) {
 80028e0:	4b2a      	ldr	r3, [pc, #168]	; (800298c <StarLPTask+0x884>)
 80028e2:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f43f ad70 	beq.w	80023ce <StarLPTask+0x2c6>
					lcd_date();
 80028ee:	f7fe fe19 	bl	8001524 <lcd_date>
 80028f2:	e56c      	b.n	80023ce <StarLPTask+0x2c6>
 80028f4:	2001ba58 	.word	0x2001ba58
 80028f8:	08027348 	.word	0x08027348
 80028fc:	20000266 	.word	0x20000266
 8002900:	40020c00 	.word	0x40020c00
 8002904:	08027380 	.word	0x08027380
 8002908:	20000054 	.word	0x20000054
 800290c:	20000002 	.word	0x20000002
 8002910:	2001bae4 	.word	0x2001bae4
 8002914:	2001bae8 	.word	0x2001bae8
 8002918:	08027388 	.word	0x08027388
 800291c:	20000230 	.word	0x20000230
 8002920:	2001baf0 	.word	0x2001baf0
 8002924:	2001baec 	.word	0x2001baec
 8002928:	20000074 	.word	0x20000074
 800292c:	20000738 	.word	0x20000738
 8002930:	200006e4 	.word	0x200006e4
 8002934:	20000128 	.word	0x20000128
 8002938:	2000023c 	.word	0x2000023c
 800293c:	08027390 	.word	0x08027390
 8002940:	20001cb5 	.word	0x20001cb5
 8002944:	08027438 	.word	0x08027438
 8002948:	20000014 	.word	0x20000014
 800294c:	08027488 	.word	0x08027488
 8002950:	080274b0 	.word	0x080274b0
 8002954:	200006ec 	.word	0x200006ec
 8002958:	08027364 	.word	0x08027364
 800295c:	20000010 	.word	0x20000010
 8002960:	20001c3c 	.word	0x20001c3c
 8002964:	2000073c 	.word	0x2000073c
 8002968:	20001c44 	.word	0x20001c44
 800296c:	080274cc 	.word	0x080274cc
 8002970:	08027880 	.word	0x08027880
 8002974:	2001b514 	.word	0x2001b514
 8002978:	080274e8 	.word	0x080274e8
 800297c:	20001c50 	.word	0x20001c50
 8002980:	080274fc 	.word	0x080274fc
 8002984:	2001aeb0 	.word	0x2001aeb0
 8002988:	20000008 	.word	0x20000008
 800298c:	20001598 	.word	0x20001598
 8002990:	08027374 	.word	0x08027374
 8002994:	080274a4 	.word	0x080274a4
 8002998:	08027460 	.word	0x08027460
 800299c:	2001ae60 	.word	0x2001ae60
						gainchanged = bumppga(1);
 80029a0:	2001      	movs	r0, #1
 80029a2:	f001 fd0f 	bl	80043c4 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 80029a6:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <StarLPTask+0x8b0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b0a      	cmp	r3, #10
 80029ac:	f63f af55 	bhi.w	800285a <StarLPTask+0x752>
						gainchanged = bumppga(1);
 80029b0:	b203      	sxth	r3, r0
 80029b2:	9307      	str	r3, [sp, #28]
 80029b4:	e757      	b.n	8002866 <StarLPTask+0x75e>
 80029b6:	bf00      	nop
 80029b8:	20001c60 	.word	0x20001c60

080029bc <_write>:
	if (file == 1) {
 80029bc:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 80029be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029c0:	460c      	mov	r4, r1
 80029c2:	4617      	mov	r7, r2
	if (file == 1) {
 80029c4:	d00e      	beq.n	80029e4 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80029c6:	2a00      	cmp	r2, #0
 80029c8:	dd0a      	ble.n	80029e0 <_write+0x24>
 80029ca:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 80029cc:	4d0b      	ldr	r5, [pc, #44]	; (80029fc <_write+0x40>)
 80029ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029d2:	230a      	movs	r3, #10
 80029d4:	2201      	movs	r2, #1
 80029d6:	4628      	mov	r0, r5
 80029d8:	f00d fe6e 	bl	80106b8 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80029dc:	42a6      	cmp	r6, r4
 80029de:	d1f6      	bne.n	80029ce <_write+0x12>
}
 80029e0:	4638      	mov	r0, r7
 80029e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80029e4:	2a00      	cmp	r2, #0
 80029e6:	ddfb      	ble.n	80029e0 <_write+0x24>
 80029e8:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 80029ea:	f814 0b01 	ldrb.w	r0, [r4], #1
 80029ee:	f001 f8f7 	bl	8003be0 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80029f2:	42ac      	cmp	r4, r5
 80029f4:	d1f9      	bne.n	80029ea <_write+0x2e>
}
 80029f6:	4638      	mov	r0, r7
 80029f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029fa:	bf00      	nop
 80029fc:	2001b400 	.word	0x2001b400

08002a00 <rebootme>:
void rebootme() {
 8002a00:	b508      	push	{r3, lr}
		osDelay(2000);
 8002a02:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a06:	f010 f8b5 	bl	8012b74 <osDelay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a0a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a0e:	4905      	ldr	r1, [pc, #20]	; (8002a24 <rebootme+0x24>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <rebootme+0x28>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a12:	68ca      	ldr	r2, [r1, #12]
 8002a14:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60cb      	str	r3, [r1, #12]
 8002a1c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a20:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002a22:	e7fd      	b.n	8002a20 <rebootme+0x20>
 8002a24:	e000ed00 	.word	0xe000ed00
 8002a28:	05fa0004 	.word	0x05fa0004

08002a2c <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8002a2c:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8002a30:	074a      	lsls	r2, r1, #29
 8002a32:	d502      	bpl.n	8002a3a <netif_link_callbk_fn+0xe>
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8002a34:	4808      	ldr	r0, [pc, #32]	; (8002a58 <netif_link_callbk_fn+0x2c>)
 8002a36:	f01f bdfd 	b.w	8022634 <iprintf>
void netif_link_callbk_fn(struct netif *netif) {
 8002a3a:	b510      	push	{r4, lr}
 8002a3c:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8002a3e:	4807      	ldr	r0, [pc, #28]	; (8002a5c <netif_link_callbk_fn+0x30>)
 8002a40:	f01f fdf8 	bl	8022634 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8002a44:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002a48:	075b      	lsls	r3, r3, #29
 8002a4a:	d500      	bpl.n	8002a4e <netif_link_callbk_fn+0x22>
}
 8002a4c:	bd10      	pop	{r4, pc}
			printf("LAN interface appears disconnected, rebooting...\n");
 8002a4e:	4804      	ldr	r0, [pc, #16]	; (8002a60 <netif_link_callbk_fn+0x34>)
 8002a50:	f01f fe8c 	bl	802276c <puts>
			rebootme();
 8002a54:	f7ff ffd4 	bl	8002a00 <rebootme>
 8002a58:	0802758c 	.word	0x0802758c
 8002a5c:	080275ac 	.word	0x080275ac
 8002a60:	080275cc 	.word	0x080275cc

08002a64 <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8002a64:	2100      	movs	r1, #0
 8002a66:	f004 bc93 	b.w	8007390 <HAL_DAC_Stop_DMA>
 8002a6a:	bf00      	nop

08002a6c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8002a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) {
 8002a6e:	6803      	ldr	r3, [r0, #0]
 8002a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a74:	d003      	beq.n	8002a7e <HAL_TIM_IC_CaptureCallback+0x12>
	} else if (htim->Instance == TIM4) {
 8002a76:	4a1b      	ldr	r2, [pc, #108]	; (8002ae4 <HAL_TIM_IC_CaptureCallback+0x78>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d02d      	beq.n	8002ad8 <HAL_TIM_IC_CaptureCallback+0x6c>
}
 8002a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002a7e:	4c1a      	ldr	r4, [pc, #104]	; (8002ae8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8002a80:	4b1a      	ldr	r3, [pc, #104]	; (8002aec <HAL_TIM_IC_CaptureCallback+0x80>)
 8002a82:	7ba1      	ldrb	r1, [r4, #14]
		if (!(ledsenabled)) {
 8002a84:	4a1a      	ldr	r2, [pc, #104]	; (8002af0 <HAL_TIM_IC_CaptureCallback+0x84>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002a86:	3101      	adds	r1, #1
 8002a88:	481a      	ldr	r0, [pc, #104]	; (8002af4 <HAL_TIM_IC_CaptureCallback+0x88>)
		if (!(ledsenabled)) {
 8002a8a:	8812      	ldrh	r2, [r2, #0]
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002a8c:	fba3 5301 	umull	r5, r3, r3, r1
 8002a90:	095b      	lsrs	r3, r3, #5
 8002a92:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8002a96:	eba1 0383 	sub.w	r3, r1, r3, lsl #2
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002a9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002a9e:	7003      	strb	r3, [r0, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002aa0:	4815      	ldr	r0, [pc, #84]	; (8002af8 <HAL_TIM_IC_CaptureCallback+0x8c>)
		if (!(ledsenabled)) {
 8002aa2:	b1b2      	cbz	r2, 8002ad2 <HAL_TIM_IC_CaptureCallback+0x66>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8002aa4:	f007 f814 	bl	8009ad0 <HAL_GPIO_TogglePin>
		diff = lastcap;
 8002aa8:	4d14      	ldr	r5, [pc, #80]	; (8002afc <HAL_TIM_IC_CaptureCallback+0x90>)
	uint32_t sum = 0;
 8002aaa:	2100      	movs	r1, #0
		diff = lastcap;
 8002aac:	4e14      	ldr	r6, [pc, #80]	; (8002b00 <HAL_TIM_IC_CaptureCallback+0x94>)
 8002aae:	462b      	mov	r3, r5
 8002ab0:	f105 003c 	add.w	r0, r5, #60	; 0x3c
 8002ab4:	6837      	ldr	r7, [r6, #0]
		data[i] = data[i + 1];		// old data is low index
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8002abc:	4298      	cmp	r0, r3
		sum += data[i];
 8002abe:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 8002ac0:	d1f9      	bne.n	8002ab6 <HAL_TIM_IC_CaptureCallback+0x4a>
	sum += new;
 8002ac2:	4439      	add	r1, r7
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <HAL_TIM_IC_CaptureCallback+0x98>)
	data[15] = new;		// new data at the end
 8002ac6:	63ef      	str	r7, [r5, #60]	; 0x3c
	return (sum >> 4);
 8002ac8:	0909      	lsrs	r1, r1, #4
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002aca:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 8002acc:	65a1      	str	r1, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002ace:	6033      	str	r3, [r6, #0]
}
 8002ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002ad2:	f006 ffe3 	bl	8009a9c <HAL_GPIO_WritePin>
 8002ad6:	e7e7      	b.n	8002aa8 <HAL_TIM_IC_CaptureCallback+0x3c>
		printf("Timer4 callback\n");
 8002ad8:	480b      	ldr	r0, [pc, #44]	; (8002b08 <HAL_TIM_IC_CaptureCallback+0x9c>)
}
 8002ada:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("Timer4 callback\n");
 8002ade:	f01f be45 	b.w	802276c <puts>
 8002ae2:	bf00      	nop
 8002ae4:	40000800 	.word	0x40000800
 8002ae8:	2001ad9c 	.word	0x2001ad9c
 8002aec:	88888889 	.word	0x88888889
 8002af0:	20000266 	.word	0x20000266
 8002af4:	20000740 	.word	0x20000740
 8002af8:	40020c00 	.word	0x40020c00
 8002afc:	20001bfc 	.word	0x20001bfc
 8002b00:	20001c40 	.word	0x20001c40
 8002b04:	2001ae48 	.word	0x2001ae48
 8002b08:	08027600 	.word	0x08027600

08002b0c <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE BEGIN Callback 0 */
	static int counter = 0;

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8002b0c:	4a25      	ldr	r2, [pc, #148]	; (8002ba4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002b0e:	6803      	ldr	r3, [r0, #0]
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d029      	beq.n	8002b68 <HAL_TIM_PeriodElapsedCallback+0x5c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8002b14:	4a24      	ldr	r2, [pc, #144]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d02d      	beq.n	8002b76 <HAL_TIM_PeriodElapsedCallback+0x6a>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8002b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b1e:	d02c      	beq.n	8002b7a <HAL_TIM_PeriodElapsedCallback+0x6e>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8002b20:	4a22      	ldr	r2, [pc, #136]	; (8002bac <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d030      	beq.n	8002b88 <HAL_TIM_PeriodElapsedCallback+0x7c>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 8002b26:	4a22      	ldr	r2, [pc, #136]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d005      	beq.n	8002b38 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		return;
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8002b2c:	4a21      	ldr	r2, [pc, #132]	; (8002bb4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01f      	beq.n	8002b72 <HAL_TIM_PeriodElapsedCallback+0x66>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8002b32:	4821      	ldr	r0, [pc, #132]	; (8002bb8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002b34:	f01f be1a 	b.w	802276c <puts>
{
 8002b38:	b510      	push	{r4, lr}
		t1sec++;
 8002b3a:	4920      	ldr	r1, [pc, #128]	; (8002bbc <HAL_TIM_PeriodElapsedCallback+0xb0>)
		statuspkt.sysuptime++;
 8002b3c:	4c20      	ldr	r4, [pc, #128]	; (8002bc0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		t1sec++;
 8002b3e:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8002b40:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8002b42:	4820      	ldr	r0, [pc, #128]	; (8002bc4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		t1sec++;
 8002b44:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 8002b46:	3301      	adds	r3, #1
		if (netup)
 8002b48:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8002b4a:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8002b4c:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8002b4e:	b110      	cbz	r0, 8002b56 <HAL_TIM_PeriodElapsedCallback+0x4a>
			statuspkt.netuptime++;
 8002b50:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8002b52:	3301      	adds	r3, #1
 8002b54:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 8002b56:	4b1c      	ldr	r3, [pc, #112]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	b9c3      	cbnz	r3, 8002b8e <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8002b5c:	4a1b      	ldr	r2, [pc, #108]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0xc0>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8002b5e:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8002b60:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8002b62:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
  /* USER CODE END Callback 1 */
}
 8002b66:	bd10      	pop	{r4, pc}
		rtos_debug_timer++;
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002b6a:	6813      	ldr	r3, [r2, #0]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	6013      	str	r3, [r2, #0]
		return;
 8002b70:	4770      	bx	lr
    HAL_IncTick();
 8002b72:	f003 bdb5 	b.w	80066e0 <HAL_IncTick>
		ADC_Conv_complete();			// It is a one-shot
 8002b76:	f7fd be81 	b.w	800087c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8002b7a:	4a11      	ldr	r2, [pc, #68]	; (8002bc0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002b7c:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002b7e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002b80:	6819      	ldr	r1, [r3, #0]
 8002b82:	4815      	ldr	r0, [pc, #84]	; (8002bd8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002b84:	f01f bd56 	b.w	8022634 <iprintf>
		printf("T3 PeriodElapsedCallback\n");
 8002b88:	4814      	ldr	r0, [pc, #80]	; (8002bdc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002b8a:	f01f bdef 	b.w	802276c <puts>
			statuspkt.gpsuptime++;
 8002b8e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002b90:	3301      	adds	r3, #1
 8002b92:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8002b94:	f001 f842 	bl	8003c1c <calcepoch32>
				epochvalid = 1;
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002b9a:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8002b9c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8002ba0:	701a      	strb	r2, [r3, #0]
}
 8002ba2:	bd10      	pop	{r4, pc}
 8002ba4:	40002000 	.word	0x40002000
 8002ba8:	40000c00 	.word	0x40000c00
 8002bac:	40000400 	.word	0x40000400
 8002bb0:	40001000 	.word	0x40001000
 8002bb4:	40001800 	.word	0x40001800
 8002bb8:	08027650 	.word	0x08027650
 8002bbc:	20001c58 	.word	0x20001c58
 8002bc0:	2001ad9c 	.word	0x2001ad9c
 8002bc4:	2000073a 	.word	0x2000073a
 8002bc8:	20001cb5 	.word	0x20001cb5
 8002bcc:	20001cb4 	.word	0x20001cb4
 8002bd0:	20001c54 	.word	0x20001c54
 8002bd4:	2001ae48 	.word	0x2001ae48
 8002bd8:	08027610 	.word	0x08027610
 8002bdc:	08027634 	.word	0x08027634

08002be0 <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8002be0:	4c02      	ldr	r4, [pc, #8]	; (8002bec <Error_Handler+0xc>)
{
 8002be2:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 8002be4:	4620      	mov	r0, r4
 8002be6:	f01f fdc1 	bl	802276c <puts>
	while (1) {
 8002bea:	e7fb      	b.n	8002be4 <Error_Handler+0x4>
 8002bec:	08027678 	.word	0x08027678

08002bf0 <SystemClock_Config>:
{
 8002bf0:	b570      	push	{r4, r5, r6, lr}
 8002bf2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bf4:	2234      	movs	r2, #52	; 0x34
 8002bf6:	2100      	movs	r1, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002bf8:	2509      	movs	r5, #9
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bfa:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bfc:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bfe:	f01e fda7 	bl	8021750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c02:	2300      	movs	r3, #0
 8002c04:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002c08:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002c0c:	9306      	str	r3, [sp, #24]
  HAL_PWR_EnableBkUpAccess();
 8002c0e:	f008 f9d7 	bl	800afc0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c12:	4a20      	ldr	r2, [pc, #128]	; (8002c94 <SystemClock_Config+0xa4>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c14:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c18:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002c1a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002c1e:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c20:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c24:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c26:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002c2a:	9200      	str	r2, [sp, #0]
 8002c2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002c34:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002c36:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c38:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002c3a:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c3c:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c44:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002c46:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c48:	2104      	movs	r1, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c4a:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002c4c:	22d8      	movs	r2, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c4e:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002c50:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c52:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c54:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002c56:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002c58:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002c5a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c5c:	e9cd 510e 	strd	r5, r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c60:	f008 f9f2 	bl	800b048 <HAL_RCC_OscConfig>
 8002c64:	b9a0      	cbnz	r0, 8002c90 <SystemClock_Config+0xa0>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002c66:	f008 f9b3 	bl	800afd0 <HAL_PWREx_EnableOverDrive>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	b980      	cbnz	r0, 8002c90 <SystemClock_Config+0xa0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c6e:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c70:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002c78:	a802      	add	r0, sp, #8
 8002c7a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c7c:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c7e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c80:	9602      	str	r6, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c82:	e9cd 5205 	strd	r5, r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002c86:	f008 fcbf 	bl	800b608 <HAL_RCC_ClockConfig>
 8002c8a:	b908      	cbnz	r0, 8002c90 <SystemClock_Config+0xa0>
}
 8002c8c:	b014      	add	sp, #80	; 0x50
 8002c8e:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002c90:	f7ff ffa6 	bl	8002be0 <Error_Handler>
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40007000 	.word	0x40007000

08002c9c <PeriphCommonClock_Config>:
{
 8002c9c:	b530      	push	{r4, r5, lr}
 8002c9e:	b0a5      	sub	sp, #148	; 0x94
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ca0:	228c      	movs	r2, #140	; 0x8c
 8002ca2:	2100      	movs	r1, #0
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002ca4:	25c0      	movs	r5, #192	; 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ca6:	a801      	add	r0, sp, #4
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002ca8:	2403      	movs	r4, #3
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002caa:	f01e fd51 	bl	8021750 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002cae:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002cb2:	2302      	movs	r3, #2
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002cb4:	2101      	movs	r1, #1
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002cb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002cba:	9000      	str	r0, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cbc:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002cbe:	9505      	str	r5, [sp, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002cc0:	9408      	str	r4, [sp, #32]
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002cc2:	910a      	str	r1, [sp, #40]	; 0x28
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002cc4:	921f      	str	r2, [sp, #124]	; 0x7c
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002cc6:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cca:	f008 fe05 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 8002cce:	b908      	cbnz	r0, 8002cd4 <PeriphCommonClock_Config+0x38>
}
 8002cd0:	b025      	add	sp, #148	; 0x94
 8002cd2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002cd4:	f7ff ff84 	bl	8002be0 <Error_Handler>

08002cd8 <main>:
{
 8002cd8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002cdc:	b0dd      	sub	sp, #372	; 0x174
 8002cde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ce2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002ce6:	4bc2      	ldr	r3, [pc, #776]	; (8002ff0 <main+0x318>)
 8002ce8:	2400      	movs	r4, #0
 8002cea:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002cee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002cf2:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002cfc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002cfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002d02:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d06:	4dbb      	ldr	r5, [pc, #748]	; (8002ff4 <main+0x31c>)
  HAL_Init();
 8002d08:	f003 fcd8 	bl	80066bc <HAL_Init>
  SystemClock_Config();
 8002d0c:	f7ff ff70 	bl	8002bf0 <SystemClock_Config>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d10:	2601      	movs	r6, #1
  PeriphCommonClock_Config();
 8002d12:	f7ff ffc3 	bl	8002c9c <PeriphCommonClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d16:	9459      	str	r4, [sp, #356]	; 0x164
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8002d18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d1c:	4622      	mov	r2, r4
 8002d1e:	48b6      	ldr	r0, [pc, #728]	; (8002ff8 <main+0x320>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d20:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Pin = probe1_Pin;
 8002d24:	468a      	mov	sl, r1
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d26:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d28:	f44f 1b88 	mov.w	fp, #1114112	; 0x110000
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002d2c:	f04f 0880 	mov.w	r8, #128	; 0x80
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d30:	e9cd 4455 	strd	r4, r4, [sp, #340]	; 0x154
 8002d34:	e9cd 4457 	strd	r4, r4, [sp, #348]	; 0x15c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d38:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d3a:	f043 0310 	orr.w	r3, r3, #16
 8002d3e:	632b      	str	r3, [r5, #48]	; 0x30
 8002d40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d42:	f003 0310 	and.w	r3, r3, #16
 8002d46:	9303      	str	r3, [sp, #12]
 8002d48:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d4c:	f043 0304 	orr.w	r3, r3, #4
 8002d50:	632b      	str	r3, [r5, #48]	; 0x30
 8002d52:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	9304      	str	r3, [sp, #16]
 8002d5a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d5e:	f043 0320 	orr.w	r3, r3, #32
 8002d62:	632b      	str	r3, [r5, #48]	; 0x30
 8002d64:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	9305      	str	r3, [sp, #20]
 8002d6c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d6e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d74:	632b      	str	r3, [r5, #48]	; 0x30
 8002d76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d7c:	9306      	str	r3, [sp, #24]
 8002d7e:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d80:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	632b      	str	r3, [r5, #48]	; 0x30
 8002d88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	9307      	str	r3, [sp, #28]
 8002d90:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d94:	f043 0302 	orr.w	r3, r3, #2
 8002d98:	632b      	str	r3, [r5, #48]	; 0x30
 8002d9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	9308      	str	r3, [sp, #32]
 8002da2:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002da4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002daa:	632b      	str	r3, [r5, #48]	; 0x30
 8002dac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db2:	9309      	str	r3, [sp, #36]	; 0x24
 8002db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002db6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002db8:	f043 0308 	orr.w	r3, r3, #8
 8002dbc:	632b      	str	r3, [r5, #48]	; 0x30
 8002dbe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002dc0:	f003 0308 	and.w	r3, r3, #8
 8002dc4:	930a      	str	r3, [sp, #40]	; 0x28
 8002dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8002dc8:	f006 fe68 	bl	8009a9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002dcc:	4622      	mov	r2, r4
 8002dce:	f644 0181 	movw	r1, #18561	; 0x4881
 8002dd2:	488a      	ldr	r0, [pc, #552]	; (8002ffc <main+0x324>)
 8002dd4:	f006 fe62 	bl	8009a9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15
 8002dd8:	4622      	mov	r2, r4
 8002dda:	f24d 4101 	movw	r1, #54273	; 0xd401
 8002dde:	4888      	ldr	r0, [pc, #544]	; (8003000 <main+0x328>)
 8002de0:	f006 fe5c 	bl	8009a9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8002de4:	4632      	mov	r2, r6
 8002de6:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002dea:	4886      	ldr	r0, [pc, #536]	; (8003004 <main+0x32c>)
 8002dec:	f006 fe56 	bl	8009a9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002df0:	4622      	mov	r2, r4
 8002df2:	2144      	movs	r1, #68	; 0x44
 8002df4:	4884      	ldr	r0, [pc, #528]	; (8003008 <main+0x330>)
 8002df6:	f006 fe51 	bl	8009a9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8002dfa:	4622      	mov	r2, r4
 8002dfc:	4649      	mov	r1, r9
 8002dfe:	4881      	ldr	r0, [pc, #516]	; (8003004 <main+0x32c>)
 8002e00:	f006 fe4c 	bl	8009a9c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8002e04:	f642 138a 	movw	r3, #10634	; 0x298a
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e08:	a955      	add	r1, sp, #340	; 0x154
 8002e0a:	487d      	ldr	r0, [pc, #500]	; (8003000 <main+0x328>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8002e0c:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e10:	9756      	str	r7, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e12:	f006 fb95 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002e16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002e1a:	a955      	add	r1, sp, #340	; 0x154
 8002e1c:	487b      	ldr	r0, [pc, #492]	; (800300c <main+0x334>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002e1e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e20:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e22:	f8cd b158 	str.w	fp, [sp, #344]	; 0x158
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002e26:	f006 fb8b 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002e2a:	f643 433c 	movw	r3, #15420	; 0x3c3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e2e:	a955      	add	r1, sp, #340	; 0x154
 8002e30:	4871      	ldr	r0, [pc, #452]	; (8002ff8 <main+0x320>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002e32:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e34:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e38:	f006 fb82 	bl	8009540 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8002e3c:	a955      	add	r1, sp, #340	; 0x154
 8002e3e:	486e      	ldr	r0, [pc, #440]	; (8002ff8 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e40:	e9cd a655 	strd	sl, r6, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e44:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8002e48:	f006 fb7a 	bl	8009540 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4c:	a955      	add	r1, sp, #340	; 0x154
 8002e4e:	486f      	ldr	r0, [pc, #444]	; (800300c <main+0x334>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e50:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e52:	e9cd 6455 	strd	r6, r4, [sp, #340]	; 0x154
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e56:	f006 fb73 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e5a:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5c:	a955      	add	r1, sp, #340	; 0x154
 8002e5e:	486c      	ldr	r0, [pc, #432]	; (8003010 <main+0x338>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e60:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e66:	f006 fb6b 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8002e6a:	f644 0381 	movw	r3, #18561	; 0x4881
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e6e:	a955      	add	r1, sp, #340	; 0x154
 8002e70:	4862      	ldr	r0, [pc, #392]	; (8002ffc <main+0x324>)
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8002e72:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e74:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e76:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7a:	f006 fb61 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002e7e:	2322      	movs	r3, #34	; 0x22
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e80:	a955      	add	r1, sp, #340	; 0x154
 8002e82:	485e      	ldr	r0, [pc, #376]	; (8002ffc <main+0x324>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002e84:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e8a:	f006 fb59 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8002e8e:	f24d 533b 	movw	r3, #54587	; 0xd53b
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e92:	a955      	add	r1, sp, #340	; 0x154
 8002e94:	485c      	ldr	r0, [pc, #368]	; (8003008 <main+0x330>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8002e96:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e9c:	f006 fb50 	bl	8009540 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ea0:	a955      	add	r1, sp, #340	; 0x154
 8002ea2:	4857      	ldr	r0, [pc, #348]	; (8003000 <main+0x328>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ea4:	f8cd a154 	str.w	sl, [sp, #340]	; 0x154
  GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8002ea8:	f04f 0a0c 	mov.w	sl, #12
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	e9cd b456 	strd	fp, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002eb0:	f006 fb46 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15
 8002eb4:	f24d 4301 	movw	r3, #54273	; 0xd401
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002eb8:	a955      	add	r1, sp, #340	; 0x154
 8002eba:	4851      	ldr	r0, [pc, #324]	; (8003000 <main+0x328>)
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15
 8002ebc:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebe:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec0:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ec4:	f006 fb3c 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8002ec8:	f240 4385 	movw	r3, #1157	; 0x485
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ecc:	a955      	add	r1, sp, #340	; 0x154
 8002ece:	484d      	ldr	r0, [pc, #308]	; (8003004 <main+0x32c>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8002ed0:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed6:	f006 fb33 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8002eda:	f44f 4378 	mov.w	r3, #63488	; 0xf800
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ede:	a955      	add	r1, sp, #340	; 0x154
 8002ee0:	4848      	ldr	r0, [pc, #288]	; (8003004 <main+0x32c>)
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8002ee2:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee4:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eea:	f006 fb29 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 8002eee:	2344      	movs	r3, #68	; 0x44
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ef0:	a955      	add	r1, sp, #340	; 0x154
 8002ef2:	4845      	ldr	r0, [pc, #276]	; (8003008 <main+0x330>)
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 8002ef4:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef6:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002efc:	f006 fb20 	bl	8009540 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002f00:	a955      	add	r1, sp, #340	; 0x154
 8002f02:	4841      	ldr	r0, [pc, #260]	; (8003008 <main+0x330>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002f04:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002f0c:	f006 fb18 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f10:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f14:	a955      	add	r1, sp, #340	; 0x154
 8002f16:	483d      	ldr	r0, [pc, #244]	; (800300c <main+0x334>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f18:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f1e:	f006 fb0f 	bl	8009540 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f26:	a955      	add	r1, sp, #340	; 0x154
 8002f28:	4839      	ldr	r0, [pc, #228]	; (8003010 <main+0x338>)
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f2a:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	9758      	str	r7, [sp, #352]	; 0x160
  GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8002f2e:	f8cd a164 	str.w	sl, [sp, #356]	; 0x164
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	e9cd 9456 	strd	r9, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f36:	f006 fb03 	bl	8009540 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8002f3a:	a955      	add	r1, sp, #340	; 0x154
 8002f3c:	4831      	ldr	r0, [pc, #196]	; (8003004 <main+0x32c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f3e:	e9cd 9655 	strd	r9, r6, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f42:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8002f46:	f006 fafb 	bl	8009540 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8002f4c:	4622      	mov	r2, r4
 8002f4e:	4639      	mov	r1, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8002f54:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f56:	632b      	str	r3, [r5, #48]	; 0x30
 8002f58:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f5e:	9301      	str	r3, [sp, #4]
 8002f60:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f62:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f68:	632b      	str	r3, [r5, #48]	; 0x30
 8002f6a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  huart2.Init.BaudRate = 115200;
 8002f6c:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f74:	9302      	str	r3, [sp, #8]
 8002f76:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8002f78:	f004 f818 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002f7c:	200b      	movs	r0, #11
 8002f7e:	f004 f85f 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8002f82:	4622      	mov	r2, r4
 8002f84:	2106      	movs	r1, #6
 8002f86:	4650      	mov	r0, sl
 8002f88:	f004 f810 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002f8c:	4650      	mov	r0, sl
 8002f8e:	f004 f857 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8002f92:	4622      	mov	r2, r4
 8002f94:	2106      	movs	r1, #6
 8002f96:	2010      	movs	r0, #16
 8002f98:	f004 f808 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002f9c:	2010      	movs	r0, #16
 8002f9e:	f004 f84f 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0);
 8002fa2:	4622      	mov	r2, r4
 8002fa4:	4639      	mov	r1, r7
 8002fa6:	202f      	movs	r0, #47	; 0x2f
 8002fa8:	f004 f800 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002fac:	202f      	movs	r0, #47	; 0x2f
 8002fae:	f004 f847 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	2106      	movs	r1, #6
 8002fb6:	2039      	movs	r0, #57	; 0x39
 8002fb8:	f003 fff8 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002fbc:	2039      	movs	r0, #57	; 0x39
 8002fbe:	f004 f83f 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8002fc2:	4622      	mov	r2, r4
 8002fc4:	4649      	mov	r1, r9
 8002fc6:	203c      	movs	r0, #60	; 0x3c
 8002fc8:	f003 fff0 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002fcc:	203c      	movs	r0, #60	; 0x3c
 8002fce:	f004 f837 	bl	8007040 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8002fd2:	4810      	ldr	r0, [pc, #64]	; (8003014 <main+0x33c>)
 8002fd4:	f8df c040 	ldr.w	ip, [pc, #64]	; 8003018 <main+0x340>
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002fd8:	4623      	mov	r3, r4
 8002fda:	4622      	mov	r2, r4
 8002fdc:	4621      	mov	r1, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fde:	f8c0 a014 	str.w	sl, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fe2:	6084      	str	r4, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fe4:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe8:	e9c0 4406 	strd	r4, r4, [r0, #24]
 8002fec:	e016      	b.n	800301c <main+0x344>
 8002fee:	bf00      	nop
 8002ff0:	e000ed00 	.word	0xe000ed00
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	40021400 	.word	0x40021400
 8002ffc:	40020400 	.word	0x40020400
 8003000:	40021000 	.word	0x40021000
 8003004:	40020c00 	.word	0x40020c00
 8003008:	40021800 	.word	0x40021800
 800300c:	40020800 	.word	0x40020800
 8003010:	40020000 	.word	0x40020000
 8003014:	2001b7f8 	.word	0x2001b7f8
 8003018:	40004400 	.word	0x40004400
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800301c:	e9c0 4408 	strd	r4, r4, [r0, #32]
  huart2.Init.BaudRate = 115200;
 8003020:	e9c0 c500 	strd	ip, r5, [r0]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003024:	f00d fd6a 	bl	8010afc <HAL_RS485Ex_Init>
 8003028:	2800      	cmp	r0, #0
 800302a:	f040 8453 	bne.w	80038d4 <main+0xbfc>
  hadc1.Instance = ADC1;
 800302e:	4cb6      	ldr	r4, [pc, #728]	; (8003308 <main+0x630>)
 8003030:	4603      	mov	r3, r0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003032:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hadc1.Instance = ADC1;
 8003036:	49b5      	ldr	r1, [pc, #724]	; (800330c <main+0x634>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003038:	4ab5      	ldr	r2, [pc, #724]	; (8003310 <main+0x638>)
  ADC_MultiModeTypeDef multimode = {0};
 800303a:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800303c:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 800303e:	9345      	str	r3, [sp, #276]	; 0x114
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003040:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003042:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003044:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003046:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800304a:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800304c:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 800304e:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003050:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003054:	6163      	str	r3, [r4, #20]
  hadc1.Instance = ADC1;
 8003056:	6021      	str	r1, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003058:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800305a:	6065      	str	r5, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800305c:	9348      	str	r3, [sp, #288]	; 0x120
  ADC_MultiModeTypeDef multimode = {0};
 800305e:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
  ADC_ChannelConfTypeDef sConfig = {0};
 8003062:	e9cd 3346 	strd	r3, r3, [sp, #280]	; 0x118
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003066:	f003 fb5f 	bl	8006728 <HAL_ADC_Init>
 800306a:	2800      	cmp	r0, #0
 800306c:	f040 8432 	bne.w	80038d4 <main+0xbfc>
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8003070:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 8003074:	2217      	movs	r2, #23
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8003076:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003078:	a922      	add	r1, sp, #136	; 0x88
 800307a:	4620      	mov	r0, r4
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 800307c:	9323      	str	r3, [sp, #140]	; 0x8c
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 800307e:	9222      	str	r2, [sp, #136]	; 0x88
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003080:	f003 ff14 	bl	8006eac <HAL_ADCEx_MultiModeConfigChannel>
 8003084:	4603      	mov	r3, r0
 8003086:	2800      	cmp	r0, #0
 8003088:	f040 8424 	bne.w	80038d4 <main+0xbfc>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800308c:	4620      	mov	r0, r4
 800308e:	a945      	add	r1, sp, #276	; 0x114
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003090:	9347      	str	r3, [sp, #284]	; 0x11c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003092:	e9cd 7645 	strd	r7, r6, [sp, #276]	; 0x114
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003096:	f003 fe13 	bl	8006cc0 <HAL_ADC_ConfigChannel>
 800309a:	4603      	mov	r3, r0
 800309c:	2800      	cmp	r0, #0
 800309e:	f040 8419 	bne.w	80038d4 <main+0xbfc>
  hadc2.Instance = ADC2;
 80030a2:	4c9c      	ldr	r4, [pc, #624]	; (8003314 <main+0x63c>)
 80030a4:	4a9c      	ldr	r2, [pc, #624]	; (8003318 <main+0x640>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80030a6:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 80030a8:	9341      	str	r3, [sp, #260]	; 0x104
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80030aa:	6123      	str	r3, [r4, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80030ac:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80030b0:	60e3      	str	r3, [r4, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80030b2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80030b6:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80030b8:	9344      	str	r3, [sp, #272]	; 0x110
  hadc2.Init.ContinuousConvMode = ENABLE;
 80030ba:	61a6      	str	r6, [r4, #24]
  hadc2.Init.NbrOfConversion = 1;
 80030bc:	61e6      	str	r6, [r4, #28]
  hadc2.Instance = ADC2;
 80030be:	6022      	str	r2, [r4, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80030c0:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80030c4:	e9cd 3342 	strd	r3, r3, [sp, #264]	; 0x108
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80030c8:	f003 fb2e 	bl	8006728 <HAL_ADC_Init>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2800      	cmp	r0, #0
 80030d0:	f040 8400 	bne.w	80038d4 <main+0xbfc>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80030d4:	4620      	mov	r0, r4
 80030d6:	a941      	add	r1, sp, #260	; 0x104
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80030d8:	9343      	str	r3, [sp, #268]	; 0x10c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80030da:	e9cd 7641 	strd	r7, r6, [sp, #260]	; 0x104
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80030de:	f003 fdef 	bl	8006cc0 <HAL_ADC_ConfigChannel>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2800      	cmp	r0, #0
 80030e6:	f040 83f5 	bne.w	80038d4 <main+0xbfc>
  hadc3.Instance = ADC3;
 80030ea:	4c8c      	ldr	r4, [pc, #560]	; (800331c <main+0x644>)
 80030ec:	4a8c      	ldr	r2, [pc, #560]	; (8003320 <main+0x648>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80030ee:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80030f0:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80030f2:	6123      	str	r3, [r4, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80030f4:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80030f8:	60e3      	str	r3, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80030fa:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80030fe:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003100:	9340      	str	r3, [sp, #256]	; 0x100
  hadc3.Init.ContinuousConvMode = ENABLE;
 8003102:	61a6      	str	r6, [r4, #24]
  hadc3.Init.NbrOfConversion = 1;
 8003104:	61e6      	str	r6, [r4, #28]
  hadc3.Instance = ADC3;
 8003106:	6022      	str	r2, [r4, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003108:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800310c:	e9cd 333e 	strd	r3, r3, [sp, #248]	; 0xf8
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003110:	f003 fb0a 	bl	8006728 <HAL_ADC_Init>
 8003114:	4603      	mov	r3, r0
 8003116:	2800      	cmp	r0, #0
 8003118:	f040 83dc 	bne.w	80038d4 <main+0xbfc>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800311c:	4620      	mov	r0, r4
 800311e:	a93d      	add	r1, sp, #244	; 0xf4
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003120:	933f      	str	r3, [sp, #252]	; 0xfc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003122:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003126:	f003 fdcb 	bl	8006cc0 <HAL_ADC_ConfigChannel>
 800312a:	2800      	cmp	r0, #0
 800312c:	f040 83d2 	bne.w	80038d4 <main+0xbfc>
  hrng.Instance = RNG;
 8003130:	4b7c      	ldr	r3, [pc, #496]	; (8003324 <main+0x64c>)
 8003132:	487d      	ldr	r0, [pc, #500]	; (8003328 <main+0x650>)
 8003134:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8003136:	f009 f8b9 	bl	800c2ac <HAL_RNG_Init>
 800313a:	4603      	mov	r3, r0
 800313c:	2800      	cmp	r0, #0
 800313e:	f040 83c9 	bne.w	80038d4 <main+0xbfc>
  htim6.Instance = TIM6;
 8003142:	487a      	ldr	r0, [pc, #488]	; (800332c <main+0x654>)
  htim6.Init.Prescaler = 10800;
 8003144:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim6.Instance = TIM6;
 8003148:	4c79      	ldr	r4, [pc, #484]	; (8003330 <main+0x658>)
  htim6.Init.Period = 10000;
 800314a:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800314e:	931f      	str	r3, [sp, #124]	; 0x7c
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003150:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003152:	f8c0 8018 	str.w	r8, [r0, #24]
  htim6.Init.Period = 10000;
 8003156:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = 10800;
 8003158:	e9c0 4100 	strd	r4, r1, [r0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800315c:	e9cd 3320 	strd	r3, r3, [sp, #128]	; 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003160:	f00a fe94 	bl	800de8c <HAL_TIM_Base_Init>
 8003164:	2800      	cmp	r0, #0
 8003166:	f040 83b5 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800316a:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800316c:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800316e:	a91f      	add	r1, sp, #124	; 0x7c
 8003170:	486e      	ldr	r0, [pc, #440]	; (800332c <main+0x654>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003172:	9321      	str	r3, [sp, #132]	; 0x84
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8003174:	921f      	str	r2, [sp, #124]	; 0x7c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003176:	f00c faf1 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 800317a:	4603      	mov	r3, r0
 800317c:	2800      	cmp	r0, #0
 800317e:	f040 83a9 	bne.w	80038d4 <main+0xbfc>
  htim3.Instance = TIM3;
 8003182:	4c6c      	ldr	r4, [pc, #432]	; (8003334 <main+0x65c>)
  htim3.Init.Prescaler = 10800;
 8003184:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim3.Instance = TIM3;
 8003188:	486b      	ldr	r0, [pc, #428]	; (8003338 <main+0x660>)
  htim3.Init.Period = 10000;
 800318a:	f242 7210 	movw	r2, #10000	; 0x2710
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800318e:	2780      	movs	r7, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003190:	9339      	str	r3, [sp, #228]	; 0xe4
  htim3.Instance = TIM3;
 8003192:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003194:	4620      	mov	r0, r4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003196:	935b      	str	r3, [sp, #364]	; 0x16c
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003198:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800319a:	6123      	str	r3, [r4, #16]
  htim3.Init.Prescaler = 10800;
 800319c:	6061      	str	r1, [r4, #4]
  htim3.Init.Period = 10000;
 800319e:	60e2      	str	r2, [r4, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031a0:	61a7      	str	r7, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031a2:	933c      	str	r3, [sp, #240]	; 0xf0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031a4:	931e      	str	r3, [sp, #120]	; 0x78
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031a6:	e9cd 3355 	strd	r3, r3, [sp, #340]	; 0x154
 80031aa:	e9cd 3357 	strd	r3, r3, [sp, #348]	; 0x15c
 80031ae:	e9cd 3359 	strd	r3, r3, [sp, #356]	; 0x164
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b2:	e9cd 333a 	strd	r3, r3, [sp, #232]	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b6:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031ba:	f00a fe67 	bl	800de8c <HAL_TIM_Base_Init>
 80031be:	2800      	cmp	r0, #0
 80031c0:	f040 8388 	bne.w	80038d4 <main+0xbfc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031c4:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031c8:	a939      	add	r1, sp, #228	; 0xe4
 80031ca:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031cc:	9639      	str	r6, [sp, #228]	; 0xe4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031ce:	f00a f8fb 	bl	800d3c8 <HAL_TIM_ConfigClockSource>
 80031d2:	2800      	cmp	r0, #0
 80031d4:	f040 837e 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80031d8:	4620      	mov	r0, r4
 80031da:	f00a fff3 	bl	800e1c4 <HAL_TIM_PWM_Init>
 80031de:	2800      	cmp	r0, #0
 80031e0:	f040 8378 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031e4:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031e6:	a91c      	add	r1, sp, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031e8:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031ea:	4620      	mov	r0, r4
 80031ec:	f00c fab6 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 80031f0:	2800      	cmp	r0, #0
 80031f2:	f040 836f 	bne.w	80038d4 <main+0xbfc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031f6:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 10;
 80031f8:	230a      	movs	r3, #10
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031fa:	9057      	str	r0, [sp, #348]	; 0x15c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031fc:	2204      	movs	r2, #4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031fe:	9059      	str	r0, [sp, #356]	; 0x164
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003200:	a955      	add	r1, sp, #340	; 0x154
 8003202:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003204:	9555      	str	r5, [sp, #340]	; 0x154
  sConfigOC.Pulse = 10;
 8003206:	9356      	str	r3, [sp, #344]	; 0x158
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003208:	f00b fb5a 	bl	800e8c0 <HAL_TIM_PWM_ConfigChannel>
 800320c:	4605      	mov	r5, r0
 800320e:	2800      	cmp	r0, #0
 8003210:	f040 8360 	bne.w	80038d4 <main+0xbfc>
  HAL_TIM_MspPostInit(&htim3);
 8003214:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 8003216:	4c49      	ldr	r4, [pc, #292]	; (800333c <main+0x664>)
  HAL_TIM_MspPostInit(&htim3);
 8003218:	f002 f85e 	bl	80052d8 <HAL_TIM_MspPostInit>
  htim7.Init.Period = 9600;
 800321c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  htim7.Instance = TIM7;
 8003220:	4a47      	ldr	r2, [pc, #284]	; (8003340 <main+0x668>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003222:	4620      	mov	r0, r4
  htim7.Init.Period = 9600;
 8003224:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003226:	61a7      	str	r7, [r4, #24]
  htim7.Instance = TIM7;
 8003228:	6022      	str	r2, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800322a:	951b      	str	r5, [sp, #108]	; 0x6c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800322c:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003230:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003234:	f00a fe2a 	bl	800de8c <HAL_TIM_Base_Init>
 8003238:	4603      	mov	r3, r0
 800323a:	2800      	cmp	r0, #0
 800323c:	f040 834a 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003240:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003242:	4620      	mov	r0, r4
 8003244:	a919      	add	r1, sp, #100	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003246:	931b      	str	r3, [sp, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003248:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800324a:	f00c fa87 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 800324e:	4603      	mov	r3, r0
 8003250:	2800      	cmp	r0, #0
 8003252:	f040 833f 	bne.w	80038d4 <main+0xbfc>
  htim1.Instance = TIM1;
 8003256:	4c3b      	ldr	r4, [pc, #236]	; (8003344 <main+0x66c>)
  htim1.Init.Period = 65535;
 8003258:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim1.Instance = TIM1;
 800325c:	493a      	ldr	r1, [pc, #232]	; (8003348 <main+0x670>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800325e:	9035      	str	r0, [sp, #212]	; 0xd4
  htim1.Init.Prescaler = 0;
 8003260:	6060      	str	r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003262:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003264:	60a3      	str	r3, [r4, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003266:	61a3      	str	r3, [r4, #24]
  htim1.Instance = TIM1;
 8003268:	6021      	str	r1, [r4, #0]
  htim1.Init.Period = 65535;
 800326a:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800326c:	9338      	str	r3, [sp, #224]	; 0xe0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800326e:	9318      	str	r3, [sp, #96]	; 0x60
  htim1.Init.RepetitionCounter = 0;
 8003270:	e9c4 3304 	strd	r3, r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003274:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003278:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800327c:	f00a fe06 	bl	800de8c <HAL_TIM_Base_Init>
 8003280:	2800      	cmp	r0, #0
 8003282:	f040 8327 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003286:	a935      	add	r1, sp, #212	; 0xd4
 8003288:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800328a:	9635      	str	r6, [sp, #212]	; 0xd4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800328c:	f00a f89c 	bl	800d3c8 <HAL_TIM_ConfigClockSource>
 8003290:	2800      	cmp	r0, #0
 8003292:	f040 831f 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003296:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003298:	a916      	add	r1, sp, #88	; 0x58
 800329a:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800329c:	9318      	str	r3, [sp, #96]	; 0x60
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800329e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032a2:	f00c fa5b 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 80032a6:	4602      	mov	r2, r0
 80032a8:	2800      	cmp	r0, #0
 80032aa:	f040 8313 	bne.w	80038d4 <main+0xbfc>
  hcrc.Instance = CRC;
 80032ae:	4827      	ldr	r0, [pc, #156]	; (800334c <main+0x674>)
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80032b0:	2501      	movs	r5, #1
  hcrc.Instance = CRC;
 80032b2:	4927      	ldr	r1, [pc, #156]	; (8003350 <main+0x678>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80032b4:	8082      	strh	r2, [r0, #4]
  hcrc.Instance = CRC;
 80032b6:	6001      	str	r1, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80032b8:	6205      	str	r5, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80032ba:	e9c0 2205 	strd	r2, r2, [r0, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80032be:	f003 feed 	bl	800709c <HAL_CRC_Init>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2800      	cmp	r0, #0
 80032c6:	f040 8305 	bne.w	80038d4 <main+0xbfc>
  htim2.Instance = TIM2;
 80032ca:	4c22      	ldr	r4, [pc, #136]	; (8003354 <main+0x67c>)
 80032cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 4000000000;
 80032d0:	4a21      	ldr	r2, [pc, #132]	; (8003358 <main+0x680>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80032d2:	ae49      	add	r6, sp, #292	; 0x124
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032d4:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80032d6:	9049      	str	r0, [sp, #292]	; 0x124
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032d8:	4620      	mov	r0, r4
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032da:	9331      	str	r3, [sp, #196]	; 0xc4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032dc:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032de:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 80032e0:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 4000000000;
 80032e2:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e4:	9330      	str	r3, [sp, #192]	; 0xc0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032e6:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032e8:	9334      	str	r3, [sp, #208]	; 0xd0
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ea:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032ee:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80032f2:	e9cd 334a 	strd	r3, r3, [sp, #296]	; 0x128
 80032f6:	e9cd 334c 	strd	r3, r3, [sp, #304]	; 0x130
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032fa:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032fe:	e9cd 3332 	strd	r3, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003302:	f00a fdc3 	bl	800de8c <HAL_TIM_Base_Init>
 8003306:	e029      	b.n	800335c <main+0x684>
 8003308:	2001b484 	.word	0x2001b484
 800330c:	40012000 	.word	0x40012000
 8003310:	0f000001 	.word	0x0f000001
 8003314:	2001b124 	.word	0x2001b124
 8003318:	40012100 	.word	0x40012100
 800331c:	2001b4cc 	.word	0x2001b4cc
 8003320:	40012200 	.word	0x40012200
 8003324:	50060800 	.word	0x50060800
 8003328:	2001b690 	.word	0x2001b690
 800332c:	2001b5f4 	.word	0x2001b5f4
 8003330:	40001000 	.word	0x40001000
 8003334:	2001b2f0 	.word	0x2001b2f0
 8003338:	40000400 	.word	0x40000400
 800333c:	2001b928 	.word	0x2001b928
 8003340:	40001400 	.word	0x40001400
 8003344:	2001b640 	.word	0x2001b640
 8003348:	40010000 	.word	0x40010000
 800334c:	2001b1cc 	.word	0x2001b1cc
 8003350:	40023000 	.word	0x40023000
 8003354:	2001b7ac 	.word	0x2001b7ac
 8003358:	ee6b2800 	.word	0xee6b2800
 800335c:	2800      	cmp	r0, #0
 800335e:	f040 82b9 	bne.w	80038d4 <main+0xbfc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003362:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003366:	a92d      	add	r1, sp, #180	; 0xb4
 8003368:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800336a:	932d      	str	r3, [sp, #180]	; 0xb4
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800336c:	f00a f82c 	bl	800d3c8 <HAL_TIM_ConfigClockSource>
 8003370:	2800      	cmp	r0, #0
 8003372:	f040 82af 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003376:	4620      	mov	r0, r4
 8003378:	f00a fff2 	bl	800e360 <HAL_TIM_IC_Init>
 800337c:	2800      	cmp	r0, #0
 800337e:	f040 82a9 	bne.w	80038d4 <main+0xbfc>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003382:	2704      	movs	r7, #4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8003384:	2350      	movs	r3, #80	; 0x50
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003386:	904b      	str	r0, [sp, #300]	; 0x12c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8003388:	4631      	mov	r1, r6
  sSlaveConfig.TriggerFilter = 0;
 800338a:	904d      	str	r0, [sp, #308]	; 0x134
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800338c:	4620      	mov	r0, r4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800338e:	e9cd 7349 	strd	r7, r3, [sp, #292]	; 0x124
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8003392:	f00a faf1 	bl	800d978 <HAL_TIM_SlaveConfigSynchro>
 8003396:	2800      	cmp	r0, #0
 8003398:	f040 829c 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339c:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800339e:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a0:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033a2:	4620      	mov	r0, r4
 80033a4:	f00c f9da 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 80033a8:	4602      	mov	r2, r0
 80033aa:	2800      	cmp	r0, #0
 80033ac:	f040 8292 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033b0:	a931      	add	r1, sp, #196	; 0xc4
 80033b2:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033b4:	e9cd 2531 	strd	r2, r5, [sp, #196]	; 0xc4
  sConfigIC.ICFilter = 0;
 80033b8:	e9cd 2233 	strd	r2, r2, [sp, #204]	; 0xcc
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033bc:	f00b fca2 	bl	800ed04 <HAL_TIM_IC_ConfigChannel>
 80033c0:	2800      	cmp	r0, #0
 80033c2:	f040 8287 	bne.w	80038d4 <main+0xbfc>
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80033c6:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033c8:	463a      	mov	r2, r7
 80033ca:	a931      	add	r1, sp, #196	; 0xc4
 80033cc:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80033ce:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033d0:	f00b fc98 	bl	800ed04 <HAL_TIM_IC_ConfigChannel>
 80033d4:	2800      	cmp	r0, #0
 80033d6:	f040 827d 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80033da:	a931      	add	r1, sp, #196	; 0xc4
 80033dc:	4620      	mov	r0, r4
 80033de:	2208      	movs	r2, #8
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033e0:	9532      	str	r5, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80033e2:	f00b fc8f 	bl	800ed04 <HAL_TIM_IC_ConfigChannel>
 80033e6:	2800      	cmp	r0, #0
 80033e8:	f040 8274 	bne.w	80038d4 <main+0xbfc>
  huart6.Instance = USART6;
 80033ec:	48c4      	ldr	r0, [pc, #784]	; (8003700 <main+0xa28>)
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80033ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  huart6.Instance = USART6;
 80033f2:	4bc4      	ldr	r3, [pc, #784]	; (8003704 <main+0xa2c>)
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80033f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80033f8:	2430      	movs	r4, #48	; 0x30
  huart6.Init.BaudRate = 9600;
 80033fa:	f44f 5816 	mov.w	r8, #9600	; 0x2580
  huart6.Instance = USART6;
 80033fe:	6003      	str	r3, [r0, #0]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003400:	250c      	movs	r5, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003402:	2300      	movs	r3, #0
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8003404:	6244      	str	r4, [r0, #36]	; 0x24
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003406:	6381      	str	r1, [r0, #56]	; 0x38
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003408:	6203      	str	r3, [r0, #32]
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800340a:	63c2      	str	r2, [r0, #60]	; 0x3c
  huart6.Init.Mode = UART_MODE_TX_RX;
 800340c:	6145      	str	r5, [r0, #20]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800340e:	e9c0 8301 	strd	r8, r3, [r0, #4]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003412:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003416:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800341a:	f00d f9f5 	bl	8010808 <HAL_UART_Init>
 800341e:	4603      	mov	r3, r0
 8003420:	2800      	cmp	r0, #0
 8003422:	f040 8257 	bne.w	80038d4 <main+0xbfc>
  hdac.Instance = DAC;
 8003426:	4cb8      	ldr	r4, [pc, #736]	; (8003708 <main+0xa30>)
 8003428:	4ab8      	ldr	r2, [pc, #736]	; (800370c <main+0xa34>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800342a:	4620      	mov	r0, r4
  DAC_ChannelConfTypeDef sConfig = {0};
 800342c:	930b      	str	r3, [sp, #44]	; 0x2c
  hdac.Instance = DAC;
 800342e:	6022      	str	r2, [r4, #0]
  DAC_ChannelConfTypeDef sConfig = {0};
 8003430:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003432:	f003 feed 	bl	8007210 <HAL_DAC_Init>
 8003436:	4602      	mov	r2, r0
 8003438:	2800      	cmp	r0, #0
 800343a:	f040 824b 	bne.w	80038d4 <main+0xbfc>
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800343e:	2314      	movs	r3, #20
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003440:	4620      	mov	r0, r4
 8003442:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003444:	920c      	str	r2, [sp, #48]	; 0x30
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8003446:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003448:	f004 f83e 	bl	80074c8 <HAL_DAC_ConfigChannel>
 800344c:	4607      	mov	r7, r0
 800344e:	2800      	cmp	r0, #0
 8003450:	f040 8240 	bne.w	80038d4 <main+0xbfc>
  hi2c1.Instance = I2C1;
 8003454:	4cae      	ldr	r4, [pc, #696]	; (8003710 <main+0xa38>)
  MX_FATFS_Init();
 8003456:	f00e f9b7 	bl	80117c8 <MX_FATFS_Init>
  hi2c1.Instance = I2C1;
 800345a:	49ae      	ldr	r1, [pc, #696]	; (8003714 <main+0xa3c>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800345c:	2301      	movs	r3, #1
  hi2c1.Init.Timing = 0x20404768;
 800345e:	4aae      	ldr	r2, [pc, #696]	; (8003718 <main+0xa40>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003460:	4620      	mov	r0, r4
  hi2c1.Init.OwnAddress1 = 0;
 8003462:	60a7      	str	r7, [r4, #8]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003464:	6227      	str	r7, [r4, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003466:	60e3      	str	r3, [r4, #12]
  hi2c1.Init.Timing = 0x20404768;
 8003468:	e9c4 1200 	strd	r1, r2, [r4]
  hi2c1.Init.OwnAddress2 = 0;
 800346c:	e9c4 7704 	strd	r7, r7, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003470:	e9c4 7706 	strd	r7, r7, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003474:	f006 fd16 	bl	8009ea4 <HAL_I2C_Init>
 8003478:	4601      	mov	r1, r0
 800347a:	2800      	cmp	r0, #0
 800347c:	f040 822a 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003480:	4620      	mov	r0, r4
 8003482:	f006 ff71 	bl	800a368 <HAL_I2CEx_ConfigAnalogFilter>
 8003486:	4601      	mov	r1, r0
 8003488:	2800      	cmp	r0, #0
 800348a:	f040 8223 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800348e:	4620      	mov	r0, r4
 8003490:	f006 ffbc 	bl	800a40c <HAL_I2CEx_ConfigDigitalFilter>
 8003494:	2800      	cmp	r0, #0
 8003496:	f040 821d 	bne.w	80038d4 <main+0xbfc>
  huart4.Instance = UART4;
 800349a:	4ba0      	ldr	r3, [pc, #640]	; (800371c <main+0xa44>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800349c:	f44f 7240 	mov.w	r2, #768	; 0x300
  huart4.Instance = UART4;
 80034a0:	499f      	ldr	r1, [pc, #636]	; (8003720 <main+0xa48>)
  huart4.Init.BaudRate = 115200;
 80034a2:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034a6:	6258      	str	r0, [r3, #36]	; 0x24
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80034a8:	619a      	str	r2, [r3, #24]
  huart4.Instance = UART4;
 80034aa:	6019      	str	r1, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80034ac:	605f      	str	r7, [r3, #4]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80034ae:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80034b2:	e9c3 0504 	strd	r0, r5, [r3, #16]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034b6:	e9c3 0007 	strd	r0, r0, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f00d f9a4 	bl	8010808 <HAL_UART_Init>
 80034c0:	4602      	mov	r2, r0
 80034c2:	2800      	cmp	r0, #0
 80034c4:	f040 8206 	bne.w	80038d4 <main+0xbfc>
  huart5.Instance = UART5;
 80034c8:	4896      	ldr	r0, [pc, #600]	; (8003724 <main+0xa4c>)
 80034ca:	4997      	ldr	r1, [pc, #604]	; (8003728 <main+0xa50>)
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034cc:	6242      	str	r2, [r0, #36]	; 0x24
  huart5.Instance = UART5;
 80034ce:	6001      	str	r1, [r0, #0]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80034d0:	e9c0 8201 	strd	r8, r2, [r0, #4]
  huart5.Init.Parity = UART_PARITY_NONE;
 80034d4:	e9c0 2203 	strd	r2, r2, [r0, #12]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034d8:	e9c0 5205 	strd	r5, r2, [r0, #20]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034dc:	e9c0 2207 	strd	r2, r2, [r0, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80034e0:	f00d f992 	bl	8010808 <HAL_UART_Init>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2800      	cmp	r0, #0
 80034e8:	f040 81f4 	bne.w	80038d4 <main+0xbfc>
  huart7.Instance = UART7;
 80034ec:	488f      	ldr	r0, [pc, #572]	; (800372c <main+0xa54>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80034ee:	461a      	mov	r2, r3
  huart7.Instance = UART7;
 80034f0:	4c8f      	ldr	r4, [pc, #572]	; (8003730 <main+0xa58>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80034f2:	4619      	mov	r1, r3
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034f4:	6243      	str	r3, [r0, #36]	; 0x24
  huart7.Instance = UART7;
 80034f6:	6004      	str	r4, [r0, #0]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80034f8:	e9c0 7301 	strd	r7, r3, [r0, #4]
  huart7.Init.Parity = UART_PARITY_NONE;
 80034fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003500:	e9c0 5305 	strd	r5, r3, [r0, #20]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003504:	e9c0 3307 	strd	r3, r3, [r0, #28]
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003508:	f00d faf8 	bl	8010afc <HAL_RS485Ex_Init>
 800350c:	4602      	mov	r2, r0
 800350e:	2800      	cmp	r0, #0
 8003510:	f040 81e0 	bne.w	80038d4 <main+0xbfc>
  huart3.Instance = USART3;
 8003514:	4887      	ldr	r0, [pc, #540]	; (8003734 <main+0xa5c>)
 8003516:	f5a4 5440 	sub.w	r4, r4, #12288	; 0x3000
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 800351a:	4611      	mov	r1, r2
  huart3.Init.Mode = UART_MODE_TX_RX;
 800351c:	6145      	str	r5, [r0, #20]
  huart3.Instance = USART3;
 800351e:	6004      	str	r4, [r0, #0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003520:	e9c0 7201 	strd	r7, r2, [r0, #4]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003524:	e9c0 2203 	strd	r2, r2, [r0, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003528:	e9c0 2206 	strd	r2, r2, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800352c:	e9c0 2208 	strd	r2, r2, [r0, #32]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8003530:	f00d fa18 	bl	8010964 <HAL_MultiProcessor_Init>
 8003534:	2800      	cmp	r0, #0
 8003536:	f040 81cd 	bne.w	80038d4 <main+0xbfc>
  hspi4.Instance = SPI4;
 800353a:	487f      	ldr	r0, [pc, #508]	; (8003738 <main+0xa60>)
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800353c:	2300      	movs	r3, #0
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800353e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  hspi4.Instance = SPI4;
 8003542:	497e      	ldr	r1, [pc, #504]	; (800373c <main+0xa64>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003544:	f44f 7582 	mov.w	r5, #260	; 0x104
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8003548:	f44f 7940 	mov.w	r9, #768	; 0x300
  hspi4.Init.CRCPolynomial = 7;
 800354c:	2707      	movs	r7, #7
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800354e:	2408      	movs	r4, #8
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003550:	6182      	str	r2, [r0, #24]
  hspi4.Instance = SPI4;
 8003552:	6001      	str	r1, [r0, #0]
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003554:	6303      	str	r3, [r0, #48]	; 0x30
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8003556:	f8c0 900c 	str.w	r9, [r0, #12]
  hspi4.Init.CRCPolynomial = 7;
 800355a:	62c7      	str	r7, [r0, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800355c:	6344      	str	r4, [r0, #52]	; 0x34
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800355e:	e9c0 5301 	strd	r5, r3, [r0, #4]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003562:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003566:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800356a:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800356e:	f008 ffd1 	bl	800c514 <HAL_SPI_Init>
 8003572:	4602      	mov	r2, r0
 8003574:	2800      	cmp	r0, #0
 8003576:	f040 81ad 	bne.w	80038d4 <main+0xbfc>
  hspi3.Instance = SPI3;
 800357a:	4871      	ldr	r0, [pc, #452]	; (8003740 <main+0xa68>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800357c:	f44f 7800 	mov.w	r8, #512	; 0x200
  hspi3.Instance = SPI3;
 8003580:	4970      	ldr	r1, [pc, #448]	; (8003744 <main+0xa6c>)
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003582:	6142      	str	r2, [r0, #20]
  hspi3.Instance = SPI3;
 8003584:	6001      	str	r1, [r0, #0]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003586:	f8c0 8018 	str.w	r8, [r0, #24]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800358a:	e9c0 2201 	strd	r2, r2, [r0, #4]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800358e:	e9c0 9203 	strd	r9, r2, [r0, #12]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003592:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi3.Init.CRCPolynomial = 7;
 8003596:	e9c0 270a 	strd	r2, r7, [r0, #40]	; 0x28
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800359a:	e9c0 220c 	strd	r2, r2, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800359e:	f008 ffb9 	bl	800c514 <HAL_SPI_Init>
 80035a2:	4602      	mov	r2, r0
 80035a4:	2800      	cmp	r0, #0
 80035a6:	f040 8195 	bne.w	80038d4 <main+0xbfc>
  hspi2.Instance = SPI2;
 80035aa:	4867      	ldr	r0, [pc, #412]	; (8003748 <main+0xa70>)
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80035ac:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  hspi2.Instance = SPI2;
 80035b0:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 8003768 <main+0xa90>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80035b4:	2138      	movs	r1, #56	; 0x38
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80035b6:	60c3      	str	r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80035b8:	f8c0 8018 	str.w	r8, [r0, #24]
  hspi2.Instance = SPI2;
 80035bc:	f8c0 e000 	str.w	lr, [r0]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80035c0:	61c1      	str	r1, [r0, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80035c2:	e9c0 5201 	strd	r5, r2, [r0, #4]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035c6:	e9c0 2204 	strd	r2, r2, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ca:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi2.Init.CRCPolynomial = 7;
 80035ce:	e9c0 270a 	strd	r2, r7, [r0, #40]	; 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80035d2:	e9c0 240c 	strd	r2, r4, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80035d6:	f008 ff9d 	bl	800c514 <HAL_SPI_Init>
 80035da:	4603      	mov	r3, r0
 80035dc:	2800      	cmp	r0, #0
 80035de:	f040 8179 	bne.w	80038d4 <main+0xbfc>
  hi2c4.Instance = I2C4;
 80035e2:	4c5a      	ldr	r4, [pc, #360]	; (800374c <main+0xa74>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035e4:	2501      	movs	r5, #1
  hi2c4.Instance = I2C4;
 80035e6:	4a5a      	ldr	r2, [pc, #360]	; (8003750 <main+0xa78>)
  hi2c4.Init.Timing = 0x20404768;
 80035e8:	4f4b      	ldr	r7, [pc, #300]	; (8003718 <main+0xa40>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80035ea:	4620      	mov	r0, r4
  hi2c4.Init.OwnAddress1 = 0;
 80035ec:	60a3      	str	r3, [r4, #8]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035ee:	6223      	str	r3, [r4, #32]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035f0:	60e5      	str	r5, [r4, #12]
  hi2c4.Init.OwnAddress2 = 0;
 80035f2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035f6:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c4.Init.Timing = 0x20404768;
 80035fa:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80035fe:	f006 fc51 	bl	8009ea4 <HAL_I2C_Init>
 8003602:	4601      	mov	r1, r0
 8003604:	2800      	cmp	r0, #0
 8003606:	f040 8165 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800360a:	4620      	mov	r0, r4
 800360c:	f006 feac 	bl	800a368 <HAL_I2CEx_ConfigAnalogFilter>
 8003610:	4601      	mov	r1, r0
 8003612:	2800      	cmp	r0, #0
 8003614:	f040 815e 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8003618:	4620      	mov	r0, r4
 800361a:	f006 fef7 	bl	800a40c <HAL_I2CEx_ConfigDigitalFilter>
 800361e:	4603      	mov	r3, r0
 8003620:	2800      	cmp	r0, #0
 8003622:	f040 8157 	bne.w	80038d4 <main+0xbfc>
  hi2c2.Instance = I2C2;
 8003626:	4c4b      	ldr	r4, [pc, #300]	; (8003754 <main+0xa7c>)
 8003628:	4a4b      	ldr	r2, [pc, #300]	; (8003758 <main+0xa80>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800362a:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x20404768;
 800362c:	6067      	str	r7, [r4, #4]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800362e:	6223      	str	r3, [r4, #32]
  hi2c2.Instance = I2C2;
 8003630:	6022      	str	r2, [r4, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003632:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hi2c2.Init.OwnAddress2 = 0;
 8003636:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800363a:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800363e:	f006 fc31 	bl	8009ea4 <HAL_I2C_Init>
 8003642:	4601      	mov	r1, r0
 8003644:	2800      	cmp	r0, #0
 8003646:	f040 8145 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800364a:	4620      	mov	r0, r4
 800364c:	f006 fe8c 	bl	800a368 <HAL_I2CEx_ConfigAnalogFilter>
 8003650:	4601      	mov	r1, r0
 8003652:	2800      	cmp	r0, #0
 8003654:	f040 813e 	bne.w	80038d4 <main+0xbfc>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003658:	4620      	mov	r0, r4
 800365a:	f006 fed7 	bl	800a40c <HAL_I2CEx_ConfigDigitalFilter>
 800365e:	4603      	mov	r3, r0
 8003660:	2800      	cmp	r0, #0
 8003662:	f040 8137 	bne.w	80038d4 <main+0xbfc>
  htim4.Instance = TIM4;
 8003666:	483d      	ldr	r0, [pc, #244]	; (800375c <main+0xa84>)
  htim4.Init.Period = 1100;
 8003668:	f240 414c 	movw	r1, #1100	; 0x44c
  htim4.Instance = TIM4;
 800366c:	4c3c      	ldr	r4, [pc, #240]	; (8003760 <main+0xa88>)
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800366e:	2280      	movs	r2, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003670:	9329      	str	r3, [sp, #164]	; 0xa4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003672:	934e      	str	r3, [sp, #312]	; 0x138
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003674:	6103      	str	r3, [r0, #16]
  htim4.Instance = TIM4;
 8003676:	6004      	str	r4, [r0, #0]
  htim4.Init.Period = 1100;
 8003678:	60c1      	str	r1, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800367a:	6182      	str	r2, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800367c:	932c      	str	r3, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800367e:	9312      	str	r3, [sp, #72]	; 0x48
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003680:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003684:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003688:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 800368c:	e9cd 334f 	strd	r3, r3, [sp, #316]	; 0x13c
 8003690:	e9cd 3351 	strd	r3, r3, [sp, #324]	; 0x144
 8003694:	e9cd 3353 	strd	r3, r3, [sp, #332]	; 0x14c
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003698:	f00a fbf8 	bl	800de8c <HAL_TIM_Base_Init>
 800369c:	2800      	cmp	r0, #0
 800369e:	f040 8119 	bne.w	80038d4 <main+0xbfc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036a2:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80036a6:	a929      	add	r1, sp, #164	; 0xa4
 80036a8:	482c      	ldr	r0, [pc, #176]	; (800375c <main+0xa84>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036aa:	9529      	str	r5, [sp, #164]	; 0xa4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80036ac:	f009 fe8c 	bl	800d3c8 <HAL_TIM_ConfigClockSource>
 80036b0:	2800      	cmp	r0, #0
 80036b2:	f040 810f 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80036b6:	4829      	ldr	r0, [pc, #164]	; (800375c <main+0xa84>)
 80036b8:	f00a fcb6 	bl	800e028 <HAL_TIM_OC_Init>
 80036bc:	2800      	cmp	r0, #0
 80036be:	f040 8109 	bne.w	80038d4 <main+0xbfc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80036c2:	2430      	movs	r4, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036c4:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036c6:	a910      	add	r1, sp, #64	; 0x40
 80036c8:	4824      	ldr	r0, [pc, #144]	; (800375c <main+0xa84>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80036ca:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036cc:	f00c f846 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 80036d0:	2800      	cmp	r0, #0
 80036d2:	f040 80ff 	bne.w	80038d4 <main+0xbfc>
  sConfigOC.Pulse = 550;
 80036d6:	f240 2326 	movw	r3, #550	; 0x226
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036da:	9050      	str	r0, [sp, #320]	; 0x140
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036dc:	9052      	str	r0, [sp, #328]	; 0x148
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036de:	2208      	movs	r2, #8
 80036e0:	a94e      	add	r1, sp, #312	; 0x138
 80036e2:	481e      	ldr	r0, [pc, #120]	; (800375c <main+0xa84>)
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80036e4:	944e      	str	r4, [sp, #312]	; 0x138
  sConfigOC.Pulse = 550;
 80036e6:	934f      	str	r3, [sp, #316]	; 0x13c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80036e8:	f00a ff6e 	bl	800e5c8 <HAL_TIM_OC_ConfigChannel>
 80036ec:	4604      	mov	r4, r0
 80036ee:	2800      	cmp	r0, #0
 80036f0:	f040 80f0 	bne.w	80038d4 <main+0xbfc>
  HAL_TIM_MspPostInit(&htim4);
 80036f4:	4819      	ldr	r0, [pc, #100]	; (800375c <main+0xa84>)
 80036f6:	f001 fdef 	bl	80052d8 <HAL_TIM_MspPostInit>
  htim14.Instance = TIM14;
 80036fa:	4b1a      	ldr	r3, [pc, #104]	; (8003764 <main+0xa8c>)
 80036fc:	e036      	b.n	800376c <main+0xa94>
 80036fe:	bf00      	nop
 8003700:	2001b6a0 	.word	0x2001b6a0
 8003704:	40011400 	.word	0x40011400
 8003708:	2001b514 	.word	0x2001b514
 800370c:	40007400 	.word	0x40007400
 8003710:	2001b16c 	.word	0x2001b16c
 8003714:	40005400 	.word	0x40005400
 8003718:	20404768 	.word	0x20404768
 800371c:	2001b724 	.word	0x2001b724
 8003720:	40004c00 	.word	0x40004c00
 8003724:	2001b400 	.word	0x2001b400
 8003728:	40005000 	.word	0x40005000
 800372c:	2001afd0 	.word	0x2001afd0
 8003730:	40007800 	.word	0x40007800
 8003734:	2001b0a0 	.word	0x2001b0a0
 8003738:	2001b52c 	.word	0x2001b52c
 800373c:	40013400 	.word	0x40013400
 8003740:	2001b33c 	.word	0x2001b33c
 8003744:	40003c00 	.word	0x40003c00
 8003748:	2001af6c 	.word	0x2001af6c
 800374c:	2001aec0 	.word	0x2001aec0
 8003750:	40006000 	.word	0x40006000
 8003754:	2001b1f0 	.word	0x2001b1f0
 8003758:	40005800 	.word	0x40005800
 800375c:	2001b054 	.word	0x2001b054
 8003760:	40000800 	.word	0x40000800
 8003764:	2001b8dc 	.word	0x2001b8dc
 8003768:	40003800 	.word	0x40003800
 800376c:	485a      	ldr	r0, [pc, #360]	; (80038d8 <main+0xc00>)
  htim14.Init.Period = 10800;
 800376e:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003772:	2280      	movs	r2, #128	; 0x80
  htim14.Init.Prescaler = 0;
 8003774:	605c      	str	r4, [r3, #4]
  htim14.Instance = TIM14;
 8003776:	6018      	str	r0, [r3, #0]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003778:	4618      	mov	r0, r3
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800377a:	609c      	str	r4, [r3, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800377c:	611c      	str	r4, [r3, #16]
  htim14.Init.Period = 10800;
 800377e:	60d9      	str	r1, [r3, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003782:	f00a fb83 	bl	800de8c <HAL_TIM_Base_Init>
 8003786:	4603      	mov	r3, r0
 8003788:	2800      	cmp	r0, #0
 800378a:	f040 80a3 	bne.w	80038d4 <main+0xbfc>
  htim5.Instance = TIM5;
 800378e:	4c53      	ldr	r4, [pc, #332]	; (80038dc <main+0xc04>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003790:	2110      	movs	r1, #16
  htim5.Init.Period = 4;
 8003792:	2204      	movs	r2, #4
  htim5.Instance = TIM5;
 8003794:	4f52      	ldr	r7, [pc, #328]	; (80038e0 <main+0xc08>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003796:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003798:	4620      	mov	r0, r4
  htim5.Init.Prescaler = 0;
 800379a:	6063      	str	r3, [r4, #4]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800379c:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800379e:	61a3      	str	r3, [r4, #24]
  htim5.Instance = TIM5;
 80037a0:	6027      	str	r7, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037a2:	9328      	str	r3, [sp, #160]	; 0xa0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a4:	930f      	str	r3, [sp, #60]	; 0x3c
  htim5.Init.Period = 4;
 80037a6:	e9c4 1202 	strd	r1, r2, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037aa:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ae:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80037b2:	f00a fb6b 	bl	800de8c <HAL_TIM_Base_Init>
 80037b6:	2800      	cmp	r0, #0
 80037b8:	f040 808c 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80037bc:	a925      	add	r1, sp, #148	; 0x94
 80037be:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037c0:	9525      	str	r5, [sp, #148]	; 0x94
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80037c2:	f009 fe01 	bl	800d3c8 <HAL_TIM_ConfigClockSource>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2800      	cmp	r0, #0
 80037ca:	f040 8083 	bne.w	80038d4 <main+0xbfc>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80037ce:	4620      	mov	r0, r4
 80037d0:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d2:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037d4:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80037d6:	f00b ffc1 	bl	800f75c <HAL_TIMEx_MasterConfigSynchronization>
 80037da:	4604      	mov	r4, r0
 80037dc:	2800      	cmp	r0, #0
 80037de:	d179      	bne.n	80038d4 <main+0xbfc>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80037e0:	683b      	ldr	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 80037e2:	4602      	mov	r2, r0
 80037e4:	2107      	movs	r1, #7
 80037e6:	2026      	movs	r0, #38	; 0x26
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80037e8:	f043 0308 	orr.w	r3, r3, #8
  osMessageQDef(myQueue01, 256, uint16_t);
 80037ec:	4d3d      	ldr	r5, [pc, #244]	; (80038e4 <main+0xc0c>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80037ee:	603b      	str	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 80037f0:	f003 fbdc 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80037f4:	2026      	movs	r0, #38	; 0x26
 80037f6:	f003 fc23 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 80037fa:	4622      	mov	r2, r4
 80037fc:	2106      	movs	r1, #6
 80037fe:	2047      	movs	r0, #71	; 0x47
 8003800:	f003 fbd4 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003804:	2047      	movs	r0, #71	; 0x47
 8003806:	f003 fc1b 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 800380a:	4622      	mov	r2, r4
 800380c:	2106      	movs	r1, #6
 800380e:	2012      	movs	r0, #18
 8003810:	f003 fbcc 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003814:	2012      	movs	r0, #18
 8003816:	f003 fc13 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 800381a:	4622      	mov	r2, r4
 800381c:	2106      	movs	r1, #6
 800381e:	2028      	movs	r0, #40	; 0x28
 8003820:	f003 fbc4 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003824:	2028      	movs	r0, #40	; 0x28
 8003826:	f003 fc0b 	bl	8007040 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 800382a:	4622      	mov	r2, r4
 800382c:	2101      	movs	r1, #1
 800382e:	202d      	movs	r0, #45	; 0x2d
 8003830:	f003 fbbc 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003834:	202d      	movs	r0, #45	; 0x2d
 8003836:	f003 fc03 	bl	8007040 <HAL_NVIC_EnableIRQ>
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 800383a:	a83d      	add	r0, sp, #244	; 0xf4
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800383c:	4f2a      	ldr	r7, [pc, #168]	; (80038e8 <main+0xc10>)
  osMutexDef(myMutex01);
 800383e:	e9cd 443d 	strd	r4, r4, [sp, #244]	; 0xf4
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8003842:	f00f f9c3 	bl	8012bcc <osMutexCreate>
 8003846:	4b29      	ldr	r3, [pc, #164]	; (80038ec <main+0xc14>)
 8003848:	4602      	mov	r2, r0
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800384a:	2101      	movs	r1, #1
 800384c:	a841      	add	r0, sp, #260	; 0x104
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 800384e:	601a      	str	r2, [r3, #0]
  osSemaphoreDef(ssicontent);
 8003850:	e9cd 4441 	strd	r4, r4, [sp, #260]	; 0x104
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003854:	f00f fa16 	bl	8012c84 <osSemaphoreCreate>
  osTimerDef(myTimer01, Callback01);
 8003858:	4b25      	ldr	r3, [pc, #148]	; (80038f0 <main+0xc18>)
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800385a:	4684      	mov	ip, r0
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 800385c:	4622      	mov	r2, r4
 800385e:	2101      	movs	r1, #1
 8003860:	a845      	add	r0, sp, #276	; 0x114
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003862:	f8c7 c000 	str.w	ip, [r7]
  osTimerDef(myTimer01, Callback01);
 8003866:	9345      	str	r3, [sp, #276]	; 0x114
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003868:	4f22      	ldr	r7, [pc, #136]	; (80038f4 <main+0xc1c>)
  osTimerDef(myTimer01, Callback01);
 800386a:	9446      	str	r4, [sp, #280]	; 0x118
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 800386c:	f00f f98a 	bl	8012b84 <osTimerCreate>
 8003870:	4684      	mov	ip, r0
  osMessageQDef(myQueue01, 256, uint16_t);
 8003872:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003876:	f8c7 c000 	str.w	ip, [r7]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 800387a:	f105 0710 	add.w	r7, r5, #16
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 800387e:	352c      	adds	r5, #44	; 0x2c
  osMessageQDef(myQueue01, 256, uint16_t);
 8003880:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8003884:	4630      	mov	r0, r6
 8003886:	4621      	mov	r1, r4
 8003888:	f00f fa50 	bl	8012d2c <osMessageCreate>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 800388c:	ae4e      	add	r6, sp, #312	; 0x138
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 800388e:	4686      	mov	lr, r0
 8003890:	f8df c06c 	ldr.w	ip, [pc, #108]	; 8003900 <main+0xc28>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8003894:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003896:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003898:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800389c:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038a0:	4621      	mov	r1, r4
 80038a2:	a84e      	add	r0, sp, #312	; 0x138
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80038a4:	f8cc e000 	str.w	lr, [ip]
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 80038a8:	ae55      	add	r6, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038aa:	f00f f937 	bl	8012b1c <osThreadCreate>
 80038ae:	4684      	mov	ip, r0
 80038b0:	4f11      	ldr	r7, [pc, #68]	; (80038f8 <main+0xc20>)
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 80038b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038b4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038ba:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 80038be:	4621      	mov	r1, r4
 80038c0:	a855      	add	r0, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038c2:	f8c7 c000 	str.w	ip, [r7]
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 80038c6:	f00f f929 	bl	8012b1c <osThreadCreate>
 80038ca:	4b0c      	ldr	r3, [pc, #48]	; (80038fc <main+0xc24>)
 80038cc:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80038ce:	f00f f917 	bl	8012b00 <osKernelStart>
	while (1) {
 80038d2:	e7fe      	b.n	80038d2 <main+0xbfa>
    Error_Handler();
 80038d4:	f7ff f984 	bl	8002be0 <Error_Handler>
 80038d8:	40002000 	.word	0x40002000
 80038dc:	2001b244 	.word	0x2001b244
 80038e0:	40000c00 	.word	0x40000c00
 80038e4:	08026800 	.word	0x08026800
 80038e8:	2001b5f0 	.word	0x2001b5f0
 80038ec:	2001b974 	.word	0x2001b974
 80038f0:	080020fd 	.word	0x080020fd
 80038f4:	2001b68c 	.word	0x2001b68c
 80038f8:	2001aebc 	.word	0x2001aebc
 80038fc:	2001b1b8 	.word	0x2001b1b8
 8003900:	2001b7a8 	.word	0x2001b7a8

08003904 <StartDefaultTask>:
{
 8003904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003908:	b084      	sub	sp, #16
 800390a:	4d8d      	ldr	r5, [pc, #564]	; (8003b40 <StartDefaultTask+0x23c>)
  MX_USB_DEVICE_Init();
 800390c:	f01d fb0e 	bl	8020f2c <MX_USB_DEVICE_Init>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003910:	f242 7720 	movw	r7, #10016	; 0x2720
  MX_LWIP_Init();
 8003914:	f00d ff7c 	bl	8011810 <MX_LWIP_Init>
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {	// floats high on SPLAT1
 8003918:	2101      	movs	r1, #1
 800391a:	488a      	ldr	r0, [pc, #552]	; (8003b44 <StartDefaultTask+0x240>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 800391c:	260d      	movs	r6, #13
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {	// floats high on SPLAT1
 800391e:	f006 f8ab 	bl	8009a78 <HAL_GPIO_ReadPin>
 8003922:	4603      	mov	r3, r0
	printf("\n\n----------------------------------------------------------------------------\n");
 8003924:	4888      	ldr	r0, [pc, #544]	; (8003b48 <StartDefaultTask+0x244>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003926:	2400      	movs	r4, #0
		pcb = SPLATBOARD1;		// assumed
 8003928:	2b00      	cmp	r3, #0
 800392a:	bf0c      	ite	eq
 800392c:	2315      	moveq	r3, #21
 800392e:	230b      	movne	r3, #11
 8003930:	602b      	str	r3, [r5, #0]
	printf("\n\n----------------------------------------------------------------------------\n");
 8003932:	f01e ff1b 	bl	802276c <puts>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003936:	6828      	ldr	r0, [r5, #0]
 8003938:	4b84      	ldr	r3, [pc, #528]	; (8003b4c <StartDefaultTask+0x248>)
 800393a:	4a85      	ldr	r2, [pc, #532]	; (8003b50 <StartDefaultTask+0x24c>)
 800393c:	4985      	ldr	r1, [pc, #532]	; (8003b54 <StartDefaultTask+0x250>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	6809      	ldr	r1, [r1, #0]
 8003944:	e9cd 7002 	strd	r7, r0, [sp, #8]
 8003948:	e9cd 4600 	strd	r4, r6, [sp]
 800394c:	4882      	ldr	r0, [pc, #520]	; (8003b58 <StartDefaultTask+0x254>)
 800394e:	f01e fe71 	bl	8022634 <iprintf>
	if (!(netif_is_link_up(&gnetif))) {
 8003952:	4b82      	ldr	r3, [pc, #520]	; (8003b5c <StartDefaultTask+0x258>)
 8003954:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003958:	075b      	lsls	r3, r3, #29
 800395a:	d41d      	bmi.n	8003998 <StartDefaultTask+0x94>
		printf("LAN interface appears disconnected\n\r");
 800395c:	4880      	ldr	r0, [pc, #512]	; (8003b60 <StartDefaultTask+0x25c>)
 800395e:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8003960:	4d80      	ldr	r5, [pc, #512]	; (8003b64 <StartDefaultTask+0x260>)
		printf("LAN interface appears disconnected\n\r");
 8003962:	f01e fe67 	bl	8022634 <iprintf>
			osDelay(50);
 8003966:	2032      	movs	r0, #50	; 0x32
 8003968:	f00f f904 	bl	8012b74 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 800396c:	2201      	movs	r2, #1
 800396e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003972:	4628      	mov	r0, r5
 8003974:	f006 f892 	bl	8009a9c <HAL_GPIO_WritePin>
			osDelay(50);
 8003978:	2032      	movs	r0, #50	; 0x32
 800397a:	f00f f8fb 	bl	8012b74 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 800397e:	2200      	movs	r2, #0
 8003980:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003984:	4628      	mov	r0, r5
 8003986:	f006 f889 	bl	8009a9c <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 800398a:	3c01      	subs	r4, #1
 800398c:	d1eb      	bne.n	8003966 <StartDefaultTask+0x62>
		printf("************* REBOOTING **************\n");
 800398e:	4876      	ldr	r0, [pc, #472]	; (8003b68 <StartDefaultTask+0x264>)
 8003990:	f01e feec 	bl	802276c <puts>
		rebootme();
 8003994:	f7ff f834 	bl	8002a00 <rebootme>
	netif = netif_default;
 8003998:	4b74      	ldr	r3, [pc, #464]	; (8003b6c <StartDefaultTask+0x268>)
 800399a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8003bd8 <StartDefaultTask+0x2d4>
 800399e:	6818      	ldr	r0, [r3, #0]
	globalfreeze = 0;		// Allow UDP streaming
 80039a0:	4b73      	ldr	r3, [pc, #460]	; (8003b70 <StartDefaultTask+0x26c>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 80039a2:	4974      	ldr	r1, [pc, #464]	; (8003b74 <StartDefaultTask+0x270>)
	globalfreeze = 0;		// Allow UDP streaming
 80039a4:	601c      	str	r4, [r3, #0]
	netif = netif_default;
 80039a6:	f8c8 0000 	str.w	r0, [r8]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 80039aa:	f014 fc49 	bl	8018240 <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 80039ae:	f8d8 0000 	ldr.w	r0, [r8]
 80039b2:	4971      	ldr	r1, [pc, #452]	; (8003b78 <StartDefaultTask+0x274>)
 80039b4:	f014 fc00 	bl	80181b8 <netif_set_status_callback>
	statuspkt.uid = BUILDNO;		// 16 bits
 80039b8:	4b70      	ldr	r3, [pc, #448]	; (8003b7c <StartDefaultTask+0x278>)
	statuspkt.adctrigoff = TRIG_THRES;
 80039ba:	2264      	movs	r2, #100	; 0x64
	statuspkt.bconf |= (pcb << 8);
 80039bc:	6828      	ldr	r0, [r5, #0]
	statuspkt.uid = BUILDNO;		// 16 bits
 80039be:	f8a3 705c 	strh.w	r7, [r3, #92]	; 0x5c
	statuspkt.majorversion = MAJORVERSION;
 80039c2:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 80039c6:	f883 6071 	strb.w	r6, [r3, #113]	; 0x71
	statuspkt.udppknum = 0;
 80039ca:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 80039cc:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 80039ce:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 80039d0:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 80039d2:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 80039d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 80039da:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80039dc:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;		// debug use adc udp sample packet sent count
 80039de:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 80039e2:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 80039e6:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 80039ea:	4c65      	ldr	r4, [pc, #404]	; (8003b80 <StartDefaultTask+0x27c>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 80039ec:	f041 0101 	orr.w	r1, r1, #1
	t2cap[0] = 44444444;
 80039f0:	4d64      	ldr	r5, [pc, #400]	; (8003b84 <StartDefaultTask+0x280>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 80039f2:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	statuspkt.bconf |= (pcb << 8);
 80039f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 80039fa:	6025      	str	r5, [r4, #0]
	statuspkt.bconf |= (pcb << 8);
 80039fc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003a00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	stat = setupneo();
 8003a04:	f000 fab0 	bl	8003f68 <setupneo>
	if (stat != HAL_OK) {
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	f040 8094 	bne.w	8003b36 <StartDefaultTask+0x232>
	initsplat();
 8003a0e:	f001 f817 	bl	8004a40 <initsplat>
	printf("Setting up timers\n");
 8003a12:	485d      	ldr	r0, [pc, #372]	; (8003b88 <StartDefaultTask+0x284>)
 8003a14:	f01e feaa 	bl	802276c <puts>
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8003a18:	2300      	movs	r3, #0
 8003a1a:	4a5c      	ldr	r2, [pc, #368]	; (8003b8c <StartDefaultTask+0x288>)
 8003a1c:	4619      	mov	r1, r3
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8003a1e:	4c5c      	ldr	r4, [pc, #368]	; (8003b90 <StartDefaultTask+0x28c>)
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8003a20:	6810      	ldr	r0, [r2, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	f00f fbc0 	bl	80131a8 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8003a28:	485a      	ldr	r0, [pc, #360]	; (8003b94 <StartDefaultTask+0x290>)
 8003a2a:	f009 fc09 	bl	800d240 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8003a2e:	2200      	movs	r2, #0
 8003a30:	6820      	ldr	r0, [r4, #0]
 8003a32:	4611      	mov	r1, r2
 8003a34:	f00b fb28 	bl	800f088 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8003a38:	6820      	ldr	r0, [r4, #0]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	2104      	movs	r1, #4
 8003a3e:	f00b fb23 	bl	800f088 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8003a42:	2200      	movs	r2, #0
 8003a44:	6820      	ldr	r0, [r4, #0]
 8003a46:	210c      	movs	r1, #12
 8003a48:	f00b fb1e 	bl	800f088 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4620      	mov	r0, r4
 8003a50:	f00b fd68 	bl	800f524 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 8003a54:	2104      	movs	r1, #4
 8003a56:	4620      	mov	r0, r4
 8003a58:	f00b fd64 	bl	800f524 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8003a5c:	210c      	movs	r1, #12
 8003a5e:	4620      	mov	r0, r4
 8003a60:	f00b fd60 	bl	800f524 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 8003a64:	4620      	mov	r0, r4
 8003a66:	2301      	movs	r3, #1
 8003a68:	4a45      	ldr	r2, [pc, #276]	; (8003b80 <StartDefaultTask+0x27c>)
 8003a6a:	2108      	movs	r1, #8
 8003a6c:	f00b fb6a 	bl	800f144 <HAL_TIM_IC_Start_DMA>
 8003a70:	4605      	mov	r5, r0
 8003a72:	2800      	cmp	r0, #0
 8003a74:	d159      	bne.n	8003b2a <StartDefaultTask+0x226>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8003a76:	6820      	ldr	r0, [r4, #0]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	2108      	movs	r1, #8
	myip = ip.addr;
 8003a7c:	4c46      	ldr	r4, [pc, #280]	; (8003b98 <StartDefaultTask+0x294>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8003a7e:	f00b fb03 	bl	800f088 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8003a82:	f8d8 3000 	ldr.w	r3, [r8]
	printf("*****************************************\n");
 8003a86:	4845      	ldr	r0, [pc, #276]	; (8003b9c <StartDefaultTask+0x298>)
	ip = dhcp->offered_ip_addr;
 8003a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	uip = locateudp();
 8003a8a:	4e45      	ldr	r6, [pc, #276]	; (8003ba0 <StartDefaultTask+0x29c>)
	myip = ip.addr;
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	6023      	str	r3, [r4, #0]
	printf("*****************************************\n");
 8003a90:	f01e fe6c 	bl	802276c <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8003a94:	6821      	ldr	r1, [r4, #0]
 8003a96:	4843      	ldr	r0, [pc, #268]	; (8003ba4 <StartDefaultTask+0x2a0>)
 8003a98:	0e0a      	lsrs	r2, r1, #24
 8003a9a:	f3c1 4307 	ubfx	r3, r1, #16, #8
	while (lptask_init_done == 0)
 8003a9e:	4c42      	ldr	r4, [pc, #264]	; (8003ba8 <StartDefaultTask+0x2a4>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8003aa0:	9200      	str	r2, [sp, #0]
 8003aa2:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8003aa6:	b2c9      	uxtb	r1, r1
 8003aa8:	f01e fdc4 	bl	8022634 <iprintf>
	printf("*****************************************\n");
 8003aac:	483b      	ldr	r0, [pc, #236]	; (8003b9c <StartDefaultTask+0x298>)
 8003aae:	f01e fe5d 	bl	802276c <puts>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8003ab2:	f002 fd93 	bl	80065dc <initialapisn>
	osDelay(1000);
 8003ab6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003aba:	f00f f85b 	bl	8012b74 <osDelay>
	printf("Starting httpd web server\n");
 8003abe:	483b      	ldr	r0, [pc, #236]	; (8003bac <StartDefaultTask+0x2a8>)
 8003ac0:	f01e fe54 	bl	802276c <puts>
	httpd_init();		// start the www server
 8003ac4:	f012 fdca 	bl	801665c <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8003ac8:	f002 fd34 	bl	8006534 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8003acc:	4838      	ldr	r0, [pc, #224]	; (8003bb0 <StartDefaultTask+0x2ac>)
 8003ace:	f01e fe4d 	bl	802276c <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8003ad2:	2208      	movs	r2, #8
 8003ad4:	4629      	mov	r1, r5
 8003ad6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003ada:	9200      	str	r2, [sp, #0]
 8003adc:	4835      	ldr	r0, [pc, #212]	; (8003bb4 <StartDefaultTask+0x2b0>)
 8003ade:	4a36      	ldr	r2, [pc, #216]	; (8003bb8 <StartDefaultTask+0x2b4>)
 8003ae0:	f003 fbba 	bl	8007258 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);	// fast interval DAC timer sample rate
 8003ae4:	4835      	ldr	r0, [pc, #212]	; (8003bbc <StartDefaultTask+0x2b8>)
 8003ae6:	f009 faf3 	bl	800d0d0 <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8003aea:	f010 fc4d 	bl	8014388 <xTaskGetCurrentTaskHandle>
 8003aee:	4b34      	ldr	r3, [pc, #208]	; (8003bc0 <StartDefaultTask+0x2bc>)
 8003af0:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8003af2:	f002 f967 	bl	8005dc4 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8003af6:	4b33      	ldr	r3, [pc, #204]	; (8003bc4 <StartDefaultTask+0x2c0>)
	uip = locateudp();
 8003af8:	4601      	mov	r1, r0
	main_init_done = 1; // let lptask now main has initialised
 8003afa:	2201      	movs	r2, #1
	printf("Waiting for lptask to start\n");
 8003afc:	4832      	ldr	r0, [pc, #200]	; (8003bc8 <StartDefaultTask+0x2c4>)
	uip = locateudp();
 8003afe:	6031      	str	r1, [r6, #0]
	main_init_done = 1; // let lptask now main has initialised
 8003b00:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8003b02:	f01e fe33 	bl	802276c <puts>
	while (lptask_init_done == 0)
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	b92b      	cbnz	r3, 8003b16 <StartDefaultTask+0x212>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8003b0a:	2064      	movs	r0, #100	; 0x64
 8003b0c:	f00f f832 	bl	8012b74 <osDelay>
	while (lptask_init_done == 0)
 8003b10:	6823      	ldr	r3, [r4, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f9      	beq.n	8003b0a <StartDefaultTask+0x206>
	startadc();		// start the ADC DMA loop
 8003b16:	f7fc ffd5 	bl	8000ac4 <startadc>
		startudp(uip);	// should never return
 8003b1a:	6830      	ldr	r0, [r6, #0]
 8003b1c:	f002 f986 	bl	8005e2c <startudp>
		printf("UDP stream exited!!!\n\r");
 8003b20:	482a      	ldr	r0, [pc, #168]	; (8003bcc <StartDefaultTask+0x2c8>)
 8003b22:	f01e fd87 	bl	8022634 <iprintf>
		rebootme();
 8003b26:	f7fe ff6b 	bl	8002a00 <rebootme>
		printf("TIM_Base_Start_DMA err %i", err);
 8003b2a:	4601      	mov	r1, r0
 8003b2c:	4828      	ldr	r0, [pc, #160]	; (8003bd0 <StartDefaultTask+0x2cc>)
 8003b2e:	f01e fd81 	bl	8022634 <iprintf>
		Error_Handler();
 8003b32:	f7ff f855 	bl	8002be0 <Error_Handler>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8003b36:	4827      	ldr	r0, [pc, #156]	; (8003bd4 <StartDefaultTask+0x2d0>)
 8003b38:	f01e fd7c 	bl	8022634 <iprintf>
 8003b3c:	e767      	b.n	8003a0e <StartDefaultTask+0x10a>
 8003b3e:	bf00      	nop
 8003b40:	2001ae58 	.word	0x2001ae58
 8003b44:	40020800 	.word	0x40020800
 8003b48:	08027690 	.word	0x08027690
 8003b4c:	1ff0f428 	.word	0x1ff0f428
 8003b50:	1ff0f424 	.word	0x1ff0f424
 8003b54:	1ff0f420 	.word	0x1ff0f420
 8003b58:	080276e0 	.word	0x080276e0
 8003b5c:	2001c018 	.word	0x2001c018
 8003b60:	08027720 	.word	0x08027720
 8003b64:	40020c00 	.word	0x40020c00
 8003b68:	08027748 	.word	0x08027748
 8003b6c:	2002e0ac 	.word	0x2002e0ac
 8003b70:	2001bb50 	.word	0x2001bb50
 8003b74:	08002a2d 	.word	0x08002a2d
 8003b78:	080020f1 	.word	0x080020f1
 8003b7c:	2001ad9c 	.word	0x2001ad9c
 8003b80:	2001ae48 	.word	0x2001ae48
 8003b84:	02a62b1c 	.word	0x02a62b1c
 8003b88:	08027790 	.word	0x08027790
 8003b8c:	2001b5f0 	.word	0x2001b5f0
 8003b90:	2001b7ac 	.word	0x2001b7ac
 8003b94:	2001b5f4 	.word	0x2001b5f4
 8003b98:	2001b240 	.word	0x2001b240
 8003b9c:	080277c0 	.word	0x080277c0
 8003ba0:	2001b23c 	.word	0x2001b23c
 8003ba4:	080277ec 	.word	0x080277ec
 8003ba8:	20001c48 	.word	0x20001c48
 8003bac:	08027814 	.word	0x08027814
 8003bb0:	08027830 	.word	0x08027830
 8003bb4:	2001b514 	.word	0x2001b514
 8003bb8:	08027880 	.word	0x08027880
 8003bbc:	2001b928 	.word	0x2001b928
 8003bc0:	200007e0 	.word	0x200007e0
 8003bc4:	20001c4c 	.word	0x20001c4c
 8003bc8:	0802784c 	.word	0x0802784c
 8003bcc:	08027868 	.word	0x08027868
 8003bd0:	080277a4 	.word	0x080277a4
 8003bd4:	08027770 	.word	0x08027770
 8003bd8:	2001aeb8 	.word	0x2001aeb8

08003bdc <assert_failed>:
{
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop

08003be0 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8003be0:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8003be2:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8003be4:	b083      	sub	sp, #12
 8003be6:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 8003be8:	d009      	beq.n	8003bfe <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8003bea:	230a      	movs	r3, #10
 8003bec:	2201      	movs	r2, #1
 8003bee:	a901      	add	r1, sp, #4
 8003bf0:	4808      	ldr	r0, [pc, #32]	; (8003c14 <__io_putchar+0x34>)
 8003bf2:	f00c fd61 	bl	80106b8 <HAL_UART_Transmit>

	return ch;
	}
}
 8003bf6:	9801      	ldr	r0, [sp, #4]
 8003bf8:	b003      	add	sp, #12
 8003bfa:	f85d fb04 	ldr.w	pc, [sp], #4
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2202      	movs	r2, #2
 8003c02:	4905      	ldr	r1, [pc, #20]	; (8003c18 <__io_putchar+0x38>)
 8003c04:	4803      	ldr	r0, [pc, #12]	; (8003c14 <__io_putchar+0x34>)
 8003c06:	f00c fd57 	bl	80106b8 <HAL_UART_Transmit>
}
 8003c0a:	9801      	ldr	r0, [sp, #4]
 8003c0c:	b003      	add	sp, #12
 8003c0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c12:	bf00      	nop
 8003c14:	2001b7f8 	.word	0x2001b7f8
 8003c18:	08027f80 	.word	0x08027f80

08003c1c <calcepoch32>:
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 8003c1c:	b538      	push	{r3, r4, r5, lr}
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003c1e:	4b0f      	ldr	r3, [pc, #60]	; (8003c5c <calcepoch32+0x40>)
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8003c20:	f04f 34ff 	mov.w	r4, #4294967295
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003c24:	480e      	ldr	r0, [pc, #56]	; (8003c60 <calcepoch32+0x44>)
 8003c26:	891a      	ldrh	r2, [r3, #8]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8003c28:	7a99      	ldrb	r1, [r3, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003c2a:	b292      	uxth	r2, r2
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8003c2c:	7add      	ldrb	r5, [r3, #11]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8003c2e:	4421      	add	r1, r4
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8003c30:	6204      	str	r4, [r0, #32]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003c32:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
	now.tm_hour = statuspkt.NavPvt.hour;
 8003c36:	7b1c      	ldrb	r4, [r3, #12]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003c38:	e9c0 1204 	strd	r1, r2, [r0, #16]
	now.tm_min = statuspkt.NavPvt.min;
 8003c3c:	7b5a      	ldrb	r2, [r3, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8003c3e:	7b9b      	ldrb	r3, [r3, #14]
	now.tm_hour = statuspkt.NavPvt.hour;
 8003c40:	e9c0 4502 	strd	r4, r5, [r0, #8]
	now.tm_sec = statuspkt.NavPvt.sec;
 8003c44:	e9c0 3200 	strd	r3, r2, [r0]

	epochtime = mktime(getgpstime());
 8003c48:	f01d fe62 	bl	8021910 <mktime>
 8003c4c:	4a05      	ldr	r2, [pc, #20]	; (8003c64 <calcepoch32+0x48>)
 8003c4e:	4603      	mov	r3, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 8003c50:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8003c54:	e9c2 3100 	strd	r3, r1, [r2]
}
 8003c58:	4418      	add	r0, r3
 8003c5a:	bd38      	pop	{r3, r4, r5, pc}
 8003c5c:	2001ad9c 	.word	0x2001ad9c
 8003c60:	2001b9d8 	.word	0x2001b9d8
 8003c64:	2001ba58 	.word	0x2001ba58

08003c68 <printPacket>:
		9600L,
//4800L,
		};

// Function, printing packet to the PC's serial in hexadecimal form
void printPacket(byte *msg, byte *packet, byte len) {
 8003c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c6c:	b082      	sub	sp, #8
	char temp[3];
	static int cnt = 0;

	for (byte i = 0; i < len; i++) {
 8003c6e:	b33a      	cbz	r2, 8003cc0 <printPacket+0x58>
 8003c70:	4607      	mov	r7, r0
 8003c72:	4616      	mov	r6, r2
 8003c74:	1e4d      	subs	r5, r1, #1
 8003c76:	2400      	movs	r4, #0
		if (i % 16 == 0) {
			printf("\n\r%d %s:", cnt++, msg);
 8003c78:	f8df a054 	ldr.w	sl, [pc, #84]	; 8003cd0 <printPacket+0x68>
 8003c7c:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8003cd4 <printPacket+0x6c>
		} else {
			printf(" ");
		}
		sprintf(temp, "%.2X", packet[i]);
 8003c80:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8003cd8 <printPacket+0x70>
 8003c84:	e013      	b.n	8003cae <printPacket+0x46>
			printf("\n\r%d %s:", cnt++, msg);
 8003c86:	f8da 1000 	ldr.w	r1, [sl]
 8003c8a:	1c4b      	adds	r3, r1, #1
 8003c8c:	f8ca 3000 	str.w	r3, [sl]
 8003c90:	f01e fcd0 	bl	8022634 <iprintf>
	for (byte i = 0; i < len; i++) {
 8003c94:	3401      	adds	r4, #1
		sprintf(temp, "%.2X", packet[i]);
 8003c96:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8003c9a:	4641      	mov	r1, r8
 8003c9c:	a801      	add	r0, sp, #4
	for (byte i = 0; i < len; i++) {
 8003c9e:	b2e4      	uxtb	r4, r4
		sprintf(temp, "%.2X", packet[i]);
 8003ca0:	f01e fe40 	bl	8022924 <siprintf>
		printf(temp);
 8003ca4:	a801      	add	r0, sp, #4
 8003ca6:	f01e fcc5 	bl	8022634 <iprintf>
	for (byte i = 0; i < len; i++) {
 8003caa:	42a6      	cmp	r6, r4
 8003cac:	d008      	beq.n	8003cc0 <printPacket+0x58>
		if (i % 16 == 0) {
 8003cae:	f014 0f0f 	tst.w	r4, #15
			printf("\n\r%d %s:", cnt++, msg);
 8003cb2:	463a      	mov	r2, r7
 8003cb4:	4648      	mov	r0, r9
		if (i % 16 == 0) {
 8003cb6:	d0e6      	beq.n	8003c86 <printPacket+0x1e>
			printf(" ");
 8003cb8:	2020      	movs	r0, #32
 8003cba:	f01e fcd3 	bl	8022664 <putchar>
 8003cbe:	e7e9      	b.n	8003c94 <printPacket+0x2c>
	}
	printf("\n\r");
 8003cc0:	4802      	ldr	r0, [pc, #8]	; (8003ccc <printPacket+0x64>)
 8003cc2:	f01e fcb7 	bl	8022634 <iprintf>
}
 8003cc6:	b002      	add	sp, #8
 8003cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ccc:	0802787c 	.word	0x0802787c
 8003cd0:	20001c64 	.word	0x20001c64
 8003cd4:	08027f84 	.word	0x08027f84
 8003cd8:	08027f90 	.word	0x08027f90

08003cdc <restoreDefaults>:

// UBLOX revert to defaults
// B5 62 06 09 0D 00 FF FF 00 00 00 00 00 00 FF FF 00 00 03 1B 9A

// Function, sending packet to the receiver to restore default configuration
void restoreDefaults() {
 8003cdc:	b530      	push	{r4, r5, lr}
			0x17, // payload
			0x2F, // CK_A
			0xAE, // CK_B
			};
#endif
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003cde:	4d09      	ldr	r5, [pc, #36]	; (8003d04 <restoreDefaults+0x28>)
void restoreDefaults() {
 8003ce0:	b087      	sub	sp, #28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003ce2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ce4:	466c      	mov	r4, sp
 8003ce6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ce8:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003cec:	2364      	movs	r3, #100	; 0x64
 8003cee:	2215      	movs	r2, #21
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003cf0:	f844 0b04 	str.w	r0, [r4], #4
 8003cf4:	7021      	strb	r1, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003cf6:	4669      	mov	r1, sp
 8003cf8:	4803      	ldr	r0, [pc, #12]	; (8003d08 <restoreDefaults+0x2c>)
 8003cfa:	f00c fcdd 	bl	80106b8 <HAL_UART_Transmit>
			0x00, 0x00, 0x03, 0x1B, 0x9A };

	sendPacket(packet, sizeof(packet));
}
 8003cfe:	b007      	add	sp, #28
 8003d00:	bd30      	pop	{r4, r5, pc}
 8003d02:	bf00      	nop
 8003d04:	08026848 	.word	0x08026848
 8003d08:	2001b6a0 	.word	0x2001b6a0

08003d0c <askneo_ver>:

void askneo_ver() {
 8003d0c:	b510      	push	{r4, lr}
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8003d0e:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <askneo_ver+0x28>)
void askneo_ver() {
 8003d10:	b082      	sub	sp, #8
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8003d12:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003d16:	466c      	mov	r4, sp
 8003d18:	e884 0003 	stmia.w	r4, {r0, r1}

	printf("Checking for Neo GPS...\n");
 8003d1c:	4806      	ldr	r0, [pc, #24]	; (8003d38 <askneo_ver+0x2c>)
 8003d1e:	f01e fd25 	bl	802276c <puts>
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003d22:	4621      	mov	r1, r4
 8003d24:	2364      	movs	r3, #100	; 0x64
 8003d26:	2208      	movs	r2, #8
 8003d28:	4804      	ldr	r0, [pc, #16]	; (8003d3c <askneo_ver+0x30>)
 8003d2a:	f00c fcc5 	bl	80106b8 <HAL_UART_Transmit>
	sendPacket(packet, sizeof(packet));
}
 8003d2e:	b002      	add	sp, #8
 8003d30:	bd10      	pop	{r4, pc}
 8003d32:	bf00      	nop
 8003d34:	08026860 	.word	0x08026860
 8003d38:	08027f98 	.word	0x08027f98
 8003d3c:	2001b6a0 	.word	0x2001b6a0

08003d40 <disableNmea>:

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8003d40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003d44:	4c21      	ldr	r4, [pc, #132]	; (8003dcc <disableNmea+0x8c>)
void disableNmea() {
 8003d46:	b08f      	sub	sp, #60	; 0x3c
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8003d48:	2700      	movs	r7, #0
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003d4a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8003dd0 <disableNmea+0x90>
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003d4e:	ad04      	add	r5, sp, #16
 8003d50:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 8003d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d56:	462e      	mov	r6, r5
 8003d58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d5e:	e894 0003 	ldmia.w	r4, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8003d62:	f104 0208 	add.w	r2, r4, #8
 8003d66:	ab01      	add	r3, sp, #4
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003d68:	e885 0003 	stmia.w	r5, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8003d6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d6e:	f10d 050d 	add.w	r5, sp, #13
 8003d72:	0c14      	lsrs	r4, r2, #16
 8003d74:	c303      	stmia	r3!, {r0, r1}
 8003d76:	f823 2b02 	strh.w	r2, [r3], #2
 8003d7a:	701c      	strb	r4, [r3, #0]
		packet[packetSize - 1] = 0x00;
 8003d7c:	2400      	movs	r4, #0
			packet[payloadOffset + j] = messages[i][j];
 8003d7e:	7831      	ldrb	r1, [r6, #0]
 8003d80:	7873      	ldrb	r3, [r6, #1]
 8003d82:	f10d 0206 	add.w	r2, sp, #6
		packet[packetSize - 1] = 0x00;
 8003d86:	46a4      	mov	ip, r4
		packet[packetSize - 2] = 0x00;
 8003d88:	f88d 700d 	strb.w	r7, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8003d8c:	f88d 700e 	strb.w	r7, [sp, #14]
			packet[payloadOffset + j] = messages[i][j];
 8003d90:	f88d 100a 	strb.w	r1, [sp, #10]
 8003d94:	f88d 300b 	strb.w	r3, [sp, #11]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8003d98:	f812 3b01 	ldrb.w	r3, [r2], #1
 8003d9c:	4463      	add	r3, ip
		for (byte j = 0; j < packetSize - 4; j++) {
 8003d9e:	4295      	cmp	r5, r2
			packet[packetSize - 2] += packet[2 + j];
 8003da0:	fa5f fc83 	uxtb.w	ip, r3
			packet[packetSize - 1] += packet[packetSize - 2];
 8003da4:	4464      	add	r4, ip
 8003da6:	b2e4      	uxtb	r4, r4
		for (byte j = 0; j < packetSize - 4; j++) {
 8003da8:	d1f6      	bne.n	8003d98 <disableNmea+0x58>
 8003daa:	3602      	adds	r6, #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003dac:	2364      	movs	r3, #100	; 0x64
 8003dae:	220b      	movs	r2, #11
 8003db0:	a901      	add	r1, sp, #4
 8003db2:	4640      	mov	r0, r8
 8003db4:	f88d c00d 	strb.w	ip, [sp, #13]
 8003db8:	f88d 400e 	strb.w	r4, [sp, #14]
 8003dbc:	f00c fc7c 	bl	80106b8 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8003dc0:	454e      	cmp	r6, r9
 8003dc2:	d1db      	bne.n	8003d7c <disableNmea+0x3c>
		}

		sendPacket(packet, packetSize);
	}
}
 8003dc4:	b00f      	add	sp, #60	; 0x3c
 8003dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003dca:	bf00      	nop
 8003dcc:	08026868 	.word	0x08026868
 8003dd0:	2001b6a0 	.word	0x2001b6a0

08003dd4 <changeFrequency>:
	sendPacket(packet, sizeof(packet));
}

// Function, sending packet to the receiver to change frequency to 100 ms
#define SEC 1
void changeFrequency() {
 8003dd4:	b510      	push	{r4, lr}
	// CFG-RATE packet
	byte packet[] = { 0xB5, // sync char 1
 8003dd6:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <changeFrequency+0x20>)
void changeFrequency() {
 8003dd8:	b084      	sub	sp, #16
	byte packet[] = { 0xB5, // sync char 1
 8003dda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ddc:	466c      	mov	r4, sp
 8003dde:	c407      	stmia	r4!, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003de0:	220e      	movs	r2, #14
	byte packet[] = { 0xB5, // sync char 1
 8003de2:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003de4:	4669      	mov	r1, sp
 8003de6:	2364      	movs	r3, #100	; 0x64
 8003de8:	4803      	ldr	r0, [pc, #12]	; (8003df8 <changeFrequency+0x24>)
 8003dea:	f00c fc65 	bl	80106b8 <HAL_UART_Transmit>
			0x01, // CK_A
			0x39, // CK_B
#endif
			};
	sendPacket(packet, sizeof(packet));
}
 8003dee:	b004      	add	sp, #16
 8003df0:	bd10      	pop	{r4, pc}
 8003df2:	bf00      	nop
 8003df4:	080268b8 	.word	0x080268b8
 8003df8:	2001b6a0 	.word	0x2001b6a0

08003dfc <disableUnnecessaryChannels>:

// Function, sending packet to the receiver to disable unnecessary channels
void disableUnnecessaryChannels() {
 8003dfc:	b530      	push	{r4, r5, lr}
	// CFG-GNSS packet
	byte packet[] = { 0xB5, // sync char 1
 8003dfe:	4d09      	ldr	r5, [pc, #36]	; (8003e24 <disableUnnecessaryChannels+0x28>)
void disableUnnecessaryChannels() {
 8003e00:	b08d      	sub	sp, #52	; 0x34
	byte packet[] = { 0xB5, // sync char 1
 8003e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e04:	ac01      	add	r4, sp, #4
 8003e06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e10:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8003e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e16:	222c      	movs	r2, #44	; 0x2c
 8003e18:	a901      	add	r1, sp, #4
 8003e1a:	4803      	ldr	r0, [pc, #12]	; (8003e28 <disableUnnecessaryChannels+0x2c>)
 8003e1c:	f00c fc4c 	bl	80106b8 <HAL_UART_Transmit>
			0xA4, // CK_A
			0x25, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8003e20:	b00d      	add	sp, #52	; 0x34
 8003e22:	bd30      	pop	{r4, r5, pc}
 8003e24:	080268c8 	.word	0x080268c8
 8003e28:	2001b6a0 	.word	0x2001b6a0

08003e2c <enableNavPvt>:

// Function, sending packet to the receiver to enable NAV-PVT messages
void enableNavPvt() {
 8003e2c:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, // sync char 1
 8003e2e:	4a08      	ldr	r2, [pc, #32]	; (8003e50 <enableNavPvt+0x24>)
void enableNavPvt() {
 8003e30:	b085      	sub	sp, #20
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e32:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8003e34:	ac01      	add	r4, sp, #4
 8003e36:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e38:	c403      	stmia	r4!, {r0, r1}
 8003e3a:	0c15      	lsrs	r5, r2, #16
 8003e3c:	f824 2b02 	strh.w	r2, [r4], #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e40:	a901      	add	r1, sp, #4
 8003e42:	220b      	movs	r2, #11
 8003e44:	4803      	ldr	r0, [pc, #12]	; (8003e54 <enableNavPvt+0x28>)
	byte packet[] = { 0xB5, // sync char 1
 8003e46:	7025      	strb	r5, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e48:	f00c fc36 	bl	80106b8 <HAL_UART_Transmit>
			0x13, // CK_A
			0x51, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8003e4c:	b005      	add	sp, #20
 8003e4e:	bd30      	pop	{r4, r5, pc}
 8003e50:	080268f4 	.word	0x080268f4
 8003e54:	2001b6a0 	.word	0x2001b6a0

08003e58 <enableNaTP5>:

// Function, to set time pulse2 to interval of 1pps
// pulse only running when GPS locked to UTC
void enableNaTP5() {
 8003e58:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8003e5a:	4d09      	ldr	r5, [pc, #36]	; (8003e80 <enableNaTP5+0x28>)
void enableNaTP5() {
 8003e5c:	b08b      	sub	sp, #44	; 0x2c
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8003e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e60:	466c      	mov	r4, sp
 8003e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e68:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e6c:	2364      	movs	r3, #100	; 0x64
 8003e6e:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8003e70:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8003e74:	4669      	mov	r1, sp
 8003e76:	4803      	ldr	r0, [pc, #12]	; (8003e84 <enableNaTP5+0x2c>)
 8003e78:	f00c fc1e 	bl	80106b8 <HAL_UART_Transmit>
			0x0F, 0x00, 0x40, 0x42, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA0, 0x86, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xF7, 0x00, 0x00, 0x00, 0xC9, 0x97 };

	sendPacket(packet, sizeof(packet));
}
 8003e7c:	b00b      	add	sp, #44	; 0x2c
 8003e7e:	bd30      	pop	{r4, r5, pc}
 8003e80:	08026900 	.word	0x08026900
 8003e84:	2001b6a0 	.word	0x2001b6a0

08003e88 <IsPacketReady>:
}

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8003e88:	4931      	ldr	r1, [pc, #196]	; (8003f50 <IsPacketReady+0xc8>)
int IsPacketReady(unsigned char c) {
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	b4f0      	push	{r4, r5, r6, r7}
	unsigned char p = UbxGpsv.carriagePosition;
 8003e8e:	78cb      	ldrb	r3, [r1, #3]
	static volatile int len = 0;

	if (p < 4)     // this looks for PVT messages
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d814      	bhi.n	8003ebe <IsPacketReady+0x36>
			{
		// are we starting a packet?
		if ((c == UBXGPS_HEADER[p]) || (c == UBXGPS_HEADER2[p])) {
 8003e94:	482f      	ldr	r0, [pc, #188]	; (8003f54 <IsPacketReady+0xcc>)
 8003e96:	461c      	mov	r4, r3
 8003e98:	5cc0      	ldrb	r0, [r0, r3]
 8003e9a:	4290      	cmp	r0, r2
 8003e9c:	d00a      	beq.n	8003eb4 <IsPacketReady+0x2c>
 8003e9e:	482e      	ldr	r0, [pc, #184]	; (8003f58 <IsPacketReady+0xd0>)
 8003ea0:	5cc0      	ldrb	r0, [r0, r3]
 8003ea2:	4290      	cmp	r0, r2
 8003ea4:	d006      	beq.n	8003eb4 <IsPacketReady+0x2c>
			PACKETstore[p++] = c;
		} else {
			p = 0;
			len = 0;
 8003ea6:	4a2d      	ldr	r2, [pc, #180]	; (8003f5c <IsPacketReady+0xd4>)
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return 0;
 8003eac:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 8003eae:	70cb      	strb	r3, [r1, #3]
}
 8003eb0:	bcf0      	pop	{r4, r5, r6, r7}
 8003eb2:	4770      	bx	lr
			PACKETstore[p++] = c;
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	482a      	ldr	r0, [pc, #168]	; (8003f60 <IsPacketReady+0xd8>)
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	5502      	strb	r2, [r0, r4]
 8003ebc:	e7f6      	b.n	8003eac <IsPacketReady+0x24>
		if (p < 6) {
 8003ebe:	2b05      	cmp	r3, #5
 8003ec0:	d928      	bls.n	8003f14 <IsPacketReady+0x8c>
		if (p == 6) {
 8003ec2:	2b06      	cmp	r3, #6
 8003ec4:	d02d      	beq.n	8003f22 <IsPacketReady+0x9a>
 8003ec6:	4c25      	ldr	r4, [pc, #148]	; (8003f5c <IsPacketReady+0xd4>)
		if (p < (2 + 4 + len + 2)) {
 8003ec8:	6820      	ldr	r0, [r4, #0]
 8003eca:	461d      	mov	r5, r3
 8003ecc:	3007      	adds	r0, #7
 8003ece:	4298      	cmp	r0, r3
 8003ed0:	dbec      	blt.n	8003eac <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8003ed2:	3301      	adds	r3, #1
			if (p == (2 + 4 + len + 2)) {
 8003ed4:	6820      	ldr	r0, [r4, #0]
			PACKETstore[p++] = c;
 8003ed6:	4e22      	ldr	r6, [pc, #136]	; (8003f60 <IsPacketReady+0xd8>)
 8003ed8:	b2db      	uxtb	r3, r3
			if (p == (2 + 4 + len + 2)) {
 8003eda:	3008      	adds	r0, #8
			PACKETstore[p++] = c;
 8003edc:	5572      	strb	r2, [r6, r5]
			if (p == (2 + 4 + len + 2)) {
 8003ede:	4283      	cmp	r3, r0
 8003ee0:	d1e4      	bne.n	8003eac <IsPacketReady+0x24>
				if (isGoodChecksum(len)) {
 8003ee2:	f8d4 c000 	ldr.w	ip, [r4]
				UbxGpsv.carriagePosition = p;
 8003ee6:	2200      	movs	r2, #0
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8003ee8:	f11c 0f03 	cmn.w	ip, #3
				UbxGpsv.carriagePosition = p;
 8003eec:	70ca      	strb	r2, [r1, #3]
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8003eee:	db2c      	blt.n	8003f4a <IsPacketReady+0xc2>
 8003ef0:	1d77      	adds	r7, r6, #5
 8003ef2:	1c70      	adds	r0, r6, #1
	unsigned char CK_A = 0;
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	4467      	add	r7, ip
		CK_A = CK_A + PACKETstore[i];
 8003ef8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8003efc:	442b      	add	r3, r5
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8003efe:	42b8      	cmp	r0, r7
		CK_A = CK_A + PACKETstore[i];
 8003f00:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 8003f02:	441a      	add	r2, r3
 8003f04:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8003f06:	d1f7      	bne.n	8003ef8 <IsPacketReady+0x70>
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8003f08:	4466      	add	r6, ip
 8003f0a:	79b0      	ldrb	r0, [r6, #6]
 8003f0c:	4298      	cmp	r0, r3
 8003f0e:	d014      	beq.n	8003f3a <IsPacketReady+0xb2>
				p = 0;
 8003f10:	2300      	movs	r3, #0
 8003f12:	e7cb      	b.n	8003eac <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8003f14:	4d12      	ldr	r5, [pc, #72]	; (8003f60 <IsPacketReady+0xd8>)
 8003f16:	1c5c      	adds	r4, r3, #1
			return (0);
 8003f18:	2000      	movs	r0, #0
			PACKETstore[p++] = c;
 8003f1a:	54ea      	strb	r2, [r5, r3]
			UbxGpsv.carriagePosition = p;
 8003f1c:	70cc      	strb	r4, [r1, #3]
}
 8003f1e:	bcf0      	pop	{r4, r5, r6, r7}
 8003f20:	4770      	bx	lr
			len = PACKETstore[4] + (PACKETstore[5] * 256);
 8003f22:	4d0f      	ldr	r5, [pc, #60]	; (8003f60 <IsPacketReady+0xd8>)
 8003f24:	4c0d      	ldr	r4, [pc, #52]	; (8003f5c <IsPacketReady+0xd4>)
 8003f26:	796e      	ldrb	r6, [r5, #5]
 8003f28:	7928      	ldrb	r0, [r5, #4]
 8003f2a:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 8003f2e:	6020      	str	r0, [r4, #0]
			if (len >= sizeof(PACKETstore)) {	// oversize
 8003f30:	6820      	ldr	r0, [r4, #0]
 8003f32:	287f      	cmp	r0, #127	; 0x7f
 8003f34:	d9c8      	bls.n	8003ec8 <IsPacketReady+0x40>
				return 0;
 8003f36:	2000      	movs	r0, #0
 8003f38:	e7ba      	b.n	8003eb0 <IsPacketReady+0x28>
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8003f3a:	79f3      	ldrb	r3, [r6, #7]
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d1e7      	bne.n	8003f10 <IsPacketReady+0x88>
					gpsgood = 1;
 8003f40:	2201      	movs	r2, #1
 8003f42:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <IsPacketReady+0xdc>)
					return len;
 8003f44:	6820      	ldr	r0, [r4, #0]
					gpsgood = 1;
 8003f46:	601a      	str	r2, [r3, #0]
					return len;
 8003f48:	e7b2      	b.n	8003eb0 <IsPacketReady+0x28>
	unsigned char CK_A = 0;
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	e7dc      	b.n	8003f08 <IsPacketReady+0x80>
 8003f4e:	bf00      	nop
 8003f50:	2000025c 	.word	0x2000025c
 8003f54:	08028150 	.word	0x08028150
 8003f58:	08028154 	.word	0x08028154
 8003f5c:	20001c70 	.word	0x20001c70
 8003f60:	2001ba64 	.word	0x2001ba64
 8003f64:	20001c6c 	.word	0x20001c6c

08003f68 <setupneo>:
		printf("0x%02x ", data);
	}
}

// init neo7
HAL_StatusTypeDef setupneo() {
 8003f68:	b510      	push	{r4, lr}
	 * @param Size: amount of data to be received.
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */
	stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	4922      	ldr	r1, [pc, #136]	; (8003ff8 <setupneo+0x90>)
 8003f6e:	4823      	ldr	r0, [pc, #140]	; (8003ffc <setupneo+0x94>)
 8003f70:	f00c fd9c 	bl	8010aac <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8003f74:	4604      	mov	r4, r0
 8003f76:	bbc8      	cbnz	r0, 8003fec <setupneo+0x84>
		return (stat);
	}

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8003f78:	f7ff fee2 	bl	8003d40 <disableNmea>
	osDelay(500);
 8003f7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f80:	f00e fdf8 	bl	8012b74 <osDelay>

	// is there a device - what is it running?
	askneo_ver();
 8003f84:	f7ff fec2 	bl	8003d0c <askneo_ver>
	osDelay(500);
 8003f88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f8c:	f00e fdf2 	bl	8012b74 <osDelay>

	restoreDefaults();
 8003f90:	f7ff fea4 	bl	8003cdc <restoreDefaults>
	osDelay(1500);
 8003f94:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003f98:	f00e fdec 	bl	8012b74 <osDelay>

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8003f9c:	4818      	ldr	r0, [pc, #96]	; (8004000 <setupneo+0x98>)
 8003f9e:	f01e fb49 	bl	8022634 <iprintf>

	changeFrequency();
 8003fa2:	f7ff ff17 	bl	8003dd4 <changeFrequency>
	osDelay(500);
 8003fa6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003faa:	f00e fde3 	bl	8012b74 <osDelay>

	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8003fae:	4815      	ldr	r0, [pc, #84]	; (8004004 <setupneo+0x9c>)
 8003fb0:	f01e fbdc 	bl	802276c <puts>
	disableUnnecessaryChannels();
 8003fb4:	f7ff ff22 	bl	8003dfc <disableUnnecessaryChannels>
	osDelay(500);
 8003fb8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fbc:	f00e fdda 	bl	8012b74 <osDelay>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8003fc0:	4811      	ldr	r0, [pc, #68]	; (8004008 <setupneo+0xa0>)
 8003fc2:	f01e fb37 	bl	8022634 <iprintf>
	enableNavPvt();
 8003fc6:	f7ff ff31 	bl	8003e2c <enableNavPvt>
	osDelay(500);
 8003fca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fce:	f00e fdd1 	bl	8012b74 <osDelay>

// Enable Time pulse
	enableNaTP5();
 8003fd2:	f7ff ff41 	bl	8003e58 <enableNaTP5>
	osDelay(500);
 8003fd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003fda:	f00e fdcb 	bl	8012b74 <osDelay>

	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8003fde:	4b0b      	ldr	r3, [pc, #44]	; (800400c <setupneo+0xa4>)
	printf("NEO: Auto-configuration is complete\n\r");
 8003fe0:	480b      	ldr	r0, [pc, #44]	; (8004010 <setupneo+0xa8>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8003fe2:	765c      	strb	r4, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 8003fe4:	f01e fb26 	bl	8022634 <iprintf>
		printf("Err HAL_UART_Receive_DMA2 %d usart6\n", stat);
	}
#endif
//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8003fe8:	4620      	mov	r0, r4
 8003fea:	bd10      	pop	{r4, pc}
		printf("Err HAL_UART_Receive_DMA1 %d usart6\n", stat);
 8003fec:	4601      	mov	r1, r0
 8003fee:	4809      	ldr	r0, [pc, #36]	; (8004014 <setupneo+0xac>)
 8003ff0:	f01e fb20 	bl	8022634 <iprintf>
}
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	bd10      	pop	{r4, pc}
 8003ff8:	20001c74 	.word	0x20001c74
 8003ffc:	2001b6a0 	.word	0x2001b6a0
 8004000:	08027fd8 	.word	0x08027fd8
 8004004:	08028008 	.word	0x08028008
 8004008:	08028030 	.word	0x08028030
 800400c:	2001ad9c 	.word	0x2001ad9c
 8004010:	08028054 	.word	0x08028054
 8004014:	08027fb0 	.word	0x08027fb0

08004018 <HAL_UART_RxCpltCallback>:
//	unsigned char data;
	HAL_StatusTypeDef stat;
	volatile int len;

//	printf("UART6 RxCpl");
	if (huart->Instance == USART6) { //our UART
 8004018:	4a30      	ldr	r2, [pc, #192]	; (80040dc <HAL_UART_RxCpltCallback+0xc4>)
 800401a:	6803      	ldr	r3, [r0, #0]
 800401c:	4293      	cmp	r3, r2
 800401e:	d007      	beq.n	8004030 <HAL_UART_RxCpltCallback+0x18>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
				break;
			}
		}
	} else {
		if (huart->Instance == UART5) {
 8004020:	4a2f      	ldr	r2, [pc, #188]	; (80040e0 <HAL_UART_RxCpltCallback+0xc8>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d002      	beq.n	800402c <HAL_UART_RxCpltCallback+0x14>
			uart5_rxdone();
		} else
			printf("USART unknown uart int\n");
 8004026:	482f      	ldr	r0, [pc, #188]	; (80040e4 <HAL_UART_RxCpltCallback+0xcc>)
 8004028:	f01e bba0 	b.w	802276c <puts>
			uart5_rxdone();
 800402c:	f7fd b806 	b.w	800103c <uart5_rxdone>
		data = rxdatabuf[0];
 8004030:	492d      	ldr	r1, [pc, #180]	; (80040e8 <HAL_UART_RxCpltCallback+0xd0>)
		flag = 1;
 8004032:	4b2e      	ldr	r3, [pc, #184]	; (80040ec <HAL_UART_RxCpltCallback+0xd4>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004034:	b570      	push	{r4, r5, r6, lr}
		flag = 1;
 8004036:	2501      	movs	r5, #1
 8004038:	4604      	mov	r4, r0
		data = rxdatabuf[0];
 800403a:	4e2d      	ldr	r6, [pc, #180]	; (80040f0 <HAL_UART_RxCpltCallback+0xd8>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800403c:	b082      	sub	sp, #8
		data = rxdatabuf[0];
 800403e:	7808      	ldrb	r0, [r1, #0]
		stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8004040:	462a      	mov	r2, r5
		flag = 1;
 8004042:	601d      	str	r5, [r3, #0]
		data = rxdatabuf[0];
 8004044:	7030      	strb	r0, [r6, #0]
		stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8004046:	482b      	ldr	r0, [pc, #172]	; (80040f4 <HAL_UART_RxCpltCallback+0xdc>)
 8004048:	f00c fd30 	bl	8010aac <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 800404c:	bb58      	cbnz	r0, 80040a6 <HAL_UART_RxCpltCallback+0x8e>
		if ((len = IsPacketReady(data)) > 0) {
 800404e:	7830      	ldrb	r0, [r6, #0]
 8004050:	f7ff ff1a 	bl	8003e88 <IsPacketReady>
 8004054:	2800      	cmp	r0, #0
 8004056:	9001      	str	r0, [sp, #4]
 8004058:	dd23      	ble.n	80040a2 <HAL_UART_RxCpltCallback+0x8a>
			switch (len) {
 800405a:	9b01      	ldr	r3, [sp, #4]
 800405c:	2b54      	cmp	r3, #84	; 0x54
 800405e:	d00a      	beq.n	8004076 <HAL_UART_RxCpltCallback+0x5e>
 8004060:	2b64      	cmp	r3, #100	; 0x64
 8004062:	d02d      	beq.n	80040c0 <HAL_UART_RxCpltCallback+0xa8>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8004064:	9a01      	ldr	r2, [sp, #4]
 8004066:	4924      	ldr	r1, [pc, #144]	; (80040f8 <HAL_UART_RxCpltCallback+0xe0>)
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	4824      	ldr	r0, [pc, #144]	; (80040fc <HAL_UART_RxCpltCallback+0xe4>)
	}
}
 800406c:	b002      	add	sp, #8
 800406e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8004072:	f7ff bdf9 	b.w	8003c68 <printPacket>
 8004076:	4b22      	ldr	r3, [pc, #136]	; (8004100 <HAL_UART_RxCpltCallback+0xe8>)
 8004078:	4a22      	ldr	r2, [pc, #136]	; (8004104 <HAL_UART_RxCpltCallback+0xec>)
 800407a:	f103 004e 	add.w	r0, r3, #78	; 0x4e
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 800407e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
				for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8004082:	4283      	cmp	r3, r0
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8004084:	f802 1f01 	strb.w	r1, [r2, #1]!
				for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8004088:	d1f9      	bne.n	800407e <HAL_UART_RxCpltCallback+0x66>
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 800408a:	f7ff fdc7 	bl	8003c1c <calcepoch32>
 800408e:	4b1e      	ldr	r3, [pc, #120]	; (8004108 <HAL_UART_RxCpltCallback+0xf0>)
 8004090:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
				if (statuspkt.NavPvt.flags & 1) { // locked
 8004094:	7e5b      	ldrb	r3, [r3, #25]
 8004096:	f013 0301 	ands.w	r3, r3, #1
 800409a:	d01c      	beq.n	80040d6 <HAL_UART_RxCpltCallback+0xbe>
					gpslocked = 1;
 800409c:	4b1b      	ldr	r3, [pc, #108]	; (800410c <HAL_UART_RxCpltCallback+0xf4>)
 800409e:	2201      	movs	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
}
 80040a2:	b002      	add	sp, #8
 80040a4:	bd70      	pop	{r4, r5, r6, pc}
			printf("Err HAL_UART_Receive_DMA3 %d usart6\n", stat);
 80040a6:	4601      	mov	r1, r0
 80040a8:	4819      	ldr	r0, [pc, #100]	; (8004110 <HAL_UART_RxCpltCallback+0xf8>)
 80040aa:	f01e fac3 	bl	8022634 <iprintf>
			__HAL_UART_CLEAR_FEFLAG(huart);
 80040ae:	6823      	ldr	r3, [r4, #0]
 80040b0:	2002      	movs	r0, #2
			__HAL_UART_CLEAR_NEFLAG(huart);
 80040b2:	2104      	movs	r1, #4
			__HAL_UART_CLEAR_OREFLAG(huart);
 80040b4:	2208      	movs	r2, #8
			__HAL_UART_CLEAR_FEFLAG(huart);
 80040b6:	6218      	str	r0, [r3, #32]
			__HAL_UART_CLEAR_NEFLAG(huart);
 80040b8:	6219      	str	r1, [r3, #32]
			__HAL_UART_CLEAR_OREFLAG(huart);
 80040ba:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_PEFLAG(huart);
 80040bc:	621d      	str	r5, [r3, #32]
 80040be:	e7c6      	b.n	800404e <HAL_UART_RxCpltCallback+0x36>
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36], &PACKETstore[46]);
 80040c0:	4b14      	ldr	r3, [pc, #80]	; (8004114 <HAL_UART_RxCpltCallback+0xfc>)
 80040c2:	4815      	ldr	r0, [pc, #84]	; (8004118 <HAL_UART_RxCpltCallback+0x100>)
 80040c4:	f1a3 020a 	sub.w	r2, r3, #10
 80040c8:	f1a3 0128 	sub.w	r1, r3, #40	; 0x28
}
 80040cc:	b002      	add	sp, #8
 80040ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36], &PACKETstore[46]);
 80040d2:	f01e baaf 	b.w	8022634 <iprintf>
					gpslocked = 0;
 80040d6:	4a0d      	ldr	r2, [pc, #52]	; (800410c <HAL_UART_RxCpltCallback+0xf4>)
 80040d8:	7013      	strb	r3, [r2, #0]
 80040da:	e7e2      	b.n	80040a2 <HAL_UART_RxCpltCallback+0x8a>
 80040dc:	40011400 	.word	0x40011400
 80040e0:	40005000 	.word	0x40005000
 80040e4:	080280ec 	.word	0x080280ec
 80040e8:	20001c74 	.word	0x20001c74
 80040ec:	20001c68 	.word	0x20001c68
 80040f0:	2001ba60 	.word	0x2001ba60
 80040f4:	2001b6a0 	.word	0x2001b6a0
 80040f8:	2001ba64 	.word	0x2001ba64
 80040fc:	080280d0 	.word	0x080280d0
 8004100:	2001ba69 	.word	0x2001ba69
 8004104:	2001ad9f 	.word	0x2001ad9f
 8004108:	2001ad9c 	.word	0x2001ad9c
 800410c:	20001cb5 	.word	0x20001cb5
 8004110:	0802807c 	.word	0x0802807c
 8004114:	2001ba92 	.word	0x2001ba92
 8004118:	080280a4 	.word	0x080280a4

0800411c <HAL_UART_ErrorCallback>:
	HAL_StatusTypeDef stat;
	uint8_t ch;
	volatile uint32_t reg;

	// whatever the error try to clear it blindly
	__HAL_UART_CLEAR_FEFLAG(huart);
 800411c:	6803      	ldr	r3, [r0, #0]
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
 800411e:	2208      	movs	r2, #8
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == USART6) { 		// GPS  UART
 8004120:	491e      	ldr	r1, [pc, #120]	; (800419c <HAL_UART_ErrorCallback+0x80>)
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004122:	b570      	push	{r4, r5, r6, lr}
	if (huart->Instance == USART6) { 		// GPS  UART
 8004124:	428b      	cmp	r3, r1
	__HAL_UART_CLEAR_FEFLAG(huart);
 8004126:	f04f 0602 	mov.w	r6, #2
	__HAL_UART_CLEAR_NEFLAG(huart);
 800412a:	f04f 0504 	mov.w	r5, #4
	__HAL_UART_CLEAR_PEFLAG(huart);
 800412e:	f04f 0401 	mov.w	r4, #1
	__HAL_UART_CLEAR_FEFLAG(huart);
 8004132:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8004134:	621d      	str	r5, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8004136:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 8004138:	621c      	str	r4, [r3, #32]
	if (huart->Instance == USART6) { 		// GPS  UART
 800413a:	d01c      	beq.n	8004176 <HAL_UART_ErrorCallback+0x5a>
		}

		return;
	}

	if (huart->Instance == UART5) { 			//LCD UART
 800413c:	4918      	ldr	r1, [pc, #96]	; (80041a0 <HAL_UART_ErrorCallback+0x84>)
 800413e:	428b      	cmp	r3, r1
 8004140:	d000      	beq.n	8004144 <HAL_UART_ErrorCallback+0x28>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 8004142:	bd70      	pop	{r4, r5, r6, pc}
		if (!(lcd_initflag)) {
 8004144:	4917      	ldr	r1, [pc, #92]	; (80041a4 <HAL_UART_ErrorCallback+0x88>)
 8004146:	6809      	ldr	r1, [r1, #0]
 8004148:	2900      	cmp	r1, #0
 800414a:	d1fa      	bne.n	8004142 <HAL_UART_ErrorCallback+0x26>
			lcduart_error = huart->ErrorCode;
 800414c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004150:	4915      	ldr	r1, [pc, #84]	; (80041a8 <HAL_UART_ErrorCallback+0x8c>)
 8004152:	6008      	str	r0, [r1, #0]
			if (UART5->ISR & USART_ISR_ORE) // Overrun Error
 8004154:	69d9      	ldr	r1, [r3, #28]
 8004156:	0708      	lsls	r0, r1, #28
 8004158:	d500      	bpl.n	800415c <HAL_UART_ErrorCallback+0x40>
				UART5->ICR = USART_ICR_ORECF;
 800415a:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_NE) // Noise Error
 800415c:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <HAL_UART_ErrorCallback+0x84>)
 800415e:	69da      	ldr	r2, [r3, #28]
 8004160:	0751      	lsls	r1, r2, #29
 8004162:	d501      	bpl.n	8004168 <HAL_UART_ErrorCallback+0x4c>
				UART5->ICR = USART_ICR_NCF;
 8004164:	2204      	movs	r2, #4
 8004166:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_FE) // Framing Error
 8004168:	4b0d      	ldr	r3, [pc, #52]	; (80041a0 <HAL_UART_ErrorCallback+0x84>)
 800416a:	69da      	ldr	r2, [r3, #28]
 800416c:	0792      	lsls	r2, r2, #30
 800416e:	d5e8      	bpl.n	8004142 <HAL_UART_ErrorCallback+0x26>
				UART5->ICR = USART_ICR_FECF;
 8004170:	2202      	movs	r2, #2
 8004172:	621a      	str	r2, [r3, #32]
}
 8004174:	bd70      	pop	{r4, r5, r6, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 8004176:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 800417a:	480c      	ldr	r0, [pc, #48]	; (80041ac <HAL_UART_ErrorCallback+0x90>)
 800417c:	f01e fa5a 	bl	8022634 <iprintf>
		stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8004180:	4622      	mov	r2, r4
 8004182:	490b      	ldr	r1, [pc, #44]	; (80041b0 <HAL_UART_ErrorCallback+0x94>)
 8004184:	480b      	ldr	r0, [pc, #44]	; (80041b4 <HAL_UART_ErrorCallback+0x98>)
 8004186:	f00c fc91 	bl	8010aac <HAL_UART_Receive_DMA>
		if ((stat != HAL_OK) && (stat != HAL_BUSY)) {
 800418a:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 800418e:	d0d8      	beq.n	8004142 <HAL_UART_ErrorCallback+0x26>
			printf("Err HAL_UART_Receive_DMA4 usart6 stat=%d\n", stat);
 8004190:	4601      	mov	r1, r0
 8004192:	4809      	ldr	r0, [pc, #36]	; (80041b8 <HAL_UART_ErrorCallback+0x9c>)
}
 8004194:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			printf("Err HAL_UART_Receive_DMA4 usart6 stat=%d\n", stat);
 8004198:	f01e ba4c 	b.w	8022634 <iprintf>
 800419c:	40011400 	.word	0x40011400
 80041a0:	40005000 	.word	0x40005000
 80041a4:	200015a8 	.word	0x200015a8
 80041a8:	20001638 	.word	0x20001638
 80041ac:	08028104 	.word	0x08028104
 80041b0:	20001c74 	.word	0x20001c74
 80041b4:	2001b6a0 	.word	0x2001b6a0
 80041b8:	08028124 	.word	0x08028124

080041bc <cycleleds>:
//////////////////////////////////////////////
//
// Initialise and test the LEDS by cycling them
//
//////////////////////////////////////////////
void cycleleds(void) {
 80041bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041be:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 80041c0:	4a1b      	ldr	r2, [pc, #108]	; (8004230 <cycleleds+0x74>)
	LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin };

	int i;

	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80041c2:	4f1c      	ldr	r7, [pc, #112]	; (8004234 <cycleleds+0x78>)
 80041c4:	ac01      	add	r4, sp, #4
 80041c6:	f10d 050e 	add.w	r5, sp, #14
	const uint16_t pattern[] = {
 80041ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80041cc:	4623      	mov	r3, r4
 80041ce:	4626      	mov	r6, r4
 80041d0:	c303      	stmia	r3!, {r0, r1}
 80041d2:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80041d4:	f836 1b02 	ldrh.w	r1, [r6], #2
 80041d8:	2200      	movs	r2, #0
 80041da:	4638      	mov	r0, r7
 80041dc:	f005 fc5e 	bl	8009a9c <HAL_GPIO_WritePin>
		osDelay(140);
 80041e0:	208c      	movs	r0, #140	; 0x8c
 80041e2:	f00e fcc7 	bl	8012b74 <osDelay>
	for (i = 0; i < 5; i++) {
 80041e6:	42ae      	cmp	r6, r5
 80041e8:	d1f4      	bne.n	80041d4 <cycleleds+0x18>
	}
	osDelay(600);
 80041ea:	f44f 7016 	mov.w	r0, #600	; 0x258
 80041ee:	4626      	mov	r6, r4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80041f0:	4f10      	ldr	r7, [pc, #64]	; (8004234 <cycleleds+0x78>)
	osDelay(600);
 80041f2:	f00e fcbf 	bl	8012b74 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80041f6:	f836 1b02 	ldrh.w	r1, [r6], #2
 80041fa:	2201      	movs	r2, #1
 80041fc:	4638      	mov	r0, r7
 80041fe:	f005 fc4d 	bl	8009a9c <HAL_GPIO_WritePin>
		osDelay(140);
 8004202:	208c      	movs	r0, #140	; 0x8c
 8004204:	f00e fcb6 	bl	8012b74 <osDelay>
	for (i = 0; i < 5; i++) {
 8004208:	42ae      	cmp	r6, r5
 800420a:	d1f4      	bne.n	80041f6 <cycleleds+0x3a>
	}
	osDelay(500);
 800420c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8004210:	4e08      	ldr	r6, [pc, #32]	; (8004234 <cycleleds+0x78>)
	osDelay(500);
 8004212:	f00e fcaf 	bl	8012b74 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8004216:	f834 1b02 	ldrh.w	r1, [r4], #2
 800421a:	2200      	movs	r2, #0
 800421c:	4630      	mov	r0, r6
 800421e:	f005 fc3d 	bl	8009a9c <HAL_GPIO_WritePin>
		osDelay(140);
 8004222:	208c      	movs	r0, #140	; 0x8c
 8004224:	f00e fca6 	bl	8012b74 <osDelay>
	for (i = 0; i < 5; i++) {
 8004228:	42ac      	cmp	r4, r5
 800422a:	d1f4      	bne.n	8004216 <cycleleds+0x5a>
	}
}
 800422c:	b005      	add	sp, #20
 800422e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004230:	08026928 	.word	0x08026928
 8004234:	40020c00 	.word	0x40020c00

08004238 <setpgagain>:
//
// Set the Programmable Gain Amplifier GAIN
//
// added switch for 10dB boost for gain 0x1X (uses channel B input on PGA)
//////////////////////////////////////////////
void setpgagain(int gain) {
 8004238:	b570      	push	{r4, r5, r6, lr}
 800423a:	4604      	mov	r4, r0
 800423c:	b082      	sub	sp, #8
	uint16_t pgacmd[1];

	osDelay(5);
 800423e:	2005      	movs	r0, #5
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);
	pgagain = 0x4000 | (gain & 0x07);
 8004240:	4e29      	ldr	r6, [pc, #164]	; (80042e8 <setpgagain+0xb0>)
	osDelay(5);
 8004242:	f00e fc97 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8004246:	2201      	movs	r2, #1
 8004248:	2104      	movs	r1, #4
 800424a:	4828      	ldr	r0, [pc, #160]	; (80042ec <setpgagain+0xb4>)
 800424c:	f005 fc26 	bl	8009a9c <HAL_GPIO_WritePin>
	pgagain = 0x4000 | (gain & 0x07);
 8004250:	f004 0507 	and.w	r5, r4, #7
	osDelay(5);
 8004254:	2005      	movs	r0, #5
 8004256:	f00e fc8d 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800425a:	2200      	movs	r2, #0
 800425c:	2104      	movs	r1, #4
 800425e:	4823      	ldr	r0, [pc, #140]	; (80042ec <setpgagain+0xb4>)
 8004260:	f005 fc1c 	bl	8009a9c <HAL_GPIO_WritePin>
	pgagain = 0x4000 | (gain & 0x07);
 8004264:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
	osDelay(5);
 8004268:	2005      	movs	r0, #5
 800426a:	f00e fc83 	bl	8012b74 <osDelay>
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 800426e:	4631      	mov	r1, r6
 8004270:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004274:	2201      	movs	r2, #1
 8004276:	481e      	ldr	r0, [pc, #120]	; (80042f0 <setpgagain+0xb8>)
	pgagain = 0x4000 | (gain & 0x07);
 8004278:	8035      	strh	r5, [r6, #0]
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 800427a:	f008 fab1 	bl	800c7e0 <HAL_SPI_Transmit>
 800427e:	bb58      	cbnz	r0, 80042d8 <setpgagain+0xa0>
		printf("setpgagain: SPI Error\n");
	}
	osDelay(5);
 8004280:	2005      	movs	r0, #5

	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);

	pgacmd[0] = 0x4100 | ((gain & 0x10) >> 4);		// select input channel
 8004282:	f3c4 1500 	ubfx	r5, r4, #4, #1
	osDelay(5);
 8004286:	f00e fc75 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800428a:	2201      	movs	r2, #1
 800428c:	2104      	movs	r1, #4
 800428e:	4817      	ldr	r0, [pc, #92]	; (80042ec <setpgagain+0xb4>)
 8004290:	f005 fc04 	bl	8009a9c <HAL_GPIO_WritePin>
	osDelay(5);
 8004294:	2005      	movs	r0, #5
 8004296:	f00e fc6d 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800429a:	2200      	movs	r2, #0
 800429c:	2104      	movs	r1, #4
 800429e:	4813      	ldr	r0, [pc, #76]	; (80042ec <setpgagain+0xb4>)
 80042a0:	f005 fbfc 	bl	8009a9c <HAL_GPIO_WritePin>
	pgacmd[0] = 0x4100 | ((gain & 0x10) >> 4);		// select input channel
 80042a4:	f445 4582 	orr.w	r5, r5, #16640	; 0x4100
	osDelay(5);
 80042a8:	2005      	movs	r0, #5
 80042aa:	f00e fc63 	bl	8012b74 <osDelay>

	if (HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000) != HAL_OK) {	// write it out
 80042ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042b2:	2201      	movs	r2, #1
 80042b4:	a901      	add	r1, sp, #4
 80042b6:	480e      	ldr	r0, [pc, #56]	; (80042f0 <setpgagain+0xb8>)
	pgacmd[0] = 0x4100 | ((gain & 0x10) >> 4);		// select input channel
 80042b8:	f8ad 5004 	strh.w	r5, [sp, #4]
	if (HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000) != HAL_OK) {	// write it out
 80042bc:	f008 fa90 	bl	800c7e0 <HAL_SPI_Transmit>
 80042c0:	b970      	cbnz	r0, 80042e0 <setpgagain+0xa8>
		printf("setpgagain: SPI Error2\n");
	}

	pgagain = gain;
	osDelay(5);
 80042c2:	2005      	movs	r0, #5
	pgagain = gain;
 80042c4:	8034      	strh	r4, [r6, #0]
	osDelay(5);
 80042c6:	f00e fc55 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80042ca:	2201      	movs	r2, #1
 80042cc:	2104      	movs	r1, #4
 80042ce:	4807      	ldr	r0, [pc, #28]	; (80042ec <setpgagain+0xb4>)
 80042d0:	f005 fbe4 	bl	8009a9c <HAL_GPIO_WritePin>
//	printf("setpgagain: PGA Gain set to 0x%0x\n", pgagain);

}
 80042d4:	b002      	add	sp, #8
 80042d6:	bd70      	pop	{r4, r5, r6, pc}
		printf("setpgagain: SPI Error\n");
 80042d8:	4806      	ldr	r0, [pc, #24]	; (80042f4 <setpgagain+0xbc>)
 80042da:	f01e fa47 	bl	802276c <puts>
 80042de:	e7cf      	b.n	8004280 <setpgagain+0x48>
		printf("setpgagain: SPI Error2\n");
 80042e0:	4805      	ldr	r0, [pc, #20]	; (80042f8 <setpgagain+0xc0>)
 80042e2:	f01e fa43 	bl	802276c <puts>
 80042e6:	e7ec      	b.n	80042c2 <setpgagain+0x8a>
 80042e8:	2000026a 	.word	0x2000026a
 80042ec:	40021800 	.word	0x40021800
 80042f0:	2001af6c 	.word	0x2001af6c
 80042f4:	08028158 	.word	0x08028158
 80042f8:	08028170 	.word	0x08028170

080042fc <initpga>:
//////////////////////////////////////////////
//
// Initialise the Programmable Gain Amplifier MCP6S93
//
//////////////////////////////////////////////
int initpga() {
 80042fc:	b510      	push	{r4, lr}
	// init spi based single ended PG Amp
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80042fe:	2201      	movs	r2, #1
int initpga() {
 8004300:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8004302:	2104      	movs	r1, #4
 8004304:	482b      	ldr	r0, [pc, #172]	; (80043b4 <initpga+0xb8>)
 8004306:	f005 fbc9 	bl	8009a9c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 800430a:	2200      	movs	r2, #0
 800430c:	2104      	movs	r1, #4
 800430e:	4829      	ldr	r0, [pc, #164]	; (80043b4 <initpga+0xb8>)
 8004310:	f005 fbc4 	bl	8009a9c <HAL_GPIO_WritePin>
	osDelay(50);
 8004314:	2032      	movs	r0, #50	; 0x32
 8004316:	f00e fc2d 	bl	8012b74 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800431a:	2201      	movs	r2, #1
 800431c:	2104      	movs	r1, #4
 800431e:	4825      	ldr	r0, [pc, #148]	; (80043b4 <initpga+0xb8>)
 8004320:	f005 fbbc 	bl	8009a9c <HAL_GPIO_WritePin>
	osDelay(50);
 8004324:	2032      	movs	r0, #50	; 0x32
 8004326:	f00e fc25 	bl	8012b74 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	if (HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000) != HAL_OK) {	// nop cmd
 800432a:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800432c:	2200      	movs	r2, #0
 800432e:	2104      	movs	r1, #4
 8004330:	4820      	ldr	r0, [pc, #128]	; (80043b4 <initpga+0xb8>)
 8004332:	f005 fbb3 	bl	8009a9c <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000) != HAL_OK) {	// nop cmd
 8004336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800433a:	2201      	movs	r2, #1
 800433c:	a901      	add	r1, sp, #4
 800433e:	481e      	ldr	r0, [pc, #120]	; (80043b8 <initpga+0xbc>)
 8004340:	f8ad 4004 	strh.w	r4, [sp, #4]
 8004344:	f008 fa4c 	bl	800c7e0 <HAL_SPI_Transmit>
 8004348:	bb70      	cbnz	r0, 80043a8 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 800434a:	9000      	str	r0, [sp, #0]
 800434c:	9b00      	ldr	r3, [sp, #0]
 800434e:	2b31      	cmp	r3, #49	; 0x31
 8004350:	dc05      	bgt.n	800435e <initpga+0x62>
 8004352:	9b00      	ldr	r3, [sp, #0]
 8004354:	3301      	adds	r3, #1
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	9b00      	ldr	r3, [sp, #0]
 800435a:	2b31      	cmp	r3, #49	; 0x31
 800435c:	ddf9      	ble.n	8004352 <initpga+0x56>
			;
	}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 800435e:	2201      	movs	r2, #1
 8004360:	2104      	movs	r1, #4
 8004362:	4814      	ldr	r0, [pc, #80]	; (80043b4 <initpga+0xb8>)
 8004364:	f005 fb9a 	bl	8009a9c <HAL_GPIO_WritePin>
	osDelay(50);
 8004368:	2032      	movs	r0, #50	; 0x32
 800436a:	f00e fc03 	bl	8012b74 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800436e:	2200      	movs	r2, #0
 8004370:	2104      	movs	r1, #4
 8004372:	4810      	ldr	r0, [pc, #64]	; (80043b4 <initpga+0xb8>)
 8004374:	f005 fb92 	bl	8009a9c <HAL_GPIO_WritePin>
	//osDelay(5);
	if (HAL_SPI_Transmit(&hspi2, &spicmdchan[0], 1, 1000) != HAL_OK) {	// set the channel to ch1
 8004378:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800437c:	2201      	movs	r2, #1
 800437e:	490f      	ldr	r1, [pc, #60]	; (80043bc <initpga+0xc0>)
 8004380:	480d      	ldr	r0, [pc, #52]	; (80043b8 <initpga+0xbc>)
 8004382:	f008 fa2d 	bl	800c7e0 <HAL_SPI_Transmit>
 8004386:	b978      	cbnz	r0, 80043a8 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8004388:	9001      	str	r0, [sp, #4]
 800438a:	9b01      	ldr	r3, [sp, #4]
 800438c:	2b31      	cmp	r3, #49	; 0x31
 800438e:	dc05      	bgt.n	800439c <initpga+0xa0>
 8004390:	9b01      	ldr	r3, [sp, #4]
 8004392:	3301      	adds	r3, #1
 8004394:	9301      	str	r3, [sp, #4]
 8004396:	9b01      	ldr	r3, [sp, #4]
 8004398:	2b31      	cmp	r3, #49	; 0x31
 800439a:	ddf9      	ble.n	8004390 <initpga+0x94>
			;
	}
	setpgagain(1);			// 1 == gain of 2x
 800439c:	2001      	movs	r0, #1
 800439e:	f7ff ff4b 	bl	8004238 <setpgagain>
	return (0);
 80043a2:	2000      	movs	r0, #0
}
 80043a4:	b002      	add	sp, #8
 80043a6:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2\n\r");
 80043a8:	4805      	ldr	r0, [pc, #20]	; (80043c0 <initpga+0xc4>)
 80043aa:	f01e f943 	bl	8022634 <iprintf>
		return (1);
 80043ae:	2001      	movs	r0, #1
}
 80043b0:	b002      	add	sp, #8
 80043b2:	bd10      	pop	{r4, pc}
 80043b4:	40021800 	.word	0x40021800
 80043b8:	2001af6c 	.word	0x2001af6c
 80043bc:	08028434 	.word	0x08028434
 80043c0:	08028188 	.word	0x08028188

080043c4 <bumppga>:

// bump the pga by one step
int bumppga(int i) {
 80043c4:	b530      	push	{r4, r5, lr}
	volatile int gain;

	gain = pgagain;
 80043c6:	4d2e      	ldr	r5, [pc, #184]	; (8004480 <bumppga+0xbc>)
int bumppga(int i) {
 80043c8:	b083      	sub	sp, #12
	if (!((i == 1) || (i == -1))) {
 80043ca:	2801      	cmp	r0, #1
int bumppga(int i) {
 80043cc:	4604      	mov	r4, r0
	gain = pgagain;
 80043ce:	882b      	ldrh	r3, [r5, #0]
 80043d0:	9301      	str	r3, [sp, #4]
	if (!((i == 1) || (i == -1))) {
 80043d2:	d001      	beq.n	80043d8 <bumppga+0x14>
 80043d4:	1c42      	adds	r2, r0, #1
 80043d6:	d11a      	bne.n	800440e <bumppga+0x4a>
		printf("bumppga: invalid step %d\n", i);
	}

	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 80043d8:	4a2a      	ldr	r2, [pc, #168]	; (8004484 <bumppga+0xc0>)
 80043da:	6812      	ldr	r2, [r2, #0]
 80043dc:	2a0b      	cmp	r2, #11
 80043de:	d022      	beq.n	8004426 <bumppga+0x62>
			return (i);
		}
	} else { // not SPLAT1
//	printf("bumppga: req: %d, gain=%d\n", i, gain);

		if (i == 1) {				// bump gain up
 80043e0:	2c01      	cmp	r4, #1
 80043e2:	d136      	bne.n	8004452 <bumppga+0x8e>
			if (gain == 0x17)		// already at max gain with boost
 80043e4:	9b01      	ldr	r3, [sp, #4]
 80043e6:	2b17      	cmp	r3, #23
 80043e8:	d019      	beq.n	800441e <bumppga+0x5a>
				return (0);
			if (gain == 0x07)		// max pga gain so switch on boost
 80043ea:	9b01      	ldr	r3, [sp, #4]
 80043ec:	2b07      	cmp	r3, #7
 80043ee:	d040      	beq.n	8004472 <bumppga+0xae>
				gain = 0x17;
			else {
				if ((gain >= 0) && (gain < 0x07))
 80043f0:	9b01      	ldr	r3, [sp, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	db05      	blt.n	8004402 <bumppga+0x3e>
 80043f6:	9b01      	ldr	r3, [sp, #4]
 80043f8:	2b06      	cmp	r3, #6
 80043fa:	dc02      	bgt.n	8004402 <bumppga+0x3e>
					gain++;
 80043fc:	9b01      	ldr	r3, [sp, #4]
 80043fe:	3301      	adds	r3, #1
 8004400:	9301      	str	r3, [sp, #4]
			}
			setpgagain(gain);
 8004402:	9801      	ldr	r0, [sp, #4]
 8004404:	f7ff ff18 	bl	8004238 <setpgagain>
			return (1);
 8004408:	2001      	movs	r0, #1
			setpgagain(gain);
			return (-1);
		}
	}
	return (0);
}
 800440a:	b003      	add	sp, #12
 800440c:	bd30      	pop	{r4, r5, pc}
		printf("bumppga: invalid step %d\n", i);
 800440e:	4601      	mov	r1, r0
 8004410:	481d      	ldr	r0, [pc, #116]	; (8004488 <bumppga+0xc4>)
 8004412:	f01e f90f 	bl	8022634 <iprintf>
	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8004416:	4b1b      	ldr	r3, [pc, #108]	; (8004484 <bumppga+0xc0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b0b      	cmp	r3, #11
 800441c:	d002      	beq.n	8004424 <bumppga+0x60>
	return (0);
 800441e:	2000      	movs	r0, #0
}
 8004420:	b003      	add	sp, #12
 8004422:	bd30      	pop	{r4, r5, pc}
 8004424:	882b      	ldrh	r3, [r5, #0]
		gain = pgagain & 0x7;
 8004426:	f003 0307 	and.w	r3, r3, #7
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 800442a:	2c00      	cmp	r4, #0
		gain = pgagain & 0x7;
 800442c:	9301      	str	r3, [sp, #4]
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 800442e:	9b01      	ldr	r3, [sp, #4]
 8004430:	da01      	bge.n	8004436 <bumppga+0x72>
 8004432:	2b00      	cmp	r3, #0
 8004434:	ddf3      	ble.n	800441e <bumppga+0x5a>
 8004436:	9b01      	ldr	r3, [sp, #4]
 8004438:	2b06      	cmp	r3, #6
 800443a:	dd01      	ble.n	8004440 <bumppga+0x7c>
 800443c:	2c00      	cmp	r4, #0
 800443e:	dcee      	bgt.n	800441e <bumppga+0x5a>
			gain = gain + i;
 8004440:	9b01      	ldr	r3, [sp, #4]
 8004442:	4423      	add	r3, r4
 8004444:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8004446:	9801      	ldr	r0, [sp, #4]
 8004448:	f7ff fef6 	bl	8004238 <setpgagain>
			return (i);
 800444c:	4620      	mov	r0, r4
}
 800444e:	b003      	add	sp, #12
 8004450:	bd30      	pop	{r4, r5, pc}
		else if (i == -1) {  // bump gain down by 1
 8004452:	3401      	adds	r4, #1
 8004454:	d1e3      	bne.n	800441e <bumppga+0x5a>
			if (gain <= 0)
 8004456:	9b01      	ldr	r3, [sp, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	dde0      	ble.n	800441e <bumppga+0x5a>
			if (gain & 0x10) {	// boost is on
 800445c:	9b01      	ldr	r3, [sp, #4]
 800445e:	06db      	lsls	r3, r3, #27
 8004460:	d50a      	bpl.n	8004478 <bumppga+0xb4>
				gain = 0x07;	// turn it off and set max PGA gain
 8004462:	2307      	movs	r3, #7
 8004464:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8004466:	9801      	ldr	r0, [sp, #4]
 8004468:	f7ff fee6 	bl	8004238 <setpgagain>
			return (-1);
 800446c:	f04f 30ff 	mov.w	r0, #4294967295
 8004470:	e7d6      	b.n	8004420 <bumppga+0x5c>
				gain = 0x17;
 8004472:	2317      	movs	r3, #23
 8004474:	9301      	str	r3, [sp, #4]
 8004476:	e7c4      	b.n	8004402 <bumppga+0x3e>
				gain--;
 8004478:	9b01      	ldr	r3, [sp, #4]
 800447a:	3b01      	subs	r3, #1
 800447c:	9301      	str	r3, [sp, #4]
 800447e:	e7f2      	b.n	8004466 <bumppga+0xa2>
 8004480:	2000026a 	.word	0x2000026a
 8004484:	2001ae58 	.word	0x2001ae58
 8004488:	080281a0 	.word	0x080281a0

0800448c <initdualmux>:
//////////////////////////////////////////////
//
// Initialise the dual mux ADG729
//
//////////////////////////////////////////////
void initdualmux(void) {
 800448c:	b500      	push	{lr}
	//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 800448e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
void initdualmux(void) {
 8004492:	b083      	sub	sp, #12
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8004494:	2301      	movs	r3, #1
 8004496:	4a08      	ldr	r2, [pc, #32]	; (80044b8 <initdualmux+0x2c>)
 8004498:	9000      	str	r0, [sp, #0]
 800449a:	2188      	movs	r1, #136	; 0x88
 800449c:	4807      	ldr	r0, [pc, #28]	; (80044bc <initdualmux+0x30>)
 800449e:	f005 fdd3 	bl	800a048 <HAL_I2C_Master_Transmit>
 80044a2:	b910      	cbnz	r0, 80044aa <initdualmux+0x1e>
		printf("I2C HAL returned error 1\n\r");
	}
}
 80044a4:	b003      	add	sp, #12
 80044a6:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 80044aa:	4805      	ldr	r0, [pc, #20]	; (80044c0 <initdualmux+0x34>)
}
 80044ac:	b003      	add	sp, #12
 80044ae:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 80044b2:	f01e b8bf 	b.w	8022634 <iprintf>
 80044b6:	bf00      	nop
 80044b8:	20000268 	.word	0x20000268
 80044bc:	2001b16c 	.word	0x2001b16c
 80044c0:	080281bc 	.word	0x080281bc
 80044c4:	00000000 	.word	0x00000000

080044c8 <getpressure115>:

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 80044c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_StatusTypeDef result;
	volatile double ffrac, p, t, n;
	uint16_t pr, tr;
	uint8_t testdat[8];

	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 80044cc:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80044d0:	2512      	movs	r5, #18
 80044d2:	2302      	movs	r3, #2
 80044d4:	21c0      	movs	r1, #192	; 0xc0
 80044d6:	487c      	ldr	r0, [pc, #496]	; (80046c8 <getpressure115+0x200>)
HAL_StatusTypeDef getpressure115(void) {
 80044d8:	ed2d 8b02 	vpush	{d8}
 80044dc:	b090      	sub	sp, #64	; 0x40
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 80044de:	aa05      	add	r2, sp, #20
 80044e0:	9400      	str	r4, [sp, #0]
 80044e2:	f8ad 5014 	strh.w	r5, [sp, #20]
 80044e6:	f005 fdaf 	bl	800a048 <HAL_I2C_Master_Transmit>
	// CMD Start Conversion
	if (result != HAL_OK) {
 80044ea:	4607      	mov	r7, r0
 80044ec:	2800      	cmp	r0, #0
 80044ee:	f040 80c9 	bne.w	8004684 <getpressure115+0x1bc>
	}

	osDelay(4);		// conversion time max 3mS

	for (i = 0; i < 4; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80044f2:	46a0      	mov	r8, r4
	for (i = 0; i < 4; i++) {
 80044f4:	4604      	mov	r4, r0
	osDelay(4);		// conversion time max 3mS
 80044f6:	2004      	movs	r0, #4
 80044f8:	ae0e      	add	r6, sp, #56	; 0x38
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80044fa:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 80046c8 <getpressure115+0x200>
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80044fe:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 80046f4 <getpressure115+0x22c>
	osDelay(4);		// conversion time max 3mS
 8004502:	f00e fb37 	bl	8012b74 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 8004506:	2301      	movs	r3, #1
 8004508:	9600      	str	r6, [sp, #0]
 800450a:	b2a2      	uxth	r2, r4
 800450c:	21c1      	movs	r1, #193	; 0xc1
 800450e:	4648      	mov	r0, r9
 8004510:	f8cd 8008 	str.w	r8, [sp, #8]
 8004514:	9301      	str	r3, [sp, #4]
 8004516:	3601      	adds	r6, #1
 8004518:	f005 fe48 	bl	800a1ac <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 800451c:	4605      	mov	r5, r0
 800451e:	2800      	cmp	r0, #0
 8004520:	f040 80a2 	bne.w	8004668 <getpressure115+0x1a0>
	for (i = 0; i < 4; i++) {
 8004524:	3401      	adds	r4, #1
 8004526:	2c04      	cmp	r4, #4
 8004528:	d1ed      	bne.n	8004506 <getpressure115+0x3e>
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
	tr = (data[2] * 256 + data[3]) >> 6;
 800452a:	f89d 403a 	ldrb.w	r4, [sp, #58]	; 0x3a
//	printf("Comp: Press = %f\n", p);

	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
//	printf("kPA Press = %f\n", p);

	ffrac = modf(p, &n);
 800452e:	a80c      	add	r0, sp, #48	; 0x30
	pr = (data[0] * 256 + data[1]) >> 6;
 8004530:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38

				printf("myt 0x%x, %d, t=%f, myf=%f\n\r",myt,myt,t,myf);

			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004534:	eeb3 8b00 	vmov.f64	d8, #48	; 0x41800000  16.0
	tr = (data[2] * 256 + data[3]) >> 6;
 8004538:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
	pr = (data[0] * 256 + data[1]) >> 6;
 800453c:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
	tr = (data[2] * 256 + data[3]) >> 6;
 8004540:	eb03 2304 	add.w	r3, r3, r4, lsl #8
	tempfrac = tempfrac * 100;	// now 10,000
 8004544:	4d61      	ldr	r5, [pc, #388]	; (80046cc <getpressure115+0x204>)
	pr = (data[0] * 256 + data[1]) >> 6;
 8004546:	eb02 2201 	add.w	r2, r2, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 800454a:	4961      	ldr	r1, [pc, #388]	; (80046d0 <getpressure115+0x208>)
	t = tr;
 800454c:	099c      	lsrs	r4, r3, #6
	pr = (data[0] * 256 + data[1]) >> 6;
 800454e:	0992      	lsrs	r2, r2, #6
	t = tr;
 8004550:	ee06 4a10 	vmov	s12, r4
	tr = (data[2] * 256 + data[3]) >> 6;
 8004554:	119c      	asrs	r4, r3, #6
	p = pr;
 8004556:	ee07 2a90 	vmov	s15, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 800455a:	4a5e      	ldr	r2, [pc, #376]	; (80046d4 <getpressure115+0x20c>)
	t = tr;
 800455c:	eeb8 6b46 	vcvt.f64.u32	d6, s12
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004560:	4b5d      	ldr	r3, [pc, #372]	; (80046d8 <getpressure115+0x210>)
	p = pr;
 8004562:	eeb8 7b67 	vcvt.f64.u32	d7, s15
	t = tr;
 8004566:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	p = pr;
 800456a:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 800456e:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004572:	ed91 4b00 	vldr	d4, [r1]
 8004576:	ed92 5b00 	vldr	d5, [r2]
 800457a:	ed9d 1b08 	vldr	d1, [sp, #32]
 800457e:	ed93 7b00 	vldr	d7, [r3]
 8004582:	eea4 5b06 	vfma.f64	d5, d4, d6
 8004586:	4b55      	ldr	r3, [pc, #340]	; (80046dc <getpressure115+0x214>)
 8004588:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 800458c:	ed93 2b00 	vldr	d2, [r3]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8004590:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8004698 <getpressure115+0x1d0>
 8004594:	ed9f 6b42 	vldr	d6, [pc, #264]	; 80046a0 <getpressure115+0x1d8>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004598:	eea5 7b01 	vfma.f64	d7, d5, d1
 800459c:	eea2 7b03 	vfma.f64	d7, d2, d3
 80045a0:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 80045a4:	ed9d 7b08 	vldr	d7, [sp, #32]
 80045a8:	eea7 6b04 	vfma.f64	d6, d7, d4
 80045ac:	ed8d 6b08 	vstr	d6, [sp, #32]
	ffrac = modf(p, &n);
 80045b0:	ed9d 0b08 	vldr	d0, [sp, #32]
 80045b4:	f01e f92a 	bl	802280c <modf>
	t = tr * -0.1706 + 112.27; //C
 80045b8:	ee07 4a90 	vmov	s15, r4
	tempfrac = tempfrac * 100;	// now 10,000
 80045bc:	2264      	movs	r2, #100	; 0x64
	temperature = t;
 80045be:	4b48      	ldr	r3, [pc, #288]	; (80046e0 <getpressure115+0x218>)
	t = tr * -0.1706 + 112.27; //C
 80045c0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80045c4:	4847      	ldr	r0, [pc, #284]	; (80046e4 <getpressure115+0x21c>)
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80045c6:	4c48      	ldr	r4, [pc, #288]	; (80046e8 <getpressure115+0x220>)
	pressure = (uint32_t) n;
 80045c8:	4948      	ldr	r1, [pc, #288]	; (80046ec <getpressure115+0x224>)
	t = tr * -0.1706 + 112.27; //C
 80045ca:	ed9f 6b37 	vldr	d6, [pc, #220]	; 80046a8 <getpressure115+0x1e0>
 80045ce:	ed9f 5b38 	vldr	d5, [pc, #224]	; 80046b0 <getpressure115+0x1e8>
	ffrac = modf(p, &n);
 80045d2:	ed8d 0b06 	vstr	d0, [sp, #24]
	pressure = (uint32_t) n;
 80045d6:	ed9d 4b0c 	vldr	d4, [sp, #48]	; 0x30
	t = tr * -0.1706 + 112.27; //C
 80045da:	eea7 5b06 	vfma.f64	d5, d7, d6
	pressure = (uint32_t) n;
 80045de:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80045e2:	ed9d 3b06 	vldr	d3, [sp, #24]
 80045e6:	ed9f 0b34 	vldr	d0, [pc, #208]	; 80046b8 <getpressure115+0x1f0>
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80045ea:	ed9f 1b35 	vldr	d1, [pc, #212]	; 80046c0 <getpressure115+0x1f8>
	pressure = (uint32_t) n;
 80045ee:	ed81 4a00 	vstr	s8, [r1]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80045f2:	ee23 3b00 	vmul.f64	d3, d3, d0
	t = tr * -0.1706 + 112.27; //C
 80045f6:	ed8d 5b0a 	vstr	d5, [sp, #40]	; 0x28
	temperature = t;
 80045fa:	ed9d 2b0a 	vldr	d2, [sp, #40]	; 0x28
	tempfrac = (t - temperature) * 100;
 80045fe:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004602:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
	temperature = t;
 8004606:	eebc 2bc2 	vcvt.u32.f64	s4, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800460a:	eebc 3bc3 	vcvt.u32.f64	s6, d3
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800460e:	ee26 6b08 	vmul.f64	d6, d6, d8
	temperature = t;
 8004612:	ed83 2a00 	vstr	s4, [r3]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8004616:	ed84 3a00 	vstr	s6, [r4]
	tempfrac = (t - temperature) * 100;
 800461a:	eeb8 7b42 	vcvt.f64.u32	d7, s4
 800461e:	ee35 5b47 	vsub.f64	d5, d5, d7
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004622:	feb8 6b46 	vrinta.f64	d6, d6
 8004626:	eefc 6bc6 	vcvt.u32.f64	s13, d6
	tempfrac = (t - temperature) * 100;
 800462a:	ee25 5b00 	vmul.f64	d5, d5, d0
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800462e:	ee16 3a90 	vmov	r3, s13
 8004632:	ed9d 7b08 	vldr	d7, [sp, #32]
	tempfrac = (t - temperature) * 100;
 8004636:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800463a:	ee27 7b01 	vmul.f64	d7, d7, d1
	tempfrac = tempfrac * 100;	// now 10,000
 800463e:	ee15 6a10 	vmov	r6, s10
 8004642:	fb02 f206 	mul.w	r2, r2, r6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004646:	feb8 7b47 	vrinta.f64	d7, d7
 800464a:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = tempfrac * 100;	// now 10,000
 800464e:	602a      	str	r2, [r5, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004650:	ee17 2a10 	vmov	r2, s14
 8004654:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8004658:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
}
 800465c:	4638      	mov	r0, r7
 800465e:	b010      	add	sp, #64	; 0x40
 8004660:	ecbd 8b02 	vpop	{d8}
 8004664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8004668:	4650      	mov	r0, sl
 800466a:	4629      	mov	r1, r5
 800466c:	f01d ffe2 	bl	8022634 <iprintf>
			if (i == 3)
 8004670:	2c03      	cmp	r4, #3
 8004672:	f47f af57 	bne.w	8004524 <getpressure115+0x5c>
 8004676:	462f      	mov	r7, r5
}
 8004678:	4638      	mov	r0, r7
 800467a:	b010      	add	sp, #64	; 0x40
 800467c:	ecbd 8b02 	vpop	{d8}
 8004680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 8004684:	481a      	ldr	r0, [pc, #104]	; (80046f0 <getpressure115+0x228>)
 8004686:	f01d ffd5 	bl	8022634 <iprintf>
}
 800468a:	4638      	mov	r0, r7
 800468c:	b010      	add	sp, #64	; 0x40
 800468e:	ecbd 8b02 	vpop	{d8}
 8004692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004696:	bf00      	nop
 8004698:	04411044 	.word	0x04411044
 800469c:	3fb04411 	.word	0x3fb04411
 80046a0:	00000000 	.word	0x00000000
 80046a4:	40490000 	.word	0x40490000
 80046a8:	86594af5 	.word	0x86594af5
 80046ac:	bfc5d638 	.word	0xbfc5d638
 80046b0:	ae147ae1 	.word	0xae147ae1
 80046b4:	405c1147 	.word	0x405c1147
 80046b8:	00000000 	.word	0x00000000
 80046bc:	40590000 	.word	0x40590000
 80046c0:	00000000 	.word	0x00000000
 80046c4:	40af4000 	.word	0x40af4000
 80046c8:	2001b16c 	.word	0x2001b16c
 80046cc:	2001bae4 	.word	0x2001bae4
 80046d0:	20001c98 	.word	0x20001c98
 80046d4:	20001c88 	.word	0x20001c88
 80046d8:	20001c80 	.word	0x20001c80
 80046dc:	20001c90 	.word	0x20001c90
 80046e0:	2001bae8 	.word	0x2001bae8
 80046e4:	2001ad9c 	.word	0x2001ad9c
 80046e8:	2001baf0 	.word	0x2001baf0
 80046ec:	2001baec 	.word	0x2001baec
 80046f0:	080281d8 	.word	0x080281d8
 80046f4:	080281fc 	.word	0x080281fc

080046f8 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 80046f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046fc:	b086      	sub	sp, #24
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 80046fe:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read �Coefficient data byte 1 High byte� = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8004702:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8004706:	2701      	movs	r7, #1
 8004708:	f10d 0a18 	add.w	sl, sp, #24
		data[i] = 0x5A;
 800470c:	ac04      	add	r4, sp, #16
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 800470e:	4e33      	ldr	r6, [pc, #204]	; (80047dc <initpressure115+0xe4>)
 8004710:	f1ca 090c 	rsb	r9, sl, #12
		data[i] = 0x5A;
 8004714:	e9cd 3304 	strd	r3, r3, [sp, #16]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8004718:	eb09 0204 	add.w	r2, r9, r4
 800471c:	2301      	movs	r3, #1
 800471e:	9400      	str	r4, [sp, #0]
 8004720:	21c0      	movs	r1, #192	; 0xc0
 8004722:	b292      	uxth	r2, r2
 8004724:	4630      	mov	r0, r6
 8004726:	441c      	add	r4, r3
 8004728:	e9cd 7801 	strd	r7, r8, [sp, #4]
 800472c:	f005 fd3e 	bl	800a1ac <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8004730:	4605      	mov	r5, r0
 8004732:	2800      	cmp	r0, #0
 8004734:	d142      	bne.n	80047bc <initpressure115+0xc4>
	for (i = 0; i < 8; i++) {
 8004736:	4554      	cmp	r4, sl
 8004738:	d1ee      	bne.n	8004718 <initpressure115+0x20>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 800473a:	f89d 4010 	ldrb.w	r4, [sp, #16]
 800473e:	2c5a      	cmp	r4, #90	; 0x5a
 8004740:	d044      	beq.n	80047cc <initpressure115+0xd4>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 8004742:	f89d 2012 	ldrb.w	r2, [sp, #18]
	b2co = (data[4] << 8) | data[5];
 8004746:	f89d 3014 	ldrb.w	r3, [sp, #20]
	b1co = (data[2] << 8) | data[3];
 800474a:	f89d 0013 	ldrb.w	r0, [sp, #19]
	b2co = (data[4] << 8) | data[5];
 800474e:	f89d 1015 	ldrb.w	r1, [sp, #21]
	c12co = (data[6] << 8) | data[7];
 8004752:	f89d 6016 	ldrb.w	r6, [sp, #22]
	b1co = (data[2] << 8) | data[3];
 8004756:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	b2co = (data[4] << 8) | data[5];
 800475a:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	c12co = (data[6] << 8) | data[7];
 800475e:	f89d 2017 	ldrb.w	r2, [sp, #23]
	a0co = (data[0] << 8) | data[1];
 8004762:	f89d 3011 	ldrb.w	r3, [sp, #17]
	b1co = (data[2] << 8) | data[3];
 8004766:	b200      	sxth	r0, r0
	c12co = (data[6] << 8) | data[7];
 8004768:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	a0co = (data[0] << 8) | data[1];
 800476c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
	b1 = (double) b1co / 8192;
 8004770:	ee04 0a10 	vmov	s8, r0
 8004774:	eeba 4be9 	vcvt.f64.s32	d4, d4, #13
	b2co = (data[4] << 8) | data[5];
 8004778:	b209      	sxth	r1, r1
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 800477a:	f342 028d 	sbfx	r2, r2, #2, #14
	a0 = (double) a0co / 8;
 800477e:	b21b      	sxth	r3, r3
	b1 = (double) b1co / 8192;
 8004780:	4817      	ldr	r0, [pc, #92]	; (80047e0 <initpressure115+0xe8>)
	b2 = (double) b2co / 16384;
 8004782:	ee05 1a10 	vmov	s10, r1
 8004786:	eeba 5bc9 	vcvt.f64.s32	d5, d5, #14
 800478a:	4916      	ldr	r1, [pc, #88]	; (80047e4 <initpressure115+0xec>)
	c12 /= (double) 4194304.0;
 800478c:	ee06 2a10 	vmov	s12, r2
 8004790:	eeba 6bc5 	vcvt.f64.s32	d6, d6, #22
 8004794:	4a14      	ldr	r2, [pc, #80]	; (80047e8 <initpressure115+0xf0>)
	a0 = (double) a0co / 8;
 8004796:	ee07 3a10 	vmov	s14, r3
 800479a:	eeba 7bee 	vcvt.f64.s32	d7, d7, #3
 800479e:	4b13      	ldr	r3, [pc, #76]	; (80047ec <initpressure115+0xf4>)
	b1 = (double) b1co / 8192;
 80047a0:	ed80 4b00 	vstr	d4, [r0]
	b2 = (double) b2co / 16384;
 80047a4:	ed81 5b00 	vstr	d5, [r1]
	c12 /= (double) 4194304.0;
 80047a8:	ed82 6b00 	vstr	d6, [r2]
	a0 = (double) a0co / 8;
 80047ac:	ed83 7b00 	vstr	d7, [r3]

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
 80047b0:	f7ff fe8a 	bl	80044c8 <getpressure115>
	return (HAL_OK);
}
 80047b4:	4628      	mov	r0, r5
 80047b6:	b006      	add	sp, #24
 80047b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 80047bc:	4601      	mov	r1, r0
 80047be:	480c      	ldr	r0, [pc, #48]	; (80047f0 <initpressure115+0xf8>)
 80047c0:	f01d ff38 	bl	8022634 <iprintf>
}
 80047c4:	4628      	mov	r0, r5
 80047c6:	b006      	add	sp, #24
 80047c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 80047cc:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 80047ce:	4809      	ldr	r0, [pc, #36]	; (80047f4 <initpressure115+0xfc>)
 80047d0:	f01d ff30 	bl	8022634 <iprintf>
}
 80047d4:	4628      	mov	r0, r5
 80047d6:	b006      	add	sp, #24
 80047d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047dc:	2001b16c 	.word	0x2001b16c
 80047e0:	20001c88 	.word	0x20001c88
 80047e4:	20001c90 	.word	0x20001c90
 80047e8:	20001c98 	.word	0x20001c98
 80047ec:	20001c80 	.word	0x20001c80
 80047f0:	08028220 	.word	0x08028220
 80047f4:	08028250 	.word	0x08028250

080047f8 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 80047f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047fc:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 80047fe:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8004800:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8004802:	4f47      	ldr	r7, [pc, #284]	; (8004920 <getpressure3115+0x128>)
 8004804:	ae08      	add	r6, sp, #32
	data[0] = 0x55;
 8004806:	f88d 3020 	strb.w	r3, [sp, #32]
		osDelay(10);
 800480a:	200a      	movs	r0, #10
 800480c:	f00e f9b2 	bl	8012b74 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8004810:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004814:	2301      	movs	r3, #1
 8004816:	21c0      	movs	r1, #192	; 0xc0
 8004818:	9202      	str	r2, [sp, #8]
 800481a:	2200      	movs	r2, #0
 800481c:	4841      	ldr	r0, [pc, #260]	; (8004924 <getpressure3115+0x12c>)
 800481e:	9600      	str	r6, [sp, #0]
 8004820:	9301      	str	r3, [sp, #4]
 8004822:	f005 fcc3 	bl	800a1ac <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8004826:	4604      	mov	r4, r0
 8004828:	2800      	cmp	r0, #0
 800482a:	d167      	bne.n	80048fc <getpressure3115+0x104>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 800482c:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 8004830:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 8004832:	071b      	lsls	r3, r3, #28
 8004834:	d401      	bmi.n	800483a <getpressure3115+0x42>
	for (trys = 0; trys < 4; trys++) {
 8004836:	2d04      	cmp	r5, #4
 8004838:	d1e7      	bne.n	800480a <getpressure3115+0x12>
 800483a:	2501      	movs	r5, #1
 800483c:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 800483e:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8004842:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8004924 <getpressure3115+0x12c>
 8004846:	46a8      	mov	r8, r5
 8004848:	2301      	movs	r3, #1
 800484a:	b2aa      	uxth	r2, r5
 800484c:	21c0      	movs	r1, #192	; 0xc0
 800484e:	4648      	mov	r0, r9
 8004850:	f8cd a008 	str.w	sl, [sp, #8]
	for (i = 1; i < 6; i++) {
 8004854:	441d      	add	r5, r3
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8004856:	f8cd 8004 	str.w	r8, [sp, #4]
 800485a:	9600      	str	r6, [sp, #0]
 800485c:	f005 fca6 	bl	800a1ac <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8004860:	4604      	mov	r4, r0
 8004862:	2800      	cmp	r0, #0
 8004864:	d154      	bne.n	8004910 <getpressure3115+0x118>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 8004866:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 800486a:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 800486c:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 8004870:	d1ea      	bne.n	8004848 <getpressure3115+0x50>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004872:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
	ifrac = (p % 4000);		// fractions of a kilopascal
 8004876:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800487a:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 800487e:	f24f 4124 	movw	r1, #62500	; 0xf424
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004882:	0212      	lsls	r2, r2, #8
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004884:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8004888:	f89d 602b 	ldrb.w	r6, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800488c:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004894:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004898:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
	pressure = ifn;
 800489c:	4e22      	ldr	r6, [pc, #136]	; (8004928 <getpressure3115+0x130>)
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800489e:	432a      	orrs	r2, r5
	statuspkt.temppress = t << 20 | p;								// update status packet
 80048a0:	4d22      	ldr	r5, [pc, #136]	; (800492c <getpressure3115+0x134>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 80048a2:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 80048a4:	0912      	lsrs	r2, r2, #4
 80048a6:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 80048a8:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 80048aa:	9b05      	ldr	r3, [sp, #20]
 80048ac:	9a04      	ldr	r2, [sp, #16]
 80048ae:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	ifn = p / 4000;		// kilopascals
 80048b2:	4b1f      	ldr	r3, [pc, #124]	; (8004930 <getpressure3115+0x138>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 80048b4:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
	ifn = p / 4000;		// kilopascals
 80048b8:	9a04      	ldr	r2, [sp, #16]
 80048ba:	fba3 5202 	umull	r5, r2, r3, r2
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 80048be:	4d1d      	ldr	r5, [pc, #116]	; (8004934 <getpressure3115+0x13c>)
	ifn = p / 4000;		// kilopascals
 80048c0:	0a12      	lsrs	r2, r2, #8
 80048c2:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 80048c4:	9a04      	ldr	r2, [sp, #16]
 80048c6:	fba3 7302 	umull	r7, r3, r3, r2
	temperature = t >> 4;
 80048ca:	4f1b      	ldr	r7, [pc, #108]	; (8004938 <getpressure3115+0x140>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 80048cc:	0a1b      	lsrs	r3, r3, #8
 80048ce:	fb00 2313 	mls	r3, r0, r3, r2
 80048d2:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 80048d4:	f8dd c018 	ldr.w	ip, [sp, #24]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 80048d8:	9807      	ldr	r0, [sp, #28]
	temperature = t >> 4;
 80048da:	9b05      	ldr	r3, [sp, #20]
	tempfrac = (t & 0x0F) * 625 * 100;
 80048dc:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 80048de:	6028      	str	r0, [r5, #0]
	temperature = t >> 4;
 80048e0:	091b      	lsrs	r3, r3, #4
	tempfrac = (t & 0x0F) * 625 * 100;
 80048e2:	f002 020f 	and.w	r2, r2, #15
 80048e6:	4815      	ldr	r0, [pc, #84]	; (800493c <getpressure3115+0x144>)
	pressure = ifn;
 80048e8:	f8c6 c000 	str.w	ip, [r6]
	tempfrac = (t & 0x0F) * 625 * 100;
 80048ec:	fb01 f102 	mul.w	r1, r1, r2
	temperature = t >> 4;
 80048f0:	603b      	str	r3, [r7, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 80048f2:	6001      	str	r1, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 80048f4:	4620      	mov	r0, r4
 80048f6:	b00c      	add	sp, #48	; 0x30
 80048f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 80048fc:	4638      	mov	r0, r7
 80048fe:	4621      	mov	r1, r4
 8004900:	f01d fe98 	bl	8022634 <iprintf>
			if (trys == 3)
 8004904:	2d03      	cmp	r5, #3
 8004906:	d191      	bne.n	800482c <getpressure3115+0x34>
}
 8004908:	4620      	mov	r0, r4
 800490a:	b00c      	add	sp, #48	; 0x30
 800490c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8004910:	4601      	mov	r1, r0
 8004912:	480b      	ldr	r0, [pc, #44]	; (8004940 <getpressure3115+0x148>)
 8004914:	f01d fe8e 	bl	8022634 <iprintf>
}
 8004918:	4620      	mov	r0, r4
 800491a:	b00c      	add	sp, #48	; 0x30
 800491c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004920:	08028278 	.word	0x08028278
 8004924:	2001b16c 	.word	0x2001b16c
 8004928:	2001baec 	.word	0x2001baec
 800492c:	2001ad9c 	.word	0x2001ad9c
 8004930:	10624dd3 	.word	0x10624dd3
 8004934:	2001baf0 	.word	0x2001baf0
 8004938:	2001bae8 	.word	0x2001bae8
 800493c:	2001bae4 	.word	0x2001bae4
 8004940:	080282a0 	.word	0x080282a0

08004944 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 8004944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004946:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 8004948:	2501      	movs	r5, #1
 800494a:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 800494e:	220c      	movs	r2, #12
 8004950:	a808      	add	r0, sp, #32
 8004952:	462b      	mov	r3, r5
 8004954:	21c0      	movs	r1, #192	; 0xc0
 8004956:	9602      	str	r6, [sp, #8]
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	9501      	str	r5, [sp, #4]
 800495c:	4830      	ldr	r0, [pc, #192]	; (8004a20 <initpressure3115+0xdc>)
 800495e:	f005 fc25 	bl	800a1ac <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8004962:	2800      	cmp	r0, #0
 8004964:	d145      	bne.n	80049f2 <initpressure3115+0xae>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 8004966:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800496a:	2bc4      	cmp	r3, #196	; 0xc4
 800496c:	d003      	beq.n	8004976 <initpressure3115+0x32>
		return (HAL_ERROR);
 800496e:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8004970:	4620      	mov	r0, r4
 8004972:	b00b      	add	sp, #44	; 0x2c
 8004974:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8004976:	4f2b      	ldr	r7, [pc, #172]	; (8004a24 <initpressure3115+0xe0>)
 8004978:	2302      	movs	r3, #2
 800497a:	aa05      	add	r2, sp, #20
 800497c:	21c0      	movs	r1, #192	; 0xc0
 800497e:	89bc      	ldrh	r4, [r7, #12]
 8004980:	4827      	ldr	r0, [pc, #156]	; (8004a20 <initpressure3115+0xdc>)
 8004982:	9600      	str	r6, [sp, #0]
 8004984:	f8ad 4014 	strh.w	r4, [sp, #20]
 8004988:	f005 fb5e 	bl	800a048 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800498c:	4604      	mov	r4, r0
 800498e:	2800      	cmp	r0, #0
 8004990:	d136      	bne.n	8004a00 <initpressure3115+0xbc>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8004992:	8a3c      	ldrh	r4, [r7, #16]
 8004994:	2302      	movs	r3, #2
 8004996:	aa06      	add	r2, sp, #24
 8004998:	21c0      	movs	r1, #192	; 0xc0
 800499a:	4821      	ldr	r0, [pc, #132]	; (8004a20 <initpressure3115+0xdc>)
 800499c:	9600      	str	r6, [sp, #0]
 800499e:	f8ad 4018 	strh.w	r4, [sp, #24]
 80049a2:	f005 fb51 	bl	800a048 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 80049a6:	4604      	mov	r4, r0
 80049a8:	bb70      	cbnz	r0, 8004a08 <initpressure3115+0xc4>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 80049aa:	8abc      	ldrh	r4, [r7, #20]
 80049ac:	2302      	movs	r3, #2
 80049ae:	aa07      	add	r2, sp, #28
 80049b0:	21c0      	movs	r1, #192	; 0xc0
 80049b2:	481b      	ldr	r0, [pc, #108]	; (8004a20 <initpressure3115+0xdc>)
 80049b4:	9600      	str	r6, [sp, #0]
 80049b6:	f8ad 401c 	strh.w	r4, [sp, #28]
 80049ba:	f005 fb45 	bl	800a048 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 80049be:	4604      	mov	r4, r0
 80049c0:	bb50      	cbnz	r0, 8004a18 <initpressure3115+0xd4>
	osDelay(100);	// allow chip to start up sampling
 80049c2:	2064      	movs	r0, #100	; 0x64
 80049c4:	f00e f8d6 	bl	8012b74 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 80049c8:	aa08      	add	r2, sp, #32
 80049ca:	462b      	mov	r3, r5
 80049cc:	21c0      	movs	r1, #192	; 0xc0
 80049ce:	9200      	str	r2, [sp, #0]
 80049d0:	462a      	mov	r2, r5
 80049d2:	4813      	ldr	r0, [pc, #76]	; (8004a20 <initpressure3115+0xdc>)
 80049d4:	e9cd 5601 	strd	r5, r6, [sp, #4]
 80049d8:	f005 fbe8 	bl	800a1ac <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 80049dc:	4604      	mov	r4, r0
 80049de:	b9b8      	cbnz	r0, 8004a10 <initpressure3115+0xcc>
	result = getpressure3115();
 80049e0:	f7ff ff0a 	bl	80047f8 <getpressure3115>
	if (result != HAL_OK) {
 80049e4:	4604      	mov	r4, r0
 80049e6:	2800      	cmp	r0, #0
 80049e8:	d0c2      	beq.n	8004970 <initpressure3115+0x2c>
		printf("MPL3115A2 getpressure failed\n\r");
 80049ea:	480f      	ldr	r0, [pc, #60]	; (8004a28 <initpressure3115+0xe4>)
 80049ec:	f01d fe22 	bl	8022634 <iprintf>
 80049f0:	e7be      	b.n	8004970 <initpressure3115+0x2c>
 80049f2:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 80049f4:	480d      	ldr	r0, [pc, #52]	; (8004a2c <initpressure3115+0xe8>)
 80049f6:	f01d fe1d 	bl	8022634 <iprintf>
}
 80049fa:	4620      	mov	r0, r4
 80049fc:	b00b      	add	sp, #44	; 0x2c
 80049fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("I2C HAL returned error 2b\n\r");
 8004a00:	480b      	ldr	r0, [pc, #44]	; (8004a30 <initpressure3115+0xec>)
 8004a02:	f01d fe17 	bl	8022634 <iprintf>
		return (result);
 8004a06:	e7b3      	b.n	8004970 <initpressure3115+0x2c>
		printf("I2C HAL returned error 3\n\r");
 8004a08:	480a      	ldr	r0, [pc, #40]	; (8004a34 <initpressure3115+0xf0>)
 8004a0a:	f01d fe13 	bl	8022634 <iprintf>
		return (result);
 8004a0e:	e7af      	b.n	8004970 <initpressure3115+0x2c>
		printf("I2C HAL returned error 5\n\r");
 8004a10:	4809      	ldr	r0, [pc, #36]	; (8004a38 <initpressure3115+0xf4>)
 8004a12:	f01d fe0f 	bl	8022634 <iprintf>
		return (result);
 8004a16:	e7ab      	b.n	8004970 <initpressure3115+0x2c>
		printf("I2C HAL returned error 4\n\r");
 8004a18:	4808      	ldr	r0, [pc, #32]	; (8004a3c <initpressure3115+0xf8>)
 8004a1a:	f01d fe0b 	bl	8022634 <iprintf>
		return (result);
 8004a1e:	e7a7      	b.n	8004970 <initpressure3115+0x2c>
 8004a20:	2001b16c 	.word	0x2001b16c
 8004a24:	08026928 	.word	0x08026928
 8004a28:	08028338 	.word	0x08028338
 8004a2c:	080281bc 	.word	0x080281bc
 8004a30:	080282c8 	.word	0x080282c8
 8004a34:	080282e4 	.word	0x080282e4
 8004a38:	0802831c 	.word	0x0802831c
 8004a3c:	08028300 	.word	0x08028300

08004a40 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 8004a40:	b510      	push	{r4, lr}
	int i, j, k;

	cycleleds();
 8004a42:	f7ff fbbb 	bl	80041bc <cycleleds>
	osDelay(500);
 8004a46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004a4a:	f00e f893 	bl	8012b74 <osDelay>
	printf("Initsplat: LED cycle\n");
 8004a4e:	4829      	ldr	r0, [pc, #164]	; (8004af4 <initsplat+0xb4>)
 8004a50:	f01d fe8c 	bl	802276c <puts>

	if (pcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8004a54:	4b28      	ldr	r3, [pc, #160]	; (8004af8 <initsplat+0xb8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2b0b      	cmp	r3, #11
 8004a5a:	d041      	beq.n	8004ae0 <initsplat+0xa0>
		printf("Initsplat: Dual Mux\n\r");
		initdualmux();
		osDelay(500);
	}
	printf("Initsplat: Programmable Gain Amp\n");
 8004a5c:	4827      	ldr	r0, [pc, #156]	; (8004afc <initsplat+0xbc>)
 8004a5e:	f01d fe85 	bl	802276c <puts>
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 8004a62:	4c27      	ldr	r4, [pc, #156]	; (8004b00 <initsplat+0xc0>)
	initpga();
 8004a64:	f7ff fc4a 	bl	80042fc <initpga>
	osDelay(500);
 8004a68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004a6c:	f00e f882 	bl	8012b74 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 8004a70:	4824      	ldr	r0, [pc, #144]	; (8004b04 <initsplat+0xc4>)
 8004a72:	f01d fddf 	bl	8022634 <iprintf>
	psensor = PNONE;
 8004a76:	2300      	movs	r3, #0
 8004a78:	6023      	str	r3, [r4, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8004a7a:	f7ff ff63 	bl	8004944 <initpressure3115>
 8004a7e:	b988      	cbnz	r0, 8004aa4 <initsplat+0x64>
		printf("MPL3115A2 pressure sensor present\n\r");
 8004a80:	4821      	ldr	r0, [pc, #132]	; (8004b08 <initsplat+0xc8>)
 8004a82:	f01d fdd7 	bl	8022634 <iprintf>
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004a86:	4a21      	ldr	r2, [pc, #132]	; (8004b0c <initsplat+0xcc>)
		psensor = MPL3115A2;
 8004a88:	2102      	movs	r1, #2
			statuspkt.bconf |= (MPL115A2 << 3);
		} else {
			printf("NO pressure sensor present\n\r");
		}
	}
	osDelay(500);
 8004a8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004a8e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8004a92:	6021      	str	r1, [r4, #0]
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004a94:	f043 0310 	orr.w	r3, r3, #16
}
 8004a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004a9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8004aa0:	f00e b868 	b.w	8012b74 <osDelay>
		if (initpressure115() == HAL_OK) {
 8004aa4:	f7ff fe28 	bl	80046f8 <initpressure115>
 8004aa8:	b988      	cbnz	r0, 8004ace <initsplat+0x8e>
			printf("MPL115A2 pressure sensor present\n\r");
 8004aaa:	4819      	ldr	r0, [pc, #100]	; (8004b10 <initsplat+0xd0>)
 8004aac:	f01d fdc2 	bl	8022634 <iprintf>
			statuspkt.bconf |= (MPL115A2 << 3);
 8004ab0:	4a16      	ldr	r2, [pc, #88]	; (8004b0c <initsplat+0xcc>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8004ab2:	2101      	movs	r1, #1
	osDelay(500);
 8004ab4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2 << 3);
 8004ab8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8004abc:	6021      	str	r1, [r4, #0]
			statuspkt.bconf |= (MPL115A2 << 3);
 8004abe:	f043 0308 	orr.w	r3, r3, #8
}
 8004ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			statuspkt.bconf |= (MPL115A2 << 3);
 8004ac6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8004aca:	f00e b853 	b.w	8012b74 <osDelay>
			printf("NO pressure sensor present\n\r");
 8004ace:	4811      	ldr	r0, [pc, #68]	; (8004b14 <initsplat+0xd4>)
 8004ad0:	f01d fdb0 	bl	8022634 <iprintf>
	osDelay(500);
 8004ad4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
 8004ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osDelay(500);
 8004adc:	f00e b84a 	b.w	8012b74 <osDelay>
		printf("Initsplat: Dual Mux\n\r");
 8004ae0:	480d      	ldr	r0, [pc, #52]	; (8004b18 <initsplat+0xd8>)
 8004ae2:	f01d fda7 	bl	8022634 <iprintf>
		initdualmux();
 8004ae6:	f7ff fcd1 	bl	800448c <initdualmux>
		osDelay(500);
 8004aea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004aee:	f00e f841 	bl	8012b74 <osDelay>
 8004af2:	e7b3      	b.n	8004a5c <initsplat+0x1c>
 8004af4:	08028358 	.word	0x08028358
 8004af8:	2001ae58 	.word	0x2001ae58
 8004afc:	08028388 	.word	0x08028388
 8004b00:	20001ca4 	.word	0x20001ca4
 8004b04:	080283ac 	.word	0x080283ac
 8004b08:	080283cc 	.word	0x080283cc
 8004b0c:	2001ad9c 	.word	0x2001ad9c
 8004b10:	080283f0 	.word	0x080283f0
 8004b14:	08028414 	.word	0x08028414
 8004b18:	08028370 	.word	0x08028370

08004b1c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004b1c:	4b16      	ldr	r3, [pc, #88]	; (8004b78 <HAL_MspInit+0x5c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b1e:	2200      	movs	r2, #0
 8004b20:	210f      	movs	r1, #15
 8004b22:	f06f 0001 	mvn.w	r0, #1
{
 8004b26:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b28:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 8004b2a:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b2c:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8004b30:	641c      	str	r4, [r3, #64]	; 0x40
 8004b32:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8004b34:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 8004b38:	9400      	str	r4, [sp, #0]
 8004b3a:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b3c:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8004b3e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8004b42:	645c      	str	r4, [r3, #68]	; 0x44
 8004b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b4a:	9301      	str	r3, [sp, #4]
 8004b4c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b4e:	f002 fa2d 	bl	8006fac <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 8004b52:	2200      	movs	r2, #0
 8004b54:	2106      	movs	r1, #6
 8004b56:	2005      	movs	r0, #5
 8004b58:	f002 fa28 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004b5c:	2005      	movs	r0, #5
 8004b5e:	f002 fa6f 	bl	8007040 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 8004b62:	2200      	movs	r2, #0
 8004b64:	2106      	movs	r1, #6
 8004b66:	2051      	movs	r0, #81	; 0x51
 8004b68:	f002 fa20 	bl	8006fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8004b6c:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b6e:	b002      	add	sp, #8
 8004b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8004b74:	f002 ba64 	b.w	8007040 <HAL_NVIC_EnableIRQ>
 8004b78:	40023800 	.word	0x40023800

08004b7c <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8004b7c:	4a4a      	ldr	r2, [pc, #296]	; (8004ca8 <HAL_ADC_MspInit+0x12c>)
 8004b7e:	6803      	ldr	r3, [r0, #0]
{
 8004b80:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 8004b82:	4293      	cmp	r3, r2
{
 8004b84:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b86:	f04f 0400 	mov.w	r4, #0
 8004b8a:	9408      	str	r4, [sp, #32]
 8004b8c:	9407      	str	r4, [sp, #28]
 8004b8e:	940b      	str	r4, [sp, #44]	; 0x2c
 8004b90:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8004b94:	d007      	beq.n	8004ba6 <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8004b96:	4a45      	ldr	r2, [pc, #276]	; (8004cac <HAL_ADC_MspInit+0x130>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d046      	beq.n	8004c2a <HAL_ADC_MspInit+0xae>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8004b9c:	4a44      	ldr	r2, [pc, #272]	; (8004cb0 <HAL_ADC_MspInit+0x134>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d061      	beq.n	8004c66 <HAL_ADC_MspInit+0xea>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004ba2:	b00d      	add	sp, #52	; 0x34
 8004ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004ba6:	4b43      	ldr	r3, [pc, #268]	; (8004cb4 <HAL_ADC_MspInit+0x138>)
 8004ba8:	4605      	mov	r5, r0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004baa:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bac:	2703      	movs	r7, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004bae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb0:	a907      	add	r1, sp, #28
    hdma_adc1.Instance = DMA2_Stream4;
 8004bb2:	4e41      	ldr	r6, [pc, #260]	; (8004cb8 <HAL_ADC_MspInit+0x13c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004bb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb8:	645a      	str	r2, [r3, #68]	; 0x44
 8004bba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bbc:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004bc0:	9201      	str	r2, [sp, #4]
 8004bc2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	631a      	str	r2, [r3, #48]	; 0x30
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004bce:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bd0:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bd4:	4839      	ldr	r0, [pc, #228]	; (8004cbc <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004bd6:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bd8:	9302      	str	r3, [sp, #8]
 8004bda:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bdc:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bde:	f004 fcaf 	bl	8009540 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8004be2:	4a37      	ldr	r2, [pc, #220]	; (8004cc0 <HAL_ADC_MspInit+0x144>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004be4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004be8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004bec:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004bf0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004bf4:	62b7      	str	r7, [r6, #40]	; 0x28
    hdma_adc1.Instance = DMA2_Stream4;
 8004bf6:	6032      	str	r2, [r6, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004bf8:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004bfc:	2204      	movs	r2, #4
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004bfe:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8004c00:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004c04:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c06:	60b4      	str	r4, [r6, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c08:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004c0a:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004c0c:	6272      	str	r2, [r6, #36]	; 0x24
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8004c0e:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004c10:	e9c6 c005 	strd	ip, r0, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004c14:	4630      	mov	r0, r6
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004c16:	e9c6 7107 	strd	r7, r1, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004c1a:	f002 fcd7 	bl	80075cc <HAL_DMA_Init>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d13f      	bne.n	8004ca2 <HAL_ADC_MspInit+0x126>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004c22:	63ae      	str	r6, [r5, #56]	; 0x38
 8004c24:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8004c26:	b00d      	add	sp, #52	; 0x34
 8004c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004c2a:	4b22      	ldr	r3, [pc, #136]	; (8004cb4 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004c2c:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c2e:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c30:	2503      	movs	r5, #3
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c34:	4821      	ldr	r0, [pc, #132]	; (8004cbc <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c3a:	645a      	str	r2, [r3, #68]	; 0x44
 8004c3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c3e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004c42:	9203      	str	r2, [sp, #12]
 8004c44:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	631a      	str	r2, [r3, #48]	; 0x30
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	9304      	str	r3, [sp, #16]
 8004c58:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c5a:	e9cd 6507 	strd	r6, r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5e:	f004 fc6f 	bl	8009540 <HAL_GPIO_Init>
}
 8004c62:	b00d      	add	sp, #52	; 0x34
 8004c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004c66:	4b13      	ldr	r3, [pc, #76]	; (8004cb4 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004c68:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c6c:	2503      	movs	r5, #3
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004c6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c70:	4812      	ldr	r0, [pc, #72]	; (8004cbc <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004c72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c76:	645a      	str	r2, [r3, #68]	; 0x44
 8004c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c7a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004c7e:	9205      	str	r2, [sp, #20]
 8004c80:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c84:	f042 0201 	orr.w	r2, r2, #1
 8004c88:	631a      	str	r2, [r3, #48]	; 0x30
 8004c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c8c:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	9306      	str	r3, [sp, #24]
 8004c94:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c96:	e9cd 6507 	strd	r6, r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c9a:	f004 fc51 	bl	8009540 <HAL_GPIO_Init>
}
 8004c9e:	b00d      	add	sp, #52	; 0x34
 8004ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8004ca2:	f7fd ff9d 	bl	8002be0 <Error_Handler>
 8004ca6:	e7bc      	b.n	8004c22 <HAL_ADC_MspInit+0xa6>
 8004ca8:	40012000 	.word	0x40012000
 8004cac:	40012100 	.word	0x40012100
 8004cb0:	40012200 	.word	0x40012200
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	2001b590 	.word	0x2001b590
 8004cbc:	40020000 	.word	0x40020000
 8004cc0:	40026470 	.word	0x40026470

08004cc4 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8004cc4:	4b09      	ldr	r3, [pc, #36]	; (8004cec <HAL_CRC_MspInit+0x28>)
 8004cc6:	6802      	ldr	r2, [r0, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d000      	beq.n	8004cce <HAL_CRC_MspInit+0xa>
 8004ccc:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004cce:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 8004cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8004cd6:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8004cd8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004cdc:	631a      	str	r2, [r3, #48]	; 0x30
 8004cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ce4:	9301      	str	r3, [sp, #4]
 8004ce6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8004ce8:	b002      	add	sp, #8
 8004cea:	4770      	bx	lr
 8004cec:	40023000 	.word	0x40023000

08004cf0 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8004cf0:	4b2b      	ldr	r3, [pc, #172]	; (8004da0 <HAL_DAC_MspInit+0xb0>)
 8004cf2:	6802      	ldr	r2, [r0, #0]
{
 8004cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC)
 8004cf6:	429a      	cmp	r2, r3
{
 8004cf8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cfa:	f04f 0400 	mov.w	r4, #0
 8004cfe:	9404      	str	r4, [sp, #16]
 8004d00:	9403      	str	r4, [sp, #12]
 8004d02:	9407      	str	r4, [sp, #28]
 8004d04:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC)
 8004d08:	d001      	beq.n	8004d0e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004d0a:	b009      	add	sp, #36	; 0x24
 8004d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8004d0e:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8004d12:	4605      	mov	r5, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004d14:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d16:	2703      	movs	r7, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8004d18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d1a:	a903      	add	r1, sp, #12
    hdma_dac1.Instance = DMA1_Stream5;
 8004d1c:	4e21      	ldr	r6, [pc, #132]	; (8004da4 <HAL_DAC_MspInit+0xb4>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8004d1e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004d22:	641a      	str	r2, [r3, #64]	; 0x40
 8004d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d26:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8004d2a:	9201      	str	r2, [sp, #4]
 8004d2c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
 8004d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004d38:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d3a:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d3e:	481a      	ldr	r0, [pc, #104]	; (8004da8 <HAL_DAC_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d40:	9704      	str	r7, [sp, #16]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8004d42:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d46:	9302      	str	r3, [sp, #8]
 8004d48:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d4c:	f004 fbf8 	bl	8009540 <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 8004d50:	4b16      	ldr	r3, [pc, #88]	; (8004dac <HAL_DAC_MspInit+0xbc>)
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d52:	2040      	movs	r0, #64	; 0x40
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8004d54:	f04f 6c60 	mov.w	ip, #234881024	; 0xe000000
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004d58:	2104      	movs	r1, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8004d5a:	2202      	movs	r2, #2
    hdma_dac1.Instance = DMA1_Stream5;
 8004d5c:	6033      	str	r3, [r6, #0]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8004d5e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d62:	60f4      	str	r4, [r6, #12]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004d64:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8004d66:	6137      	str	r7, [r6, #16]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8004d68:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d6a:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8004d6e:	4630      	mov	r0, r6
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d70:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8004d74:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8004d78:	e9c6 1209 	strd	r1, r2, [r6, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8004d7c:	f002 fc26 	bl	80075cc <HAL_DMA_Init>
 8004d80:	b958      	cbnz	r0, 8004d9a <HAL_DAC_MspInit+0xaa>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004d82:	2200      	movs	r2, #0
 8004d84:	2106      	movs	r1, #6
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8004d86:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004d88:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8004d8a:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004d8c:	f002 f90e 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d90:	2036      	movs	r0, #54	; 0x36
 8004d92:	f002 f955 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 8004d96:	b009      	add	sp, #36	; 0x24
 8004d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8004d9a:	f7fd ff21 	bl	8002be0 <Error_Handler>
 8004d9e:	e7f0      	b.n	8004d82 <HAL_DAC_MspInit+0x92>
 8004da0:	40007400 	.word	0x40007400
 8004da4:	2001b3a0 	.word	0x2001b3a0
 8004da8:	40020000 	.word	0x40020000
 8004dac:	40026088 	.word	0x40026088

08004db0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004db0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004db2:	2400      	movs	r4, #0
{
 8004db4:	b0b0      	sub	sp, #192	; 0xc0
 8004db6:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004db8:	2290      	movs	r2, #144	; 0x90
 8004dba:	4621      	mov	r1, r4
 8004dbc:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dbe:	940b      	str	r4, [sp, #44]	; 0x2c
 8004dc0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8004dc4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004dc8:	f01c fcc2 	bl	8021750 <memset>
  if(hi2c->Instance==I2C1)
 8004dcc:	682b      	ldr	r3, [r5, #0]
 8004dce:	4a4c      	ldr	r2, [pc, #304]	; (8004f00 <HAL_I2C_MspInit+0x150>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d007      	beq.n	8004de4 <HAL_I2C_MspInit+0x34>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8004dd4:	4a4b      	ldr	r2, [pc, #300]	; (8004f04 <HAL_I2C_MspInit+0x154>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d031      	beq.n	8004e3e <HAL_I2C_MspInit+0x8e>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8004dda:	4a4b      	ldr	r2, [pc, #300]	; (8004f08 <HAL_I2C_MspInit+0x158>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d059      	beq.n	8004e94 <HAL_I2C_MspInit+0xe4>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8004de0:	b030      	add	sp, #192	; 0xc0
 8004de2:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004de4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004de8:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004dea:	9425      	str	r4, [sp, #148]	; 0x94
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004dec:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004dee:	f006 fd73 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	d17a      	bne.n	8004eec <HAL_I2C_MspInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df6:	4c45      	ldr	r4, [pc, #276]	; (8004f0c <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004df8:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dfa:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004dfc:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e00:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e02:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e04:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e06:	f043 0302 	orr.w	r3, r3, #2
 8004e0a:	6323      	str	r3, [r4, #48]	; 0x30
 8004e0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e0e:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e10:	2204      	movs	r2, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e12:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e16:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e18:	483d      	ldr	r0, [pc, #244]	; (8004f10 <HAL_I2C_MspInit+0x160>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e1a:	9301      	str	r3, [sp, #4]
 8004e1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004e1e:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e20:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e24:	f004 fb8c 	bl	8009540 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e2e:	6423      	str	r3, [r4, #64]	; 0x40
 8004e30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e36:	9302      	str	r3, [sp, #8]
 8004e38:	9b02      	ldr	r3, [sp, #8]
}
 8004e3a:	b030      	add	sp, #192	; 0xc0
 8004e3c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e42:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004e44:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004e46:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e48:	f006 fd46 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d150      	bne.n	8004ef2 <HAL_I2C_MspInit+0x142>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e50:	4c2e      	ldr	r4, [pc, #184]	; (8004f0c <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e52:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e54:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e56:	2601      	movs	r6, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e58:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004e5a:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e5c:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e5e:	f043 0320 	orr.w	r3, r3, #32
 8004e62:	6323      	str	r3, [r4, #48]	; 0x30
 8004e64:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e66:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e68:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e6c:	4829      	ldr	r0, [pc, #164]	; (8004f14 <HAL_I2C_MspInit+0x164>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004e6e:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e70:	9303      	str	r3, [sp, #12]
 8004e72:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e74:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e76:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004e78:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e7a:	f004 fb61 	bl	8009540 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004e7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e84:	6423      	str	r3, [r4, #64]	; 0x40
 8004e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e8c:	9304      	str	r3, [sp, #16]
 8004e8e:	9b04      	ldr	r3, [sp, #16]
}
 8004e90:	b030      	add	sp, #192	; 0xc0
 8004e92:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8004e94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e98:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8004e9a:	9428      	str	r4, [sp, #160]	; 0xa0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8004e9c:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e9e:	f006 fd1b 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 8004ea2:	bb48      	cbnz	r0, 8004ef8 <HAL_I2C_MspInit+0x148>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ea4:	4c19      	ldr	r4, [pc, #100]	; (8004f0c <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ea6:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ea8:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004eaa:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004eae:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004eb0:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004eb2:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004eb4:	f043 0320 	orr.w	r3, r3, #32
 8004eb8:	6323      	str	r3, [r4, #48]	; 0x30
 8004eba:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ebc:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8004ebe:	2204      	movs	r2, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ec0:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ec4:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004ec6:	4813      	ldr	r0, [pc, #76]	; (8004f14 <HAL_I2C_MspInit+0x164>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ec8:	9305      	str	r3, [sp, #20]
 8004eca:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004ecc:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8004ece:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004ed2:	f004 fb35 	bl	8009540 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8004ed6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ed8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004edc:	6423      	str	r3, [r4, #64]	; 0x40
 8004ede:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ee0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ee4:	9306      	str	r3, [sp, #24]
 8004ee6:	9b06      	ldr	r3, [sp, #24]
}
 8004ee8:	b030      	add	sp, #192	; 0xc0
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004eec:	f7fd fe78 	bl	8002be0 <Error_Handler>
 8004ef0:	e781      	b.n	8004df6 <HAL_I2C_MspInit+0x46>
      Error_Handler();
 8004ef2:	f7fd fe75 	bl	8002be0 <Error_Handler>
 8004ef6:	e7ab      	b.n	8004e50 <HAL_I2C_MspInit+0xa0>
      Error_Handler();
 8004ef8:	f7fd fe72 	bl	8002be0 <Error_Handler>
 8004efc:	e7d2      	b.n	8004ea4 <HAL_I2C_MspInit+0xf4>
 8004efe:	bf00      	nop
 8004f00:	40005400 	.word	0x40005400
 8004f04:	40005800 	.word	0x40005800
 8004f08:	40006000 	.word	0x40006000
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	40020400 	.word	0x40020400
 8004f14:	40021400 	.word	0x40021400

08004f18 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8004f18:	4b08      	ldr	r3, [pc, #32]	; (8004f3c <HAL_RNG_MspInit+0x24>)
 8004f1a:	6802      	ldr	r2, [r0, #0]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d000      	beq.n	8004f22 <HAL_RNG_MspInit+0xa>
 8004f20:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004f22:	4b07      	ldr	r3, [pc, #28]	; (8004f40 <HAL_RNG_MspInit+0x28>)
{
 8004f24:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 8004f26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f2c:	635a      	str	r2, [r3, #52]	; 0x34
 8004f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f34:	9301      	str	r3, [sp, #4]
 8004f36:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8004f38:	b002      	add	sp, #8
 8004f3a:	4770      	bx	lr
 8004f3c:	50060800 	.word	0x50060800
 8004f40:	40023800 	.word	0x40023800

08004f44 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8004f44:	4a57      	ldr	r2, [pc, #348]	; (80050a4 <HAL_SPI_MspInit+0x160>)
 8004f46:	6803      	ldr	r3, [r0, #0]
{
 8004f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(hspi->Instance==SPI2)
 8004f4c:	4293      	cmp	r3, r2
{
 8004f4e:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f50:	f04f 0400 	mov.w	r4, #0
 8004f54:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8004f58:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8004f5c:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 8004f5e:	d008      	beq.n	8004f72 <HAL_SPI_MspInit+0x2e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8004f60:	4a51      	ldr	r2, [pc, #324]	; (80050a8 <HAL_SPI_MspInit+0x164>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d03b      	beq.n	8004fde <HAL_SPI_MspInit+0x9a>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8004f66:	4a51      	ldr	r2, [pc, #324]	; (80050ac <HAL_SPI_MspInit+0x168>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d078      	beq.n	800505e <HAL_SPI_MspInit+0x11a>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8004f6c:	b00e      	add	sp, #56	; 0x38
 8004f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f72:	4b4f      	ldr	r3, [pc, #316]	; (80050b0 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f74:	200c      	movs	r0, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f76:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004f78:	2601      	movs	r6, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f7c:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f7e:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f84:	641a      	str	r2, [r3, #64]	; 0x40
 8004f86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f88:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004f8c:	9201      	str	r2, [sp, #4]
 8004f8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f92:	f042 0204 	orr.w	r2, r2, #4
 8004f96:	631a      	str	r2, [r3, #48]	; 0x30
 8004f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f9a:	f002 0204 	and.w	r2, r2, #4
 8004f9e:	9202      	str	r2, [sp, #8]
 8004fa0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa4:	f042 0208 	orr.w	r2, r2, #8
 8004fa8:	631a      	str	r2, [r3, #48]	; 0x30
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004fac:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004fae:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fb2:	4840      	ldr	r0, [pc, #256]	; (80050b4 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb4:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004fb6:	9303      	str	r3, [sp, #12]
 8004fb8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fba:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004fbc:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc0:	f004 fabe 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004fc4:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fc6:	a909      	add	r1, sp, #36	; 0x24
 8004fc8:	483b      	ldr	r0, [pc, #236]	; (80050b8 <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fca:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fcc:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004fce:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004fd0:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fd4:	f004 fab4 	bl	8009540 <HAL_GPIO_Init>
}
 8004fd8:	b00e      	add	sp, #56	; 0x38
 8004fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004fde:	4b34      	ldr	r3, [pc, #208]	; (80050b0 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fe0:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004fe2:	2004      	movs	r0, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fe4:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004fe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004fe8:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fea:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004fec:	f04f 0806 	mov.w	r8, #6
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004ff0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ff4:	641a      	str	r2, [r3, #64]	; 0x40
 8004ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ff8:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004ffc:	9204      	str	r2, [sp, #16]
 8004ffe:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005000:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005002:	4332      	orrs	r2, r6
 8005004:	631a      	str	r2, [r3, #48]	; 0x30
 8005006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005008:	4032      	ands	r2, r6
 800500a:	9205      	str	r2, [sp, #20]
 800500c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800500e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005010:	4302      	orrs	r2, r0
 8005012:	631a      	str	r2, [r3, #48]	; 0x30
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005016:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005018:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800501a:	4828      	ldr	r0, [pc, #160]	; (80050bc <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800501c:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800501e:	9306      	str	r3, [sp, #24]
 8005020:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005022:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005024:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005028:	f004 fa8a 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800502c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005030:	a909      	add	r1, sp, #36	; 0x24
 8005032:	4820      	ldr	r0, [pc, #128]	; (80050b4 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005034:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005036:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005038:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800503c:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005040:	f004 fa7e 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005044:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005046:	a909      	add	r1, sp, #36	; 0x24
 8005048:	481c      	ldr	r0, [pc, #112]	; (80050bc <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800504a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800504c:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800504e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005050:	e9cd 580c 	strd	r5, r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005054:	f004 fa74 	bl	8009540 <HAL_GPIO_Init>
}
 8005058:	b00e      	add	sp, #56	; 0x38
 800505a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 800505e:	4b14      	ldr	r3, [pc, #80]	; (80050b0 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005060:	2074      	movs	r0, #116	; 0x74
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005062:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005064:	2602      	movs	r6, #2
    __HAL_RCC_SPI4_CLK_ENABLE();
 8005066:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005068:	2503      	movs	r5, #3
    __HAL_RCC_SPI4_CLK_ENABLE();
 800506a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800506e:	645a      	str	r2, [r3, #68]	; 0x44
 8005070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005072:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005076:	9207      	str	r2, [sp, #28]
 8005078:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800507a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800507c:	f042 0210 	orr.w	r2, r2, #16
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8005082:	2205      	movs	r2, #5
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005086:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005088:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800508c:	480c      	ldr	r0, [pc, #48]	; (80050c0 <HAL_SPI_MspInit+0x17c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508e:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005090:	9308      	str	r3, [sp, #32]
 8005092:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005094:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8005096:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800509a:	f004 fa51 	bl	8009540 <HAL_GPIO_Init>
}
 800509e:	b00e      	add	sp, #56	; 0x38
 80050a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050a4:	40003800 	.word	0x40003800
 80050a8:	40003c00 	.word	0x40003c00
 80050ac:	40013400 	.word	0x40013400
 80050b0:	40023800 	.word	0x40023800
 80050b4:	40020800 	.word	0x40020800
 80050b8:	40020c00 	.word	0x40020c00
 80050bc:	40020400 	.word	0x40020400
 80050c0:	40021000 	.word	0x40021000

080050c4 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80050c4:	4a78      	ldr	r2, [pc, #480]	; (80052a8 <HAL_TIM_Base_MspInit+0x1e4>)
 80050c6:	6803      	ldr	r3, [r0, #0]
{
 80050c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(htim_base->Instance==TIM1)
 80050cc:	4293      	cmp	r3, r2
{
 80050ce:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d0:	f04f 0400 	mov.w	r4, #0
 80050d4:	940c      	str	r4, [sp, #48]	; 0x30
 80050d6:	940b      	str	r4, [sp, #44]	; 0x2c
 80050d8:	940f      	str	r4, [sp, #60]	; 0x3c
 80050da:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  if(htim_base->Instance==TIM1)
 80050de:	d021      	beq.n	8005124 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050e4:	d058      	beq.n	8005198 <HAL_TIM_Base_MspInit+0xd4>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80050e6:	4a71      	ldr	r2, [pc, #452]	; (80052ac <HAL_TIM_Base_MspInit+0x1e8>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d028      	beq.n	800513e <HAL_TIM_Base_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80050ec:	4a70      	ldr	r2, [pc, #448]	; (80052b0 <HAL_TIM_Base_MspInit+0x1ec>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d045      	beq.n	800517e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 80050f2:	4a70      	ldr	r2, [pc, #448]	; (80052b4 <HAL_TIM_Base_MspInit+0x1f0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	f000 80ad 	beq.w	8005254 <HAL_TIM_Base_MspInit+0x190>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 80050fa:	4a6f      	ldr	r2, [pc, #444]	; (80052b8 <HAL_TIM_Base_MspInit+0x1f4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	f000 80bc 	beq.w	800527a <HAL_TIM_Base_MspInit+0x1b6>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8005102:	4a6e      	ldr	r2, [pc, #440]	; (80052bc <HAL_TIM_Base_MspInit+0x1f8>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d02f      	beq.n	8005168 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 8005108:	4a6d      	ldr	r2, [pc, #436]	; (80052c0 <HAL_TIM_Base_MspInit+0x1fc>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d114      	bne.n	8005138 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800510e:	4b6d      	ldr	r3, [pc, #436]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
 8005110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005112:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005116:	641a      	str	r2, [r3, #64]	; 0x40
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800511e:	930a      	str	r3, [sp, #40]	; 0x28
 8005120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8005122:	e009      	b.n	8005138 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005124:	4b67      	ldr	r3, [pc, #412]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
 8005126:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005128:	f042 0201 	orr.w	r2, r2, #1
 800512c:	645a      	str	r2, [r3, #68]	; 0x44
 800512e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	9301      	str	r3, [sp, #4]
 8005136:	9b01      	ldr	r3, [sp, #4]
}
 8005138:	b011      	add	sp, #68	; 0x44
 800513a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800513e:	4b61      	ldr	r3, [pc, #388]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8005140:	4622      	mov	r2, r4
 8005142:	2106      	movs	r1, #6
 8005144:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005146:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8005148:	f044 0402 	orr.w	r4, r4, #2
 800514c:	641c      	str	r4, [r3, #64]	; 0x40
 800514e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	9305      	str	r3, [sp, #20]
 8005156:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8005158:	f001 ff28 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800515c:	201d      	movs	r0, #29
 800515e:	f001 ff6f 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 8005162:	b011      	add	sp, #68	; 0x44
 8005164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005168:	4b56      	ldr	r3, [pc, #344]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
 800516a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800516c:	f042 0220 	orr.w	r2, r2, #32
 8005170:	641a      	str	r2, [r3, #64]	; 0x40
 8005172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005174:	f003 0320 	and.w	r3, r3, #32
 8005178:	9309      	str	r3, [sp, #36]	; 0x24
 800517a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800517c:	e7dc      	b.n	8005138 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800517e:	4b51      	ldr	r3, [pc, #324]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
 8005180:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005182:	f042 0204 	orr.w	r2, r2, #4
 8005186:	641a      	str	r2, [r3, #64]	; 0x40
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f003 0304 	and.w	r3, r3, #4
 800518e:	9306      	str	r3, [sp, #24]
 8005190:	9b06      	ldr	r3, [sp, #24]
}
 8005192:	b011      	add	sp, #68	; 0x44
 8005194:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005198:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800519c:	2701      	movs	r7, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800519e:	f04f 0802 	mov.w	r8, #2
 80051a2:	4605      	mov	r5, r0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80051a6:	2020      	movs	r0, #32
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051a8:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80051aa:	f44f 6980 	mov.w	r9, #1024	; 0x400
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051ae:	433a      	orrs	r2, r7
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 80051b0:	4e45      	ldr	r6, [pc, #276]	; (80052c8 <HAL_TIM_Base_MspInit+0x204>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051b2:	641a      	str	r2, [r3, #64]	; 0x40
 80051b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051b6:	403a      	ands	r2, r7
 80051b8:	9202      	str	r2, [sp, #8]
 80051ba:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051be:	433a      	orrs	r2, r7
 80051c0:	631a      	str	r2, [r3, #48]	; 0x30
 80051c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051c4:	403a      	ands	r2, r7
 80051c6:	9203      	str	r2, [sp, #12]
 80051c8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051cc:	ea42 0208 	orr.w	r2, r2, r8
 80051d0:	631a      	str	r2, [r3, #48]	; 0x30
 80051d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80051d4:	900b      	str	r0, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051d6:	ea03 0308 	and.w	r3, r3, r8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051da:	483c      	ldr	r0, [pc, #240]	; (80052cc <HAL_TIM_Base_MspInit+0x208>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80051dc:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051de:	9304      	str	r3, [sp, #16]
 80051e0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e2:	940d      	str	r4, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051e4:	940e      	str	r4, [sp, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ea:	f004 f9a9 	bl	8009540 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051ee:	a90b      	add	r1, sp, #44	; 0x2c
 80051f0:	4837      	ldr	r0, [pc, #220]	; (80052d0 <HAL_TIM_Base_MspInit+0x20c>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80051f2:	970f      	str	r7, [sp, #60]	; 0x3c
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 80051f4:	f04f 67c0 	mov.w	r7, #100663296	; 0x6000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f8:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80051fc:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005200:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005204:	f004 f99c 	bl	8009540 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8005208:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 80052d4 <HAL_TIM_Base_MspInit+0x210>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800520c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005210:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8005214:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8005218:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800521a:	f8c6 9010 	str.w	r9, [r6, #16]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800521e:	60b4      	str	r4, [r6, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8005220:	60f4      	str	r4, [r6, #12]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8005222:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005224:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8005228:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800522c:	e9c6 1205 	strd	r1, r2, [r6, #20]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8005230:	f002 f9cc 	bl	80075cc <HAL_DMA_Init>
 8005234:	2800      	cmp	r0, #0
 8005236:	d133      	bne.n	80052a0 <HAL_TIM_Base_MspInit+0x1dc>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8005238:	2200      	movs	r2, #0
 800523a:	2106      	movs	r1, #6
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 800523c:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 800523e:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8005240:	62ee      	str	r6, [r5, #44]	; 0x2c
 8005242:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8005244:	f001 feb2 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005248:	201c      	movs	r0, #28
 800524a:	f001 fef9 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 800524e:	b011      	add	sp, #68	; 0x44
 8005250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005254:	4b1b      	ldr	r3, [pc, #108]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8005256:	4622      	mov	r2, r4
 8005258:	2105      	movs	r1, #5
 800525a:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 800525c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800525e:	f044 0408 	orr.w	r4, r4, #8
 8005262:	641c      	str	r4, [r3, #64]	; 0x40
 8005264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005266:	f003 0308 	and.w	r3, r3, #8
 800526a:	9307      	str	r3, [sp, #28]
 800526c:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800526e:	f001 fe9d 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005272:	2032      	movs	r0, #50	; 0x32
 8005274:	f001 fee4 	bl	8007040 <HAL_NVIC_EnableIRQ>
 8005278:	e75e      	b.n	8005138 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800527a:	4b12      	ldr	r3, [pc, #72]	; (80052c4 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 800527c:	4622      	mov	r2, r4
 800527e:	2106      	movs	r1, #6
 8005280:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005282:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8005284:	f044 0410 	orr.w	r4, r4, #16
 8005288:	641c      	str	r4, [r3, #64]	; 0x40
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	f003 0310 	and.w	r3, r3, #16
 8005290:	9308      	str	r3, [sp, #32]
 8005292:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8005294:	f001 fe8a 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005298:	2036      	movs	r0, #54	; 0x36
 800529a:	f001 fed1 	bl	8007040 <HAL_NVIC_EnableIRQ>
 800529e:	e74b      	b.n	8005138 <HAL_TIM_Base_MspInit+0x74>
      Error_Handler();
 80052a0:	f7fd fc9e 	bl	8002be0 <Error_Handler>
 80052a4:	e7c8      	b.n	8005238 <HAL_TIM_Base_MspInit+0x174>
 80052a6:	bf00      	nop
 80052a8:	40010000 	.word	0x40010000
 80052ac:	40000400 	.word	0x40000400
 80052b0:	40000800 	.word	0x40000800
 80052b4:	40000c00 	.word	0x40000c00
 80052b8:	40001000 	.word	0x40001000
 80052bc:	40001400 	.word	0x40001400
 80052c0:	40002000 	.word	0x40002000
 80052c4:	40023800 	.word	0x40023800
 80052c8:	2001b290 	.word	0x2001b290
 80052cc:	40020000 	.word	0x40020000
 80052d0:	40020400 	.word	0x40020400
 80052d4:	40026028 	.word	0x40026028

080052d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 80052d8:	491e      	ldr	r1, [pc, #120]	; (8005354 <HAL_TIM_MspPostInit+0x7c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052da:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 80052dc:	6802      	ldr	r2, [r0, #0]
{
 80052de:	b570      	push	{r4, r5, r6, lr}
  if(htim->Instance==TIM3)
 80052e0:	428a      	cmp	r2, r1
{
 80052e2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80052e8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80052ec:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 80052ee:	d004      	beq.n	80052fa <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 80052f0:	4919      	ldr	r1, [pc, #100]	; (8005358 <HAL_TIM_MspPostInit+0x80>)
 80052f2:	428a      	cmp	r2, r1
 80052f4:	d018      	beq.n	8005328 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80052f6:	b008      	add	sp, #32
 80052f8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052fa:	4a18      	ldr	r2, [pc, #96]	; (800535c <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052fc:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80052fe:	2680      	movs	r6, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005300:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005302:	6b14      	ldr	r4, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005304:	4816      	ldr	r0, [pc, #88]	; (8005360 <HAL_TIM_MspPostInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005306:	f044 0404 	orr.w	r4, r4, #4
 800530a:	6314      	str	r4, [r2, #48]	; 0x30
 800530c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800530e:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005310:	f002 0204 	and.w	r2, r2, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005314:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005316:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005318:	9201      	str	r2, [sp, #4]
 800531a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800531c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800531e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005320:	f004 f90e 	bl	8009540 <HAL_GPIO_Init>
}
 8005324:	b008      	add	sp, #32
 8005326:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005328:	4a0c      	ldr	r2, [pc, #48]	; (800535c <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800532a:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800532c:	f44f 7680 	mov.w	r6, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005330:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005332:	6b14      	ldr	r4, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005334:	480b      	ldr	r0, [pc, #44]	; (8005364 <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005336:	432c      	orrs	r4, r5
 8005338:	6314      	str	r4, [r2, #48]	; 0x30
 800533a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800533c:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800533e:	402a      	ands	r2, r5
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005340:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005342:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005344:	9202      	str	r2, [sp, #8]
 8005346:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005348:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800534a:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800534c:	f004 f8f8 	bl	8009540 <HAL_GPIO_Init>
}
 8005350:	b008      	add	sp, #32
 8005352:	bd70      	pop	{r4, r5, r6, pc}
 8005354:	40000400 	.word	0x40000400
 8005358:	40000800 	.word	0x40000800
 800535c:	40023800 	.word	0x40023800
 8005360:	40020800 	.word	0x40020800
 8005364:	40020400 	.word	0x40020400

08005368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800536c:	2400      	movs	r4, #0
{
 800536e:	b0bb      	sub	sp, #236	; 0xec
 8005370:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005372:	2290      	movs	r2, #144	; 0x90
 8005374:	4621      	mov	r1, r4
 8005376:	a816      	add	r0, sp, #88	; 0x58
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005378:	9415      	str	r4, [sp, #84]	; 0x54
 800537a:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800537e:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005382:	f01c f9e5 	bl	8021750 <memset>
  if(huart->Instance==UART4)
 8005386:	682b      	ldr	r3, [r5, #0]
 8005388:	4aa2      	ldr	r2, [pc, #648]	; (8005614 <HAL_UART_MspInit+0x2ac>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d040      	beq.n	8005410 <HAL_UART_MspInit+0xa8>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 800538e:	4aa2      	ldr	r2, [pc, #648]	; (8005618 <HAL_UART_MspInit+0x2b0>)
 8005390:	4293      	cmp	r3, r2
 8005392:	f000 8092 	beq.w	80054ba <HAL_UART_MspInit+0x152>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8005396:	4aa1      	ldr	r2, [pc, #644]	; (800561c <HAL_UART_MspInit+0x2b4>)
 8005398:	4293      	cmp	r3, r2
 800539a:	f000 810c 	beq.w	80055b6 <HAL_UART_MspInit+0x24e>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 800539e:	4aa0      	ldr	r2, [pc, #640]	; (8005620 <HAL_UART_MspInit+0x2b8>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d00a      	beq.n	80053ba <HAL_UART_MspInit+0x52>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80053a4:	4a9f      	ldr	r2, [pc, #636]	; (8005624 <HAL_UART_MspInit+0x2bc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	f000 8154 	beq.w	8005654 <HAL_UART_MspInit+0x2ec>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 80053ac:	4a9e      	ldr	r2, [pc, #632]	; (8005628 <HAL_UART_MspInit+0x2c0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	f000 817d 	beq.w	80056ae <HAL_UART_MspInit+0x346>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80053b4:	b03b      	add	sp, #236	; 0xec
 80053b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80053ba:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053bc:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80053be:	9428      	str	r4, [sp, #160]	; 0xa0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80053c0:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053c2:	f006 fa89 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	f040 81dc 	bne.w	8005784 <HAL_UART_MspInit+0x41c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80053cc:	4b97      	ldr	r3, [pc, #604]	; (800562c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ce:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80053d0:	2670      	movs	r6, #112	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d2:	2500      	movs	r5, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80053d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053d8:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART2_CLK_ENABLE();
 80053da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80053de:	641a      	str	r2, [r3, #64]	; 0x40
 80053e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053e2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80053e6:	920a      	str	r2, [sp, #40]	; 0x28
 80053e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80053ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ec:	f042 0208 	orr.w	r2, r2, #8
 80053f0:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053f2:	2207      	movs	r2, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80053f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053f6:	9012      	str	r0, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80053f8:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053fc:	488c      	ldr	r0, [pc, #560]	; (8005630 <HAL_UART_MspInit+0x2c8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80053fe:	9611      	str	r6, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005400:	930b      	str	r3, [sp, #44]	; 0x2c
 8005402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005404:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005406:	e9cd 5413 	strd	r5, r4, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800540a:	f004 f899 	bl	8009540 <HAL_GPIO_Init>
 800540e:	e7d1      	b.n	80053b4 <HAL_UART_MspInit+0x4c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005410:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005414:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005416:	942a      	str	r4, [sp, #168]	; 0xa8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005418:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800541a:	f006 fa5d 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 800541e:	2800      	cmp	r0, #0
 8005420:	f040 819b 	bne.w	800575a <HAL_UART_MspInit+0x3f2>
    __HAL_RCC_UART4_CLK_ENABLE();
 8005424:	4b81      	ldr	r3, [pc, #516]	; (800562c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005426:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8005428:	f248 0001 	movw	r0, #32769	; 0x8001
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542c:	2600      	movs	r6, #0
    __HAL_RCC_UART4_CLK_ENABLE();
 800542e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005430:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005432:	2408      	movs	r4, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005434:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART4_CLK_ENABLE();
 8005436:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800543a:	641a      	str	r2, [r3, #64]	; 0x40
 800543c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800543e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8005442:	9201      	str	r2, [sp, #4]
 8005444:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005446:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005448:	f042 0201 	orr.w	r2, r2, #1
 800544c:	631a      	str	r2, [r3, #48]	; 0x30
 800544e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005450:	f002 0201 	and.w	r2, r2, #1
 8005454:	9202      	str	r2, [sp, #8]
 8005456:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005458:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800545a:	433a      	orrs	r2, r7
 800545c:	631a      	str	r2, [r3, #48]	; 0x30
 800545e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005460:	403a      	ands	r2, r7
 8005462:	9203      	str	r2, [sp, #12]
 8005464:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005468:	f042 0204 	orr.w	r2, r2, #4
 800546c:	631a      	str	r2, [r3, #48]	; 0x30
 800546e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8005470:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005472:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005476:	486f      	ldr	r0, [pc, #444]	; (8005634 <HAL_UART_MspInit+0x2cc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005478:	9712      	str	r7, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800547a:	9304      	str	r3, [sp, #16]
 800547c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800547e:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005480:	e9cd 6513 	strd	r6, r5, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005484:	f004 f85c 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800548c:	a911      	add	r1, sp, #68	; 0x44
 800548e:	486a      	ldr	r0, [pc, #424]	; (8005638 <HAL_UART_MspInit+0x2d0>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005490:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005492:	e9cd 7612 	strd	r7, r6, [sp, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005496:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800549a:	f004 f851 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800549e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054a2:	a911      	add	r1, sp, #68	; 0x44
 80054a4:	4865      	ldr	r0, [pc, #404]	; (800563c <HAL_UART_MspInit+0x2d4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80054a6:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a8:	e9cd 7612 	strd	r7, r6, [sp, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80054ac:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054b0:	f004 f846 	bl	8009540 <HAL_GPIO_Init>
}
 80054b4:	b03b      	add	sp, #236	; 0xec
 80054b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80054ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054be:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80054c0:	942b      	str	r4, [sp, #172]	; 0xac
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80054c2:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054c4:	f006 fa08 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	f040 8155 	bne.w	8005778 <HAL_UART_MspInit+0x410>
    __HAL_RCC_UART5_CLK_ENABLE();
 80054ce:	4b57      	ldr	r3, [pc, #348]	; (800562c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054d0:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d2:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80054d4:	f44f 5980 	mov.w	r9, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 80054d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054da:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80054dc:	f04f 0808 	mov.w	r8, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054e0:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART5_CLK_ENABLE();
 80054e2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054e6:	4854      	ldr	r0, [pc, #336]	; (8005638 <HAL_UART_MspInit+0x2d0>)
    __HAL_RCC_UART5_CLK_ENABLE();
 80054e8:	641a      	str	r2, [r3, #64]	; 0x40
 80054ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054ec:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80054f0:	9205      	str	r2, [sp, #20]
 80054f2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f6:	433a      	orrs	r2, r7
 80054f8:	631a      	str	r2, [r3, #48]	; 0x30
 80054fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054fc:	403a      	ands	r2, r7
 80054fe:	9206      	str	r2, [sp, #24]
 8005500:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005502:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005504:	f042 0204 	orr.w	r2, r2, #4
 8005508:	631a      	str	r2, [r3, #48]	; 0x30
 800550a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800550c:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	9307      	str	r3, [sp, #28]
 8005516:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005518:	e9cd 7412 	strd	r7, r4, [sp, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800551c:	e9cd 6814 	strd	r6, r8, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005520:	f004 f80e 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005524:	2301      	movs	r3, #1
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8005526:	4e46      	ldr	r6, [pc, #280]	; (8005640 <HAL_UART_MspInit+0x2d8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005528:	a911      	add	r1, sp, #68	; 0x44
 800552a:	4844      	ldr	r0, [pc, #272]	; (800563c <HAL_UART_MspInit+0x2d4>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800552c:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800552e:	e9cd 9711 	strd	r9, r7, [sp, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005532:	e9cd 7814 	strd	r7, r8, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005536:	f004 f803 	bl	8009540 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800553a:	4f42      	ldr	r7, [pc, #264]	; (8005644 <HAL_UART_MspInit+0x2dc>)
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 800553c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005540:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8005544:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8005548:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800554a:	6132      	str	r2, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800554c:	61f3      	str	r3, [r6, #28]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800554e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005552:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005556:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 800555a:	e9c6 7100 	strd	r7, r1, [r6]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800555e:	f002 f835 	bl	80075cc <HAL_DMA_Init>
 8005562:	2800      	cmp	r0, #0
 8005564:	f040 8105 	bne.w	8005772 <HAL_UART_MspInit+0x40a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8005568:	4c37      	ldr	r4, [pc, #220]	; (8005648 <HAL_UART_MspInit+0x2e0>)
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800556a:	2300      	movs	r3, #0
    hdma_uart5_tx.Instance = DMA1_Stream7;
 800556c:	4837      	ldr	r0, [pc, #220]	; (800564c <HAL_UART_MspInit+0x2e4>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 800556e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005572:	2140      	movs	r1, #64	; 0x40
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005574:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8005578:	6020      	str	r0, [r4, #0]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 800557a:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800557c:	672e      	str	r6, [r5, #112]	; 0x70
 800557e:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005580:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005582:	e9c4 7101 	strd	r7, r1, [r4, #4]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005586:	e9c4 3203 	strd	r3, r2, [r4, #12]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800558a:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800558e:	e9c4 3307 	strd	r3, r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8005592:	f002 f81b 	bl	80075cc <HAL_DMA_Init>
 8005596:	2800      	cmp	r0, #0
 8005598:	f040 80e8 	bne.w	800576c <HAL_UART_MspInit+0x404>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 800559c:	2200      	movs	r2, #0
 800559e:	2107      	movs	r1, #7
 80055a0:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80055a2:	66ec      	str	r4, [r5, #108]	; 0x6c
 80055a4:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 80055a6:	f001 fd01 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80055aa:	2035      	movs	r0, #53	; 0x35
 80055ac:	f001 fd48 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 80055b0:	b03b      	add	sp, #236	; 0xec
 80055b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80055b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055ba:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80055bc:	942d      	str	r4, [sp, #180]	; 0xb4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80055be:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055c0:	f006 f98a 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	f040 80da 	bne.w	800577e <HAL_UART_MspInit+0x416>
    __HAL_RCC_UART7_CLK_ENABLE();
 80055ca:	4b18      	ldr	r3, [pc, #96]	; (800562c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055cc:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80055ce:	f44f 76e0 	mov.w	r6, #448	; 0x1c0
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80055d2:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART7_CLK_ENABLE();
 80055d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d6:	2500      	movs	r5, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055d8:	2403      	movs	r4, #3
    __HAL_RCC_UART7_CLK_ENABLE();
 80055da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80055de:	641a      	str	r2, [r3, #64]	; 0x40
 80055e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055e2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80055e6:	9208      	str	r2, [sp, #32]
 80055e8:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80055ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ec:	f042 0220 	orr.w	r2, r2, #32
 80055f0:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80055f2:	2208      	movs	r2, #8
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80055f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055f6:	9012      	str	r0, [sp, #72]	; 0x48
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80055f8:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80055fc:	4814      	ldr	r0, [pc, #80]	; (8005650 <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80055fe:	9611      	str	r6, [sp, #68]	; 0x44
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005600:	9309      	str	r3, [sp, #36]	; 0x24
 8005602:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005604:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005606:	e9cd 5413 	strd	r5, r4, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800560a:	f003 ff99 	bl	8009540 <HAL_GPIO_Init>
}
 800560e:	b03b      	add	sp, #236	; 0xec
 8005610:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005614:	40004c00 	.word	0x40004c00
 8005618:	40005000 	.word	0x40005000
 800561c:	40007800 	.word	0x40007800
 8005620:	40004400 	.word	0x40004400
 8005624:	40004800 	.word	0x40004800
 8005628:	40011400 	.word	0x40011400
 800562c:	40023800 	.word	0x40023800
 8005630:	40020c00 	.word	0x40020c00
 8005634:	40020000 	.word	0x40020000
 8005638:	40020400 	.word	0x40020400
 800563c:	40020800 	.word	0x40020800
 8005640:	2001b87c 	.word	0x2001b87c
 8005644:	40026010 	.word	0x40026010
 8005648:	2001b978 	.word	0x2001b978
 800564c:	400260b8 	.word	0x400260b8
 8005650:	40021400 	.word	0x40021400
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005654:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005658:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800565a:	9429      	str	r4, [sp, #164]	; 0xa4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800565c:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800565e:	f006 f93b 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 8005662:	2800      	cmp	r0, #0
 8005664:	f040 8091 	bne.w	800578a <HAL_UART_MspInit+0x422>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005668:	4b49      	ldr	r3, [pc, #292]	; (8005790 <HAL_UART_MspInit+0x428>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800566a:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800566c:	f44f 7640 	mov.w	r6, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005670:	2500      	movs	r5, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8005672:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005674:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005676:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART3_CLK_ENABLE();
 8005678:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800567c:	641a      	str	r2, [r3, #64]	; 0x40
 800567e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005680:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8005684:	920c      	str	r2, [sp, #48]	; 0x30
 8005686:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800568a:	f042 0208 	orr.w	r2, r2, #8
 800568e:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005690:	2207      	movs	r2, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005694:	9012      	str	r0, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005696:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800569a:	483e      	ldr	r0, [pc, #248]	; (8005794 <HAL_UART_MspInit+0x42c>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800569c:	9611      	str	r6, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800569e:	930d      	str	r3, [sp, #52]	; 0x34
 80056a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80056a2:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056a4:	e9cd 5413 	strd	r5, r4, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80056a8:	f003 ff4a 	bl	8009540 <HAL_GPIO_Init>
 80056ac:	e682      	b.n	80053b4 <HAL_UART_MspInit+0x4c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80056ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80056b2:	a816      	add	r0, sp, #88	; 0x58
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80056b4:	942c      	str	r4, [sp, #176]	; 0xb0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80056b6:	9316      	str	r3, [sp, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80056b8:	f006 f90e 	bl	800b8d8 <HAL_RCCEx_PeriphCLKConfig>
 80056bc:	2800      	cmp	r0, #0
 80056be:	d152      	bne.n	8005766 <HAL_UART_MspInit+0x3fe>
    __HAL_RCC_USART6_CLK_ENABLE();
 80056c0:	4b33      	ldr	r3, [pc, #204]	; (8005790 <HAL_UART_MspInit+0x428>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80056c2:	2040      	movs	r0, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c4:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056c6:	2703      	movs	r7, #3
    __HAL_RCC_USART6_CLK_ENABLE();
 80056c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80056ca:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056cc:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART6_CLK_ENABLE();
 80056ce:	f042 0220 	orr.w	r2, r2, #32
 80056d2:	645a      	str	r2, [r3, #68]	; 0x44
 80056d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056d6:	f002 0220 	and.w	r2, r2, #32
 80056da:	920e      	str	r2, [sp, #56]	; 0x38
 80056dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e0:	f042 0204 	orr.w	r2, r2, #4
 80056e4:	631a      	str	r2, [r3, #48]	; 0x30
 80056e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e8:	f002 0204 	and.w	r2, r2, #4
 80056ec:	920f      	str	r2, [sp, #60]	; 0x3c
 80056ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80056f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056f2:	4302      	orrs	r2, r0
 80056f4:	631a      	str	r2, [r3, #48]	; 0x30
 80056f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80056f8:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80056fa:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056fc:	4826      	ldr	r0, [pc, #152]	; (8005798 <HAL_UART_MspInit+0x430>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056fe:	9412      	str	r4, [sp, #72]	; 0x48
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005700:	9310      	str	r3, [sp, #64]	; 0x40
 8005702:	9b10      	ldr	r3, [sp, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005704:	9615      	str	r6, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005706:	e9cd 4713 	strd	r4, r7, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800570a:	f003 ff19 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800570e:	f44f 7200 	mov.w	r2, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005712:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005714:	a911      	add	r1, sp, #68	; 0x44
 8005716:	4821      	ldr	r0, [pc, #132]	; (800579c <HAL_UART_MspInit+0x434>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005718:	9412      	str	r4, [sp, #72]	; 0x48
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800571a:	4c21      	ldr	r4, [pc, #132]	; (80057a0 <HAL_UART_MspInit+0x438>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800571c:	9211      	str	r2, [sp, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800571e:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005720:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005724:	f003 ff0c 	bl	8009540 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005728:	4f1e      	ldr	r7, [pc, #120]	; (80057a4 <HAL_UART_MspInit+0x43c>)
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800572a:	2300      	movs	r3, #0
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800572c:	f04f 6620 	mov.w	r6, #167772160	; 0xa000000
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005730:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005734:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005738:	4620      	mov	r0, r4
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800573a:	61e3      	str	r3, [r4, #28]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800573c:	6121      	str	r1, [r4, #16]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800573e:	6222      	str	r2, [r4, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005740:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005742:	e9c4 7600 	strd	r7, r6, [r4]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005746:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800574a:	e9c4 3305 	strd	r3, r3, [r4, #20]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800574e:	f001 ff3d 	bl	80075cc <HAL_DMA_Init>
 8005752:	b928      	cbnz	r0, 8005760 <HAL_UART_MspInit+0x3f8>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8005754:	672c      	str	r4, [r5, #112]	; 0x70
 8005756:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8005758:	e62c      	b.n	80053b4 <HAL_UART_MspInit+0x4c>
      Error_Handler();
 800575a:	f7fd fa41 	bl	8002be0 <Error_Handler>
 800575e:	e661      	b.n	8005424 <HAL_UART_MspInit+0xbc>
      Error_Handler();
 8005760:	f7fd fa3e 	bl	8002be0 <Error_Handler>
 8005764:	e7f6      	b.n	8005754 <HAL_UART_MspInit+0x3ec>
      Error_Handler();
 8005766:	f7fd fa3b 	bl	8002be0 <Error_Handler>
 800576a:	e7a9      	b.n	80056c0 <HAL_UART_MspInit+0x358>
      Error_Handler();
 800576c:	f7fd fa38 	bl	8002be0 <Error_Handler>
 8005770:	e714      	b.n	800559c <HAL_UART_MspInit+0x234>
      Error_Handler();
 8005772:	f7fd fa35 	bl	8002be0 <Error_Handler>
 8005776:	e6f7      	b.n	8005568 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8005778:	f7fd fa32 	bl	8002be0 <Error_Handler>
 800577c:	e6a7      	b.n	80054ce <HAL_UART_MspInit+0x166>
      Error_Handler();
 800577e:	f7fd fa2f 	bl	8002be0 <Error_Handler>
 8005782:	e722      	b.n	80055ca <HAL_UART_MspInit+0x262>
      Error_Handler();
 8005784:	f7fd fa2c 	bl	8002be0 <Error_Handler>
 8005788:	e620      	b.n	80053cc <HAL_UART_MspInit+0x64>
      Error_Handler();
 800578a:	f7fd fa29 	bl	8002be0 <Error_Handler>
 800578e:	e76b      	b.n	8005668 <HAL_UART_MspInit+0x300>
 8005790:	40023800 	.word	0x40023800
 8005794:	40020c00 	.word	0x40020c00
 8005798:	40020800 	.word	0x40020800
 800579c:	40021800 	.word	0x40021800
 80057a0:	2001af0c 	.word	0x2001af0c
 80057a4:	40026428 	.word	0x40026428

080057a8 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 80057a8:	4a43      	ldr	r2, [pc, #268]	; (80058b8 <HAL_UART_MspDeInit+0x110>)
 80057aa:	6803      	ldr	r3, [r0, #0]
 80057ac:	4293      	cmp	r3, r2
{
 80057ae:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 80057b0:	d01f      	beq.n	80057f2 <HAL_UART_MspDeInit+0x4a>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 80057b2:	4a42      	ldr	r2, [pc, #264]	; (80058bc <HAL_UART_MspDeInit+0x114>)
 80057b4:	4604      	mov	r4, r0
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d032      	beq.n	8005820 <HAL_UART_MspDeInit+0x78>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 80057ba:	4a41      	ldr	r2, [pc, #260]	; (80058c0 <HAL_UART_MspDeInit+0x118>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d04a      	beq.n	8005856 <HAL_UART_MspDeInit+0xae>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 80057c0:	4a40      	ldr	r2, [pc, #256]	; (80058c4 <HAL_UART_MspDeInit+0x11c>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d006      	beq.n	80057d4 <HAL_UART_MspDeInit+0x2c>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 80057c6:	4a40      	ldr	r2, [pc, #256]	; (80058c8 <HAL_UART_MspDeInit+0x120>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d051      	beq.n	8005870 <HAL_UART_MspDeInit+0xc8>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 80057cc:	4a3f      	ldr	r2, [pc, #252]	; (80058cc <HAL_UART_MspDeInit+0x124>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d05b      	beq.n	800588a <HAL_UART_MspDeInit+0xe2>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80057d2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_DISABLE();
 80057d4:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 80057d8:	483d      	ldr	r0, [pc, #244]	; (80058d0 <HAL_UART_MspDeInit+0x128>)
 80057da:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 80057dc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80057de:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80057e2:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 80057e4:	f004 f850 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80057e8:	2026      	movs	r0, #38	; 0x26
}
 80057ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80057ee:	f001 bc3b 	b.w	8007068 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART4_CLK_DISABLE();
 80057f2:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80057f6:	f248 0101 	movw	r1, #32769	; 0x8001
 80057fa:	4836      	ldr	r0, [pc, #216]	; (80058d4 <HAL_UART_MspDeInit+0x12c>)
    __HAL_RCC_UART4_CLK_DISABLE();
 80057fc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80057fe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005802:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8005804:	f004 f840 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 8005808:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800580c:	4832      	ldr	r0, [pc, #200]	; (80058d8 <HAL_UART_MspDeInit+0x130>)
 800580e:	f004 f83b 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8005812:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005816:	4831      	ldr	r0, [pc, #196]	; (80058dc <HAL_UART_MspDeInit+0x134>)
}
 8005818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 800581c:	f004 b834 	b.w	8009888 <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 8005820:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8005824:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005828:	482b      	ldr	r0, [pc, #172]	; (80058d8 <HAL_UART_MspDeInit+0x130>)
    __HAL_RCC_UART5_CLK_DISABLE();
 800582a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800582c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005830:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8005832:	f004 f829 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8005836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800583a:	4828      	ldr	r0, [pc, #160]	; (80058dc <HAL_UART_MspDeInit+0x134>)
 800583c:	f004 f824 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8005840:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005842:	f002 f877 	bl	8007934 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005846:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005848:	f002 f874 	bl	8007934 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 800584c:	2035      	movs	r0, #53	; 0x35
}
 800584e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8005852:	f001 bc09 	b.w	8007068 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 8005856:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 800585a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800585e:	4820      	ldr	r0, [pc, #128]	; (80058e0 <HAL_UART_MspDeInit+0x138>)
    __HAL_RCC_UART7_CLK_DISABLE();
 8005860:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005862:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 8005866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 800586a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 800586c:	f004 b80c 	b.w	8009888 <HAL_GPIO_DeInit>
    __HAL_RCC_USART3_CLK_DISABLE();
 8005870:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8005874:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005878:	4815      	ldr	r0, [pc, #84]	; (80058d0 <HAL_UART_MspDeInit+0x128>)
    __HAL_RCC_USART3_CLK_DISABLE();
 800587a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800587c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 8005880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 8005884:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8005886:	f003 bfff 	b.w	8009888 <HAL_GPIO_DeInit>
    __HAL_RCC_USART6_CLK_DISABLE();
 800588a:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 800588e:	2140      	movs	r1, #64	; 0x40
 8005890:	4812      	ldr	r0, [pc, #72]	; (80058dc <HAL_UART_MspDeInit+0x134>)
    __HAL_RCC_USART6_CLK_DISABLE();
 8005892:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005894:	f023 0320 	bic.w	r3, r3, #32
 8005898:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 800589a:	f003 fff5 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 800589e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80058a2:	4810      	ldr	r0, [pc, #64]	; (80058e4 <HAL_UART_MspDeInit+0x13c>)
 80058a4:	f003 fff0 	bl	8009888 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80058a8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80058aa:	f002 f843 	bl	8007934 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80058ae:	2047      	movs	r0, #71	; 0x47
}
 80058b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80058b4:	f001 bbd8 	b.w	8007068 <HAL_NVIC_DisableIRQ>
 80058b8:	40004c00 	.word	0x40004c00
 80058bc:	40005000 	.word	0x40005000
 80058c0:	40007800 	.word	0x40007800
 80058c4:	40004400 	.word	0x40004400
 80058c8:	40004800 	.word	0x40004800
 80058cc:	40011400 	.word	0x40011400
 80058d0:	40020c00 	.word	0x40020c00
 80058d4:	40020000 	.word	0x40020000
 80058d8:	40020400 	.word	0x40020400
 80058dc:	40020800 	.word	0x40020800
 80058e0:	40021400 	.word	0x40021400
 80058e4:	40021800 	.word	0x40021800

080058e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058e8:	b530      	push	{r4, r5, lr}
 80058ea:	4601      	mov	r1, r0
 80058ec:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80058ee:	2200      	movs	r2, #0
 80058f0:	202b      	movs	r0, #43	; 0x2b
 80058f2:	f001 fb5b 	bl	8006fac <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80058f6:	202b      	movs	r0, #43	; 0x2b
 80058f8:	f001 fba2 	bl	8007040 <HAL_NVIC_EnableIRQ>

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 80058fc:	4b15      	ldr	r3, [pc, #84]	; (8005954 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80058fe:	a901      	add	r1, sp, #4
 8005900:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 8005902:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute TIM12 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005904:	4d14      	ldr	r5, [pc, #80]	; (8005958 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8005906:	f042 0240 	orr.w	r2, r2, #64	; 0x40

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 800590a:	4c14      	ldr	r4, [pc, #80]	; (800595c <HAL_InitTick+0x74>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 800590c:	641a      	str	r2, [r3, #64]	; 0x40
 800590e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005914:	9302      	str	r3, [sp, #8]
 8005916:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005918:	f005 ffbc 	bl	800b894 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800591c:	f005 ff9a 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
  + Period = [(TIM12CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 8005920:	f240 32e7 	movw	r2, #999	; 0x3e7
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005924:	0043      	lsls	r3, r0, #1
  htim12.Instance = TIM12;
 8005926:	490e      	ldr	r1, [pc, #56]	; (8005960 <HAL_InitTick+0x78>)
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 8005928:	60e2      	str	r2, [r4, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 800592a:	2200      	movs	r2, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800592c:	fba5 0303 	umull	r0, r3, r5, r3
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8005930:	4620      	mov	r0, r4
  htim12.Instance = TIM12;
 8005932:	6021      	str	r1, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005934:	0c9b      	lsrs	r3, r3, #18
  htim12.Init.ClockDivision = 0;
 8005936:	6122      	str	r2, [r4, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005938:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800593a:	3b01      	subs	r3, #1
  htim12.Init.Prescaler = uwPrescalerValue;
 800593c:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 800593e:	f008 faa5 	bl	800de8c <HAL_TIM_Base_Init>
 8005942:	b110      	cbz	r0, 800594a <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8005944:	2001      	movs	r0, #1
}
 8005946:	b009      	add	sp, #36	; 0x24
 8005948:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 800594a:	4620      	mov	r0, r4
 800594c:	f007 fc78 	bl	800d240 <HAL_TIM_Base_Start_IT>
}
 8005950:	b009      	add	sp, #36	; 0x24
 8005952:	bd30      	pop	{r4, r5, pc}
 8005954:	40023800 	.word	0x40023800
 8005958:	431bde83 	.word	0x431bde83
 800595c:	2001baf4 	.word	0x2001baf4
 8005960:	40001800 	.word	0x40001800

08005964 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop

08005968 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005968:	e7fe      	b.n	8005968 <HardFault_Handler>
 800596a:	bf00      	nop

0800596c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800596c:	e7fe      	b.n	800596c <MemManage_Handler>
 800596e:	bf00      	nop

08005970 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005970:	e7fe      	b.n	8005970 <BusFault_Handler>
 8005972:	bf00      	nop

08005974 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005974:	e7fe      	b.n	8005974 <UsageFault_Handler>
 8005976:	bf00      	nop

08005978 <RCC_IRQHandler>:
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop

0800597c <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800597c:	4801      	ldr	r0, [pc, #4]	; (8005984 <DMA1_Stream0_IRQHandler+0x8>)
 800597e:	f002 b949 	b.w	8007c14 <HAL_DMA_IRQHandler>
 8005982:	bf00      	nop
 8005984:	2001b87c 	.word	0x2001b87c

08005988 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8005988:	4801      	ldr	r0, [pc, #4]	; (8005990 <DMA1_Stream1_IRQHandler+0x8>)
 800598a:	f002 b943 	b.w	8007c14 <HAL_DMA_IRQHandler>
 800598e:	bf00      	nop
 8005990:	2001b290 	.word	0x2001b290

08005994 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8005994:	4801      	ldr	r0, [pc, #4]	; (800599c <DMA1_Stream5_IRQHandler+0x8>)
 8005996:	f002 b93d 	b.w	8007c14 <HAL_DMA_IRQHandler>
 800599a:	bf00      	nop
 800599c:	2001b3a0 	.word	0x2001b3a0

080059a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80059a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80059a2:	4805      	ldr	r0, [pc, #20]	; (80059b8 <ADC_IRQHandler+0x18>)
 80059a4:	f001 f8dc 	bl	8006b60 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80059a8:	4804      	ldr	r0, [pc, #16]	; (80059bc <ADC_IRQHandler+0x1c>)
 80059aa:	f001 f8d9 	bl	8006b60 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 80059ae:	4804      	ldr	r0, [pc, #16]	; (80059c0 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80059b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 80059b4:	f001 b8d4 	b.w	8006b60 <HAL_ADC_IRQHandler>
 80059b8:	2001b484 	.word	0x2001b484
 80059bc:	2001b124 	.word	0x2001b124
 80059c0:	2001b4cc 	.word	0x2001b4cc

080059c4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80059c4:	4801      	ldr	r0, [pc, #4]	; (80059cc <TIM2_IRQHandler+0x8>)
 80059c6:	f008 b8e1 	b.w	800db8c <HAL_TIM_IRQHandler>
 80059ca:	bf00      	nop
 80059cc:	2001b7ac 	.word	0x2001b7ac

080059d0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80059d0:	4801      	ldr	r0, [pc, #4]	; (80059d8 <TIM3_IRQHandler+0x8>)
 80059d2:	f008 b8db 	b.w	800db8c <HAL_TIM_IRQHandler>
 80059d6:	bf00      	nop
 80059d8:	2001b2f0 	.word	0x2001b2f0

080059dc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80059dc:	4801      	ldr	r0, [pc, #4]	; (80059e4 <USART2_IRQHandler+0x8>)
 80059de:	f00a b9d7 	b.w	800fd90 <HAL_UART_IRQHandler>
 80059e2:	bf00      	nop
 80059e4:	2001b7f8 	.word	0x2001b7f8

080059e8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80059e8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80059ec:	f004 b888 	b.w	8009b00 <HAL_GPIO_EXTI_IRQHandler>

080059f0 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80059f0:	4801      	ldr	r0, [pc, #4]	; (80059f8 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 80059f2:	f008 b8cb 	b.w	800db8c <HAL_TIM_IRQHandler>
 80059f6:	bf00      	nop
 80059f8:	2001baf4 	.word	0x2001baf4

080059fc <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80059fc:	4801      	ldr	r0, [pc, #4]	; (8005a04 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 80059fe:	f008 b8c5 	b.w	800db8c <HAL_TIM_IRQHandler>
 8005a02:	bf00      	nop
 8005a04:	2001b8dc 	.word	0x2001b8dc

08005a08 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8005a08:	4801      	ldr	r0, [pc, #4]	; (8005a10 <DMA1_Stream7_IRQHandler+0x8>)
 8005a0a:	f002 b903 	b.w	8007c14 <HAL_DMA_IRQHandler>
 8005a0e:	bf00      	nop
 8005a10:	2001b978 	.word	0x2001b978

08005a14 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005a14:	4801      	ldr	r0, [pc, #4]	; (8005a1c <TIM5_IRQHandler+0x8>)
 8005a16:	f008 b8b9 	b.w	800db8c <HAL_TIM_IRQHandler>
 8005a1a:	bf00      	nop
 8005a1c:	2001b244 	.word	0x2001b244

08005a20 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8005a20:	4801      	ldr	r0, [pc, #4]	; (8005a28 <UART5_IRQHandler+0x8>)
 8005a22:	f00a b9b5 	b.w	800fd90 <HAL_UART_IRQHandler>
 8005a26:	bf00      	nop
 8005a28:	2001b400 	.word	0x2001b400

08005a2c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8005a2c:	4804      	ldr	r0, [pc, #16]	; (8005a40 <TIM6_DAC_IRQHandler+0x14>)
{
 8005a2e:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 8005a30:	f001 fd16 	bl	8007460 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8005a34:	4803      	ldr	r0, [pc, #12]	; (8005a44 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005a36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8005a3a:	f008 b8a7 	b.w	800db8c <HAL_TIM_IRQHandler>
 8005a3e:	bf00      	nop
 8005a40:	2001b514 	.word	0x2001b514
 8005a44:	2001b5f4 	.word	0x2001b5f4

08005a48 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <DMA2_Stream1_IRQHandler+0x8>)
 8005a4a:	f002 b8e3 	b.w	8007c14 <HAL_DMA_IRQHandler>
 8005a4e:	bf00      	nop
 8005a50:	2001af0c 	.word	0x2001af0c

08005a54 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005a54:	4801      	ldr	r0, [pc, #4]	; (8005a5c <DMA2_Stream4_IRQHandler+0x8>)
 8005a56:	f002 b8dd 	b.w	8007c14 <HAL_DMA_IRQHandler>
 8005a5a:	bf00      	nop
 8005a5c:	2001b590 	.word	0x2001b590

08005a60 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8005a60:	4801      	ldr	r0, [pc, #4]	; (8005a68 <ETH_IRQHandler+0x8>)
 8005a62:	f003 b879 	b.w	8008b58 <HAL_ETH_IRQHandler>
 8005a66:	bf00      	nop
 8005a68:	2001d930 	.word	0x2001d930

08005a6c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005a6c:	4801      	ldr	r0, [pc, #4]	; (8005a74 <OTG_FS_IRQHandler+0x8>)
 8005a6e:	f004 bde9 	b.w	800a644 <HAL_PCD_IRQHandler>
 8005a72:	bf00      	nop
 8005a74:	2002f6e8 	.word	0x2002f6e8

08005a78 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005a78:	4801      	ldr	r0, [pc, #4]	; (8005a80 <USART6_IRQHandler+0x8>)
 8005a7a:	f00a b989 	b.w	800fd90 <HAL_UART_IRQHandler>
 8005a7e:	bf00      	nop
 8005a80:	2001b6a0 	.word	0x2001b6a0

08005a84 <FPU_IRQHandler>:
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop

08005a88 <_getpid>:
void initialise_monitor_handles() {
}

int _getpid(void) {
	return 1;
}
 8005a88:	2001      	movs	r0, #1
 8005a8a:	4770      	bx	lr

08005a8c <_kill>:

int _kill(int pid, int sig) {
	errno = EINVAL;
 8005a8c:	4b02      	ldr	r3, [pc, #8]	; (8005a98 <_kill+0xc>)
 8005a8e:	2216      	movs	r2, #22
	return -1;
}
 8005a90:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8005a94:	601a      	str	r2, [r3, #0]
}
 8005a96:	4770      	bx	lr
 8005a98:	2002e210 	.word	0x2002e210

08005a9c <_exit>:
	errno = EINVAL;
 8005a9c:	4b01      	ldr	r3, [pc, #4]	; (8005aa4 <_exit+0x8>)
 8005a9e:	2216      	movs	r2, #22
 8005aa0:	601a      	str	r2, [r3, #0]

void _exit(int status) {
	_kill(status, -1);
	while (1) {
 8005aa2:	e7fe      	b.n	8005aa2 <_exit+0x6>
 8005aa4:	2002e210 	.word	0x2002e210

08005aa8 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8005aa8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8005aaa:	1e16      	subs	r6, r2, #0
 8005aac:	dd07      	ble.n	8005abe <_read+0x16>
 8005aae:	460c      	mov	r4, r1
 8005ab0:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 8005ab2:	f3af 8000 	nop.w
 8005ab6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8005aba:	42a5      	cmp	r5, r4
 8005abc:	d1f9      	bne.n	8005ab2 <_read+0xa>
	}

	return len;
}
 8005abe:	4630      	mov	r0, r6
 8005ac0:	bd70      	pop	{r4, r5, r6, pc}
 8005ac2:	bf00      	nop

08005ac4 <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 8005ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop

08005acc <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8005acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8005ad0:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8005ad2:	604b      	str	r3, [r1, #4]
}
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop

08005ad8 <_isatty>:

int _isatty(int file) {
	return 1;
}
 8005ad8:	2001      	movs	r0, #1
 8005ada:	4770      	bx	lr

08005adc <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8005adc:	2000      	movs	r0, #0
 8005ade:	4770      	bx	lr

08005ae0 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8005ae0:	490d      	ldr	r1, [pc, #52]	; (8005b18 <_sbrk+0x38>)
void* _sbrk(ptrdiff_t incr) {
 8005ae2:	4603      	mov	r3, r0
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8005ae4:	4a0d      	ldr	r2, [pc, #52]	; (8005b1c <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 8005ae6:	6808      	ldr	r0, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8005ae8:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8005aea:	4c0d      	ldr	r4, [pc, #52]	; (8005b20 <_sbrk+0x40>)
 8005aec:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 8005aee:	b170      	cbz	r0, 8005b0e <_sbrk+0x2e>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8005af0:	4403      	add	r3, r0
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d803      	bhi.n	8005afe <_sbrk+0x1e>

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 8005af6:	f85d 4b04 	ldr.w	r4, [sp], #4
	__sbrk_heap_end += incr;
 8005afa:	600b      	str	r3, [r1, #0]
}
 8005afc:	4770      	bx	lr
		errno = ENOMEM;
 8005afe:	4b09      	ldr	r3, [pc, #36]	; (8005b24 <_sbrk+0x44>)
 8005b00:	220c      	movs	r2, #12
		return (void*) -1;
 8005b02:	f04f 30ff 	mov.w	r0, #4294967295
}
 8005b06:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 8005b0a:	601a      	str	r2, [r3, #0]
}
 8005b0c:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 8005b0e:	4c06      	ldr	r4, [pc, #24]	; (8005b28 <_sbrk+0x48>)
 8005b10:	4620      	mov	r0, r4
 8005b12:	600c      	str	r4, [r1, #0]
 8005b14:	e7ec      	b.n	8005af0 <_sbrk+0x10>
 8005b16:	bf00      	nop
 8005b18:	20001cac 	.word	0x20001cac
 8005b1c:	20080000 	.word	0x20080000
 8005b20:	00006800 	.word	0x00006800
 8005b24:	2002e210 	.word	0x2002e210
 8005b28:	2002faf8 	.word	0x2002faf8

08005b2c <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005b2c:	4a0f      	ldr	r2, [pc, #60]	; (8005b6c <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8005b2e:	4b10      	ldr	r3, [pc, #64]	; (8005b70 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005b30:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8005b34:	490f      	ldr	r1, [pc, #60]	; (8005b74 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005b36:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8005b3a:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005b3c:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8005b40:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 8005b42:	6818      	ldr	r0, [r3, #0]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b44:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
	RCC->PLLCFGR = 0x24003010;
 8005b48:	4e0b      	ldr	r6, [pc, #44]	; (8005b78 <SystemInit+0x4c>)
	RCC->CR |= (uint32_t) 0x00000001;
 8005b4a:	f040 0001 	orr.w	r0, r0, #1
 8005b4e:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 8005b50:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8005b52:	6818      	ldr	r0, [r3, #0]
 8005b54:	4001      	ands	r1, r0
 8005b56:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8005b58:	605e      	str	r6, [r3, #4]
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8005b5a:	6819      	ldr	r1, [r3, #0]
 8005b5c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005b60:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 8005b62:	60dc      	str	r4, [r3, #12]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b64:	6095      	str	r5, [r2, #8]
#endif
}
 8005b66:	bc70      	pop	{r4, r5, r6}
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	e000ed00 	.word	0xe000ed00
 8005b70:	40023800 	.word	0x40023800
 8005b74:	fef6ffff 	.word	0xfef6ffff
 8005b78:	24003010 	.word	0x24003010

08005b7c <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8005b7c:	680b      	ldr	r3, [r1, #0]
 8005b7e:	4a03      	ldr	r2, [pc, #12]	; (8005b8c <dnsfound+0x10>)
 8005b80:	2b00      	cmp	r3, #0
		ip_ready = -1;
 8005b82:	bf08      	it	eq
 8005b84:	f04f 33ff 	moveq.w	r3, #4294967295
 8005b88:	6013      	str	r3, [r2, #0]
	} else
		ip_ready = ipaddr->addr;
}
 8005b8a:	4770      	bx	lr
 8005b8c:	20001cb8 	.word	0x20001cb8

08005b90 <myreboot>:
void myreboot(char *msg) {
 8005b90:	4601      	mov	r1, r0
	printf("%s, ... rebooting\n", msg);
 8005b92:	480a      	ldr	r0, [pc, #40]	; (8005bbc <myreboot+0x2c>)
void myreboot(char *msg) {
 8005b94:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 8005b96:	f01c fd4d 	bl	8022634 <iprintf>
	osDelay(2000);
 8005b9a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005b9e:	f00c ffe9 	bl	8012b74 <osDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 8005ba2:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005ba6:	4906      	ldr	r1, [pc, #24]	; (8005bc0 <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005ba8:	4b06      	ldr	r3, [pc, #24]	; (8005bc4 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005baa:	68ca      	ldr	r2, [r1, #12]
 8005bac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60cb      	str	r3, [r1, #12]
 8005bb4:	f3bf 8f4f 	dsb	sy
    __NOP();
 8005bb8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005bba:	e7fd      	b.n	8005bb8 <myreboot+0x28>
 8005bbc:	08028450 	.word	0x08028450
 8005bc0:	e000ed00 	.word	0xe000ed00
 8005bc4:	05fa0004 	.word	0x05fa0004

08005bc8 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 8005bc8:	b500      	push	{lr}
 8005bca:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 8005bcc:	f241 3388 	movw	r3, #5000	; 0x1388
 8005bd0:	4a16      	ldr	r2, [pc, #88]	; (8005c2c <sendudp+0x64>)
 8005bd2:	f017 fe4d 	bl	801d870 <udp_sendto>
 8005bd6:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 8005bda:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005bde:	b943      	cbnz	r3, 8005bf2 <sendudp+0x2a>
 8005be0:	b25a      	sxtb	r2, r3
		busycount = 0;
 8005be2:	4b13      	ldr	r3, [pc, #76]	; (8005c30 <sendudp+0x68>)
 8005be4:	601a      	str	r2, [r3, #0]
	return (err);
 8005be6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8005bea:	b240      	sxtb	r0, r0
 8005bec:	b003      	add	sp, #12
 8005bee:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 8005bf2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005bf6:	480f      	ldr	r0, [pc, #60]	; (8005c34 <sendudp+0x6c>)
 8005bf8:	b249      	sxtb	r1, r1
 8005bfa:	f01c fd1b 	bl	8022634 <iprintf>
		vTaskDelay(100); //some delay!
 8005bfe:	2064      	movs	r0, #100	; 0x64
 8005c00:	f00e fa6e 	bl	80140e0 <vTaskDelay>
		if (err == ERR_MEM) {
 8005c04:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005c08:	2bff      	cmp	r3, #255	; 0xff
 8005c0a:	d00c      	beq.n	8005c26 <sendudp+0x5e>
		if (err == ERR_USE) {
 8005c0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005c10:	2bf8      	cmp	r3, #248	; 0xf8
 8005c12:	d1e8      	bne.n	8005be6 <sendudp+0x1e>
			if (busycount++ > 10)
 8005c14:	4a06      	ldr	r2, [pc, #24]	; (8005c30 <sendudp+0x68>)
 8005c16:	6813      	ldr	r3, [r2, #0]
 8005c18:	1c59      	adds	r1, r3, #1
 8005c1a:	2b0a      	cmp	r3, #10
 8005c1c:	6011      	str	r1, [r2, #0]
 8005c1e:	dde2      	ble.n	8005be6 <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 8005c20:	4805      	ldr	r0, [pc, #20]	; (8005c38 <sendudp+0x70>)
 8005c22:	f7ff ffb5 	bl	8005b90 <myreboot>
			myreboot("sendudp: out of mem");
 8005c26:	4805      	ldr	r0, [pc, #20]	; (8005c3c <sendudp+0x74>)
 8005c28:	f7ff ffb2 	bl	8005b90 <myreboot>
 8005c2c:	2001bb54 	.word	0x2001bb54
 8005c30:	20001cb0 	.word	0x20001cb0
 8005c34:	08028464 	.word	0x08028464
 8005c38:	0802848c 	.word	0x0802848c
 8005c3c:	08028478 	.word	0x08028478

08005c40 <sendstatus>:
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8005c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c42:	4607      	mov	r7, r0
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c44:	4c25      	ldr	r4, [pc, #148]	; (8005cdc <sendstatus+0x9c>)
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8005c46:	4610      	mov	r0, r2
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c48:	4a25      	ldr	r2, [pc, #148]	; (8005ce0 <sendstatus+0xa0>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c4a:	8824      	ldrh	r4, [r4, #0]
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8005c4c:	b083      	sub	sp, #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c4e:	f9b2 2000 	ldrsh.w	r2, [r2]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c52:	4e24      	ldr	r6, [pc, #144]	; (8005ce4 <sendstatus+0xa4>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c54:	10e5      	asrs	r5, r4, #3
 8005c56:	4b24      	ldr	r3, [pc, #144]	; (8005ce8 <sendstatus+0xa8>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c58:	ea4f 3c04 	mov.w	ip, r4, lsl #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c5c:	ea82 7ee2 	eor.w	lr, r2, r2, asr #31
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c60:	8834      	ldrh	r4, [r6, #0]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c62:	681b      	ldr	r3, [r3, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c64:	f40c 4ce0 	and.w	ip, ip, #28672	; 0x7000
 8005c68:	1b14      	subs	r4, r2, r4
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c6a:	ebae 7ee2 	sub.w	lr, lr, r2, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c72:	4e1e      	ldr	r6, [pc, #120]	; (8005cec <sendstatus+0xac>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c74:	2c00      	cmp	r4, #0
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c76:	f3ce 020b 	ubfx	r2, lr, #0, #12
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c7a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c7e:	f8df e080 	ldr.w	lr, [pc, #128]	; 8005d00 <sendstatus+0xc0>
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005c82:	4d1b      	ldr	r5, [pc, #108]	; (8005cf0 <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c84:	bfb8      	it	lt
 8005c86:	4264      	neglt	r4, r4
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8005c88:	f8a6 2072 	strh.w	r2, [r6, #114]	; 0x72
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c8c:	b29b      	uxth	r3, r3
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c8e:	f8be 2000 	ldrh.w	r2, [lr]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005c92:	682d      	ldr	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005c94:	4414      	add	r4, r2
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005c96:	4a17      	ldr	r2, [pc, #92]	; (8005cf4 <sendstatus+0xb4>)
 8005c98:	022d      	lsls	r5, r5, #8
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain & 0x38) >> 3) << 13); 	// agc + boost gain
 8005c9a:	f8a6 3062 	strh.w	r3, [r6, #98]	; 0x62
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005c9e:	f892 e000 	ldrb.w	lr, [r2]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005ca2:	ea44 040c 	orr.w	r4, r4, ip
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005ca6:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8005ca8:	b2ad      	uxth	r5, r5
 8005caa:	4a13      	ldr	r2, [pc, #76]	; (8005cf8 <sendstatus+0xb8>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005cac:	b2a4      	uxth	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005cae:	ea45 050e 	orr.w	r5, r5, lr
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8005cb2:	f8d1 c004 	ldr.w	ip, [r1, #4]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005cb6:	401a      	ands	r2, r3
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8005cb8:	f241 3388 	movw	r3, #5000	; 0x1388
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005cbc:	4315      	orrs	r5, r2
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8005cbe:	4a0f      	ldr	r2, [pc, #60]	; (8005cfc <sendstatus+0xbc>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8005cc0:	6775      	str	r5, [r6, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8005cc2:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8005cc6:	f88c 7003 	strb.w	r7, [ip, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8005cca:	f7ff ff7d 	bl	8005bc8 <sendudp>
 8005cce:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8005cd2:	6833      	ldr	r3, [r6, #0]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	6033      	str	r3, [r6, #0]
}
 8005cd8:	b003      	add	sp, #12
 8005cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cdc:	2000026a 	.word	0x2000026a
 8005ce0:	20000738 	.word	0x20000738
 8005ce4:	200006f0 	.word	0x200006f0
 8005ce8:	200006e4 	.word	0x200006e4
 8005cec:	2001ad9c 	.word	0x2001ad9c
 8005cf0:	200006ec 	.word	0x200006ec
 8005cf4:	200006d4 	.word	0x200006d4
 8005cf8:	ffff0000 	.word	0xffff0000
 8005cfc:	2001bb54 	.word	0x2001bb54
 8005d00:	20000002 	.word	0x20000002

08005d04 <sendtimedstatus>:
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8005d04:	4b0b      	ldr	r3, [pc, #44]	; (8005d34 <sendtimedstatus+0x30>)
void sendtimedstatus(struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8005d06:	b470      	push	{r4, r5, r6}
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8005d08:	4d0b      	ldr	r5, [pc, #44]	; (8005d38 <sendtimedstatus+0x34>)
 8005d0a:	681c      	ldr	r4, [r3, #0]
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	429c      	cmp	r4, r3
 8005d10:	d006      	beq.n	8005d20 <sendtimedstatus+0x1c>
 8005d12:	4b0a      	ldr	r3, [pc, #40]	; (8005d3c <sendtimedstatus+0x38>)
 8005d14:	4e0a      	ldr	r6, [pc, #40]	; (8005d40 <sendtimedstatus+0x3c>)
 8005d16:	fb03 f304 	mul.w	r3, r3, r4
 8005d1a:	ebb6 0ff3 	cmp.w	r6, r3, ror #3
 8005d1e:	d201      	bcs.n	8005d24 <sendtimedstatus+0x20>
}
 8005d20:	bc70      	pop	{r4, r5, r6}
 8005d22:	4770      	bx	lr
		sendstatus(TIMED, ps, pcb, batchid);
 8005d24:	4613      	mov	r3, r2
		talive = t1sec;
 8005d26:	602c      	str	r4, [r5, #0]
		sendstatus(TIMED, ps, pcb, batchid);
 8005d28:	460a      	mov	r2, r1
 8005d2a:	4601      	mov	r1, r0
 8005d2c:	2002      	movs	r0, #2
}
 8005d2e:	bc70      	pop	{r4, r5, r6}
		sendstatus(TIMED, ps, pcb, batchid);
 8005d30:	f7ff bf86 	b.w	8005c40 <sendstatus>
 8005d34:	20001c58 	.word	0x20001c58
 8005d38:	20001cbc 	.word	0x20001cbc
 8005d3c:	eeeeeeef 	.word	0xeeeeeeef
 8005d40:	02222222 	.word	0x02222222

08005d44 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 8005d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d46:	4604      	mov	r4, r0
 8005d48:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
 8005d4a:	4818      	ldr	r0, [pc, #96]	; (8005dac <dnslookup+0x68>)
 8005d4c:	4621      	mov	r1, r4
//	osDelay(500);
	ip_ready = 0;
 8005d4e:	4e18      	ldr	r6, [pc, #96]	; (8005db0 <dnslookup+0x6c>)
	printf("DNS Resolving %s ", name);
 8005d50:	f01c fc70 	bl	8022634 <iprintf>
	ip_ready = 0;
 8005d54:	2300      	movs	r3, #0
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8005d56:	4620      	mov	r0, r4
 8005d58:	4639      	mov	r1, r7
 8005d5a:	4a16      	ldr	r2, [pc, #88]	; (8005db4 <dnslookup+0x70>)
	ip_ready = 0;
 8005d5c:	6033      	str	r3, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8005d5e:	f011 fa23 	bl	80171a8 <dns_gethostbyname>
 8005d62:	4604      	mov	r4, r0

	switch (err) {
 8005d64:	3005      	adds	r0, #5
 8005d66:	d005      	beq.n	8005d74 <dnslookup+0x30>
 8005d68:	b114      	cbz	r4, 8005d70 <dnslookup+0x2c>
			}
			if (err == ERR_OK)
				break;
		} // falls through on timeout
	default:
		printf("****** gethostbyname failed *****\n ");
 8005d6a:	4813      	ldr	r0, [pc, #76]	; (8005db8 <dnslookup+0x74>)
 8005d6c:	f01c fc62 	bl	8022634 <iprintf>
		break;
	}
	return (err);
}
 8005d70:	4620      	mov	r0, r4
 8005d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 8005d74:	4811      	ldr	r0, [pc, #68]	; (8005dbc <dnslookup+0x78>)
 8005d76:	2514      	movs	r5, #20
 8005d78:	f01c fc5c 	bl	8022634 <iprintf>
		for (i = 0; i < 20; i++) {
 8005d7c:	e001      	b.n	8005d82 <dnslookup+0x3e>
 8005d7e:	3d01      	subs	r5, #1
 8005d80:	d0f3      	beq.n	8005d6a <dnslookup+0x26>
			osDelay(1000);		// give it 20 seconds
 8005d82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d86:	f00c fef5 	bl	8012b74 <osDelay>
			printf(".");
 8005d8a:	202e      	movs	r0, #46	; 0x2e
 8005d8c:	f01c fc6a 	bl	8022664 <putchar>
			if (ip_ready) {
 8005d90:	6833      	ldr	r3, [r6, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0f3      	beq.n	8005d7e <dnslookup+0x3a>
				if (ip_ready == -1) {
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	d002      	beq.n	8005da0 <dnslookup+0x5c>
				return (ERR_OK);
 8005d9a:	2400      	movs	r4, #0
				ip->addr = ip_ready;
 8005d9c:	603b      	str	r3, [r7, #0]
				return (ERR_OK);
 8005d9e:	e7e7      	b.n	8005d70 <dnslookup+0x2c>
					ip->addr = "127.0.0.1";	// safe ?
 8005da0:	4b07      	ldr	r3, [pc, #28]	; (8005dc0 <dnslookup+0x7c>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8005da2:	f06f 0402 	mvn.w	r4, #2
					ip->addr = "127.0.0.1";	// safe ?
 8005da6:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8005da8:	e7e2      	b.n	8005d70 <dnslookup+0x2c>
 8005daa:	bf00      	nop
 8005dac:	080284a8 	.word	0x080284a8
 8005db0:	20001cb8 	.word	0x20001cb8
 8005db4:	08005b7d 	.word	0x08005b7d
 8005db8:	080284e4 	.word	0x080284e4
 8005dbc:	080284bc 	.word	0x080284bc
 8005dc0:	080284d8 	.word	0x080284d8

08005dc4 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 8005dc4:	b530      	push	{r4, r5, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 8005dc6:	4913      	ldr	r1, [pc, #76]	; (8005e14 <locateudp+0x50>)
{
 8005dc8:	b085      	sub	sp, #20
	printf("Finding %s for UDP streaming\n", udp_target);
 8005dca:	4813      	ldr	r0, [pc, #76]	; (8005e18 <locateudp+0x54>)
 8005dcc:	f01c fc32 	bl	8022634 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8005dd0:	4912      	ldr	r1, [pc, #72]	; (8005e1c <locateudp+0x58>)
 8005dd2:	4810      	ldr	r0, [pc, #64]	; (8005e14 <locateudp+0x50>)
 8005dd4:	f7ff ffb6 	bl	8005d44 <dnslookup>
 8005dd8:	b240      	sxtb	r0, r0
 8005dda:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 8005dde:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8005de2:	b9a3      	cbnz	r3, 8005e0e <locateudp+0x4a>
		rebootme();

	ip = udpdestip.addr;
 8005de4:	4b0d      	ldr	r3, [pc, #52]	; (8005e1c <locateudp+0x58>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8005de6:	490e      	ldr	r1, [pc, #56]	; (8005e20 <locateudp+0x5c>)
	ip = udpdestip.addr;
 8005de8:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8005dea:	480e      	ldr	r0, [pc, #56]	; (8005e24 <locateudp+0x60>)
 8005dec:	0e22      	lsrs	r2, r4, #24
 8005dee:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8005df2:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8005df6:	9201      	str	r2, [sp, #4]
 8005df8:	b2e2      	uxtb	r2, r4
 8005dfa:	9500      	str	r5, [sp, #0]
 8005dfc:	f01c fd92 	bl	8022924 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8005e00:	4908      	ldr	r1, [pc, #32]	; (8005e24 <locateudp+0x60>)
 8005e02:	4809      	ldr	r0, [pc, #36]	; (8005e28 <locateudp+0x64>)
 8005e04:	f01c fc16 	bl	8022634 <iprintf>
	return (ip);
}
 8005e08:	4620      	mov	r0, r4
 8005e0a:	b005      	add	sp, #20
 8005e0c:	bd30      	pop	{r4, r5, pc}
		rebootme();
 8005e0e:	f7fc fdf7 	bl	8002a00 <rebootme>
 8005e12:	e7e7      	b.n	8005de4 <locateudp+0x20>
 8005e14:	2001bb58 	.word	0x2001bb58
 8005e18:	08028508 	.word	0x08028508
 8005e1c:	2001bb54 	.word	0x2001bb54
 8005e20:	08028528 	.word	0x08028528
 8005e24:	2001bb40 	.word	0x2001bb40
 8005e28:	08028538 	.word	0x08028538

08005e2c <startudp>:

void startudp(uint32_t ip) {
 8005e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e30:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8005e32:	f00e faa9 	bl	8014388 <xTaskGetCurrentTaskHandle>
 8005e36:	4b68      	ldr	r3, [pc, #416]	; (8005fd8 <startudp+0x1ac>)
 8005e38:	4602      	mov	r2, r0
	osDelay(1000);
 8005e3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8005e3e:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 8005e40:	f00c fe98 	bl	8012b74 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 8005e44:	f017 fde0 	bl	801da08 <udp_new>
	if (pcb == NULL) {
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	f000 80b7 	beq.w	8005fbc <startudp+0x190>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8005e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e52:	4962      	ldr	r1, [pc, #392]	; (8005fdc <startudp+0x1b0>)
 8005e54:	4680      	mov	r8, r0
 8005e56:	f017 fb77 	bl	801d548 <udp_bind>
 8005e5a:	4682      	mov	sl, r0
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	f040 80a9 	bne.w	8005fb4 <startudp+0x188>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8005e62:	2241      	movs	r2, #65	; 0x41
 8005e64:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 8005e68:	2036      	movs	r0, #54	; 0x36
 8005e6a:	f012 fb39 	bl	80184e0 <pbuf_alloc>

	if (p1 == NULL) {
 8005e6e:	9000      	str	r0, [sp, #0]
 8005e70:	2800      	cmp	r0, #0
 8005e72:	f000 80ad 	beq.w	8005fd0 <startudp+0x1a4>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 8005e76:	4c5a      	ldr	r4, [pc, #360]	; (8005fe0 <startudp+0x1b4>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8005e78:	2241      	movs	r2, #65	; 0x41
	p1->payload = &(*pktbuf)[0];
 8005e7a:	9d00      	ldr	r5, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8005e7c:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 8005e80:	6823      	ldr	r3, [r4, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8005e82:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 8005e84:	606b      	str	r3, [r5, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8005e86:	f012 fb2b 	bl	80184e0 <pbuf_alloc>
	if (p2 == NULL) {
 8005e8a:	9001      	str	r0, [sp, #4]
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	f000 8099 	beq.w	8005fc4 <startudp+0x198>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8005e92:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8005e94:	2201      	movs	r2, #1
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8005e96:	9c01      	ldr	r4, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8005e98:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8005e9a:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8005e9e:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8005ea0:	6063      	str	r3, [r4, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8005ea2:	f012 fb1d 	bl	80184e0 <pbuf_alloc>
	if (ps == NULL) {
 8005ea6:	4681      	mov	r9, r0
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	f000 8093 	beq.w	8005fd4 <startudp+0x1a8>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 8005eae:	4c4d      	ldr	r4, [pc, #308]	; (8005fe4 <startudp+0x1b8>)

	osDelay(5000);
 8005eb0:	f241 3088 	movw	r0, #5000	; 0x1388
 8005eb4:	4f4c      	ldr	r7, [pc, #304]	; (8005fe8 <startudp+0x1bc>)
	ps->payload = &statuspkt;	// point at status / GPS data
 8005eb6:	f8c9 4004 	str.w	r4, [r9, #4]
	osDelay(5000);
 8005eba:	f00c fe5b 	bl	8012b74 <osDelay>

	statuspkt.auxstatus1 = 0;
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8005ebe:	4b4b      	ldr	r3, [pc, #300]	; (8005fec <startudp+0x1c0>)

	netup = 1; // this is incomplete - it should be set by the phys layer also
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	4a4b      	ldr	r2, [pc, #300]	; (8005ff0 <startudp+0x1c4>)
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8005ec4:	484b      	ldr	r0, [pc, #300]	; (8005ff4 <startudp+0x1c8>)
	statuspkt.auxstatus1 = 0;
 8005ec6:	f8c4 a074 	str.w	sl, [r4, #116]	; 0x74
	statuspkt.adcudpover = 0;		// debug use count overruns
 8005eca:	4e4b      	ldr	r6, [pc, #300]	; (8005ff8 <startudp+0x1cc>)
 8005ecc:	f8c4 a078 	str.w	sl, [r4, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8005ed0:	f8df b154 	ldr.w	fp, [pc, #340]	; 8006028 <startudp+0x1fc>
 8005ed4:	f8c4 a07c 	str.w	sl, [r4, #124]	; 0x7c
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;

				while (pd->ref != 1) {	// old packet not finished with yet
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8005ed8:	4d48      	ldr	r5, [pc, #288]	; (8005ffc <startudp+0x1d0>)
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8005eda:	f8c4 a080 	str.w	sl, [r4, #128]	; 0x80
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8005ede:	7011      	strb	r1, [r2, #0]
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8005ee0:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8005ee4:	f01c fc42 	bl	802276c <puts>
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8005ee8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005eec:	2001      	movs	r0, #1
 8005eee:	f00e fb91 	bl	8014614 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d057      	beq.n	8005fa6 <startudp+0x17a>
			sigsend = 0;
 8005ef6:	2200      	movs	r2, #0
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8005ef8:	7833      	ldrb	r3, [r6, #0]
			sigsend = 0;
 8005efa:	603a      	str	r2, [r7, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d0f3      	beq.n	8005ee8 <startudp+0xbc>
 8005f00:	4a3f      	ldr	r2, [pc, #252]	; (8006000 <startudp+0x1d4>)
 8005f02:	f8db 3000 	ldr.w	r3, [fp]
 8005f06:	6812      	ldr	r2, [r2, #0]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	d1ed      	bne.n	8005ee8 <startudp+0xbc>
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8005f0c:	4a3d      	ldr	r2, [pc, #244]	; (8006004 <startudp+0x1d8>)
 8005f0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f12:	6812      	ldr	r2, [r2, #0]
 8005f14:	2a00      	cmp	r2, #0
 8005f16:	bf08      	it	eq
 8005f18:	4601      	moveq	r1, r0
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8005f1a:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8005f1c:	468a      	mov	sl, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8005f1e:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 8005f20:	6822      	ldr	r2, [r4, #0]
 8005f22:	684b      	ldr	r3, [r1, #4]
 8005f24:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	684a      	ldr	r2, [r1, #4]
 8005f2a:	0a1b      	lsrs	r3, r3, #8
 8005f2c:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 8005f2e:	6823      	ldr	r3, [r4, #0]
 8005f30:	684a      	ldr	r2, [r1, #4]
 8005f32:	0c1b      	lsrs	r3, r3, #16
 8005f34:	7093      	strb	r3, [r2, #2]
				while (pd->ref != 1) {	// old packet not finished with yet
 8005f36:	7b89      	ldrb	r1, [r1, #14]
 8005f38:	2901      	cmp	r1, #1
 8005f3a:	d006      	beq.n	8005f4a <startudp+0x11e>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	f01c fb79 	bl	8022634 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 8005f42:	f89a 100e 	ldrb.w	r1, [sl, #14]
 8005f46:	2901      	cmp	r1, #1
 8005f48:	d1f8      	bne.n	8005f3c <startudp+0x110>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8005f4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8005f4e:	4a2e      	ldr	r2, [pc, #184]	; (8006008 <startudp+0x1dc>)
 8005f50:	4651      	mov	r1, sl
 8005f52:	4640      	mov	r0, r8
 8005f54:	f7ff fe38 	bl	8005bc8 <sendudp>
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 8005f58:	4b2c      	ldr	r3, [pc, #176]	; (800600c <startudp+0x1e0>)
				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8005f5a:	f88d 000f 	strb.w	r0, [sp, #15]
				if (sendendstatus > 0) {
 8005f5e:	781a      	ldrb	r2, [r3, #0]
				statuspkt.udpsent++;	// debug no of sample packets set
 8005f60:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005f64:	3301      	adds	r3, #1
 8005f66:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 8005f6a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005f6e:	3301      	adds	r3, #1
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	6023      	str	r3, [r4, #0]
				if (sendendstatus > 0) {
 8005f7c:	2a00      	cmp	r2, #0
 8005f7e:	d0b3      	beq.n	8005ee8 <startudp+0xbc>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 8005f80:	4923      	ldr	r1, [pc, #140]	; (8006010 <startudp+0x1e4>)
 8005f82:	4642      	mov	r2, r8
 8005f84:	2001      	movs	r0, #1
 8005f86:	780b      	ldrb	r3, [r1, #0]
 8005f88:	4649      	mov	r1, r9
 8005f8a:	f7ff fe59 	bl	8005c40 <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8005f8e:	2300      	movs	r3, #0
 8005f90:	4a1e      	ldr	r2, [pc, #120]	; (800600c <startudp+0x1e0>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8005f92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f96:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 8005f98:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 8005f9c:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8005f9e:	f00e fb39 	bl	8014614 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	d1a7      	bne.n	8005ef6 <startudp+0xca>
		}
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		/* The transmission ended as expected. */
		else {
			/* The call to ulTaskNotifyTake() timed out. */
			sendtimedstatus(ps, pcb, adcbatchid);
 8005fa6:	4b1a      	ldr	r3, [pc, #104]	; (8006010 <startudp+0x1e4>)
 8005fa8:	4641      	mov	r1, r8
 8005faa:	4648      	mov	r0, r9
 8005fac:	781a      	ldrb	r2, [r3, #0]
 8005fae:	f7ff fea9 	bl	8005d04 <sendtimedstatus>
 8005fb2:	e799      	b.n	8005ee8 <startudp+0xbc>
		printf("startudp: udp_bind failed!\n");
 8005fb4:	4817      	ldr	r0, [pc, #92]	; (8006014 <startudp+0x1e8>)
 8005fb6:	f01c fbd9 	bl	802276c <puts>
		for (;;)
 8005fba:	e7fe      	b.n	8005fba <startudp+0x18e>
		printf("startudp: udp_new failed!\n");
 8005fbc:	4816      	ldr	r0, [pc, #88]	; (8006018 <startudp+0x1ec>)
 8005fbe:	f01c fbd5 	bl	802276c <puts>
		for (;;)
 8005fc2:	e7fe      	b.n	8005fc2 <startudp+0x196>
		printf("startudp: p2 buf_alloc failed!\n");
 8005fc4:	4815      	ldr	r0, [pc, #84]	; (800601c <startudp+0x1f0>)
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 8005fc6:	b005      	add	sp, #20
 8005fc8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 8005fcc:	f01c bbce 	b.w	802276c <puts>
		printf("startudp: p1 buf_alloc failed!\n");
 8005fd0:	4813      	ldr	r0, [pc, #76]	; (8006020 <startudp+0x1f4>)
 8005fd2:	e7f8      	b.n	8005fc6 <startudp+0x19a>
		printf("startudp: ps buf_alloc failed!\n");
 8005fd4:	4813      	ldr	r0, [pc, #76]	; (8006024 <startudp+0x1f8>)
 8005fd6:	e7f6      	b.n	8005fc6 <startudp+0x19a>
 8005fd8:	200007e0 	.word	0x200007e0
 8005fdc:	08041be0 	.word	0x08041be0
 8005fe0:	2001ae4c 	.word	0x2001ae4c
 8005fe4:	2001ad9c 	.word	0x2001ad9c
 8005fe8:	20000750 	.word	0x20000750
 8005fec:	dec0edfe 	.word	0xdec0edfe
 8005ff0:	2000073a 	.word	0x2000073a
 8005ff4:	080285e4 	.word	0x080285e4
 8005ff8:	20001cb5 	.word	0x20001cb5
 8005ffc:	08028618 	.word	0x08028618
 8006000:	200006ec 	.word	0x200006ec
 8006004:	200006e0 	.word	0x200006e0
 8006008:	2001bb54 	.word	0x2001bb54
 800600c:	20000748 	.word	0x20000748
 8006010:	200006d4 	.word	0x200006d4
 8006014:	08028568 	.word	0x08028568
 8006018:	0802854c 	.word	0x0802854c
 800601c:	080285a4 	.word	0x080285a4
 8006020:	08028584 	.word	0x08028584
 8006024:	080285c4 	.word	0x080285c4
 8006028:	2001bb50 	.word	0x2001bb50

0800602c <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 800602c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//  LOCK_TCPIP_CORE();
	if (ledsenabled) {
 800602e:	4b53      	ldr	r3, [pc, #332]	; (800617c <tag_callback+0x150>)
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8006030:	4604      	mov	r4, r0
 8006032:	460f      	mov	r7, r1
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8006034:	4852      	ldr	r0, [pc, #328]	; (8006180 <tag_callback+0x154>)
	if (ledsenabled) {
 8006036:	881a      	ldrh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8006038:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	if (ledsenabled) {
 800603c:	2a00      	cmp	r2, #0
 800603e:	d03a      	beq.n	80060b6 <tag_callback+0x8a>
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8006040:	f003 fd46 	bl	8009ad0 <HAL_GPIO_TogglePin>
 8006044:	4d4f      	ldr	r5, [pc, #316]	; (8006184 <tag_callback+0x158>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 8006046:	4e50      	ldr	r6, [pc, #320]	; (8006188 <tag_callback+0x15c>)
 8006048:	e001      	b.n	800604e <tag_callback+0x22>
 800604a:	f01c fb8f 	bl	802276c <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 800604e:	2101      	movs	r1, #1
 8006050:	6828      	ldr	r0, [r5, #0]
 8006052:	f00d fb2f 	bl	80136b4 <xQueueSemaphoreTake>
 8006056:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 8006058:	4630      	mov	r0, r6
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 800605a:	2b01      	cmp	r3, #1
 800605c:	d1f5      	bne.n	800604a <tag_callback+0x1e>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 800605e:	1f22      	subs	r2, r4, #4
 8006060:	2a07      	cmp	r2, #7
 8006062:	d819      	bhi.n	8006098 <tag_callback+0x6c>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8006064:	4949      	ldr	r1, [pc, #292]	; (800618c <tag_callback+0x160>)
 8006066:	4093      	lsls	r3, r2
 8006068:	4a49      	ldr	r2, [pc, #292]	; (8006190 <tag_callback+0x164>)
 800606a:	7809      	ldrb	r1, [r1, #0]
 800606c:	400b      	ands	r3, r1
 800606e:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 8006070:	bb5b      	cbnz	r3, 80060ca <tag_callback+0x9e>
			strcpy(newstring, "0");
 8006072:	4b48      	ldr	r3, [pc, #288]	; (8006194 <tag_callback+0x168>)
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8006078:	2300      	movs	r3, #0
 800607a:	6828      	ldr	r0, [r5, #0]
 800607c:	461a      	mov	r2, r3
 800607e:	4619      	mov	r1, r3
 8006080:	f00d f892 	bl	80131a8 <xQueueGenericSend>
 8006084:	2801      	cmp	r0, #1
 8006086:	d002      	beq.n	800608e <tag_callback+0x62>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 8006088:	4843      	ldr	r0, [pc, #268]	; (8006198 <tag_callback+0x16c>)
 800608a:	f01c fb6f 	bl	802276c <puts>
	}
	return (strlen(newstring));
 800608e:	4638      	mov	r0, r7
}
 8006090:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 8006094:	f7fa b8de 	b.w	8000254 <strlen>
		switch (index) {
 8006098:	2c14      	cmp	r4, #20
 800609a:	d868      	bhi.n	800616e <tag_callback+0x142>
 800609c:	e8df f004 	tbb	[pc, r4]
 80060a0:	0e585d62 	.word	0x0e585d62
 80060a4:	67676767 	.word	0x67676767
 80060a8:	67676767 	.word	0x67676767
 80060ac:	3b444d54 	.word	0x3b444d54
 80060b0:	21262b30 	.word	0x21262b30
 80060b4:	19          	.byte	0x19
 80060b5:	00          	.byte	0x00
		HAL_GPIO_WritePin(GPIOD, LED_D3_Pin, GPIO_PIN_RESET);
 80060b6:	f003 fcf1 	bl	8009a9c <HAL_GPIO_WritePin>
 80060ba:	e7c3      	b.n	8006044 <tag_callback+0x18>
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 80060bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80060c0:	482f      	ldr	r0, [pc, #188]	; (8006180 <tag_callback+0x154>)
 80060c2:	f003 fcd9 	bl	8009a78 <HAL_GPIO_ReadPin>
 80060c6:	2801      	cmp	r0, #1
 80060c8:	d1d3      	bne.n	8006072 <tag_callback+0x46>
			strcpy(newstring, "1");
 80060ca:	4b34      	ldr	r3, [pc, #208]	; (800619c <tag_callback+0x170>)
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	803b      	strh	r3, [r7, #0]
 80060d0:	e7d2      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 80060d2:	4b33      	ldr	r3, [pc, #204]	; (80061a0 <tag_callback+0x174>)
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	bf14      	ite	ne
 80060da:	2331      	movne	r3, #49	; 0x31
 80060dc:	2330      	moveq	r3, #48	; 0x30
 80060de:	803b      	strh	r3, [r7, #0]
			break;
 80060e0:	e7ca      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, gpsstr);		// GPS Status
 80060e2:	4930      	ldr	r1, [pc, #192]	; (80061a4 <tag_callback+0x178>)
 80060e4:	4638      	mov	r0, r7
 80060e6:	f01c fcc4 	bl	8022a72 <strcpy>
			break;
 80060ea:	e7c5      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, statstr);		// Detector Status
 80060ec:	492e      	ldr	r1, [pc, #184]	; (80061a8 <tag_callback+0x17c>)
 80060ee:	4638      	mov	r0, r7
 80060f0:	f01c fcbf 	bl	8022a72 <strcpy>
			break;
 80060f4:	e7c0      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, snstr);			// Detector ID
 80060f6:	492d      	ldr	r1, [pc, #180]	; (80061ac <tag_callback+0x180>)
 80060f8:	4638      	mov	r0, r7
 80060fa:	f01c fcba 	bl	8022a72 <strcpy>
			break;
 80060fe:	e7bb      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 8006100:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006104:	482a      	ldr	r0, [pc, #168]	; (80061b0 <tag_callback+0x184>)
 8006106:	f003 fcb7 	bl	8009a78 <HAL_GPIO_ReadPin>
 800610a:	2800      	cmp	r0, #0
 800610c:	bf14      	ite	ne
 800610e:	2330      	movne	r3, #48	; 0x30
 8006110:	2331      	moveq	r3, #49	; 0x31
 8006112:	803b      	strh	r3, [r7, #0]
			break;
 8006114:	e7b0      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 8006116:	4b27      	ldr	r3, [pc, #156]	; (80061b4 <tag_callback+0x188>)
 8006118:	881b      	ldrh	r3, [r3, #0]
 800611a:	f013 0f04 	tst.w	r3, #4
 800611e:	bf14      	ite	ne
 8006120:	2331      	movne	r3, #49	; 0x31
 8006122:	2330      	moveq	r3, #48	; 0x30
 8006124:	803b      	strh	r3, [r7, #0]
			break;
 8006126:	e7a7      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 8006128:	4b22      	ldr	r3, [pc, #136]	; (80061b4 <tag_callback+0x188>)
 800612a:	881b      	ldrh	r3, [r3, #0]
 800612c:	f013 0f02 	tst.w	r3, #2
 8006130:	bf14      	ite	ne
 8006132:	2331      	movne	r3, #49	; 0x31
 8006134:	2330      	moveq	r3, #48	; 0x30
 8006136:	803b      	strh	r3, [r7, #0]
			break;
 8006138:	e79e      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 800613a:	4b1e      	ldr	r3, [pc, #120]	; (80061b4 <tag_callback+0x188>)
 800613c:	881b      	ldrh	r3, [r3, #0]
 800613e:	f003 0301 	and.w	r3, r3, #1
 8006142:	3330      	adds	r3, #48	; 0x30
 8006144:	803b      	strh	r3, [r7, #0]
			break;
 8006146:	e797      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, "5");
 8006148:	4b1b      	ldr	r3, [pc, #108]	; (80061b8 <tag_callback+0x18c>)
 800614a:	881b      	ldrh	r3, [r3, #0]
 800614c:	803b      	strh	r3, [r7, #0]
			break;
 800614e:	e793      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, nowtimestr);
 8006150:	491a      	ldr	r1, [pc, #104]	; (80061bc <tag_callback+0x190>)
 8006152:	4638      	mov	r0, r7
 8006154:	f01c fc8d 	bl	8022a72 <strcpy>
			break;
 8006158:	e78e      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, pressstr);		// pressure
 800615a:	4919      	ldr	r1, [pc, #100]	; (80061c0 <tag_callback+0x194>)
 800615c:	4638      	mov	r0, r7
 800615e:	f01c fc88 	bl	8022a72 <strcpy>
			break;
 8006162:	e789      	b.n	8006078 <tag_callback+0x4c>
			strcpy(newstring, tempstr);		// temperature
 8006164:	4917      	ldr	r1, [pc, #92]	; (80061c4 <tag_callback+0x198>)
 8006166:	4638      	mov	r0, r7
 8006168:	f01c fc83 	bl	8022a72 <strcpy>
			break;
 800616c:	e784      	b.n	8006078 <tag_callback+0x4c>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 800616e:	4622      	mov	r2, r4
 8006170:	4915      	ldr	r1, [pc, #84]	; (80061c8 <tag_callback+0x19c>)
 8006172:	4638      	mov	r0, r7
 8006174:	f01c fbd6 	bl	8022924 <siprintf>
			break;
 8006178:	e77e      	b.n	8006078 <tag_callback+0x4c>
 800617a:	bf00      	nop
 800617c:	20000266 	.word	0x20000266
 8006180:	40020c00 	.word	0x40020c00
 8006184:	2001b5f0 	.word	0x2001b5f0
 8006188:	08028700 	.word	0x08028700
 800618c:	20000268 	.word	0x20000268
 8006190:	2001bb9c 	.word	0x2001bb9c
 8006194:	080417bc 	.word	0x080417bc
 8006198:	0802872c 	.word	0x0802872c
 800619c:	080284e0 	.word	0x080284e0
 80061a0:	20000010 	.word	0x20000010
 80061a4:	20000014 	.word	0x20000014
 80061a8:	20000128 	.word	0x20000128
 80061ac:	20000084 	.word	0x20000084
 80061b0:	40021000 	.word	0x40021000
 80061b4:	2000026a 	.word	0x2000026a
 80061b8:	0803fb34 	.word	0x0803fb34
 80061bc:	20000054 	.word	0x20000054
 80061c0:	20000074 	.word	0x20000074
 80061c4:	20000230 	.word	0x20000230
 80061c8:	0802870c 	.word	0x0802870c

080061cc <returnpage>:
/* ---------------------------------------------- */
// http client
/* ---------------------------------------------- */

// callback with the page
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80061cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80061ce:	4d3d      	ldr	r5, [pc, #244]	; (80062c4 <returnpage+0xf8>)
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80061d0:	b08d      	sub	sp, #52	; 0x34
 80061d2:	4616      	mov	r6, r2
 80061d4:	f88d 000f 	strb.w	r0, [sp, #15]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80061d8:	ac07      	add	r4, sp, #28
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80061da:	f88d 100e 	strb.w	r1, [sp, #14]
 80061de:	f8ad 300c 	strh.w	r3, [sp, #12]
	volatile uint32_t sn;
	int nconv;
	volatile int p1, p2;

	if (errorm == 0) {
 80061e2:	f89d 700e 	ldrb.w	r7, [sp, #14]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80061e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061e8:	682d      	ldr	r5, [r5, #0]
 80061ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061ec:	6025      	str	r5, [r4, #0]
	if (errorm == 0) {
 80061ee:	b10f      	cbz	r7, 80061f4 <returnpage+0x28>
			}
		} else {
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
		}
	}
}
 80061f0:	b00d      	add	sp, #52	; 0x34
 80061f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nconv = sscanf(content, "%5u%48s%u%u", &sn, udp_target, &p1, &p2);
 80061f4:	aa06      	add	r2, sp, #24
 80061f6:	a905      	add	r1, sp, #20
 80061f8:	4b33      	ldr	r3, [pc, #204]	; (80062c8 <returnpage+0xfc>)
 80061fa:	4630      	mov	r0, r6
 80061fc:	9201      	str	r2, [sp, #4]
 80061fe:	aa04      	add	r2, sp, #16
 8006200:	9100      	str	r1, [sp, #0]
 8006202:	4932      	ldr	r1, [pc, #200]	; (80062cc <returnpage+0x100>)
 8006204:	f01c fbae 	bl	8022964 <siscanf>
		if (nconv != EOF) {
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d032      	beq.n	8006272 <returnpage+0xa6>
			switch (nconv) {
 800620c:	2802      	cmp	r0, #2
 800620e:	d020      	beq.n	8006252 <returnpage+0x86>
 8006210:	dc13      	bgt.n	800623a <returnpage+0x6e>
 8006212:	2801      	cmp	r0, #1
 8006214:	d128      	bne.n	8006268 <returnpage+0x9c>
				if (statuspkt.uid != sn) {
 8006216:	4a2e      	ldr	r2, [pc, #184]	; (80062d0 <returnpage+0x104>)
 8006218:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 800621c:	9904      	ldr	r1, [sp, #16]
 800621e:	b29b      	uxth	r3, r3
 8006220:	428b      	cmp	r3, r1
 8006222:	d0e5      	beq.n	80061f0 <returnpage+0x24>
					statuspkt.uid = sn;
 8006224:	9b04      	ldr	r3, [sp, #16]
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8006226:	482b      	ldr	r0, [pc, #172]	; (80062d4 <returnpage+0x108>)
					statuspkt.uid = sn;
 8006228:	b29b      	uxth	r3, r3
 800622a:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 800622e:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 8006232:	b289      	uxth	r1, r1
 8006234:	f01c f9fe 	bl	8022634 <iprintf>
 8006238:	e7da      	b.n	80061f0 <returnpage+0x24>
			switch (nconv) {
 800623a:	1ec3      	subs	r3, r0, #3
 800623c:	2b01      	cmp	r3, #1
 800623e:	d813      	bhi.n	8006268 <returnpage+0x9c>
				if (p1 == 1) {		// reboot
 8006240:	9b05      	ldr	r3, [sp, #20]
 8006242:	2b01      	cmp	r3, #1
 8006244:	d033      	beq.n	80062ae <returnpage+0xe2>
				if (p1 == 2) {		// freeze the UDP streaming
 8006246:	9b05      	ldr	r3, [sp, #20]
 8006248:	2b02      	cmp	r3, #2
					globalfreeze = 1;
 800624a:	4b23      	ldr	r3, [pc, #140]	; (80062d8 <returnpage+0x10c>)
				if (p1 == 2) {		// freeze the UDP streaming
 800624c:	d029      	beq.n	80062a2 <returnpage+0xd6>
					globalfreeze = 0;
 800624e:	2200      	movs	r2, #0
 8006250:	601a      	str	r2, [r3, #0]
				if (strlen(udp_target) < 7) {					// bad url or ip address
 8006252:	4c1d      	ldr	r4, [pc, #116]	; (80062c8 <returnpage+0xfc>)
 8006254:	4620      	mov	r0, r4
 8006256:	f7f9 fffd 	bl	8000254 <strlen>
 800625a:	2806      	cmp	r0, #6
 800625c:	d918      	bls.n	8006290 <returnpage+0xc4>
				printf("Server -> Target UDP host: %s\n", udp_target);
 800625e:	491a      	ldr	r1, [pc, #104]	; (80062c8 <returnpage+0xfc>)
 8006260:	481e      	ldr	r0, [pc, #120]	; (80062dc <returnpage+0x110>)
 8006262:	f01c f9e7 	bl	8022634 <iprintf>
 8006266:	e7d6      	b.n	8006216 <returnpage+0x4a>
				printf("Wrong number of params from Server -> %d\n", nconv);
 8006268:	4601      	mov	r1, r0
 800626a:	481d      	ldr	r0, [pc, #116]	; (80062e0 <returnpage+0x114>)
 800626c:	f01c f9e2 	bl	8022634 <iprintf>
				break;
 8006270:	e7be      	b.n	80061f0 <returnpage+0x24>
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
 8006272:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8006276:	ac0c      	add	r4, sp, #48	; 0x30
 8006278:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800627c:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8006280:	4818      	ldr	r0, [pc, #96]	; (80062e4 <returnpage+0x118>)
 8006282:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006286:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800628a:	f01c f9d3 	bl	8022634 <iprintf>
}
 800628e:	e7af      	b.n	80061f0 <returnpage+0x24>
					strcpy(udp_target, SERVER_DESTINATION);		// default it
 8006290:	4d15      	ldr	r5, [pc, #84]	; (80062e8 <returnpage+0x11c>)
 8006292:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006294:	6020      	str	r0, [r4, #0]
 8006296:	6828      	ldr	r0, [r5, #0]
 8006298:	6061      	str	r1, [r4, #4]
 800629a:	6120      	str	r0, [r4, #16]
 800629c:	60a2      	str	r2, [r4, #8]
 800629e:	60e3      	str	r3, [r4, #12]
 80062a0:	e7dd      	b.n	800625e <returnpage+0x92>
					globalfreeze = 1;
 80062a2:	2201      	movs	r2, #1
					printf("Server -> commands a streaming freeze\n");
 80062a4:	4811      	ldr	r0, [pc, #68]	; (80062ec <returnpage+0x120>)
					globalfreeze = 1;
 80062a6:	601a      	str	r2, [r3, #0]
					printf("Server -> commands a streaming freeze\n");
 80062a8:	f01c fa60 	bl	802276c <puts>
 80062ac:	e7d1      	b.n	8006252 <returnpage+0x86>
					printf("Server -> commands a reboot...\n");
 80062ae:	4810      	ldr	r0, [pc, #64]	; (80062f0 <returnpage+0x124>)
 80062b0:	f01c fa5c 	bl	802276c <puts>
					osDelay(2000);
 80062b4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80062b8:	f00c fc5c 	bl	8012b74 <osDelay>
					rebootme();
 80062bc:	f7fc fba0 	bl	8002a00 <rebootme>
 80062c0:	e7c1      	b.n	8006246 <returnpage+0x7a>
 80062c2:	bf00      	nop
 80062c4:	08026940 	.word	0x08026940
 80062c8:	2001bb58 	.word	0x2001bb58
 80062cc:	08028744 	.word	0x08028744
 80062d0:	2001ad9c 	.word	0x2001ad9c
 80062d4:	080287cc 	.word	0x080287cc
 80062d8:	2001bb50 	.word	0x2001bb50
 80062dc:	080287ac 	.word	0x080287ac
 80062e0:	080287ec 	.word	0x080287ec
 80062e4:	08028818 	.word	0x08028818
 80062e8:	08028798 	.word	0x08028798
 80062ec:	08028770 	.word	0x08028770
 80062f0:	08028750 	.word	0x08028750

080062f4 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 80062f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f8:	b085      	sub	sp, #20
 80062fa:	4615      	mov	r5, r2
 80062fc:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80062fe:	220a      	movs	r2, #10
 8006300:	a903      	add	r1, sp, #12
 8006302:	6818      	ldr	r0, [r3, #0]
		char **http_cgi_param_vals) {
 8006304:	4699      	mov	r9, r3
 8006306:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8006308:	f01d f9c4 	bl	8023694 <strtol>
 800630c:	4606      	mov	r6, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 800630e:	4621      	mov	r1, r4
 8006310:	462a      	mov	r2, r5
 8006312:	486f      	ldr	r0, [pc, #444]	; (80064d0 <httpd_cgi_handler+0x1dc>)
 8006314:	4633      	mov	r3, r6
 8006316:	f01c f98d 	bl	8022634 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800631a:	2d00      	cmp	r5, #0
 800631c:	dd37      	ble.n	800638e <httpd_cgi_handler+0x9a>
 800631e:	2400      	movs	r4, #0
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8006320:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 8006500 <httpd_cgi_handler+0x20c>
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006324:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 8006504 <httpd_cgi_handler+0x210>
		switch (j) {
 8006328:	f1a6 030a 	sub.w	r3, r6, #10
 800632c:	2b0e      	cmp	r3, #14
 800632e:	f200 80c9 	bhi.w	80064c4 <httpd_cgi_handler+0x1d0>
 8006332:	e8df f003 	tbb	[pc, r3]
 8006336:	9bb3      	.short	0x9bb3
 8006338:	08080808 	.word	0x08080808
 800633c:	08080808 	.word	0x08080808
 8006340:	834d5f71 	.word	0x834d5f71
 8006344:	3a          	.byte	0x3a
 8006345:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006346:	683a      	ldr	r2, [r7, #0]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8006348:	2101      	movs	r1, #1
 800634a:	f1a6 000c 	sub.w	r0, r6, #12
 800634e:	4b61      	ldr	r3, [pc, #388]	; (80064d4 <httpd_cgi_handler+0x1e0>)
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006350:	5d12      	ldrb	r2, [r2, r4]
			j -= 11;	// now offset 0
 8006352:	f1a6 080b 	sub.w	r8, r6, #11
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8006356:	4081      	lsls	r1, r0
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006358:	2a30      	cmp	r2, #48	; 0x30
 800635a:	d01b      	beq.n	8006394 <httpd_cgi_handler+0xa0>
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 800635c:	781a      	ldrb	r2, [r3, #0]
 800635e:	4311      	orrs	r1, r2
 8006360:	b2c9      	uxtb	r1, r1
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8006362:	f001 0202 	and.w	r2, r1, #2
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006366:	4650      	mov	r0, sl
 8006368:	7019      	strb	r1, [r3, #0]
			j -= 11;	// now offset 0
 800636a:	4646      	mov	r6, r8
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 800636c:	f8cb 2000 	str.w	r2, [fp]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006370:	f01c f960 	bl	8022634 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8006374:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006378:	2301      	movs	r3, #1
 800637a:	4a56      	ldr	r2, [pc, #344]	; (80064d4 <httpd_cgi_handler+0x1e0>)
 800637c:	2188      	movs	r1, #136	; 0x88
 800637e:	9000      	str	r0, [sp, #0]
 8006380:	4855      	ldr	r0, [pc, #340]	; (80064d8 <httpd_cgi_handler+0x1e4>)
 8006382:	f003 fe61 	bl	800a048 <HAL_I2C_Master_Transmit>
 8006386:	b960      	cbnz	r0, 80063a2 <httpd_cgi_handler+0xae>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006388:	3401      	adds	r4, #1
 800638a:	42a5      	cmp	r5, r4
 800638c:	d1cc      	bne.n	8006328 <httpd_cgi_handler+0x34>
}
 800638e:	b005      	add	sp, #20
 8006390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8006394:	2201      	movs	r2, #1
 8006396:	7819      	ldrb	r1, [r3, #0]
 8006398:	fa02 f600 	lsl.w	r6, r2, r0
 800639c:	ea21 0106 	bic.w	r1, r1, r6
 80063a0:	e7df      	b.n	8006362 <httpd_cgi_handler+0x6e>
				printf("I2C HAL returned error 1\n\r");
 80063a2:	484e      	ldr	r0, [pc, #312]	; (80064dc <httpd_cgi_handler+0x1e8>)
 80063a4:	f01c f946 	bl	8022634 <iprintf>
 80063a8:	e7ee      	b.n	8006388 <httpd_cgi_handler+0x94>
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 80063aa:	6839      	ldr	r1, [r7, #0]
 80063ac:	3c01      	subs	r4, #1
 80063ae:	484c      	ldr	r0, [pc, #304]	; (80064e0 <httpd_cgi_handler+0x1ec>)
 80063b0:	440c      	add	r4, r1
 80063b2:	4623      	mov	r3, r4
 80063b4:	f814 2f01 	ldrb.w	r2, [r4, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063b8:	3302      	adds	r3, #2
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 80063ba:	3a30      	subs	r2, #48	; 0x30
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063bc:	eba3 0301 	sub.w	r3, r3, r1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 80063c0:	bf18      	it	ne
 80063c2:	2201      	movne	r2, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063c4:	429d      	cmp	r5, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 80063c6:	8002      	strh	r2, [r0, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063c8:	dcf3      	bgt.n	80063b2 <httpd_cgi_handler+0xbe>
}
 80063ca:	b005      	add	sp, #20
 80063cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d0:	4e44      	ldr	r6, [pc, #272]	; (80064e4 <httpd_cgi_handler+0x1f0>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	8830      	ldrh	r0, [r6, #0]
 80063d6:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063d8:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80063da:	2b30      	cmp	r3, #48	; 0x30
 80063dc:	bf0c      	ite	eq
 80063de:	f020 0001 	biceq.w	r0, r0, #1
 80063e2:	f040 0001 	orrne.w	r0, r0, #1
			setpgagain(val);
 80063e6:	f7fd ff27 	bl	8004238 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063ea:	42a5      	cmp	r5, r4
 80063ec:	dcf1      	bgt.n	80063d2 <httpd_cgi_handler+0xde>
}
 80063ee:	b005      	add	sp, #20
 80063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f4:	4e3b      	ldr	r6, [pc, #236]	; (80064e4 <httpd_cgi_handler+0x1f0>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	8830      	ldrh	r0, [r6, #0]
 80063fa:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80063fc:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80063fe:	2b30      	cmp	r3, #48	; 0x30
 8006400:	bf0c      	ite	eq
 8006402:	f020 0002 	biceq.w	r0, r0, #2
 8006406:	f040 0002 	orrne.w	r0, r0, #2
			setpgagain(val);
 800640a:	f7fd ff15 	bl	8004238 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800640e:	42a5      	cmp	r5, r4
 8006410:	dcf1      	bgt.n	80063f6 <httpd_cgi_handler+0x102>
}
 8006412:	b005      	add	sp, #20
 8006414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006418:	4e32      	ldr	r6, [pc, #200]	; (80064e4 <httpd_cgi_handler+0x1f0>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	8830      	ldrh	r0, [r6, #0]
 800641e:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006420:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8006422:	2b30      	cmp	r3, #48	; 0x30
 8006424:	bf0c      	ite	eq
 8006426:	f020 0004 	biceq.w	r0, r0, #4
 800642a:	f040 0004 	orrne.w	r0, r0, #4
			setpgagain(val);
 800642e:	f7fd ff03 	bl	8004238 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006432:	42a5      	cmp	r5, r4
 8006434:	dcf1      	bgt.n	800641a <httpd_cgi_handler+0x126>
}
 8006436:	b005      	add	sp, #20
 8006438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643c:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 800643e:	4e2a      	ldr	r6, [pc, #168]	; (80064e8 <httpd_cgi_handler+0x1f4>)
 8006440:	e004      	b.n	800644c <httpd_cgi_handler+0x158>
 8006442:	f003 fb2b 	bl	8009a9c <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006446:	42a5      	cmp	r5, r4
 8006448:	dda1      	ble.n	800638e <httpd_cgi_handler+0x9a>
 800644a:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '1')
 800644c:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 800644e:	2201      	movs	r2, #1
 8006450:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006454:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '1')
 8006456:	4423      	add	r3, r4
 8006458:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800645c:	2b31      	cmp	r3, #49	; 0x31
 800645e:	d1f0      	bne.n	8006442 <httpd_cgi_handler+0x14e>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8006460:	2200      	movs	r2, #0
 8006462:	f003 fb1b 	bl	8009a9c <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006466:	42a5      	cmp	r5, r4
 8006468:	dcef      	bgt.n	800644a <httpd_cgi_handler+0x156>
 800646a:	e790      	b.n	800638e <httpd_cgi_handler+0x9a>
 800646c:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 800646e:	4e1f      	ldr	r6, [pc, #124]	; (80064ec <httpd_cgi_handler+0x1f8>)
 8006470:	e004      	b.n	800647c <httpd_cgi_handler+0x188>
 8006472:	f003 fb13 	bl	8009a9c <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006476:	42ac      	cmp	r4, r5
 8006478:	da89      	bge.n	800638e <httpd_cgi_handler+0x9a>
 800647a:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '0')
 800647c:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 800647e:	2201      	movs	r2, #1
 8006480:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006484:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '0')
 8006486:	4423      	add	r3, r4
 8006488:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800648c:	2b30      	cmp	r3, #48	; 0x30
 800648e:	d1f0      	bne.n	8006472 <httpd_cgi_handler+0x17e>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8006490:	2200      	movs	r2, #0
 8006492:	f003 fb03 	bl	8009a9c <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006496:	42a5      	cmp	r5, r4
 8006498:	dcef      	bgt.n	800647a <httpd_cgi_handler+0x186>
 800649a:	e778      	b.n	800638e <httpd_cgi_handler+0x9a>
			printf("Reboot command from wwww\n");
 800649c:	4814      	ldr	r0, [pc, #80]	; (80064f0 <httpd_cgi_handler+0x1fc>)
 800649e:	f01c f965 	bl	802276c <puts>
			osDelay(1000);
 80064a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064a6:	f00c fb65 	bl	8012b74 <osDelay>
 80064aa:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80064ae:	4911      	ldr	r1, [pc, #68]	; (80064f4 <httpd_cgi_handler+0x200>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80064b0:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <httpd_cgi_handler+0x204>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80064b2:	68ca      	ldr	r2, [r1, #12]
 80064b4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80064b8:	4313      	orrs	r3, r2
 80064ba:	60cb      	str	r3, [r1, #12]
 80064bc:	f3bf 8f4f 	dsb	sy
    __NOP();
 80064c0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80064c2:	e7fd      	b.n	80064c0 <httpd_cgi_handler+0x1cc>
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 80064c4:	f8d9 1000 	ldr.w	r1, [r9]
 80064c8:	480c      	ldr	r0, [pc, #48]	; (80064fc <httpd_cgi_handler+0x208>)
 80064ca:	f01c f8b3 	bl	8022634 <iprintf>
			break;
 80064ce:	e75b      	b.n	8006388 <httpd_cgi_handler+0x94>
 80064d0:	08028854 	.word	0x08028854
 80064d4:	20000268 	.word	0x20000268
 80064d8:	2001b16c 	.word	0x2001b16c
 80064dc:	080281bc 	.word	0x080281bc
 80064e0:	20000010 	.word	0x20000010
 80064e4:	2000026a 	.word	0x2000026a
 80064e8:	40021000 	.word	0x40021000
 80064ec:	40020c00 	.word	0x40020c00
 80064f0:	08028880 	.word	0x08028880
 80064f4:	e000ed00 	.word	0xe000ed00
 80064f8:	05fa0004 	.word	0x05fa0004
 80064fc:	080288b8 	.word	0x080288b8
 8006500:	20001ca0 	.word	0x20001ca0
 8006504:	0802889c 	.word	0x0802889c

08006508 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8006508:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 800650a:	4802      	ldr	r0, [pc, #8]	; (8006514 <httpd_post_receive_data+0xc>)
 800650c:	f01c f92e 	bl	802276c <puts>
}
 8006510:	2000      	movs	r0, #0
 8006512:	bd08      	pop	{r3, pc}
 8006514:	080288d8 	.word	0x080288d8

08006518 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8006518:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 800651a:	4802      	ldr	r0, [pc, #8]	; (8006524 <httpd_post_begin+0xc>)
 800651c:	f01c f926 	bl	802276c <puts>
}
 8006520:	2000      	movs	r0, #0
 8006522:	bd08      	pop	{r3, pc}
 8006524:	080288f4 	.word	0x080288f4

08006528 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8006528:	4801      	ldr	r0, [pc, #4]	; (8006530 <httpd_post_finished+0x8>)
 800652a:	f01c b91f 	b.w	802276c <puts>
 800652e:	bf00      	nop
 8006530:	08028908 	.word	0x08028908

08006534 <init_httpd_ssi>:
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8006534:	4803      	ldr	r0, [pc, #12]	; (8006544 <init_httpd_ssi+0x10>)
 8006536:	2215      	movs	r2, #21
 8006538:	4903      	ldr	r1, [pc, #12]	; (8006548 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 800653a:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 800653c:	f010 f8d6 	bl	80166ec <http_set_ssi_handler>
}
 8006540:	bd08      	pop	{r3, pc}
 8006542:	bf00      	nop
 8006544:	0800602d 	.word	0x0800602d
 8006548:	20000278 	.word	0x20000278

0800654c <httpclient>:

void httpclient(char Page[64]) {
 800654c:	b570      	push	{r4, r5, r6, lr}
	uint32_t ip;
	int err;

	static char *Postvars = NULL;

	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 800654e:	4910      	ldr	r1, [pc, #64]	; (8006590 <httpclient+0x44>)
void httpclient(char Page[64]) {
 8006550:	b084      	sub	sp, #16
 8006552:	4604      	mov	r4, r0
	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8006554:	480f      	ldr	r0, [pc, #60]	; (8006594 <httpclient+0x48>)
 8006556:	f7ff fbf5 	bl	8005d44 <dnslookup>
	if (err != ERR_OK)
 800655a:	b9b0      	cbnz	r0, 800658a <httpclient+0x3e>
		rebootme();
	ip = remoteip.addr;
 800655c:	4d0c      	ldr	r5, [pc, #48]	; (8006590 <httpclient+0x44>)
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 800655e:	490d      	ldr	r1, [pc, #52]	; (8006594 <httpclient+0x48>)
	ip = remoteip.addr;
 8006560:	682a      	ldr	r2, [r5, #0]
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8006562:	480d      	ldr	r0, [pc, #52]	; (8006598 <httpclient+0x4c>)
 8006564:	0e13      	lsrs	r3, r2, #24
 8006566:	f3c2 4607 	ubfx	r6, r2, #16, #8
 800656a:	9301      	str	r3, [sp, #4]
 800656c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006570:	9600      	str	r6, [sp, #0]
 8006572:	b2d2      	uxtb	r2, r2
 8006574:	f01c f85e 	bl	8022634 <iprintf>
			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);

	result = hc_open(remoteip, Page, Postvars, returnpage);
 8006578:	4621      	mov	r1, r4
 800657a:	4b08      	ldr	r3, [pc, #32]	; (800659c <httpclient+0x50>)
 800657c:	2200      	movs	r2, #0
 800657e:	6828      	ldr	r0, [r5, #0]
 8006580:	f7fa fca0 	bl	8000ec4 <hc_open>
 8006584:	9003      	str	r0, [sp, #12]
//	printf("result=%d\n", result);

}
 8006586:	b004      	add	sp, #16
 8006588:	bd70      	pop	{r4, r5, r6, pc}
		rebootme();
 800658a:	f7fc fa39 	bl	8002a00 <rebootme>
 800658e:	e7e5      	b.n	800655c <httpclient+0x10>
 8006590:	20001cc0 	.word	0x20001cc0
 8006594:	08028798 	.word	0x08028798
 8006598:	08028920 	.word	0x08028920
 800659c:	080061cd 	.word	0x080061cd

080065a0 <apisn>:

void apisn() {
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 80065a0:	4909      	ldr	r1, [pc, #36]	; (80065c8 <apisn+0x28>)
 80065a2:	4b0a      	ldr	r3, [pc, #40]	; (80065cc <apisn+0x2c>)
 80065a4:	6809      	ldr	r1, [r1, #0]
 80065a6:	4a0a      	ldr	r2, [pc, #40]	; (80065d0 <apisn+0x30>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6812      	ldr	r2, [r2, #0]
void apisn() {
 80065ac:	b510      	push	{r4, lr}
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 80065ae:	4c09      	ldr	r4, [pc, #36]	; (80065d4 <apisn+0x34>)
void apisn() {
 80065b0:	b082      	sub	sp, #8
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 80065b2:	4620      	mov	r0, r4
 80065b4:	9100      	str	r1, [sp, #0]
 80065b6:	4908      	ldr	r1, [pc, #32]	; (80065d8 <apisn+0x38>)
 80065b8:	f01c f9b4 	bl	8022924 <siprintf>
	httpclient(stmuid);		// get sn and targ
 80065bc:	4620      	mov	r0, r4
}
 80065be:	b002      	add	sp, #8
 80065c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	httpclient(stmuid);		// get sn and targ
 80065c4:	f7ff bfc2 	b.w	800654c <httpclient>
 80065c8:	1ff0f428 	.word	0x1ff0f428
 80065cc:	1ff0f424 	.word	0x1ff0f424
 80065d0:	1ff0f420 	.word	0x1ff0f420
 80065d4:	20001cc4 	.word	0x20001cc4
 80065d8:	08028948 	.word	0x08028948

080065dc <initialapisn>:

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 80065dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	i = 1;
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80065e0:	4e17      	ldr	r6, [pc, #92]	; (8006640 <initialapisn+0x64>)
 80065e2:	f242 7320 	movw	r3, #10016	; 0x2720
 80065e6:	f8b6 505c 	ldrh.w	r5, [r6, #92]	; 0x5c
 80065ea:	b2ad      	uxth	r5, r5
 80065ec:	429d      	cmp	r5, r3
 80065ee:	d125      	bne.n	800663c <initialapisn+0x60>
	{
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80065f0:	2101      	movs	r1, #1
 80065f2:	4814      	ldr	r0, [pc, #80]	; (8006644 <initialapisn+0x68>)
		apisn();
		osDelay(5000);

		i++;
 80065f4:	2402      	movs	r4, #2
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80065f6:	4f13      	ldr	r7, [pc, #76]	; (8006644 <initialapisn+0x68>)
		if (i > 10) {
			printf("************* ABORTED **************\n");
 80065f8:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8006648 <initialapisn+0x6c>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80065fc:	f01c f81a 	bl	8022634 <iprintf>
		apisn();
 8006600:	f7ff ffce 	bl	80065a0 <apisn>
		osDelay(5000);
 8006604:	f241 3088 	movw	r0, #5000	; 0x1388
 8006608:	f00c fab4 	bl	8012b74 <osDelay>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 800660c:	f8b6 305c 	ldrh.w	r3, [r6, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006610:	4621      	mov	r1, r4
 8006612:	4638      	mov	r0, r7
		i++;
 8006614:	3401      	adds	r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8006616:	b29b      	uxth	r3, r3
 8006618:	42ab      	cmp	r3, r5
 800661a:	d10f      	bne.n	800663c <initialapisn+0x60>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 800661c:	f01c f80a 	bl	8022634 <iprintf>
		apisn();
 8006620:	f7ff ffbe 	bl	80065a0 <apisn>
		osDelay(5000);
 8006624:	f241 3088 	movw	r0, #5000	; 0x1388
 8006628:	f00c faa4 	bl	8012b74 <osDelay>
		if (i > 10) {
 800662c:	2c0a      	cmp	r4, #10
 800662e:	dded      	ble.n	800660c <initialapisn+0x30>
			printf("************* ABORTED **************\n");
 8006630:	4640      	mov	r0, r8
 8006632:	f01c f89b 	bl	802276c <puts>
			rebootme();
 8006636:	f7fc f9e3 	bl	8002a00 <rebootme>
 800663a:	e7e7      	b.n	800660c <initialapisn+0x30>
		}
	}
}
 800663c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006640:	2001ad9c 	.word	0x2001ad9c
 8006644:	08028960 	.word	0x08028960
 8006648:	08028990 	.word	0x08028990

0800664c <requestapisn>:

void requestapisn() {
 800664c:	b508      	push	{r3, lr}
	printf("updating S/N and UDP target using http\n");
 800664e:	4804      	ldr	r0, [pc, #16]	; (8006660 <requestapisn+0x14>)
 8006650:	f01c f88c 	bl	802276c <puts>
	httpclient(stmuid);		// get sn and targ
 8006654:	4803      	ldr	r0, [pc, #12]	; (8006664 <requestapisn+0x18>)
}
 8006656:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	httpclient(stmuid);		// get sn and targ
 800665a:	f7ff bf77 	b.w	800654c <httpclient>
 800665e:	bf00      	nop
 8006660:	080289b8 	.word	0x080289b8
 8006664:	20001cc4 	.word	0x20001cc4

08006668 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 ldr   sp, =_estack      /* set stack pointer */
 8006668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80066a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800666c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800666e:	e003      	b.n	8006678 <LoopCopyDataInit>

08006670 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006670:	4b0c      	ldr	r3, [pc, #48]	; (80066a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006672:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006674:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006676:	3104      	adds	r1, #4

08006678 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006678:	480b      	ldr	r0, [pc, #44]	; (80066a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800667a:	4b0c      	ldr	r3, [pc, #48]	; (80066ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800667c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800667e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006680:	d3f6      	bcc.n	8006670 <CopyDataInit>
  ldr  r2, =_sbss
 8006682:	4a0b      	ldr	r2, [pc, #44]	; (80066b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006684:	e002      	b.n	800668c <LoopFillZerobss>

08006686 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006686:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006688:	f842 3b04 	str.w	r3, [r2], #4

0800668c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800668c:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800668e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006690:	d3f9      	bcc.n	8006686 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006692:	f7ff fa4b 	bl	8005b2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006696:	f01a fedd 	bl	8021454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800669a:	f7fc fb1d 	bl	8002cd8 <main>
  bx  lr    
 800669e:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 80066a0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80066a4:	08042748 	.word	0x08042748
  ldr  r0, =_sdata
 80066a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80066ac:	200006b4 	.word	0x200006b4
  ldr  r2, =_sbss
 80066b0:	200006b8 	.word	0x200006b8
  ldr  r3, = _ebss
 80066b4:	2002faf8 	.word	0x2002faf8

080066b8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80066b8:	e7fe      	b.n	80066b8 <CAN1_RX0_IRQHandler>
	...

080066bc <HAL_Init>:
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80066bc:	4a07      	ldr	r2, [pc, #28]	; (80066dc <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066be:	2003      	movs	r0, #3
{
 80066c0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80066c2:	6813      	ldr	r3, [r2, #0]
 80066c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066c8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066ca:	f000 fc51 	bl	8006f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80066ce:	2000      	movs	r0, #0
 80066d0:	f7ff f90a 	bl	80058e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80066d4:	f7fe fa22 	bl	8004b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80066d8:	2000      	movs	r0, #0
 80066da:	bd08      	pop	{r3, pc}
 80066dc:	40023c00 	.word	0x40023c00

080066e0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80066e0:	4a03      	ldr	r2, [pc, #12]	; (80066f0 <HAL_IncTick+0x10>)
 80066e2:	4b04      	ldr	r3, [pc, #16]	; (80066f4 <HAL_IncTick+0x14>)
 80066e4:	6811      	ldr	r1, [r2, #0]
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	440b      	add	r3, r1
 80066ea:	6013      	str	r3, [r2, #0]
}
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	2001bba0 	.word	0x2001bba0
 80066f4:	200002d0 	.word	0x200002d0

080066f8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80066f8:	4b01      	ldr	r3, [pc, #4]	; (8006700 <HAL_GetTick+0x8>)
 80066fa:	6818      	ldr	r0, [r3, #0]
}
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	2001bba0 	.word	0x2001bba0

08006704 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006708:	f7ff fff6 	bl	80066f8 <HAL_GetTick>
 800670c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800670e:	1c63      	adds	r3, r4, #1
 8006710:	d002      	beq.n	8006718 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006712:	4b04      	ldr	r3, [pc, #16]	; (8006724 <HAL_Delay+0x20>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006718:	f7ff ffee 	bl	80066f8 <HAL_GetTick>
 800671c:	1b43      	subs	r3, r0, r5
 800671e:	42a3      	cmp	r3, r4
 8006720:	d3fa      	bcc.n	8006718 <HAL_Delay+0x14>
  {
  }
}
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	200002d0 	.word	0x200002d0

08006728 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006728:	2800      	cmp	r0, #0
 800672a:	f000 8146 	beq.w	80069ba <HAL_ADC_Init+0x292>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800672e:	49ae      	ldr	r1, [pc, #696]	; (80069e8 <HAL_ADC_Init+0x2c0>)
 8006730:	4aae      	ldr	r2, [pc, #696]	; (80069ec <HAL_ADC_Init+0x2c4>)
{
 8006732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006734:	6803      	ldr	r3, [r0, #0]
 8006736:	4604      	mov	r4, r0
 8006738:	428b      	cmp	r3, r1
 800673a:	bf18      	it	ne
 800673c:	4293      	cmpne	r3, r2
 800673e:	d003      	beq.n	8006748 <HAL_ADC_Init+0x20>
 8006740:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006744:	4293      	cmp	r3, r2
 8006746:	d177      	bne.n	8006838 <HAL_ADC_Init+0x110>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8006748:	6863      	ldr	r3, [r4, #4]
 800674a:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800674e:	d17c      	bne.n	800684a <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8006750:	68a3      	ldr	r3, [r4, #8]
 8006752:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8006756:	f040 8082 	bne.w	800685e <HAL_ADC_Init+0x136>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800675a:	6923      	ldr	r3, [r4, #16]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d84e      	bhi.n	80067fe <HAL_ADC_Init+0xd6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006760:	69a3      	ldr	r3, [r4, #24]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d845      	bhi.n	80067f2 <HAL_ADC_Init+0xca>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8006766:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006768:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 800676c:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8006770:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8006774:	bf18      	it	ne
 8006776:	2900      	cmpne	r1, #0
 8006778:	bf14      	ite	ne
 800677a:	2301      	movne	r3, #1
 800677c:	2300      	moveq	r3, #0
 800677e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8006782:	bf0c      	ite	eq
 8006784:	2300      	moveq	r3, #0
 8006786:	f003 0301 	andne.w	r3, r3, #1
 800678a:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 800678e:	bf0c      	ite	eq
 8006790:	2300      	moveq	r3, #0
 8006792:	f003 0301 	andne.w	r3, r3, #1
 8006796:	b123      	cbz	r3, 80067a2 <HAL_ADC_Init+0x7a>
 8006798:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 800679c:	2a01      	cmp	r2, #1
 800679e:	f200 8113 	bhi.w	80069c8 <HAL_ADC_Init+0x2a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 80067a2:	68e3      	ldr	r3, [r4, #12]
 80067a4:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80067a8:	d165      	bne.n	8006876 <HAL_ADC_Init+0x14e>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80067aa:	69e3      	ldr	r3, [r4, #28]
 80067ac:	3b01      	subs	r3, #1
 80067ae:	2b0f      	cmp	r3, #15
 80067b0:	d85b      	bhi.n	800686a <HAL_ADC_Init+0x142>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80067b2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d830      	bhi.n	800681c <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80067ba:	6963      	ldr	r3, [r4, #20]
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d835      	bhi.n	800682c <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80067c0:	f894 3020 	ldrb.w	r3, [r4, #32]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d823      	bhi.n	8006810 <HAL_ADC_Init+0xe8>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067c8:	4b89      	ldr	r3, [pc, #548]	; (80069f0 <HAL_ADC_Init+0x2c8>)
 80067ca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d004      	beq.n	80067da <HAL_ADC_Init+0xb2>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80067d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80067d2:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80067d6:	f040 80ea 	bne.w	80069ae <HAL_ADC_Init+0x286>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80067da:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80067dc:	2d00      	cmp	r5, #0
 80067de:	f000 80d6 	beq.w	800698e <HAL_ADC_Init+0x266>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80067e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067e4:	06db      	lsls	r3, r3, #27
 80067e6:	d54c      	bpl.n	8006882 <HAL_ADC_Init+0x15a>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80067e8:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 80067ea:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80067ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 80067f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80067f2:	f240 1151 	movw	r1, #337	; 0x151
 80067f6:	487f      	ldr	r0, [pc, #508]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 80067f8:	f7fd f9f0 	bl	8003bdc <assert_failed>
 80067fc:	e7b3      	b.n	8006766 <HAL_ADC_Init+0x3e>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80067fe:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8006802:	487c      	ldr	r0, [pc, #496]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006804:	f7fd f9ea 	bl	8003bdc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006808:	69a3      	ldr	r3, [r4, #24]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d9ab      	bls.n	8006766 <HAL_ADC_Init+0x3e>
 800680e:	e7f0      	b.n	80067f2 <HAL_ADC_Init+0xca>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8006810:	f240 1157 	movw	r1, #343	; 0x157
 8006814:	4877      	ldr	r0, [pc, #476]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006816:	f7fd f9e1 	bl	8003bdc <assert_failed>
 800681a:	e7d5      	b.n	80067c8 <HAL_ADC_Init+0xa0>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800681c:	f240 1155 	movw	r1, #341	; 0x155
 8006820:	4874      	ldr	r0, [pc, #464]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006822:	f7fd f9db 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8006826:	6963      	ldr	r3, [r4, #20]
 8006828:	2b02      	cmp	r3, #2
 800682a:	d9c9      	bls.n	80067c0 <HAL_ADC_Init+0x98>
 800682c:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8006830:	4870      	ldr	r0, [pc, #448]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006832:	f7fd f9d3 	bl	8003bdc <assert_failed>
 8006836:	e7c3      	b.n	80067c0 <HAL_ADC_Init+0x98>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006838:	f240 114d 	movw	r1, #333	; 0x14d
 800683c:	486d      	ldr	r0, [pc, #436]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 800683e:	f7fd f9cd 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8006842:	6863      	ldr	r3, [r4, #4]
 8006844:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8006848:	d082      	beq.n	8006750 <HAL_ADC_Init+0x28>
 800684a:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800684e:	4869      	ldr	r0, [pc, #420]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006850:	f7fd f9c4 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8006854:	68a3      	ldr	r3, [r4, #8]
 8006856:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 800685a:	f43f af7e 	beq.w	800675a <HAL_ADC_Init+0x32>
 800685e:	f240 114f 	movw	r1, #335	; 0x14f
 8006862:	4864      	ldr	r0, [pc, #400]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006864:	f7fd f9ba 	bl	8003bdc <assert_failed>
 8006868:	e777      	b.n	800675a <HAL_ADC_Init+0x32>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800686a:	f44f 71aa 	mov.w	r1, #340	; 0x154
 800686e:	4861      	ldr	r0, [pc, #388]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 8006870:	f7fd f9b4 	bl	8003bdc <assert_failed>
 8006874:	e79d      	b.n	80067b2 <HAL_ADC_Init+0x8a>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8006876:	f240 1153 	movw	r1, #339	; 0x153
 800687a:	485e      	ldr	r0, [pc, #376]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 800687c:	f7fd f9ae 	bl	8003bdc <assert_failed>
 8006880:	e793      	b.n	80067aa <HAL_ADC_Init+0x82>
    ADC_STATE_CLR_SET(hadc->State,
 8006882:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006884:	4a5c      	ldr	r2, [pc, #368]	; (80069f8 <HAL_ADC_Init+0x2d0>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006886:	495d      	ldr	r1, [pc, #372]	; (80069fc <HAL_ADC_Init+0x2d4>)
    ADC_STATE_CLR_SET(hadc->State,
 8006888:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800688a:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800688c:	4d58      	ldr	r5, [pc, #352]	; (80069f0 <HAL_ADC_Init+0x2c8>)
    ADC_STATE_CLR_SET(hadc->State,
 800688e:	f042 0202 	orr.w	r2, r2, #2
 8006892:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006894:	684a      	ldr	r2, [r1, #4]
 8006896:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800689a:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800689c:	684a      	ldr	r2, [r1, #4]
 800689e:	6860      	ldr	r0, [r4, #4]
 80068a0:	4302      	orrs	r2, r0
 80068a2:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80068a4:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80068a6:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80068a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80068ac:	f8d4 c008 	ldr.w	ip, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80068b0:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80068b2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80068b4:	6858      	ldr	r0, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80068b8:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068bc:	42ae      	cmp	r6, r5
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80068be:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80068c0:	6858      	ldr	r0, [r3, #4]
 80068c2:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 80068c6:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80068c8:	6859      	ldr	r1, [r3, #4]
 80068ca:	ea41 010c 	orr.w	r1, r1, ip
 80068ce:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80068d0:	6899      	ldr	r1, [r3, #8]
 80068d2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80068d6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80068d8:	689a      	ldr	r2, [r3, #8]
 80068da:	ea42 0207 	orr.w	r2, r2, r7
 80068de:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068e0:	d05c      	beq.n	800699c <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068e2:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068e6:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80068ea:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	4316      	orrs	r6, r2
 80068f0:	609e      	str	r6, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068f2:	6899      	ldr	r1, [r3, #8]
 80068f4:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80068f8:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068fa:	689a      	ldr	r2, [r3, #8]
 80068fc:	4302      	orrs	r2, r0
 80068fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006900:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006902:	69a0      	ldr	r0, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006904:	f021 0102 	bic.w	r1, r1, #2
 8006908:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8006910:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006912:	f894 2020 	ldrb.w	r2, [r4, #32]
 8006916:	2a00      	cmp	r2, #0
 8006918:	d051      	beq.n	80069be <HAL_ADC_Init+0x296>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 800691a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800691c:	3a01      	subs	r2, #1
 800691e:	2a07      	cmp	r2, #7
 8006920:	d858      	bhi.n	80069d4 <HAL_ADC_Init+0x2ac>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006922:	6859      	ldr	r1, [r3, #4]
 8006924:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006928:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800692a:	6859      	ldr	r1, [r3, #4]
 800692c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8006930:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006932:	6859      	ldr	r1, [r3, #4]
 8006934:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8006938:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800693a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 800693c:	2500      	movs	r5, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800693e:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006940:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006944:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006946:	1e4a      	subs	r2, r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006948:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800694a:	4628      	mov	r0, r5
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800694c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800694e:	ea41 5102 	orr.w	r1, r1, r2, lsl #20
 8006952:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006954:	6899      	ldr	r1, [r3, #8]
 8006956:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800695a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800695c:	6899      	ldr	r1, [r3, #8]
 800695e:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8006962:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8006966:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006968:	6899      	ldr	r1, [r3, #8]
 800696a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800696e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006970:	689a      	ldr	r2, [r3, #8]
 8006972:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 8006976:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8006978:	6465      	str	r5, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800697a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800697c:	f023 0303 	bic.w	r3, r3, #3
 8006980:	f043 0301 	orr.w	r3, r3, #1
 8006984:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8006986:	2300      	movs	r3, #0
 8006988:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800698c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 800698e:	4620      	mov	r0, r4
 8006990:	f7fe f8f4 	bl	8004b7c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006994:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8006996:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 800699a:	e722      	b.n	80067e2 <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80069aa:	609a      	str	r2, [r3, #8]
 80069ac:	e7a8      	b.n	8006900 <HAL_ADC_Init+0x1d8>
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80069ae:	f240 115b 	movw	r1, #347	; 0x15b
 80069b2:	4810      	ldr	r0, [pc, #64]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 80069b4:	f7fd f912 	bl	8003bdc <assert_failed>
 80069b8:	e70f      	b.n	80067da <HAL_ADC_Init+0xb2>
    return HAL_ERROR;
 80069ba:	2001      	movs	r0, #1
}
 80069bc:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069c4:	605a      	str	r2, [r3, #4]
 80069c6:	e7b8      	b.n	800693a <HAL_ADC_Init+0x212>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80069c8:	f44f 71a9 	mov.w	r1, #338	; 0x152
 80069cc:	4809      	ldr	r0, [pc, #36]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 80069ce:	f7fd f905 	bl	8003bdc <assert_failed>
 80069d2:	e6e6      	b.n	80067a2 <HAL_ADC_Init+0x7a>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80069d4:	f240 71ac 	movw	r1, #1964	; 0x7ac
 80069d8:	4806      	ldr	r0, [pc, #24]	; (80069f4 <HAL_ADC_Init+0x2cc>)
 80069da:	f7fd f8ff 	bl	8003bdc <assert_failed>
 80069de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	3a01      	subs	r2, #1
 80069e4:	e79d      	b.n	8006922 <HAL_ADC_Init+0x1fa>
 80069e6:	bf00      	nop
 80069e8:	40012000 	.word	0x40012000
 80069ec:	40012100 	.word	0x40012100
 80069f0:	0f000001 	.word	0x0f000001
 80069f4:	080289e0 	.word	0x080289e0
 80069f8:	ffffeefd 	.word	0xffffeefd
 80069fc:	40012300 	.word	0x40012300

08006a00 <HAL_ADC_Start>:
{
 8006a00:	b510      	push	{r4, lr}
  __IO uint32_t counter = 0;
 8006a02:	2300      	movs	r3, #0
{
 8006a04:	b082      	sub	sp, #8
 8006a06:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8006a08:	9301      	str	r3, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006a0a:	6983      	ldr	r3, [r0, #24]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d904      	bls.n	8006a1a <HAL_ADC_Start+0x1a>
 8006a10:	f240 21df 	movw	r1, #735	; 0x2df
 8006a14:	4848      	ldr	r0, [pc, #288]	; (8006b38 <HAL_ADC_Start+0x138>)
 8006a16:	f7fd f8e1 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8006a1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a1c:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8006a20:	d174      	bne.n	8006b0c <HAL_ADC_Start+0x10c>
  __HAL_LOCK(hadc);
 8006a22:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d079      	beq.n	8006b1e <HAL_ADC_Start+0x11e>
 8006a2a:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006a2c:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8006a2e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006a32:	6893      	ldr	r3, [r2, #8]
 8006a34:	07d8      	lsls	r0, r3, #31
 8006a36:	d414      	bmi.n	8006a62 <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006a38:	4b40      	ldr	r3, [pc, #256]	; (8006b3c <HAL_ADC_Start+0x13c>)
 8006a3a:	4841      	ldr	r0, [pc, #260]	; (8006b40 <HAL_ADC_Start+0x140>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8006a3e:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006a40:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 8006a44:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006a48:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 8006a4a:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006a4c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006a50:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8006a52:	9b01      	ldr	r3, [sp, #4]
 8006a54:	b12b      	cbz	r3, 8006a62 <HAL_ADC_Start+0x62>
      counter--;
 8006a56:	9b01      	ldr	r3, [sp, #4]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8006a5c:	9b01      	ldr	r3, [sp, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1f9      	bne.n	8006a56 <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a62:	6890      	ldr	r0, [r2, #8]
 8006a64:	f010 0001 	ands.w	r0, r0, #1
 8006a68:	d02c      	beq.n	8006ac4 <HAL_ADC_Start+0xc4>
    ADC_STATE_CLR_SET(hadc->State,
 8006a6a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006a6c:	4b35      	ldr	r3, [pc, #212]	; (8006b44 <HAL_ADC_Start+0x144>)
 8006a6e:	400b      	ands	r3, r1
 8006a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a74:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006a76:	6853      	ldr	r3, [r2, #4]
 8006a78:	0559      	lsls	r1, r3, #21
 8006a7a:	d505      	bpl.n	8006a88 <HAL_ADC_Start+0x88>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006a7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006a82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006a86:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a8a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8006a8e:	d02f      	beq.n	8006af0 <HAL_ADC_Start+0xf0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006a90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006a92:	f023 0306 	bic.w	r3, r3, #6
 8006a96:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006a98:	f06f 0022 	mvn.w	r0, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8006a9c:	2100      	movs	r1, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8006a9e:	4b2a      	ldr	r3, [pc, #168]	; (8006b48 <HAL_ADC_Start+0x148>)
    __HAL_UNLOCK(hadc);
 8006aa0:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006aa4:	6010      	str	r0, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8006aa6:	6858      	ldr	r0, [r3, #4]
 8006aa8:	f010 001f 	ands.w	r0, r0, #31
 8006aac:	d114      	bne.n	8006ad8 <HAL_ADC_Start+0xd8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006aae:	6893      	ldr	r3, [r2, #8]
 8006ab0:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8006ab4:	d10e      	bne.n	8006ad4 <HAL_ADC_Start+0xd4>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006ab6:	6891      	ldr	r1, [r2, #8]
  return HAL_OK;
 8006ab8:	4618      	mov	r0, r3
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006aba:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8006abe:	6091      	str	r1, [r2, #8]
}
 8006ac0:	b002      	add	sp, #8
 8006ac2:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ac6:	f043 0310 	orr.w	r3, r3, #16
 8006aca:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006acc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006ace:	f043 0301 	orr.w	r3, r3, #1
 8006ad2:	6463      	str	r3, [r4, #68]	; 0x44
}
 8006ad4:	b002      	add	sp, #8
 8006ad6:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006ad8:	481c      	ldr	r0, [pc, #112]	; (8006b4c <HAL_ADC_Start+0x14c>)
 8006ada:	4282      	cmp	r2, r0
 8006adc:	d00a      	beq.n	8006af4 <HAL_ADC_Start+0xf4>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8006ade:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006ae0:	06db      	lsls	r3, r3, #27
 8006ae2:	d402      	bmi.n	8006aea <HAL_ADC_Start+0xea>
 8006ae4:	4c1a      	ldr	r4, [pc, #104]	; (8006b50 <HAL_ADC_Start+0x150>)
 8006ae6:	42a2      	cmp	r2, r4
 8006ae8:	d01c      	beq.n	8006b24 <HAL_ADC_Start+0x124>
  return HAL_OK;
 8006aea:	2000      	movs	r0, #0
}
 8006aec:	b002      	add	sp, #8
 8006aee:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8006af0:	6463      	str	r3, [r4, #68]	; 0x44
 8006af2:	e7d1      	b.n	8006a98 <HAL_ADC_Start+0x98>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006af4:	6893      	ldr	r3, [r2, #8]
 8006af6:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8006afa:	d103      	bne.n	8006b04 <HAL_ADC_Start+0x104>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006afc:	6893      	ldr	r3, [r2, #8]
 8006afe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006b02:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8006b04:	4b10      	ldr	r3, [pc, #64]	; (8006b48 <HAL_ADC_Start+0x148>)
  return HAL_OK;
 8006b06:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8006b08:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b0a:	e7e3      	b.n	8006ad4 <HAL_ADC_Start+0xd4>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8006b0c:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8006b10:	4809      	ldr	r0, [pc, #36]	; (8006b38 <HAL_ADC_Start+0x138>)
 8006b12:	f7fd f863 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hadc);
 8006b16:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d185      	bne.n	8006a2a <HAL_ADC_Start+0x2a>
 8006b1e:	2002      	movs	r0, #2
}
 8006b20:	b002      	add	sp, #8
 8006b22:	bd10      	pop	{r4, pc}
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b24:	68a0      	ldr	r0, [r4, #8]
 8006b26:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8006b2a:	d1de      	bne.n	8006aea <HAL_ADC_Start+0xea>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b2c:	68a3      	ldr	r3, [r4, #8]
 8006b2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006b32:	60a3      	str	r3, [r4, #8]
 8006b34:	e7ce      	b.n	8006ad4 <HAL_ADC_Start+0xd4>
 8006b36:	bf00      	nop
 8006b38:	080289e0 	.word	0x080289e0
 8006b3c:	20000274 	.word	0x20000274
 8006b40:	431bde83 	.word	0x431bde83
 8006b44:	fffff8fe 	.word	0xfffff8fe
 8006b48:	40012300 	.word	0x40012300
 8006b4c:	40012000 	.word	0x40012000
 8006b50:	40012200 	.word	0x40012200

08006b54 <HAL_ADC_ConvCpltCallback>:
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop

08006b58 <HAL_ADC_LevelOutOfWindowCallback>:
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop

08006b5c <HAL_ADC_ErrorCallback>:
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop

08006b60 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006b60:	6982      	ldr	r2, [r0, #24]
  uint32_t tmp_sr = hadc->Instance->SR;
 8006b62:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006b64:	2a01      	cmp	r2, #1
{
 8006b66:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8006b68:	681d      	ldr	r5, [r3, #0]
{
 8006b6a:	4604      	mov	r4, r0
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006b6c:	685e      	ldr	r6, [r3, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006b6e:	d904      	bls.n	8006b7a <HAL_ADC_IRQHandler+0x1a>
 8006b70:	f240 41c1 	movw	r1, #1217	; 0x4c1
 8006b74:	4851      	ldr	r0, [pc, #324]	; (8006cbc <HAL_ADC_IRQHandler+0x15c>)
 8006b76:	f7fd f831 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8006b7a:	69e3      	ldr	r3, [r4, #28]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	f200 8086 	bhi.w	8006c90 <HAL_ADC_IRQHandler+0x130>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8006b84:	6963      	ldr	r3, [r4, #20]
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d87c      	bhi.n	8006c84 <HAL_ADC_IRQHandler+0x124>
  if(tmp1 && tmp2)
 8006b8a:	07ab      	lsls	r3, r5, #30
 8006b8c:	d52c      	bpl.n	8006be8 <HAL_ADC_IRQHandler+0x88>
 8006b8e:	06b0      	lsls	r0, r6, #26
 8006b90:	d52a      	bpl.n	8006be8 <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006b92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b94:	06d9      	lsls	r1, r3, #27
 8006b96:	d403      	bmi.n	8006ba0 <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8006b98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b9e:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8006ba8:	d117      	bne.n	8006bda <HAL_ADC_IRQHandler+0x7a>
 8006baa:	69a2      	ldr	r2, [r4, #24]
 8006bac:	b9aa      	cbnz	r2, 8006bda <HAL_ADC_IRQHandler+0x7a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006bb0:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8006bb4:	d002      	beq.n	8006bbc <HAL_ADC_IRQHandler+0x5c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006bb6:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006bb8:	0552      	lsls	r2, r2, #21
 8006bba:	d40e      	bmi.n	8006bda <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006bbc:	685a      	ldr	r2, [r3, #4]
 8006bbe:	f022 0220 	bic.w	r2, r2, #32
 8006bc2:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006bc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bca:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006bcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bce:	04d8      	lsls	r0, r3, #19
 8006bd0:	d403      	bmi.n	8006bda <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006bd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bd4:	f043 0301 	orr.w	r3, r3, #1
 8006bd8:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8006bda:	4620      	mov	r0, r4
 8006bdc:	f7ff ffba 	bl	8006b54 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	f06f 0212 	mvn.w	r2, #18
 8006be6:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8006be8:	0769      	lsls	r1, r5, #29
 8006bea:	d530      	bpl.n	8006c4e <HAL_ADC_IRQHandler+0xee>
 8006bec:	0632      	lsls	r2, r6, #24
 8006bee:	d52e      	bpl.n	8006c4e <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006bf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bf2:	06db      	lsls	r3, r3, #27
 8006bf4:	d403      	bmi.n	8006bfe <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006bf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006bf8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006bfc:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8006c06:	d11b      	bne.n	8006c40 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8006c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006c0a:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8006c0e:	d151      	bne.n	8006cb4 <HAL_ADC_IRQHandler+0x154>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006c10:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006c12:	0551      	lsls	r1, r2, #21
 8006c14:	d414      	bmi.n	8006c40 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8006c16:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006c18:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8006c1c:	d110      	bne.n	8006c40 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8006c1e:	69a2      	ldr	r2, [r4, #24]
 8006c20:	b972      	cbnz	r2, 8006c40 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c28:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006c2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c30:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006c32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c34:	05da      	lsls	r2, r3, #23
 8006c36:	d403      	bmi.n	8006c40 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c3a:	f043 0301 	orr.w	r3, r3, #1
 8006c3e:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006c40:	4620      	mov	r0, r4
 8006c42:	f000 f931 	bl	8006ea8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	f06f 020c 	mvn.w	r2, #12
 8006c4c:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8006c4e:	0673      	lsls	r3, r6, #25
 8006c50:	d505      	bpl.n	8006c5e <HAL_ADC_IRQHandler+0xfe>
 8006c52:	07e8      	lsls	r0, r5, #31
 8006c54:	d503      	bpl.n	8006c5e <HAL_ADC_IRQHandler+0xfe>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	07d9      	lsls	r1, r3, #31
 8006c5c:	d41e      	bmi.n	8006c9c <HAL_ADC_IRQHandler+0x13c>
  if(tmp1 && tmp2)
 8006c5e:	06aa      	lsls	r2, r5, #26
 8006c60:	d501      	bpl.n	8006c66 <HAL_ADC_IRQHandler+0x106>
 8006c62:	0173      	lsls	r3, r6, #5
 8006c64:	d400      	bmi.n	8006c68 <HAL_ADC_IRQHandler+0x108>
}
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006c68:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006c6a:	f06f 0520 	mvn.w	r5, #32
 8006c6e:	6822      	ldr	r2, [r4, #0]
      HAL_ADC_ErrorCallback(hadc);
 8006c70:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006c72:	f043 0302 	orr.w	r3, r3, #2
 8006c76:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006c78:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 8006c7a:	f7ff ff6f 	bl	8006b5c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	601d      	str	r5, [r3, #0]
}
 8006c82:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8006c84:	f240 41c3 	movw	r1, #1219	; 0x4c3
 8006c88:	480c      	ldr	r0, [pc, #48]	; (8006cbc <HAL_ADC_IRQHandler+0x15c>)
 8006c8a:	f7fc ffa7 	bl	8003bdc <assert_failed>
 8006c8e:	e77c      	b.n	8006b8a <HAL_ADC_IRQHandler+0x2a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8006c90:	f240 41c2 	movw	r1, #1218	; 0x4c2
 8006c94:	4809      	ldr	r0, [pc, #36]	; (8006cbc <HAL_ADC_IRQHandler+0x15c>)
 8006c96:	f7fc ffa1 	bl	8003bdc <assert_failed>
 8006c9a:	e773      	b.n	8006b84 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006c9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006c9e:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ca4:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006ca6:	f7ff ff57 	bl	8006b58 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	f06f 0201 	mvn.w	r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	e7d4      	b.n	8006c5e <HAL_ADC_IRQHandler+0xfe>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006cb4:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8006cb6:	0550      	lsls	r0, r2, #21
 8006cb8:	d4c2      	bmi.n	8006c40 <HAL_ADC_IRQHandler+0xe0>
 8006cba:	e7a9      	b.n	8006c10 <HAL_ADC_IRQHandler+0xb0>
 8006cbc:	080289e0 	.word	0x080289e0

08006cc0 <HAL_ADC_ConfigChannel>:
{
 8006cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 8006cc2:	2300      	movs	r3, #0
{
 8006cc4:	b083      	sub	sp, #12
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006cc6:	4a72      	ldr	r2, [pc, #456]	; (8006e90 <HAL_ADC_ConfigChannel+0x1d0>)
{
 8006cc8:	460e      	mov	r6, r1
  __IO uint32_t counter = 0;
 8006cca:	9301      	str	r3, [sp, #4]
{
 8006ccc:	4604      	mov	r4, r0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006cce:	680b      	ldr	r3, [r1, #0]
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	bf18      	it	ne
 8006cd4:	2b12      	cmpne	r3, #18
 8006cd6:	d902      	bls.n	8006cde <HAL_ADC_ConfigChannel+0x1e>
 8006cd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cdc:	d143      	bne.n	8006d66 <HAL_ADC_ConfigChannel+0xa6>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8006cde:	6873      	ldr	r3, [r6, #4]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	2b0f      	cmp	r3, #15
 8006ce4:	d848      	bhi.n	8006d78 <HAL_ADC_ConfigChannel+0xb8>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8006ce6:	68b3      	ldr	r3, [r6, #8]
 8006ce8:	2b07      	cmp	r3, #7
 8006cea:	d84d      	bhi.n	8006d88 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8006cec:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d052      	beq.n	8006d9a <HAL_ADC_ConfigChannel+0xda>
 8006cf4:	2301      	movs	r3, #1
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006cf6:	2107      	movs	r1, #7
 8006cf8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hadc);
 8006cfa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006cfe:	6835      	ldr	r5, [r6, #0]
 8006d00:	2d09      	cmp	r5, #9
 8006d02:	b2af      	uxth	r7, r5
 8006d04:	d94c      	bls.n	8006da0 <HAL_ADC_ConfigChannel+0xe0>
 8006d06:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8006d0a:	d049      	beq.n	8006da0 <HAL_ADC_ConfigChannel+0xe0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006d0c:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 8006d10:	68c2      	ldr	r2, [r0, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d12:	f8df c17c 	ldr.w	ip, [pc, #380]	; 8006e90 <HAL_ADC_ConfigChannel+0x1d0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006d16:	3b1e      	subs	r3, #30
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d18:	4565      	cmp	r5, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006d1a:	fa01 f103 	lsl.w	r1, r1, r3
 8006d1e:	ea22 0201 	bic.w	r2, r2, r1
 8006d22:	60c2      	str	r2, [r0, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d24:	f000 8086 	beq.w	8006e34 <HAL_ADC_ConfigChannel+0x174>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006d28:	68b2      	ldr	r2, [r6, #8]
 8006d2a:	68c1      	ldr	r1, [r0, #12]
 8006d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d30:	430b      	orrs	r3, r1
 8006d32:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7)
 8006d34:	6873      	ldr	r3, [r6, #4]
 8006d36:	2b06      	cmp	r3, #6
 8006d38:	d843      	bhi.n	8006dc2 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006d3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006d3e:	211f      	movs	r1, #31
 8006d40:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006d42:	3b05      	subs	r3, #5
 8006d44:	4099      	lsls	r1, r3
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006d46:	fa07 f303 	lsl.w	r3, r7, r3
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006d4a:	ea22 0201 	bic.w	r2, r2, r1
 8006d4e:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006d50:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006d52:	4313      	orrs	r3, r2
 8006d54:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006d56:	4b4f      	ldr	r3, [pc, #316]	; (8006e94 <HAL_ADC_ConfigChannel+0x1d4>)
 8006d58:	4298      	cmp	r0, r3
 8006d5a:	d047      	beq.n	8006dec <HAL_ADC_ConfigChannel+0x12c>
  __HAL_UNLOCK(hadc);
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006d62:	b003      	add	sp, #12
 8006d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8006d66:	f240 618b 	movw	r1, #1675	; 0x68b
 8006d6a:	484b      	ldr	r0, [pc, #300]	; (8006e98 <HAL_ADC_ConfigChannel+0x1d8>)
 8006d6c:	f7fc ff36 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8006d70:	6873      	ldr	r3, [r6, #4]
 8006d72:	3b01      	subs	r3, #1
 8006d74:	2b0f      	cmp	r3, #15
 8006d76:	d9b6      	bls.n	8006ce6 <HAL_ADC_ConfigChannel+0x26>
 8006d78:	f240 618c 	movw	r1, #1676	; 0x68c
 8006d7c:	4846      	ldr	r0, [pc, #280]	; (8006e98 <HAL_ADC_ConfigChannel+0x1d8>)
 8006d7e:	f7fc ff2d 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8006d82:	68b3      	ldr	r3, [r6, #8]
 8006d84:	2b07      	cmp	r3, #7
 8006d86:	d9b1      	bls.n	8006cec <HAL_ADC_ConfigChannel+0x2c>
 8006d88:	f240 618d 	movw	r1, #1677	; 0x68d
 8006d8c:	4842      	ldr	r0, [pc, #264]	; (8006e98 <HAL_ADC_ConfigChannel+0x1d8>)
 8006d8e:	f7fc ff25 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hadc);
 8006d92:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d1ac      	bne.n	8006cf4 <HAL_ADC_ConfigChannel+0x34>
 8006d9a:	2002      	movs	r0, #2
}
 8006d9c:	b003      	add	sp, #12
 8006d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006da0:	eb07 0c47 	add.w	ip, r7, r7, lsl #1
 8006da4:	6902      	ldr	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006da6:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006da8:	fa01 f10c 	lsl.w	r1, r1, ip
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006dac:	fa03 f30c 	lsl.w	r3, r3, ip
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006db0:	ea22 0201 	bic.w	r2, r2, r1
 8006db4:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006db6:	6902      	ldr	r2, [r0, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7)
 8006dbc:	6873      	ldr	r3, [r6, #4]
 8006dbe:	2b06      	cmp	r3, #6
 8006dc0:	d9bb      	bls.n	8006d3a <HAL_ADC_ConfigChannel+0x7a>
  else if (sConfig->Rank < 13)
 8006dc2:	2b0c      	cmp	r3, #12
 8006dc4:	d821      	bhi.n	8006e0a <HAL_ADC_ConfigChannel+0x14a>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006dc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006dca:	261f      	movs	r6, #31
 8006dcc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006dce:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8006dd2:	fa06 f301 	lsl.w	r3, r6, r1
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006dd6:	fa07 f101 	lsl.w	r1, r7, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006dda:	ea22 0303 	bic.w	r3, r2, r3
 8006dde:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006de0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006de2:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006de4:	4b2b      	ldr	r3, [pc, #172]	; (8006e94 <HAL_ADC_ConfigChannel+0x1d4>)
 8006de6:	4298      	cmp	r0, r3
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006de8:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006dea:	d1b7      	bne.n	8006d5c <HAL_ADC_ConfigChannel+0x9c>
 8006dec:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8006df0:	d01a      	beq.n	8006e28 <HAL_ADC_ConfigChannel+0x168>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006df2:	2d12      	cmp	r5, #18
 8006df4:	d125      	bne.n	8006e42 <HAL_ADC_ConfigChannel+0x182>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8006df6:	4b29      	ldr	r3, [pc, #164]	; (8006e9c <HAL_ADC_ConfigChannel+0x1dc>)
 8006df8:	685a      	ldr	r2, [r3, #4]
 8006dfa:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006dfe:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006e06:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006e08:	e7a8      	b.n	8006d5c <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006e0a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006e0e:	261f      	movs	r6, #31
 8006e10:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006e12:	3a41      	subs	r2, #65	; 0x41
 8006e14:	4096      	lsls	r6, r2
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006e16:	fa07 f102 	lsl.w	r1, r7, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006e1a:	ea23 0306 	bic.w	r3, r3, r6
 8006e1e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006e20:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006e22:	4311      	orrs	r1, r2
 8006e24:	62c1      	str	r1, [r0, #44]	; 0x2c
 8006e26:	e796      	b.n	8006d56 <HAL_ADC_ConfigChannel+0x96>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006e28:	4a1c      	ldr	r2, [pc, #112]	; (8006e9c <HAL_ADC_ConfigChannel+0x1dc>)
 8006e2a:	6853      	ldr	r3, [r2, #4]
 8006e2c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006e30:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006e32:	e793      	b.n	8006d5c <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8006e34:	68c3      	ldr	r3, [r0, #12]
 8006e36:	2712      	movs	r7, #18
 8006e38:	68b2      	ldr	r2, [r6, #8]
 8006e3a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e3e:	60c3      	str	r3, [r0, #12]
 8006e40:	e778      	b.n	8006d34 <HAL_ADC_ConfigChannel+0x74>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006e42:	4b13      	ldr	r3, [pc, #76]	; (8006e90 <HAL_ADC_ConfigChannel+0x1d0>)
 8006e44:	429d      	cmp	r5, r3
 8006e46:	d001      	beq.n	8006e4c <HAL_ADC_ConfigChannel+0x18c>
 8006e48:	2d11      	cmp	r5, #17
 8006e4a:	d187      	bne.n	8006d5c <HAL_ADC_ConfigChannel+0x9c>
    ADC->CCR &= ~ADC_CCR_VBATE;
 8006e4c:	4b13      	ldr	r3, [pc, #76]	; (8006e9c <HAL_ADC_ConfigChannel+0x1dc>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e4e:	4910      	ldr	r1, [pc, #64]	; (8006e90 <HAL_ADC_ConfigChannel+0x1d0>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 8006e50:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e52:	428d      	cmp	r5, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 8006e54:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8006e58:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006e60:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e62:	f47f af7b 	bne.w	8006d5c <HAL_ADC_ConfigChannel+0x9c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8006e66:	4b0e      	ldr	r3, [pc, #56]	; (8006ea0 <HAL_ADC_ConfigChannel+0x1e0>)
 8006e68:	4a0e      	ldr	r2, [pc, #56]	; (8006ea4 <HAL_ADC_ConfigChannel+0x1e4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e70:	0c9b      	lsrs	r3, r3, #18
 8006e72:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006e76:	005b      	lsls	r3, r3, #1
 8006e78:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8006e7a:	9b01      	ldr	r3, [sp, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f43f af6d 	beq.w	8006d5c <HAL_ADC_ConfigChannel+0x9c>
        counter--;
 8006e82:	9b01      	ldr	r3, [sp, #4]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8006e88:	9b01      	ldr	r3, [sp, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1f9      	bne.n	8006e82 <HAL_ADC_ConfigChannel+0x1c2>
 8006e8e:	e765      	b.n	8006d5c <HAL_ADC_ConfigChannel+0x9c>
 8006e90:	10000012 	.word	0x10000012
 8006e94:	40012000 	.word	0x40012000
 8006e98:	080289e0 	.word	0x080289e0
 8006e9c:	40012300 	.word	0x40012300
 8006ea0:	20000274 	.word	0x20000274
 8006ea4:	431bde83 	.word	0x431bde83

08006ea8 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop

08006eac <HAL_ADCEx_MultiModeConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 8006eac:	680b      	ldr	r3, [r1, #0]
 8006eae:	2b19      	cmp	r3, #25
{
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 8006eb6:	d93e      	bls.n	8006f36 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 8006eb8:	f240 31af 	movw	r1, #943	; 0x3af
 8006ebc:	4829      	ldr	r0, [pc, #164]	; (8006f64 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8006ebe:	f7fc fe8d 	bl	8003bdc <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8006ec2:	6863      	ldr	r3, [r4, #4]
 8006ec4:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8006ec8:	d13e      	bne.n	8006f48 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8006eca:	68a3      	ldr	r3, [r4, #8]
 8006ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ed4:	bf18      	it	ne
 8006ed6:	2b00      	cmpne	r3, #0
 8006ed8:	bf14      	ite	ne
 8006eda:	2201      	movne	r2, #1
 8006edc:	2200      	moveq	r2, #0
 8006ede:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ee2:	bf0c      	ite	eq
 8006ee4:	2200      	moveq	r2, #0
 8006ee6:	f002 0201 	andne.w	r2, r2, #1
 8006eea:	b112      	cbz	r2, 8006ef2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8006eec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ef0:	d132      	bne.n	8006f58 <HAL_ADCEx_MultiModeConfigChannel+0xac>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006ef2:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d02c      	beq.n	8006f54 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8006efa:	4b1b      	ldr	r3, [pc, #108]	; (8006f68 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006efc:	2100      	movs	r1, #0
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8006efe:	685a      	ldr	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006f00:	4608      	mov	r0, r1
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8006f02:	f022 021f 	bic.w	r2, r2, #31
 8006f06:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 8006f08:	685a      	ldr	r2, [r3, #4]
 8006f0a:	6826      	ldr	r6, [r4, #0]
 8006f0c:	4332      	orrs	r2, r6
 8006f0e:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DMA);
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006f16:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	6866      	ldr	r6, [r4, #4]
 8006f1c:	4332      	orrs	r2, r6
 8006f1e:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8006f26:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8006f28:	68a4      	ldr	r4, [r4, #8]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	4322      	orrs	r2, r4
 8006f2e:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8006f30:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8006f34:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8006f36:	4a0d      	ldr	r2, [pc, #52]	; (8006f6c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8006f38:	fa22 f303 	lsr.w	r3, r2, r3
 8006f3c:	07db      	lsls	r3, r3, #31
 8006f3e:	d5bb      	bpl.n	8006eb8 <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8006f40:	6863      	ldr	r3, [r4, #4]
 8006f42:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8006f46:	d0c0      	beq.n	8006eca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006f48:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8006f4c:	4805      	ldr	r0, [pc, #20]	; (8006f64 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8006f4e:	f7fc fe45 	bl	8003bdc <assert_failed>
 8006f52:	e7ba      	b.n	8006eca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8006f54:	2002      	movs	r0, #2
}
 8006f56:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8006f58:	f240 31b1 	movw	r1, #945	; 0x3b1
 8006f5c:	4801      	ldr	r0, [pc, #4]	; (8006f64 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8006f5e:	f7fc fe3d 	bl	8003bdc <assert_failed>
 8006f62:	e7c6      	b.n	8006ef2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8006f64:	08028a18 	.word	0x08028a18
 8006f68:	40012300 	.word	0x40012300
 8006f6c:	02e602e7 	.word	0x02e602e7

08006f70 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006f70:	1ec3      	subs	r3, r0, #3
 8006f72:	2b04      	cmp	r3, #4
{
 8006f74:	b510      	push	{r4, lr}
 8006f76:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006f78:	d80c      	bhi.n	8006f94 <HAL_NVIC_SetPriorityGrouping+0x24>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f7a:	4909      	ldr	r1, [pc, #36]	; (8006fa0 <HAL_NVIC_SetPriorityGrouping+0x30>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f7c:	0224      	lsls	r4, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f7e:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8006f82:	4b08      	ldr	r3, [pc, #32]	; (8006fa4 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f84:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f86:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f8a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006f8c:	4314      	orrs	r4, r2
  reg_value  =  (reg_value                                   |
 8006f8e:	4323      	orrs	r3, r4
  SCB->AIRCR =  reg_value;
 8006f90:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006f92:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006f94:	2191      	movs	r1, #145	; 0x91
 8006f96:	4804      	ldr	r0, [pc, #16]	; (8006fa8 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8006f98:	f7fc fe20 	bl	8003bdc <assert_failed>
 8006f9c:	e7ed      	b.n	8006f7a <HAL_NVIC_SetPriorityGrouping+0xa>
 8006f9e:	bf00      	nop
 8006fa0:	e000ed00 	.word	0xe000ed00
 8006fa4:	05fa0000 	.word	0x05fa0000
 8006fa8:	08028a54 	.word	0x08028a54

08006fac <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006fac:	2a0f      	cmp	r2, #15
{ 
 8006fae:	b570      	push	{r4, r5, r6, lr}
 8006fb0:	4616      	mov	r6, r2
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006fb6:	d836      	bhi.n	8007026 <HAL_NVIC_SetPriority+0x7a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006fb8:	2c0f      	cmp	r4, #15
 8006fba:	d82f      	bhi.n	800701c <HAL_NVIC_SetPriority+0x70>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006fbc:	4b1c      	ldr	r3, [pc, #112]	; (8007030 <HAL_NVIC_SetPriority+0x84>)
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fc4:	f1c3 0007 	rsb	r0, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fc8:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fca:	2804      	cmp	r0, #4
 8006fcc:	bf28      	it	cs
 8006fce:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fd0:	2a06      	cmp	r2, #6
 8006fd2:	d918      	bls.n	8007006 <HAL_NVIC_SetPriority+0x5a>
 8006fd4:	3b03      	subs	r3, #3
 8006fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006fda:	409a      	lsls	r2, r3
 8006fdc:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fe0:	f04f 31ff 	mov.w	r1, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8006fe4:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fe6:	fa01 f100 	lsl.w	r1, r1, r0
 8006fea:	ea24 0401 	bic.w	r4, r4, r1
 8006fee:	fa04 f403 	lsl.w	r4, r4, r3
 8006ff2:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8006ff6:	db09      	blt.n	800700c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ff8:	0124      	lsls	r4, r4, #4
 8006ffa:	4b0e      	ldr	r3, [pc, #56]	; (8007034 <HAL_NVIC_SetPriority+0x88>)
 8006ffc:	b2e4      	uxtb	r4, r4
 8006ffe:	442b      	add	r3, r5
 8007000:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8007004:	bd70      	pop	{r4, r5, r6, pc}
 8007006:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007008:	4633      	mov	r3, r6
 800700a:	e7e9      	b.n	8006fe0 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800700c:	f005 050f 	and.w	r5, r5, #15
 8007010:	0124      	lsls	r4, r4, #4
 8007012:	4b09      	ldr	r3, [pc, #36]	; (8007038 <HAL_NVIC_SetPriority+0x8c>)
 8007014:	b2e4      	uxtb	r4, r4
 8007016:	442b      	add	r3, r5
 8007018:	761c      	strb	r4, [r3, #24]
 800701a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800701c:	21aa      	movs	r1, #170	; 0xaa
 800701e:	4807      	ldr	r0, [pc, #28]	; (800703c <HAL_NVIC_SetPriority+0x90>)
 8007020:	f7fc fddc 	bl	8003bdc <assert_failed>
 8007024:	e7ca      	b.n	8006fbc <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007026:	21a9      	movs	r1, #169	; 0xa9
 8007028:	4804      	ldr	r0, [pc, #16]	; (800703c <HAL_NVIC_SetPriority+0x90>)
 800702a:	f7fc fdd7 	bl	8003bdc <assert_failed>
 800702e:	e7c3      	b.n	8006fb8 <HAL_NVIC_SetPriority+0xc>
 8007030:	e000ed00 	.word	0xe000ed00
 8007034:	e000e100 	.word	0xe000e100
 8007038:	e000ecfc 	.word	0xe000ecfc
 800703c:	08028a54 	.word	0x08028a54

08007040 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007040:	2800      	cmp	r0, #0
 8007042:	db08      	blt.n	8007056 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007044:	f000 011f 	and.w	r1, r0, #31
 8007048:	2301      	movs	r3, #1
 800704a:	0940      	lsrs	r0, r0, #5
 800704c:	4a04      	ldr	r2, [pc, #16]	; (8007060 <HAL_NVIC_EnableIRQ+0x20>)
 800704e:	408b      	lsls	r3, r1
 8007050:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007054:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007056:	21bd      	movs	r1, #189	; 0xbd
 8007058:	4802      	ldr	r0, [pc, #8]	; (8007064 <HAL_NVIC_EnableIRQ+0x24>)
 800705a:	f7fc bdbf 	b.w	8003bdc <assert_failed>
 800705e:	bf00      	nop
 8007060:	e000e100 	.word	0xe000e100
 8007064:	08028a54 	.word	0x08028a54

08007068 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007068:	2800      	cmp	r0, #0
 800706a:	db0e      	blt.n	800708a <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800706c:	0943      	lsrs	r3, r0, #5
 800706e:	2201      	movs	r2, #1
 8007070:	f000 001f 	and.w	r0, r0, #31
 8007074:	4907      	ldr	r1, [pc, #28]	; (8007094 <HAL_NVIC_DisableIRQ+0x2c>)
 8007076:	3320      	adds	r3, #32
 8007078:	fa02 f000 	lsl.w	r0, r2, r0
 800707c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8007080:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007084:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8007088:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800708a:	21cd      	movs	r1, #205	; 0xcd
 800708c:	4802      	ldr	r0, [pc, #8]	; (8007098 <HAL_NVIC_DisableIRQ+0x30>)
 800708e:	f7fc bda5 	b.w	8003bdc <assert_failed>
 8007092:	bf00      	nop
 8007094:	e000e100 	.word	0xe000e100
 8007098:	08028a54 	.word	0x08028a54

0800709c <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800709c:	2800      	cmp	r0, #0
 800709e:	d075      	beq.n	800718c <HAL_CRC_Init+0xf0>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80070a0:	4b3b      	ldr	r3, [pc, #236]	; (8007190 <HAL_CRC_Init+0xf4>)
 80070a2:	6802      	ldr	r2, [r0, #0]
 80070a4:	429a      	cmp	r2, r3
{
 80070a6:	b510      	push	{r4, lr}
 80070a8:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80070aa:	d003      	beq.n	80070b4 <HAL_CRC_Init+0x18>
 80070ac:	2170      	movs	r1, #112	; 0x70
 80070ae:	4839      	ldr	r0, [pc, #228]	; (8007194 <HAL_CRC_Init+0xf8>)
 80070b0:	f7fc fd94 	bl	8003bdc <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80070b4:	7f63      	ldrb	r3, [r4, #29]
 80070b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d055      	beq.n	800716a <HAL_CRC_Init+0xce>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80070be:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 80070c0:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80070c2:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 80070c4:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 80070c6:	d838      	bhi.n	800713a <HAL_CRC_Init+0x9e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d13d      	bne.n	8007148 <HAL_CRC_Init+0xac>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	4a32      	ldr	r2, [pc, #200]	; (8007198 <HAL_CRC_Init+0xfc>)
 80070d0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80070d2:	689a      	ldr	r2, [r3, #8]
 80070d4:	f022 0218 	bic.w	r2, r2, #24
 80070d8:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 80070da:	7963      	ldrb	r3, [r4, #5]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d83c      	bhi.n	800715a <HAL_CRC_Init+0xbe>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80070e0:	b1e3      	cbz	r3, 800711c <HAL_CRC_Init+0x80>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80070e2:	6922      	ldr	r2, [r4, #16]
 80070e4:	6823      	ldr	r3, [r4, #0]
 80070e6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 80070e8:	6962      	ldr	r2, [r4, #20]
 80070ea:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 80070ee:	d11d      	bne.n	800712c <HAL_CRC_Init+0x90>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80070f0:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 80070f2:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80070f4:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 80070f8:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 80070fa:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80070fe:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8007100:	d13d      	bne.n	800717e <HAL_CRC_Init+0xe2>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007102:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007104:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007106:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 800710a:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800710c:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 800710e:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007110:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007112:	d82f      	bhi.n	8007174 <HAL_CRC_Init+0xd8>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007114:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8007116:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8007118:	7763      	strb	r3, [r4, #29]
}
 800711a:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800711c:	f04f 32ff 	mov.w	r2, #4294967295
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8007124:	6962      	ldr	r2, [r4, #20]
 8007126:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 800712a:	d0e1      	beq.n	80070f0 <HAL_CRC_Init+0x54>
 800712c:	219c      	movs	r1, #156	; 0x9c
 800712e:	4819      	ldr	r0, [pc, #100]	; (8007194 <HAL_CRC_Init+0xf8>)
 8007130:	f7fc fd54 	bl	8003bdc <assert_failed>
 8007134:	6962      	ldr	r2, [r4, #20]
 8007136:	6823      	ldr	r3, [r4, #0]
 8007138:	e7da      	b.n	80070f0 <HAL_CRC_Init+0x54>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800713a:	217e      	movs	r1, #126	; 0x7e
 800713c:	4815      	ldr	r0, [pc, #84]	; (8007194 <HAL_CRC_Init+0xf8>)
 800713e:	f7fc fd4d 	bl	8003bdc <assert_failed>
 8007142:	7923      	ldrb	r3, [r4, #4]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8007144:	2b00      	cmp	r3, #0
 8007146:	d0c1      	beq.n	80070cc <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8007148:	68e2      	ldr	r2, [r4, #12]
 800714a:	4620      	mov	r0, r4
 800714c:	68a1      	ldr	r1, [r4, #8]
 800714e:	f000 f825 	bl	800719c <HAL_CRCEx_Polynomial_Set>
 8007152:	2800      	cmp	r0, #0
 8007154:	d0c1      	beq.n	80070da <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 8007156:	2001      	movs	r0, #1
}
 8007158:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 800715a:	2190      	movs	r1, #144	; 0x90
 800715c:	480d      	ldr	r0, [pc, #52]	; (8007194 <HAL_CRC_Init+0xf8>)
 800715e:	f7fc fd3d 	bl	8003bdc <assert_failed>
 8007162:	7963      	ldrb	r3, [r4, #5]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1bc      	bne.n	80070e2 <HAL_CRC_Init+0x46>
 8007168:	e7d8      	b.n	800711c <HAL_CRC_Init+0x80>
    HAL_CRC_MspInit(hcrc);
 800716a:	4620      	mov	r0, r4
    hcrc->Lock = HAL_UNLOCKED;
 800716c:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 800716e:	f7fd fda9 	bl	8004cc4 <HAL_CRC_MspInit>
 8007172:	e7a4      	b.n	80070be <HAL_CRC_Init+0x22>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007174:	21a5      	movs	r1, #165	; 0xa5
 8007176:	4807      	ldr	r0, [pc, #28]	; (8007194 <HAL_CRC_Init+0xf8>)
 8007178:	f7fc fd30 	bl	8003bdc <assert_failed>
 800717c:	e7ca      	b.n	8007114 <HAL_CRC_Init+0x78>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 800717e:	4805      	ldr	r0, [pc, #20]	; (8007194 <HAL_CRC_Init+0xf8>)
 8007180:	21a0      	movs	r1, #160	; 0xa0
 8007182:	f7fc fd2b 	bl	8003bdc <assert_failed>
 8007186:	6823      	ldr	r3, [r4, #0]
 8007188:	69a0      	ldr	r0, [r4, #24]
 800718a:	e7ba      	b.n	8007102 <HAL_CRC_Init+0x66>
    return HAL_ERROR;
 800718c:	2001      	movs	r0, #1
}
 800718e:	4770      	bx	lr
 8007190:	40023000 	.word	0x40023000
 8007194:	08028a90 	.word	0x08028a90
 8007198:	04c11db7 	.word	0x04c11db7

0800719c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800719c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 800719e:	f032 0318 	bics.w	r3, r2, #24
{
 80071a2:	4617      	mov	r7, r2
 80071a4:	4606      	mov	r6, r0
 80071a6:	460d      	mov	r5, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 80071a8:	d003      	beq.n	80071b2 <HAL_CRCEx_Polynomial_Set+0x16>
 80071aa:	215f      	movs	r1, #95	; 0x5f
 80071ac:	4817      	ldr	r0, [pc, #92]	; (800720c <HAL_CRCEx_Polynomial_Set+0x70>)
 80071ae:	f7fc fd15 	bl	8003bdc <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80071b2:	231e      	movs	r3, #30
 80071b4:	e001      	b.n	80071ba <HAL_CRCEx_Polynomial_Set+0x1e>
 80071b6:	3b01      	subs	r3, #1
 80071b8:	d314      	bcc.n	80071e4 <HAL_CRCEx_Polynomial_Set+0x48>
 80071ba:	fa25 f403 	lsr.w	r4, r5, r3
 80071be:	07e2      	lsls	r2, r4, #31
 80071c0:	d5f9      	bpl.n	80071b6 <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 80071c2:	2f18      	cmp	r7, #24
 80071c4:	d80f      	bhi.n	80071e6 <HAL_CRCEx_Polynomial_Set+0x4a>
 80071c6:	e8df f007 	tbb	[pc, r7]
 80071ca:	0e12      	.short	0x0e12
 80071cc:	0e0e0e0e 	.word	0x0e0e0e0e
 80071d0:	0e1b0e0e 	.word	0x0e1b0e0e
 80071d4:	0e0e0e0e 	.word	0x0e0e0e0e
 80071d8:	0e1e0e0e 	.word	0x0e1e0e0e
 80071dc:	0e0e0e0e 	.word	0x0e0e0e0e
 80071e0:	0e0e      	.short	0x0e0e
 80071e2:	10          	.byte	0x10
 80071e3:	00          	.byte	0x00
 80071e4:	b11f      	cbz	r7, 80071ee <HAL_CRCEx_Polynomial_Set+0x52>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
      {
        status =   HAL_ERROR;
 80071e6:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 80071e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 80071ea:	2b06      	cmp	r3, #6
 80071ec:	d8fb      	bhi.n	80071e6 <HAL_CRCEx_Polynomial_Set+0x4a>
    WRITE_REG(hcrc->Instance->POL, Pol);
 80071ee:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80071f0:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 80071f2:	614d      	str	r5, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80071f4:	688b      	ldr	r3, [r1, #8]
 80071f6:	f023 0318 	bic.w	r3, r3, #24
 80071fa:	433b      	orrs	r3, r7
 80071fc:	608b      	str	r3, [r1, #8]
}
 80071fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (msb >= HAL_CRC_LENGTH_16B)
 8007200:	2b0f      	cmp	r3, #15
 8007202:	d9f4      	bls.n	80071ee <HAL_CRCEx_Polynomial_Set+0x52>
 8007204:	e7ef      	b.n	80071e6 <HAL_CRCEx_Polynomial_Set+0x4a>
      if (msb >= HAL_CRC_LENGTH_8B)
 8007206:	2b07      	cmp	r3, #7
 8007208:	d9f1      	bls.n	80071ee <HAL_CRCEx_Polynomial_Set+0x52>
 800720a:	e7ec      	b.n	80071e6 <HAL_CRCEx_Polynomial_Set+0x4a>
 800720c:	08028ac8 	.word	0x08028ac8

08007210 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8007210:	b1d8      	cbz	r0, 800724a <HAL_DAC_Init+0x3a>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8007212:	4b0f      	ldr	r3, [pc, #60]	; (8007250 <HAL_DAC_Init+0x40>)
 8007214:	6802      	ldr	r2, [r0, #0]
 8007216:	429a      	cmp	r2, r3
{
 8007218:	b510      	push	{r4, lr}
 800721a:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 800721c:	d004      	beq.n	8007228 <HAL_DAC_Init+0x18>
 800721e:	f240 1115 	movw	r1, #277	; 0x115
 8007222:	480c      	ldr	r0, [pc, #48]	; (8007254 <HAL_DAC_Init+0x44>)
 8007224:	f7fc fcda 	bl	8003bdc <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007228:	7923      	ldrb	r3, [r4, #4]
 800722a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800722e:	b13b      	cbz	r3, 8007240 <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007230:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8007232:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007234:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8007236:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8007238:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800723a:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800723c:	7122      	strb	r2, [r4, #4]
}
 800723e:	bd10      	pop	{r4, pc}
    HAL_DAC_MspInit(hdac);
 8007240:	4620      	mov	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8007242:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8007244:	f7fd fd54 	bl	8004cf0 <HAL_DAC_MspInit>
 8007248:	e7f2      	b.n	8007230 <HAL_DAC_Init+0x20>
    return HAL_ERROR;
 800724a:	2001      	movs	r0, #1
}
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40007400 	.word	0x40007400
 8007254:	08028b04 	.word	0x08028b04

08007258 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800725c:	4698      	mov	r8, r3
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 800725e:	f031 0310 	bics.w	r3, r1, #16
{
 8007262:	460d      	mov	r5, r1
 8007264:	4604      	mov	r4, r0
 8007266:	4617      	mov	r7, r2
 8007268:	9e06      	ldr	r6, [sp, #24]
  assert_param(IS_DAC_CHANNEL(Channel));
 800726a:	d16b      	bne.n	8007344 <HAL_DAC_Start_DMA+0xec>
  assert_param(IS_DAC_ALIGN(Alignment));
 800726c:	f036 0304 	bics.w	r3, r6, #4
 8007270:	d001      	beq.n	8007276 <HAL_DAC_Start_DMA+0x1e>
 8007272:	2e08      	cmp	r6, #8
 8007274:	d15b      	bne.n	800732e <HAL_DAC_Start_DMA+0xd6>

  /* Process locked */
  __HAL_LOCK(hdac);
 8007276:	7962      	ldrb	r2, [r4, #5]
 8007278:	2a01      	cmp	r2, #1
 800727a:	d060      	beq.n	800733e <HAL_DAC_Start_DMA+0xe6>
 800727c:	2201      	movs	r2, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800727e:	2302      	movs	r3, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007280:	f8d4 c000 	ldr.w	ip, [r4]
  __HAL_LOCK(hdac);
 8007284:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007286:	7123      	strb	r3, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8007288:	bb35      	cbnz	r5, 80072d8 <HAL_DAC_Start_DMA+0x80>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800728a:	f8dc 3000 	ldr.w	r3, [ip]

    /* Case of use of channel 1 */
    switch (Alignment)
 800728e:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007290:	68a0      	ldr	r0, [r4, #8]
 8007292:	4a38      	ldr	r2, [pc, #224]	; (8007374 <HAL_DAC_Start_DMA+0x11c>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007294:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007298:	4937      	ldr	r1, [pc, #220]	; (8007378 <HAL_DAC_Start_DMA+0x120>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800729a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800729c:	4a37      	ldr	r2, [pc, #220]	; (800737c <HAL_DAC_Start_DMA+0x124>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800729e:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80072a0:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80072a2:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 80072a6:	d059      	beq.n	800735c <HAL_DAC_Start_DMA+0x104>
 80072a8:	2e08      	cmp	r6, #8
 80072aa:	d054      	beq.n	8007356 <HAL_DAC_Start_DMA+0xfe>
 80072ac:	2e00      	cmp	r6, #0
 80072ae:	d04f      	beq.n	8007350 <HAL_DAC_Start_DMA+0xf8>
 80072b0:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80072b2:	f8dc 6000 	ldr.w	r6, [ip]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80072b6:	4643      	mov	r3, r8
 80072b8:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80072ba:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 80072be:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80072c2:	f000 fbef 	bl	8007aa4 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80072c6:	2300      	movs	r3, #0
 80072c8:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80072ca:	b330      	cbz	r0, 800731a <HAL_DAC_Start_DMA+0xc2>
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80072cc:	6923      	ldr	r3, [r4, #16]
 80072ce:	f043 0304 	orr.w	r3, r3, #4
 80072d2:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 80072d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072d8:	f8dc 3000 	ldr.w	r3, [ip]
    switch (Alignment)
 80072dc:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80072de:	68e0      	ldr	r0, [r4, #12]
 80072e0:	4a27      	ldr	r2, [pc, #156]	; (8007380 <HAL_DAC_Start_DMA+0x128>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80072e6:	4927      	ldr	r1, [pc, #156]	; (8007384 <HAL_DAC_Start_DMA+0x12c>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80072e8:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80072ea:	4a27      	ldr	r2, [pc, #156]	; (8007388 <HAL_DAC_Start_DMA+0x130>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80072ec:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80072ee:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072f0:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 80072f4:	d03b      	beq.n	800736e <HAL_DAC_Start_DMA+0x116>
 80072f6:	2e08      	cmp	r6, #8
 80072f8:	d036      	beq.n	8007368 <HAL_DAC_Start_DMA+0x110>
 80072fa:	b396      	cbz	r6, 8007362 <HAL_DAC_Start_DMA+0x10a>
 80072fc:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80072fe:	f8dc 6000 	ldr.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007302:	4643      	mov	r3, r8
 8007304:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007306:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800730a:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800730e:	f000 fbc9 	bl	8007aa4 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8007312:	2300      	movs	r3, #0
 8007314:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8007316:	2800      	cmp	r0, #0
 8007318:	d1d8      	bne.n	80072cc <HAL_DAC_Start_DMA+0x74>
    __HAL_DAC_ENABLE(hdac, Channel);
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	f005 0110 	and.w	r1, r5, #16
 8007320:	2501      	movs	r5, #1
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	408d      	lsls	r5, r1
 8007326:	4315      	orrs	r5, r2
 8007328:	601d      	str	r5, [r3, #0]
}
 800732a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 800732e:	f44f 7104 	mov.w	r1, #528	; 0x210
 8007332:	4816      	ldr	r0, [pc, #88]	; (800738c <HAL_DAC_Start_DMA+0x134>)
 8007334:	f7fc fc52 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hdac);
 8007338:	7962      	ldrb	r2, [r4, #5]
 800733a:	2a01      	cmp	r2, #1
 800733c:	d19e      	bne.n	800727c <HAL_DAC_Start_DMA+0x24>
 800733e:	2002      	movs	r0, #2
}
 8007340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8007344:	f240 210f 	movw	r1, #527	; 0x20f
 8007348:	4810      	ldr	r0, [pc, #64]	; (800738c <HAL_DAC_Start_DMA+0x134>)
 800734a:	f7fc fc47 	bl	8003bdc <assert_failed>
 800734e:	e78d      	b.n	800726c <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007350:	f10c 0208 	add.w	r2, ip, #8
        break;
 8007354:	e7ad      	b.n	80072b2 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007356:	f10c 0210 	add.w	r2, ip, #16
        break;
 800735a:	e7aa      	b.n	80072b2 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800735c:	f10c 020c 	add.w	r2, ip, #12
        break;
 8007360:	e7a7      	b.n	80072b2 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007362:	f10c 0214 	add.w	r2, ip, #20
        break;
 8007366:	e7ca      	b.n	80072fe <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007368:	f10c 021c 	add.w	r2, ip, #28
        break;
 800736c:	e7c7      	b.n	80072fe <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800736e:	f10c 0218 	add.w	r2, ip, #24
        break;
 8007372:	e7c4      	b.n	80072fe <HAL_DAC_Start_DMA+0xa6>
 8007374:	08007421 	.word	0x08007421
 8007378:	08007435 	.word	0x08007435
 800737c:	08007445 	.word	0x08007445
 8007380:	08007599 	.word	0x08007599
 8007384:	080075a9 	.word	0x080075a9
 8007388:	080075b5 	.word	0x080075b5
 800738c:	08028b04 	.word	0x08028b04

08007390 <HAL_DAC_Stop_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8007390:	f031 0310 	bics.w	r3, r1, #16
{
 8007394:	b570      	push	{r4, r5, r6, lr}
 8007396:	460d      	mov	r5, r1
 8007398:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 800739a:	d11d      	bne.n	80073d8 <HAL_DAC_Stop_DMA+0x48>

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800739c:	6803      	ldr	r3, [r0, #0]
 800739e:	f001 0110 	and.w	r1, r1, #16
 80073a2:	f44f 5680 	mov.w	r6, #4096	; 0x1000

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80073a6:	2201      	movs	r2, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	408e      	lsls	r6, r1
  __HAL_DAC_DISABLE(hdac, Channel);
 80073ac:	fa02 f101 	lsl.w	r1, r2, r1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073b0:	ea20 0006 	bic.w	r0, r0, r6
 80073b4:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	ea22 0201 	bic.w	r2, r2, r1
 80073bc:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80073be:	bb0d      	cbnz	r5, 8007404 <HAL_DAC_Stop_DMA+0x74>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80073c0:	68a0      	ldr	r0, [r4, #8]
 80073c2:	f000 fbcb 	bl	8007b5c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80073c6:	6822      	ldr	r2, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 80073c8:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80073ca:	6813      	ldr	r3, [r2, #0]
 80073cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073d0:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80073d2:	2301      	movs	r3, #1
 80073d4:	7123      	strb	r3, [r4, #4]
}
 80073d6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80073d8:	f240 218f 	movw	r1, #655	; 0x28f
 80073dc:	480f      	ldr	r0, [pc, #60]	; (800741c <HAL_DAC_Stop_DMA+0x8c>)
 80073de:	f7fc fbfd 	bl	8003bdc <assert_failed>
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073e2:	f005 0510 	and.w	r5, r5, #16
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 80073ec:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073ee:	fa02 f005 	lsl.w	r0, r2, r5
 80073f2:	681a      	ldr	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 80073f4:	40a9      	lsls	r1, r5
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073f6:	ea22 0200 	bic.w	r2, r2, r0
 80073fa:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 80073fc:	681d      	ldr	r5, [r3, #0]
 80073fe:	ea25 0501 	bic.w	r5, r5, r1
 8007402:	601d      	str	r5, [r3, #0]
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007404:	68e0      	ldr	r0, [r4, #12]
 8007406:	f000 fba9 	bl	8007b5c <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800740a:	6822      	ldr	r2, [r4, #0]
}
 800740c:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800740e:	6813      	ldr	r3, [r2, #0]
 8007410:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007414:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8007416:	2301      	movs	r3, #1
 8007418:	7123      	strb	r3, [r4, #4]
}
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	08028b04 	.word	0x08028b04

08007420 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007420:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007422:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8007424:	4620      	mov	r0, r4
 8007426:	f7fb fb1d 	bl	8002a64 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800742a:	2301      	movs	r3, #1
 800742c:	7123      	strb	r3, [r4, #4]
}
 800742e:	bd10      	pop	{r4, pc}

08007430 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop

08007434 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007434:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8007436:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007438:	f7ff fffa 	bl	8007430 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800743c:	bd08      	pop	{r3, pc}
 800743e:	bf00      	nop

08007440 <HAL_DAC_ErrorCallbackCh1>:
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop

08007444 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8007444:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007446:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007448:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800744a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800744c:	f043 0304 	orr.w	r3, r3, #4
 8007450:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007452:	f7ff fff5 	bl	8007440 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007456:	2301      	movs	r3, #1
 8007458:	7123      	strb	r3, [r4, #4]
}
 800745a:	bd10      	pop	{r4, pc}

0800745c <HAL_DAC_DMAUnderrunCallbackCh1>:
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop

08007460 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007460:	6803      	ldr	r3, [r0, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	0491      	lsls	r1, r2, #18
{
 8007466:	b510      	push	{r4, lr}
 8007468:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800746a:	d502      	bpl.n	8007472 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800746c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800746e:	0492      	lsls	r2, r2, #18
 8007470:	d418      	bmi.n	80074a4 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	0091      	lsls	r1, r2, #2
 8007476:	d502      	bpl.n	800747e <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800747a:	0092      	lsls	r2, r2, #2
 800747c:	d400      	bmi.n	8007480 <HAL_DAC_IRQHandler+0x20>
}
 800747e:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8007480:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007482:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007486:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8007488:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800748a:	6922      	ldr	r2, [r4, #16]
 800748c:	f042 0202 	orr.w	r2, r2, #2
 8007490:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007492:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800749a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800749e:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80074a0:	f000 b878 	b.w	8007594 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80074a4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80074a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 80074aa:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80074ac:	6902      	ldr	r2, [r0, #16]
 80074ae:	f042 0201 	orr.w	r2, r2, #1
 80074b2:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80074b4:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80074bc:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80074be:	f7ff ffcd 	bl	800745c <HAL_DAC_DMAUnderrunCallbackCh1>
 80074c2:	6823      	ldr	r3, [r4, #0]
 80074c4:	e7d5      	b.n	8007472 <HAL_DAC_IRQHandler+0x12>
 80074c6:	bf00      	nop

080074c8 <HAL_DAC_ConfigChannel>:
{
 80074c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ca:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 80074cc:	6808      	ldr	r0, [r1, #0]
{
 80074ce:	460d      	mov	r5, r1
 80074d0:	4616      	mov	r6, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 80074d2:	f020 0308 	bic.w	r3, r0, #8
 80074d6:	f020 0104 	bic.w	r1, r0, #4
 80074da:	f020 0210 	bic.w	r2, r0, #16
 80074de:	2b24      	cmp	r3, #36	; 0x24
 80074e0:	bf18      	it	ne
 80074e2:	2900      	cmpne	r1, #0
 80074e4:	bf14      	ite	ne
 80074e6:	2301      	movne	r3, #1
 80074e8:	2300      	moveq	r3, #0
 80074ea:	283c      	cmp	r0, #60	; 0x3c
 80074ec:	bf0c      	ite	eq
 80074ee:	2300      	moveq	r3, #0
 80074f0:	f003 0301 	andne.w	r3, r3, #1
 80074f4:	2a0c      	cmp	r2, #12
 80074f6:	bf0c      	ite	eq
 80074f8:	2300      	moveq	r3, #0
 80074fa:	f003 0301 	andne.w	r3, r3, #1
 80074fe:	b11b      	cbz	r3, 8007508 <HAL_DAC_ConfigChannel+0x40>
 8007500:	f020 0020 	bic.w	r0, r0, #32
 8007504:	2814      	cmp	r0, #20
 8007506:	d137      	bne.n	8007578 <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8007508:	686b      	ldr	r3, [r5, #4]
 800750a:	f033 0302 	bics.w	r3, r3, #2
 800750e:	d12d      	bne.n	800756c <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8007510:	f036 0310 	bics.w	r3, r6, #16
 8007514:	d120      	bne.n	8007558 <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 8007516:	7963      	ldrb	r3, [r4, #5]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d025      	beq.n	8007568 <HAL_DAC_ConfigChannel+0xa0>
  hdac->State = HAL_DAC_STATE_BUSY;
 800751c:	2302      	movs	r3, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800751e:	f006 0210 	and.w	r2, r6, #16
  tmpreg1 = hdac->Instance->CR;
 8007522:	6821      	ldr	r1, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007524:	f640 76fe 	movw	r6, #4094	; 0xffe
  hdac->State = HAL_DAC_STATE_BUSY;
 8007528:	7123      	strb	r3, [r4, #4]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800752a:	27c0      	movs	r7, #192	; 0xc0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800752c:	6868      	ldr	r0, [r5, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800752e:	4096      	lsls	r6, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007530:	682b      	ldr	r3, [r5, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007532:	fa07 f502 	lsl.w	r5, r7, r2
  hdac->State = HAL_DAC_STATE_READY;
 8007536:	2701      	movs	r7, #1
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007538:	4303      	orrs	r3, r0
  tmpreg1 = hdac->Instance->CR;
 800753a:	6808      	ldr	r0, [r1, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800753c:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800753e:	ea20 0206 	bic.w	r2, r0, r6
  __HAL_UNLOCK(hdac);
 8007542:	2600      	movs	r6, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007544:	4313      	orrs	r3, r2
  return HAL_OK;
 8007546:	4630      	mov	r0, r6
  hdac->Instance->CR = tmpreg1;
 8007548:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800754a:	680b      	ldr	r3, [r1, #0]
 800754c:	ea23 0305 	bic.w	r3, r3, r5
 8007550:	600b      	str	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8007552:	7127      	strb	r7, [r4, #4]
  __HAL_UNLOCK(hdac);
 8007554:	7166      	strb	r6, [r4, #5]
}
 8007556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8007558:	f240 31a6 	movw	r1, #934	; 0x3a6
 800755c:	4809      	ldr	r0, [pc, #36]	; (8007584 <HAL_DAC_ConfigChannel+0xbc>)
 800755e:	f7fc fb3d 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hdac);
 8007562:	7963      	ldrb	r3, [r4, #5]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d1d9      	bne.n	800751c <HAL_DAC_ConfigChannel+0x54>
 8007568:	2002      	movs	r0, #2
}
 800756a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 800756c:	f240 31a5 	movw	r1, #933	; 0x3a5
 8007570:	4804      	ldr	r0, [pc, #16]	; (8007584 <HAL_DAC_ConfigChannel+0xbc>)
 8007572:	f7fc fb33 	bl	8003bdc <assert_failed>
 8007576:	e7cb      	b.n	8007510 <HAL_DAC_ConfigChannel+0x48>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007578:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 800757c:	4801      	ldr	r0, [pc, #4]	; (8007584 <HAL_DAC_ConfigChannel+0xbc>)
 800757e:	f7fc fb2d 	bl	8003bdc <assert_failed>
 8007582:	e7c1      	b.n	8007508 <HAL_DAC_ConfigChannel+0x40>
 8007584:	08028b04 	.word	0x08028b04

08007588 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop

0800758c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop

08007590 <HAL_DACEx_ErrorCallbackCh2>:
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop

08007594 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop

08007598 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007598:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800759a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800759c:	4620      	mov	r0, r4
 800759e:	f7ff fff3 	bl	8007588 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80075a2:	2301      	movs	r3, #1
 80075a4:	7123      	strb	r3, [r4, #4]
}
 80075a6:	bd10      	pop	{r4, pc}

080075a8 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80075a8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80075aa:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80075ac:	f7ff ffee 	bl	800758c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80075b0:	bd08      	pop	{r3, pc}
 80075b2:	bf00      	nop

080075b4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80075b4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075b6:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80075b8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80075ba:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80075bc:	f043 0304 	orr.w	r3, r3, #4
 80075c0:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80075c2:	f7ff ffe5 	bl	8007590 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80075c6:	2301      	movs	r3, #1
 80075c8:	7123      	strb	r3, [r4, #4]
}
 80075ca:	bd10      	pop	{r4, pc}

080075cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80075cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ce:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80075d0:	f7ff f892 	bl	80066f8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80075d4:	2c00      	cmp	r4, #0
 80075d6:	f000 8145 	beq.w	8007864 <HAL_DMA_Init+0x298>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80075da:	6822      	ldr	r2, [r4, #0]
 80075dc:	4605      	mov	r5, r0
 80075de:	4bb8      	ldr	r3, [pc, #736]	; (80078c0 <HAL_DMA_Init+0x2f4>)
 80075e0:	48b8      	ldr	r0, [pc, #736]	; (80078c4 <HAL_DMA_Init+0x2f8>)
 80075e2:	49b9      	ldr	r1, [pc, #740]	; (80078c8 <HAL_DMA_Init+0x2fc>)
 80075e4:	429a      	cmp	r2, r3
 80075e6:	bf18      	it	ne
 80075e8:	4282      	cmpne	r2, r0
 80075ea:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80075ee:	bf14      	ite	ne
 80075f0:	2301      	movne	r3, #1
 80075f2:	2300      	moveq	r3, #0
 80075f4:	428a      	cmp	r2, r1
 80075f6:	bf0c      	ite	eq
 80075f8:	2300      	moveq	r3, #0
 80075fa:	f003 0301 	andne.w	r3, r3, #1
 80075fe:	3130      	adds	r1, #48	; 0x30
 8007600:	4282      	cmp	r2, r0
 8007602:	bf0c      	ite	eq
 8007604:	2300      	moveq	r3, #0
 8007606:	f003 0301 	andne.w	r3, r3, #1
 800760a:	3030      	adds	r0, #48	; 0x30
 800760c:	428a      	cmp	r2, r1
 800760e:	bf0c      	ite	eq
 8007610:	2300      	moveq	r3, #0
 8007612:	f003 0301 	andne.w	r3, r3, #1
 8007616:	3130      	adds	r1, #48	; 0x30
 8007618:	4282      	cmp	r2, r0
 800761a:	bf0c      	ite	eq
 800761c:	2300      	moveq	r3, #0
 800761e:	f003 0301 	andne.w	r3, r3, #1
 8007622:	3030      	adds	r0, #48	; 0x30
 8007624:	428a      	cmp	r2, r1
 8007626:	bf0c      	ite	eq
 8007628:	2300      	moveq	r3, #0
 800762a:	f003 0301 	andne.w	r3, r3, #1
 800762e:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8007632:	4282      	cmp	r2, r0
 8007634:	bf0c      	ite	eq
 8007636:	2300      	moveq	r3, #0
 8007638:	f003 0301 	andne.w	r3, r3, #1
 800763c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8007640:	428a      	cmp	r2, r1
 8007642:	bf0c      	ite	eq
 8007644:	2300      	moveq	r3, #0
 8007646:	f003 0301 	andne.w	r3, r3, #1
 800764a:	3130      	adds	r1, #48	; 0x30
 800764c:	4282      	cmp	r2, r0
 800764e:	bf0c      	ite	eq
 8007650:	2300      	moveq	r3, #0
 8007652:	f003 0301 	andne.w	r3, r3, #1
 8007656:	3030      	adds	r0, #48	; 0x30
 8007658:	428a      	cmp	r2, r1
 800765a:	bf0c      	ite	eq
 800765c:	2300      	moveq	r3, #0
 800765e:	f003 0301 	andne.w	r3, r3, #1
 8007662:	3130      	adds	r1, #48	; 0x30
 8007664:	4282      	cmp	r2, r0
 8007666:	bf0c      	ite	eq
 8007668:	2300      	moveq	r3, #0
 800766a:	f003 0301 	andne.w	r3, r3, #1
 800766e:	3030      	adds	r0, #48	; 0x30
 8007670:	428a      	cmp	r2, r1
 8007672:	bf0c      	ite	eq
 8007674:	2300      	moveq	r3, #0
 8007676:	f003 0301 	andne.w	r3, r3, #1
 800767a:	3130      	adds	r1, #48	; 0x30
 800767c:	4282      	cmp	r2, r0
 800767e:	bf0c      	ite	eq
 8007680:	2300      	moveq	r3, #0
 8007682:	f003 0301 	andne.w	r3, r3, #1
 8007686:	428a      	cmp	r2, r1
 8007688:	bf0c      	ite	eq
 800768a:	2300      	moveq	r3, #0
 800768c:	f003 0301 	andne.w	r3, r3, #1
 8007690:	b11b      	cbz	r3, 800769a <HAL_DMA_Init+0xce>
 8007692:	4b8e      	ldr	r3, [pc, #568]	; (80078cc <HAL_DMA_Init+0x300>)
 8007694:	429a      	cmp	r2, r3
 8007696:	f040 812c 	bne.w	80078f2 <HAL_DMA_Init+0x326>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800769a:	6863      	ldr	r3, [r4, #4]
 800769c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80076a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076a4:	bf18      	it	ne
 80076a6:	2b00      	cmpne	r3, #0
 80076a8:	bf14      	ite	ne
 80076aa:	2201      	movne	r2, #1
 80076ac:	2200      	moveq	r2, #0
 80076ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076b2:	bf0c      	ite	eq
 80076b4:	2200      	moveq	r2, #0
 80076b6:	f002 0201 	andne.w	r2, r2, #1
 80076ba:	b11a      	cbz	r2, 80076c4 <HAL_DMA_Init+0xf8>
 80076bc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80076c0:	f040 811c 	bne.w	80078fc <HAL_DMA_Init+0x330>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80076c4:	68a3      	ldr	r3, [r4, #8]
 80076c6:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 80076ca:	d002      	beq.n	80076d2 <HAL_DMA_Init+0x106>
 80076cc:	2b80      	cmp	r3, #128	; 0x80
 80076ce:	f040 80ab 	bne.w	8007828 <HAL_DMA_Init+0x25c>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80076d2:	68e3      	ldr	r3, [r4, #12]
 80076d4:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80076d8:	f040 80af 	bne.w	800783a <HAL_DMA_Init+0x26e>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80076dc:	6923      	ldr	r3, [r4, #16]
 80076de:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80076e2:	f040 80b3 	bne.w	800784c <HAL_DMA_Init+0x280>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80076e6:	6963      	ldr	r3, [r4, #20]
 80076e8:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 80076ec:	d003      	beq.n	80076f6 <HAL_DMA_Init+0x12a>
 80076ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f2:	f040 8094 	bne.w	800781e <HAL_DMA_Init+0x252>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80076f6:	69a3      	ldr	r3, [r4, #24]
 80076f8:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80076fc:	d003      	beq.n	8007706 <HAL_DMA_Init+0x13a>
 80076fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007702:	f040 8087 	bne.w	8007814 <HAL_DMA_Init+0x248>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007706:	69e3      	ldr	r3, [r4, #28]
 8007708:	f033 0220 	bics.w	r2, r3, #32
 800770c:	d002      	beq.n	8007714 <HAL_DMA_Init+0x148>
 800770e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007712:	d172      	bne.n	80077fa <HAL_DMA_Init+0x22e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007714:	6a23      	ldr	r3, [r4, #32]
 8007716:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800771a:	d176      	bne.n	800780a <HAL_DMA_Init+0x23e>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800771c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800771e:	f033 0204 	bics.w	r2, r3, #4
 8007722:	d162      	bne.n	80077ea <HAL_DMA_Init+0x21e>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8007724:	2b00      	cmp	r3, #0
 8007726:	d150      	bne.n	80077ca <HAL_DMA_Init+0x1fe>
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007728:	2200      	movs	r2, #0

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800772a:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800772c:	2102      	movs	r1, #2
  __HAL_UNLOCK(hdma);
 800772e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8007732:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	f022 0201 	bic.w	r2, r2, #1
 800773c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800773e:	e006      	b.n	800774e <HAL_DMA_Init+0x182>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007740:	f7fe ffda 	bl	80066f8 <HAL_GetTick>
 8007744:	1b40      	subs	r0, r0, r5
 8007746:	2805      	cmp	r0, #5
 8007748:	f200 8085 	bhi.w	8007856 <HAL_DMA_Init+0x28a>
 800774c:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	07d1      	lsls	r1, r2, #31
 8007752:	d4f5      	bmi.n	8007740 <HAL_DMA_Init+0x174>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007754:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8007758:	68e5      	ldr	r5, [r4, #12]
 800775a:	430a      	orrs	r2, r1
  tmp = hdma->Instance->CR;
 800775c:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800775e:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007762:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007764:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 8007766:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007768:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800776c:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800776e:	4958      	ldr	r1, [pc, #352]	; (80078d0 <HAL_DMA_Init+0x304>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007770:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007772:	4039      	ands	r1, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007774:	432a      	orrs	r2, r5

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007776:	6a65      	ldr	r5, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8007778:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800777a:	2d04      	cmp	r5, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800777c:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007780:	d072      	beq.n	8007868 <HAL_DMA_Init+0x29c>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007782:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007784:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007786:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800778a:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800778c:	b2da      	uxtb	r2, r3
 800778e:	4951      	ldr	r1, [pc, #324]	; (80078d4 <HAL_DMA_Init+0x308>)
  hdma->Instance->FCR = tmp;
 8007790:	615d      	str	r5, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007792:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007794:	4850      	ldr	r0, [pc, #320]	; (80078d8 <HAL_DMA_Init+0x30c>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007796:	fba1 5102 	umull	r5, r1, r1, r2
  
  if (stream_number > 3U)
 800779a:	2a5f      	cmp	r2, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800779c:	4a4f      	ldr	r2, [pc, #316]	; (80078dc <HAL_DMA_Init+0x310>)
  hdma->State = HAL_DMA_STATE_READY;
 800779e:	f04f 0501 	mov.w	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80077a2:	ea4f 1111 	mov.w	r1, r1, lsr #4
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077a6:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80077aa:	f04f 033f 	mov.w	r3, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80077ae:	5c40      	ldrb	r0, [r0, r1]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077b0:	f04f 0100 	mov.w	r1, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077b4:	bf88      	it	hi
 80077b6:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80077b8:	4083      	lsls	r3, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80077ba:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077bc:	65a2      	str	r2, [r4, #88]	; 0x58
  return HAL_OK;
 80077be:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80077c0:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077c2:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80077c4:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 80077c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80077ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80077cc:	2b03      	cmp	r3, #3
 80077ce:	d86c      	bhi.n	80078aa <HAL_DMA_Init+0x2de>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80077d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80077d2:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 80077d6:	d16d      	bne.n	80078b4 <HAL_DMA_Init+0x2e8>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80077d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80077da:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 80077de:	d0a3      	beq.n	8007728 <HAL_DMA_Init+0x15c>
 80077e0:	21c8      	movs	r1, #200	; 0xc8
 80077e2:	483f      	ldr	r0, [pc, #252]	; (80078e0 <HAL_DMA_Init+0x314>)
 80077e4:	f7fc f9fa 	bl	8003bdc <assert_failed>
 80077e8:	e79e      	b.n	8007728 <HAL_DMA_Init+0x15c>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80077ea:	21c1      	movs	r1, #193	; 0xc1
 80077ec:	483c      	ldr	r0, [pc, #240]	; (80078e0 <HAL_DMA_Init+0x314>)
 80077ee:	f7fc f9f5 	bl	8003bdc <assert_failed>
 80077f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d097      	beq.n	8007728 <HAL_DMA_Init+0x15c>
 80077f8:	e7e7      	b.n	80077ca <HAL_DMA_Init+0x1fe>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80077fa:	21bf      	movs	r1, #191	; 0xbf
 80077fc:	4838      	ldr	r0, [pc, #224]	; (80078e0 <HAL_DMA_Init+0x314>)
 80077fe:	f7fc f9ed 	bl	8003bdc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007802:	6a23      	ldr	r3, [r4, #32]
 8007804:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8007808:	d088      	beq.n	800771c <HAL_DMA_Init+0x150>
 800780a:	21c0      	movs	r1, #192	; 0xc0
 800780c:	4834      	ldr	r0, [pc, #208]	; (80078e0 <HAL_DMA_Init+0x314>)
 800780e:	f7fc f9e5 	bl	8003bdc <assert_failed>
 8007812:	e783      	b.n	800771c <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007814:	21be      	movs	r1, #190	; 0xbe
 8007816:	4832      	ldr	r0, [pc, #200]	; (80078e0 <HAL_DMA_Init+0x314>)
 8007818:	f7fc f9e0 	bl	8003bdc <assert_failed>
 800781c:	e773      	b.n	8007706 <HAL_DMA_Init+0x13a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800781e:	21bd      	movs	r1, #189	; 0xbd
 8007820:	482f      	ldr	r0, [pc, #188]	; (80078e0 <HAL_DMA_Init+0x314>)
 8007822:	f7fc f9db 	bl	8003bdc <assert_failed>
 8007826:	e766      	b.n	80076f6 <HAL_DMA_Init+0x12a>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007828:	21ba      	movs	r1, #186	; 0xba
 800782a:	482d      	ldr	r0, [pc, #180]	; (80078e0 <HAL_DMA_Init+0x314>)
 800782c:	f7fc f9d6 	bl	8003bdc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007830:	68e3      	ldr	r3, [r4, #12]
 8007832:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007836:	f43f af51 	beq.w	80076dc <HAL_DMA_Init+0x110>
 800783a:	21bb      	movs	r1, #187	; 0xbb
 800783c:	4828      	ldr	r0, [pc, #160]	; (80078e0 <HAL_DMA_Init+0x314>)
 800783e:	f7fc f9cd 	bl	8003bdc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007842:	6923      	ldr	r3, [r4, #16]
 8007844:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007848:	f43f af4d 	beq.w	80076e6 <HAL_DMA_Init+0x11a>
 800784c:	21bc      	movs	r1, #188	; 0xbc
 800784e:	4824      	ldr	r0, [pc, #144]	; (80078e0 <HAL_DMA_Init+0x314>)
 8007850:	f7fc f9c4 	bl	8003bdc <assert_failed>
 8007854:	e747      	b.n	80076e6 <HAL_DMA_Init+0x11a>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007856:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007858:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800785a:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800785c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800785e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007864:	2001      	movs	r0, #1
}
 8007866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007868:	e9d4 700b 	ldrd	r7, r0, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800786c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800786e:	4338      	orrs	r0, r7
 8007870:	4301      	orrs	r1, r0
  hdma->Instance->CR = tmp;  
 8007872:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8007874:	695d      	ldr	r5, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007876:	f025 0507 	bic.w	r5, r5, #7
 800787a:	4315      	orrs	r5, r2
    tmp |= hdma->Init.FIFOThreshold;
 800787c:	f045 0504 	orr.w	r5, r5, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007880:	2f00      	cmp	r7, #0
 8007882:	d083      	beq.n	800778c <HAL_DMA_Init+0x1c0>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007884:	b376      	cbz	r6, 80078e4 <HAL_DMA_Init+0x318>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007886:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800788a:	d03c      	beq.n	8007906 <HAL_DMA_Init+0x33a>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800788c:	2a02      	cmp	r2, #2
 800788e:	d905      	bls.n	800789c <HAL_DMA_Init+0x2d0>
 8007890:	2a03      	cmp	r2, #3
 8007892:	f47f af7b 	bne.w	800778c <HAL_DMA_Init+0x1c0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007896:	01fa      	lsls	r2, r7, #7
 8007898:	f57f af78 	bpl.w	800778c <HAL_DMA_Init+0x1c0>
        hdma->State = HAL_DMA_STATE_READY;
 800789c:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800789e:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 80078a0:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80078a2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80078a4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80078a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80078aa:	21c6      	movs	r1, #198	; 0xc6
 80078ac:	480c      	ldr	r0, [pc, #48]	; (80078e0 <HAL_DMA_Init+0x314>)
 80078ae:	f7fc f995 	bl	8003bdc <assert_failed>
 80078b2:	e78d      	b.n	80077d0 <HAL_DMA_Init+0x204>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80078b4:	21c7      	movs	r1, #199	; 0xc7
 80078b6:	480a      	ldr	r0, [pc, #40]	; (80078e0 <HAL_DMA_Init+0x314>)
 80078b8:	f7fc f990 	bl	8003bdc <assert_failed>
 80078bc:	e78c      	b.n	80077d8 <HAL_DMA_Init+0x20c>
 80078be:	bf00      	nop
 80078c0:	40026010 	.word	0x40026010
 80078c4:	40026028 	.word	0x40026028
 80078c8:	40026040 	.word	0x40026040
 80078cc:	400264b8 	.word	0x400264b8
 80078d0:	e010803f 	.word	0xe010803f
 80078d4:	aaaaaaab 	.word	0xaaaaaaab
 80078d8:	08028b74 	.word	0x08028b74
 80078dc:	fffffc00 	.word	0xfffffc00
 80078e0:	08028b3c 	.word	0x08028b3c
    switch (tmp)
 80078e4:	2a01      	cmp	r2, #1
 80078e6:	d01d      	beq.n	8007924 <HAL_DMA_Init+0x358>
 80078e8:	f032 0202 	bics.w	r2, r2, #2
 80078ec:	f47f af4e 	bne.w	800778c <HAL_DMA_Init+0x1c0>
 80078f0:	e7d1      	b.n	8007896 <HAL_DMA_Init+0x2ca>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80078f2:	21b8      	movs	r1, #184	; 0xb8
 80078f4:	480e      	ldr	r0, [pc, #56]	; (8007930 <HAL_DMA_Init+0x364>)
 80078f6:	f7fc f971 	bl	8003bdc <assert_failed>
 80078fa:	e6ce      	b.n	800769a <HAL_DMA_Init+0xce>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80078fc:	21b9      	movs	r1, #185	; 0xb9
 80078fe:	480c      	ldr	r0, [pc, #48]	; (8007930 <HAL_DMA_Init+0x364>)
 8007900:	f7fc f96c 	bl	8003bdc <assert_failed>
 8007904:	e6de      	b.n	80076c4 <HAL_DMA_Init+0xf8>
    switch (tmp)
 8007906:	2a03      	cmp	r2, #3
 8007908:	f63f af40 	bhi.w	800778c <HAL_DMA_Init+0x1c0>
 800790c:	a101      	add	r1, pc, #4	; (adr r1, 8007914 <HAL_DMA_Init+0x348>)
 800790e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007912:	bf00      	nop
 8007914:	0800789d 	.word	0x0800789d
 8007918:	08007897 	.word	0x08007897
 800791c:	0800789d 	.word	0x0800789d
 8007920:	08007925 	.word	0x08007925
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007924:	f1b7 7fc0 	cmp.w	r7, #25165824	; 0x1800000
 8007928:	f47f af30 	bne.w	800778c <HAL_DMA_Init+0x1c0>
 800792c:	e7b6      	b.n	800789c <HAL_DMA_Init+0x2d0>
 800792e:	bf00      	nop
 8007930:	08028b3c 	.word	0x08028b3c

08007934 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8007934:	2800      	cmp	r0, #0
 8007936:	f000 8099 	beq.w	8007a6c <HAL_DMA_DeInit+0x138>
{
 800793a:	b570      	push	{r4, r5, r6, lr}
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800793c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8007940:	4604      	mov	r4, r0
 8007942:	2b02      	cmp	r3, #2
 8007944:	b2d8      	uxtb	r0, r3
 8007946:	f000 808b 	beq.w	8007a60 <HAL_DMA_DeInit+0x12c>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800794a:	6822      	ldr	r2, [r4, #0]
 800794c:	4b4c      	ldr	r3, [pc, #304]	; (8007a80 <HAL_DMA_DeInit+0x14c>)
 800794e:	484d      	ldr	r0, [pc, #308]	; (8007a84 <HAL_DMA_DeInit+0x150>)
 8007950:	494d      	ldr	r1, [pc, #308]	; (8007a88 <HAL_DMA_DeInit+0x154>)
 8007952:	429a      	cmp	r2, r3
 8007954:	bf18      	it	ne
 8007956:	4282      	cmpne	r2, r0
 8007958:	4d4c      	ldr	r5, [pc, #304]	; (8007a8c <HAL_DMA_DeInit+0x158>)
 800795a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800795e:	bf14      	ite	ne
 8007960:	2301      	movne	r3, #1
 8007962:	2300      	moveq	r3, #0
 8007964:	428a      	cmp	r2, r1
 8007966:	bf0c      	ite	eq
 8007968:	2300      	moveq	r3, #0
 800796a:	f003 0301 	andne.w	r3, r3, #1
 800796e:	3148      	adds	r1, #72	; 0x48
 8007970:	42aa      	cmp	r2, r5
 8007972:	bf0c      	ite	eq
 8007974:	2300      	moveq	r3, #0
 8007976:	f003 0301 	andne.w	r3, r3, #1
 800797a:	3548      	adds	r5, #72	; 0x48
 800797c:	4282      	cmp	r2, r0
 800797e:	bf0c      	ite	eq
 8007980:	2300      	moveq	r3, #0
 8007982:	f003 0301 	andne.w	r3, r3, #1
 8007986:	3048      	adds	r0, #72	; 0x48
 8007988:	428a      	cmp	r2, r1
 800798a:	bf0c      	ite	eq
 800798c:	2300      	moveq	r3, #0
 800798e:	f003 0301 	andne.w	r3, r3, #1
 8007992:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8007996:	42aa      	cmp	r2, r5
 8007998:	bf0c      	ite	eq
 800799a:	2300      	moveq	r3, #0
 800799c:	f003 0301 	andne.w	r3, r3, #1
 80079a0:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80079a4:	4282      	cmp	r2, r0
 80079a6:	bf0c      	ite	eq
 80079a8:	2300      	moveq	r3, #0
 80079aa:	f003 0301 	andne.w	r3, r3, #1
 80079ae:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80079b2:	428a      	cmp	r2, r1
 80079b4:	bf0c      	ite	eq
 80079b6:	2300      	moveq	r3, #0
 80079b8:	f003 0301 	andne.w	r3, r3, #1
 80079bc:	3148      	adds	r1, #72	; 0x48
 80079be:	42aa      	cmp	r2, r5
 80079c0:	bf0c      	ite	eq
 80079c2:	2300      	moveq	r3, #0
 80079c4:	f003 0301 	andne.w	r3, r3, #1
 80079c8:	3548      	adds	r5, #72	; 0x48
 80079ca:	4282      	cmp	r2, r0
 80079cc:	bf0c      	ite	eq
 80079ce:	2300      	moveq	r3, #0
 80079d0:	f003 0301 	andne.w	r3, r3, #1
 80079d4:	3048      	adds	r0, #72	; 0x48
 80079d6:	428a      	cmp	r2, r1
 80079d8:	bf0c      	ite	eq
 80079da:	2300      	moveq	r3, #0
 80079dc:	f003 0301 	andne.w	r3, r3, #1
 80079e0:	3148      	adds	r1, #72	; 0x48
 80079e2:	42aa      	cmp	r2, r5
 80079e4:	bf0c      	ite	eq
 80079e6:	2300      	moveq	r3, #0
 80079e8:	f003 0301 	andne.w	r3, r3, #1
 80079ec:	4282      	cmp	r2, r0
 80079ee:	bf0c      	ite	eq
 80079f0:	2300      	moveq	r3, #0
 80079f2:	f003 0301 	andne.w	r3, r3, #1
 80079f6:	428a      	cmp	r2, r1
 80079f8:	bf0c      	ite	eq
 80079fa:	2300      	moveq	r3, #0
 80079fc:	f003 0301 	andne.w	r3, r3, #1
 8007a00:	b113      	cbz	r3, 8007a08 <HAL_DMA_DeInit+0xd4>
 8007a02:	4b23      	ldr	r3, [pc, #140]	; (8007a90 <HAL_DMA_DeInit+0x15c>)
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d133      	bne.n	8007a70 <HAL_DMA_DeInit+0x13c>
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007a08:	b2d3      	uxtb	r3, r2
 8007a0a:	4822      	ldr	r0, [pc, #136]	; (8007a94 <HAL_DMA_DeInit+0x160>)
  __HAL_DMA_DISABLE(hdma);
 8007a0c:	6815      	ldr	r5, [r2, #0]
  hdma->Instance->CR   = 0U;
 8007a0e:	2100      	movs	r1, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007a10:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 8007a12:	f025 0501 	bic.w	r5, r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007a16:	fba0 6003 	umull	r6, r0, r0, r3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007a1a:	4e1f      	ldr	r6, [pc, #124]	; (8007a98 <HAL_DMA_DeInit+0x164>)
  __HAL_DMA_DISABLE(hdma);
 8007a1c:	6015      	str	r5, [r2, #0]
  if (stream_number > 3U)
 8007a1e:	2b5f      	cmp	r3, #95	; 0x5f
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007a20:	ea4f 1010 	mov.w	r0, r0, lsr #4
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8007a24:	f04f 0521 	mov.w	r5, #33	; 0x21
  hdma->Instance->CR   = 0U;
 8007a28:	6011      	str	r1, [r2, #0]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007a2a:	5c30      	ldrb	r0, [r6, r0]
  hdma->Instance->NDTR = 0U;
 8007a2c:	6051      	str	r1, [r2, #4]
  hdma->Instance->PAR  = 0U;
 8007a2e:	6091      	str	r1, [r2, #8]
  hdma->Instance->M0AR = 0U;
 8007a30:	60d1      	str	r1, [r2, #12]
  hdma->Instance->M1AR = 0U;
 8007a32:	6111      	str	r1, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8007a34:	6155      	str	r5, [r2, #20]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007a36:	65e0      	str	r0, [r4, #92]	; 0x5c
  if (stream_number > 3U)
 8007a38:	d813      	bhi.n	8007a62 <HAL_DMA_DeInit+0x12e>
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007a3a:	4918      	ldr	r1, [pc, #96]	; (8007a9c <HAL_DMA_DeInit+0x168>)
 8007a3c:	4011      	ands	r1, r2
  hdma->XferCpltCallback = NULL;
 8007a3e:	2300      	movs	r3, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a40:	223f      	movs	r2, #63	; 0x3f
 8007a42:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a44:	4082      	lsls	r2, r0
  return HAL_OK;
 8007a46:	4618      	mov	r0, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a48:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a4a:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8007a4c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8007a50:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 8007a54:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8007a58:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 8007a5c:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 8007a60:	bd70      	pop	{r4, r5, r6, pc}
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007a62:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8007a66:	4011      	ands	r1, r2
 8007a68:	3104      	adds	r1, #4
 8007a6a:	e7e8      	b.n	8007a3e <HAL_DMA_DeInit+0x10a>
    return HAL_ERROR;
 8007a6c:	2001      	movs	r0, #1
}
 8007a6e:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8007a70:	f240 1149 	movw	r1, #329	; 0x149
 8007a74:	480a      	ldr	r0, [pc, #40]	; (8007aa0 <HAL_DMA_DeInit+0x16c>)
 8007a76:	f7fc f8b1 	bl	8003bdc <assert_failed>
 8007a7a:	6822      	ldr	r2, [r4, #0]
 8007a7c:	e7c4      	b.n	8007a08 <HAL_DMA_DeInit+0xd4>
 8007a7e:	bf00      	nop
 8007a80:	40026010 	.word	0x40026010
 8007a84:	40026028 	.word	0x40026028
 8007a88:	40026040 	.word	0x40026040
 8007a8c:	40026058 	.word	0x40026058
 8007a90:	400264b8 	.word	0x400264b8
 8007a94:	aaaaaaab 	.word	0xaaaaaaab
 8007a98:	08028b74 	.word	0x08028b74
 8007a9c:	fffffc00 	.word	0xfffffc00
 8007aa0:	08028b3c 	.word	0x08028b3c

08007aa4 <HAL_DMA_Start_IT>:
{
 8007aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	461e      	mov	r6, r3
 8007aaa:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007aac:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 8007ab0:	4688      	mov	r8, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007ab2:	1e70      	subs	r0, r6, #1
{
 8007ab4:	4617      	mov	r7, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ab6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007aba:	4298      	cmp	r0, r3
 8007abc:	d83b      	bhi.n	8007b36 <HAL_DMA_Start_IT+0x92>
  __HAL_LOCK(hdma);
 8007abe:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d040      	beq.n	8007b48 <HAL_DMA_Start_IT+0xa4>
 8007ac6:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8007ac8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8007acc:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8007ace:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8007ad2:	d005      	beq.n	8007ae0 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8007ad4:	2300      	movs	r3, #0
    status = HAL_BUSY;
 8007ad6:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8007ad8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8007adc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007ae0:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ae2:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ae4:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ae6:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007aea:	68a2      	ldr	r2, [r4, #8]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aec:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007aee:	682b      	ldr	r3, [r5, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007af0:	2a40      	cmp	r2, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007af2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007af6:	602b      	str	r3, [r5, #0]
  hdma->Instance->NDTR = DataLength;
 8007af8:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007afa:	d028      	beq.n	8007b4e <HAL_DMA_Start_IT+0xaa>
    hdma->Instance->PAR = SrcAddress;
 8007afc:	f8c5 8008 	str.w	r8, [r5, #8]
    hdma->Instance->M0AR = DstAddress;
 8007b00:	60ef      	str	r7, [r5, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b02:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007b04:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8007b06:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b08:	408b      	lsls	r3, r1
 8007b0a:	f8c9 3008 	str.w	r3, [r9, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007b0e:	682b      	ldr	r3, [r5, #0]
 8007b10:	f043 0316 	orr.w	r3, r3, #22
 8007b14:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007b16:	696b      	ldr	r3, [r5, #20]
 8007b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b1c:	616b      	str	r3, [r5, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8007b1e:	b11a      	cbz	r2, 8007b28 <HAL_DMA_Start_IT+0x84>
      hdma->Instance->CR  |= DMA_IT_HT;
 8007b20:	682b      	ldr	r3, [r5, #0]
 8007b22:	f043 0308 	orr.w	r3, r3, #8
 8007b26:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8007b28:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b2a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8007b2c:	f043 0301 	orr.w	r3, r3, #1
 8007b30:	602b      	str	r3, [r5, #0]
}
 8007b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007b36:	f240 11cd 	movw	r1, #461	; 0x1cd
 8007b3a:	4807      	ldr	r0, [pc, #28]	; (8007b58 <HAL_DMA_Start_IT+0xb4>)
 8007b3c:	f7fc f84e 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hdma);
 8007b40:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d1be      	bne.n	8007ac6 <HAL_DMA_Start_IT+0x22>
 8007b48:	2002      	movs	r0, #2
}
 8007b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 8007b4e:	60af      	str	r7, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 8007b50:	f8c5 800c 	str.w	r8, [r5, #12]
 8007b54:	e7d5      	b.n	8007b02 <HAL_DMA_Start_IT+0x5e>
 8007b56:	bf00      	nop
 8007b58:	08028b3c 	.word	0x08028b3c

08007b5c <HAL_DMA_Abort>:
{
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b60:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8007b62:	f7fe fdc9 	bl	80066f8 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b66:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d006      	beq.n	8007b7c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b6e:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8007b70:	2300      	movs	r3, #0
    return HAL_ERROR;
 8007b72:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b74:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8007b76:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8007b7a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007b7c:	6823      	ldr	r3, [r4, #0]
 8007b7e:	4605      	mov	r5, r0
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b80:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	f022 0216 	bic.w	r2, r2, #22
 8007b88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007b8a:	695a      	ldr	r2, [r3, #20]
 8007b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b90:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b92:	b339      	cbz	r1, 8007be4 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	f022 0208 	bic.w	r2, r2, #8
 8007b9a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	f022 0201 	bic.w	r2, r2, #1
 8007ba2:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007ba4:	e005      	b.n	8007bb2 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007ba6:	f7fe fda7 	bl	80066f8 <HAL_GetTick>
 8007baa:	1b43      	subs	r3, r0, r5
 8007bac:	2b05      	cmp	r3, #5
 8007bae:	d80f      	bhi.n	8007bd0 <HAL_DMA_Abort+0x74>
 8007bb0:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f013 0301 	ands.w	r3, r3, #1
 8007bb8:	d1f5      	bne.n	8007ba6 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007bba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007bbc:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 8007bbe:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007bc0:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8007bc2:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007bc4:	60b2      	str	r2, [r6, #8]
    __HAL_UNLOCK(hdma);
 8007bc6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8007bca:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 8007bce:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007bd2:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8007bd4:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007bd6:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8007bd8:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007bda:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8007bde:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007be4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007be6:	2a00      	cmp	r2, #0
 8007be8:	d1d4      	bne.n	8007b94 <HAL_DMA_Abort+0x38>
 8007bea:	e7d7      	b.n	8007b9c <HAL_DMA_Abort+0x40>

08007bec <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007bec:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 8007bf0:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007bf2:	2a02      	cmp	r2, #2
 8007bf4:	d003      	beq.n	8007bfe <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bf6:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8007bf8:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bfa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007bfc:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8007bfe:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8007c00:	2105      	movs	r1, #5
  return HAL_OK;
 8007c02:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8007c04:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8007c08:	6813      	ldr	r3, [r2, #0]
 8007c0a:	f023 0301 	bic.w	r3, r3, #1
 8007c0e:	6013      	str	r3, [r2, #0]
}
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop

08007c14 <HAL_DMA_IRQHandler>:
  uint32_t timeout = SystemCoreClock / 9600;
 8007c14:	4b75      	ldr	r3, [pc, #468]	; (8007dec <HAL_DMA_IRQHandler+0x1d8>)
  __IO uint32_t count = 0;
 8007c16:	2100      	movs	r1, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c18:	2208      	movs	r2, #8
{
 8007c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t timeout = SystemCoreClock / 9600;
 8007c1e:	681d      	ldr	r5, [r3, #0]
{
 8007c20:	b082      	sub	sp, #8
 8007c22:	4680      	mov	r8, r0
  __IO uint32_t count = 0;
 8007c24:	9101      	str	r1, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c26:	e9d0 6316 	ldrd	r6, r3, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8007c2a:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c2c:	409a      	lsls	r2, r3
 8007c2e:	4222      	tst	r2, r4
 8007c30:	d004      	beq.n	8007c3c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c32:	6801      	ldr	r1, [r0, #0]
 8007c34:	680f      	ldr	r7, [r1, #0]
 8007c36:	0778      	lsls	r0, r7, #29
 8007c38:	f100 808a 	bmi.w	8007d50 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	409a      	lsls	r2, r3
 8007c40:	4222      	tst	r2, r4
 8007c42:	d004      	beq.n	8007c4e <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c44:	f8d8 1000 	ldr.w	r1, [r8]
 8007c48:	6949      	ldr	r1, [r1, #20]
 8007c4a:	0609      	lsls	r1, r1, #24
 8007c4c:	d478      	bmi.n	8007d40 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c4e:	2204      	movs	r2, #4
 8007c50:	409a      	lsls	r2, r3
 8007c52:	4222      	tst	r2, r4
 8007c54:	d004      	beq.n	8007c60 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c56:	f8d8 1000 	ldr.w	r1, [r8]
 8007c5a:	6809      	ldr	r1, [r1, #0]
 8007c5c:	078f      	lsls	r7, r1, #30
 8007c5e:	d467      	bmi.n	8007d30 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007c60:	2210      	movs	r2, #16
 8007c62:	409a      	lsls	r2, r3
 8007c64:	4222      	tst	r2, r4
 8007c66:	d004      	beq.n	8007c72 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007c68:	f8d8 1000 	ldr.w	r1, [r8]
 8007c6c:	680f      	ldr	r7, [r1, #0]
 8007c6e:	0738      	lsls	r0, r7, #28
 8007c70:	d449      	bmi.n	8007d06 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007c72:	2220      	movs	r2, #32
 8007c74:	409a      	lsls	r2, r3
 8007c76:	4222      	tst	r2, r4
 8007c78:	d017      	beq.n	8007caa <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007c7a:	f8d8 1000 	ldr.w	r1, [r8]
 8007c7e:	680c      	ldr	r4, [r1, #0]
 8007c80:	06e0      	lsls	r0, r4, #27
 8007c82:	d512      	bpl.n	8007caa <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007c84:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007c86:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8007c8a:	2a05      	cmp	r2, #5
 8007c8c:	d073      	beq.n	8007d76 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007c8e:	680b      	ldr	r3, [r1, #0]
 8007c90:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007c94:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007c96:	f000 8090 	beq.w	8007dba <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007c9a:	0319      	lsls	r1, r3, #12
 8007c9c:	f140 809b 	bpl.w	8007dd6 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8007ca0:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8007ca4:	b10b      	cbz	r3, 8007caa <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007caa:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8007cae:	b33b      	cbz	r3, 8007d00 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007cb0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8007cb4:	07da      	lsls	r2, r3, #31
 8007cb6:	d51b      	bpl.n	8007cf0 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8007cb8:	f8d8 2000 	ldr.w	r2, [r8]
      hdma->State = HAL_DMA_STATE_ABORT;
 8007cbc:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 8007cbe:	4b4c      	ldr	r3, [pc, #304]	; (8007df0 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8007cc0:	f888 1035 	strb.w	r1, [r8, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8007cc4:	fba3 3505 	umull	r3, r5, r3, r5
      __HAL_DMA_DISABLE(hdma);
 8007cc8:	6813      	ldr	r3, [r2, #0]
 8007cca:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8007cce:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8007cd0:	6013      	str	r3, [r2, #0]
 8007cd2:	e002      	b.n	8007cda <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007cd4:	6813      	ldr	r3, [r2, #0]
 8007cd6:	07db      	lsls	r3, r3, #31
 8007cd8:	d504      	bpl.n	8007ce4 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8007cda:	9b01      	ldr	r3, [sp, #4]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	42ab      	cmp	r3, r5
 8007ce0:	9301      	str	r3, [sp, #4]
 8007ce2:	d9f7      	bls.n	8007cd4 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8007ce4:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8007ce6:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8007ce8:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8007cec:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8007cf0:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8007cf4:	b123      	cbz	r3, 8007d00 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8007cf6:	4640      	mov	r0, r8
}
 8007cf8:	b002      	add	sp, #8
 8007cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8007cfe:	4718      	bx	r3
}
 8007d00:	b002      	add	sp, #8
 8007d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007d06:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d08:	680a      	ldr	r2, [r1, #0]
 8007d0a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d0e:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d10:	d12a      	bne.n	8007d68 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d12:	05d7      	lsls	r7, r2, #23
 8007d14:	d403      	bmi.n	8007d1e <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d16:	680a      	ldr	r2, [r1, #0]
 8007d18:	f022 0208 	bic.w	r2, r2, #8
 8007d1c:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8007d1e:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8007d22:	2a00      	cmp	r2, #0
 8007d24:	d0a5      	beq.n	8007c72 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8007d26:	4640      	mov	r0, r8
 8007d28:	4790      	blx	r2
 8007d2a:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8007d2e:	e7a0      	b.n	8007c72 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007d30:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007d32:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8007d36:	f042 0204 	orr.w	r2, r2, #4
 8007d3a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8007d3e:	e78f      	b.n	8007c60 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007d40:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007d42:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8007d46:	f042 0202 	orr.w	r2, r2, #2
 8007d4a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8007d4e:	e77e      	b.n	8007c4e <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007d50:	680f      	ldr	r7, [r1, #0]
 8007d52:	f027 0704 	bic.w	r7, r7, #4
 8007d56:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007d58:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007d5a:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8007d5e:	f042 0201 	orr.w	r2, r2, #1
 8007d62:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8007d66:	e769      	b.n	8007c3c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d68:	0312      	lsls	r2, r2, #12
 8007d6a:	d5d8      	bpl.n	8007d1e <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d6c:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8007d70:	2a00      	cmp	r2, #0
 8007d72:	d1d8      	bne.n	8007d26 <HAL_DMA_IRQHandler+0x112>
 8007d74:	e77d      	b.n	8007c72 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d76:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d78:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d7c:	f022 0216 	bic.w	r2, r2, #22
 8007d80:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d82:	694a      	ldr	r2, [r1, #20]
 8007d84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d88:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007d8a:	b354      	cbz	r4, 8007de2 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d8c:	680a      	ldr	r2, [r1, #0]
 8007d8e:	f022 0208 	bic.w	r2, r2, #8
 8007d92:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d94:	223f      	movs	r2, #63	; 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 8007d96:	2401      	movs	r4, #1
        __HAL_UNLOCK(hdma);
 8007d98:	2100      	movs	r1, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8007d9e:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007da2:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8007da4:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8007da8:	f888 1034 	strb.w	r1, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8007dac:	2a00      	cmp	r2, #0
 8007dae:	d0a7      	beq.n	8007d00 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8007db0:	4640      	mov	r0, r8
}
 8007db2:	b002      	add	sp, #8
 8007db4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8007db8:	4710      	bx	r2
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007dba:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8007dbe:	f47f af6f 	bne.w	8007ca0 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007dc2:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8007dc4:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007dc6:	f022 0210 	bic.w	r2, r2, #16
 8007dca:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8007dcc:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8007dd0:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8007dd4:	e764      	b.n	8007ca0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8007dd6:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f47f af63 	bne.w	8007ca6 <HAL_DMA_IRQHandler+0x92>
 8007de0:	e763      	b.n	8007caa <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007de2:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8007de6:	2a00      	cmp	r2, #0
 8007de8:	d1d0      	bne.n	8007d8c <HAL_DMA_IRQHandler+0x178>
 8007dea:	e7d3      	b.n	8007d94 <HAL_DMA_IRQHandler+0x180>
 8007dec:	20000274 	.word	0x20000274
 8007df0:	1b4e81b5 	.word	0x1b4e81b5

08007df4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8007df4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8007df6:	4770      	bx	lr

08007df8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8007df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007e00:	f64f 75fe 	movw	r5, #65534	; 0xfffe
{
 8007e04:	4604      	mov	r4, r0
 8007e06:	4689      	mov	r9, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007e08:	f108 36ff 	add.w	r6, r8, #4294967295
{
 8007e0c:	4692      	mov	sl, r2
 8007e0e:	461f      	mov	r7, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007e10:	42ae      	cmp	r6, r5
 8007e12:	d85f      	bhi.n	8007ed4 <HAL_DMAEx_MultiBufferStart_IT+0xdc>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007e14:	68a0      	ldr	r0, [r4, #8]
 8007e16:	2880      	cmp	r0, #128	; 0x80
 8007e18:	d063      	beq.n	8007ee2 <HAL_DMAEx_MultiBufferStart_IT+0xea>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8007e1a:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	f000 8090 	beq.w	8007f44 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8007e24:	2201      	movs	r2, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007e26:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8007e2a:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8007e2c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8007e30:	d005      	beq.n	8007e3e <HAL_DMAEx_MultiBufferStart_IT+0x46>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007e32:	2300      	movs	r3, #0
    
    /* Return error status */
    status = HAL_BUSY;
 8007e34:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8007e36:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }  
  return status; 
}
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8007e3e:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e40:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e42:	2202      	movs	r2, #2
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e44:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e46:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e4a:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8007e4c:	682b      	ldr	r3, [r5, #0]
 8007e4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e52:	602b      	str	r3, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8007e54:	612f      	str	r7, [r5, #16]
  hdma->Instance->NDTR = DataLength;
 8007e56:	f8c5 8004 	str.w	r8, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e5a:	d06a      	beq.n	8007f32 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8007e5c:	f8c5 9008 	str.w	r9, [r5, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8007e60:	f8c5 a00c 	str.w	sl, [r5, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007e64:	4ba4      	ldr	r3, [pc, #656]	; (80080f8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8007e66:	429d      	cmp	r5, r3
 8007e68:	d941      	bls.n	8007eee <HAL_DMAEx_MultiBufferStart_IT+0xf6>
 8007e6a:	3b48      	subs	r3, #72	; 0x48
 8007e6c:	49a3      	ldr	r1, [pc, #652]	; (80080fc <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8007e6e:	4aa4      	ldr	r2, [pc, #656]	; (8008100 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8007e70:	429d      	cmp	r5, r3
 8007e72:	bf18      	it	ne
 8007e74:	428d      	cmpne	r5, r1
 8007e76:	bf14      	ite	ne
 8007e78:	2301      	movne	r3, #1
 8007e7a:	2300      	moveq	r3, #0
 8007e7c:	4295      	cmp	r5, r2
 8007e7e:	bf0c      	ite	eq
 8007e80:	2300      	moveq	r3, #0
 8007e82:	f003 0301 	andne.w	r3, r3, #1
 8007e86:	b11b      	cbz	r3, 8007e90 <HAL_DMAEx_MultiBufferStart_IT+0x98>
 8007e88:	4b9e      	ldr	r3, [pc, #632]	; (8008104 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8007e8a:	429d      	cmp	r5, r3
 8007e8c:	f040 8111 	bne.w	80080b2 <HAL_DMAEx_MultiBufferStart_IT+0x2ba>
 8007e90:	4b9d      	ldr	r3, [pc, #628]	; (8008108 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8007e92:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007e94:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007e96:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007e98:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007e9a:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007e9c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007e9e:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007ea0:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007ea2:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007ea4:	4b98      	ldr	r3, [pc, #608]	; (8008108 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8007ea6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007ea8:	682b      	ldr	r3, [r5, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007eaa:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007eac:	f043 0316 	orr.w	r3, r3, #22
 8007eb0:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007eb2:	696b      	ldr	r3, [r5, #20]
 8007eb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eb8:	616b      	str	r3, [r5, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007eba:	2a00      	cmp	r2, #0
 8007ebc:	d03e      	beq.n	8007f3c <HAL_DMAEx_MultiBufferStart_IT+0x144>
      hdma->Instance->CR  |= DMA_IT_HT;
 8007ebe:	682b      	ldr	r3, [r5, #0]
 8007ec0:	f043 0308 	orr.w	r3, r3, #8
 8007ec4:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma); 
 8007ec6:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ec8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 8007eca:	f043 0301 	orr.w	r3, r3, #1
 8007ece:	602b      	str	r3, [r5, #0]
}
 8007ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007ed4:	488d      	ldr	r0, [pc, #564]	; (800810c <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8007ed6:	21a1      	movs	r1, #161	; 0xa1
 8007ed8:	f7fb fe80 	bl	8003bdc <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007edc:	68a0      	ldr	r0, [r4, #8]
 8007ede:	2880      	cmp	r0, #128	; 0x80
 8007ee0:	d19b      	bne.n	8007e1a <HAL_DMAEx_MultiBufferStart_IT+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8007ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 8007ee6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8007ee8:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007eee:	4b88      	ldr	r3, [pc, #544]	; (8008110 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8007ef0:	429d      	cmp	r5, r3
 8007ef2:	d929      	bls.n	8007f48 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8007ef4:	3ba8      	subs	r3, #168	; 0xa8
 8007ef6:	4987      	ldr	r1, [pc, #540]	; (8008114 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8007ef8:	4a81      	ldr	r2, [pc, #516]	; (8008100 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8007efa:	429d      	cmp	r5, r3
 8007efc:	bf18      	it	ne
 8007efe:	428d      	cmpne	r5, r1
 8007f00:	bf14      	ite	ne
 8007f02:	2301      	movne	r3, #1
 8007f04:	2300      	moveq	r3, #0
 8007f06:	4295      	cmp	r5, r2
 8007f08:	bf0c      	ite	eq
 8007f0a:	2300      	moveq	r3, #0
 8007f0c:	f003 0301 	andne.w	r3, r3, #1
 8007f10:	b113      	cbz	r3, 8007f18 <HAL_DMAEx_MultiBufferStart_IT+0x120>
 8007f12:	4b7c      	ldr	r3, [pc, #496]	; (8008104 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8007f14:	429d      	cmp	r5, r3
 8007f16:	d15a      	bne.n	8007fce <HAL_DMAEx_MultiBufferStart_IT+0x1d6>
 8007f18:	4b7b      	ldr	r3, [pc, #492]	; (8008108 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8007f1a:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f1c:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007f1e:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007f20:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007f22:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f24:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007f26:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007f28:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007f2a:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007f2c:	4b76      	ldr	r3, [pc, #472]	; (8008108 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8007f2e:	609a      	str	r2, [r3, #8]
 8007f30:	e7ba      	b.n	8007ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    hdma->Instance->PAR = DstAddress;
 8007f32:	f8c5 a008 	str.w	sl, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 8007f36:	f8c5 900c 	str.w	r9, [r5, #12]
 8007f3a:	e793      	b.n	8007e64 <HAL_DMAEx_MultiBufferStart_IT+0x6c>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007f3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1bd      	bne.n	8007ebe <HAL_DMAEx_MultiBufferStart_IT+0xc6>
 8007f42:	e7c0      	b.n	8007ec6 <HAL_DMAEx_MultiBufferStart_IT+0xce>
  __HAL_LOCK(hdma);
 8007f44:	2002      	movs	r0, #2
 8007f46:	e778      	b.n	8007e3a <HAL_DMAEx_MultiBufferStart_IT+0x42>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007f48:	4b73      	ldr	r3, [pc, #460]	; (8008118 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8007f4a:	429d      	cmp	r5, r3
 8007f4c:	d91f      	bls.n	8007f8e <HAL_DMAEx_MultiBufferStart_IT+0x196>
 8007f4e:	3b48      	subs	r3, #72	; 0x48
 8007f50:	4970      	ldr	r1, [pc, #448]	; (8008114 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8007f52:	4a6b      	ldr	r2, [pc, #428]	; (8008100 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8007f54:	429d      	cmp	r5, r3
 8007f56:	bf18      	it	ne
 8007f58:	428d      	cmpne	r5, r1
 8007f5a:	bf14      	ite	ne
 8007f5c:	2301      	movne	r3, #1
 8007f5e:	2300      	moveq	r3, #0
 8007f60:	4295      	cmp	r5, r2
 8007f62:	bf0c      	ite	eq
 8007f64:	2300      	moveq	r3, #0
 8007f66:	f003 0301 	andne.w	r3, r3, #1
 8007f6a:	b11b      	cbz	r3, 8007f74 <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 8007f6c:	4b65      	ldr	r3, [pc, #404]	; (8008104 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8007f6e:	429d      	cmp	r5, r3
 8007f70:	f040 8152 	bne.w	8008218 <HAL_DMAEx_MultiBufferStart_IT+0x420>
 8007f74:	4b69      	ldr	r3, [pc, #420]	; (800811c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8007f76:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f78:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007f7a:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007f7c:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007f7e:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f80:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007f82:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007f84:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007f86:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007f88:	4b64      	ldr	r3, [pc, #400]	; (800811c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8007f8a:	60da      	str	r2, [r3, #12]
 8007f8c:	e78c      	b.n	8007ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007f8e:	4b61      	ldr	r3, [pc, #388]	; (8008114 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8007f90:	495a      	ldr	r1, [pc, #360]	; (80080fc <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8007f92:	4a5b      	ldr	r2, [pc, #364]	; (8008100 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8007f94:	429d      	cmp	r5, r3
 8007f96:	bf18      	it	ne
 8007f98:	428d      	cmpne	r5, r1
 8007f9a:	bf14      	ite	ne
 8007f9c:	2301      	movne	r3, #1
 8007f9e:	2300      	moveq	r3, #0
 8007fa0:	4295      	cmp	r5, r2
 8007fa2:	bf0c      	ite	eq
 8007fa4:	2300      	moveq	r3, #0
 8007fa6:	f003 0301 	andne.w	r3, r3, #1
 8007faa:	b11b      	cbz	r3, 8007fb4 <HAL_DMAEx_MultiBufferStart_IT+0x1bc>
 8007fac:	4b55      	ldr	r3, [pc, #340]	; (8008104 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8007fae:	429d      	cmp	r5, r3
 8007fb0:	f040 80be 	bne.w	8008130 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8007fb4:	4b59      	ldr	r3, [pc, #356]	; (800811c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8007fb6:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007fb8:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007fba:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007fbc:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007fbe:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007fc0:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007fc2:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007fc4:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007fc6:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007fc8:	4b54      	ldr	r3, [pc, #336]	; (800811c <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8007fca:	609a      	str	r2, [r3, #8]
 8007fcc:	e76c      	b.n	8007ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007fce:	3b48      	subs	r3, #72	; 0x48
 8007fd0:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8007fd4:	3218      	adds	r2, #24
 8007fd6:	429d      	cmp	r5, r3
 8007fd8:	bf18      	it	ne
 8007fda:	428d      	cmpne	r5, r1
 8007fdc:	bf14      	ite	ne
 8007fde:	2301      	movne	r3, #1
 8007fe0:	2300      	moveq	r3, #0
 8007fe2:	4295      	cmp	r5, r2
 8007fe4:	bf0c      	ite	eq
 8007fe6:	2300      	moveq	r3, #0
 8007fe8:	f003 0301 	andne.w	r3, r3, #1
 8007fec:	b11b      	cbz	r3, 8007ff6 <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
 8007fee:	4b4c      	ldr	r3, [pc, #304]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8007ff0:	429d      	cmp	r5, r3
 8007ff2:	f040 8215 	bne.w	8008420 <HAL_DMAEx_MultiBufferStart_IT+0x628>
 8007ff6:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007ffa:	4b4a      	ldr	r3, [pc, #296]	; (8008124 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8007ffc:	4a4a      	ldr	r2, [pc, #296]	; (8008128 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8007ffe:	484b      	ldr	r0, [pc, #300]	; (800812c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8008000:	429d      	cmp	r5, r3
 8008002:	bf18      	it	ne
 8008004:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008006:	f842 1c20 	str.w	r1, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800800a:	bf14      	ite	ne
 800800c:	2301      	movne	r3, #1
 800800e:	2300      	moveq	r3, #0
 8008010:	4285      	cmp	r5, r0
 8008012:	bf0c      	ite	eq
 8008014:	2300      	moveq	r3, #0
 8008016:	f003 0301 	andne.w	r3, r3, #1
 800801a:	b11b      	cbz	r3, 8008024 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800801c:	4b40      	ldr	r3, [pc, #256]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800801e:	429d      	cmp	r5, r3
 8008020:	f040 8218 	bne.w	8008454 <HAL_DMAEx_MultiBufferStart_IT+0x65c>
 8008024:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008028:	4b3e      	ldr	r3, [pc, #248]	; (8008124 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800802a:	493f      	ldr	r1, [pc, #252]	; (8008128 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800802c:	483f      	ldr	r0, [pc, #252]	; (800812c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800802e:	429d      	cmp	r5, r3
 8008030:	bf18      	it	ne
 8008032:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008034:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008038:	bf14      	ite	ne
 800803a:	2301      	movne	r3, #1
 800803c:	2300      	moveq	r3, #0
 800803e:	4285      	cmp	r5, r0
 8008040:	bf0c      	ite	eq
 8008042:	2300      	moveq	r3, #0
 8008044:	f003 0301 	andne.w	r3, r3, #1
 8008048:	b11b      	cbz	r3, 8008052 <HAL_DMAEx_MultiBufferStart_IT+0x25a>
 800804a:	4b35      	ldr	r3, [pc, #212]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800804c:	429d      	cmp	r5, r3
 800804e:	f040 8231 	bne.w	80084b4 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8008052:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008056:	4b34      	ldr	r3, [pc, #208]	; (8008128 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8008058:	4932      	ldr	r1, [pc, #200]	; (8008124 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800805a:	4834      	ldr	r0, [pc, #208]	; (800812c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800805c:	429d      	cmp	r5, r3
 800805e:	bf18      	it	ne
 8008060:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008062:	f8c1 23e0 	str.w	r2, [r1, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008066:	bf14      	ite	ne
 8008068:	2301      	movne	r3, #1
 800806a:	2300      	moveq	r3, #0
 800806c:	4285      	cmp	r5, r0
 800806e:	bf0c      	ite	eq
 8008070:	2300      	moveq	r3, #0
 8008072:	f003 0301 	andne.w	r3, r3, #1
 8008076:	b11b      	cbz	r3, 8008080 <HAL_DMAEx_MultiBufferStart_IT+0x288>
 8008078:	4b29      	ldr	r3, [pc, #164]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800807a:	429d      	cmp	r5, r3
 800807c:	f040 8202 	bne.w	8008484 <HAL_DMAEx_MultiBufferStart_IT+0x68c>
 8008080:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008084:	4b28      	ldr	r3, [pc, #160]	; (8008128 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8008086:	4927      	ldr	r1, [pc, #156]	; (8008124 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8008088:	4828      	ldr	r0, [pc, #160]	; (800812c <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800808a:	429d      	cmp	r5, r3
 800808c:	bf18      	it	ne
 800808e:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008090:	f8c1 23e0 	str.w	r2, [r1, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008094:	bf14      	ite	ne
 8008096:	2301      	movne	r3, #1
 8008098:	2300      	moveq	r3, #0
 800809a:	4285      	cmp	r5, r0
 800809c:	bf0c      	ite	eq
 800809e:	2300      	moveq	r3, #0
 80080a0:	f003 0301 	andne.w	r3, r3, #1
 80080a4:	b11b      	cbz	r3, 80080ae <HAL_DMAEx_MultiBufferStart_IT+0x2b6>
 80080a6:	4b1e      	ldr	r3, [pc, #120]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80080a8:	429d      	cmp	r5, r3
 80080aa:	f040 821b 	bne.w	80084e4 <HAL_DMAEx_MultiBufferStart_IT+0x6ec>
 80080ae:	2240      	movs	r2, #64	; 0x40
 80080b0:	e73c      	b.n	8007f2c <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80080b2:	3b48      	subs	r3, #72	; 0x48
 80080b4:	3118      	adds	r1, #24
 80080b6:	3218      	adds	r2, #24
 80080b8:	429d      	cmp	r5, r3
 80080ba:	bf18      	it	ne
 80080bc:	428d      	cmpne	r5, r1
 80080be:	bf14      	ite	ne
 80080c0:	2301      	movne	r3, #1
 80080c2:	2300      	moveq	r3, #0
 80080c4:	4295      	cmp	r5, r2
 80080c6:	bf0c      	ite	eq
 80080c8:	2300      	moveq	r3, #0
 80080ca:	f003 0301 	andne.w	r3, r3, #1
 80080ce:	b11b      	cbz	r3, 80080d8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>
 80080d0:	4b13      	ldr	r3, [pc, #76]	; (8008120 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80080d2:	429d      	cmp	r5, r3
 80080d4:	f040 8115 	bne.w	8008302 <HAL_DMAEx_MultiBufferStart_IT+0x50a>
 80080d8:	4b0b      	ldr	r3, [pc, #44]	; (8008108 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80080da:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80080de:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80080e2:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80080e6:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80080e8:	f44f 7180 	mov.w	r1, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80080ec:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80080ee:	2240      	movs	r2, #64	; 0x40
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80080f0:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80080f2:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80080f4:	e6d6      	b.n	8007ea4 <HAL_DMAEx_MultiBufferStart_IT+0xac>
 80080f6:	bf00      	nop
 80080f8:	40026458 	.word	0x40026458
 80080fc:	40026010 	.word	0x40026010
 8008100:	40026070 	.word	0x40026070
 8008104:	40026470 	.word	0x40026470
 8008108:	40026400 	.word	0x40026400
 800810c:	08028b7c 	.word	0x08028b7c
 8008110:	400260b8 	.word	0x400260b8
 8008114:	40026410 	.word	0x40026410
 8008118:	40026058 	.word	0x40026058
 800811c:	40026000 	.word	0x40026000
 8008120:	40026488 	.word	0x40026488
 8008124:	40026028 	.word	0x40026028
 8008128:	40026428 	.word	0x40026428
 800812c:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008130:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008134:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8008138:	3218      	adds	r2, #24
 800813a:	429d      	cmp	r5, r3
 800813c:	bf18      	it	ne
 800813e:	428d      	cmpne	r5, r1
 8008140:	bf14      	ite	ne
 8008142:	2301      	movne	r3, #1
 8008144:	2300      	moveq	r3, #0
 8008146:	4295      	cmp	r5, r2
 8008148:	bf0c      	ite	eq
 800814a:	2300      	moveq	r3, #0
 800814c:	f003 0301 	andne.w	r3, r3, #1
 8008150:	b11b      	cbz	r3, 800815a <HAL_DMAEx_MultiBufferStart_IT+0x362>
 8008152:	4bab      	ldr	r3, [pc, #684]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008154:	429d      	cmp	r5, r3
 8008156:	f040 81dd 	bne.w	8008514 <HAL_DMAEx_MultiBufferStart_IT+0x71c>
 800815a:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800815e:	4ba9      	ldr	r3, [pc, #676]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008160:	4aa9      	ldr	r2, [pc, #676]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008162:	48aa      	ldr	r0, [pc, #680]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 8008164:	429d      	cmp	r5, r3
 8008166:	bf18      	it	ne
 8008168:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800816a:	f842 1c20 	str.w	r1, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800816e:	bf14      	ite	ne
 8008170:	2301      	movne	r3, #1
 8008172:	2300      	moveq	r3, #0
 8008174:	4285      	cmp	r5, r0
 8008176:	bf0c      	ite	eq
 8008178:	2300      	moveq	r3, #0
 800817a:	f003 0301 	andne.w	r3, r3, #1
 800817e:	b11b      	cbz	r3, 8008188 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8008180:	4b9f      	ldr	r3, [pc, #636]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008182:	429d      	cmp	r5, r3
 8008184:	f040 81df 	bne.w	8008546 <HAL_DMAEx_MultiBufferStart_IT+0x74e>
 8008188:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800818c:	4b9d      	ldr	r3, [pc, #628]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 800818e:	499e      	ldr	r1, [pc, #632]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008190:	489e      	ldr	r0, [pc, #632]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 8008192:	429d      	cmp	r5, r3
 8008194:	bf18      	it	ne
 8008196:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008198:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800819c:	bf14      	ite	ne
 800819e:	2301      	movne	r3, #1
 80081a0:	2300      	moveq	r3, #0
 80081a2:	4285      	cmp	r5, r0
 80081a4:	bf0c      	ite	eq
 80081a6:	2300      	moveq	r3, #0
 80081a8:	f003 0301 	andne.w	r3, r3, #1
 80081ac:	b11b      	cbz	r3, 80081b6 <HAL_DMAEx_MultiBufferStart_IT+0x3be>
 80081ae:	4b94      	ldr	r3, [pc, #592]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80081b0:	429d      	cmp	r5, r3
 80081b2:	f040 8228 	bne.w	8008606 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 80081b6:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80081ba:	4b93      	ldr	r3, [pc, #588]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80081bc:	4991      	ldr	r1, [pc, #580]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80081be:	4893      	ldr	r0, [pc, #588]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80081c0:	429d      	cmp	r5, r3
 80081c2:	bf18      	it	ne
 80081c4:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80081c6:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80081ca:	bf14      	ite	ne
 80081cc:	2301      	movne	r3, #1
 80081ce:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80081d0:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80081d2:	4285      	cmp	r5, r0
 80081d4:	bf0c      	ite	eq
 80081d6:	2300      	moveq	r3, #0
 80081d8:	f003 0301 	andne.w	r3, r3, #1
 80081dc:	b11b      	cbz	r3, 80081e6 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 80081de:	4b88      	ldr	r3, [pc, #544]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80081e0:	429d      	cmp	r5, r3
 80081e2:	f040 81e0 	bne.w	80085a6 <HAL_DMAEx_MultiBufferStart_IT+0x7ae>
 80081e6:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80081ea:	4b86      	ldr	r3, [pc, #536]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80081ec:	4986      	ldr	r1, [pc, #536]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80081ee:	4887      	ldr	r0, [pc, #540]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80081f0:	429d      	cmp	r5, r3
 80081f2:	bf18      	it	ne
 80081f4:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80081f6:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80081fa:	bf14      	ite	ne
 80081fc:	2301      	movne	r3, #1
 80081fe:	2300      	moveq	r3, #0
 8008200:	4285      	cmp	r5, r0
 8008202:	bf0c      	ite	eq
 8008204:	2300      	moveq	r3, #0
 8008206:	f003 0301 	andne.w	r3, r3, #1
 800820a:	b11b      	cbz	r3, 8008214 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
 800820c:	4b7c      	ldr	r3, [pc, #496]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 800820e:	429d      	cmp	r5, r3
 8008210:	f040 8229 	bne.w	8008666 <HAL_DMAEx_MultiBufferStart_IT+0x86e>
 8008214:	2240      	movs	r2, #64	; 0x40
 8008216:	e6d7      	b.n	8007fc8 <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008218:	3b48      	subs	r3, #72	; 0x48
 800821a:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800821e:	3218      	adds	r2, #24
 8008220:	429d      	cmp	r5, r3
 8008222:	bf18      	it	ne
 8008224:	428d      	cmpne	r5, r1
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	4295      	cmp	r5, r2
 800822e:	bf0c      	ite	eq
 8008230:	2300      	moveq	r3, #0
 8008232:	f003 0301 	andne.w	r3, r3, #1
 8008236:	b11b      	cbz	r3, 8008240 <HAL_DMAEx_MultiBufferStart_IT+0x448>
 8008238:	4b71      	ldr	r3, [pc, #452]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 800823a:	429d      	cmp	r5, r3
 800823c:	f040 81cb 	bne.w	80085d6 <HAL_DMAEx_MultiBufferStart_IT+0x7de>
 8008240:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008244:	4b70      	ldr	r3, [pc, #448]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008246:	4a6f      	ldr	r2, [pc, #444]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008248:	4870      	ldr	r0, [pc, #448]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 800824a:	429d      	cmp	r5, r3
 800824c:	bf18      	it	ne
 800824e:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008250:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008254:	bf14      	ite	ne
 8008256:	2301      	movne	r3, #1
 8008258:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800825a:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800825c:	4285      	cmp	r5, r0
 800825e:	bf0c      	ite	eq
 8008260:	2300      	moveq	r3, #0
 8008262:	f003 0301 	andne.w	r3, r3, #1
 8008266:	b11b      	cbz	r3, 8008270 <HAL_DMAEx_MultiBufferStart_IT+0x478>
 8008268:	4b65      	ldr	r3, [pc, #404]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 800826a:	429d      	cmp	r5, r3
 800826c:	f040 8183 	bne.w	8008576 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8008270:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008274:	4b63      	ldr	r3, [pc, #396]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008276:	4964      	ldr	r1, [pc, #400]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008278:	4864      	ldr	r0, [pc, #400]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 800827a:	429d      	cmp	r5, r3
 800827c:	bf18      	it	ne
 800827e:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008280:	f841 2c1c 	str.w	r2, [r1, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008284:	bf14      	ite	ne
 8008286:	2301      	movne	r3, #1
 8008288:	2300      	moveq	r3, #0
 800828a:	4285      	cmp	r5, r0
 800828c:	bf0c      	ite	eq
 800828e:	2300      	moveq	r3, #0
 8008290:	f003 0301 	andne.w	r3, r3, #1
 8008294:	b11b      	cbz	r3, 800829e <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
 8008296:	4b5a      	ldr	r3, [pc, #360]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008298:	429d      	cmp	r5, r3
 800829a:	f040 81fa 	bne.w	8008692 <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 800829e:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80082a2:	4b59      	ldr	r3, [pc, #356]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80082a4:	4957      	ldr	r1, [pc, #348]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80082a6:	4859      	ldr	r0, [pc, #356]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80082a8:	429d      	cmp	r5, r3
 80082aa:	bf18      	it	ne
 80082ac:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80082ae:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80082b2:	bf14      	ite	ne
 80082b4:	2301      	movne	r3, #1
 80082b6:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80082b8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80082ba:	4285      	cmp	r5, r0
 80082bc:	bf0c      	ite	eq
 80082be:	2300      	moveq	r3, #0
 80082c0:	f003 0301 	andne.w	r3, r3, #1
 80082c4:	b11b      	cbz	r3, 80082ce <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 80082c6:	4b4e      	ldr	r3, [pc, #312]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80082c8:	429d      	cmp	r5, r3
 80082ca:	f040 81b4 	bne.w	8008636 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 80082ce:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80082d2:	4b4d      	ldr	r3, [pc, #308]	; (8008408 <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80082d4:	494b      	ldr	r1, [pc, #300]	; (8008404 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80082d6:	484d      	ldr	r0, [pc, #308]	; (800840c <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80082d8:	429d      	cmp	r5, r3
 80082da:	bf18      	it	ne
 80082dc:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80082de:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80082e2:	bf14      	ite	ne
 80082e4:	2301      	movne	r3, #1
 80082e6:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80082e8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80082ea:	4285      	cmp	r5, r0
 80082ec:	bf0c      	ite	eq
 80082ee:	2300      	moveq	r3, #0
 80082f0:	f003 0301 	andne.w	r3, r3, #1
 80082f4:	b11b      	cbz	r3, 80082fe <HAL_DMAEx_MultiBufferStart_IT+0x506>
 80082f6:	4b42      	ldr	r3, [pc, #264]	; (8008400 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80082f8:	429d      	cmp	r5, r3
 80082fa:	f040 81e0 	bne.w	80086be <HAL_DMAEx_MultiBufferStart_IT+0x8c6>
 80082fe:	2240      	movs	r2, #64	; 0x40
 8008300:	e642      	b.n	8007f88 <HAL_DMAEx_MultiBufferStart_IT+0x190>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008302:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008306:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 800830a:	3218      	adds	r2, #24
 800830c:	429d      	cmp	r5, r3
 800830e:	bf18      	it	ne
 8008310:	428d      	cmpne	r5, r1
 8008312:	bf14      	ite	ne
 8008314:	2301      	movne	r3, #1
 8008316:	2300      	moveq	r3, #0
 8008318:	4295      	cmp	r5, r2
 800831a:	bf0c      	ite	eq
 800831c:	2300      	moveq	r3, #0
 800831e:	f003 0301 	andne.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	f000 81f5 	beq.w	8008712 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8008328:	4b39      	ldr	r3, [pc, #228]	; (8008410 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 800832a:	429d      	cmp	r5, r3
 800832c:	f000 81f1 	beq.w	8008712 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8008330:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008334:	4b37      	ldr	r3, [pc, #220]	; (8008414 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008336:	4a38      	ldr	r2, [pc, #224]	; (8008418 <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 8008338:	4838      	ldr	r0, [pc, #224]	; (800841c <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 800833a:	429d      	cmp	r5, r3
 800833c:	bf18      	it	ne
 800833e:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008340:	f842 1c34 	str.w	r1, [r2, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008344:	bf14      	ite	ne
 8008346:	2301      	movne	r3, #1
 8008348:	2300      	moveq	r3, #0
 800834a:	4285      	cmp	r5, r0
 800834c:	bf0c      	ite	eq
 800834e:	2300      	moveq	r3, #0
 8008350:	f003 0301 	andne.w	r3, r3, #1
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 81d9 	beq.w	800870c <HAL_DMAEx_MultiBufferStart_IT+0x914>
 800835a:	4b2d      	ldr	r3, [pc, #180]	; (8008410 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 800835c:	429d      	cmp	r5, r3
 800835e:	f000 81d5 	beq.w	800870c <HAL_DMAEx_MultiBufferStart_IT+0x914>
 8008362:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008366:	4b2b      	ldr	r3, [pc, #172]	; (8008414 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008368:	492b      	ldr	r1, [pc, #172]	; (8008418 <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 800836a:	482c      	ldr	r0, [pc, #176]	; (800841c <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 800836c:	429d      	cmp	r5, r3
 800836e:	bf18      	it	ne
 8008370:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008372:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008376:	bf14      	ite	ne
 8008378:	2301      	movne	r3, #1
 800837a:	2300      	moveq	r3, #0
 800837c:	4285      	cmp	r5, r0
 800837e:	bf0c      	ite	eq
 8008380:	2300      	moveq	r3, #0
 8008382:	f003 0301 	andne.w	r3, r3, #1
 8008386:	2b00      	cmp	r3, #0
 8008388:	f000 81b5 	beq.w	80086f6 <HAL_DMAEx_MultiBufferStart_IT+0x8fe>
 800838c:	4b20      	ldr	r3, [pc, #128]	; (8008410 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 800838e:	429d      	cmp	r5, r3
 8008390:	f000 81b1 	beq.w	80086f6 <HAL_DMAEx_MultiBufferStart_IT+0x8fe>
 8008394:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008398:	4b1e      	ldr	r3, [pc, #120]	; (8008414 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 800839a:	491f      	ldr	r1, [pc, #124]	; (8008418 <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 800839c:	481f      	ldr	r0, [pc, #124]	; (800841c <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 800839e:	429d      	cmp	r5, r3
 80083a0:	bf18      	it	ne
 80083a2:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80083a4:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80083a8:	bf14      	ite	ne
 80083aa:	2301      	movne	r3, #1
 80083ac:	2300      	moveq	r3, #0
 80083ae:	4285      	cmp	r5, r0
 80083b0:	bf0c      	ite	eq
 80083b2:	2300      	moveq	r3, #0
 80083b4:	f003 0301 	andne.w	r3, r3, #1
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 8199 	beq.w	80086f0 <HAL_DMAEx_MultiBufferStart_IT+0x8f8>
 80083be:	4b14      	ldr	r3, [pc, #80]	; (8008410 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 80083c0:	429d      	cmp	r5, r3
 80083c2:	f000 8195 	beq.w	80086f0 <HAL_DMAEx_MultiBufferStart_IT+0x8f8>
 80083c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80083ca:	4b12      	ldr	r3, [pc, #72]	; (8008414 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 80083cc:	4912      	ldr	r1, [pc, #72]	; (8008418 <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 80083ce:	4813      	ldr	r0, [pc, #76]	; (800841c <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 80083d0:	429d      	cmp	r5, r3
 80083d2:	bf18      	it	ne
 80083d4:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80083d6:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80083da:	bf14      	ite	ne
 80083dc:	2301      	movne	r3, #1
 80083de:	2300      	moveq	r3, #0
 80083e0:	4285      	cmp	r5, r0
 80083e2:	bf0c      	ite	eq
 80083e4:	2300      	moveq	r3, #0
 80083e6:	f003 0301 	andne.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	f000 817c 	beq.w	80086e8 <HAL_DMAEx_MultiBufferStart_IT+0x8f0>
 80083f0:	4b07      	ldr	r3, [pc, #28]	; (8008410 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 80083f2:	429d      	cmp	r5, r3
 80083f4:	f000 8178 	beq.w	80086e8 <HAL_DMAEx_MultiBufferStart_IT+0x8f0>
 80083f8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80083fc:	e552      	b.n	8007ea4 <HAL_DMAEx_MultiBufferStart_IT+0xac>
 80083fe:	bf00      	nop
 8008400:	40026488 	.word	0x40026488
 8008404:	40026428 	.word	0x40026428
 8008408:	40026028 	.word	0x40026028
 800840c:	40026088 	.word	0x40026088
 8008410:	400264a0 	.word	0x400264a0
 8008414:	40026040 	.word	0x40026040
 8008418:	40026440 	.word	0x40026440
 800841c:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008420:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008424:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8008428:	3218      	adds	r2, #24
 800842a:	429d      	cmp	r5, r3
 800842c:	bf18      	it	ne
 800842e:	428d      	cmpne	r5, r1
 8008430:	bf14      	ite	ne
 8008432:	2301      	movne	r3, #1
 8008434:	2300      	moveq	r3, #0
 8008436:	4295      	cmp	r5, r2
 8008438:	bf0c      	ite	eq
 800843a:	2300      	moveq	r3, #0
 800843c:	f003 0301 	andne.w	r3, r3, #1
 8008440:	2b00      	cmp	r3, #0
 8008442:	f000 816c 	beq.w	800871e <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8008446:	4bad      	ldr	r3, [pc, #692]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008448:	429d      	cmp	r5, r3
 800844a:	f000 8168 	beq.w	800871e <HAL_DMAEx_MultiBufferStart_IT+0x926>
 800844e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008452:	e5d2      	b.n	8007ffa <HAL_DMAEx_MultiBufferStart_IT+0x202>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008454:	4baa      	ldr	r3, [pc, #680]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008456:	49ab      	ldr	r1, [pc, #684]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008458:	4aab      	ldr	r2, [pc, #684]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800845a:	429d      	cmp	r5, r3
 800845c:	bf18      	it	ne
 800845e:	428d      	cmpne	r5, r1
 8008460:	bf14      	ite	ne
 8008462:	2301      	movne	r3, #1
 8008464:	2300      	moveq	r3, #0
 8008466:	4295      	cmp	r5, r2
 8008468:	bf0c      	ite	eq
 800846a:	2300      	moveq	r3, #0
 800846c:	f003 0301 	andne.w	r3, r3, #1
 8008470:	2b00      	cmp	r3, #0
 8008472:	f000 815a 	beq.w	800872a <HAL_DMAEx_MultiBufferStart_IT+0x932>
 8008476:	4ba1      	ldr	r3, [pc, #644]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008478:	429d      	cmp	r5, r3
 800847a:	f000 8156 	beq.w	800872a <HAL_DMAEx_MultiBufferStart_IT+0x932>
 800847e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008482:	e5d1      	b.n	8008028 <HAL_DMAEx_MultiBufferStart_IT+0x230>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008484:	4b9f      	ldr	r3, [pc, #636]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008486:	499e      	ldr	r1, [pc, #632]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008488:	4a9f      	ldr	r2, [pc, #636]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800848a:	429d      	cmp	r5, r3
 800848c:	bf18      	it	ne
 800848e:	428d      	cmpne	r5, r1
 8008490:	bf14      	ite	ne
 8008492:	2301      	movne	r3, #1
 8008494:	2300      	moveq	r3, #0
 8008496:	4295      	cmp	r5, r2
 8008498:	bf0c      	ite	eq
 800849a:	2300      	moveq	r3, #0
 800849c:	f003 0301 	andne.w	r3, r3, #1
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f000 813f 	beq.w	8008724 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 80084a6:	4b95      	ldr	r3, [pc, #596]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80084a8:	429d      	cmp	r5, r3
 80084aa:	f000 813b 	beq.w	8008724 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 80084ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084b2:	e5e7      	b.n	8008084 <HAL_DMAEx_MultiBufferStart_IT+0x28c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80084b4:	4b93      	ldr	r3, [pc, #588]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 80084b6:	4992      	ldr	r1, [pc, #584]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80084b8:	4a93      	ldr	r2, [pc, #588]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 80084ba:	429d      	cmp	r5, r3
 80084bc:	bf18      	it	ne
 80084be:	428d      	cmpne	r5, r1
 80084c0:	bf14      	ite	ne
 80084c2:	2301      	movne	r3, #1
 80084c4:	2300      	moveq	r3, #0
 80084c6:	4295      	cmp	r5, r2
 80084c8:	bf0c      	ite	eq
 80084ca:	2300      	moveq	r3, #0
 80084cc:	f003 0301 	andne.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	f000 812d 	beq.w	8008730 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 80084d6:	4b89      	ldr	r3, [pc, #548]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80084d8:	429d      	cmp	r5, r3
 80084da:	f000 8129 	beq.w	8008730 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 80084de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80084e2:	e5b8      	b.n	8008056 <HAL_DMAEx_MultiBufferStart_IT+0x25e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80084e4:	4b87      	ldr	r3, [pc, #540]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 80084e6:	4986      	ldr	r1, [pc, #536]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80084e8:	4a87      	ldr	r2, [pc, #540]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 80084ea:	429d      	cmp	r5, r3
 80084ec:	bf18      	it	ne
 80084ee:	428d      	cmpne	r5, r1
 80084f0:	bf14      	ite	ne
 80084f2:	2301      	movne	r3, #1
 80084f4:	2300      	moveq	r3, #0
 80084f6:	4295      	cmp	r5, r2
 80084f8:	bf0c      	ite	eq
 80084fa:	2300      	moveq	r3, #0
 80084fc:	f003 0301 	andne.w	r3, r3, #1
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 8109 	beq.w	8008718 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 8008506:	4b7d      	ldr	r3, [pc, #500]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008508:	429d      	cmp	r5, r3
 800850a:	f000 8105 	beq.w	8008718 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 800850e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008512:	e50b      	b.n	8007f2c <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008514:	3b48      	subs	r3, #72	; 0x48
 8008516:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800851a:	3218      	adds	r2, #24
 800851c:	429d      	cmp	r5, r3
 800851e:	bf18      	it	ne
 8008520:	428d      	cmpne	r5, r1
 8008522:	bf14      	ite	ne
 8008524:	2301      	movne	r3, #1
 8008526:	2300      	moveq	r3, #0
 8008528:	4295      	cmp	r5, r2
 800852a:	bf0c      	ite	eq
 800852c:	2300      	moveq	r3, #0
 800852e:	f003 0301 	andne.w	r3, r3, #1
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8111 	beq.w	800875a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8008538:	4b70      	ldr	r3, [pc, #448]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800853a:	429d      	cmp	r5, r3
 800853c:	f000 810d 	beq.w	800875a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8008540:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008544:	e60b      	b.n	800815e <HAL_DMAEx_MultiBufferStart_IT+0x366>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008546:	4b6f      	ldr	r3, [pc, #444]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008548:	496d      	ldr	r1, [pc, #436]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 800854a:	4a6f      	ldr	r2, [pc, #444]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800854c:	429d      	cmp	r5, r3
 800854e:	bf18      	it	ne
 8008550:	428d      	cmpne	r5, r1
 8008552:	bf14      	ite	ne
 8008554:	2301      	movne	r3, #1
 8008556:	2300      	moveq	r3, #0
 8008558:	4295      	cmp	r5, r2
 800855a:	bf0c      	ite	eq
 800855c:	2300      	moveq	r3, #0
 800855e:	f003 0301 	andne.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	f000 80ed 	beq.w	8008742 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 8008568:	4b64      	ldr	r3, [pc, #400]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800856a:	429d      	cmp	r5, r3
 800856c:	f000 80e9 	beq.w	8008742 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 8008570:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008574:	e60a      	b.n	800818c <HAL_DMAEx_MultiBufferStart_IT+0x394>
 8008576:	4b62      	ldr	r3, [pc, #392]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008578:	4962      	ldr	r1, [pc, #392]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 800857a:	4a63      	ldr	r2, [pc, #396]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800857c:	429d      	cmp	r5, r3
 800857e:	bf18      	it	ne
 8008580:	428d      	cmpne	r5, r1
 8008582:	bf14      	ite	ne
 8008584:	2301      	movne	r3, #1
 8008586:	2300      	moveq	r3, #0
 8008588:	4295      	cmp	r5, r2
 800858a:	bf0c      	ite	eq
 800858c:	2300      	moveq	r3, #0
 800858e:	f003 0301 	andne.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	f000 80e7 	beq.w	8008766 <HAL_DMAEx_MultiBufferStart_IT+0x96e>
 8008598:	4b58      	ldr	r3, [pc, #352]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800859a:	429d      	cmp	r5, r3
 800859c:	f000 80e3 	beq.w	8008766 <HAL_DMAEx_MultiBufferStart_IT+0x96e>
 80085a0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80085a4:	e666      	b.n	8008274 <HAL_DMAEx_MultiBufferStart_IT+0x47c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80085a6:	4b56      	ldr	r3, [pc, #344]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80085a8:	4956      	ldr	r1, [pc, #344]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 80085aa:	4a57      	ldr	r2, [pc, #348]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 80085ac:	429d      	cmp	r5, r3
 80085ae:	bf18      	it	ne
 80085b0:	428d      	cmpne	r5, r1
 80085b2:	bf14      	ite	ne
 80085b4:	2301      	movne	r3, #1
 80085b6:	2300      	moveq	r3, #0
 80085b8:	4295      	cmp	r5, r2
 80085ba:	bf0c      	ite	eq
 80085bc:	2300      	moveq	r3, #0
 80085be:	f003 0301 	andne.w	r3, r3, #1
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 80ba 	beq.w	800873c <HAL_DMAEx_MultiBufferStart_IT+0x944>
 80085c8:	4b4c      	ldr	r3, [pc, #304]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80085ca:	429d      	cmp	r5, r3
 80085cc:	f000 80b6 	beq.w	800873c <HAL_DMAEx_MultiBufferStart_IT+0x944>
 80085d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80085d4:	e609      	b.n	80081ea <HAL_DMAEx_MultiBufferStart_IT+0x3f2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80085d6:	3b48      	subs	r3, #72	; 0x48
 80085d8:	3118      	adds	r1, #24
 80085da:	3218      	adds	r2, #24
 80085dc:	429d      	cmp	r5, r3
 80085de:	bf18      	it	ne
 80085e0:	428d      	cmpne	r5, r1
 80085e2:	bf14      	ite	ne
 80085e4:	2301      	movne	r3, #1
 80085e6:	2300      	moveq	r3, #0
 80085e8:	4295      	cmp	r5, r2
 80085ea:	bf0c      	ite	eq
 80085ec:	2300      	moveq	r3, #0
 80085ee:	f003 0301 	andne.w	r3, r3, #1
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 80b4 	beq.w	8008760 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 80085f8:	4b40      	ldr	r3, [pc, #256]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80085fa:	429d      	cmp	r5, r3
 80085fc:	f000 80b0 	beq.w	8008760 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 8008600:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008604:	e61e      	b.n	8008244 <HAL_DMAEx_MultiBufferStart_IT+0x44c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008606:	4b3f      	ldr	r3, [pc, #252]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008608:	493d      	ldr	r1, [pc, #244]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 800860a:	4a3f      	ldr	r2, [pc, #252]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800860c:	429d      	cmp	r5, r3
 800860e:	bf18      	it	ne
 8008610:	428d      	cmpne	r5, r1
 8008612:	bf14      	ite	ne
 8008614:	2301      	movne	r3, #1
 8008616:	2300      	moveq	r3, #0
 8008618:	4295      	cmp	r5, r2
 800861a:	bf0c      	ite	eq
 800861c:	2300      	moveq	r3, #0
 800861e:	f003 0301 	andne.w	r3, r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 8093 	beq.w	800874e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8008628:	4b34      	ldr	r3, [pc, #208]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800862a:	429d      	cmp	r5, r3
 800862c:	f000 808f 	beq.w	800874e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8008630:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008634:	e5c1      	b.n	80081ba <HAL_DMAEx_MultiBufferStart_IT+0x3c2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008636:	4b32      	ldr	r3, [pc, #200]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008638:	4932      	ldr	r1, [pc, #200]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 800863a:	4a33      	ldr	r2, [pc, #204]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800863c:	429d      	cmp	r5, r3
 800863e:	bf18      	it	ne
 8008640:	428d      	cmpne	r5, r1
 8008642:	bf14      	ite	ne
 8008644:	2301      	movne	r3, #1
 8008646:	2300      	moveq	r3, #0
 8008648:	4295      	cmp	r5, r2
 800864a:	bf0c      	ite	eq
 800864c:	2300      	moveq	r3, #0
 800864e:	f003 0301 	andne.w	r3, r3, #1
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 808a 	beq.w	800876c <HAL_DMAEx_MultiBufferStart_IT+0x974>
 8008658:	4b28      	ldr	r3, [pc, #160]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800865a:	429d      	cmp	r5, r3
 800865c:	f000 8086 	beq.w	800876c <HAL_DMAEx_MultiBufferStart_IT+0x974>
 8008660:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008664:	e635      	b.n	80082d2 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008666:	4b27      	ldr	r3, [pc, #156]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008668:	4925      	ldr	r1, [pc, #148]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 800866a:	4a27      	ldr	r2, [pc, #156]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 800866c:	429d      	cmp	r5, r3
 800866e:	bf18      	it	ne
 8008670:	428d      	cmpne	r5, r1
 8008672:	bf14      	ite	ne
 8008674:	2301      	movne	r3, #1
 8008676:	2300      	moveq	r3, #0
 8008678:	4295      	cmp	r5, r2
 800867a:	bf0c      	ite	eq
 800867c:	2300      	moveq	r3, #0
 800867e:	f003 0301 	andne.w	r3, r3, #1
 8008682:	2b00      	cmp	r3, #0
 8008684:	d060      	beq.n	8008748 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8008686:	4b1d      	ldr	r3, [pc, #116]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008688:	429d      	cmp	r5, r3
 800868a:	d05d      	beq.n	8008748 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 800868c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008690:	e49a      	b.n	8007fc8 <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008692:	4b1c      	ldr	r3, [pc, #112]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008694:	491a      	ldr	r1, [pc, #104]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008696:	4a1c      	ldr	r2, [pc, #112]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008698:	429d      	cmp	r5, r3
 800869a:	bf18      	it	ne
 800869c:	428d      	cmpne	r5, r1
 800869e:	bf14      	ite	ne
 80086a0:	2301      	movne	r3, #1
 80086a2:	2300      	moveq	r3, #0
 80086a4:	4295      	cmp	r5, r2
 80086a6:	bf0c      	ite	eq
 80086a8:	2300      	moveq	r3, #0
 80086aa:	f003 0301 	andne.w	r3, r3, #1
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d050      	beq.n	8008754 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80086b2:	4b12      	ldr	r3, [pc, #72]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80086b4:	429d      	cmp	r5, r3
 80086b6:	d04d      	beq.n	8008754 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 80086b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80086bc:	e5f1      	b.n	80082a2 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80086be:	4b11      	ldr	r3, [pc, #68]	; (8008704 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 80086c0:	490f      	ldr	r1, [pc, #60]	; (8008700 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80086c2:	4a11      	ldr	r2, [pc, #68]	; (8008708 <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 80086c4:	429d      	cmp	r5, r3
 80086c6:	bf18      	it	ne
 80086c8:	428d      	cmpne	r5, r1
 80086ca:	bf14      	ite	ne
 80086cc:	2301      	movne	r3, #1
 80086ce:	2300      	moveq	r3, #0
 80086d0:	4295      	cmp	r5, r2
 80086d2:	bf0c      	ite	eq
 80086d4:	2300      	moveq	r3, #0
 80086d6:	f003 0301 	andne.w	r3, r3, #1
 80086da:	b363      	cbz	r3, 8008736 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 80086dc:	4b07      	ldr	r3, [pc, #28]	; (80086fc <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80086de:	429d      	cmp	r5, r3
 80086e0:	d029      	beq.n	8008736 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 80086e2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80086e6:	e44f      	b.n	8007f88 <HAL_DMAEx_MultiBufferStart_IT+0x190>
 80086e8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80086ec:	f7ff bbda 	b.w	8007ea4 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80086f0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80086f4:	e669      	b.n	80083ca <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80086f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80086fa:	e64d      	b.n	8008398 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>
 80086fc:	400264a0 	.word	0x400264a0
 8008700:	40026440 	.word	0x40026440
 8008704:	40026040 	.word	0x40026040
 8008708:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800870c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008710:	e629      	b.n	8008366 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008712:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008716:	e60d      	b.n	8008334 <HAL_DMAEx_MultiBufferStart_IT+0x53c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008718:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800871c:	e406      	b.n	8007f2c <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800871e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008722:	e46a      	b.n	8007ffa <HAL_DMAEx_MultiBufferStart_IT+0x202>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008724:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008728:	e4ac      	b.n	8008084 <HAL_DMAEx_MultiBufferStart_IT+0x28c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800872a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800872e:	e47b      	b.n	8008028 <HAL_DMAEx_MultiBufferStart_IT+0x230>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008730:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008734:	e48f      	b.n	8008056 <HAL_DMAEx_MultiBufferStart_IT+0x25e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008736:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800873a:	e425      	b.n	8007f88 <HAL_DMAEx_MultiBufferStart_IT+0x190>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800873c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008740:	e553      	b.n	80081ea <HAL_DMAEx_MultiBufferStart_IT+0x3f2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008742:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008746:	e521      	b.n	800818c <HAL_DMAEx_MultiBufferStart_IT+0x394>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008748:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800874c:	e43c      	b.n	8007fc8 <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800874e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008752:	e532      	b.n	80081ba <HAL_DMAEx_MultiBufferStart_IT+0x3c2>
 8008754:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008758:	e5a3      	b.n	80082a2 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800875a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800875e:	e4fe      	b.n	800815e <HAL_DMAEx_MultiBufferStart_IT+0x366>
 8008760:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008764:	e56e      	b.n	8008244 <HAL_DMAEx_MultiBufferStart_IT+0x44c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008766:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800876a:	e583      	b.n	8008274 <HAL_DMAEx_MultiBufferStart_IT+0x47c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800876c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008770:	e5af      	b.n	80082d2 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8008772:	bf00      	nop

08008774 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8008774:	b530      	push	{r4, r5, lr}
  __IO uint32_t tmpreg = 0;
 8008776:	2300      	movs	r3, #0
{
 8008778:	b083      	sub	sp, #12
 800877a:	4605      	mov	r5, r0
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800877c:	f241 0418 	movw	r4, #4120	; 0x1018
  __IO uint32_t tmpreg = 0;
 8008780:	9301      	str	r3, [sp, #4]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008782:	2001      	movs	r0, #1
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	591a      	ldr	r2, [r3, r4]
 8008788:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800878c:	511a      	str	r2, [r3, r4]
  tmpreg = (heth->Instance)->DMAOMR;
 800878e:	591b      	ldr	r3, [r3, r4]
 8008790:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008792:	f7fd ffb7 	bl	8006704 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8008796:	682b      	ldr	r3, [r5, #0]
 8008798:	9a01      	ldr	r2, [sp, #4]
 800879a:	511a      	str	r2, [r3, r4]
}
 800879c:	b003      	add	sp, #12
 800879e:	bd30      	pop	{r4, r5, pc}

080087a0 <ETH_MACDMAConfig>:
{
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a2:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80087a4:	2900      	cmp	r1, #0
 80087a6:	d15e      	bne.n	8008866 <ETH_MACDMAConfig+0xc6>
 80087a8:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 80087ac:	4319      	orrs	r1, r3
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80087ae:	69e3      	ldr	r3, [r4, #28]
 80087b0:	b90b      	cbnz	r3, 80087b6 <ETH_MACDMAConfig+0x16>
 80087b2:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  tmpreg = (heth->Instance)->MACCR;
 80087b6:	6822      	ldr	r2, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80087b8:	2001      	movs	r0, #1
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80087ba:	4b2f      	ldr	r3, [pc, #188]	; (8008878 <ETH_MACDMAConfig+0xd8>)
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80087bc:	2600      	movs	r6, #0
  tmpreg = (heth->Instance)->MACCR;
 80087be:	6815      	ldr	r5, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80087c0:	402b      	ands	r3, r5
    tmpreg = (heth->Instance)->DMAOMR;
 80087c2:	f241 0518 	movw	r5, #4120	; 0x1018
 80087c6:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80087c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80087cc:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 80087ce:	6817      	ldr	r7, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80087d0:	f7fd ff98 	bl	8006704 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80087d4:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80087d6:	2240      	movs	r2, #64	; 0x40
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80087d8:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 80087da:	601f      	str	r7, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80087dc:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 80087de:	685f      	ldr	r7, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80087e0:	f7fd ff90 	bl	8006704 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80087e4:	6823      	ldr	r3, [r4, #0]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80087e6:	f64f 7141 	movw	r1, #65345	; 0xff41
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80087ea:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 80087ec:	605f      	str	r7, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80087ee:	609e      	str	r6, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80087f0:	60de      	str	r6, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 80087f2:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80087f4:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80087f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80087fa:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 80087fc:	699f      	ldr	r7, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80087fe:	f7fd ff81 	bl	8006704 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8008802:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008804:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 8008806:	619f      	str	r7, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8008808:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 800880a:	69de      	ldr	r6, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800880c:	f7fd ff7a 	bl	8006704 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8008810:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008812:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8008814:	4919      	ldr	r1, [pc, #100]	; (800887c <ETH_MACDMAConfig+0xdc>)
    (heth->Instance)->MACVLANTR = tmpreg;
 8008816:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 8008818:	595a      	ldr	r2, [r3, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800881a:	4011      	ands	r1, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800881c:	4a18      	ldr	r2, [pc, #96]	; (8008880 <ETH_MACDMAConfig+0xe0>)
 800881e:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8008820:	515a      	str	r2, [r3, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8008822:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008824:	f7fd ff6e 	bl	8006704 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8008828:	6823      	ldr	r3, [r4, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800882a:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800882c:	4a15      	ldr	r2, [pc, #84]	; (8008884 <ETH_MACDMAConfig+0xe4>)
    (heth->Instance)->DMAOMR = tmpreg;
 800882e:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008834:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 8008836:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008838:	f7fd ff64 	bl	8006704 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800883c:	6823      	ldr	r3, [r4, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800883e:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 8008840:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008844:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 8008846:	600d      	str	r5, [r1, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008848:	d105      	bne.n	8008856 <ETH_MACDMAConfig+0xb6>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800884a:	f241 011c 	movw	r1, #4124	; 0x101c
 800884e:	4a0e      	ldr	r2, [pc, #56]	; (8008888 <ETH_MACDMAConfig+0xe8>)
 8008850:	5858      	ldr	r0, [r3, r1]
 8008852:	4302      	orrs	r2, r0
 8008854:	505a      	str	r2, [r3, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8008856:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8008858:	490c      	ldr	r1, [pc, #48]	; (800888c <ETH_MACDMAConfig+0xec>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800885a:	8898      	ldrh	r0, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800885c:	4a0c      	ldr	r2, [pc, #48]	; (8008890 <ETH_MACDMAConfig+0xf0>)
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800885e:	6008      	str	r0, [r1, #0]
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8008860:	681b      	ldr	r3, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8008862:	6013      	str	r3, [r2, #0]
}
 8008864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8008866:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 800886a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800886e:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8008872:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8008876:	e79a      	b.n	80087ae <ETH_MACDMAConfig+0xe>
 8008878:	ff20810f 	.word	0xff20810f
 800887c:	f8de3f23 	.word	0xf8de3f23
 8008880:	02200004 	.word	0x02200004
 8008884:	02c12080 	.word	0x02c12080
 8008888:	00010040 	.word	0x00010040
 800888c:	40028040 	.word	0x40028040
 8008890:	40028044 	.word	0x40028044

08008894 <HAL_ETH_DMATxDescListInit>:
{
 8008894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008898:	469e      	mov	lr, r3
  __HAL_LOCK(heth);
 800889a:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d045      	beq.n	800892e <HAL_ETH_DMATxDescListInit+0x9a>
 80088a2:	4680      	mov	r8, r0
  heth->State = HAL_ETH_STATE_BUSY;
 80088a4:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 80088a6:	2001      	movs	r0, #1
  heth->TxDesc = DMATxDescTab;
 80088a8:	f8c8 102c 	str.w	r1, [r8, #44]	; 0x2c
  __HAL_LOCK(heth);
 80088ac:	f888 0045 	strb.w	r0, [r8, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80088b0:	f888 3044 	strb.w	r3, [r8, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 80088b4:	f1be 0f00 	cmp.w	lr, #0
 80088b8:	d02b      	beq.n	8008912 <HAL_ETH_DMATxDescListInit+0x7e>
 80088ba:	f8d8 a01c 	ldr.w	sl, [r8, #28]
 80088be:	f10e 39ff 	add.w	r9, lr, #4294967295
 80088c2:	460c      	mov	r4, r1
 80088c4:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80088c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80088ca:	e009      	b.n	80088e0 <HAL_ETH_DMATxDescListInit+0x4c>
 80088cc:	f105 0c01 	add.w	ip, r5, #1
 80088d0:	4637      	mov	r7, r6
 80088d2:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < TxBuffCount; i++)
 80088d6:	45e6      	cmp	lr, ip
 80088d8:	60e7      	str	r7, [r4, #12]
 80088da:	4665      	mov	r5, ip
 80088dc:	4634      	mov	r4, r6
 80088de:	d918      	bls.n	8008912 <HAL_ETH_DMATxDescListInit+0x7e>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80088e0:	f104 0620 	add.w	r6, r4, #32
 80088e4:	f105 0c01 	add.w	ip, r5, #1
 80088e8:	460f      	mov	r7, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80088ea:	6020      	str	r0, [r4, #0]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80088ec:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80088ee:	f1ba 0f00 	cmp.w	sl, #0
 80088f2:	d103      	bne.n	80088fc <HAL_ETH_DMATxDescListInit+0x68>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80088fa:	6023      	str	r3, [r4, #0]
    if(i < (TxBuffCount-1))
 80088fc:	45a9      	cmp	r9, r5
 80088fe:	d8e5      	bhi.n	80088cc <HAL_ETH_DMATxDescListInit+0x38>
 8008900:	f104 0620 	add.w	r6, r4, #32
  for(i=0; i < TxBuffCount; i++)
 8008904:	45e6      	cmp	lr, ip
 8008906:	60e7      	str	r7, [r4, #12]
 8008908:	4665      	mov	r5, ip
 800890a:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 800890e:	4634      	mov	r4, r6
 8008910:	d8e6      	bhi.n	80088e0 <HAL_ETH_DMATxDescListInit+0x4c>
  __HAL_UNLOCK(heth);
 8008912:	2300      	movs	r3, #0
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8008914:	f8d8 4000 	ldr.w	r4, [r8]
 8008918:	f241 0010 	movw	r0, #4112	; 0x1010
  heth->State= HAL_ETH_STATE_READY;
 800891c:	2201      	movs	r2, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800891e:	5021      	str	r1, [r4, r0]
  return HAL_OK;
 8008920:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 8008922:	f888 2044 	strb.w	r2, [r8, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8008926:	f888 3045 	strb.w	r3, [r8, #69]	; 0x45
}
 800892a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(heth);
 800892e:	2002      	movs	r0, #2
}
 8008930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008934 <HAL_ETH_DMARxDescListInit>:
{
 8008934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008938:	4686      	mov	lr, r0
  __HAL_LOCK(heth);
 800893a:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800893e:	2801      	cmp	r0, #1
 8008940:	d033      	beq.n	80089aa <HAL_ETH_DMARxDescListInit+0x76>
 8008942:	2401      	movs	r4, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8008944:	2002      	movs	r0, #2
  heth->RxDesc = DMARxDescTab; 
 8008946:	f8ce 1028 	str.w	r1, [lr, #40]	; 0x28
  __HAL_LOCK(heth);
 800894a:	f88e 4045 	strb.w	r4, [lr, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800894e:	f88e 0044 	strb.w	r0, [lr, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 8008952:	b1e3      	cbz	r3, 800898e <HAL_ETH_DMARxDescListInit+0x5a>
 8008954:	f103 39ff 	add.w	r9, r3, #4294967295
 8008958:	460c      	mov	r4, r1
 800895a:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800895c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8008960:	f244 50f4 	movw	r0, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 8008964:	45a9      	cmp	r9, r5
 8008966:	f104 0620 	add.w	r6, r4, #32
 800896a:	f105 0c01 	add.w	ip, r5, #1
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800896e:	460f      	mov	r7, r1
 8008970:	bf94      	ite	ls
 8008972:	f104 0620 	addls.w	r6, r4, #32
 8008976:	4637      	movhi	r7, r6
  for(i=0; i < RxBuffCount; i++)
 8008978:	4563      	cmp	r3, ip
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800897a:	60a2      	str	r2, [r4, #8]
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800897c:	f8c4 8000 	str.w	r8, [r4]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8008980:	4665      	mov	r5, ip
 8008982:	6060      	str	r0, [r4, #4]
    if(i < (RxBuffCount-1))
 8008984:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8008988:	60e7      	str	r7, [r4, #12]
  for(i=0; i < RxBuffCount; i++)
 800898a:	4634      	mov	r4, r6
 800898c:	d8ea      	bhi.n	8008964 <HAL_ETH_DMARxDescListInit+0x30>
  __HAL_UNLOCK(heth);
 800898e:	2300      	movs	r3, #0
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8008990:	f8de 4000 	ldr.w	r4, [lr]
 8008994:	f241 000c 	movw	r0, #4108	; 0x100c
  heth->State= HAL_ETH_STATE_READY;
 8008998:	2201      	movs	r2, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800899a:	5021      	str	r1, [r4, r0]
  return HAL_OK;
 800899c:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 800899e:	f88e 2044 	strb.w	r2, [lr, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80089a2:	f88e 3045 	strb.w	r3, [lr, #69]	; 0x45
}
 80089a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(heth);
 80089aa:	2002      	movs	r0, #2
}
 80089ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080089b0 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80089b0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d074      	beq.n	8008aa2 <HAL_ETH_TransmitFrame+0xf2>
 80089b8:	4602      	mov	r2, r0
  heth->State = HAL_ETH_STATE_BUSY;
 80089ba:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 80089bc:	2001      	movs	r0, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80089be:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_LOCK(heth);
 80089c2:	f882 0045 	strb.w	r0, [r2, #69]	; 0x45
  if (FrameLength == 0) 
 80089c6:	2900      	cmp	r1, #0
 80089c8:	d038      	beq.n	8008a3c <HAL_ETH_TransmitFrame+0x8c>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80089ca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
{
 80089cc:	b4f0      	push	{r4, r5, r6, r7}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80089ce:	681c      	ldr	r4, [r3, #0]
 80089d0:	2c00      	cmp	r4, #0
 80089d2:	db5c      	blt.n	8008a8e <HAL_ETH_TransmitFrame+0xde>
  if (FrameLength > ETH_TX_BUF_SIZE)
 80089d4:	f240 50f4 	movw	r0, #1524	; 0x5f4
 80089d8:	4281      	cmp	r1, r0
 80089da:	d936      	bls.n	8008a4a <HAL_ETH_TransmitFrame+0x9a>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80089dc:	4d32      	ldr	r5, [pc, #200]	; (8008aa8 <HAL_ETH_TransmitFrame+0xf8>)
 80089de:	fba5 4501 	umull	r4, r5, r5, r1
 80089e2:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80089e4:	fb00 1015 	mls	r0, r0, r5, r1
 80089e8:	b368      	cbz	r0, 8008a46 <HAL_ETH_TransmitFrame+0x96>
      bufcount++;
 80089ea:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80089ec:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 80089f0:	4c2e      	ldr	r4, [pc, #184]	; (8008aac <HAL_ETH_TransmitFrame+0xfc>)
    for (i=0; i< bufcount; i++)
 80089f2:	2000      	movs	r0, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80089f4:	f240 56f4 	movw	r6, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80089f8:	fb04 1105 	mla	r1, r4, r5, r1
      if (i == (bufcount-1))
 80089fc:	1e6f      	subs	r7, r5, #1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80089fe:	f3c1 010c 	ubfx	r1, r1, #0, #13
 8008a02:	e00f      	b.n	8008a24 <HAL_ETH_TransmitFrame+0x74>
      if (i == (bufcount-1))
 8008a04:	4287      	cmp	r7, r0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8008a06:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 8008a08:	d104      	bne.n	8008a14 <HAL_ETH_TransmitFrame+0x64>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8008a0a:	681c      	ldr	r4, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8008a0c:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8008a0e:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8008a12:	601c      	str	r4, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8008a14:	681c      	ldr	r4, [r3, #0]
    for (i=0; i< bufcount; i++)
 8008a16:	3001      	adds	r0, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8008a18:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 8008a1c:	42a8      	cmp	r0, r5
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8008a1e:	601c      	str	r4, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8008a20:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 8008a22:	d03c      	beq.n	8008a9e <HAL_ETH_TransmitFrame+0xee>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8008a24:	681c      	ldr	r4, [r3, #0]
 8008a26:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 8008a2a:	601c      	str	r4, [r3, #0]
      if (i == 0) 
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d1e9      	bne.n	8008a04 <HAL_ETH_TransmitFrame+0x54>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8008a30:	681c      	ldr	r4, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8008a32:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8008a34:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8008a38:	601c      	str	r4, [r3, #0]
      if (i == (bufcount-1))
 8008a3a:	e7eb      	b.n	8008a14 <HAL_ETH_TransmitFrame+0x64>
    heth->State = HAL_ETH_STATE_READY;
 8008a3c:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8008a40:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 8008a44:	4770      	bx	lr
  if (bufcount == 1)
 8008a46:	2d01      	cmp	r5, #1
 8008a48:	d1d0      	bne.n	80089ec <HAL_ETH_TransmitFrame+0x3c>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8008a4a:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8008a4c:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8008a50:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8008a52:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8008a56:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8008a58:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8008a5a:	6819      	ldr	r1, [r3, #0]
 8008a5c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8008a60:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8008a62:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8008a64:	6813      	ldr	r3, [r2, #0]
 8008a66:	f241 0114 	movw	r1, #4116	; 0x1014
 8008a6a:	5858      	ldr	r0, [r3, r1]
 8008a6c:	0740      	lsls	r0, r0, #29
 8008a6e:	d505      	bpl.n	8008a7c <HAL_ETH_TransmitFrame+0xcc>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8008a70:	2504      	movs	r5, #4
    (heth->Instance)->DMATPDR = 0;
 8008a72:	f241 0004 	movw	r0, #4100	; 0x1004
 8008a76:	2400      	movs	r4, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8008a78:	505d      	str	r5, [r3, r1]
    (heth->Instance)->DMATPDR = 0;
 8008a7a:	501c      	str	r4, [r3, r0]
  __HAL_UNLOCK(heth);
 8008a7c:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8008a7e:	2101      	movs	r1, #1
  return HAL_OK;
 8008a80:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8008a82:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8008a86:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8008a8a:	bcf0      	pop	{r4, r5, r6, r7}
 8008a8c:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8008a8e:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 8008a90:	2300      	movs	r3, #0
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8008a92:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8008a96:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8008a9a:	bcf0      	pop	{r4, r5, r6, r7}
 8008a9c:	4770      	bx	lr
 8008a9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008aa0:	e7e0      	b.n	8008a64 <HAL_ETH_TransmitFrame+0xb4>
  __HAL_LOCK(heth);
 8008aa2:	2002      	movs	r0, #2
}
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	ac02b00b 	.word	0xac02b00b
 8008aac:	fffffa0c 	.word	0xfffffa0c

08008ab0 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 8008ab0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8008ab4:	2b01      	cmp	r3, #1
 8008ab6:	d02f      	beq.n	8008b18 <HAL_ETH_GetReceivedFrame_IT+0x68>
 8008ab8:	4602      	mov	r2, r0
 8008aba:	2101      	movs	r1, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8008abc:	2002      	movs	r0, #2
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8008abe:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8008ac0:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(heth);
 8008ac2:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8008ac6:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8008aca:	6818      	ldr	r0, [r3, #0]
 8008acc:	2800      	cmp	r0, #0
 8008ace:	db16      	blt.n	8008afe <HAL_ETH_GetReceivedFrame_IT+0x4e>
      heth->RxFrameInfos.SegCount = 1;   
 8008ad0:	460c      	mov	r4, r1
  uint32_t descriptorscancounter = 0;
 8008ad2:	2000      	movs	r0, #0
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8008ad4:	6819      	ldr	r1, [r3, #0]
    descriptorscancounter++;
 8008ad6:	3001      	adds	r0, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8008ad8:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8008adc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008ae0:	d015      	beq.n	8008b0e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8008ae2:	6819      	ldr	r1, [r3, #0]
 8008ae4:	f411 7f40 	tst.w	r1, #768	; 0x300
      (heth->RxFrameInfos.SegCount)++;
 8008ae8:	6b91      	ldr	r1, [r2, #56]	; 0x38
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8008aea:	d117      	bne.n	8008b1c <HAL_ETH_GetReceivedFrame_IT+0x6c>
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8008aec:	68db      	ldr	r3, [r3, #12]
      (heth->RxFrameInfos.SegCount)++;
 8008aee:	3101      	adds	r1, #1
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8008af0:	6293      	str	r3, [r2, #40]	; 0x28
      (heth->RxFrameInfos.SegCount)++;
 8008af2:	6391      	str	r1, [r2, #56]	; 0x38
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8008af4:	6819      	ldr	r1, [r3, #0]
 8008af6:	2900      	cmp	r1, #0
 8008af8:	db01      	blt.n	8008afe <HAL_ETH_GetReceivedFrame_IT+0x4e>
 8008afa:	2804      	cmp	r0, #4
 8008afc:	d1ea      	bne.n	8008ad4 <HAL_ETH_GetReceivedFrame_IT+0x24>
  heth->State = HAL_ETH_STATE_READY;
 8008afe:	2001      	movs	r0, #1
  __HAL_UNLOCK(heth);
 8008b00:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8008b02:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8008b06:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8008b0a:	bc70      	pop	{r4, r5, r6}
 8008b0c:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8008b0e:	6313      	str	r3, [r2, #48]	; 0x30
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8008b10:	68db      	ldr	r3, [r3, #12]
      heth->RxFrameInfos.SegCount = 1;   
 8008b12:	6394      	str	r4, [r2, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8008b14:	6293      	str	r3, [r2, #40]	; 0x28
 8008b16:	e7ed      	b.n	8008af4 <HAL_ETH_GetReceivedFrame_IT+0x44>
  __HAL_LOCK(heth);
 8008b18:	2002      	movs	r0, #2
}
 8008b1a:	4770      	bx	lr
      (heth->RxFrameInfos.SegCount)++;
 8008b1c:	3101      	adds	r1, #1
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8008b1e:	6353      	str	r3, [r2, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 8008b20:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 8008b22:	6391      	str	r1, [r2, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 8008b24:	d011      	beq.n	8008b4a <HAL_ETH_GetReceivedFrame_IT+0x9a>
 8008b26:	6b10      	ldr	r0, [r2, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8008b28:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(heth);
 8008b2a:	2400      	movs	r4, #0
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8008b2c:	6880      	ldr	r0, [r0, #8]
      heth->State = HAL_ETH_STATE_READY;
 8008b2e:	2501      	movs	r5, #1
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8008b30:	f3c1 410d 	ubfx	r1, r1, #16, #14
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8008b34:	68de      	ldr	r6, [r3, #12]
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8008b36:	6410      	str	r0, [r2, #64]	; 0x40
      return HAL_OK;
 8008b38:	4620      	mov	r0, r4
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8008b3a:	3904      	subs	r1, #4
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8008b3c:	6296      	str	r6, [r2, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 8008b3e:	f882 5044 	strb.w	r5, [r2, #68]	; 0x44
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8008b42:	63d1      	str	r1, [r2, #60]	; 0x3c
      __HAL_UNLOCK(heth);
 8008b44:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
      return HAL_OK;
 8008b48:	e7df      	b.n	8008b0a <HAL_ETH_GetReceivedFrame_IT+0x5a>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8008b4e:	e7eb      	b.n	8008b28 <HAL_ETH_GetReceivedFrame_IT+0x78>

08008b50 <HAL_ETH_TxCpltCallback>:
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop

08008b54 <HAL_ETH_ErrorCallback>:
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop

08008b58 <HAL_ETH_IRQHandler>:
{
 8008b58:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8008b5a:	6803      	ldr	r3, [r0, #0]
 8008b5c:	f241 0614 	movw	r6, #4116	; 0x1014
{
 8008b60:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8008b62:	599d      	ldr	r5, [r3, r6]
 8008b64:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8008b68:	d123      	bne.n	8008bb2 <HAL_ETH_IRQHandler+0x5a>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8008b6a:	599a      	ldr	r2, [r3, r6]
 8008b6c:	07d2      	lsls	r2, r2, #31
 8008b6e:	d416      	bmi.n	8008b9e <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8008b70:	f241 0514 	movw	r5, #4116	; 0x1014
 8008b74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008b78:	515a      	str	r2, [r3, r5]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8008b7a:	595b      	ldr	r3, [r3, r5]
 8008b7c:	041b      	lsls	r3, r3, #16
 8008b7e:	d400      	bmi.n	8008b82 <HAL_ETH_IRQHandler+0x2a>
}
 8008b80:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_ErrorCallback(heth);
 8008b82:	4620      	mov	r0, r4
 8008b84:	f7ff ffe6 	bl	8008b54 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8008b88:	6821      	ldr	r1, [r4, #0]
 8008b8a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 8008b8e:	2201      	movs	r2, #1
    __HAL_UNLOCK(heth);
 8008b90:	2300      	movs	r3, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8008b92:	5148      	str	r0, [r1, r5]
    heth->State = HAL_ETH_STATE_READY;
 8008b94:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8008b98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8008b9c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_TxCpltCallback(heth);
 8008b9e:	f7ff ffd7 	bl	8008b50 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 8008ba8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8008bac:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8008bb0:	e7de      	b.n	8008b70 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 8008bb2:	f009 f801 	bl	8011bb8 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8008bb6:	6823      	ldr	r3, [r4, #0]
 8008bb8:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 8008bba:	2101      	movs	r1, #1
    __HAL_UNLOCK(heth);
 8008bbc:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8008bbe:	5198      	str	r0, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 8008bc0:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8008bc4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008bc8:	e7d2      	b.n	8008b70 <HAL_ETH_IRQHandler+0x18>
 8008bca:	bf00      	nop

08008bcc <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008bcc:	8a03      	ldrh	r3, [r0, #16]
 8008bce:	2b20      	cmp	r3, #32
{
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	460e      	mov	r6, r1
 8008bd6:	4615      	mov	r5, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008bd8:	d834      	bhi.n	8008c44 <HAL_ETH_ReadPHYRegister+0x78>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8008bda:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008bde:	2b82      	cmp	r3, #130	; 0x82
 8008be0:	d039      	beq.n	8008c56 <HAL_ETH_ReadPHYRegister+0x8a>
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8008be2:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8008be4:	01b1      	lsls	r1, r6, #6
  tmpreg = heth->Instance->MACMIIAR;
 8008be6:	6820      	ldr	r0, [r4, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8008be8:	2282      	movs	r2, #130	; 0x82
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8008bea:	02db      	lsls	r3, r3, #11
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8008bec:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8008bf0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8008bf4:	b29b      	uxth	r3, r3
  tmpreg = heth->Instance->MACMIIAR;
 8008bf6:	6902      	ldr	r2, [r0, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8008bf8:	430b      	orrs	r3, r1
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8008bfa:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8008bfe:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8008c00:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 8008c04:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8008c06:	f7fd fd77 	bl	80066f8 <HAL_GetTick>
 8008c0a:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8008c0c:	e004      	b.n	8008c18 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 8008c0e:	6821      	ldr	r1, [r4, #0]
 8008c10:	690b      	ldr	r3, [r1, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8008c12:	f013 0301 	ands.w	r3, r3, #1
 8008c16:	d00d      	beq.n	8008c34 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8008c18:	f7fd fd6e 	bl	80066f8 <HAL_GetTick>
 8008c1c:	1b83      	subs	r3, r0, r6
 8008c1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c22:	d3f4      	bcc.n	8008c0e <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 8008c24:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8008c26:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8008c28:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8008c2a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8008c2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8008c32:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8008c34:	694a      	ldr	r2, [r1, #20]
  heth->State = HAL_ETH_STATE_READY;
 8008c36:	2101      	movs	r1, #1
  return HAL_OK;
 8008c38:	4618      	mov	r0, r3
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8008c3a:	b292      	uxth	r2, r2
 8008c3c:	602a      	str	r2, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 8008c3e:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
}
 8008c42:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008c44:	f240 5116 	movw	r1, #1302	; 0x516
 8008c48:	4804      	ldr	r0, [pc, #16]	; (8008c5c <HAL_ETH_ReadPHYRegister+0x90>)
 8008c4a:	f7fa ffc7 	bl	8003bdc <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8008c4e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008c52:	2b82      	cmp	r3, #130	; 0x82
 8008c54:	d1c5      	bne.n	8008be2 <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 8008c56:	2002      	movs	r0, #2
}
 8008c58:	bd70      	pop	{r4, r5, r6, pc}
 8008c5a:	bf00      	nop
 8008c5c:	08028bb8 	.word	0x08028bb8

08008c60 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008c60:	8a03      	ldrh	r3, [r0, #16]
 8008c62:	2b20      	cmp	r3, #32
{
 8008c64:	b570      	push	{r4, r5, r6, lr}
 8008c66:	4604      	mov	r4, r0
 8008c68:	460d      	mov	r5, r1
 8008c6a:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008c6c:	d833      	bhi.n	8008cd6 <HAL_ETH_WritePHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8008c6e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008c72:	2b42      	cmp	r3, #66	; 0x42
 8008c74:	d038      	beq.n	8008ce8 <HAL_ETH_WritePHYRegister+0x88>
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8008c76:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8008c78:	01a9      	lsls	r1, r5, #6
  tmpreg = heth->Instance->MACMIIAR;
 8008c7a:	6820      	ldr	r0, [r4, #0]
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8008c7c:	2242      	movs	r2, #66	; 0x42
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8008c7e:	02db      	lsls	r3, r3, #11
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8008c80:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8008c84:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 8008c88:	b2b6      	uxth	r6, r6
 8008c8a:	6905      	ldr	r5, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8008c8c:	b29b      	uxth	r3, r3
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8008c8e:	6146      	str	r6, [r0, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8008c90:	f005 021c 	and.w	r2, r5, #28
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8008c94:	430b      	orrs	r3, r1
 8008c96:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8008c98:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIAR = tmpreg;
 8008c9c:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8008c9e:	f7fd fd2b 	bl	80066f8 <HAL_GetTick>
 8008ca2:	4605      	mov	r5, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8008ca4:	e004      	b.n	8008cb0 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8008caa:	f013 0301 	ands.w	r3, r3, #1
 8008cae:	d00d      	beq.n	8008ccc <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8008cb0:	f7fd fd22 	bl	80066f8 <HAL_GetTick>
 8008cb4:	1b43      	subs	r3, r0, r5
 8008cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cba:	d3f4      	bcc.n	8008ca6 <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 8008cbc:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8008cbe:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8008cc0:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8008cc2:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8008cc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8008cca:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 8008ccc:	2201      	movs	r2, #1
  return HAL_OK; 
 8008cce:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8008cd0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 8008cd4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8008cd6:	f240 515e 	movw	r1, #1374	; 0x55e
 8008cda:	4804      	ldr	r0, [pc, #16]	; (8008cec <HAL_ETH_WritePHYRegister+0x8c>)
 8008cdc:	f7fa ff7e 	bl	8003bdc <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8008ce0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008ce4:	2b42      	cmp	r3, #66	; 0x42
 8008ce6:	d1c6      	bne.n	8008c76 <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 8008ce8:	2002      	movs	r0, #2
}
 8008cea:	bd70      	pop	{r4, r5, r6, pc}
 8008cec:	08028bb8 	.word	0x08028bb8

08008cf0 <HAL_ETH_Init>:
{
 8008cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 8008cf2:	2300      	movs	r3, #0
{
 8008cf4:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 8008cf6:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	f000 80f3 	beq.w	8008ee4 <HAL_ETH_Init+0x1f4>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8008cfe:	6843      	ldr	r3, [r0, #4]
 8008d00:	4604      	mov	r4, r0
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	f200 809c 	bhi.w	8008e40 <HAL_ETH_Init+0x150>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8008d08:	69a3      	ldr	r3, [r4, #24]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	f200 808f 	bhi.w	8008e2e <HAL_ETH_Init+0x13e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8008d10:	69e3      	ldr	r3, [r4, #28]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d873      	bhi.n	8008dfe <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8008d16:	6a23      	ldr	r3, [r4, #32]
 8008d18:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8008d1c:	d177      	bne.n	8008e0e <HAL_ETH_Init+0x11e>
  if(heth->State == HAL_ETH_STATE_RESET)
 8008d1e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008d22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d07b      	beq.n	8008e22 <HAL_ETH_Init+0x132>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d2a:	4a90      	ldr	r2, [pc, #576]	; (8008f6c <HAL_ETH_Init+0x27c>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8008d2c:	6823      	ldr	r3, [r4, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d2e:	6c51      	ldr	r1, [r2, #68]	; 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8008d30:	488f      	ldr	r0, [pc, #572]	; (8008f70 <HAL_ETH_Init+0x280>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8008d32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d36:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8008d3a:	6451      	str	r1, [r2, #68]	; 0x44
 8008d3c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008d3e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8008d42:	9201      	str	r2, [sp, #4]
 8008d44:	9a01      	ldr	r2, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8008d46:	6842      	ldr	r2, [r0, #4]
 8008d48:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8008d4c:	6042      	str	r2, [r0, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8008d4e:	6842      	ldr	r2, [r0, #4]
 8008d50:	6a21      	ldr	r1, [r4, #32]
 8008d52:	430a      	orrs	r2, r1
 8008d54:	6042      	str	r2, [r0, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	f042 0201 	orr.w	r2, r2, #1
 8008d5c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8008d5e:	f7fd fccb 	bl	80066f8 <HAL_GetTick>
 8008d62:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8008d64:	e005      	b.n	8008d72 <HAL_ETH_Init+0x82>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8008d66:	f7fd fcc7 	bl	80066f8 <HAL_GetTick>
 8008d6a:	1b43      	subs	r3, r0, r5
 8008d6c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008d70:	d86f      	bhi.n	8008e52 <HAL_ETH_Init+0x162>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8008d72:	6823      	ldr	r3, [r4, #0]
 8008d74:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8008d78:	6812      	ldr	r2, [r2, #0]
 8008d7a:	07d0      	lsls	r0, r2, #31
 8008d7c:	d4f3      	bmi.n	8008d66 <HAL_ETH_Init+0x76>
  tempreg = (heth->Instance)->MACMIIAR;
 8008d7e:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8008d80:	f002 fd62 	bl	800b848 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8008d84:	4b7b      	ldr	r3, [pc, #492]	; (8008f74 <HAL_ETH_Init+0x284>)
 8008d86:	4a7c      	ldr	r2, [pc, #496]	; (8008f78 <HAL_ETH_Init+0x288>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8008d88:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 8008d8c:	4403      	add	r3, r0
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d272      	bcs.n	8008e78 <HAL_ETH_Init+0x188>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8008d92:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8008d96:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8008d98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008d9c:	2100      	movs	r1, #0
 8008d9e:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8008da0:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8008da2:	f7ff ff5d 	bl	8008c60 <HAL_ETH_WritePHYRegister>
 8008da6:	4605      	mov	r5, r0
 8008da8:	2800      	cmp	r0, #0
 8008daa:	d15b      	bne.n	8008e64 <HAL_ETH_Init+0x174>
  HAL_Delay(PHY_RESET_DELAY);
 8008dac:	20ff      	movs	r0, #255	; 0xff
 8008dae:	f7fd fca9 	bl	8006704 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8008db2:	6863      	ldr	r3, [r4, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d176      	bne.n	8008ea6 <HAL_ETH_Init+0x1b6>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8008db8:	68a3      	ldr	r3, [r4, #8]
 8008dba:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8008dbe:	f040 809c 	bne.w	8008efa <HAL_ETH_Init+0x20a>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8008dc2:	68e3      	ldr	r3, [r4, #12]
 8008dc4:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8008dc8:	f040 8090 	bne.w	8008eec <HAL_ETH_Init+0x1fc>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8008dcc:	08db      	lsrs	r3, r3, #3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8008dce:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8008dd0:	2100      	movs	r1, #0
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8008dd8:	b292      	uxth	r2, r2
 8008dda:	f7ff ff41 	bl	8008c60 <HAL_ETH_WritePHYRegister>
 8008dde:	2800      	cmp	r0, #0
 8008de0:	d140      	bne.n	8008e64 <HAL_ETH_Init+0x174>
    HAL_Delay(PHY_CONFIG_DELAY);
 8008de2:	f640 70ff 	movw	r0, #4095	; 0xfff
 8008de6:	f7fd fc8d 	bl	8006704 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 8008dea:	4620      	mov	r0, r4
 8008dec:	2100      	movs	r1, #0
 8008dee:	f7ff fcd7 	bl	80087a0 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8008df2:	2301      	movs	r3, #1
}
 8008df4:	4628      	mov	r0, r5
  heth->State= HAL_ETH_STATE_READY;
 8008df6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8008dfa:	b003      	add	sp, #12
 8008dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8008dfe:	21e0      	movs	r1, #224	; 0xe0
 8008e00:	485e      	ldr	r0, [pc, #376]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008e02:	f7fa feeb 	bl	8003bdc <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8008e06:	6a23      	ldr	r3, [r4, #32]
 8008e08:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8008e0c:	d087      	beq.n	8008d1e <HAL_ETH_Init+0x2e>
 8008e0e:	21e1      	movs	r1, #225	; 0xe1
 8008e10:	485a      	ldr	r0, [pc, #360]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008e12:	f7fa fee3 	bl	8003bdc <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 8008e16:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008e1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d183      	bne.n	8008d2a <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 8008e22:	4620      	mov	r0, r4
    heth->Lock = HAL_UNLOCKED;
 8008e24:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8008e28:	f008 fe36 	bl	8011a98 <HAL_ETH_MspInit>
 8008e2c:	e77d      	b.n	8008d2a <HAL_ETH_Init+0x3a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8008e2e:	21df      	movs	r1, #223	; 0xdf
 8008e30:	4852      	ldr	r0, [pc, #328]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008e32:	f7fa fed3 	bl	8003bdc <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8008e36:	69e3      	ldr	r3, [r4, #28]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	f67f af6c 	bls.w	8008d16 <HAL_ETH_Init+0x26>
 8008e3e:	e7de      	b.n	8008dfe <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8008e40:	21de      	movs	r1, #222	; 0xde
 8008e42:	484e      	ldr	r0, [pc, #312]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008e44:	f7fa feca 	bl	8003bdc <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8008e48:	69a3      	ldr	r3, [r4, #24]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	f67f af60 	bls.w	8008d10 <HAL_ETH_Init+0x20>
 8008e50:	e7ed      	b.n	8008e2e <HAL_ETH_Init+0x13e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8008e52:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8008e54:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8008e56:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8008e5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8008e5e:	4628      	mov	r0, r5
 8008e60:	b003      	add	sp, #12
 8008e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
      heth->State = HAL_ETH_STATE_READY;
 8008e64:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 8008e66:	4620      	mov	r0, r4
 8008e68:	2101      	movs	r1, #1
 8008e6a:	f7ff fc99 	bl	80087a0 <ETH_MACDMAConfig>
}
 8008e6e:	4628      	mov	r0, r5
      heth->State = HAL_ETH_STATE_READY;
 8008e70:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
}
 8008e74:	b003      	add	sp, #12
 8008e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8008e78:	4b41      	ldr	r3, [pc, #260]	; (8008f80 <HAL_ETH_Init+0x290>)
 8008e7a:	4a42      	ldr	r2, [pc, #264]	; (8008f84 <HAL_ETH_Init+0x294>)
 8008e7c:	4403      	add	r3, r0
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d90e      	bls.n	8008ea0 <HAL_ETH_Init+0x1b0>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8008e82:	4b41      	ldr	r3, [pc, #260]	; (8008f88 <HAL_ETH_Init+0x298>)
 8008e84:	4a41      	ldr	r2, [pc, #260]	; (8008f8c <HAL_ETH_Init+0x29c>)
 8008e86:	4403      	add	r3, r0
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d384      	bcc.n	8008d96 <HAL_ETH_Init+0xa6>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8008e8c:	4b40      	ldr	r3, [pc, #256]	; (8008f90 <HAL_ETH_Init+0x2a0>)
 8008e8e:	4a41      	ldr	r2, [pc, #260]	; (8008f94 <HAL_ETH_Init+0x2a4>)
 8008e90:	4403      	add	r3, r0
 8008e92:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8008e94:	bf94      	ite	ls
 8008e96:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8008e9a:	f045 0510 	orrhi.w	r5, r5, #16
 8008e9e:	e77a      	b.n	8008d96 <HAL_ETH_Init+0xa6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8008ea0:	f045 050c 	orr.w	r5, r5, #12
 8008ea4:	e777      	b.n	8008d96 <HAL_ETH_Init+0xa6>
    tickstart = HAL_GetTick();
 8008ea6:	f7fd fc27 	bl	80066f8 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8008eaa:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008eae:	4606      	mov	r6, r0
 8008eb0:	e002      	b.n	8008eb8 <HAL_ETH_Init+0x1c8>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8008eb2:	9b00      	ldr	r3, [sp, #0]
 8008eb4:	0759      	lsls	r1, r3, #29
 8008eb6:	d426      	bmi.n	8008f06 <HAL_ETH_Init+0x216>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8008eb8:	466a      	mov	r2, sp
 8008eba:	2101      	movs	r1, #1
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	f7ff fe85 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8008ec2:	f7fd fc19 	bl	80066f8 <HAL_GetTick>
 8008ec6:	1b80      	subs	r0, r0, r6
 8008ec8:	42b8      	cmp	r0, r7
 8008eca:	d9f2      	bls.n	8008eb2 <HAL_ETH_Init+0x1c2>
        ETH_MACDMAConfig(heth, err);
 8008ecc:	2101      	movs	r1, #1
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f7ff fc66 	bl	80087a0 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8008ed4:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 8008ed6:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8008ed8:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 8008eda:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8008ede:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8008ee2:	e7bc      	b.n	8008e5e <HAL_ETH_Init+0x16e>
    return HAL_ERROR;
 8008ee4:	2501      	movs	r5, #1
}
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	b003      	add	sp, #12
 8008eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8008eec:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8008ef0:	4822      	ldr	r0, [pc, #136]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008ef2:	f7fa fe73 	bl	8003bdc <assert_failed>
 8008ef6:	68e3      	ldr	r3, [r4, #12]
 8008ef8:	e768      	b.n	8008dcc <HAL_ETH_Init+0xdc>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8008efa:	f240 11c5 	movw	r1, #453	; 0x1c5
 8008efe:	481f      	ldr	r0, [pc, #124]	; (8008f7c <HAL_ETH_Init+0x28c>)
 8008f00:	f7fa fe6c 	bl	8003bdc <assert_failed>
 8008f04:	e75d      	b.n	8008dc2 <HAL_ETH_Init+0xd2>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8008f06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f0a:	2100      	movs	r1, #0
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f7ff fea7 	bl	8008c60 <HAL_ETH_WritePHYRegister>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d1a6      	bne.n	8008e64 <HAL_ETH_Init+0x174>
    tickstart = HAL_GetTick();
 8008f16:	f7fd fbef 	bl	80066f8 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8008f1a:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008f1e:	4606      	mov	r6, r0
 8008f20:	e002      	b.n	8008f28 <HAL_ETH_Init+0x238>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008f22:	9b00      	ldr	r3, [sp, #0]
 8008f24:	069a      	lsls	r2, r3, #26
 8008f26:	d40a      	bmi.n	8008f3e <HAL_ETH_Init+0x24e>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8008f28:	466a      	mov	r2, sp
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f7ff fe4d 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8008f32:	f7fd fbe1 	bl	80066f8 <HAL_GetTick>
 8008f36:	1b80      	subs	r0, r0, r6
 8008f38:	42b8      	cmp	r0, r7
 8008f3a:	d9f2      	bls.n	8008f22 <HAL_ETH_Init+0x232>
 8008f3c:	e7c6      	b.n	8008ecc <HAL_ETH_Init+0x1dc>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8008f3e:	466a      	mov	r2, sp
 8008f40:	2110      	movs	r1, #16
 8008f42:	4620      	mov	r0, r4
 8008f44:	f7ff fe42 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d18b      	bne.n	8008e64 <HAL_ETH_Init+0x174>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8008f4c:	9b00      	ldr	r3, [sp, #0]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8008f4e:	f013 0204 	ands.w	r2, r3, #4
 8008f52:	bf18      	it	ne
 8008f54:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8008f58:	079b      	lsls	r3, r3, #30
 8008f5a:	60e2      	str	r2, [r4, #12]
 8008f5c:	d501      	bpl.n	8008f62 <HAL_ETH_Init+0x272>
      (heth->Init).Speed = ETH_SPEED_10M; 
 8008f5e:	60a0      	str	r0, [r4, #8]
 8008f60:	e743      	b.n	8008dea <HAL_ETH_Init+0xfa>
      (heth->Init).Speed = ETH_SPEED_100M;
 8008f62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008f66:	60a3      	str	r3, [r4, #8]
 8008f68:	e73f      	b.n	8008dea <HAL_ETH_Init+0xfa>
 8008f6a:	bf00      	nop
 8008f6c:	40023800 	.word	0x40023800
 8008f70:	40013800 	.word	0x40013800
 8008f74:	feced300 	.word	0xfeced300
 8008f78:	00e4e1c0 	.word	0x00e4e1c0
 8008f7c:	08028bb8 	.word	0x08028bb8
 8008f80:	fde9f140 	.word	0xfde9f140
 8008f84:	017d783f 	.word	0x017d783f
 8008f88:	fc6c7900 	.word	0xfc6c7900
 8008f8c:	02625a00 	.word	0x02625a00
 8008f90:	fa0a1f00 	.word	0xfa0a1f00
 8008f94:	02faf07f 	.word	0x02faf07f

08008f98 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 8008f98:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d039      	beq.n	8009014 <HAL_ETH_Start+0x7c>
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8008fa0:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 8008fa2:	2202      	movs	r2, #2
{  
 8008fa4:	b570      	push	{r4, r5, r6, lr}
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	b082      	sub	sp, #8
  __HAL_LOCK(heth);
 8008faa:	2601      	movs	r6, #1
  __IO uint32_t tmpreg = 0;
 8008fac:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 8008fae:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __IO uint32_t tmpreg = 0;
 8008fb2:	9501      	str	r5, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008fb4:	4630      	mov	r0, r6
  __HAL_LOCK(heth);
 8008fb6:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	f042 0208 	orr.w	r2, r2, #8
 8008fc0:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008fc6:	f7fd fb9d 	bl	8006704 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8008fca:	9a01      	ldr	r2, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008fcc:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8008fd2:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	f042 0204 	orr.w	r2, r2, #4
 8008fda:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008fe0:	f7fd fb90 	bl	8006704 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8008fe4:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8008fe6:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8008fe8:	9a00      	ldr	r2, [sp, #0]
 8008fea:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8008fec:	f7ff fbc2 	bl	8008774 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8008ff0:	6822      	ldr	r2, [r4, #0]
 8008ff2:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 8008ff6:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8008ff8:	58d1      	ldr	r1, [r2, r3]
 8008ffa:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8008ffe:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8009000:	58d1      	ldr	r1, [r2, r3]
 8009002:	f041 0102 	orr.w	r1, r1, #2
 8009006:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8009008:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800900c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8009010:	b002      	add	sp, #8
 8009012:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8009014:	2002      	movs	r0, #2
}
 8009016:	4770      	bx	lr

08009018 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 8009018:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800901c:	2b01      	cmp	r3, #1
 800901e:	d039      	beq.n	8009094 <HAL_ETH_Stop+0x7c>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8009020:	6803      	ldr	r3, [r0, #0]
 8009022:	f241 0218 	movw	r2, #4120	; 0x1018
  heth->State = HAL_ETH_STATE_BUSY;
 8009026:	2102      	movs	r1, #2
{  
 8009028:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(heth);
 800902a:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800902c:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
{  
 8009030:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0;
 8009032:	2500      	movs	r5, #0
  __HAL_LOCK(heth);
 8009034:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
 8009038:	4604      	mov	r4, r0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800903a:	5899      	ldr	r1, [r3, r2]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800903c:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800903e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8009042:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8009044:	5899      	ldr	r1, [r3, r2]
 8009046:	f021 0102 	bic.w	r1, r1, #2
 800904a:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg = 0;
 800904c:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	f022 0204 	bic.w	r2, r2, #4
 8009054:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800905a:	f7fd fb53 	bl	8006704 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800905e:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8009060:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8009062:	9a01      	ldr	r2, [sp, #4]
 8009064:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8009066:	f7ff fb85 	bl	8008774 <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800906a:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t tmpreg = 0;
 800906c:	9500      	str	r5, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800906e:	4630      	mov	r0, r6
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	f022 0208 	bic.w	r2, r2, #8
 8009076:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800907c:	f7fd fb42 	bl	8006704 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8009080:	9a00      	ldr	r2, [sp, #0]
  return HAL_OK;
 8009082:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 8009084:	6823      	ldr	r3, [r4, #0]
 8009086:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 8009088:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800908c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8009090:	b002      	add	sp, #8
 8009092:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8009094:	2002      	movs	r0, #2
}
 8009096:	4770      	bx	lr

08009098 <HAL_ETH_ConfigMAC>:
{
 8009098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 800909a:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800909e:	2b01      	cmp	r3, #1
 80090a0:	f000 8242 	beq.w	8009528 <HAL_ETH_ConfigMAC+0x490>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80090a4:	6883      	ldr	r3, [r0, #8]
 80090a6:	460c      	mov	r4, r1
  heth->State= HAL_ETH_STATE_BUSY;
 80090a8:	2202      	movs	r2, #2
  __HAL_LOCK(heth);
 80090aa:	2101      	movs	r1, #1
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80090ac:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 80090b0:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 80090b2:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 80090b6:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80090ba:	f040 8207 	bne.w	80094cc <HAL_ETH_ConfigMAC+0x434>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 80090be:	68eb      	ldr	r3, [r5, #12]
 80090c0:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80090c4:	f040 8114 	bne.w	80092f0 <HAL_ETH_ConfigMAC+0x258>
  if (macconf != NULL)
 80090c8:	2c00      	cmp	r4, #0
 80090ca:	f000 8119 	beq.w	8009300 <HAL_ETH_ConfigMAC+0x268>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 80090d4:	f040 8139 	bne.w	800934a <HAL_ETH_ConfigMAC+0x2b2>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 80090d8:	6863      	ldr	r3, [r4, #4]
 80090da:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 80090de:	f040 816b 	bne.w	80093b8 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 80090e2:	68a3      	ldr	r3, [r4, #8]
 80090e4:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80090e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80090ec:	d002      	beq.n	80090f4 <HAL_ETH_ConfigMAC+0x5c>
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f040 821c 	bne.w	800952c <HAL_ETH_ConfigMAC+0x494>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 80090f4:	68e3      	ldr	r3, [r4, #12]
 80090f6:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 80090fa:	f040 8152 	bne.w	80093a2 <HAL_ETH_ConfigMAC+0x30a>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8009104:	f040 8142 	bne.w	800938c <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8009108:	6963      	ldr	r3, [r4, #20]
 800910a:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800910e:	f040 8132 	bne.w	8009376 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009112:	69a3      	ldr	r3, [r4, #24]
 8009114:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8009118:	f040 8122 	bne.w	8009360 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800911c:	69e3      	ldr	r3, [r4, #28]
 800911e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8009122:	f040 81a3 	bne.w	800946c <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8009126:	6a23      	ldr	r3, [r4, #32]
 8009128:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800912c:	f040 818e 	bne.w	800944c <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8009130:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009132:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 8009136:	f040 8193 	bne.w	8009460 <HAL_ETH_ConfigMAC+0x3c8>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800913a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800913c:	f033 0310 	bics.w	r3, r3, #16
 8009140:	f040 8179 	bne.w	8009436 <HAL_ETH_ConfigMAC+0x39e>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009144:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009146:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800914a:	f040 819a 	bne.w	8009482 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800914e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009150:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8009154:	d003      	beq.n	800915e <HAL_ETH_ConfigMAC+0xc6>
 8009156:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800915a:	f040 81d3 	bne.w	8009504 <HAL_ETH_ConfigMAC+0x46c>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800915e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009160:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009164:	2a40      	cmp	r2, #64	; 0x40
 8009166:	d002      	beq.n	800916e <HAL_ETH_ConfigMAC+0xd6>
 8009168:	2b80      	cmp	r3, #128	; 0x80
 800916a:	f040 81b5 	bne.w	80094d8 <HAL_ETH_ConfigMAC+0x440>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800916e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009170:	f033 0320 	bics.w	r3, r3, #32
 8009174:	f040 80de 	bne.w	8009334 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8009178:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800917a:	f033 0308 	bics.w	r3, r3, #8
 800917e:	f040 80cf 	bne.w	8009320 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8009182:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009184:	2b01      	cmp	r3, #1
 8009186:	f200 80a5 	bhi.w	80092d4 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800918a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800918c:	f240 4204 	movw	r2, #1028	; 0x404
 8009190:	4293      	cmp	r3, r2
 8009192:	bf18      	it	ne
 8009194:	2b10      	cmpne	r3, #16
 8009196:	d003      	beq.n	80091a0 <HAL_ETH_ConfigMAC+0x108>
 8009198:	f033 0304 	bics.w	r3, r3, #4
 800919c:	f040 81be 	bne.w	800951c <HAL_ETH_ConfigMAC+0x484>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 80091a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80091a2:	f033 0202 	bics.w	r2, r3, #2
 80091a6:	d004      	beq.n	80091b2 <HAL_ETH_ConfigMAC+0x11a>
 80091a8:	f240 4202 	movw	r2, #1026	; 0x402
 80091ac:	4293      	cmp	r3, r2
 80091ae:	f040 819e 	bne.w	80094ee <HAL_ETH_ConfigMAC+0x456>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80091b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80091b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091b8:	f080 816e 	bcs.w	8009498 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 80091bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80091be:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80091c2:	f040 8173 	bne.w	80094ac <HAL_ETH_ConfigMAC+0x414>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 80091c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80091c8:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80091cc:	f040 8178 	bne.w	80094c0 <HAL_ETH_ConfigMAC+0x428>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 80091d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80091d2:	f033 0308 	bics.w	r3, r3, #8
 80091d6:	f040 8123 	bne.w	8009420 <HAL_ETH_ConfigMAC+0x388>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 80091da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80091dc:	f033 0304 	bics.w	r3, r3, #4
 80091e0:	f040 8113 	bne.w	800940a <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 80091e4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80091e6:	f033 0302 	bics.w	r3, r3, #2
 80091ea:	f040 8103 	bne.w	80093f4 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80091ee:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80091f0:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 80091f4:	f040 80f3 	bne.w	80093de <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80091f8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80091fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091fe:	f080 80e8 	bcs.w	80093d2 <HAL_ETH_ConfigMAC+0x33a>
                         macconf->BackOffLimit | 
 8009202:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009204:	2001      	movs	r0, #1
                         macconf->BackOffLimit | 
 8009206:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800920a:	430b      	orrs	r3, r1
 800920c:	e9d4 6103 	ldrd	r6, r1, [r4, #12]
 8009210:	4313      	orrs	r3, r2
 8009212:	6962      	ldr	r2, [r4, #20]
 8009214:	4333      	orrs	r3, r6
 8009216:	69a6      	ldr	r6, [r4, #24]
 8009218:	430b      	orrs	r3, r1
 800921a:	69e1      	ldr	r1, [r4, #28]
 800921c:	4313      	orrs	r3, r2
 800921e:	6a22      	ldr	r2, [r4, #32]
 8009220:	4333      	orrs	r3, r6
 8009222:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009224:	430b      	orrs	r3, r1
 8009226:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8009228:	4313      	orrs	r3, r2
 800922a:	68aa      	ldr	r2, [r5, #8]
 800922c:	4333      	orrs	r3, r6
    tmpreg = (heth->Instance)->MACCR;
 800922e:	682e      	ldr	r6, [r5, #0]
                         macconf->BackOffLimit | 
 8009230:	430b      	orrs	r3, r1
    tmpreg = (heth->Instance)->MACCR;
 8009232:	6837      	ldr	r7, [r6, #0]
                         macconf->BackOffLimit | 
 8009234:	68e9      	ldr	r1, [r5, #12]
 8009236:	4313      	orrs	r3, r2
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8009238:	4abf      	ldr	r2, [pc, #764]	; (8009538 <HAL_ETH_ConfigMAC+0x4a0>)
                         macconf->BackOffLimit | 
 800923a:	430b      	orrs	r3, r1
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800923c:	403a      	ands	r2, r7
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800923e:	f64f 7741 	movw	r7, #65345	; 0xff41
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8009242:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8009244:	6033      	str	r3, [r6, #0]
    tmpreg = (heth->Instance)->MACCR;
 8009246:	6836      	ldr	r6, [r6, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009248:	f7fd fa5c 	bl	8006704 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800924c:	6b21      	ldr	r1, [r4, #48]	; 0x30
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800924e:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009250:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 8009252:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009254:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 8009256:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg; 
 8009258:	6016      	str	r6, [r2, #0]
                                          macconf->SourceAddrFilter |
 800925a:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 800925c:	e9d4 160e 	ldrd	r1, r6, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 8009260:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 8009262:	6c21      	ldr	r1, [r4, #64]	; 0x40
                                          macconf->BroadcastFramesReception | 
 8009264:	4333      	orrs	r3, r6
                                          macconf->PromiscuousMode |
 8009266:	6c66      	ldr	r6, [r4, #68]	; 0x44
                                          macconf->DestinationAddrFilter |
 8009268:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 800926a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                          macconf->PromiscuousMode |
 800926c:	4333      	orrs	r3, r6
                                          macconf->MulticastFramesFilter |
 800926e:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009270:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 8009272:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8009274:	f7fd fa46 	bl	8006704 <HAL_Delay>
                          macconf->ReceiveFlowControl |
 8009278:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800927a:	6da3      	ldr	r3, [r4, #88]	; 0x58
     (heth->Instance)->MACFFR = tmpreg;
 800927c:	682a      	ldr	r2, [r5, #0]
                          macconf->ReceiveFlowControl |
 800927e:	430b      	orrs	r3, r1
 8009280:	6e21      	ldr	r1, [r4, #96]	; 0x60
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8009282:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
                          macconf->ReceiveFlowControl |
 8009284:	430b      	orrs	r3, r1
 8009286:	6e61      	ldr	r1, [r4, #100]	; 0x64
     (heth->Instance)->MACFFR = tmpreg;
 8009288:	6056      	str	r6, [r2, #4]
                          macconf->ReceiveFlowControl |
 800928a:	430b      	orrs	r3, r1
 800928c:	6ea6      	ldr	r6, [r4, #104]	; 0x68
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800928e:	6d21      	ldr	r1, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 8009290:	4333      	orrs	r3, r6
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8009292:	6090      	str	r0, [r2, #8]
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8009294:	6d66      	ldr	r6, [r4, #84]	; 0x54
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8009296:	2001      	movs	r0, #1
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8009298:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 800929a:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 800929c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80092a0:	4039      	ands	r1, r7
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80092a2:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80092a4:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 80092a6:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80092a8:	f7fd fa2c 	bl	8006704 <HAL_Delay>
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80092ac:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80092ae:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80092b0:	6f21      	ldr	r1, [r4, #112]	; 0x70
     (heth->Instance)->MACFCR = tmpreg;
 80092b2:	682b      	ldr	r3, [r5, #0]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80092b4:	430a      	orrs	r2, r1
     (heth->Instance)->MACFCR = tmpreg;
 80092b6:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80092b8:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 80092ba:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80092bc:	f7fd fa22 	bl	8006704 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 80092c0:	682b      	ldr	r3, [r5, #0]
 80092c2:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 80092c4:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 80092c6:	2201      	movs	r2, #1
  return HAL_OK;  
 80092c8:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 80092ca:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80092ce:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 80092d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 80092d4:	f240 6123 	movw	r1, #1571	; 0x623
 80092d8:	4898      	ldr	r0, [pc, #608]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80092da:	f7fa fc7f 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 80092de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80092e0:	f240 4204 	movw	r2, #1028	; 0x404
 80092e4:	4293      	cmp	r3, r2
 80092e6:	bf18      	it	ne
 80092e8:	2b10      	cmpne	r3, #16
 80092ea:	f47f af55 	bne.w	8009198 <HAL_ETH_ConfigMAC+0x100>
 80092ee:	e757      	b.n	80091a0 <HAL_ETH_ConfigMAC+0x108>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 80092f0:	f240 610e 	movw	r1, #1550	; 0x60e
 80092f4:	4891      	ldr	r0, [pc, #580]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80092f6:	f7fa fc71 	bl	8003bdc <assert_failed>
  if (macconf != NULL)
 80092fa:	2c00      	cmp	r4, #0
 80092fc:	f47f aee7 	bne.w	80090ce <HAL_ETH_ConfigMAC+0x36>
    tmpreg = (heth->Instance)->MACCR;
 8009300:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009302:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8009304:	68ec      	ldr	r4, [r5, #12]
    tmpreg = (heth->Instance)->MACCR;
 8009306:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8009308:	68ab      	ldr	r3, [r5, #8]
    tmpreg &= ~((uint32_t)0x00004800);
 800930a:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800930e:	4323      	orrs	r3, r4
 8009310:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8009312:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 8009314:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009316:	f7fd f9f5 	bl	8006704 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800931a:	682b      	ldr	r3, [r5, #0]
 800931c:	601c      	str	r4, [r3, #0]
 800931e:	e7d1      	b.n	80092c4 <HAL_ETH_ConfigMAC+0x22c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8009320:	f240 6122 	movw	r1, #1570	; 0x622
 8009324:	4885      	ldr	r0, [pc, #532]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009326:	f7fa fc59 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800932a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800932c:	2b01      	cmp	r3, #1
 800932e:	f67f af2c 	bls.w	800918a <HAL_ETH_ConfigMAC+0xf2>
 8009332:	e7cf      	b.n	80092d4 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8009334:	f240 6121 	movw	r1, #1569	; 0x621
 8009338:	4880      	ldr	r0, [pc, #512]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 800933a:	f7fa fc4f 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800933e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009340:	f033 0308 	bics.w	r3, r3, #8
 8009344:	f43f af1d 	beq.w	8009182 <HAL_ETH_ConfigMAC+0xea>
 8009348:	e7ea      	b.n	8009320 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800934a:	f240 6113 	movw	r1, #1555	; 0x613
 800934e:	487b      	ldr	r0, [pc, #492]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009350:	f7fa fc44 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8009354:	6863      	ldr	r3, [r4, #4]
 8009356:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800935a:	f43f aec2 	beq.w	80090e2 <HAL_ETH_ConfigMAC+0x4a>
 800935e:	e02b      	b.n	80093b8 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009360:	f240 6119 	movw	r1, #1561	; 0x619
 8009364:	4875      	ldr	r0, [pc, #468]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009366:	f7fa fc39 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800936a:	69e3      	ldr	r3, [r4, #28]
 800936c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8009370:	f43f aed9 	beq.w	8009126 <HAL_ETH_ConfigMAC+0x8e>
 8009374:	e07a      	b.n	800946c <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8009376:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 800937a:	4870      	ldr	r0, [pc, #448]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 800937c:	f7fa fc2e 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009380:	69a3      	ldr	r3, [r4, #24]
 8009382:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8009386:	f43f aec9 	beq.w	800911c <HAL_ETH_ConfigMAC+0x84>
 800938a:	e7e9      	b.n	8009360 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800938c:	f240 6117 	movw	r1, #1559	; 0x617
 8009390:	486a      	ldr	r0, [pc, #424]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009392:	f7fa fc23 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8009396:	6963      	ldr	r3, [r4, #20]
 8009398:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800939c:	f43f aeb9 	beq.w	8009112 <HAL_ETH_ConfigMAC+0x7a>
 80093a0:	e7e9      	b.n	8009376 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 80093a2:	f240 6116 	movw	r1, #1558	; 0x616
 80093a6:	4865      	ldr	r0, [pc, #404]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80093a8:	f7fa fc18 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 80093ac:	6923      	ldr	r3, [r4, #16]
 80093ae:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80093b2:	f43f aea9 	beq.w	8009108 <HAL_ETH_ConfigMAC+0x70>
 80093b6:	e7e9      	b.n	800938c <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 80093b8:	f240 6114 	movw	r1, #1556	; 0x614
 80093bc:	485f      	ldr	r0, [pc, #380]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80093be:	f7fa fc0d 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 80093c2:	68a3      	ldr	r3, [r4, #8]
 80093c4:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80093c8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80093cc:	f47f ae8f 	bne.w	80090ee <HAL_ETH_ConfigMAC+0x56>
 80093d0:	e690      	b.n	80090f4 <HAL_ETH_ConfigMAC+0x5c>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80093d2:	f240 612d 	movw	r1, #1581	; 0x62d
 80093d6:	4859      	ldr	r0, [pc, #356]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80093d8:	f7fa fc00 	bl	8003bdc <assert_failed>
 80093dc:	e711      	b.n	8009202 <HAL_ETH_ConfigMAC+0x16a>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80093de:	f240 612c 	movw	r1, #1580	; 0x62c
 80093e2:	4856      	ldr	r0, [pc, #344]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80093e4:	f7fa fbfa 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80093e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80093ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093ee:	f4ff af08 	bcc.w	8009202 <HAL_ETH_ConfigMAC+0x16a>
 80093f2:	e7ee      	b.n	80093d2 <HAL_ETH_ConfigMAC+0x33a>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 80093f4:	f240 612b 	movw	r1, #1579	; 0x62b
 80093f8:	4850      	ldr	r0, [pc, #320]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80093fa:	f7fa fbef 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80093fe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009400:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8009404:	f43f aef8 	beq.w	80091f8 <HAL_ETH_ConfigMAC+0x160>
 8009408:	e7e9      	b.n	80093de <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800940a:	f240 612a 	movw	r1, #1578	; 0x62a
 800940e:	484b      	ldr	r0, [pc, #300]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009410:	f7fa fbe4 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8009414:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8009416:	f033 0302 	bics.w	r3, r3, #2
 800941a:	f43f aee8 	beq.w	80091ee <HAL_ETH_ConfigMAC+0x156>
 800941e:	e7e9      	b.n	80093f4 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8009420:	f240 6129 	movw	r1, #1577	; 0x629
 8009424:	4845      	ldr	r0, [pc, #276]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009426:	f7fa fbd9 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800942a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800942c:	f033 0304 	bics.w	r3, r3, #4
 8009430:	f43f aed8 	beq.w	80091e4 <HAL_ETH_ConfigMAC+0x14c>
 8009434:	e7e9      	b.n	800940a <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8009436:	f240 611d 	movw	r1, #1565	; 0x61d
 800943a:	4840      	ldr	r0, [pc, #256]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 800943c:	f7fa fbce 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009440:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009442:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8009446:	f43f ae82 	beq.w	800914e <HAL_ETH_ConfigMAC+0xb6>
 800944a:	e01a      	b.n	8009482 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800944c:	f240 611b 	movw	r1, #1563	; 0x61b
 8009450:	483a      	ldr	r0, [pc, #232]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009452:	f7fa fbc3 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8009456:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009458:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800945c:	f43f ae6d 	beq.w	800913a <HAL_ETH_ConfigMAC+0xa2>
 8009460:	f240 611c 	movw	r1, #1564	; 0x61c
 8009464:	4835      	ldr	r0, [pc, #212]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009466:	f7fa fbb9 	bl	8003bdc <assert_failed>
 800946a:	e666      	b.n	800913a <HAL_ETH_ConfigMAC+0xa2>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800946c:	f240 611a 	movw	r1, #1562	; 0x61a
 8009470:	4832      	ldr	r0, [pc, #200]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009472:	f7fa fbb3 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8009476:	6a23      	ldr	r3, [r4, #32]
 8009478:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800947c:	f43f ae58 	beq.w	8009130 <HAL_ETH_ConfigMAC+0x98>
 8009480:	e7e4      	b.n	800944c <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009482:	f240 611e 	movw	r1, #1566	; 0x61e
 8009486:	482d      	ldr	r0, [pc, #180]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009488:	f7fa fba8 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800948c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800948e:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8009492:	f47f ae60 	bne.w	8009156 <HAL_ETH_ConfigMAC+0xbe>
 8009496:	e662      	b.n	800915e <HAL_ETH_ConfigMAC+0xc6>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8009498:	f240 6126 	movw	r1, #1574	; 0x626
 800949c:	4827      	ldr	r0, [pc, #156]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 800949e:	f7fa fb9d 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 80094a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80094a4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80094a8:	f43f ae8d 	beq.w	80091c6 <HAL_ETH_ConfigMAC+0x12e>
 80094ac:	f240 6127 	movw	r1, #1575	; 0x627
 80094b0:	4822      	ldr	r0, [pc, #136]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80094b2:	f7fa fb93 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 80094b6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80094b8:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80094bc:	f43f ae88 	beq.w	80091d0 <HAL_ETH_ConfigMAC+0x138>
 80094c0:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 80094c4:	481d      	ldr	r0, [pc, #116]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80094c6:	f7fa fb89 	bl	8003bdc <assert_failed>
 80094ca:	e681      	b.n	80091d0 <HAL_ETH_ConfigMAC+0x138>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80094cc:	f240 610d 	movw	r1, #1549	; 0x60d
 80094d0:	481a      	ldr	r0, [pc, #104]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80094d2:	f7fa fb83 	bl	8003bdc <assert_failed>
 80094d6:	e5f2      	b.n	80090be <HAL_ETH_ConfigMAC+0x26>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 80094d8:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 80094dc:	4817      	ldr	r0, [pc, #92]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80094de:	f7fa fb7d 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 80094e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80094e4:	f033 0320 	bics.w	r3, r3, #32
 80094e8:	f43f ae46 	beq.w	8009178 <HAL_ETH_ConfigMAC+0xe0>
 80094ec:	e722      	b.n	8009334 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 80094ee:	f240 6125 	movw	r1, #1573	; 0x625
 80094f2:	4812      	ldr	r0, [pc, #72]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 80094f4:	f7fa fb72 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80094f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80094fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094fe:	f4ff ae5d 	bcc.w	80091bc <HAL_ETH_ConfigMAC+0x124>
 8009502:	e7c9      	b.n	8009498 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8009504:	f240 611f 	movw	r1, #1567	; 0x61f
 8009508:	480c      	ldr	r0, [pc, #48]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 800950a:	f7fa fb67 	bl	8003bdc <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800950e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009510:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009514:	2a40      	cmp	r2, #64	; 0x40
 8009516:	f47f ae27 	bne.w	8009168 <HAL_ETH_ConfigMAC+0xd0>
 800951a:	e628      	b.n	800916e <HAL_ETH_ConfigMAC+0xd6>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800951c:	f240 6124 	movw	r1, #1572	; 0x624
 8009520:	4806      	ldr	r0, [pc, #24]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009522:	f7fa fb5b 	bl	8003bdc <assert_failed>
 8009526:	e63b      	b.n	80091a0 <HAL_ETH_ConfigMAC+0x108>
  __HAL_LOCK(heth);
 8009528:	2002      	movs	r0, #2
}
 800952a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800952c:	f240 6115 	movw	r1, #1557	; 0x615
 8009530:	4802      	ldr	r0, [pc, #8]	; (800953c <HAL_ETH_ConfigMAC+0x4a4>)
 8009532:	f7fa fb53 	bl	8003bdc <assert_failed>
 8009536:	e5dd      	b.n	80090f4 <HAL_ETH_ConfigMAC+0x5c>
 8009538:	ff20810f 	.word	0xff20810f
 800953c:	08028bb8 	.word	0x08028bb8

08009540 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009540:	4bc0      	ldr	r3, [pc, #768]	; (8009844 <HAL_GPIO_Init+0x304>)
 8009542:	4ac1      	ldr	r2, [pc, #772]	; (8009848 <HAL_GPIO_Init+0x308>)
 8009544:	4290      	cmp	r0, r2
 8009546:	bf18      	it	ne
 8009548:	4298      	cmpne	r0, r3
{
 800954a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800954e:	bf18      	it	ne
 8009550:	2301      	movne	r3, #1
{
 8009552:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009554:	bf08      	it	eq
 8009556:	2300      	moveq	r3, #0
{
 8009558:	4606      	mov	r6, r0
 800955a:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	d026      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 8009560:	4bba      	ldr	r3, [pc, #744]	; (800984c <HAL_GPIO_Init+0x30c>)
 8009562:	4298      	cmp	r0, r3
 8009564:	d023      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 8009566:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800956a:	4298      	cmp	r0, r3
 800956c:	d01f      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 800956e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009572:	4298      	cmp	r0, r3
 8009574:	d01b      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 8009576:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800957a:	4298      	cmp	r0, r3
 800957c:	d017      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 800957e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009582:	4298      	cmp	r0, r3
 8009584:	d013      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 8009586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800958a:	4298      	cmp	r0, r3
 800958c:	d00f      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 800958e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8009592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009596:	4290      	cmp	r0, r2
 8009598:	bf18      	it	ne
 800959a:	4298      	cmpne	r0, r3
 800959c:	d007      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 800959e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095a2:	4298      	cmp	r0, r3
 80095a4:	d003      	beq.n	80095ae <HAL_GPIO_Init+0x6e>
 80095a6:	21aa      	movs	r1, #170	; 0xaa
 80095a8:	48a9      	ldr	r0, [pc, #676]	; (8009850 <HAL_GPIO_Init+0x310>)
 80095aa:	f7fa fb17 	bl	8003bdc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80095ae:	883b      	ldrh	r3, [r7, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 811a 	beq.w	80097ea <HAL_GPIO_Init+0x2aa>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	f5b2 1f04 	cmp.w	r2, #2162688	; 0x210000
 80095bc:	bf18      	it	ne
 80095be:	2a03      	cmpne	r2, #3
 80095c0:	f1a2 0011 	sub.w	r0, r2, #17
 80095c4:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 80095c8:	bf8c      	ite	hi
 80095ca:	2301      	movhi	r3, #1
 80095cc:	2300      	movls	r3, #0
 80095ce:	f5b2 1f08 	cmp.w	r2, #2228224	; 0x220000
 80095d2:	bf0c      	ite	eq
 80095d4:	2300      	moveq	r3, #0
 80095d6:	f003 0301 	andne.w	r3, r3, #1
 80095da:	2801      	cmp	r0, #1
 80095dc:	bf94      	ite	ls
 80095de:	2300      	movls	r3, #0
 80095e0:	f003 0301 	andhi.w	r3, r3, #1
 80095e4:	f5b1 1f88 	cmp.w	r1, #1114112	; 0x110000
 80095e8:	bf0c      	ite	eq
 80095ea:	2300      	moveq	r3, #0
 80095ec:	f003 0301 	andne.w	r3, r3, #1
 80095f0:	b11b      	cbz	r3, 80095fa <HAL_GPIO_Init+0xba>
 80095f2:	f5b1 1f90 	cmp.w	r1, #1179648	; 0x120000
 80095f6:	f040 8120 	bne.w	800983a <HAL_GPIO_Init+0x2fa>
{
 80095fa:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80095fc:	f8df b278 	ldr.w	fp, [pc, #632]	; 8009878 <HAL_GPIO_Init+0x338>
 8009600:	e003      	b.n	800960a <HAL_GPIO_Init+0xca>
  for(position = 0; position < GPIO_NUMBER; position++)
 8009602:	3501      	adds	r5, #1
 8009604:	2d10      	cmp	r5, #16
 8009606:	f000 80b4 	beq.w	8009772 <HAL_GPIO_Init+0x232>
    ioposition = ((uint32_t)0x01) << position;
 800960a:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800960c:	683b      	ldr	r3, [r7, #0]
    ioposition = ((uint32_t)0x01) << position;
 800960e:	40ac      	lsls	r4, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009610:	ea04 0903 	and.w	r9, r4, r3
    if(iocurrent == ioposition)
 8009614:	ea34 0303 	bics.w	r3, r4, r3
 8009618:	d1f3      	bne.n	8009602 <HAL_GPIO_Init+0xc2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	f002 0303 	and.w	r3, r2, #3
 8009620:	1e59      	subs	r1, r3, #1
 8009622:	2901      	cmp	r1, #1
 8009624:	f240 80a8 	bls.w	8009778 <HAL_GPIO_Init+0x238>
 8009628:	ea4f 0a45 	mov.w	sl, r5, lsl #1
 800962c:	f04f 0803 	mov.w	r8, #3
 8009630:	fa08 f80a 	lsl.w	r8, r8, sl
 8009634:	ea6f 0808 	mvn.w	r8, r8
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009638:	2b03      	cmp	r3, #3
 800963a:	d024      	beq.n	8009686 <HAL_GPIO_Init+0x146>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800963c:	68b9      	ldr	r1, [r7, #8]
 800963e:	2902      	cmp	r1, #2
 8009640:	f200 80b7 	bhi.w	80097b2 <HAL_GPIO_Init+0x272>
        temp = GPIOx->PUPDR;
 8009644:	68f0      	ldr	r0, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009646:	fa01 f10a 	lsl.w	r1, r1, sl
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800964a:	2b02      	cmp	r3, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800964c:	ea00 0008 	and.w	r0, r0, r8
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009650:	ea41 0100 	orr.w	r1, r1, r0
        GPIOx->PUPDR = temp;
 8009654:	60f1      	str	r1, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009656:	d116      	bne.n	8009686 <HAL_GPIO_Init+0x146>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8009658:	f8d7 e010 	ldr.w	lr, [r7, #16]
 800965c:	f1be 0f0f 	cmp.w	lr, #15
 8009660:	f200 80c8 	bhi.w	80097f4 <HAL_GPIO_Init+0x2b4>
        temp = GPIOx->AFR[position >> 3];
 8009664:	08e8      	lsrs	r0, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009666:	f005 0107 	and.w	r1, r5, #7
 800966a:	f04f 0c0f 	mov.w	ip, #15
 800966e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8009672:	0089      	lsls	r1, r1, #2
        temp = GPIOx->AFR[position >> 3];
 8009674:	6a04      	ldr	r4, [r0, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009676:	fa0c fc01 	lsl.w	ip, ip, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800967a:	fa0e f101 	lsl.w	r1, lr, r1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800967e:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009682:	4321      	orrs	r1, r4
        GPIOx->AFR[position >> 3] = temp;
 8009684:	6201      	str	r1, [r0, #32]
      temp = GPIOx->MODER;
 8009686:	6831      	ldr	r1, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009688:	fa03 f30a 	lsl.w	r3, r3, sl
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800968c:	f412 3f40 	tst.w	r2, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009690:	ea01 0808 	and.w	r8, r1, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009694:	ea43 0308 	orr.w	r3, r3, r8
      GPIOx->MODER = temp;
 8009698:	6033      	str	r3, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800969a:	d0b2      	beq.n	8009602 <HAL_GPIO_Init+0xc2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800969c:	f8db 0044 	ldr.w	r0, [fp, #68]	; 0x44
 80096a0:	f025 0c03 	bic.w	ip, r5, #3
 80096a4:	4c6b      	ldr	r4, [pc, #428]	; (8009854 <HAL_GPIO_Init+0x314>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80096a6:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096aa:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80096ae:	210f      	movs	r1, #15
 80096b0:	4464      	add	r4, ip
 80096b2:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096b4:	f8cb 0044 	str.w	r0, [fp, #68]	; 0x44
 80096b8:	f8db 0044 	ldr.w	r0, [fp, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80096bc:	4099      	lsls	r1, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80096be:	f8df c188 	ldr.w	ip, [pc, #392]	; 8009848 <HAL_GPIO_Init+0x308>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096c2:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80096c6:	4566      	cmp	r6, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096c8:	9003      	str	r0, [sp, #12]
 80096ca:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80096cc:	68a0      	ldr	r0, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80096ce:	ea20 0101 	bic.w	r1, r0, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80096d2:	d025      	beq.n	8009720 <HAL_GPIO_Init+0x1e0>
 80096d4:	9801      	ldr	r0, [sp, #4]
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d07d      	beq.n	80097d6 <HAL_GPIO_Init+0x296>
 80096da:	485c      	ldr	r0, [pc, #368]	; (800984c <HAL_GPIO_Init+0x30c>)
 80096dc:	4286      	cmp	r6, r0
 80096de:	d07f      	beq.n	80097e0 <HAL_GPIO_Init+0x2a0>
 80096e0:	485d      	ldr	r0, [pc, #372]	; (8009858 <HAL_GPIO_Init+0x318>)
 80096e2:	4286      	cmp	r6, r0
 80096e4:	f000 8090 	beq.w	8009808 <HAL_GPIO_Init+0x2c8>
 80096e8:	485c      	ldr	r0, [pc, #368]	; (800985c <HAL_GPIO_Init+0x31c>)
 80096ea:	4286      	cmp	r6, r0
 80096ec:	f000 8091 	beq.w	8009812 <HAL_GPIO_Init+0x2d2>
 80096f0:	485b      	ldr	r0, [pc, #364]	; (8009860 <HAL_GPIO_Init+0x320>)
 80096f2:	4286      	cmp	r6, r0
 80096f4:	f000 8097 	beq.w	8009826 <HAL_GPIO_Init+0x2e6>
 80096f8:	485a      	ldr	r0, [pc, #360]	; (8009864 <HAL_GPIO_Init+0x324>)
 80096fa:	4286      	cmp	r6, r0
 80096fc:	f000 8098 	beq.w	8009830 <HAL_GPIO_Init+0x2f0>
 8009700:	4859      	ldr	r0, [pc, #356]	; (8009868 <HAL_GPIO_Init+0x328>)
 8009702:	4286      	cmp	r6, r0
 8009704:	f000 808a 	beq.w	800981c <HAL_GPIO_Init+0x2dc>
 8009708:	4858      	ldr	r0, [pc, #352]	; (800986c <HAL_GPIO_Init+0x32c>)
 800970a:	4286      	cmp	r6, r0
 800970c:	f000 80b6 	beq.w	800987c <HAL_GPIO_Init+0x33c>
 8009710:	4857      	ldr	r0, [pc, #348]	; (8009870 <HAL_GPIO_Init+0x330>)
 8009712:	4286      	cmp	r6, r0
 8009714:	bf0c      	ite	eq
 8009716:	2009      	moveq	r0, #9
 8009718:	200a      	movne	r0, #10
 800971a:	fa00 f303 	lsl.w	r3, r0, r3
 800971e:	4319      	orrs	r1, r3
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009720:	4b54      	ldr	r3, [pc, #336]	; (8009874 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009722:	ea6f 0009 	mvn.w	r0, r9
        SYSCFG->EXTICR[position >> 2] = temp;
 8009726:	60a1      	str	r1, [r4, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009728:	02d4      	lsls	r4, r2, #11
        temp = EXTI->RTSR;
 800972a:	6899      	ldr	r1, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800972c:	f105 0501 	add.w	r5, r5, #1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8009730:	4b50      	ldr	r3, [pc, #320]	; (8009874 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009732:	bf54      	ite	pl
 8009734:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009736:	ea49 0101 	orrmi.w	r1, r9, r1
        EXTI->RTSR = temp;
 800973a:	6099      	str	r1, [r3, #8]

        temp = EXTI->FTSR;
 800973c:	68d9      	ldr	r1, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800973e:	0293      	lsls	r3, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8009740:	4b4c      	ldr	r3, [pc, #304]	; (8009874 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009742:	bf54      	ite	pl
 8009744:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009746:	ea49 0101 	orrmi.w	r1, r9, r1

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800974a:	0394      	lsls	r4, r2, #14
        EXTI->FTSR = temp;
 800974c:	60d9      	str	r1, [r3, #12]
        temp = EXTI->EMR;
 800974e:	6859      	ldr	r1, [r3, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8009750:	4b48      	ldr	r3, [pc, #288]	; (8009874 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009752:	bf54      	ite	pl
 8009754:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009756:	ea49 0101 	orrmi.w	r1, r9, r1

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800975a:	03d2      	lsls	r2, r2, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800975c:	4a45      	ldr	r2, [pc, #276]	; (8009874 <HAL_GPIO_Init+0x334>)
        EXTI->EMR = temp;
 800975e:	6059      	str	r1, [r3, #4]
        temp = EXTI->IMR;
 8009760:	681b      	ldr	r3, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8009762:	bf54      	ite	pl
 8009764:	4003      	andpl	r3, r0
          temp |= iocurrent;
 8009766:	ea49 0303 	orrmi.w	r3, r9, r3
  for(position = 0; position < GPIO_NUMBER; position++)
 800976a:	2d10      	cmp	r5, #16
        EXTI->IMR = temp;
 800976c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800976e:	f47f af4c 	bne.w	800960a <HAL_GPIO_Init+0xca>
      }
    }
  }
}
 8009772:	b005      	add	sp, #20
 8009774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	2803      	cmp	r0, #3
 800977c:	d822      	bhi.n	80097c4 <HAL_GPIO_Init+0x284>
        temp = GPIOx->OSPEEDR; 
 800977e:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009782:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR; 
 8009786:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800978a:	f3c2 1100 	ubfx	r1, r2, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800978e:	fa08 f80a 	lsl.w	r8, r8, sl
        temp |= (GPIO_Init->Speed << (position * 2));
 8009792:	fa00 f00a 	lsl.w	r0, r0, sl
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009796:	40a9      	lsls	r1, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009798:	ea2c 0c08 	bic.w	ip, ip, r8
 800979c:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 80097a0:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->OSPEEDR = temp;
 80097a4:	60b0      	str	r0, [r6, #8]
        temp = GPIOx->OTYPER;
 80097a6:	6870      	ldr	r0, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80097a8:	ea20 0404 	bic.w	r4, r0, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80097ac:	4321      	orrs	r1, r4
        GPIOx->OTYPER = temp;
 80097ae:	6071      	str	r1, [r6, #4]
 80097b0:	e742      	b.n	8009638 <HAL_GPIO_Init+0xf8>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80097b2:	21ce      	movs	r1, #206	; 0xce
 80097b4:	4826      	ldr	r0, [pc, #152]	; (8009850 <HAL_GPIO_Init+0x310>)
 80097b6:	f7fa fa11 	bl	8003bdc <assert_failed>
 80097ba:	e9d7 2101 	ldrd	r2, r1, [r7, #4]
 80097be:	f002 0303 	and.w	r3, r2, #3
 80097c2:	e73f      	b.n	8009644 <HAL_GPIO_Init+0x104>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80097c4:	4822      	ldr	r0, [pc, #136]	; (8009850 <HAL_GPIO_Init+0x310>)
 80097c6:	21bd      	movs	r1, #189	; 0xbd
 80097c8:	f7fa fa08 	bl	8003bdc <assert_failed>
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f002 0303 	and.w	r3, r2, #3
 80097d4:	e7d3      	b.n	800977e <HAL_GPIO_Init+0x23e>
 80097d6:	2001      	movs	r0, #1
 80097d8:	fa00 f303 	lsl.w	r3, r0, r3
 80097dc:	4319      	orrs	r1, r3
 80097de:	e79f      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 80097e0:	2002      	movs	r0, #2
 80097e2:	fa00 f303 	lsl.w	r3, r0, r3
 80097e6:	4319      	orrs	r1, r3
 80097e8:	e79a      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80097ea:	21ab      	movs	r1, #171	; 0xab
 80097ec:	4818      	ldr	r0, [pc, #96]	; (8009850 <HAL_GPIO_Init+0x310>)
 80097ee:	f7fa f9f5 	bl	8003bdc <assert_failed>
 80097f2:	e6e0      	b.n	80095b6 <HAL_GPIO_Init+0x76>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80097f4:	21db      	movs	r1, #219	; 0xdb
 80097f6:	4816      	ldr	r0, [pc, #88]	; (8009850 <HAL_GPIO_Init+0x310>)
 80097f8:	f7fa f9f0 	bl	8003bdc <assert_failed>
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8009802:	f002 0303 	and.w	r3, r2, #3
 8009806:	e72d      	b.n	8009664 <HAL_GPIO_Init+0x124>
 8009808:	2003      	movs	r0, #3
 800980a:	fa00 f303 	lsl.w	r3, r0, r3
 800980e:	4319      	orrs	r1, r3
 8009810:	e786      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 8009812:	2004      	movs	r0, #4
 8009814:	fa00 f303 	lsl.w	r3, r0, r3
 8009818:	4319      	orrs	r1, r3
 800981a:	e781      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 800981c:	2007      	movs	r0, #7
 800981e:	fa00 f303 	lsl.w	r3, r0, r3
 8009822:	4319      	orrs	r1, r3
 8009824:	e77c      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 8009826:	2005      	movs	r0, #5
 8009828:	fa00 f303 	lsl.w	r3, r0, r3
 800982c:	4319      	orrs	r1, r3
 800982e:	e777      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 8009830:	2006      	movs	r0, #6
 8009832:	fa00 f303 	lsl.w	r3, r0, r3
 8009836:	4319      	orrs	r1, r3
 8009838:	e772      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800983a:	21ac      	movs	r1, #172	; 0xac
 800983c:	4804      	ldr	r0, [pc, #16]	; (8009850 <HAL_GPIO_Init+0x310>)
 800983e:	f7fa f9cd 	bl	8003bdc <assert_failed>
 8009842:	e6da      	b.n	80095fa <HAL_GPIO_Init+0xba>
 8009844:	40020400 	.word	0x40020400
 8009848:	40020000 	.word	0x40020000
 800984c:	40020800 	.word	0x40020800
 8009850:	08028bf0 	.word	0x08028bf0
 8009854:	40013800 	.word	0x40013800
 8009858:	40020c00 	.word	0x40020c00
 800985c:	40021000 	.word	0x40021000
 8009860:	40021400 	.word	0x40021400
 8009864:	40021800 	.word	0x40021800
 8009868:	40021c00 	.word	0x40021c00
 800986c:	40022000 	.word	0x40022000
 8009870:	40022400 	.word	0x40022400
 8009874:	40013c00 	.word	0x40013c00
 8009878:	40023800 	.word	0x40023800
 800987c:	2008      	movs	r0, #8
 800987e:	fa00 f303 	lsl.w	r3, r0, r3
 8009882:	4319      	orrs	r1, r3
 8009884:	e74c      	b.n	8009720 <HAL_GPIO_Init+0x1e0>
 8009886:	bf00      	nop

08009888 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800988c:	4a6d      	ldr	r2, [pc, #436]	; (8009a44 <HAL_GPIO_DeInit+0x1bc>)
{
 800988e:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009890:	4b6d      	ldr	r3, [pc, #436]	; (8009a48 <HAL_GPIO_DeInit+0x1c0>)
{
 8009892:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009894:	4290      	cmp	r0, r2
 8009896:	bf18      	it	ne
 8009898:	4298      	cmpne	r0, r3
 800989a:	bf14      	ite	ne
 800989c:	f04f 0801 	movne.w	r8, #1
 80098a0:	f04f 0800 	moveq.w	r8, #0
 80098a4:	d028      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098aa:	4298      	cmp	r0, r3
 80098ac:	d024      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098b2:	4298      	cmp	r0, r3
 80098b4:	d020      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ba:	4298      	cmp	r0, r3
 80098bc:	d01c      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098c2:	4298      	cmp	r0, r3
 80098c4:	d018      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ca:	4298      	cmp	r0, r3
 80098cc:	d014      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098d2:	4298      	cmp	r0, r3
 80098d4:	d010      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098d6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80098da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098de:	4290      	cmp	r0, r2
 80098e0:	bf18      	it	ne
 80098e2:	4298      	cmpne	r0, r3
 80098e4:	d008      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098ea:	4298      	cmp	r0, r3
 80098ec:	d004      	beq.n	80098f8 <HAL_GPIO_DeInit+0x70>
 80098ee:	f240 112b 	movw	r1, #299	; 0x12b
 80098f2:	4856      	ldr	r0, [pc, #344]	; (8009a4c <HAL_GPIO_DeInit+0x1c4>)
 80098f4:	f7fa f972 	bl	8003bdc <assert_failed>
{
 80098f8:	2300      	movs	r3, #0
 80098fa:	f8df b174 	ldr.w	fp, [pc, #372]	; 8009a70 <HAL_GPIO_DeInit+0x1e8>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80098fe:	f8df a144 	ldr.w	sl, [pc, #324]	; 8009a44 <HAL_GPIO_DeInit+0x1bc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8009902:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8009a74 <HAL_GPIO_DeInit+0x1ec>
 8009906:	e002      	b.n	800990e <HAL_GPIO_DeInit+0x86>
  for(position = 0; position < GPIO_NUMBER; position++)
 8009908:	3301      	adds	r3, #1
 800990a:	2b10      	cmp	r3, #16
 800990c:	d07c      	beq.n	8009a08 <HAL_GPIO_DeInit+0x180>
    ioposition = ((uint32_t)0x01) << position;
 800990e:	2001      	movs	r0, #1
 8009910:	fa00 f203 	lsl.w	r2, r0, r3
    if(iocurrent == ioposition)
 8009914:	ea32 0105 	bics.w	r1, r2, r5
    iocurrent = (GPIO_Pin) & ioposition;
 8009918:	ea02 0c05 	and.w	ip, r2, r5
    if(iocurrent == ioposition)
 800991c:	d1f4      	bne.n	8009908 <HAL_GPIO_DeInit+0x80>
      tmp = SYSCFG->EXTICR[position >> 2];
 800991e:	f023 0603 	bic.w	r6, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009922:	f003 0103 	and.w	r1, r3, #3
 8009926:	270f      	movs	r7, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8009928:	4554      	cmp	r4, sl
 800992a:	445e      	add	r6, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800992c:	ea4f 0181 	mov.w	r1, r1, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 8009930:	f8d6 e008 	ldr.w	lr, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009934:	fa07 f701 	lsl.w	r7, r7, r1
 8009938:	ea07 0e0e 	and.w	lr, r7, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800993c:	d01f      	beq.n	800997e <HAL_GPIO_DeInit+0xf6>
 800993e:	f1b8 0f00 	cmp.w	r8, #0
 8009942:	d064      	beq.n	8009a0e <HAL_GPIO_DeInit+0x186>
 8009944:	4842      	ldr	r0, [pc, #264]	; (8009a50 <HAL_GPIO_DeInit+0x1c8>)
 8009946:	4284      	cmp	r4, r0
 8009948:	d064      	beq.n	8009a14 <HAL_GPIO_DeInit+0x18c>
 800994a:	4842      	ldr	r0, [pc, #264]	; (8009a54 <HAL_GPIO_DeInit+0x1cc>)
 800994c:	4284      	cmp	r4, r0
 800994e:	d065      	beq.n	8009a1c <HAL_GPIO_DeInit+0x194>
 8009950:	4841      	ldr	r0, [pc, #260]	; (8009a58 <HAL_GPIO_DeInit+0x1d0>)
 8009952:	4284      	cmp	r4, r0
 8009954:	d066      	beq.n	8009a24 <HAL_GPIO_DeInit+0x19c>
 8009956:	4841      	ldr	r0, [pc, #260]	; (8009a5c <HAL_GPIO_DeInit+0x1d4>)
 8009958:	4284      	cmp	r4, r0
 800995a:	d067      	beq.n	8009a2c <HAL_GPIO_DeInit+0x1a4>
 800995c:	4840      	ldr	r0, [pc, #256]	; (8009a60 <HAL_GPIO_DeInit+0x1d8>)
 800995e:	4284      	cmp	r4, r0
 8009960:	d054      	beq.n	8009a0c <HAL_GPIO_DeInit+0x184>
 8009962:	4840      	ldr	r0, [pc, #256]	; (8009a64 <HAL_GPIO_DeInit+0x1dc>)
 8009964:	4284      	cmp	r4, r0
 8009966:	d065      	beq.n	8009a34 <HAL_GPIO_DeInit+0x1ac>
 8009968:	483f      	ldr	r0, [pc, #252]	; (8009a68 <HAL_GPIO_DeInit+0x1e0>)
 800996a:	4284      	cmp	r4, r0
 800996c:	d066      	beq.n	8009a3c <HAL_GPIO_DeInit+0x1b4>
 800996e:	483f      	ldr	r0, [pc, #252]	; (8009a6c <HAL_GPIO_DeInit+0x1e4>)
 8009970:	4284      	cmp	r4, r0
 8009972:	bf14      	ite	ne
 8009974:	200a      	movne	r0, #10
 8009976:	2009      	moveq	r0, #9
 8009978:	fa00 f101 	lsl.w	r1, r0, r1
 800997c:	e000      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 800997e:	2100      	movs	r1, #0
 8009980:	458e      	cmp	lr, r1
 8009982:	d11b      	bne.n	80099bc <HAL_GPIO_DeInit+0x134>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8009984:	f8d9 1000 	ldr.w	r1, [r9]
 8009988:	ea21 010c 	bic.w	r1, r1, ip
 800998c:	f8c9 1000 	str.w	r1, [r9]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8009990:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009994:	ea21 010c 	bic.w	r1, r1, ip
 8009998:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800999c:	f8d9 100c 	ldr.w	r1, [r9, #12]
 80099a0:	ea21 010c 	bic.w	r1, r1, ip
 80099a4:	f8c9 100c 	str.w	r1, [r9, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80099a8:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80099ac:	ea21 010c 	bic.w	r1, r1, ip
 80099b0:	f8c9 1008 	str.w	r1, [r9, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80099b4:	68b1      	ldr	r1, [r6, #8]
 80099b6:	ea21 0707 	bic.w	r7, r1, r7
 80099ba:	60b7      	str	r7, [r6, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80099bc:	0059      	lsls	r1, r3, #1
 80099be:	2603      	movs	r6, #3
 80099c0:	f8d4 c000 	ldr.w	ip, [r4]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80099c4:	270f      	movs	r7, #15
 80099c6:	fa23 f006 	lsr.w	r0, r3, r6
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80099ca:	408e      	lsls	r6, r1
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80099cc:	f003 0107 	and.w	r1, r3, #7
  for(position = 0; position < GPIO_NUMBER; position++)
 80099d0:	3301      	adds	r3, #1
 80099d2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80099d6:	ea2c 0c06 	bic.w	ip, ip, r6
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80099da:	0089      	lsls	r1, r1, #2
  for(position = 0; position < GPIO_NUMBER; position++)
 80099dc:	2b10      	cmp	r3, #16
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80099de:	f8c4 c000 	str.w	ip, [r4]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80099e2:	fa07 f701 	lsl.w	r7, r7, r1
 80099e6:	6a01      	ldr	r1, [r0, #32]
 80099e8:	ea21 0107 	bic.w	r1, r1, r7
 80099ec:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80099ee:	68e1      	ldr	r1, [r4, #12]
 80099f0:	ea21 0106 	bic.w	r1, r1, r6
 80099f4:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80099f6:	6861      	ldr	r1, [r4, #4]
 80099f8:	ea21 0202 	bic.w	r2, r1, r2
 80099fc:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80099fe:	68a2      	ldr	r2, [r4, #8]
 8009a00:	ea22 0606 	bic.w	r6, r2, r6
 8009a04:	60a6      	str	r6, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8009a06:	d182      	bne.n	800990e <HAL_GPIO_DeInit+0x86>
    }
  }
}
 8009a08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0c:	2006      	movs	r0, #6
 8009a0e:	fa00 f101 	lsl.w	r1, r0, r1
 8009a12:	e7b5      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a14:	2002      	movs	r0, #2
 8009a16:	fa00 f101 	lsl.w	r1, r0, r1
 8009a1a:	e7b1      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a1c:	2003      	movs	r0, #3
 8009a1e:	fa00 f101 	lsl.w	r1, r0, r1
 8009a22:	e7ad      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a24:	2004      	movs	r0, #4
 8009a26:	fa00 f101 	lsl.w	r1, r0, r1
 8009a2a:	e7a9      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a2c:	2005      	movs	r0, #5
 8009a2e:	fa00 f101 	lsl.w	r1, r0, r1
 8009a32:	e7a5      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a34:	2007      	movs	r0, #7
 8009a36:	fa00 f101 	lsl.w	r1, r0, r1
 8009a3a:	e7a1      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a3c:	2008      	movs	r0, #8
 8009a3e:	fa00 f101 	lsl.w	r1, r0, r1
 8009a42:	e79d      	b.n	8009980 <HAL_GPIO_DeInit+0xf8>
 8009a44:	40020000 	.word	0x40020000
 8009a48:	40020400 	.word	0x40020400
 8009a4c:	08028bf0 	.word	0x08028bf0
 8009a50:	40020800 	.word	0x40020800
 8009a54:	40020c00 	.word	0x40020c00
 8009a58:	40021000 	.word	0x40021000
 8009a5c:	40021400 	.word	0x40021400
 8009a60:	40021800 	.word	0x40021800
 8009a64:	40021c00 	.word	0x40021c00
 8009a68:	40022000 	.word	0x40022000
 8009a6c:	40022400 	.word	0x40022400
 8009a70:	40013800 	.word	0x40013800
 8009a74:	40013c00 	.word	0x40013c00

08009a78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009a7c:	460c      	mov	r4, r1
 8009a7e:	b129      	cbz	r1, 8009a8c <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009a80:	692b      	ldr	r3, [r5, #16]
 8009a82:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8009a84:	bf14      	ite	ne
 8009a86:	2001      	movne	r0, #1
 8009a88:	2000      	moveq	r0, #0
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009a8c:	f240 1177 	movw	r1, #375	; 0x177
 8009a90:	4801      	ldr	r0, [pc, #4]	; (8009a98 <HAL_GPIO_ReadPin+0x20>)
 8009a92:	f7fa f8a3 	bl	8003bdc <assert_failed>
 8009a96:	e7f3      	b.n	8009a80 <HAL_GPIO_ReadPin+0x8>
 8009a98:	08028bf0 	.word	0x08028bf0

08009a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	4606      	mov	r6, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009aa0:	460c      	mov	r4, r1
{
 8009aa2:	4615      	mov	r5, r2
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009aa4:	b161      	cbz	r1, 8009ac0 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8009aa6:	2d01      	cmp	r5, #1
 8009aa8:	d803      	bhi.n	8009ab2 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 8009aaa:	b905      	cbnz	r5, 8009aae <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009aac:	0424      	lsls	r4, r4, #16
 8009aae:	61b4      	str	r4, [r6, #24]
  }
}
 8009ab0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8009ab2:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8009ab6:	4805      	ldr	r0, [pc, #20]	; (8009acc <HAL_GPIO_WritePin+0x30>)
 8009ab8:	f7fa f890 	bl	8003bdc <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009abc:	61b4      	str	r4, [r6, #24]
}
 8009abe:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009ac0:	f240 1197 	movw	r1, #407	; 0x197
 8009ac4:	4801      	ldr	r0, [pc, #4]	; (8009acc <HAL_GPIO_WritePin+0x30>)
 8009ac6:	f7fa f889 	bl	8003bdc <assert_failed>
 8009aca:	e7ec      	b.n	8009aa6 <HAL_GPIO_WritePin+0xa>
 8009acc:	08028bf0 	.word	0x08028bf0

08009ad0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009ad4:	460c      	mov	r4, r1
 8009ad6:	b141      	cbz	r1, 8009aea <HAL_GPIO_TogglePin+0x1a>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009ad8:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009ada:	ea04 0301 	and.w	r3, r4, r1
 8009ade:	ea24 0401 	bic.w	r4, r4, r1
 8009ae2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8009ae6:	61ac      	str	r4, [r5, #24]
}
 8009ae8:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009aea:	f240 11af 	movw	r1, #431	; 0x1af
 8009aee:	4802      	ldr	r0, [pc, #8]	; (8009af8 <HAL_GPIO_TogglePin+0x28>)
 8009af0:	f7fa f874 	bl	8003bdc <assert_failed>
 8009af4:	e7f0      	b.n	8009ad8 <HAL_GPIO_TogglePin+0x8>
 8009af6:	bf00      	nop
 8009af8:	08028bf0 	.word	0x08028bf0

08009afc <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop

08009b00 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009b00:	4a04      	ldr	r2, [pc, #16]	; (8009b14 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8009b02:	6951      	ldr	r1, [r2, #20]
 8009b04:	4201      	tst	r1, r0
 8009b06:	d100      	bne.n	8009b0a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8009b08:	4770      	bx	lr
{
 8009b0a:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009b0c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009b0e:	f7ff fff5 	bl	8009afc <HAL_GPIO_EXTI_Callback>
}
 8009b12:	bd08      	pop	{r3, pc}
 8009b14:	40013c00 	.word	0x40013c00

08009b18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b1c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8009be0 <I2C_TransferConfig+0xc8>
{
 8009b20:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b22:	4e28      	ldr	r6, [pc, #160]	; (8009bc4 <I2C_TransferConfig+0xac>)
{
 8009b24:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b26:	6801      	ldr	r1, [r0, #0]
{
 8009b28:	4614      	mov	r4, r2
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b2a:	4827      	ldr	r0, [pc, #156]	; (8009bc8 <I2C_TransferConfig+0xb0>)
{
 8009b2c:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b2e:	42b1      	cmp	r1, r6
 8009b30:	bf18      	it	ne
 8009b32:	4561      	cmpne	r1, ip
{
 8009b34:	f8dd 9020 	ldr.w	r9, [sp, #32]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b38:	bf14      	ite	ne
 8009b3a:	2601      	movne	r6, #1
 8009b3c:	2600      	moveq	r6, #0
 8009b3e:	4281      	cmp	r1, r0
 8009b40:	bf0c      	ite	eq
 8009b42:	2600      	moveq	r6, #0
 8009b44:	f006 0601 	andne.w	r6, r6, #1
 8009b48:	b116      	cbz	r6, 8009b50 <I2C_TransferConfig+0x38>
 8009b4a:	4b20      	ldr	r3, [pc, #128]	; (8009bcc <I2C_TransferConfig+0xb4>)
 8009b4c:	4299      	cmp	r1, r3
 8009b4e:	d126      	bne.n	8009b9e <I2C_TransferConfig+0x86>
  assert_param(IS_TRANSFER_MODE(Mode));
 8009b50:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8009b54:	d002      	beq.n	8009b5c <I2C_TransferConfig+0x44>
 8009b56:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8009b5a:	d12c      	bne.n	8009bb6 <I2C_TransferConfig+0x9e>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8009b5c:	4b1c      	ldr	r3, [pc, #112]	; (8009bd0 <I2C_TransferConfig+0xb8>)
 8009b5e:	4599      	cmp	r9, r3
 8009b60:	d007      	beq.n	8009b72 <I2C_TransferConfig+0x5a>
 8009b62:	f429 6380 	bic.w	r3, r9, #1024	; 0x400
 8009b66:	4a1b      	ldr	r2, [pc, #108]	; (8009bd4 <I2C_TransferConfig+0xbc>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d002      	beq.n	8009b72 <I2C_TransferConfig+0x5a>
 8009b6c:	f1b9 0f00 	cmp.w	r9, #0
 8009b70:	d11b      	bne.n	8009baa <I2C_TransferConfig+0x92>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b76:	f8d8 1000 	ldr.w	r1, [r8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b7a:	f3c5 0509 	ubfx	r5, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b7e:	4816      	ldr	r0, [pc, #88]	; (8009bd8 <I2C_TransferConfig+0xc0>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b80:	ea44 0307 	orr.w	r3, r4, r7
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b84:	684a      	ldr	r2, [r1, #4]
 8009b86:	ea40 5959 	orr.w	r9, r0, r9, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b8a:	432b      	orrs	r3, r5
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b8c:	ea22 0909 	bic.w	r9, r2, r9
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b94:	ea43 0309 	orr.w	r3, r3, r9
 8009b98:	604b      	str	r3, [r1, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009b9e:	f641 213a 	movw	r1, #6714	; 0x1a3a
 8009ba2:	480e      	ldr	r0, [pc, #56]	; (8009bdc <I2C_TransferConfig+0xc4>)
 8009ba4:	f7fa f81a 	bl	8003bdc <assert_failed>
 8009ba8:	e7d2      	b.n	8009b50 <I2C_TransferConfig+0x38>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8009baa:	f641 213c 	movw	r1, #6716	; 0x1a3c
 8009bae:	480b      	ldr	r0, [pc, #44]	; (8009bdc <I2C_TransferConfig+0xc4>)
 8009bb0:	f7fa f814 	bl	8003bdc <assert_failed>
 8009bb4:	e7dd      	b.n	8009b72 <I2C_TransferConfig+0x5a>
  assert_param(IS_TRANSFER_MODE(Mode));
 8009bb6:	f641 213b 	movw	r1, #6715	; 0x1a3b
 8009bba:	4808      	ldr	r0, [pc, #32]	; (8009bdc <I2C_TransferConfig+0xc4>)
 8009bbc:	f7fa f80e 	bl	8003bdc <assert_failed>
 8009bc0:	e7cc      	b.n	8009b5c <I2C_TransferConfig+0x44>
 8009bc2:	bf00      	nop
 8009bc4:	40005400 	.word	0x40005400
 8009bc8:	40005c00 	.word	0x40005c00
 8009bcc:	40006000 	.word	0x40006000
 8009bd0:	80004000 	.word	0x80004000
 8009bd4:	80002000 	.word	0x80002000
 8009bd8:	03ff63ff 	.word	0x03ff63ff
 8009bdc:	08028c2c 	.word	0x08028c2c
 8009be0:	40005800 	.word	0x40005800

08009be4 <I2C_IsErrorOccurred>:
{
 8009be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 8009be8:	6803      	ldr	r3, [r0, #0]
{
 8009bea:	460d      	mov	r5, r1
 8009bec:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8009bee:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009bf0:	f011 0110 	ands.w	r1, r1, #16
 8009bf4:	d045      	beq.n	8009c82 <I2C_IsErrorOccurred+0x9e>
 8009bf6:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 8009bf8:	f04f 0900 	mov.w	r9, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009bfc:	2210      	movs	r2, #16
              hi2c->State = HAL_I2C_STATE_READY;
 8009bfe:	f04f 0820 	mov.w	r8, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c02:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c04:	699a      	ldr	r2, [r3, #24]
 8009c06:	0696      	lsls	r6, r2, #26
 8009c08:	f100 808d 	bmi.w	8009d26 <I2C_IsErrorOccurred+0x142>
 8009c0c:	f1b9 0f00 	cmp.w	r9, #0
 8009c10:	f040 808d 	bne.w	8009d2e <I2C_IsErrorOccurred+0x14a>
      if (Timeout != HAL_MAX_DELAY)
 8009c14:	1c6a      	adds	r2, r5, #1
 8009c16:	d152      	bne.n	8009cbe <I2C_IsErrorOccurred+0xda>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c18:	699a      	ldr	r2, [r3, #24]
 8009c1a:	0697      	lsls	r7, r2, #26
 8009c1c:	d5fc      	bpl.n	8009c18 <I2C_IsErrorOccurred+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c1e:	2220      	movs	r2, #32
    error_code |= HAL_I2C_ERROR_AF;
 8009c20:	2104      	movs	r1, #4
    status = HAL_ERROR;
 8009c22:	f04f 0901 	mov.w	r9, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c26:	61da      	str	r2, [r3, #28]
  itflag = hi2c->Instance->ISR;
 8009c28:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009c2a:	05d5      	lsls	r5, r2, #23
 8009c2c:	d42d      	bmi.n	8009c8a <I2C_IsErrorOccurred+0xa6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009c2e:	0557      	lsls	r7, r2, #21
 8009c30:	d53d      	bpl.n	8009cae <I2C_IsErrorOccurred+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009c32:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 8009c36:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009c3a:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009c3c:	0596      	lsls	r6, r2, #22
 8009c3e:	d504      	bpl.n	8009c4a <I2C_IsErrorOccurred+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009c40:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8009c44:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009c48:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009c4a:	699a      	ldr	r2, [r3, #24]
 8009c4c:	0790      	lsls	r0, r2, #30
 8009c4e:	d501      	bpl.n	8009c54 <I2C_IsErrorOccurred+0x70>
    hi2c->Instance->TXDR = 0x00U;
 8009c50:	2200      	movs	r2, #0
 8009c52:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c54:	699a      	ldr	r2, [r3, #24]
 8009c56:	07d2      	lsls	r2, r2, #31
 8009c58:	d524      	bpl.n	8009ca4 <I2C_IsErrorOccurred+0xc0>
    I2C_RESET_CR2(hi2c);
 8009c5a:	685a      	ldr	r2, [r3, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c5c:	2000      	movs	r0, #0
    I2C_RESET_CR2(hi2c);
 8009c5e:	4e35      	ldr	r6, [pc, #212]	; (8009d34 <I2C_IsErrorOccurred+0x150>)
    hi2c->State = HAL_I2C_STATE_READY;
 8009c60:	2520      	movs	r5, #32
    __HAL_UNLOCK(hi2c);
 8009c62:	f04f 0901 	mov.w	r9, #1
    I2C_RESET_CR2(hi2c);
 8009c66:	4032      	ands	r2, r6
 8009c68:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 8009c6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8009c6c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->ErrorCode |= error_code;
 8009c70:	4319      	orrs	r1, r3
 8009c72:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009c74:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c78:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8009c7c:	4648      	mov	r0, r9
 8009c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8009c82:	4689      	mov	r9, r1
  itflag = hi2c->Instance->ISR;
 8009c84:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009c86:	05d5      	lsls	r5, r2, #23
 8009c88:	d5d1      	bpl.n	8009c2e <I2C_IsErrorOccurred+0x4a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009c8a:	f44f 7080 	mov.w	r0, #256	; 0x100
    error_code |= HAL_I2C_ERROR_BERR;
 8009c8e:	f041 0101 	orr.w	r1, r1, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009c92:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009c94:	0550      	lsls	r0, r2, #21
 8009c96:	d5d1      	bpl.n	8009c3c <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009c98:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 8009c9c:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009ca0:	61d8      	str	r0, [r3, #28]
 8009ca2:	e7cb      	b.n	8009c3c <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009ca4:	699a      	ldr	r2, [r3, #24]
 8009ca6:	f042 0201 	orr.w	r2, r2, #1
 8009caa:	619a      	str	r2, [r3, #24]
 8009cac:	e7d5      	b.n	8009c5a <I2C_IsErrorOccurred+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009cae:	0595      	lsls	r5, r2, #22
 8009cb0:	d4c6      	bmi.n	8009c40 <I2C_IsErrorOccurred+0x5c>
  if (status != HAL_OK)
 8009cb2:	f1b9 0f00 	cmp.w	r9, #0
 8009cb6:	d1c8      	bne.n	8009c4a <I2C_IsErrorOccurred+0x66>
}
 8009cb8:	4648      	mov	r0, r9
 8009cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009cbe:	f7fc fd1b 	bl	80066f8 <HAL_GetTick>
 8009cc2:	1bc0      	subs	r0, r0, r7
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009cc4:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009cc6:	42a8      	cmp	r0, r5
 8009cc8:	d801      	bhi.n	8009cce <I2C_IsErrorOccurred+0xea>
 8009cca:	2d00      	cmp	r5, #0
 8009ccc:	d19a      	bne.n	8009c04 <I2C_IsErrorOccurred+0x20>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009cce:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8009cd0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009cd4:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 8009cd6:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009cd8:	040e      	lsls	r6, r1, #16
 8009cda:	d50d      	bpl.n	8009cf8 <I2C_IsErrorOccurred+0x114>
              (tmp1 != I2C_CR2_STOP) && \
 8009cdc:	0441      	lsls	r1, r0, #17
 8009cde:	d40b      	bmi.n	8009cf8 <I2C_IsErrorOccurred+0x114>
 8009ce0:	2a20      	cmp	r2, #32
 8009ce2:	d009      	beq.n	8009cf8 <I2C_IsErrorOccurred+0x114>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009ce4:	685a      	ldr	r2, [r3, #4]
 8009ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009cea:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8009cec:	f7fc fd04 	bl	80066f8 <HAL_GetTick>
 8009cf0:	6823      	ldr	r3, [r4, #0]
 8009cf2:	4607      	mov	r7, r0
 8009cf4:	e000      	b.n	8009cf8 <I2C_IsErrorOccurred+0x114>
 8009cf6:	6823      	ldr	r3, [r4, #0]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009cf8:	699e      	ldr	r6, [r3, #24]
 8009cfa:	f016 0620 	ands.w	r6, r6, #32
 8009cfe:	d181      	bne.n	8009c04 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009d00:	f7fc fcfa 	bl	80066f8 <HAL_GetTick>
 8009d04:	1bc0      	subs	r0, r0, r7
 8009d06:	2819      	cmp	r0, #25
 8009d08:	d9f5      	bls.n	8009cf6 <I2C_IsErrorOccurred+0x112>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d0a:	6c62      	ldr	r2, [r4, #68]	; 0x44
              status = HAL_ERROR;
 8009d0c:	f04f 0901 	mov.w	r9, #1
 8009d10:	6823      	ldr	r3, [r4, #0]
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d12:	f042 0220 	orr.w	r2, r2, #32
              __HAL_UNLOCK(hi2c);
 8009d16:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d1a:	6462      	str	r2, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8009d1c:	f884 8041 	strb.w	r8, [r4, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d20:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
              status = HAL_ERROR;
 8009d24:	e7e8      	b.n	8009cf8 <I2C_IsErrorOccurred+0x114>
    if (status == HAL_OK)
 8009d26:	f1b9 0f00 	cmp.w	r9, #0
 8009d2a:	f43f af78 	beq.w	8009c1e <I2C_IsErrorOccurred+0x3a>
    error_code |= HAL_I2C_ERROR_AF;
 8009d2e:	2104      	movs	r1, #4
 8009d30:	e7a8      	b.n	8009c84 <I2C_IsErrorOccurred+0xa0>
 8009d32:	bf00      	nop
 8009d34:	fe00e800 	.word	0xfe00e800

08009d38 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8009d38:	b570      	push	{r4, r5, r6, lr}
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	460d      	mov	r5, r1
 8009d3e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d40:	e004      	b.n	8009d4c <I2C_WaitOnTXISFlagUntilTimeout+0x14>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d42:	f7ff ff4f 	bl	8009be4 <I2C_IsErrorOccurred>
 8009d46:	b950      	cbnz	r0, 8009d5e <I2C_WaitOnTXISFlagUntilTimeout+0x26>
    if (Timeout != HAL_MAX_DELAY)
 8009d48:	1c6a      	adds	r2, r5, #1
 8009d4a:	d10a      	bne.n	8009d62 <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d4c:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d4e:	4632      	mov	r2, r6
 8009d50:	4629      	mov	r1, r5
 8009d52:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d54:	699b      	ldr	r3, [r3, #24]
 8009d56:	079b      	lsls	r3, r3, #30
 8009d58:	d5f3      	bpl.n	8009d42 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  return HAL_OK;
 8009d5a:	2000      	movs	r0, #0
}
 8009d5c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009d5e:	2001      	movs	r0, #1
}
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d62:	f7fc fcc9 	bl	80066f8 <HAL_GetTick>
 8009d66:	1b80      	subs	r0, r0, r6
 8009d68:	42a8      	cmp	r0, r5
 8009d6a:	d801      	bhi.n	8009d70 <I2C_WaitOnTXISFlagUntilTimeout+0x38>
 8009d6c:	2d00      	cmp	r5, #0
 8009d6e:	d1ed      	bne.n	8009d4c <I2C_WaitOnTXISFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d70:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d72:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d74:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8009d76:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d78:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8009d7a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d7e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d80:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d84:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8009d88:	bd70      	pop	{r4, r5, r6, pc}
 8009d8a:	bf00      	nop

08009d8c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8009d8c:	b570      	push	{r4, r5, r6, lr}
 8009d8e:	4605      	mov	r5, r0
 8009d90:	460c      	mov	r4, r1
 8009d92:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d94:	e008      	b.n	8009da8 <I2C_WaitOnSTOPFlagUntilTimeout+0x1c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d96:	f7ff ff25 	bl	8009be4 <I2C_IsErrorOccurred>
 8009d9a:	b9d8      	cbnz	r0, 8009dd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d9c:	f7fc fcac 	bl	80066f8 <HAL_GetTick>
 8009da0:	1b80      	subs	r0, r0, r6
 8009da2:	42a0      	cmp	r0, r4
 8009da4:	d809      	bhi.n	8009dba <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8009da6:	b144      	cbz	r4, 8009dba <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009da8:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009daa:	4632      	mov	r2, r6
 8009dac:	4621      	mov	r1, r4
 8009dae:	4628      	mov	r0, r5
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009db0:	699b      	ldr	r3, [r3, #24]
 8009db2:	069b      	lsls	r3, r3, #26
 8009db4:	d5ef      	bpl.n	8009d96 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 8009db6:	2000      	movs	r0, #0
}
 8009db8:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dba:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009dbc:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dbe:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8009dc0:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dc2:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8009dc4:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dc8:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009dca:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dce:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8009dd2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009dd4:	2001      	movs	r0, #1
}
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}

08009dd8 <I2C_WaitOnFlagUntilTimeout>:
{
 8009dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ddc:	4680      	mov	r8, r0
 8009dde:	460f      	mov	r7, r1
 8009de0:	4616      	mov	r6, r2
 8009de2:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009de4:	f8d8 3000 	ldr.w	r3, [r8]
 8009de8:	e001      	b.n	8009dee <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8009dea:	1c6a      	adds	r2, r5, #1
 8009dec:	d10a      	bne.n	8009e04 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009dee:	699c      	ldr	r4, [r3, #24]
 8009df0:	ea37 0204 	bics.w	r2, r7, r4
 8009df4:	bf0c      	ite	eq
 8009df6:	2401      	moveq	r4, #1
 8009df8:	2400      	movne	r4, #0
 8009dfa:	42b4      	cmp	r4, r6
 8009dfc:	d0f5      	beq.n	8009dea <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8009dfe:	2000      	movs	r0, #0
}
 8009e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e04:	f7fc fc78 	bl	80066f8 <HAL_GetTick>
 8009e08:	9b06      	ldr	r3, [sp, #24]
 8009e0a:	1ac0      	subs	r0, r0, r3
 8009e0c:	42a8      	cmp	r0, r5
 8009e0e:	d801      	bhi.n	8009e14 <I2C_WaitOnFlagUntilTimeout+0x3c>
 8009e10:	2d00      	cmp	r5, #0
 8009e12:	d1e7      	bne.n	8009de4 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e14:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009e18:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e1a:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8009e1c:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e1e:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8009e20:	f888 2040 	strb.w	r2, [r8, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e24:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009e28:	f888 1041 	strb.w	r1, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e2c:	f888 2042 	strb.w	r2, [r8, #66]	; 0x42
        return HAL_ERROR;
 8009e30:	e7e6      	b.n	8009e00 <I2C_WaitOnFlagUntilTimeout+0x28>
 8009e32:	bf00      	nop

08009e34 <I2C_RequestMemoryRead>:
{
 8009e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e38:	4f19      	ldr	r7, [pc, #100]	; (8009ea0 <I2C_RequestMemoryRead+0x6c>)
{
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	461e      	mov	r6, r3
 8009e3e:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e40:	9700      	str	r7, [sp, #0]
{
 8009e42:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e44:	2300      	movs	r3, #0
 8009e46:	b2f2      	uxtb	r2, r6
{
 8009e48:	e9dd 7808 	ldrd	r7, r8, [sp, #32]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009e4c:	f7ff fe64 	bl	8009b18 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e50:	4620      	mov	r0, r4
 8009e52:	4642      	mov	r2, r8
 8009e54:	4639      	mov	r1, r7
 8009e56:	f7ff ff6f 	bl	8009d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e5a:	b9e0      	cbnz	r0, 8009e96 <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e5c:	2e01      	cmp	r6, #1
 8009e5e:	d110      	bne.n	8009e82 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e60:	6823      	ldr	r3, [r4, #0]
 8009e62:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009e64:	4620      	mov	r0, r4
 8009e66:	2200      	movs	r2, #0
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009e68:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009e6a:	2140      	movs	r1, #64	; 0x40
 8009e6c:	463b      	mov	r3, r7
 8009e6e:	f8cd 8000 	str.w	r8, [sp]
 8009e72:	f7ff ffb1 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8009e76:	3800      	subs	r0, #0
 8009e78:	bf18      	it	ne
 8009e7a:	2001      	movne	r0, #1
}
 8009e7c:	b002      	add	sp, #8
 8009e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e82:	6820      	ldr	r0, [r4, #0]
 8009e84:	0a2b      	lsrs	r3, r5, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e86:	4642      	mov	r2, r8
 8009e88:	4639      	mov	r1, r7
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009e8a:	6283      	str	r3, [r0, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f7ff ff53 	bl	8009d38 <I2C_WaitOnTXISFlagUntilTimeout>
 8009e92:	2800      	cmp	r0, #0
 8009e94:	d0e4      	beq.n	8009e60 <I2C_RequestMemoryRead+0x2c>
    return HAL_ERROR;
 8009e96:	2001      	movs	r0, #1
}
 8009e98:	b002      	add	sp, #8
 8009e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e9e:	bf00      	nop
 8009ea0:	80002000 	.word	0x80002000

08009ea4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8009ea4:	2800      	cmp	r0, #0
 8009ea6:	f000 80c0 	beq.w	800a02a <HAL_I2C_Init+0x186>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009eaa:	6802      	ldr	r2, [r0, #0]
 8009eac:	4960      	ldr	r1, [pc, #384]	; (800a030 <HAL_I2C_Init+0x18c>)
{
 8009eae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009eb0:	4b60      	ldr	r3, [pc, #384]	; (800a034 <HAL_I2C_Init+0x190>)
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	4860      	ldr	r0, [pc, #384]	; (800a038 <HAL_I2C_Init+0x194>)
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	bf18      	it	ne
 8009eba:	4282      	cmpne	r2, r0
 8009ebc:	bf14      	ite	ne
 8009ebe:	2301      	movne	r3, #1
 8009ec0:	2300      	moveq	r3, #0
 8009ec2:	428a      	cmp	r2, r1
 8009ec4:	bf0c      	ite	eq
 8009ec6:	2300      	moveq	r3, #0
 8009ec8:	f003 0301 	andne.w	r3, r3, #1
 8009ecc:	b11b      	cbz	r3, 8009ed6 <HAL_I2C_Init+0x32>
 8009ece:	4b5b      	ldr	r3, [pc, #364]	; (800a03c <HAL_I2C_Init+0x198>)
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	f040 80a4 	bne.w	800a01e <HAL_I2C_Init+0x17a>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8009ed6:	68a3      	ldr	r3, [r4, #8]
 8009ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009edc:	f080 8099 	bcs.w	800a012 <HAL_I2C_Init+0x16e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8009ee0:	68e3      	ldr	r3, [r4, #12]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d854      	bhi.n	8009f92 <HAL_I2C_Init+0xee>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8009ee8:	6923      	ldr	r3, [r4, #16]
 8009eea:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8009eee:	d159      	bne.n	8009fa4 <HAL_I2C_Init+0x100>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8009ef0:	6963      	ldr	r3, [r4, #20]
 8009ef2:	2bff      	cmp	r3, #255	; 0xff
 8009ef4:	d85e      	bhi.n	8009fb4 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8009ef6:	69a3      	ldr	r3, [r4, #24]
 8009ef8:	2b07      	cmp	r3, #7
 8009efa:	d863      	bhi.n	8009fc4 <HAL_I2C_Init+0x120>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8009efc:	69e3      	ldr	r3, [r4, #28]
 8009efe:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8009f02:	d168      	bne.n	8009fd6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8009f04:	6a23      	ldr	r3, [r4, #32]
 8009f06:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8009f0a:	d16d      	bne.n	8009fe8 <HAL_I2C_Init+0x144>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009f0c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009f10:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d072      	beq.n	8009ffe <HAL_I2C_Init+0x15a>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8009f18:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f1a:	68e0      	ldr	r0, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009f1c:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8009f20:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f24:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 8009f26:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009f28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8009f2c:	f021 0101 	bic.w	r1, r1, #1
 8009f30:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009f32:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009f34:	689a      	ldr	r2, [r3, #8]
 8009f36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009f3a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009f3c:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f3e:	d064      	beq.n	800a00a <HAL_I2C_Init+0x166>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009f40:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f44:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009f46:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f48:	d102      	bne.n	8009f50 <HAL_I2C_Init+0xac>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009f4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f4e:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f50:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f52:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f54:	483a      	ldr	r0, [pc, #232]	; (800a040 <HAL_I2C_Init+0x19c>)
  hi2c->State = HAL_I2C_STATE_READY;
 8009f56:	2720      	movs	r7, #32
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009f58:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f5a:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f5c:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f60:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f62:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009f64:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f66:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f68:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f6c:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009f6e:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f72:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009f74:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 8009f76:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f78:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f7a:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	f042 0201 	orr.w	r2, r2, #1
 8009f82:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f84:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009f86:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009f8a:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f8c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8009f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8009f92:	f240 2117 	movw	r1, #535	; 0x217
 8009f96:	482b      	ldr	r0, [pc, #172]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009f98:	f7f9 fe20 	bl	8003bdc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8009f9c:	6923      	ldr	r3, [r4, #16]
 8009f9e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8009fa2:	d0a5      	beq.n	8009ef0 <HAL_I2C_Init+0x4c>
 8009fa4:	f44f 7106 	mov.w	r1, #536	; 0x218
 8009fa8:	4826      	ldr	r0, [pc, #152]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009faa:	f7f9 fe17 	bl	8003bdc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8009fae:	6963      	ldr	r3, [r4, #20]
 8009fb0:	2bff      	cmp	r3, #255	; 0xff
 8009fb2:	d9a0      	bls.n	8009ef6 <HAL_I2C_Init+0x52>
 8009fb4:	f240 2119 	movw	r1, #537	; 0x219
 8009fb8:	4822      	ldr	r0, [pc, #136]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009fba:	f7f9 fe0f 	bl	8003bdc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8009fbe:	69a3      	ldr	r3, [r4, #24]
 8009fc0:	2b07      	cmp	r3, #7
 8009fc2:	d99b      	bls.n	8009efc <HAL_I2C_Init+0x58>
 8009fc4:	f240 211a 	movw	r1, #538	; 0x21a
 8009fc8:	481e      	ldr	r0, [pc, #120]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009fca:	f7f9 fe07 	bl	8003bdc <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8009fce:	69e3      	ldr	r3, [r4, #28]
 8009fd0:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8009fd4:	d096      	beq.n	8009f04 <HAL_I2C_Init+0x60>
 8009fd6:	f240 211b 	movw	r1, #539	; 0x21b
 8009fda:	481a      	ldr	r0, [pc, #104]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009fdc:	f7f9 fdfe 	bl	8003bdc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8009fe0:	6a23      	ldr	r3, [r4, #32]
 8009fe2:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8009fe6:	d091      	beq.n	8009f0c <HAL_I2C_Init+0x68>
 8009fe8:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8009fec:	4815      	ldr	r0, [pc, #84]	; (800a044 <HAL_I2C_Init+0x1a0>)
 8009fee:	f7f9 fdf5 	bl	8003bdc <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009ff2:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009ff6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d18c      	bne.n	8009f18 <HAL_I2C_Init+0x74>
    HAL_I2C_MspInit(hi2c);
 8009ffe:	4620      	mov	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800a000:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800a004:	f7fa fed4 	bl	8004db0 <HAL_I2C_MspInit>
 800a008:	e786      	b.n	8009f18 <HAL_I2C_Init+0x74>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a00a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a00e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a010:	e79e      	b.n	8009f50 <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a012:	f240 2116 	movw	r1, #534	; 0x216
 800a016:	480b      	ldr	r0, [pc, #44]	; (800a044 <HAL_I2C_Init+0x1a0>)
 800a018:	f7f9 fde0 	bl	8003bdc <assert_failed>
 800a01c:	e760      	b.n	8009ee0 <HAL_I2C_Init+0x3c>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a01e:	f240 2115 	movw	r1, #533	; 0x215
 800a022:	4808      	ldr	r0, [pc, #32]	; (800a044 <HAL_I2C_Init+0x1a0>)
 800a024:	f7f9 fdda 	bl	8003bdc <assert_failed>
 800a028:	e755      	b.n	8009ed6 <HAL_I2C_Init+0x32>
    return HAL_ERROR;
 800a02a:	2001      	movs	r0, #1
}
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	40005c00 	.word	0x40005c00
 800a034:	40005400 	.word	0x40005400
 800a038:	40005800 	.word	0x40005800
 800a03c:	40006000 	.word	0x40006000
 800a040:	02008000 	.word	0x02008000
 800a044:	08028c2c 	.word	0x08028c2c

0800a048 <HAL_I2C_Master_Transmit>:
{
 800a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	461d      	mov	r5, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a04e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800a052:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a054:	2b20      	cmp	r3, #32
{
 800a056:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a058:	f040 808a 	bne.w	800a170 <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 800a05c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a060:	4604      	mov	r4, r0
 800a062:	2b01      	cmp	r3, #1
 800a064:	f000 8084 	beq.w	800a170 <HAL_I2C_Master_Transmit+0x128>
 800a068:	f04f 0a01 	mov.w	sl, #1
 800a06c:	4688      	mov	r8, r1
 800a06e:	4691      	mov	r9, r2
 800a070:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800a074:	f7fc fb40 	bl	80066f8 <HAL_GetTick>
 800a078:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a07a:	4652      	mov	r2, sl
 800a07c:	2319      	movs	r3, #25
 800a07e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a082:	4620      	mov	r0, r4
 800a084:	9600      	str	r6, [sp, #0]
 800a086:	f7ff fea7 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	d16c      	bne.n	800a168 <HAL_I2C_Master_Transmit+0x120>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a08e:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a090:	2221      	movs	r2, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800a092:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a096:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a09a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a09e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800a0a0:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a0a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a0a4:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	2bff      	cmp	r3, #255	; 0xff
 800a0aa:	d865      	bhi.n	800a178 <HAL_I2C_Master_Transmit+0x130>
      hi2c->XferSize = hi2c->XferCount;
 800a0ac:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a0ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a0b2:	4d3c      	ldr	r5, [pc, #240]	; (800a1a4 <HAL_I2C_Master_Transmit+0x15c>)
 800a0b4:	4641      	mov	r1, r8
      hi2c->XferSize = hi2c->XferCount;
 800a0b6:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800a0bc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a0be:	b2d2      	uxtb	r2, r2
 800a0c0:	f7ff fd2a 	bl	8009b18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a0c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0c6:	4632      	mov	r2, r6
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d039      	beq.n	800a146 <HAL_I2C_Master_Transmit+0xfe>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a0d2:	f7ff fe31 	bl	8009d38 <I2C_WaitOnTXISFlagUntilTimeout>
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	d146      	bne.n	800a168 <HAL_I2C_Master_Transmit+0x120>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a0da:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a0dc:	6821      	ldr	r1, [r4, #0]
 800a0de:	f812 5b01 	ldrb.w	r5, [r2], #1
      hi2c->XferSize--;
 800a0e2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a0e4:	628d      	str	r5, [r1, #40]	; 0x28
      hi2c->XferCount--;
 800a0e6:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800a0e8:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800a0ea:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800a0ec:	3d01      	subs	r5, #1
      hi2c->XferSize--;
 800a0ee:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800a0f0:	b2ad      	uxth	r5, r5
      hi2c->XferSize--;
 800a0f2:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800a0f4:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a0f6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800a0f8:	b292      	uxth	r2, r2
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d1e2      	bne.n	800a0c4 <HAL_I2C_Master_Transmit+0x7c>
 800a0fe:	2a00      	cmp	r2, #0
 800a100:	d0e0      	beq.n	800a0c4 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a102:	4602      	mov	r2, r0
 800a104:	463b      	mov	r3, r7
 800a106:	2180      	movs	r1, #128	; 0x80
 800a108:	4620      	mov	r0, r4
 800a10a:	9600      	str	r6, [sp, #0]
 800a10c:	f7ff fe64 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a110:	f04f 0eff 	mov.w	lr, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a114:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a116:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a11a:	4641      	mov	r1, r8
 800a11c:	4620      	mov	r0, r4
 800a11e:	4672      	mov	r2, lr
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a120:	bb15      	cbnz	r5, 800a168 <HAL_I2C_Master_Transmit+0x120>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a122:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	; 0x2a
 800a126:	fa1f fc8c 	uxth.w	ip, ip
 800a12a:	45f4      	cmp	ip, lr
 800a12c:	d92f      	bls.n	800a18e <HAL_I2C_Master_Transmit+0x146>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a12e:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a132:	9500      	str	r5, [sp, #0]
 800a134:	f7ff fcf0 	bl	8009b18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a138:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a13a:	4632      	mov	r2, r6
 800a13c:	4639      	mov	r1, r7
    while (hi2c->XferCount > 0U)
 800a13e:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a140:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1c5      	bne.n	800a0d2 <HAL_I2C_Master_Transmit+0x8a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a146:	f7ff fe21 	bl	8009d8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a14a:	b968      	cbnz	r0, 800a168 <HAL_I2C_Master_Transmit+0x120>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a14c:	6823      	ldr	r3, [r4, #0]
 800a14e:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800a150:	4d15      	ldr	r5, [pc, #84]	; (800a1a8 <HAL_I2C_Master_Transmit+0x160>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a152:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800a154:	685a      	ldr	r2, [r3, #4]
 800a156:	402a      	ands	r2, r5
 800a158:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800a15a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a15e:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a162:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800a166:	e000      	b.n	800a16a <HAL_I2C_Master_Transmit+0x122>
      return HAL_ERROR;
 800a168:	2001      	movs	r0, #1
}
 800a16a:	b002      	add	sp, #8
 800a16c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 800a170:	2002      	movs	r0, #2
}
 800a172:	b002      	add	sp, #8
 800a174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a178:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a17a:	480a      	ldr	r0, [pc, #40]	; (800a1a4 <HAL_I2C_Master_Transmit+0x15c>)
 800a17c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a180:	4641      	mov	r1, r8
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a182:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a184:	9000      	str	r0, [sp, #0]
 800a186:	4620      	mov	r0, r4
 800a188:	f7ff fcc6 	bl	8009b18 <I2C_TransferConfig>
 800a18c:	e79a      	b.n	800a0c4 <HAL_I2C_Master_Transmit+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 800a18e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a190:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a194:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800a196:	b292      	uxth	r2, r2
 800a198:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a19a:	b2d2      	uxtb	r2, r2
 800a19c:	f7ff fcbc 	bl	8009b18 <I2C_TransferConfig>
 800a1a0:	e790      	b.n	800a0c4 <HAL_I2C_Master_Transmit+0x7c>
 800a1a2:	bf00      	nop
 800a1a4:	80002000 	.word	0x80002000
 800a1a8:	fe00e800 	.word	0xfe00e800

0800a1ac <HAL_I2C_Mem_Read>:
{
 800a1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b0:	461d      	mov	r5, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800a1b2:	3b01      	subs	r3, #1
{
 800a1b4:	b085      	sub	sp, #20
 800a1b6:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800a1b8:	2b01      	cmp	r3, #1
{
 800a1ba:	460e      	mov	r6, r1
 800a1bc:	4617      	mov	r7, r2
 800a1be:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 800a1c2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800a1c6:	d904      	bls.n	800a1d2 <HAL_I2C_Mem_Read+0x26>
 800a1c8:	f640 11d4 	movw	r1, #2516	; 0x9d4
 800a1cc:	4863      	ldr	r0, [pc, #396]	; (800a35c <HAL_I2C_Mem_Read+0x1b0>)
 800a1ce:	f7f9 fd05 	bl	8003bdc <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a1d2:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800a1d6:	2b20      	cmp	r3, #32
 800a1d8:	d125      	bne.n	800a226 <HAL_I2C_Mem_Read+0x7a>
    if ((pData == NULL) || (Size == 0U))
 800a1da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1dc:	b1e3      	cbz	r3, 800a218 <HAL_I2C_Mem_Read+0x6c>
 800a1de:	f1bb 0f00 	cmp.w	fp, #0
 800a1e2:	d019      	beq.n	800a218 <HAL_I2C_Mem_Read+0x6c>
    __HAL_LOCK(hi2c);
 800a1e4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d01c      	beq.n	800a226 <HAL_I2C_Mem_Read+0x7a>
 800a1ec:	f04f 0a01 	mov.w	sl, #1
 800a1f0:	f884 a040 	strb.w	sl, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 800a1f4:	f7fc fa80 	bl	80066f8 <HAL_GetTick>
 800a1f8:	4680      	mov	r8, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a1fa:	4652      	mov	r2, sl
 800a1fc:	2319      	movs	r3, #25
 800a1fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a202:	4620      	mov	r0, r4
 800a204:	f8cd 8000 	str.w	r8, [sp]
 800a208:	f7ff fde6 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
 800a20c:	9003      	str	r0, [sp, #12]
 800a20e:	b170      	cbz	r0, 800a22e <HAL_I2C_Mem_Read+0x82>
      return HAL_ERROR;
 800a210:	2001      	movs	r0, #1
}
 800a212:	b005      	add	sp, #20
 800a214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a218:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 800a21c:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a21e:	6463      	str	r3, [r4, #68]	; 0x44
}
 800a220:	b005      	add	sp, #20
 800a222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 800a226:	2002      	movs	r0, #2
}
 800a228:	b005      	add	sp, #20
 800a22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->pBuffPtr  = pData;
 800a22e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a230:	2122      	movs	r1, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a232:	2040      	movs	r0, #64	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a234:	463a      	mov	r2, r7
    hi2c->pBuffPtr  = pData;
 800a236:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a238:	462b      	mov	r3, r5
    hi2c->XferISR   = NULL;
 800a23a:	9d03      	ldr	r5, [sp, #12]
 800a23c:	6365      	str	r5, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a23e:	e9cd 9800 	strd	r9, r8, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a242:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a246:	4631      	mov	r1, r6
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a248:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a24c:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a24e:	6465      	str	r5, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800a250:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a254:	f7ff fdee 	bl	8009e34 <I2C_RequestMemoryRead>
 800a258:	2800      	cmp	r0, #0
 800a25a:	d157      	bne.n	800a30c <HAL_I2C_Mem_Read+0x160>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a25c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800a25e:	b29b      	uxth	r3, r3
 800a260:	2bff      	cmp	r3, #255	; 0xff
 800a262:	d958      	bls.n	800a316 <HAL_I2C_Mem_Read+0x16a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a264:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a266:	483e      	ldr	r0, [pc, #248]	; (800a360 <HAL_I2C_Mem_Read+0x1b4>)
 800a268:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a26c:	4631      	mov	r1, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a26e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a270:	9000      	str	r0, [sp, #0]
 800a272:	4620      	mov	r0, r4
 800a274:	f7ff fc50 	bl	8009b18 <I2C_TransferConfig>
 800a278:	e003      	b.n	800a282 <HAL_I2C_Mem_Read+0xd6>
    } while (hi2c->XferCount > 0U);
 800a27a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d056      	beq.n	800a330 <HAL_I2C_Mem_Read+0x184>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a282:	464b      	mov	r3, r9
 800a284:	2200      	movs	r2, #0
 800a286:	2104      	movs	r1, #4
 800a288:	4620      	mov	r0, r4
 800a28a:	f8cd 8000 	str.w	r8, [sp]
 800a28e:	f7ff fda3 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
 800a292:	2800      	cmp	r0, #0
 800a294:	d1bc      	bne.n	800a210 <HAL_I2C_Mem_Read+0x64>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a296:	6822      	ldr	r2, [r4, #0]
 800a298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a29a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a29c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800a29e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800a2a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800a2a2:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 800a2a4:	6a65      	ldr	r5, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800a2a6:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800a2a8:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 800a2aa:	3501      	adds	r5, #1
      hi2c->XferSize--;
 800a2ac:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800a2ae:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a2b0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800a2b2:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a2b4:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800a2b6:	6265      	str	r5, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1de      	bne.n	800a27a <HAL_I2C_Mem_Read+0xce>
 800a2bc:	2a00      	cmp	r2, #0
 800a2be:	d0dc      	beq.n	800a27a <HAL_I2C_Mem_Read+0xce>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	464b      	mov	r3, r9
 800a2c4:	2180      	movs	r1, #128	; 0x80
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f8cd 8000 	str.w	r8, [sp]
 800a2cc:	f7ff fd84 	bl	8009dd8 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a2d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a2d4:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a2d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a2da:	4631      	mov	r1, r6
 800a2dc:	4620      	mov	r0, r4
 800a2de:	4662      	mov	r2, ip
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a2e0:	2d00      	cmp	r5, #0
 800a2e2:	d195      	bne.n	800a210 <HAL_I2C_Mem_Read+0x64>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a2e4:	8d67      	ldrh	r7, [r4, #42]	; 0x2a
 800a2e6:	b2bf      	uxth	r7, r7
 800a2e8:	4567      	cmp	r7, ip
 800a2ea:	d905      	bls.n	800a2f8 <HAL_I2C_Mem_Read+0x14c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a2ec:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a2f0:	9500      	str	r5, [sp, #0]
 800a2f2:	f7ff fc11 	bl	8009b18 <I2C_TransferConfig>
 800a2f6:	e7c0      	b.n	800a27a <HAL_I2C_Mem_Read+0xce>
          hi2c->XferSize = hi2c->XferCount;
 800a2f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a2fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a2fe:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800a300:	b292      	uxth	r2, r2
 800a302:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a304:	b2d2      	uxtb	r2, r2
 800a306:	f7ff fc07 	bl	8009b18 <I2C_TransferConfig>
 800a30a:	e7b6      	b.n	800a27a <HAL_I2C_Mem_Read+0xce>
      __HAL_UNLOCK(hi2c);
 800a30c:	9b03      	ldr	r3, [sp, #12]
      return HAL_ERROR;
 800a30e:	4650      	mov	r0, sl
      __HAL_UNLOCK(hi2c);
 800a310:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800a314:	e77d      	b.n	800a212 <HAL_I2C_Mem_Read+0x66>
      hi2c->XferSize = hi2c->XferCount;
 800a316:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a318:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a31c:	4d10      	ldr	r5, [pc, #64]	; (800a360 <HAL_I2C_Mem_Read+0x1b4>)
 800a31e:	4631      	mov	r1, r6
      hi2c->XferSize = hi2c->XferCount;
 800a320:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a322:	4620      	mov	r0, r4
 800a324:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800a326:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a328:	b2d2      	uxtb	r2, r2
 800a32a:	f7ff fbf5 	bl	8009b18 <I2C_TransferConfig>
 800a32e:	e7a8      	b.n	800a282 <HAL_I2C_Mem_Read+0xd6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a330:	4642      	mov	r2, r8
 800a332:	4649      	mov	r1, r9
 800a334:	4620      	mov	r0, r4
 800a336:	f7ff fd29 	bl	8009d8c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a33a:	2800      	cmp	r0, #0
 800a33c:	f47f af68 	bne.w	800a210 <HAL_I2C_Mem_Read+0x64>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a340:	6823      	ldr	r3, [r4, #0]
 800a342:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800a344:	4d07      	ldr	r5, [pc, #28]	; (800a364 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a346:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800a348:	685a      	ldr	r2, [r3, #4]
 800a34a:	402a      	ands	r2, r5
 800a34c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800a34e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a352:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a356:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800a35a:	e75a      	b.n	800a212 <HAL_I2C_Mem_Read+0x66>
 800a35c:	08028c2c 	.word	0x08028c2c
 800a360:	80002400 	.word	0x80002400
 800a364:	fe00e800 	.word	0xfe00e800

0800a368 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a36c:	4b22      	ldr	r3, [pc, #136]	; (800a3f8 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800a36e:	4e23      	ldr	r6, [pc, #140]	; (800a3fc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 800a370:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a372:	6822      	ldr	r2, [r4, #0]
 800a374:	4822      	ldr	r0, [pc, #136]	; (800a400 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 800a376:	429a      	cmp	r2, r3
 800a378:	bf18      	it	ne
 800a37a:	42b2      	cmpne	r2, r6
 800a37c:	bf14      	ite	ne
 800a37e:	2301      	movne	r3, #1
 800a380:	2300      	moveq	r3, #0
 800a382:	4282      	cmp	r2, r0
 800a384:	bf0c      	ite	eq
 800a386:	2300      	moveq	r3, #0
 800a388:	f003 0301 	andne.w	r3, r3, #1
 800a38c:	b113      	cbz	r3, 800a394 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800a38e:	4b1d      	ldr	r3, [pc, #116]	; (800a404 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 800a390:	429a      	cmp	r2, r3
 800a392:	d12c      	bne.n	800a3ee <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800a394:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 800a398:	d124      	bne.n	800a3e4 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a39a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800a39e:	2b20      	cmp	r3, #32
 800a3a0:	b2de      	uxtb	r6, r3
 800a3a2:	d11d      	bne.n	800a3e0 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a3a4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	d019      	beq.n	800a3e0 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a3ac:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a3ae:	2224      	movs	r2, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3b0:	2700      	movs	r7, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a3b2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800a3b6:	681a      	ldr	r2, [r3, #0]

    return HAL_OK;
 800a3b8:	4638      	mov	r0, r7
    __HAL_I2C_DISABLE(hi2c);
 800a3ba:	f022 0201 	bic.w	r2, r2, #1
 800a3be:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a3c6:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800a3c8:	6819      	ldr	r1, [r3, #0]
 800a3ca:	430d      	orrs	r5, r1
 800a3cc:	601d      	str	r5, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800a3ce:	681a      	ldr	r2, [r3, #0]
 800a3d0:	f042 0201 	orr.w	r2, r2, #1
 800a3d4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800a3d6:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a3da:	f884 7040 	strb.w	r7, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800a3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800a3e0:	2002      	movs	r0, #2
}
 800a3e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800a3e4:	215f      	movs	r1, #95	; 0x5f
 800a3e6:	4808      	ldr	r0, [pc, #32]	; (800a408 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800a3e8:	f7f9 fbf8 	bl	8003bdc <assert_failed>
 800a3ec:	e7d5      	b.n	800a39a <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a3ee:	215e      	movs	r1, #94	; 0x5e
 800a3f0:	4805      	ldr	r0, [pc, #20]	; (800a408 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800a3f2:	f7f9 fbf3 	bl	8003bdc <assert_failed>
 800a3f6:	e7cd      	b.n	800a394 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800a3f8:	40005400 	.word	0x40005400
 800a3fc:	40005800 	.word	0x40005800
 800a400:	40005c00 	.word	0x40005c00
 800a404:	40006000 	.word	0x40006000
 800a408:	08028c64 	.word	0x08028c64

0800a40c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40e:	4604      	mov	r4, r0
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a410:	4b21      	ldr	r3, [pc, #132]	; (800a498 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 800a412:	4e22      	ldr	r6, [pc, #136]	; (800a49c <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 800a414:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a416:	6822      	ldr	r2, [r4, #0]
 800a418:	4821      	ldr	r0, [pc, #132]	; (800a4a0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a41a:	429a      	cmp	r2, r3
 800a41c:	bf18      	it	ne
 800a41e:	42b2      	cmpne	r2, r6
 800a420:	bf14      	ite	ne
 800a422:	2301      	movne	r3, #1
 800a424:	2300      	moveq	r3, #0
 800a426:	4282      	cmp	r2, r0
 800a428:	bf0c      	ite	eq
 800a42a:	2300      	moveq	r3, #0
 800a42c:	f003 0301 	andne.w	r3, r3, #1
 800a430:	b113      	cbz	r3, 800a438 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800a432:	4b1c      	ldr	r3, [pc, #112]	; (800a4a4 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 800a434:	429a      	cmp	r2, r3
 800a436:	d12a      	bne.n	800a48e <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800a438:	2d0f      	cmp	r5, #15
 800a43a:	d823      	bhi.n	800a484 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a43c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800a440:	2b20      	cmp	r3, #32
 800a442:	b2df      	uxtb	r7, r3
 800a444:	d11c      	bne.n	800a480 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a446:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	d018      	beq.n	800a480 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a44e:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a450:	2224      	movs	r2, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a452:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a454:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800a458:	681a      	ldr	r2, [r3, #0]

    return HAL_OK;
 800a45a:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800a45c:	f022 0201 	bic.w	r2, r2, #1
 800a460:	601a      	str	r2, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800a462:	6819      	ldr	r1, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800a464:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800a468:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 800a46c:	601d      	str	r5, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800a46e:	681a      	ldr	r2, [r3, #0]
 800a470:	f042 0201 	orr.w	r2, r2, #1
 800a474:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800a476:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a47a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800a47e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800a480:	2002      	movs	r0, #2
}
 800a482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800a484:	218d      	movs	r1, #141	; 0x8d
 800a486:	4808      	ldr	r0, [pc, #32]	; (800a4a8 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800a488:	f7f9 fba8 	bl	8003bdc <assert_failed>
 800a48c:	e7d6      	b.n	800a43c <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a48e:	218c      	movs	r1, #140	; 0x8c
 800a490:	4805      	ldr	r0, [pc, #20]	; (800a4a8 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800a492:	f7f9 fba3 	bl	8003bdc <assert_failed>
 800a496:	e7cf      	b.n	800a438 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800a498:	40005400 	.word	0x40005400
 800a49c:	40005800 	.word	0x40005800
 800a4a0:	40005c00 	.word	0x40005c00
 800a4a4:	40006000 	.word	0x40006000
 800a4a8:	08028c64 	.word	0x08028c64

0800a4ac <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800a4ac:	4603      	mov	r3, r0
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a4ae:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 800a4b2:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	601a      	str	r2, [r3, #0]
}
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop

0800a4bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4be:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	f000 809d 	beq.w	800a600 <HAL_PCD_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800a4c6:	6804      	ldr	r4, [r0, #0]
 800a4c8:	4605      	mov	r5, r0
 800a4ca:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800a4ce:	d003      	beq.n	800a4d8 <HAL_PCD_Init+0x1c>
 800a4d0:	4b4f      	ldr	r3, [pc, #316]	; (800a610 <HAL_PCD_Init+0x154>)
 800a4d2:	429c      	cmp	r4, r3
 800a4d4:	f040 8081 	bne.w	800a5da <HAL_PCD_Init+0x11e>

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a4d8:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800a4dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 8086 	beq.w	800a5f2 <HAL_PCD_Init+0x136>
 800a4e6:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a4e8:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a4ea:	462e      	mov	r6, r5
 800a4ec:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a4ee:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a4f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a4f4:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a4f6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a4fa:	bf08      	it	eq
 800a4fc:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 800a4fe:	f006 fc85 	bl	8010e0c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a502:	f856 eb10 	ldr.w	lr, [r6], #16
 800a506:	46b4      	mov	ip, r6
 800a508:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a50c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a50e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a512:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a514:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a518:	e884 0003 	stmia.w	r4, {r0, r1}
 800a51c:	4670      	mov	r0, lr
 800a51e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a522:	f006 fbb1 	bl	8010c88 <USB_CoreInit>
 800a526:	4604      	mov	r4, r0
 800a528:	b130      	cbz	r0, 800a538 <HAL_PCD_Init+0x7c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a52a:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a52c:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a52e:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a530:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 800a534:	b00b      	add	sp, #44	; 0x2c
 800a536:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a538:	4601      	mov	r1, r0
 800a53a:	6828      	ldr	r0, [r5, #0]
 800a53c:	f006 fc6e 	bl	8010e1c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a540:	6868      	ldr	r0, [r5, #4]
 800a542:	b358      	cbz	r0, 800a59c <HAL_PCD_Init+0xe0>
 800a544:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a546:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a54a:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a54c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a550:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a554:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a55c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a560:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a564:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a568:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a56a:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800a56e:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a570:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a574:	d3ea      	bcc.n	800a54c <HAL_PCD_Init+0x90>
    hpcd->OUT_ep[i].is_in = 0U;
 800a576:	2200      	movs	r2, #0
 800a578:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a57c:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a57e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a582:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a586:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a588:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a58c:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a58e:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a592:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a596:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a59a:	d3ed      	bcc.n	800a578 <HAL_PCD_Init+0xbc>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a59c:	466c      	mov	r4, sp
 800a59e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a5a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a5a2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a5a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a5a6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a5aa:	e884 0003 	stmia.w	r4, {r0, r1}
 800a5ae:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a5b2:	6828      	ldr	r0, [r5, #0]
 800a5b4:	f006 fcb6 	bl	8010f24 <USB_DevInit>
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d1b5      	bne.n	800a52a <HAL_PCD_Init+0x6e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a5be:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a5c0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a5c2:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a5c6:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a5c8:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 800a5cc:	d01c      	beq.n	800a608 <HAL_PCD_Init+0x14c>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a5ce:	6828      	ldr	r0, [r5, #0]
 800a5d0:	f007 f874 	bl	80116bc <USB_DevDisconnect>
}
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	b00b      	add	sp, #44	; 0x2c
 800a5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800a5da:	2187      	movs	r1, #135	; 0x87
 800a5dc:	480d      	ldr	r0, [pc, #52]	; (800a614 <HAL_PCD_Init+0x158>)
 800a5de:	f7f9 fafd 	bl	8003bdc <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a5e2:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800a5e6:	682c      	ldr	r4, [r5, #0]
 800a5e8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f47f af7a 	bne.w	800a4e6 <HAL_PCD_Init+0x2a>
    HAL_PCD_MspInit(hpcd);
 800a5f2:	4628      	mov	r0, r5
    hpcd->Lock = HAL_UNLOCKED;
 800a5f4:	f885 23bc 	strb.w	r2, [r5, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 800a5f8:	f016 fd80 	bl	80210fc <HAL_PCD_MspInit>
 800a5fc:	6828      	ldr	r0, [r5, #0]
 800a5fe:	e773      	b.n	800a4e8 <HAL_PCD_Init+0x2c>
    return HAL_ERROR;
 800a600:	2401      	movs	r4, #1
}
 800a602:	4620      	mov	r0, r4
 800a604:	b00b      	add	sp, #44	; 0x2c
 800a606:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a608:	4628      	mov	r0, r5
 800a60a:	f000 fcc3 	bl	800af94 <HAL_PCDEx_ActivateLPM>
 800a60e:	e7de      	b.n	800a5ce <HAL_PCD_Init+0x112>
 800a610:	40040000 	.word	0x40040000
 800a614:	08028ca0 	.word	0x08028ca0

0800a618 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 800a618:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d00e      	beq.n	800a63e <HAL_PCD_Start+0x26>
 800a620:	2301      	movs	r3, #1
{
 800a622:	b510      	push	{r4, lr}
 800a624:	4604      	mov	r4, r0
  __HAL_PCD_ENABLE(hpcd);
 800a626:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800a628:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 800a62c:	f006 fbe6 	bl	8010dfc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a630:	6820      	ldr	r0, [r4, #0]
 800a632:	f007 f833 	bl	801169c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a636:	2000      	movs	r0, #0
 800a638:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 800a63c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800a63e:	2002      	movs	r0, #2
}
 800a640:	4770      	bx	lr
 800a642:	bf00      	nop

0800a644 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a648:	6806      	ldr	r6, [r0, #0]
{
 800a64a:	b087      	sub	sp, #28
 800a64c:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a64e:	4630      	mov	r0, r6
 800a650:	f007 f874 	bl	801173c <USB_GetMode>
 800a654:	b110      	cbz	r0, 800a65c <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 800a656:	b007      	add	sp, #28
 800a658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a65c:	4683      	mov	fp, r0
 800a65e:	6820      	ldr	r0, [r4, #0]
 800a660:	f007 f83c 	bl	80116dc <USB_ReadInterrupts>
 800a664:	2800      	cmp	r0, #0
 800a666:	d0f6      	beq.n	800a656 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a668:	6820      	ldr	r0, [r4, #0]
 800a66a:	f007 f837 	bl	80116dc <USB_ReadInterrupts>
 800a66e:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a672:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a674:	d003      	beq.n	800a67e <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a676:	6943      	ldr	r3, [r0, #20]
 800a678:	f003 0302 	and.w	r3, r3, #2
 800a67c:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a67e:	f007 f82d 	bl	80116dc <USB_ReadInterrupts>
 800a682:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a686:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a688:	d012      	beq.n	800a6b0 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a68a:	6983      	ldr	r3, [r0, #24]
 800a68c:	f023 0310 	bic.w	r3, r3, #16
 800a690:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800a692:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a694:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800a698:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a69c:	2b02      	cmp	r3, #2
 800a69e:	f000 8266 	beq.w	800ab6e <HAL_PCD_IRQHandler+0x52a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800a6a2:	2b06      	cmp	r3, #6
 800a6a4:	f000 81c5 	beq.w	800aa32 <HAL_PCD_IRQHandler+0x3ee>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a6a8:	6983      	ldr	r3, [r0, #24]
 800a6aa:	f043 0310 	orr.w	r3, r3, #16
 800a6ae:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a6b0:	f007 f814 	bl	80116dc <USB_ReadInterrupts>
 800a6b4:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a6b8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a6ba:	f040 80df 	bne.w	800a87c <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a6be:	f007 f80d 	bl	80116dc <USB_ReadInterrupts>
 800a6c2:	0342      	lsls	r2, r0, #13
 800a6c4:	d478      	bmi.n	800a7b8 <HAL_PCD_IRQHandler+0x174>
 800a6c6:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a6ca:	4640      	mov	r0, r8
 800a6cc:	f007 f806 	bl	80116dc <USB_ReadInterrupts>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	db5d      	blt.n	800a790 <HAL_PCD_IRQHandler+0x14c>
 800a6d4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a6d6:	f007 f801 	bl	80116dc <USB_ReadInterrupts>
 800a6da:	0500      	lsls	r0, r0, #20
 800a6dc:	d44d      	bmi.n	800a77a <HAL_PCD_IRQHandler+0x136>
 800a6de:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a6e0:	f006 fffc 	bl	80116dc <USB_ReadInterrupts>
 800a6e4:	0102      	lsls	r2, r0, #4
 800a6e6:	d514      	bpl.n	800a712 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a6e8:	6822      	ldr	r2, [r4, #0]
 800a6ea:	6953      	ldr	r3, [r2, #20]
 800a6ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a6f0:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800a6f2:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f040 8185 	bne.w	800aa06 <HAL_PCD_IRQHandler+0x3c2>
        hpcd->LPM_State = LPM_L1;
 800a6fc:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a6fe:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800a700:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a704:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a706:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a70a:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a70e:	f016 fe63 	bl	80213d8 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a712:	6820      	ldr	r0, [r4, #0]
 800a714:	f006 ffe2 	bl	80116dc <USB_ReadInterrupts>
 800a718:	04c3      	lsls	r3, r0, #19
 800a71a:	f100 8129 	bmi.w	800a970 <HAL_PCD_IRQHandler+0x32c>
 800a71e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a720:	f006 ffdc 	bl	80116dc <USB_ReadInterrupts>
 800a724:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800a728:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a72a:	f040 810a 	bne.w	800a942 <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a72e:	f006 ffd5 	bl	80116dc <USB_ReadInterrupts>
 800a732:	0707      	lsls	r7, r0, #28
 800a734:	f100 80fc 	bmi.w	800a930 <HAL_PCD_IRQHandler+0x2ec>
 800a738:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a73a:	f006 ffcf 	bl	80116dc <USB_ReadInterrupts>
 800a73e:	02c6      	lsls	r6, r0, #11
 800a740:	f100 80ec 	bmi.w	800a91c <HAL_PCD_IRQHandler+0x2d8>
 800a744:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a746:	f006 ffc9 	bl	80116dc <USB_ReadInterrupts>
 800a74a:	0285      	lsls	r5, r0, #10
 800a74c:	f100 80dc 	bmi.w	800a908 <HAL_PCD_IRQHandler+0x2c4>
 800a750:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a752:	f006 ffc3 	bl	80116dc <USB_ReadInterrupts>
 800a756:	0040      	lsls	r0, r0, #1
 800a758:	f100 80cd 	bmi.w	800a8f6 <HAL_PCD_IRQHandler+0x2b2>
 800a75c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a75e:	f006 ffbd 	bl	80116dc <USB_ReadInterrupts>
 800a762:	0741      	lsls	r1, r0, #29
 800a764:	f57f af77 	bpl.w	800a656 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 800a768:	6823      	ldr	r3, [r4, #0]
 800a76a:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a76c:	076a      	lsls	r2, r5, #29
 800a76e:	f100 821f 	bmi.w	800abb0 <HAL_PCD_IRQHandler+0x56c>
      hpcd->Instance->GOTGINT |= temp;
 800a772:	685a      	ldr	r2, [r3, #4]
 800a774:	432a      	orrs	r2, r5
 800a776:	605a      	str	r2, [r3, #4]
 800a778:	e76d      	b.n	800a656 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a77a:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 800a77e:	07d9      	lsls	r1, r3, #31
 800a780:	f100 8212 	bmi.w	800aba8 <HAL_PCD_IRQHandler+0x564>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a784:	6820      	ldr	r0, [r4, #0]
 800a786:	6943      	ldr	r3, [r0, #20]
 800a788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a78c:	6143      	str	r3, [r0, #20]
 800a78e:	e7a7      	b.n	800a6e0 <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a790:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 800a794:	f023 0301 	bic.w	r3, r3, #1
 800a798:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800a79c:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	f000 813f 	beq.w	800aa24 <HAL_PCD_IRQHandler+0x3e0>
        HAL_PCD_ResumeCallback(hpcd);
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f016 fd44 	bl	8021234 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a7ac:	6820      	ldr	r0, [r4, #0]
 800a7ae:	6943      	ldr	r3, [r0, #20]
 800a7b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7b4:	6143      	str	r3, [r0, #20]
 800a7b6:	e78e      	b.n	800a6d6 <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a7b8:	6820      	ldr	r0, [r4, #0]
 800a7ba:	f006 ff9b 	bl	80116f4 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800a7be:	f8d4 8000 	ldr.w	r8, [r4]
 800a7c2:	4681      	mov	r9, r0
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	d080      	beq.n	800a6ca <HAL_PCD_IRQHandler+0x86>
 800a7c8:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 800a7cc:	4625      	mov	r5, r4
      epnum = 0U;
 800a7ce:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a7d2:	f8cd b010 	str.w	fp, [sp, #16]
 800a7d6:	e9cd 3602 	strd	r3, r6, [sp, #8]
 800a7da:	e007      	b.n	800a7ec <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 800a7dc:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 800a7e0:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 800a7e4:	f105 051c 	add.w	r5, r5, #28
 800a7e8:	f000 8138 	beq.w	800aa5c <HAL_PCD_IRQHandler+0x418>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a7ec:	f019 0f01 	tst.w	r9, #1
 800a7f0:	d0f4      	beq.n	800a7dc <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a7f2:	fa5f f78a 	uxtb.w	r7, sl
 800a7f6:	4640      	mov	r0, r8
 800a7f8:	4639      	mov	r1, r7
 800a7fa:	f006 ff8d 	bl	8011718 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a7fe:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a800:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a802:	d519      	bpl.n	800a838 <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a804:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a808:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a80a:	f00a 010f 	and.w	r1, sl, #15
 800a80e:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a810:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a814:	fa0c f101 	lsl.w	r1, ip, r1
 800a818:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a81c:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 800a820:	6921      	ldr	r1, [r4, #16]
 800a822:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a824:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a828:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 800a82c:	f000 81c5 	beq.w	800abba <HAL_PCD_IRQHandler+0x576>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a830:	4639      	mov	r1, r7
 800a832:	4620      	mov	r0, r4
 800a834:	f016 fcc2 	bl	80211bc <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a838:	0730      	lsls	r0, r6, #28
 800a83a:	d504      	bpl.n	800a846 <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a83c:	9b02      	ldr	r3, [sp, #8]
 800a83e:	2208      	movs	r2, #8
 800a840:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800a844:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a846:	06f1      	lsls	r1, r6, #27
 800a848:	d504      	bpl.n	800a854 <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a84a:	9b02      	ldr	r3, [sp, #8]
 800a84c:	2210      	movs	r2, #16
 800a84e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800a852:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a854:	0672      	lsls	r2, r6, #25
 800a856:	d504      	bpl.n	800a862 <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a858:	9b02      	ldr	r3, [sp, #8]
 800a85a:	2240      	movs	r2, #64	; 0x40
 800a85c:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800a860:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a862:	07b3      	lsls	r3, r6, #30
 800a864:	d504      	bpl.n	800a870 <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a866:	9b02      	ldr	r3, [sp, #8]
 800a868:	2202      	movs	r2, #2
 800a86a:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800a86e:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a870:	0636      	lsls	r6, r6, #24
 800a872:	f100 80f6 	bmi.w	800aa62 <HAL_PCD_IRQHandler+0x41e>
 800a876:	f8d4 8000 	ldr.w	r8, [r4]
 800a87a:	e7af      	b.n	800a7dc <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a87c:	f006 ff32 	bl	80116e4 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800a880:	4605      	mov	r5, r0
 800a882:	6820      	ldr	r0, [r4, #0]
 800a884:	2d00      	cmp	r5, #0
 800a886:	f43f af1a 	beq.w	800a6be <HAL_PCD_IRQHandler+0x7a>
 800a88a:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 800a88e:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 800a892:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a894:	9602      	str	r6, [sp, #8]
 800a896:	469a      	mov	sl, r3
 800a898:	e006      	b.n	800a8a8 <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 800a89a:	086d      	lsrs	r5, r5, #1
        epnum++;
 800a89c:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 800a8a0:	f109 091c 	add.w	r9, r9, #28
 800a8a4:	f000 80d8 	beq.w	800aa58 <HAL_PCD_IRQHandler+0x414>
        if ((ep_intr & 0x1U) != 0U)
 800a8a8:	07ee      	lsls	r6, r5, #31
 800a8aa:	d5f6      	bpl.n	800a89a <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a8ac:	b2fe      	uxtb	r6, r7
 800a8ae:	4631      	mov	r1, r6
 800a8b0:	f006 ff28 	bl	8011704 <USB_ReadDevOutEPInterrupt>
 800a8b4:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a8b6:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a8b8:	f018 0f01 	tst.w	r8, #1
 800a8bc:	f040 8138 	bne.w	800ab30 <HAL_PCD_IRQHandler+0x4ec>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a8c0:	f018 0f08 	tst.w	r8, #8
 800a8c4:	f040 811a 	bne.w	800aafc <HAL_PCD_IRQHandler+0x4b8>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a8c8:	f018 0f10 	tst.w	r8, #16
 800a8cc:	d003      	beq.n	800a8d6 <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a8ce:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800a8d2:	2210      	movs	r2, #16
 800a8d4:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a8d6:	f018 0f20 	tst.w	r8, #32
 800a8da:	d003      	beq.n	800a8e4 <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a8dc:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800a8e0:	2220      	movs	r2, #32
 800a8e2:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a8e4:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 800a8e8:	d0d7      	beq.n	800a89a <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a8ea:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800a8ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a8f2:	609a      	str	r2, [r3, #8]
 800a8f4:	e7d1      	b.n	800a89a <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f016 fca8 	bl	802124c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a8fc:	6820      	ldr	r0, [r4, #0]
 800a8fe:	6943      	ldr	r3, [r0, #20]
 800a900:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a904:	6143      	str	r3, [r0, #20]
 800a906:	e72a      	b.n	800a75e <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a908:	4620      	mov	r0, r4
 800a90a:	2100      	movs	r1, #0
 800a90c:	f016 fc96 	bl	802123c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a910:	6820      	ldr	r0, [r4, #0]
 800a912:	6943      	ldr	r3, [r0, #20]
 800a914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a918:	6143      	str	r3, [r0, #20]
 800a91a:	e71a      	b.n	800a752 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a91c:	4620      	mov	r0, r4
 800a91e:	2100      	movs	r1, #0
 800a920:	f016 fc90 	bl	8021244 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a924:	6820      	ldr	r0, [r4, #0]
 800a926:	6943      	ldr	r3, [r0, #20]
 800a928:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a92c:	6143      	str	r3, [r0, #20]
 800a92e:	e70a      	b.n	800a746 <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 800a930:	4620      	mov	r0, r4
 800a932:	f016 fc4d 	bl	80211d0 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a936:	6820      	ldr	r0, [r4, #0]
 800a938:	6943      	ldr	r3, [r0, #20]
 800a93a:	f003 0308 	and.w	r3, r3, #8
 800a93e:	6143      	str	r3, [r0, #20]
 800a940:	e6fb      	b.n	800a73a <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 800a942:	f006 feff 	bl	8011744 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a946:	6820      	ldr	r0, [r4, #0]
 800a948:	f006 fbaa 	bl	80110a0 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a94c:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a94e:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a950:	f000 ff7a 	bl	800b848 <HAL_RCC_GetHCLKFreq>
 800a954:	7b22      	ldrb	r2, [r4, #12]
 800a956:	4601      	mov	r1, r0
 800a958:	4628      	mov	r0, r5
 800a95a:	f006 f9d3 	bl	8010d04 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800a95e:	4620      	mov	r0, r4
 800a960:	f016 fc3a 	bl	80211d8 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a964:	6820      	ldr	r0, [r4, #0]
 800a966:	6943      	ldr	r3, [r0, #20]
 800a968:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a96c:	6143      	str	r3, [r0, #20]
 800a96e:	e6de      	b.n	800a72e <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a970:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a974:	2110      	movs	r1, #16
 800a976:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a978:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 800a97c:	f023 0301 	bic.w	r3, r3, #1
 800a980:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a982:	f006 fa81 	bl	8010e88 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a986:	6867      	ldr	r7, [r4, #4]
 800a988:	b1e7      	cbz	r7, 800a9c4 <HAL_PCD_IRQHandler+0x380>
 800a98a:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a98e:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800a992:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a994:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a998:	681a      	ldr	r2, [r3, #0]
 800a99a:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a99c:	45bb      	cmp	fp, r7
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a99e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800a9a2:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a9a6:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a9aa:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800a9ae:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800a9b2:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a9b6:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800a9ba:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800a9be:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9c2:	d1e6      	bne.n	800a992 <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a9c4:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a9c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a9c8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800a9cc:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a9ce:	b9f2      	cbnz	r2, 800aa0e <HAL_PCD_IRQHandler+0x3ca>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a9d0:	696a      	ldr	r2, [r5, #20]
 800a9d2:	f242 032b 	movw	r3, #8235	; 0x202b
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a9da:	692b      	ldr	r3, [r5, #16]
 800a9dc:	f043 030b 	orr.w	r3, r3, #11
 800a9e0:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a9e2:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a9e6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800a9ea:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a9ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a9f0:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a9f2:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a9f6:	f006 febb 	bl	8011770 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a9fa:	6820      	ldr	r0, [r4, #0]
 800a9fc:	6943      	ldr	r3, [r0, #20]
 800a9fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800aa02:	6143      	str	r3, [r0, #20]
 800aa04:	e68c      	b.n	800a720 <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 800aa06:	4620      	mov	r0, r4
 800aa08:	f016 fbfc 	bl	8021204 <HAL_PCD_SuspendCallback>
 800aa0c:	e681      	b.n	800a712 <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800aa0e:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800aa12:	f043 030b 	orr.w	r3, r3, #11
 800aa16:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800aa1a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800aa1c:	f043 030b 	orr.w	r3, r3, #11
 800aa20:	646b      	str	r3, [r5, #68]	; 0x44
 800aa22:	e7de      	b.n	800a9e2 <HAL_PCD_IRQHandler+0x39e>
        hpcd->LPM_State = LPM_L0;
 800aa24:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800aa26:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800aa28:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800aa2c:	f016 fcd4 	bl	80213d8 <HAL_PCDEx_LPM_Callback>
 800aa30:	e6bc      	b.n	800a7ac <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800aa32:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800aa36:	2208      	movs	r2, #8
 800aa38:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f006 fd95 	bl	801156c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800aa42:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800aa46:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 800aa4a:	6820      	ldr	r0, [r4, #0]
 800aa4c:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800aa50:	440b      	add	r3, r1
 800aa52:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800aa56:	e627      	b.n	800a6a8 <HAL_PCD_IRQHandler+0x64>
 800aa58:	9e02      	ldr	r6, [sp, #8]
 800aa5a:	e630      	b.n	800a6be <HAL_PCD_IRQHandler+0x7a>
 800aa5c:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 800aa60:	e633      	b.n	800a6ca <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 800aa62:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa66:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800aa6a:	428b      	cmp	r3, r1
 800aa6c:	f63f aeb6 	bhi.w	800a7dc <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 800aa70:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 800aa72:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa74:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa78:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 800aa7c:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa7e:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 800aa82:	bf28      	it	cs
 800aa84:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa86:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 800aa8a:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aa8c:	b280      	uxth	r0, r0
 800aa8e:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 800aa92:	d21b      	bcs.n	800aacc <HAL_PCD_IRQHandler+0x488>
 800aa94:	e022      	b.n	800aadc <HAL_PCD_IRQHandler+0x498>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aa96:	b1f9      	cbz	r1, 800aad8 <HAL_PCD_IRQHandler+0x494>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800aa98:	f894 c010 	ldrb.w	ip, [r4, #16]
 800aa9c:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 800aaa0:	f8cd c000 	str.w	ip, [sp]
 800aaa4:	429e      	cmp	r6, r3
 800aaa6:	bf28      	it	cs
 800aaa8:	461e      	movcs	r6, r3
 800aaaa:	b2b3      	uxth	r3, r6
 800aaac:	f006 fd48 	bl	8011540 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aab0:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 800aab4:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 800aab6:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 800aab8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aaba:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 800aabc:	4431      	add	r1, r6
    ep->xfer_count += len;
 800aabe:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aac0:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 800aac4:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 800aac6:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aac8:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800aaca:	d305      	bcc.n	800aad8 <HAL_PCD_IRQHandler+0x494>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aacc:	428b      	cmp	r3, r1
    len = ep->xfer_len - ep->xfer_count;
 800aace:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800aad2:	463a      	mov	r2, r7
 800aad4:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aad6:	d3de      	bcc.n	800aa96 <HAL_PCD_IRQHandler+0x452>
 800aad8:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 800aadc:	428b      	cmp	r3, r1
 800aade:	f4ff ae7d 	bcc.w	800a7dc <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800aae2:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800aae4:	f00a 010f 	and.w	r1, sl, #15
 800aae8:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800aaea:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800aaee:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800aaf2:	ea22 0201 	bic.w	r2, r2, r1
 800aaf6:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800aafa:	e66f      	b.n	800a7dc <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800aafc:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 800ab00:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab02:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800ab06:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ab08:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ab0e:	485e      	ldr	r0, [pc, #376]	; (800ac88 <HAL_PCD_IRQHandler+0x644>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab10:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ab12:	4282      	cmp	r2, r0
 800ab14:	d963      	bls.n	800abde <HAL_PCD_IRQHandler+0x59a>
 800ab16:	0409      	lsls	r1, r1, #16
 800ab18:	d502      	bpl.n	800ab20 <HAL_PCD_IRQHandler+0x4dc>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ab1a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800ab1e:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800ab20:	4620      	mov	r0, r4
 800ab22:	f016 fb3b 	bl	802119c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800ab26:	6921      	ldr	r1, [r4, #16]
 800ab28:	2901      	cmp	r1, #1
 800ab2a:	d07b      	beq.n	800ac24 <HAL_PCD_IRQHandler+0x5e0>
 800ab2c:	6820      	ldr	r0, [r4, #0]
 800ab2e:	e6cb      	b.n	800a8c8 <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 800ab30:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab34:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800ab38:	2301      	movs	r3, #1
 800ab3a:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab3e:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 800ab42:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800ab46:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ab48:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ab4a:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800ab4e:	d04b      	beq.n	800abe8 <HAL_PCD_IRQHandler+0x5a4>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ab50:	494e      	ldr	r1, [pc, #312]	; (800ac8c <HAL_PCD_IRQHandler+0x648>)
 800ab52:	428b      	cmp	r3, r1
 800ab54:	d057      	beq.n	800ac06 <HAL_PCD_IRQHandler+0x5c2>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ab56:	b927      	cbnz	r7, 800ab62 <HAL_PCD_IRQHandler+0x51e>
 800ab58:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	f000 808c 	beq.w	800ac7a <HAL_PCD_IRQHandler+0x636>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ab62:	4620      	mov	r0, r4
 800ab64:	4631      	mov	r1, r6
 800ab66:	f016 fb1f 	bl	80211a8 <HAL_PCD_DataOutStageCallback>
 800ab6a:	6820      	ldr	r0, [r4, #0]
 800ab6c:	e6a8      	b.n	800a8c0 <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ab6e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800ab72:	421d      	tst	r5, r3
 800ab74:	f43f ad98 	beq.w	800a6a8 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ab78:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 800ab7c:	f3c5 120a 	ubfx	r2, r5, #4, #11
 800ab80:	4630      	mov	r0, r6
 800ab82:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800ab86:	4615      	mov	r5, r2
 800ab88:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 800ab8c:	f006 fcee 	bl	801156c <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab90:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab94:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab98:	442a      	add	r2, r5
 800ab9a:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab9c:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ab9e:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800aba2:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 800aba6:	e57f      	b.n	800a6a8 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800aba8:	4620      	mov	r0, r4
 800abaa:	f016 fb2b 	bl	8021204 <HAL_PCD_SuspendCallback>
 800abae:	e5e9      	b.n	800a784 <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 800abb0:	4620      	mov	r0, r4
 800abb2:	f016 fb4f 	bl	8021254 <HAL_PCD_DisconnectCallback>
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	e5db      	b.n	800a772 <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800abba:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 800abbe:	4413      	add	r3, r2
 800abc0:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800abc2:	f1ba 0f00 	cmp.w	sl, #0
 800abc6:	f47f ae33 	bne.w	800a830 <HAL_PCD_IRQHandler+0x1ec>
 800abca:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f47f ae2f 	bne.w	800a830 <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800abd2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800abd6:	6820      	ldr	r0, [r4, #0]
 800abd8:	f006 fdca 	bl	8011770 <USB_EP0_OutStart>
 800abdc:	e628      	b.n	800a830 <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 800abde:	4620      	mov	r0, r4
 800abe0:	f016 fadc 	bl	802119c <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800abe4:	6820      	ldr	r0, [r4, #0]
 800abe6:	e66f      	b.n	800a8c8 <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800abe8:	f01e 0f08 	tst.w	lr, #8
 800abec:	d014      	beq.n	800ac18 <HAL_PCD_IRQHandler+0x5d4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800abee:	4926      	ldr	r1, [pc, #152]	; (800ac88 <HAL_PCD_IRQHandler+0x644>)
 800abf0:	428b      	cmp	r3, r1
 800abf2:	f67f ae65 	bls.w	800a8c0 <HAL_PCD_IRQHandler+0x27c>
 800abf6:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800abfa:	f43f ae61 	beq.w	800a8c0 <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800abfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ac02:	6093      	str	r3, [r2, #8]
 800ac04:	e65c      	b.n	800a8c0 <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ac06:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800ac0a:	d1f8      	bne.n	800abfe <HAL_PCD_IRQHandler+0x5ba>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ac0c:	f01e 0f20 	tst.w	lr, #32
 800ac10:	d0a7      	beq.n	800ab62 <HAL_PCD_IRQHandler+0x51e>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ac12:	2120      	movs	r1, #32
 800ac14:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ac16:	e7a4      	b.n	800ab62 <HAL_PCD_IRQHandler+0x51e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800ac18:	f01e 0f20 	tst.w	lr, #32
 800ac1c:	d008      	beq.n	800ac30 <HAL_PCD_IRQHandler+0x5ec>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ac1e:	2320      	movs	r3, #32
 800ac20:	6093      	str	r3, [r2, #8]
 800ac22:	e64d      	b.n	800a8c0 <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ac24:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800ac28:	6820      	ldr	r0, [r4, #0]
 800ac2a:	f006 fda1 	bl	8011770 <USB_EP0_OutStart>
 800ac2e:	e77d      	b.n	800ab2c <HAL_PCD_IRQHandler+0x4e8>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800ac30:	f01e 0f28 	tst.w	lr, #40	; 0x28
 800ac34:	f47f ae44 	bne.w	800a8c0 <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ac38:	4913      	ldr	r1, [pc, #76]	; (800ac88 <HAL_PCD_IRQHandler+0x644>)
 800ac3a:	428b      	cmp	r3, r1
 800ac3c:	d902      	bls.n	800ac44 <HAL_PCD_IRQHandler+0x600>
 800ac3e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800ac42:	d1dc      	bne.n	800abfe <HAL_PCD_IRQHandler+0x5ba>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800ac44:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800ac46:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800ac4a:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800ac4e:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800ac52:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 800ac54:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800ac56:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 800ac5a:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ac5e:	2f00      	cmp	r7, #0
 800ac60:	f47f af7f 	bne.w	800ab62 <HAL_PCD_IRQHandler+0x51e>
 800ac64:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	f47f af7a 	bne.w	800ab62 <HAL_PCD_IRQHandler+0x51e>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ac6e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800ac72:	2101      	movs	r1, #1
 800ac74:	f006 fd7c 	bl	8011770 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ac78:	e773      	b.n	800ab62 <HAL_PCD_IRQHandler+0x51e>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ac7a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800ac7e:	4639      	mov	r1, r7
 800ac80:	f006 fd76 	bl	8011770 <USB_EP0_OutStart>
 800ac84:	e76d      	b.n	800ab62 <HAL_PCD_IRQHandler+0x51e>
 800ac86:	bf00      	nop
 800ac88:	4f54300a 	.word	0x4f54300a
 800ac8c:	4f54310a 	.word	0x4f54310a

0800ac90 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800ac90:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800ac94:	2a01      	cmp	r2, #1
 800ac96:	d00d      	beq.n	800acb4 <HAL_PCD_SetAddress+0x24>
 800ac98:	2201      	movs	r2, #1
{
 800ac9a:	b510      	push	{r4, lr}
 800ac9c:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 800ac9e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800aca2:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800aca4:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800aca8:	f006 fce6 	bl	8011678 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800acac:	2000      	movs	r0, #0
 800acae:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800acb2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800acb4:	2002      	movs	r0, #2
}
 800acb6:	4770      	bx	lr

0800acb8 <HAL_PCD_EP_Open>:
{
 800acb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acba:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800acbe:	0609      	lsls	r1, r1, #24
{
 800acc0:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800acc2:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 800acc6:	d422      	bmi.n	800ad0e <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 800acc8:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800accc:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 800acd0:	2700      	movs	r7, #0
 800acd2:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800acd6:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 800acda:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 800acde:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ace0:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 800ace2:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 800ace4:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800ace6:	b100      	cbz	r0, 800acea <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 800ace8:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800acea:	2b02      	cmp	r3, #2
 800acec:	d101      	bne.n	800acf2 <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 800acee:	2300      	movs	r3, #0
 800acf0:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800acf2:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	d015      	beq.n	800ad26 <HAL_PCD_EP_Open+0x6e>
 800acfa:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800acfc:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 800acfe:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ad02:	f006 f9d9 	bl	80110b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ad06:	2000      	movs	r0, #0
 800ad08:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 800ad0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 800ad0e:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 800ad12:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad14:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 800ad18:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad1c:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 800ad20:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 800ad24:	e7db      	b.n	800acde <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800ad26:	2002      	movs	r0, #2
}
 800ad28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad2a:	bf00      	nop

0800ad2c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800ad2c:	f011 0f80 	tst.w	r1, #128	; 0x80
 800ad30:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad34:	f04f 011c 	mov.w	r1, #28
{
 800ad38:	b510      	push	{r4, lr}
 800ad3a:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800ad3c:	d119      	bne.n	800ad72 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad3e:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800ad42:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800ad46:	2000      	movs	r0, #0
 800ad48:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad4c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800ad50:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800ad54:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800ad56:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d018      	beq.n	800ad90 <HAL_PCD_EP_Close+0x64>
 800ad5e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ad60:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800ad62:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ad66:	f006 f9ef 	bl	8011148 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ad6a:	2000      	movs	r0, #0
 800ad6c:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800ad70:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad72:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800ad76:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800ad7a:	2001      	movs	r0, #1
 800ad7c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad80:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800ad82:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800ad86:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800ad88:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d1e6      	bne.n	800ad5e <HAL_PCD_EP_Close+0x32>
 800ad90:	2002      	movs	r0, #2
}
 800ad92:	bd10      	pop	{r4, pc}

0800ad94 <HAL_PCD_EP_Receive>:
{
 800ad94:	b570      	push	{r4, r5, r6, lr}
 800ad96:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 800ad9a:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad9c:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800ad9e:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ada2:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800ada6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800adaa:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 800adae:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 800adb2:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 800adb6:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 800adba:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 800adbe:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800adc2:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800adc4:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800adc6:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800adc8:	bf08      	it	eq
 800adca:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800adce:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800add0:	b91d      	cbnz	r5, 800adda <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800add2:	f006 fb2f 	bl	8011434 <USB_EP0StartXfer>
}
 800add6:	2000      	movs	r0, #0
 800add8:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800adda:	f006 fa17 	bl	801120c <USB_EPStartXfer>
}
 800adde:	2000      	movs	r0, #0
 800ade0:	bd70      	pop	{r4, r5, r6, pc}
 800ade2:	bf00      	nop

0800ade4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ade4:	f001 010f 	and.w	r1, r1, #15
 800ade8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800adec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 800adf0:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop

0800adf8 <HAL_PCD_EP_Transmit>:
{
 800adf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfa:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 800adfe:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 800ae00:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae02:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800ae04:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae08:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800ae0c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae10:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 800ae12:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 800ae14:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae16:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800ae1a:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 800ae1c:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800ae20:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae22:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800ae24:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 800ae26:	bf08      	it	eq
 800ae28:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae2a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ae2c:	b91d      	cbnz	r5, 800ae36 <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae2e:	f006 fb01 	bl	8011434 <USB_EP0StartXfer>
}
 800ae32:	2000      	movs	r0, #0
 800ae34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae36:	f006 f9e9 	bl	801120c <USB_EPStartXfer>
}
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae3e:	bf00      	nop

0800ae40 <HAL_PCD_EP_SetStall>:
{
 800ae40:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ae42:	6843      	ldr	r3, [r0, #4]
 800ae44:	f001 050f 	and.w	r5, r1, #15
 800ae48:	429d      	cmp	r5, r3
 800ae4a:	d833      	bhi.n	800aeb4 <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 800ae4c:	060b      	lsls	r3, r1, #24
 800ae4e:	4604      	mov	r4, r0
 800ae50:	d41c      	bmi.n	800ae8c <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 800ae52:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800ae56:	201c      	movs	r0, #28
    ep->is_in = 0U;
 800ae58:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800ae5a:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 800ae5e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 800ae62:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800ae66:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800ae6a:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae6c:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800ae6e:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800ae70:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800ae74:	429a      	cmp	r2, r3
 800ae76:	d01b      	beq.n	800aeb0 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ae78:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800ae7a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ae7e:	f006 fb9b 	bl	80115b8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ae82:	b1cd      	cbz	r5, 800aeb8 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 800ae84:	2000      	movs	r0, #0
 800ae86:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800ae8a:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae8c:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800ae8e:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800ae92:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae94:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800ae98:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae9c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800ae9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800aea2:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800aea4:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800aea6:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800aea8:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d1e3      	bne.n	800ae78 <HAL_PCD_EP_SetStall+0x38>
 800aeb0:	2002      	movs	r0, #2
}
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800aeb4:	2001      	movs	r0, #1
}
 800aeb6:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800aeb8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800aebc:	7c21      	ldrb	r1, [r4, #16]
 800aebe:	6820      	ldr	r0, [r4, #0]
 800aec0:	f006 fc56 	bl	8011770 <USB_EP0_OutStart>
 800aec4:	e7de      	b.n	800ae84 <HAL_PCD_EP_SetStall+0x44>
 800aec6:	bf00      	nop

0800aec8 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800aec8:	6842      	ldr	r2, [r0, #4]
{
 800aeca:	b538      	push	{r3, r4, r5, lr}
 800aecc:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d832      	bhi.n	800af3a <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800aed4:	f011 0f80 	tst.w	r1, #128	; 0x80
 800aed8:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aeda:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800aede:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800aee2:	d119      	bne.n	800af18 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aee4:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800aee8:	2000      	movs	r0, #0
 800aeea:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800aeee:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aef0:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800aef4:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800aef8:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800aefa:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800aefc:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800af00:	2b01      	cmp	r3, #1
 800af02:	d018      	beq.n	800af36 <HAL_PCD_EP_ClrStall+0x6e>
 800af04:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800af06:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800af08:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800af0c:	f006 fb88 	bl	8011620 <USB_EPClearStall>
  return HAL_OK;
 800af10:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800af12:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800af16:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af18:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800af1c:	2001      	movs	r0, #1
 800af1e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800af22:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af24:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800af26:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800af2a:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800af2c:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800af2e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800af32:	2b01      	cmp	r3, #1
 800af34:	d1e6      	bne.n	800af04 <HAL_PCD_EP_ClrStall+0x3c>
 800af36:	2002      	movs	r0, #2
}
 800af38:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800af3a:	2001      	movs	r0, #1
}
 800af3c:	bd38      	pop	{r3, r4, r5, pc}
 800af3e:	bf00      	nop

0800af40 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800af40:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800af42:	6805      	ldr	r5, [r0, #0]
 800af44:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 800af46:	b929      	cbnz	r1, 800af54 <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800af48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800af4c:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800af4e:	62ab      	str	r3, [r5, #40]	; 0x28
}
 800af50:	bc30      	pop	{r4, r5}
 800af52:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800af54:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800af56:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800af58:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800af5c:	d00b      	beq.n	800af76 <HAL_PCDEx_SetTxFiFo+0x36>
 800af5e:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800af60:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800af64:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800af66:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800af6a:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800af6c:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800af6e:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800af70:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800af74:	d3f4      	bcc.n	800af60 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800af76:	3440      	adds	r4, #64	; 0x40
 800af78:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800af7c:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 800af80:	6060      	str	r0, [r4, #4]
}
 800af82:	2000      	movs	r0, #0
 800af84:	bc30      	pop	{r4, r5}
 800af86:	4770      	bx	lr

0800af88 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800af88:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800af8a:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	6259      	str	r1, [r3, #36]	; 0x24
}
 800af90:	4770      	bx	lr
 800af92:	bf00      	nop

0800af94 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800af94:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800af96:	4909      	ldr	r1, [pc, #36]	; (800afbc <HAL_PCDEx_ActivateLPM+0x28>)
{
 800af98:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800af9a:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 800af9c:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 800af9e:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 800afa0:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 800afa4:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800afa6:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 800afa8:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800afac:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 800afb0:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800afb2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800afb4:	4319      	orrs	r1, r3
}
 800afb6:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800afb8:	6551      	str	r1, [r2, #84]	; 0x54
}
 800afba:	4770      	bx	lr
 800afbc:	10000003 	.word	0x10000003

0800afc0 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800afc0:	4a02      	ldr	r2, [pc, #8]	; (800afcc <HAL_PWR_EnableBkUpAccess+0xc>)
 800afc2:	6813      	ldr	r3, [r2, #0]
 800afc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800afc8:	6013      	str	r3, [r2, #0]
}
 800afca:	4770      	bx	lr
 800afcc:	40007000 	.word	0x40007000

0800afd0 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800afd0:	4a1b      	ldr	r2, [pc, #108]	; (800b040 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800afd2:	4b1c      	ldr	r3, [pc, #112]	; (800b044 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800afd4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800afd6:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 800afda:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800afdc:	6411      	str	r1, [r2, #64]	; 0x40
{
 800afde:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800afe0:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800afe2:	461d      	mov	r5, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800afe4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800afe8:	9201      	str	r2, [sp, #4]
 800afea:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800aff2:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800aff4:	f7fb fb80 	bl	80066f8 <HAL_GetTick>
 800aff8:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800affa:	e005      	b.n	800b008 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800affc:	f7fb fb7c 	bl	80066f8 <HAL_GetTick>
 800b000:	1b00      	subs	r0, r0, r4
 800b002:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b006:	d817      	bhi.n	800b038 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b008:	686b      	ldr	r3, [r5, #4]
 800b00a:	03da      	lsls	r2, r3, #15
 800b00c:	d5f6      	bpl.n	800affc <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b00e:	682b      	ldr	r3, [r5, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b010:	4e0c      	ldr	r6, [pc, #48]	; (800b044 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b012:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b016:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800b018:	f7fb fb6e 	bl	80066f8 <HAL_GetTick>
 800b01c:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b01e:	e005      	b.n	800b02c <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b020:	f7fb fb6a 	bl	80066f8 <HAL_GetTick>
 800b024:	1b00      	subs	r0, r0, r4
 800b026:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b02a:	d805      	bhi.n	800b038 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b02c:	6873      	ldr	r3, [r6, #4]
 800b02e:	039b      	lsls	r3, r3, #14
 800b030:	d5f6      	bpl.n	800b020 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800b032:	2000      	movs	r0, #0
}
 800b034:	b002      	add	sp, #8
 800b036:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800b038:	2003      	movs	r0, #3
}
 800b03a:	b002      	add	sp, #8
 800b03c:	bd70      	pop	{r4, r5, r6, pc}
 800b03e:	bf00      	nop
 800b040:	40023800 	.word	0x40023800
 800b044:	40007000 	.word	0x40007000

0800b048 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b048:	2800      	cmp	r0, #0
 800b04a:	f000 8296 	beq.w	800b57a <HAL_RCC_OscConfig+0x532>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800b04e:	6803      	ldr	r3, [r0, #0]
 800b050:	2b0f      	cmp	r3, #15
{
 800b052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b056:	4604      	mov	r4, r0
 800b058:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800b05a:	f200 8126 	bhi.w	800b2aa <HAL_RCC_OscConfig+0x262>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b05e:	07dd      	lsls	r5, r3, #31
 800b060:	d534      	bpl.n	800b0cc <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800b062:	6863      	ldr	r3, [r4, #4]
 800b064:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800b068:	d003      	beq.n	800b072 <HAL_RCC_OscConfig+0x2a>
 800b06a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b06e:	f040 8179 	bne.w	800b364 <HAL_RCC_OscConfig+0x31c>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b072:	4ab4      	ldr	r2, [pc, #720]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b074:	6893      	ldr	r3, [r2, #8]
 800b076:	f003 030c 	and.w	r3, r3, #12
 800b07a:	2b04      	cmp	r3, #4
 800b07c:	d01d      	beq.n	800b0ba <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b07e:	6893      	ldr	r3, [r2, #8]
 800b080:	f003 030c 	and.w	r3, r3, #12
 800b084:	2b08      	cmp	r3, #8
 800b086:	d015      	beq.n	800b0b4 <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b088:	6863      	ldr	r3, [r4, #4]
 800b08a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b08e:	f000 816f 	beq.w	800b370 <HAL_RCC_OscConfig+0x328>
 800b092:	2b00      	cmp	r3, #0
 800b094:	f000 81a1 	beq.w	800b3da <HAL_RCC_OscConfig+0x392>
 800b098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b09c:	4ba9      	ldr	r3, [pc, #676]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b09e:	681a      	ldr	r2, [r3, #0]
 800b0a0:	f000 8236 	beq.w	800b510 <HAL_RCC_OscConfig+0x4c8>
 800b0a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b0a8:	601a      	str	r2, [r3, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b0b0:	601a      	str	r2, [r3, #0]
 800b0b2:	e162      	b.n	800b37a <HAL_RCC_OscConfig+0x332>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b0b4:	6853      	ldr	r3, [r2, #4]
 800b0b6:	0258      	lsls	r0, r3, #9
 800b0b8:	d5e6      	bpl.n	800b088 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0ba:	4ba2      	ldr	r3, [pc, #648]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	0399      	lsls	r1, r3, #14
 800b0c0:	d503      	bpl.n	800b0ca <HAL_RCC_OscConfig+0x82>
 800b0c2:	6863      	ldr	r3, [r4, #4]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	f000 8102 	beq.w	800b2ce <HAL_RCC_OscConfig+0x286>
 800b0ca:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0cc:	079f      	lsls	r7, r3, #30
 800b0ce:	d532      	bpl.n	800b136 <HAL_RCC_OscConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800b0d0:	68e3      	ldr	r3, [r4, #12]
 800b0d2:	2b01      	cmp	r3, #1
 800b0d4:	f200 80ff 	bhi.w	800b2d6 <HAL_RCC_OscConfig+0x28e>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800b0d8:	6923      	ldr	r3, [r4, #16]
 800b0da:	2b1f      	cmp	r3, #31
 800b0dc:	f200 8104 	bhi.w	800b2e8 <HAL_RCC_OscConfig+0x2a0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b0e0:	4b98      	ldr	r3, [pc, #608]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b0e2:	689a      	ldr	r2, [r3, #8]
 800b0e4:	f012 0f0c 	tst.w	r2, #12
 800b0e8:	f000 80ea 	beq.w	800b2c0 <HAL_RCC_OscConfig+0x278>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b0ec:	689a      	ldr	r2, [r3, #8]
 800b0ee:	f002 020c 	and.w	r2, r2, #12
 800b0f2:	2a08      	cmp	r2, #8
 800b0f4:	f000 80e0 	beq.w	800b2b8 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b0f8:	68e3      	ldr	r3, [r4, #12]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	f000 81a5 	beq.w	800b44a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b100:	4b90      	ldr	r3, [pc, #576]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b102:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b104:	461e      	mov	r6, r3
        __HAL_RCC_HSI_ENABLE();
 800b106:	f042 0201 	orr.w	r2, r2, #1
 800b10a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b10c:	f7fb faf4 	bl	80066f8 <HAL_GetTick>
 800b110:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b112:	e005      	b.n	800b120 <HAL_RCC_OscConfig+0xd8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b114:	f7fb faf0 	bl	80066f8 <HAL_GetTick>
 800b118:	1b40      	subs	r0, r0, r5
 800b11a:	2802      	cmp	r0, #2
 800b11c:	f200 8159 	bhi.w	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b120:	6833      	ldr	r3, [r6, #0]
 800b122:	0798      	lsls	r0, r3, #30
 800b124:	d5f6      	bpl.n	800b114 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b126:	6833      	ldr	r3, [r6, #0]
 800b128:	6922      	ldr	r2, [r4, #16]
 800b12a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800b12e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b132:	6033      	str	r3, [r6, #0]
 800b134:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b136:	071a      	lsls	r2, r3, #28
 800b138:	d42a      	bmi.n	800b190 <HAL_RCC_OscConfig+0x148>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b13a:	075e      	lsls	r6, r3, #29
 800b13c:	d545      	bpl.n	800b1ca <HAL_RCC_OscConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800b13e:	68a3      	ldr	r3, [r4, #8]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d906      	bls.n	800b152 <HAL_RCC_OscConfig+0x10a>
 800b144:	2b05      	cmp	r3, #5
 800b146:	d004      	beq.n	800b152 <HAL_RCC_OscConfig+0x10a>
 800b148:	f240 2106 	movw	r1, #518	; 0x206
 800b14c:	487e      	ldr	r0, [pc, #504]	; (800b348 <HAL_RCC_OscConfig+0x300>)
 800b14e:	f7f8 fd45 	bl	8003bdc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b152:	4b7c      	ldr	r3, [pc, #496]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b156:	00d5      	lsls	r5, r2, #3
 800b158:	f140 80e8 	bpl.w	800b32c <HAL_RCC_OscConfig+0x2e4>
  FlagStatus pwrclkchanged = RESET;
 800b15c:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b15e:	4b7b      	ldr	r3, [pc, #492]	; (800b34c <HAL_RCC_OscConfig+0x304>)
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	05d0      	lsls	r0, r2, #23
 800b164:	f140 8124 	bpl.w	800b3b0 <HAL_RCC_OscConfig+0x368>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b168:	68a3      	ldr	r3, [r4, #8]
 800b16a:	2b01      	cmp	r3, #1
 800b16c:	f000 8181 	beq.w	800b472 <HAL_RCC_OscConfig+0x42a>
 800b170:	2b00      	cmp	r3, #0
 800b172:	f000 8149 	beq.w	800b408 <HAL_RCC_OscConfig+0x3c0>
 800b176:	2b05      	cmp	r3, #5
 800b178:	4b72      	ldr	r3, [pc, #456]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b17a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b17c:	f000 81d0 	beq.w	800b520 <HAL_RCC_OscConfig+0x4d8>
 800b180:	f022 0201 	bic.w	r2, r2, #1
 800b184:	671a      	str	r2, [r3, #112]	; 0x70
 800b186:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b188:	f022 0204 	bic.w	r2, r2, #4
 800b18c:	671a      	str	r2, [r3, #112]	; 0x70
 800b18e:	e175      	b.n	800b47c <HAL_RCC_OscConfig+0x434>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800b190:	6963      	ldr	r3, [r4, #20]
 800b192:	2b01      	cmp	r3, #1
 800b194:	f200 80c1 	bhi.w	800b31a <HAL_RCC_OscConfig+0x2d2>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b198:	2b00      	cmp	r3, #0
 800b19a:	f000 80ab 	beq.w	800b2f4 <HAL_RCC_OscConfig+0x2ac>
      __HAL_RCC_LSI_ENABLE();
 800b19e:	4b69      	ldr	r3, [pc, #420]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b1a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1a2:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 800b1a4:	f042 0201 	orr.w	r2, r2, #1
 800b1a8:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800b1aa:	f7fb faa5 	bl	80066f8 <HAL_GetTick>
 800b1ae:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1b0:	e005      	b.n	800b1be <HAL_RCC_OscConfig+0x176>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b1b2:	f7fb faa1 	bl	80066f8 <HAL_GetTick>
 800b1b6:	1b40      	subs	r0, r0, r5
 800b1b8:	2802      	cmp	r0, #2
 800b1ba:	f200 810a 	bhi.w	800b3d2 <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1be:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800b1c0:	079b      	lsls	r3, r3, #30
 800b1c2:	d5f6      	bpl.n	800b1b2 <HAL_RCC_OscConfig+0x16a>
 800b1c4:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b1c6:	075e      	lsls	r6, r3, #29
 800b1c8:	d4b9      	bmi.n	800b13e <HAL_RCC_OscConfig+0xf6>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800b1ca:	69a0      	ldr	r0, [r4, #24]
 800b1cc:	2802      	cmp	r0, #2
 800b1ce:	f200 80bf 	bhi.w	800b350 <HAL_RCC_OscConfig+0x308>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b1d2:	2800      	cmp	r0, #0
 800b1d4:	d065      	beq.n	800b2a2 <HAL_RCC_OscConfig+0x25a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b1d6:	4a5b      	ldr	r2, [pc, #364]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b1d8:	6893      	ldr	r3, [r2, #8]
 800b1da:	f003 030c 	and.w	r3, r3, #12
 800b1de:	2b08      	cmp	r3, #8
 800b1e0:	f000 815f 	beq.w	800b4a2 <HAL_RCC_OscConfig+0x45a>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b1e4:	2802      	cmp	r0, #2
 800b1e6:	f040 81b5 	bne.w	800b554 <HAL_RCC_OscConfig+0x50c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800b1ea:	69e3      	ldr	r3, [r4, #28]
 800b1ec:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800b1f0:	f040 81aa 	bne.w	800b548 <HAL_RCC_OscConfig+0x500>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800b1f4:	6a23      	ldr	r3, [r4, #32]
 800b1f6:	3b02      	subs	r3, #2
 800b1f8:	2b3d      	cmp	r3, #61	; 0x3d
 800b1fa:	f200 819f 	bhi.w	800b53c <HAL_RCC_OscConfig+0x4f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800b1fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b200:	3b32      	subs	r3, #50	; 0x32
 800b202:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800b206:	f200 8193 	bhi.w	800b530 <HAL_RCC_OscConfig+0x4e8>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800b20a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b20c:	2b08      	cmp	r3, #8
 800b20e:	f200 8179 	bhi.w	800b504 <HAL_RCC_OscConfig+0x4bc>
 800b212:	f44f 72aa 	mov.w	r2, #340	; 0x154
 800b216:	fa22 f303 	lsr.w	r3, r2, r3
 800b21a:	07d8      	lsls	r0, r3, #31
 800b21c:	f140 8172 	bpl.w	800b504 <HAL_RCC_OscConfig+0x4bc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800b220:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b222:	3b02      	subs	r3, #2
 800b224:	2b0d      	cmp	r3, #13
 800b226:	f200 81b0 	bhi.w	800b58a <HAL_RCC_OscConfig+0x542>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800b22a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b22c:	3b02      	subs	r3, #2
 800b22e:	2b05      	cmp	r3, #5
 800b230:	f200 81a5 	bhi.w	800b57e <HAL_RCC_OscConfig+0x536>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b234:	4b43      	ldr	r3, [pc, #268]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b236:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b238:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800b23a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800b23e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b240:	f7fb fa5a 	bl	80066f8 <HAL_GetTick>
 800b244:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b246:	e005      	b.n	800b254 <HAL_RCC_OscConfig+0x20c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b248:	f7fb fa56 	bl	80066f8 <HAL_GetTick>
 800b24c:	1b80      	subs	r0, r0, r6
 800b24e:	2802      	cmp	r0, #2
 800b250:	f200 80bf 	bhi.w	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b254:	682b      	ldr	r3, [r5, #0]
 800b256:	0199      	lsls	r1, r3, #6
 800b258:	d4f6      	bmi.n	800b248 <HAL_RCC_OscConfig+0x200>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b25a:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800b25e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b260:	4313      	orrs	r3, r2
 800b262:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800b266:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800b26a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b26c:	0852      	lsrs	r2, r2, #1

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b26e:	4c35      	ldr	r4, [pc, #212]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b270:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800b274:	3a01      	subs	r2, #1
 800b276:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800b27a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b27e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800b280:	682b      	ldr	r3, [r5, #0]
 800b282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b286:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b288:	f7fb fa36 	bl	80066f8 <HAL_GetTick>
 800b28c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b28e:	e005      	b.n	800b29c <HAL_RCC_OscConfig+0x254>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b290:	f7fb fa32 	bl	80066f8 <HAL_GetTick>
 800b294:	1b40      	subs	r0, r0, r5
 800b296:	2802      	cmp	r0, #2
 800b298:	f200 809b 	bhi.w	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b29c:	6823      	ldr	r3, [r4, #0]
 800b29e:	019a      	lsls	r2, r3, #6
 800b2a0:	d5f6      	bpl.n	800b290 <HAL_RCC_OscConfig+0x248>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800b2a2:	2000      	movs	r0, #0
}
 800b2a4:	b002      	add	sp, #8
 800b2a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800b2aa:	f240 1163 	movw	r1, #355	; 0x163
 800b2ae:	4826      	ldr	r0, [pc, #152]	; (800b348 <HAL_RCC_OscConfig+0x300>)
 800b2b0:	f7f8 fc94 	bl	8003bdc <assert_failed>
 800b2b4:	6823      	ldr	r3, [r4, #0]
 800b2b6:	e6d2      	b.n	800b05e <HAL_RCC_OscConfig+0x16>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	025e      	lsls	r6, r3, #9
 800b2bc:	f53f af1c 	bmi.w	800b0f8 <HAL_RCC_OscConfig+0xb0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b2c0:	4b20      	ldr	r3, [pc, #128]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	079d      	lsls	r5, r3, #30
 800b2c6:	d566      	bpl.n	800b396 <HAL_RCC_OscConfig+0x34e>
 800b2c8:	68e3      	ldr	r3, [r4, #12]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d063      	beq.n	800b396 <HAL_RCC_OscConfig+0x34e>
        return HAL_ERROR;
 800b2ce:	2001      	movs	r0, #1
}
 800b2d0:	b002      	add	sp, #8
 800b2d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800b2d6:	f240 119b 	movw	r1, #411	; 0x19b
 800b2da:	481b      	ldr	r0, [pc, #108]	; (800b348 <HAL_RCC_OscConfig+0x300>)
 800b2dc:	f7f8 fc7e 	bl	8003bdc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800b2e0:	6923      	ldr	r3, [r4, #16]
 800b2e2:	2b1f      	cmp	r3, #31
 800b2e4:	f67f aefc 	bls.w	800b0e0 <HAL_RCC_OscConfig+0x98>
 800b2e8:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800b2ec:	4816      	ldr	r0, [pc, #88]	; (800b348 <HAL_RCC_OscConfig+0x300>)
 800b2ee:	f7f8 fc75 	bl	8003bdc <assert_failed>
 800b2f2:	e6f5      	b.n	800b0e0 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 800b2f4:	4b13      	ldr	r3, [pc, #76]	; (800b344 <HAL_RCC_OscConfig+0x2fc>)
 800b2f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2f8:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 800b2fa:	f022 0201 	bic.w	r2, r2, #1
 800b2fe:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800b300:	f7fb f9fa 	bl	80066f8 <HAL_GetTick>
 800b304:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b306:	e004      	b.n	800b312 <HAL_RCC_OscConfig+0x2ca>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b308:	f7fb f9f6 	bl	80066f8 <HAL_GetTick>
 800b30c:	1b40      	subs	r0, r0, r5
 800b30e:	2802      	cmp	r0, #2
 800b310:	d85f      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b312:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800b314:	079f      	lsls	r7, r3, #30
 800b316:	d4f7      	bmi.n	800b308 <HAL_RCC_OscConfig+0x2c0>
 800b318:	e754      	b.n	800b1c4 <HAL_RCC_OscConfig+0x17c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800b31a:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800b31e:	480a      	ldr	r0, [pc, #40]	; (800b348 <HAL_RCC_OscConfig+0x300>)
 800b320:	f7f8 fc5c 	bl	8003bdc <assert_failed>
 800b324:	6963      	ldr	r3, [r4, #20]
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b326:	2b00      	cmp	r3, #0
 800b328:	d0e4      	beq.n	800b2f4 <HAL_RCC_OscConfig+0x2ac>
 800b32a:	e738      	b.n	800b19e <HAL_RCC_OscConfig+0x156>
      __HAL_RCC_PWR_CLK_ENABLE();
 800b32c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800b32e:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800b330:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b334:	641a      	str	r2, [r3, #64]	; 0x40
 800b336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b33c:	9301      	str	r3, [sp, #4]
 800b33e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800b340:	e70d      	b.n	800b15e <HAL_RCC_OscConfig+0x116>
 800b342:	bf00      	nop
 800b344:	40023800 	.word	0x40023800
 800b348:	08028cd8 	.word	0x08028cd8
 800b34c:	40007000 	.word	0x40007000
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800b350:	4891      	ldr	r0, [pc, #580]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b352:	f240 214a 	movw	r1, #586	; 0x24a
 800b356:	f7f8 fc41 	bl	8003bdc <assert_failed>
 800b35a:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b35c:	2800      	cmp	r0, #0
 800b35e:	f47f af3a 	bne.w	800b1d6 <HAL_RCC_OscConfig+0x18e>
 800b362:	e79e      	b.n	800b2a2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800b364:	f240 1169 	movw	r1, #361	; 0x169
 800b368:	488b      	ldr	r0, [pc, #556]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b36a:	f7f8 fc37 	bl	8003bdc <assert_failed>
 800b36e:	e680      	b.n	800b072 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b370:	4a8a      	ldr	r2, [pc, #552]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b372:	6813      	ldr	r3, [r2, #0]
 800b374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b378:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b37a:	f7fb f9bd 	bl	80066f8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b37e:	4e87      	ldr	r6, [pc, #540]	; (800b59c <HAL_RCC_OscConfig+0x554>)
        tickstart = HAL_GetTick();
 800b380:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b382:	e004      	b.n	800b38e <HAL_RCC_OscConfig+0x346>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b384:	f7fb f9b8 	bl	80066f8 <HAL_GetTick>
 800b388:	1b40      	subs	r0, r0, r5
 800b38a:	2864      	cmp	r0, #100	; 0x64
 800b38c:	d821      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b38e:	6833      	ldr	r3, [r6, #0]
 800b390:	039a      	lsls	r2, r3, #14
 800b392:	d5f7      	bpl.n	800b384 <HAL_RCC_OscConfig+0x33c>
 800b394:	e699      	b.n	800b0ca <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b396:	4a81      	ldr	r2, [pc, #516]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b398:	6921      	ldr	r1, [r4, #16]
 800b39a:	6813      	ldr	r3, [r2, #0]
 800b39c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800b3a0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800b3a4:	6013      	str	r3, [r2, #0]
 800b3a6:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b3a8:	071a      	lsls	r2, r3, #28
 800b3aa:	f57f aec6 	bpl.w	800b13a <HAL_RCC_OscConfig+0xf2>
 800b3ae:	e6ef      	b.n	800b190 <HAL_RCC_OscConfig+0x148>
      PWR->CR1 |= PWR_CR1_DBP;
 800b3b0:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b3b2:	461f      	mov	r7, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800b3b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b3b8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800b3ba:	f7fb f99d 	bl	80066f8 <HAL_GetTick>
 800b3be:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	05d9      	lsls	r1, r3, #23
 800b3c4:	f53f aed0 	bmi.w	800b168 <HAL_RCC_OscConfig+0x120>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b3c8:	f7fb f996 	bl	80066f8 <HAL_GetTick>
 800b3cc:	1b80      	subs	r0, r0, r6
 800b3ce:	2864      	cmp	r0, #100	; 0x64
 800b3d0:	d9f6      	bls.n	800b3c0 <HAL_RCC_OscConfig+0x378>
            return HAL_TIMEOUT;
 800b3d2:	2003      	movs	r0, #3
}
 800b3d4:	b002      	add	sp, #8
 800b3d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3da:	4b70      	ldr	r3, [pc, #448]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b3dc:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b3de:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b3e4:	601a      	str	r2, [r3, #0]
 800b3e6:	681a      	ldr	r2, [r3, #0]
 800b3e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b3ec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b3ee:	f7fb f983 	bl	80066f8 <HAL_GetTick>
 800b3f2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b3f4:	e004      	b.n	800b400 <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b3f6:	f7fb f97f 	bl	80066f8 <HAL_GetTick>
 800b3fa:	1b40      	subs	r0, r0, r5
 800b3fc:	2864      	cmp	r0, #100	; 0x64
 800b3fe:	d8e8      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b400:	6833      	ldr	r3, [r6, #0]
 800b402:	039b      	lsls	r3, r3, #14
 800b404:	d4f7      	bmi.n	800b3f6 <HAL_RCC_OscConfig+0x3ae>
 800b406:	e660      	b.n	800b0ca <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b408:	4b64      	ldr	r3, [pc, #400]	; (800b59c <HAL_RCC_OscConfig+0x554>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b40a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b40e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b410:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b412:	f022 0201 	bic.w	r2, r2, #1
 800b416:	671a      	str	r2, [r3, #112]	; 0x70
 800b418:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b41a:	f022 0204 	bic.w	r2, r2, #4
 800b41e:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800b420:	f7fb f96a 	bl	80066f8 <HAL_GetTick>
 800b424:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b426:	e004      	b.n	800b432 <HAL_RCC_OscConfig+0x3ea>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b428:	f7fb f966 	bl	80066f8 <HAL_GetTick>
 800b42c:	1b80      	subs	r0, r0, r6
 800b42e:	4540      	cmp	r0, r8
 800b430:	d8cf      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b432:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b434:	079b      	lsls	r3, r3, #30
 800b436:	d4f7      	bmi.n	800b428 <HAL_RCC_OscConfig+0x3e0>
    if (pwrclkchanged == SET)
 800b438:	2d00      	cmp	r5, #0
 800b43a:	f43f aec6 	beq.w	800b1ca <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b43e:	4a57      	ldr	r2, [pc, #348]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b440:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b446:	6413      	str	r3, [r2, #64]	; 0x40
 800b448:	e6bf      	b.n	800b1ca <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_DISABLE();
 800b44a:	4b54      	ldr	r3, [pc, #336]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b44c:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b44e:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 800b450:	f022 0201 	bic.w	r2, r2, #1
 800b454:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b456:	f7fb f94f 	bl	80066f8 <HAL_GetTick>
 800b45a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b45c:	e004      	b.n	800b468 <HAL_RCC_OscConfig+0x420>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b45e:	f7fb f94b 	bl	80066f8 <HAL_GetTick>
 800b462:	1b40      	subs	r0, r0, r5
 800b464:	2802      	cmp	r0, #2
 800b466:	d8b4      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b468:	6833      	ldr	r3, [r6, #0]
 800b46a:	0799      	lsls	r1, r3, #30
 800b46c:	d4f7      	bmi.n	800b45e <HAL_RCC_OscConfig+0x416>
 800b46e:	6823      	ldr	r3, [r4, #0]
 800b470:	e661      	b.n	800b136 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b472:	4a4a      	ldr	r2, [pc, #296]	; (800b59c <HAL_RCC_OscConfig+0x554>)
 800b474:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800b476:	f043 0301 	orr.w	r3, r3, #1
 800b47a:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800b47c:	f7fb f93c 	bl	80066f8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b480:	4f46      	ldr	r7, [pc, #280]	; (800b59c <HAL_RCC_OscConfig+0x554>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b482:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800b486:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b488:	e004      	b.n	800b494 <HAL_RCC_OscConfig+0x44c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b48a:	f7fb f935 	bl	80066f8 <HAL_GetTick>
 800b48e:	1b80      	subs	r0, r0, r6
 800b490:	4540      	cmp	r0, r8
 800b492:	d89e      	bhi.n	800b3d2 <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b494:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b496:	079a      	lsls	r2, r3, #30
 800b498:	d5f7      	bpl.n	800b48a <HAL_RCC_OscConfig+0x442>
    if (pwrclkchanged == SET)
 800b49a:	2d00      	cmp	r5, #0
 800b49c:	f43f ae95 	beq.w	800b1ca <HAL_RCC_OscConfig+0x182>
 800b4a0:	e7cd      	b.n	800b43e <HAL_RCC_OscConfig+0x3f6>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4a2:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800b4a4:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4a6:	f43f aefd 	beq.w	800b2a4 <HAL_RCC_OscConfig+0x25c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4aa:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4ae:	69e1      	ldr	r1, [r4, #28]
 800b4b0:	428b      	cmp	r3, r1
 800b4b2:	f47f af0c 	bne.w	800b2ce <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b4b6:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4ba:	6a21      	ldr	r1, [r4, #32]
 800b4bc:	428b      	cmp	r3, r1
 800b4be:	f47f af06 	bne.w	800b2ce <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b4c6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b4c8:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b4ca:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800b4ce:	f47f aefe 	bne.w	800b2ce <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b4d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b4d4:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800b4d8:	085b      	lsrs	r3, r3, #1
 800b4da:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b4dc:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800b4e0:	f47f aef5 	bne.w	800b2ce <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b4e4:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800b4e8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b4ea:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800b4ee:	f47f aeee 	bne.w	800b2ce <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800b4f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b4f4:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b4f8:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 800b4fc:	bf14      	ite	ne
 800b4fe:	2001      	movne	r0, #1
 800b500:	2000      	moveq	r0, #0
 800b502:	e6cf      	b.n	800b2a4 <HAL_RCC_OscConfig+0x25c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800b504:	f240 2156 	movw	r1, #598	; 0x256
 800b508:	4823      	ldr	r0, [pc, #140]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b50a:	f7f8 fb67 	bl	8003bdc <assert_failed>
 800b50e:	e687      	b.n	800b220 <HAL_RCC_OscConfig+0x1d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b510:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800b514:	601a      	str	r2, [r3, #0]
 800b516:	681a      	ldr	r2, [r3, #0]
 800b518:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b51c:	601a      	str	r2, [r3, #0]
 800b51e:	e72c      	b.n	800b37a <HAL_RCC_OscConfig+0x332>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b520:	f042 0204 	orr.w	r2, r2, #4
 800b524:	671a      	str	r2, [r3, #112]	; 0x70
 800b526:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b528:	f042 0201 	orr.w	r2, r2, #1
 800b52c:	671a      	str	r2, [r3, #112]	; 0x70
 800b52e:	e7a5      	b.n	800b47c <HAL_RCC_OscConfig+0x434>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800b530:	f240 2155 	movw	r1, #597	; 0x255
 800b534:	4818      	ldr	r0, [pc, #96]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b536:	f7f8 fb51 	bl	8003bdc <assert_failed>
 800b53a:	e666      	b.n	800b20a <HAL_RCC_OscConfig+0x1c2>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800b53c:	f44f 7115 	mov.w	r1, #596	; 0x254
 800b540:	4815      	ldr	r0, [pc, #84]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b542:	f7f8 fb4b 	bl	8003bdc <assert_failed>
 800b546:	e65a      	b.n	800b1fe <HAL_RCC_OscConfig+0x1b6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800b548:	f240 2153 	movw	r1, #595	; 0x253
 800b54c:	4812      	ldr	r0, [pc, #72]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b54e:	f7f8 fb45 	bl	8003bdc <assert_failed>
 800b552:	e64f      	b.n	800b1f4 <HAL_RCC_OscConfig+0x1ac>
        __HAL_RCC_PLL_DISABLE();
 800b554:	6813      	ldr	r3, [r2, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b556:	4615      	mov	r5, r2
        __HAL_RCC_PLL_DISABLE();
 800b558:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b55c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b55e:	f7fb f8cb 	bl	80066f8 <HAL_GetTick>
 800b562:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b564:	e005      	b.n	800b572 <HAL_RCC_OscConfig+0x52a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b566:	f7fb f8c7 	bl	80066f8 <HAL_GetTick>
 800b56a:	1b00      	subs	r0, r0, r4
 800b56c:	2802      	cmp	r0, #2
 800b56e:	f63f af30 	bhi.w	800b3d2 <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b572:	682b      	ldr	r3, [r5, #0]
 800b574:	019b      	lsls	r3, r3, #6
 800b576:	d4f6      	bmi.n	800b566 <HAL_RCC_OscConfig+0x51e>
 800b578:	e693      	b.n	800b2a2 <HAL_RCC_OscConfig+0x25a>
    return HAL_ERROR;
 800b57a:	2001      	movs	r0, #1
}
 800b57c:	4770      	bx	lr
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800b57e:	f240 2159 	movw	r1, #601	; 0x259
 800b582:	4805      	ldr	r0, [pc, #20]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b584:	f7f8 fb2a 	bl	8003bdc <assert_failed>
 800b588:	e654      	b.n	800b234 <HAL_RCC_OscConfig+0x1ec>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800b58a:	f240 2157 	movw	r1, #599	; 0x257
 800b58e:	4802      	ldr	r0, [pc, #8]	; (800b598 <HAL_RCC_OscConfig+0x550>)
 800b590:	f7f8 fb24 	bl	8003bdc <assert_failed>
 800b594:	e649      	b.n	800b22a <HAL_RCC_OscConfig+0x1e2>
 800b596:	bf00      	nop
 800b598:	08028cd8 	.word	0x08028cd8
 800b59c:	40023800 	.word	0x40023800

0800b5a0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b5a0:	4916      	ldr	r1, [pc, #88]	; (800b5fc <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800b5a2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b5a4:	688b      	ldr	r3, [r1, #8]
 800b5a6:	f003 030c 	and.w	r3, r3, #12
 800b5aa:	2b04      	cmp	r3, #4
 800b5ac:	d01b      	beq.n	800b5e6 <HAL_RCC_GetSysClockFreq+0x46>
 800b5ae:	2b08      	cmp	r3, #8
 800b5b0:	d117      	bne.n	800b5e2 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b5b2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b5b4:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b5b6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5ba:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b5bc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800b5c0:	d113      	bne.n	800b5ea <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5c2:	480f      	ldr	r0, [pc, #60]	; (800b600 <HAL_RCC_GetSysClockFreq+0x60>)
 800b5c4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800b5c8:	fba1 0100 	umull	r0, r1, r1, r0
 800b5cc:	f7f4 fef0 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b5d0:	4b0a      	ldr	r3, [pc, #40]	; (800b5fc <HAL_RCC_GetSysClockFreq+0x5c>)
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800b5d8:	3301      	adds	r3, #1
 800b5da:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800b5dc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800b5e0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800b5e2:	4807      	ldr	r0, [pc, #28]	; (800b600 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800b5e4:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b5e6:	4807      	ldr	r0, [pc, #28]	; (800b604 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800b5e8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5ea:	4806      	ldr	r0, [pc, #24]	; (800b604 <HAL_RCC_GetSysClockFreq+0x64>)
 800b5ec:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	fba1 0100 	umull	r0, r1, r1, r0
 800b5f6:	f7f4 fedb 	bl	80003b0 <__aeabi_uldivmod>
 800b5fa:	e7e9      	b.n	800b5d0 <HAL_RCC_GetSysClockFreq+0x30>
 800b5fc:	40023800 	.word	0x40023800
 800b600:	00f42400 	.word	0x00f42400
 800b604:	007a1200 	.word	0x007a1200

0800b608 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800b608:	2800      	cmp	r0, #0
 800b60a:	f000 80f7 	beq.w	800b7fc <HAL_RCC_ClockConfig+0x1f4>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800b60e:	6803      	ldr	r3, [r0, #0]
 800b610:	3b01      	subs	r3, #1
 800b612:	2b0e      	cmp	r3, #14
{
 800b614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b618:	4604      	mov	r4, r0
 800b61a:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800b61c:	f200 80d7 	bhi.w	800b7ce <HAL_RCC_ClockConfig+0x1c6>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800b620:	2d0f      	cmp	r5, #15
 800b622:	f200 80c4 	bhi.w	800b7ae <HAL_RCC_ClockConfig+0x1a6>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b626:	4a82      	ldr	r2, [pc, #520]	; (800b830 <HAL_RCC_ClockConfig+0x228>)
 800b628:	6813      	ldr	r3, [r2, #0]
 800b62a:	f003 030f 	and.w	r3, r3, #15
 800b62e:	42ab      	cmp	r3, r5
 800b630:	d370      	bcc.n	800b714 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b632:	6823      	ldr	r3, [r4, #0]
 800b634:	0798      	lsls	r0, r3, #30
 800b636:	d530      	bpl.n	800b69a <HAL_RCC_ClockConfig+0x92>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b638:	0759      	lsls	r1, r3, #29
 800b63a:	d504      	bpl.n	800b646 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b63c:	497d      	ldr	r1, [pc, #500]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b63e:	688a      	ldr	r2, [r1, #8]
 800b640:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800b644:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b646:	071a      	lsls	r2, r3, #28
 800b648:	d504      	bpl.n	800b654 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b64a:	497a      	ldr	r1, [pc, #488]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b64c:	688a      	ldr	r2, [r1, #8]
 800b64e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800b652:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800b654:	68a1      	ldr	r1, [r4, #8]
 800b656:	f021 0220 	bic.w	r2, r1, #32
 800b65a:	f021 0680 	bic.w	r6, r1, #128	; 0x80
 800b65e:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800b662:	2a90      	cmp	r2, #144	; 0x90
 800b664:	bf18      	it	ne
 800b666:	2e00      	cmpne	r6, #0
 800b668:	bf14      	ite	ne
 800b66a:	2201      	movne	r2, #1
 800b66c:	2200      	moveq	r2, #0
 800b66e:	29f0      	cmp	r1, #240	; 0xf0
 800b670:	bf0c      	ite	eq
 800b672:	2200      	moveq	r2, #0
 800b674:	f002 0201 	andne.w	r2, r2, #1
 800b678:	28a0      	cmp	r0, #160	; 0xa0
 800b67a:	bf0c      	ite	eq
 800b67c:	2200      	moveq	r2, #0
 800b67e:	f002 0201 	andne.w	r2, r2, #1
 800b682:	b122      	cbz	r2, 800b68e <HAL_RCC_ClockConfig+0x86>
 800b684:	f021 0210 	bic.w	r2, r1, #16
 800b688:	2ac0      	cmp	r2, #192	; 0xc0
 800b68a:	f040 80b9 	bne.w	800b800 <HAL_RCC_ClockConfig+0x1f8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b68e:	4869      	ldr	r0, [pc, #420]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b690:	6882      	ldr	r2, [r0, #8]
 800b692:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800b696:	4311      	orrs	r1, r2
 800b698:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b69a:	07df      	lsls	r7, r3, #31
 800b69c:	d527      	bpl.n	800b6ee <HAL_RCC_ClockConfig+0xe6>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800b69e:	6863      	ldr	r3, [r4, #4]
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	f200 80a2 	bhi.w	800b7ea <HAL_RCC_ClockConfig+0x1e2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b6a6:	4a63      	ldr	r2, [pc, #396]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b6a8:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b6aa:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b6ac:	f000 8099 	beq.w	800b7e2 <HAL_RCC_ClockConfig+0x1da>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b6b0:	2b02      	cmp	r3, #2
 800b6b2:	f000 8092 	beq.w	800b7da <HAL_RCC_ClockConfig+0x1d2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b6b6:	0791      	lsls	r1, r2, #30
 800b6b8:	d529      	bpl.n	800b70e <HAL_RCC_ClockConfig+0x106>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b6ba:	495e      	ldr	r1, [pc, #376]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6bc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b6c0:	688a      	ldr	r2, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6c2:	460f      	mov	r7, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b6c4:	f022 0203 	bic.w	r2, r2, #3
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800b6cc:	f7fb f814 	bl	80066f8 <HAL_GetTick>
 800b6d0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6d2:	e005      	b.n	800b6e0 <HAL_RCC_ClockConfig+0xd8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6d4:	f7fb f810 	bl	80066f8 <HAL_GetTick>
 800b6d8:	1b80      	subs	r0, r0, r6
 800b6da:	4540      	cmp	r0, r8
 800b6dc:	f200 808c 	bhi.w	800b7f8 <HAL_RCC_ClockConfig+0x1f0>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	6862      	ldr	r2, [r4, #4]
 800b6e4:	f003 030c 	and.w	r3, r3, #12
 800b6e8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800b6ec:	d1f2      	bne.n	800b6d4 <HAL_RCC_ClockConfig+0xcc>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b6ee:	4a50      	ldr	r2, [pc, #320]	; (800b830 <HAL_RCC_ClockConfig+0x228>)
 800b6f0:	6813      	ldr	r3, [r2, #0]
 800b6f2:	f003 030f 	and.w	r3, r3, #15
 800b6f6:	42ab      	cmp	r3, r5
 800b6f8:	d91a      	bls.n	800b730 <HAL_RCC_ClockConfig+0x128>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b6fa:	6813      	ldr	r3, [r2, #0]
 800b6fc:	f023 030f 	bic.w	r3, r3, #15
 800b700:	432b      	orrs	r3, r5
 800b702:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b704:	6813      	ldr	r3, [r2, #0]
 800b706:	f003 030f 	and.w	r3, r3, #15
 800b70a:	42ab      	cmp	r3, r5
 800b70c:	d010      	beq.n	800b730 <HAL_RCC_ClockConfig+0x128>
    return HAL_ERROR;
 800b70e:	2001      	movs	r0, #1
}
 800b710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b714:	6813      	ldr	r3, [r2, #0]
 800b716:	f023 030f 	bic.w	r3, r3, #15
 800b71a:	432b      	orrs	r3, r5
 800b71c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b71e:	6813      	ldr	r3, [r2, #0]
 800b720:	f003 030f 	and.w	r3, r3, #15
 800b724:	42ab      	cmp	r3, r5
 800b726:	d1f2      	bne.n	800b70e <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b728:	6823      	ldr	r3, [r4, #0]
 800b72a:	0798      	lsls	r0, r3, #30
 800b72c:	d484      	bmi.n	800b638 <HAL_RCC_ClockConfig+0x30>
 800b72e:	e7b4      	b.n	800b69a <HAL_RCC_ClockConfig+0x92>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	075a      	lsls	r2, r3, #29
 800b734:	d512      	bpl.n	800b75c <HAL_RCC_ClockConfig+0x154>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800b736:	68e1      	ldr	r1, [r4, #12]
 800b738:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800b73c:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800b740:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800b744:	bf18      	it	ne
 800b746:	2a00      	cmpne	r2, #0
 800b748:	d002      	beq.n	800b750 <HAL_RCC_ClockConfig+0x148>
 800b74a:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800b74e:	d15f      	bne.n	800b810 <HAL_RCC_ClockConfig+0x208>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b750:	4838      	ldr	r0, [pc, #224]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b752:	6882      	ldr	r2, [r0, #8]
 800b754:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800b758:	430a      	orrs	r2, r1
 800b75a:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b75c:	071b      	lsls	r3, r3, #28
 800b75e:	d513      	bpl.n	800b788 <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800b760:	6922      	ldr	r2, [r4, #16]
 800b762:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800b766:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800b76a:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800b76e:	bf18      	it	ne
 800b770:	2b00      	cmpne	r3, #0
 800b772:	d002      	beq.n	800b77a <HAL_RCC_ClockConfig+0x172>
 800b774:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800b778:	d152      	bne.n	800b820 <HAL_RCC_ClockConfig+0x218>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b77a:	492e      	ldr	r1, [pc, #184]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b77c:	688b      	ldr	r3, [r1, #8]
 800b77e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800b782:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b786:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b788:	f7ff ff0a 	bl	800b5a0 <HAL_RCC_GetSysClockFreq>
 800b78c:	4a29      	ldr	r2, [pc, #164]	; (800b834 <HAL_RCC_ClockConfig+0x22c>)
 800b78e:	4c2a      	ldr	r4, [pc, #168]	; (800b838 <HAL_RCC_ClockConfig+0x230>)
 800b790:	4603      	mov	r3, r0
 800b792:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 800b794:	4829      	ldr	r0, [pc, #164]	; (800b83c <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b796:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800b79a:	4929      	ldr	r1, [pc, #164]	; (800b840 <HAL_RCC_ClockConfig+0x238>)
  HAL_InitTick(uwTickPrio);
 800b79c:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b79e:	5ca2      	ldrb	r2, [r4, r2]
 800b7a0:	40d3      	lsrs	r3, r2
 800b7a2:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800b7a4:	f7fa f8a0 	bl	80058e8 <HAL_InitTick>
  return HAL_OK;
 800b7a8:	2000      	movs	r0, #0
}
 800b7aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800b7ae:	f240 21de 	movw	r1, #734	; 0x2de
 800b7b2:	4824      	ldr	r0, [pc, #144]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b7b4:	f7f8 fa12 	bl	8003bdc <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b7b8:	4b1d      	ldr	r3, [pc, #116]	; (800b830 <HAL_RCC_ClockConfig+0x228>)
      return HAL_ERROR;
 800b7ba:	2001      	movs	r0, #1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b7bc:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b7be:	6819      	ldr	r1, [r3, #0]
 800b7c0:	f021 010f 	bic.w	r1, r1, #15
 800b7c4:	430d      	orrs	r5, r1
 800b7c6:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b7c8:	681b      	ldr	r3, [r3, #0]
}
 800b7ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800b7ce:	f240 21dd 	movw	r1, #733	; 0x2dd
 800b7d2:	481c      	ldr	r0, [pc, #112]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b7d4:	f7f8 fa02 	bl	8003bdc <assert_failed>
 800b7d8:	e722      	b.n	800b620 <HAL_RCC_ClockConfig+0x18>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b7da:	0190      	lsls	r0, r2, #6
 800b7dc:	f53f af6d 	bmi.w	800b6ba <HAL_RCC_ClockConfig+0xb2>
 800b7e0:	e795      	b.n	800b70e <HAL_RCC_ClockConfig+0x106>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b7e2:	0396      	lsls	r6, r2, #14
 800b7e4:	f53f af69 	bmi.w	800b6ba <HAL_RCC_ClockConfig+0xb2>
 800b7e8:	e791      	b.n	800b70e <HAL_RCC_ClockConfig+0x106>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800b7ea:	f240 3109 	movw	r1, #777	; 0x309
 800b7ee:	4815      	ldr	r0, [pc, #84]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b7f0:	f7f8 f9f4 	bl	8003bdc <assert_failed>
 800b7f4:	6863      	ldr	r3, [r4, #4]
 800b7f6:	e756      	b.n	800b6a6 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800b7f8:	2003      	movs	r0, #3
 800b7fa:	e789      	b.n	800b710 <HAL_RCC_ClockConfig+0x108>
    return HAL_ERROR;
 800b7fc:	2001      	movs	r0, #1
}
 800b7fe:	4770      	bx	lr
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800b800:	f240 3102 	movw	r1, #770	; 0x302
 800b804:	480f      	ldr	r0, [pc, #60]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b806:	f7f8 f9e9 	bl	8003bdc <assert_failed>
 800b80a:	68a1      	ldr	r1, [r4, #8]
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	e73e      	b.n	800b68e <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800b810:	f240 3146 	movw	r1, #838	; 0x346
 800b814:	480b      	ldr	r0, [pc, #44]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b816:	f7f8 f9e1 	bl	8003bdc <assert_failed>
 800b81a:	68e1      	ldr	r1, [r4, #12]
 800b81c:	6823      	ldr	r3, [r4, #0]
 800b81e:	e797      	b.n	800b750 <HAL_RCC_ClockConfig+0x148>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800b820:	f240 314d 	movw	r1, #845	; 0x34d
 800b824:	4807      	ldr	r0, [pc, #28]	; (800b844 <HAL_RCC_ClockConfig+0x23c>)
 800b826:	f7f8 f9d9 	bl	8003bdc <assert_failed>
 800b82a:	6922      	ldr	r2, [r4, #16]
 800b82c:	e7a5      	b.n	800b77a <HAL_RCC_ClockConfig+0x172>
 800b82e:	bf00      	nop
 800b830:	40023c00 	.word	0x40023c00
 800b834:	40023800 	.word	0x40023800
 800b838:	08028438 	.word	0x08028438
 800b83c:	200002d4 	.word	0x200002d4
 800b840:	20000274 	.word	0x20000274
 800b844:	08028cd8 	.word	0x08028cd8

0800b848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800b848:	4b01      	ldr	r3, [pc, #4]	; (800b850 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800b84a:	6818      	ldr	r0, [r3, #0]
 800b84c:	4770      	bx	lr
 800b84e:	bf00      	nop
 800b850:	20000274 	.word	0x20000274

0800b854 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b854:	4b04      	ldr	r3, [pc, #16]	; (800b868 <HAL_RCC_GetPCLK1Freq+0x14>)
 800b856:	4a05      	ldr	r2, [pc, #20]	; (800b86c <HAL_RCC_GetPCLK1Freq+0x18>)
 800b858:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800b85a:	4905      	ldr	r1, [pc, #20]	; (800b870 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b85c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800b860:	6808      	ldr	r0, [r1, #0]
 800b862:	5cd3      	ldrb	r3, [r2, r3]
}
 800b864:	40d8      	lsrs	r0, r3
 800b866:	4770      	bx	lr
 800b868:	40023800 	.word	0x40023800
 800b86c:	08028448 	.word	0x08028448
 800b870:	20000274 	.word	0x20000274

0800b874 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b874:	4b04      	ldr	r3, [pc, #16]	; (800b888 <HAL_RCC_GetPCLK2Freq+0x14>)
 800b876:	4a05      	ldr	r2, [pc, #20]	; (800b88c <HAL_RCC_GetPCLK2Freq+0x18>)
 800b878:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800b87a:	4905      	ldr	r1, [pc, #20]	; (800b890 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b87c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800b880:	6808      	ldr	r0, [r1, #0]
 800b882:	5cd3      	ldrb	r3, [r2, r3]
}
 800b884:	40d8      	lsrs	r0, r3
 800b886:	4770      	bx	lr
 800b888:	40023800 	.word	0x40023800
 800b88c:	08028448 	.word	0x08028448
 800b890:	20000274 	.word	0x20000274

0800b894 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b894:	4b0e      	ldr	r3, [pc, #56]	; (800b8d0 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b896:	220f      	movs	r2, #15
 800b898:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b89a:	689a      	ldr	r2, [r3, #8]
 800b89c:	f002 0203 	and.w	r2, r2, #3
 800b8a0:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b8a2:	689a      	ldr	r2, [r3, #8]
 800b8a4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800b8a8:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b8aa:	689a      	ldr	r2, [r3, #8]
 800b8ac:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800b8b0:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	08db      	lsrs	r3, r3, #3
{
 800b8b6:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b8b8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b8bc:	4c05      	ldr	r4, [pc, #20]	; (800b8d4 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b8be:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b8c0:	6823      	ldr	r3, [r4, #0]
}
 800b8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b8c6:	f003 030f 	and.w	r3, r3, #15
 800b8ca:	600b      	str	r3, [r1, #0]
}
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	40023800 	.word	0x40023800
 800b8d4:	40023c00 	.word	0x40023c00

0800b8d8 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800b8d8:	4a56      	ldr	r2, [pc, #344]	; (800ba34 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800b8da:	6803      	ldr	r3, [r0, #0]
 800b8dc:	401a      	ands	r2, r3
{
 800b8de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800b8e6:	2a00      	cmp	r2, #0
 800b8e8:	f000 834a 	beq.w	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x6a8>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b8ec:	f013 0601 	ands.w	r6, r3, #1
 800b8f0:	d00f      	beq.n	800b912 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800b8f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8f4:	f431 0200 	bics.w	r2, r1, #8388608	; 0x800000
 800b8f8:	f040 834d 	bne.w	800bf96 <HAL_RCCEx_PeriphCLKConfig+0x6be>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b8fc:	4a4e      	ldr	r2, [pc, #312]	; (800ba38 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b8fe:	fab1 f681 	clz	r6, r1
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b902:	6890      	ldr	r0, [r2, #8]
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b904:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b906:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
 800b90a:	6090      	str	r0, [r2, #8]
 800b90c:	6890      	ldr	r0, [r2, #8]
 800b90e:	4301      	orrs	r1, r0
 800b910:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b912:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800b916:	d014      	beq.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800b918:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800b91a:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800b91e:	f040 8393 	bne.w	800c048 <HAL_RCCEx_PeriphCLKConfig+0x770>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b922:	4945      	ldr	r1, [pc, #276]	; (800ba38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b924:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b928:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800b92c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800b930:	ea42 0205 	orr.w	r2, r2, r5
 800b934:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b938:	f000 832a 	beq.w	800bf90 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b93c:	fab5 f585 	clz	r5, r5
 800b940:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b942:	02d9      	lsls	r1, r3, #11
 800b944:	d514      	bpl.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800b946:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b948:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800b94c:	f040 8383 	bne.w	800c056 <HAL_RCCEx_PeriphCLKConfig+0x77e>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b950:	4839      	ldr	r0, [pc, #228]	; (800ba38 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b952:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b956:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800b95a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800b95e:	ea42 0201 	orr.w	r2, r2, r1
 800b962:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b966:	f000 8311 	beq.w	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x6b4>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800b96a:	2900      	cmp	r1, #0
 800b96c:	bf08      	it	eq
 800b96e:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800b970:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800b974:	bf18      	it	ne
 800b976:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b978:	069a      	lsls	r2, r3, #26
 800b97a:	f140 809f 	bpl.w	800babc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800b97e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800b980:	492e      	ldr	r1, [pc, #184]	; (800ba3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800b982:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800b986:	bf18      	it	ne
 800b988:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800b98c:	f422 2ca0 	bic.w	ip, r2, #327680	; 0x50000
 800b990:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800b994:	482a      	ldr	r0, [pc, #168]	; (800ba40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800b996:	bf14      	ite	ne
 800b998:	2301      	movne	r3, #1
 800b99a:	2300      	moveq	r3, #0
 800b99c:	458c      	cmp	ip, r1
 800b99e:	bf0c      	ite	eq
 800b9a0:	2300      	moveq	r3, #0
 800b9a2:	f003 0301 	andne.w	r3, r3, #1
 800b9a6:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800b9aa:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 800ba50 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800b9ae:	4287      	cmp	r7, r0
 800b9b0:	bf0c      	ite	eq
 800b9b2:	2300      	moveq	r3, #0
 800b9b4:	f003 0301 	andne.w	r3, r3, #1
 800b9b8:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800b9bc:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800b9c0:	4561      	cmp	r1, ip
 800b9c2:	bf0c      	ite	eq
 800b9c4:	2300      	moveq	r3, #0
 800b9c6:	f003 0301 	andne.w	r3, r3, #1
 800b9ca:	f50c 2c00 	add.w	ip, ip, #524288	; 0x80000
 800b9ce:	4287      	cmp	r7, r0
 800b9d0:	bf0c      	ite	eq
 800b9d2:	2300      	moveq	r3, #0
 800b9d4:	f003 0301 	andne.w	r3, r3, #1
 800b9d8:	4f1a      	ldr	r7, [pc, #104]	; (800ba44 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 800b9da:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800b9de:	4561      	cmp	r1, ip
 800b9e0:	bf0c      	ite	eq
 800b9e2:	2300      	moveq	r3, #0
 800b9e4:	f003 0301 	andne.w	r3, r3, #1
 800b9e8:	42b9      	cmp	r1, r7
 800b9ea:	bf0c      	ite	eq
 800b9ec:	2300      	moveq	r3, #0
 800b9ee:	f003 0301 	andne.w	r3, r3, #1
 800b9f2:	4281      	cmp	r1, r0
 800b9f4:	bf0c      	ite	eq
 800b9f6:	2300      	moveq	r3, #0
 800b9f8:	f003 0301 	andne.w	r3, r3, #1
 800b9fc:	b12b      	cbz	r3, 800ba0a <HAL_RCCEx_PeriphCLKConfig+0x132>
 800b9fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ba02:	4b11      	ldr	r3, [pc, #68]	; (800ba48 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 800ba04:	429a      	cmp	r2, r3
 800ba06:	f040 8446 	bne.w	800c296 <HAL_RCCEx_PeriphCLKConfig+0x9be>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba0a:	4a0b      	ldr	r2, [pc, #44]	; (800ba38 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ba0c:	4b0f      	ldr	r3, [pc, #60]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x174>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba0e:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800ba10:	4698      	mov	r8, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba12:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800ba16:	6411      	str	r1, [r2, #64]	; 0x40
 800ba18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ba1a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800ba1e:	9201      	str	r2, [sp, #4]
 800ba20:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800ba22:	681a      	ldr	r2, [r3, #0]
 800ba24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba28:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800ba2a:	f7fa fe65 	bl	80066f8 <HAL_GetTick>
 800ba2e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800ba30:	e016      	b.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800ba32:	bf00      	nop
 800ba34:	1dfffff9 	.word	0x1dfffff9
 800ba38:	40023800 	.word	0x40023800
 800ba3c:	00020300 	.word	0x00020300
 800ba40:	00040300 	.word	0x00040300
 800ba44:	00140300 	.word	0x00140300
 800ba48:	001c0300 	.word	0x001c0300
 800ba4c:	40007000 	.word	0x40007000
 800ba50:	00080300 	.word	0x00080300
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba54:	f7fa fe50 	bl	80066f8 <HAL_GetTick>
 800ba58:	1bc0      	subs	r0, r0, r7
 800ba5a:	2864      	cmp	r0, #100	; 0x64
 800ba5c:	f200 828c 	bhi.w	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800ba60:	f8d8 3000 	ldr.w	r3, [r8]
 800ba64:	05db      	lsls	r3, r3, #23
 800ba66:	d5f5      	bpl.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ba68:	4fc0      	ldr	r7, [pc, #768]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ba6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ba6c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ba6e:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800ba72:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800ba76:	d011      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 800ba78:	4291      	cmp	r1, r2
 800ba7a:	d00f      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba7c:	6f3a      	ldr	r2, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800ba7e:	6f38      	ldr	r0, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba80:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800ba84:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800ba88:	6738      	str	r0, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800ba8a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800ba8c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800ba90:	6738      	str	r0, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800ba92:	673a      	str	r2, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800ba94:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800ba96:	07d0      	lsls	r0, r2, #31
 800ba98:	f100 8372 	bmi.w	800c180 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba9c:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 800baa0:	f000 82c9 	beq.w	800c036 <HAL_RCCEx_PeriphCLKConfig+0x75e>
 800baa4:	49b1      	ldr	r1, [pc, #708]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800baa6:	688a      	ldr	r2, [r1, #8]
 800baa8:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800baac:	608a      	str	r2, [r1, #8]
 800baae:	4aaf      	ldr	r2, [pc, #700]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bab0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bab4:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800bab6:	430b      	orrs	r3, r1
 800bab8:	6713      	str	r3, [r2, #112]	; 0x70
 800baba:	6823      	ldr	r3, [r4, #0]
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800babc:	06da      	lsls	r2, r3, #27
 800babe:	d510      	bpl.n	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800bac0:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800bac2:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800bac6:	f040 82db 	bne.w	800c080 <HAL_RCCEx_PeriphCLKConfig+0x7a8>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800baca:	4aa8      	ldr	r2, [pc, #672]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bacc:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800bad0:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800bad4:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800bad8:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800badc:	4339      	orrs	r1, r7
 800bade:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bae2:	045f      	lsls	r7, r3, #17
 800bae4:	d50f      	bpl.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800bae6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800bae8:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800baec:	d003      	beq.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800baee:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800baf2:	f040 8299 	bne.w	800c028 <HAL_RCCEx_PeriphCLKConfig+0x750>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800baf6:	489d      	ldr	r0, [pc, #628]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800baf8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bafc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800bb00:	430a      	orrs	r2, r1
 800bb02:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bb06:	0418      	lsls	r0, r3, #16
 800bb08:	d50f      	bpl.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800bb0a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800bb0c:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800bb10:	d003      	beq.n	800bb1a <HAL_RCCEx_PeriphCLKConfig+0x242>
 800bb12:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800bb16:	f040 826f 	bne.w	800bff8 <HAL_RCCEx_PeriphCLKConfig+0x720>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bb1a:	4894      	ldr	r0, [pc, #592]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb1c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bb20:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800bb24:	430a      	orrs	r2, r1
 800bb26:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bb2a:	03d9      	lsls	r1, r3, #15
 800bb2c:	d50f      	bpl.n	800bb4e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800bb2e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800bb30:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800bb34:	d003      	beq.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x266>
 800bb36:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800bb3a:	f040 8265 	bne.w	800c008 <HAL_RCCEx_PeriphCLKConfig+0x730>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bb3e:	488b      	ldr	r0, [pc, #556]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb40:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bb44:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800bb48:	430a      	orrs	r2, r1
 800bb4a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bb4e:	039a      	lsls	r2, r3, #14
 800bb50:	d50f      	bpl.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800bb52:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800bb54:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800bb58:	d003      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x28a>
 800bb5a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800bb5e:	f040 825b 	bne.w	800c018 <HAL_RCCEx_PeriphCLKConfig+0x740>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bb62:	4882      	ldr	r0, [pc, #520]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb64:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bb68:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800bb6c:	430a      	orrs	r2, r1
 800bb6e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bb72:	065f      	lsls	r7, r3, #25
 800bb74:	d50b      	bpl.n	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800bb76:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bb78:	2903      	cmp	r1, #3
 800bb7a:	f200 82b9 	bhi.w	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x818>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bb7e:	487b      	ldr	r0, [pc, #492]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb80:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bb84:	f022 0203 	bic.w	r2, r2, #3
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bb8e:	0618      	lsls	r0, r3, #24
 800bb90:	d50c      	bpl.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0x2d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800bb92:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bb94:	f031 020c 	bics.w	r2, r1, #12
 800bb98:	f040 82ba 	bne.w	800c110 <HAL_RCCEx_PeriphCLKConfig+0x838>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bb9c:	4873      	ldr	r0, [pc, #460]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bb9e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bba2:	f022 020c 	bic.w	r2, r2, #12
 800bba6:	430a      	orrs	r2, r1
 800bba8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bbac:	05d9      	lsls	r1, r3, #23
 800bbae:	d50c      	bpl.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800bbb0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800bbb2:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800bbb6:	f040 82b3 	bne.w	800c120 <HAL_RCCEx_PeriphCLKConfig+0x848>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bbba:	486c      	ldr	r0, [pc, #432]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbbc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bbc0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800bbc4:	430a      	orrs	r2, r1
 800bbc6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bbca:	059a      	lsls	r2, r3, #22
 800bbcc:	d50c      	bpl.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800bbce:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800bbd0:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800bbd4:	f040 82ac 	bne.w	800c130 <HAL_RCCEx_PeriphCLKConfig+0x858>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bbd8:	4864      	ldr	r0, [pc, #400]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbda:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bbde:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800bbe2:	430a      	orrs	r2, r1
 800bbe4:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bbe8:	055f      	lsls	r7, r3, #21
 800bbea:	d50c      	bpl.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800bbec:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800bbee:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800bbf2:	f040 82a5 	bne.w	800c140 <HAL_RCCEx_PeriphCLKConfig+0x868>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bbf6:	485d      	ldr	r0, [pc, #372]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bbf8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bbfc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800bc00:	430a      	orrs	r2, r1
 800bc02:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bc06:	0518      	lsls	r0, r3, #20
 800bc08:	d50c      	bpl.n	800bc24 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800bc0a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bc0c:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800bc10:	f040 829e 	bne.w	800c150 <HAL_RCCEx_PeriphCLKConfig+0x878>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bc14:	4855      	ldr	r0, [pc, #340]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc16:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bc1a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800bc1e:	430a      	orrs	r2, r1
 800bc20:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bc24:	04d9      	lsls	r1, r3, #19
 800bc26:	d50c      	bpl.n	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800bc28:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bc2a:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800bc2e:	f040 8297 	bne.w	800c160 <HAL_RCCEx_PeriphCLKConfig+0x888>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bc32:	484e      	ldr	r0, [pc, #312]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc34:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bc38:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800bc3c:	430a      	orrs	r2, r1
 800bc3e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bc42:	049a      	lsls	r2, r3, #18
 800bc44:	d50c      	bpl.n	800bc60 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800bc46:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800bc48:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800bc4c:	f040 8290 	bne.w	800c170 <HAL_RCCEx_PeriphCLKConfig+0x898>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bc50:	4846      	ldr	r0, [pc, #280]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc52:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bc56:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800bc5a:	430a      	orrs	r2, r1
 800bc5c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bc60:	025f      	lsls	r7, r3, #9
 800bc62:	d50c      	bpl.n	800bc7e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800bc64:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800bc66:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800bc6a:	f040 8228 	bne.w	800c0be <HAL_RCCEx_PeriphCLKConfig+0x7e6>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bc6e:	483f      	ldr	r0, [pc, #252]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc70:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bc74:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800bc78:	430a      	orrs	r2, r1
 800bc7a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bc7e:	0298      	lsls	r0, r3, #10
 800bc80:	d510      	bpl.n	800bca4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800bc82:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800bc84:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800bc88:	f040 8221 	bne.w	800c0ce <HAL_RCCEx_PeriphCLKConfig+0x7f6>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bc8c:	4837      	ldr	r0, [pc, #220]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800bc8e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bc92:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800bc96:	bf08      	it	eq
 800bc98:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bc9a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800bc9e:	430a      	orrs	r2, r1
 800bca0:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800bca4:	f013 0f08 	tst.w	r3, #8
 800bca8:	bf18      	it	ne
 800bcaa:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bcac:	0359      	lsls	r1, r3, #13
 800bcae:	d50c      	bpl.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800bcb0:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800bcb2:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800bcb6:	f040 8223 	bne.w	800c100 <HAL_RCCEx_PeriphCLKConfig+0x828>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bcba:	482c      	ldr	r0, [pc, #176]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcbc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bcc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800bcc4:	430a      	orrs	r2, r1
 800bcc6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800bcca:	021a      	lsls	r2, r3, #8
 800bccc:	d50d      	bpl.n	800bcea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800bcce:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800bcd2:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800bcd6:	f040 8202 	bne.w	800c0de <HAL_RCCEx_PeriphCLKConfig+0x806>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bcda:	4824      	ldr	r0, [pc, #144]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcdc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bce0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800bce4:	430a      	orrs	r2, r1
 800bce6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800bcea:	015f      	lsls	r7, r3, #5
 800bcec:	d50d      	bpl.n	800bd0a <HAL_RCCEx_PeriphCLKConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800bcee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800bcf2:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800bcf6:	f040 81ca 	bne.w	800c08e <HAL_RCCEx_PeriphCLKConfig+0x7b6>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800bcfa:	481c      	ldr	r0, [pc, #112]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcfc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800bd00:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800bd04:	430a      	orrs	r2, r1
 800bd06:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bd0a:	0118      	lsls	r0, r3, #4
 800bd0c:	d50d      	bpl.n	800bd2a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800bd0e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800bd12:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800bd16:	f040 81c9 	bne.w	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x7d4>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bd1a:	4814      	ldr	r0, [pc, #80]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bd1c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800bd20:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800bd24:	430a      	orrs	r2, r1
 800bd26:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800bd2a:	00d9      	lsls	r1, r3, #3
 800bd2c:	d50d      	bpl.n	800bd4a <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800bd2e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800bd32:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800bd36:	f040 819b 	bne.w	800c070 <HAL_RCCEx_PeriphCLKConfig+0x798>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800bd3a:	490c      	ldr	r1, [pc, #48]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bd3c:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800bd40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bd44:	4313      	orrs	r3, r2
 800bd46:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800bd4a:	2e01      	cmp	r6, #1
 800bd4c:	d003      	beq.n	800bd56 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800bd4e:	6823      	ldr	r3, [r4, #0]
 800bd50:	019a      	lsls	r2, r3, #6
 800bd52:	f140 8088 	bpl.w	800be66 <HAL_RCCEx_PeriphCLKConfig+0x58e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800bd56:	4b05      	ldr	r3, [pc, #20]	; (800bd6c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bd58:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bd5a:	461f      	mov	r7, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800bd5c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800bd60:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800bd62:	f7fa fcc9 	bl	80066f8 <HAL_GetTick>
 800bd66:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bd68:	e008      	b.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800bd6a:	bf00      	nop
 800bd6c:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bd70:	f7fa fcc2 	bl	80066f8 <HAL_GetTick>
 800bd74:	1b80      	subs	r0, r0, r6
 800bd76:	2864      	cmp	r0, #100	; 0x64
 800bd78:	f200 80fe 	bhi.w	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	011b      	lsls	r3, r3, #4
 800bd80:	d4f6      	bmi.n	800bd70 <HAL_RCCEx_PeriphCLKConfig+0x498>
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800bd82:	6863      	ldr	r3, [r4, #4]
 800bd84:	3b32      	subs	r3, #50	; 0x32
 800bd86:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800bd8a:	f200 816b 	bhi.w	800c064 <HAL_RCCEx_PeriphCLKConfig+0x78c>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	07df      	lsls	r7, r3, #31
 800bd92:	d517      	bpl.n	800bdc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800bd94:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800bd96:	b9aa      	cbnz	r2, 800bdc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800bd98:	68a7      	ldr	r7, [r4, #8]
 800bd9a:	1eba      	subs	r2, r7, #2
 800bd9c:	2a05      	cmp	r2, #5
 800bd9e:	f200 8211 	bhi.w	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bda2:	49bf      	ldr	r1, [pc, #764]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800bda4:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bda6:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bdaa:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800bdae:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800bdb2:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800bdb6:	4332      	orrs	r2, r6
 800bdb8:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800bdbc:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800bdc0:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bdc4:	031e      	lsls	r6, r3, #12
 800bdc6:	f100 80ed 	bmi.w	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800bdca:	02d8      	lsls	r0, r3, #11
 800bdcc:	d504      	bpl.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x500>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800bdce:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800bdd0:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800bdd4:	f000 80eb 	beq.w	800bfae <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bdd8:	01d9      	lsls	r1, r3, #7
 800bdda:	d514      	bpl.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800bddc:	6927      	ldr	r7, [r4, #16]
 800bdde:	2f03      	cmp	r7, #3
 800bde0:	f200 81fe 	bhi.w	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x908>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bde4:	49ae      	ldr	r1, [pc, #696]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bde6:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bde8:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bdec:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bdf0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800bdf4:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800bdf8:	4332      	orrs	r2, r6
 800bdfa:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800bdfe:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800be02:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800be06:	019a      	lsls	r2, r3, #6
 800be08:	d51a      	bpl.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x568>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800be0a:	6923      	ldr	r3, [r4, #16]
 800be0c:	2b03      	cmp	r3, #3
 800be0e:	f200 81e1 	bhi.w	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800be12:	68a3      	ldr	r3, [r4, #8]
 800be14:	3b02      	subs	r3, #2
 800be16:	2b05      	cmp	r3, #5
 800be18:	f200 81f1 	bhi.w	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x926>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800be1c:	68e2      	ldr	r2, [r4, #12]
 800be1e:	1e93      	subs	r3, r2, #2
 800be20:	2b0d      	cmp	r3, #13
 800be22:	f200 81e5 	bhi.w	800c1f0 <HAL_RCCEx_PeriphCLKConfig+0x918>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800be26:	6923      	ldr	r3, [r4, #16]
 800be28:	6861      	ldr	r1, [r4, #4]
 800be2a:	041b      	lsls	r3, r3, #16
 800be2c:	68a0      	ldr	r0, [r4, #8]
 800be2e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800be32:	499b      	ldr	r1, [pc, #620]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800be34:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800be38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800be3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800be40:	4b97      	ldr	r3, [pc, #604]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800be42:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800be44:	461f      	mov	r7, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800be46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800be4a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800be4c:	f7fa fc54 	bl	80066f8 <HAL_GetTick>
 800be50:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800be52:	e005      	b.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x588>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800be54:	f7fa fc50 	bl	80066f8 <HAL_GetTick>
 800be58:	1b80      	subs	r0, r0, r6
 800be5a:	2864      	cmp	r0, #100	; 0x64
 800be5c:	f200 808c 	bhi.w	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	011b      	lsls	r3, r3, #4
 800be64:	d5f6      	bpl.n	800be54 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800be66:	2d01      	cmp	r5, #1
 800be68:	d003      	beq.n	800be72 <HAL_RCCEx_PeriphCLKConfig+0x59a>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800be6a:	2000      	movs	r0, #0
}
 800be6c:	b003      	add	sp, #12
 800be6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800be72:	4b8b      	ldr	r3, [pc, #556]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800be74:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800be76:	461e      	mov	r6, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800be78:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800be7c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800be7e:	f7fa fc3b 	bl	80066f8 <HAL_GetTick>
 800be82:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800be84:	e004      	b.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800be86:	f7fa fc37 	bl	80066f8 <HAL_GetTick>
 800be8a:	1b40      	subs	r0, r0, r5
 800be8c:	2864      	cmp	r0, #100	; 0x64
 800be8e:	d873      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800be90:	6833      	ldr	r3, [r6, #0]
 800be92:	009f      	lsls	r7, r3, #2
 800be94:	d4f7      	bmi.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800be96:	6963      	ldr	r3, [r4, #20]
 800be98:	3b32      	subs	r3, #50	; 0x32
 800be9a:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800be9e:	f200 81bc 	bhi.w	800c21a <HAL_RCCEx_PeriphCLKConfig+0x942>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bea2:	6823      	ldr	r3, [r4, #0]
 800bea4:	031d      	lsls	r5, r3, #12
 800bea6:	f140 81b0 	bpl.w	800c20a <HAL_RCCEx_PeriphCLKConfig+0x932>
 800beaa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800beac:	2a00      	cmp	r2, #0
 800beae:	f040 81ac 	bne.w	800c20a <HAL_RCCEx_PeriphCLKConfig+0x932>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800beb2:	69a3      	ldr	r3, [r4, #24]
 800beb4:	3b02      	subs	r3, #2
 800beb6:	2b0d      	cmp	r3, #13
 800beb8:	f200 81d8 	bhi.w	800c26c <HAL_RCCEx_PeriphCLKConfig+0x994>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800bebc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bebe:	1e59      	subs	r1, r3, #1
 800bec0:	291f      	cmp	r1, #31
 800bec2:	f200 81cb 	bhi.w	800c25c <HAL_RCCEx_PeriphCLKConfig+0x984>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bec6:	4a76      	ldr	r2, [pc, #472]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bec8:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800beca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bece:	f8d2 6088 	ldr.w	r6, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bed2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bed6:	69a0      	ldr	r0, [r4, #24]
 800bed8:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800bedc:	4333      	orrs	r3, r6
 800bede:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800bee2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800bee6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800beea:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800beee:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800bef2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bef6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800befa:	6823      	ldr	r3, [r4, #0]
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800befc:	0299      	lsls	r1, r3, #10
 800befe:	d504      	bpl.n	800bf0a <HAL_RCCEx_PeriphCLKConfig+0x632>
 800bf00:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800bf02:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800bf06:	f000 818e 	beq.w	800c226 <HAL_RCCEx_PeriphCLKConfig+0x94e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bf0a:	071a      	lsls	r2, r3, #28
 800bf0c:	d522      	bpl.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800bf0e:	69e3      	ldr	r3, [r4, #28]
 800bf10:	3b02      	subs	r3, #2
 800bf12:	2b05      	cmp	r3, #5
 800bf14:	f200 819c 	bhi.w	800c250 <HAL_RCCEx_PeriphCLKConfig+0x978>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800bf18:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800bf1a:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800bf1e:	f040 81ab 	bne.w	800c278 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bf22:	4a5f      	ldr	r2, [pc, #380]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bf24:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bf26:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800bf2a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800bf2e:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800bf32:	69e4      	ldr	r4, [r4, #28]
 800bf34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bf38:	430b      	orrs	r3, r1
 800bf3a:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800bf3e:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
 800bf42:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bf46:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800bf4a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800bf4e:	4303      	orrs	r3, r0
 800bf50:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800bf54:	4b52      	ldr	r3, [pc, #328]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800bf56:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bf58:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800bf5a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800bf5e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800bf60:	f7fa fbca 	bl	80066f8 <HAL_GetTick>
 800bf64:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bf66:	682b      	ldr	r3, [r5, #0]
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	f53f af7e 	bmi.w	800be6a <HAL_RCCEx_PeriphCLKConfig+0x592>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bf6e:	f7fa fbc3 	bl	80066f8 <HAL_GetTick>
 800bf72:	1b00      	subs	r0, r0, r4
 800bf74:	2864      	cmp	r0, #100	; 0x64
 800bf76:	d9f6      	bls.n	800bf66 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        return HAL_TIMEOUT;
 800bf78:	2003      	movs	r0, #3
}
 800bf7a:	b003      	add	sp, #12
 800bf7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800bf80:	2172      	movs	r1, #114	; 0x72
 800bf82:	4848      	ldr	r0, [pc, #288]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800bf84:	f7f7 fe2a 	bl	8003bdc <assert_failed>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	e4af      	b.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x14>
      plli2sused = 1;
 800bf8c:	2601      	movs	r6, #1
 800bf8e:	e4ef      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0x98>
  uint32_t pllsaiused = 0;
 800bf90:	2500      	movs	r5, #0
      plli2sused = 1;
 800bf92:	2601      	movs	r6, #1
 800bf94:	e4d5      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800bf96:	2178      	movs	r1, #120	; 0x78
 800bf98:	4842      	ldr	r0, [pc, #264]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800bf9a:	f7f7 fe1f 	bl	8003bdc <assert_failed>
 800bf9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfa0:	6823      	ldr	r3, [r4, #0]
 800bfa2:	e4ab      	b.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x24>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bfa4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800bfa6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800bfaa:	f47f af0e 	bne.w	800bdca <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800bfae:	68e3      	ldr	r3, [r4, #12]
 800bfb0:	3b02      	subs	r3, #2
 800bfb2:	2b0d      	cmp	r3, #13
 800bfb4:	f200 80f8 	bhi.w	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800bfb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfba:	1e5e      	subs	r6, r3, #1
 800bfbc:	2e1f      	cmp	r6, #31
 800bfbe:	f200 80f9 	bhi.w	800c1b4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bfc2:	4a37      	ldr	r2, [pc, #220]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bfc4:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800bfc6:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bfca:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bfce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bfd2:	68e1      	ldr	r1, [r4, #12]
 800bfd4:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800bfd8:	433b      	orrs	r3, r7
 800bfda:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800bfde:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800bfe2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bfe6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800bfea:	f023 031f 	bic.w	r3, r3, #31
 800bfee:	4333      	orrs	r3, r6
 800bff0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800bff4:	6823      	ldr	r3, [r4, #0]
 800bff6:	e6ef      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800bff8:	f240 1105 	movw	r1, #261	; 0x105
 800bffc:	4829      	ldr	r0, [pc, #164]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800bffe:	f7f7 fded 	bl	8003bdc <assert_failed>
 800c002:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800c004:	6823      	ldr	r3, [r4, #0]
 800c006:	e588      	b.n	800bb1a <HAL_RCCEx_PeriphCLKConfig+0x242>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800c008:	f240 110f 	movw	r1, #271	; 0x10f
 800c00c:	4825      	ldr	r0, [pc, #148]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c00e:	f7f7 fde5 	bl	8003bdc <assert_failed>
 800c012:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800c014:	6823      	ldr	r3, [r4, #0]
 800c016:	e592      	b.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x266>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800c018:	f240 1119 	movw	r1, #281	; 0x119
 800c01c:	4821      	ldr	r0, [pc, #132]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c01e:	f7f7 fddd 	bl	8003bdc <assert_failed>
 800c022:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800c024:	6823      	ldr	r3, [r4, #0]
 800c026:	e59c      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800c028:	21fb      	movs	r1, #251	; 0xfb
 800c02a:	481e      	ldr	r0, [pc, #120]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c02c:	f7f7 fdd6 	bl	8003bdc <assert_failed>
 800c030:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c032:	6823      	ldr	r3, [r4, #0]
 800c034:	e55f      	b.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c036:	481a      	ldr	r0, [pc, #104]	; (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800c038:	491b      	ldr	r1, [pc, #108]	; (800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>)
 800c03a:	6882      	ldr	r2, [r0, #8]
 800c03c:	4019      	ands	r1, r3
 800c03e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800c042:	430a      	orrs	r2, r1
 800c044:	6082      	str	r2, [r0, #8]
 800c046:	e532      	b.n	800baae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800c048:	2188      	movs	r1, #136	; 0x88
 800c04a:	4816      	ldr	r0, [pc, #88]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c04c:	f7f7 fdc6 	bl	8003bdc <assert_failed>
 800c050:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800c052:	6823      	ldr	r3, [r4, #0]
 800c054:	e465      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800c056:	219c      	movs	r1, #156	; 0x9c
 800c058:	4812      	ldr	r0, [pc, #72]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c05a:	f7f7 fdbf 	bl	8003bdc <assert_failed>
 800c05e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c060:	6823      	ldr	r3, [r4, #0]
 800c062:	e475      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800c064:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800c068:	480e      	ldr	r0, [pc, #56]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c06a:	f7f7 fdb7 	bl	8003bdc <assert_failed>
 800c06e:	e68e      	b.n	800bd8e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800c070:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800c074:	480b      	ldr	r0, [pc, #44]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c076:	f7f7 fdb1 	bl	8003bdc <assert_failed>
 800c07a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800c07e:	e65c      	b.n	800bd3a <HAL_RCCEx_PeriphCLKConfig+0x462>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800c080:	21f1      	movs	r1, #241	; 0xf1
 800c082:	4808      	ldr	r0, [pc, #32]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c084:	f7f7 fdaa 	bl	8003bdc <assert_failed>
 800c088:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800c08a:	6823      	ldr	r3, [r4, #0]
 800c08c:	e51d      	b.n	800baca <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800c08e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c092:	4804      	ldr	r0, [pc, #16]	; (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c094:	f7f7 fda2 	bl	8003bdc <assert_failed>
 800c098:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800c09c:	6823      	ldr	r3, [r4, #0]
 800c09e:	e62c      	b.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x422>
 800c0a0:	40023800 	.word	0x40023800
 800c0a4:	08028d10 	.word	0x08028d10
 800c0a8:	0ffffcff 	.word	0x0ffffcff
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800c0ac:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800c0b0:	487c      	ldr	r0, [pc, #496]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c0b2:	f7f7 fd93 	bl	8003bdc <assert_failed>
 800c0b6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800c0ba:	6823      	ldr	r3, [r4, #0]
 800c0bc:	e62d      	b.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x442>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800c0be:	f240 1173 	movw	r1, #371	; 0x173
 800c0c2:	4878      	ldr	r0, [pc, #480]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c0c4:	f7f7 fd8a 	bl	8003bdc <assert_failed>
 800c0c8:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800c0ca:	6823      	ldr	r3, [r4, #0]
 800c0cc:	e5cf      	b.n	800bc6e <HAL_RCCEx_PeriphCLKConfig+0x396>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800c0ce:	f240 117d 	movw	r1, #381	; 0x17d
 800c0d2:	4874      	ldr	r0, [pc, #464]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c0d4:	f7f7 fd82 	bl	8003bdc <assert_failed>
 800c0d8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	e5d6      	b.n	800bc8c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800c0de:	f240 119f 	movw	r1, #415	; 0x19f
 800c0e2:	4870      	ldr	r0, [pc, #448]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c0e4:	f7f7 fd7a 	bl	8003bdc <assert_failed>
 800c0e8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800c0ec:	6823      	ldr	r3, [r4, #0]
 800c0ee:	e5f4      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x402>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800c0f0:	f240 1123 	movw	r1, #291	; 0x123
 800c0f4:	486b      	ldr	r0, [pc, #428]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c0f6:	f7f7 fd71 	bl	8003bdc <assert_failed>
 800c0fa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c0fc:	6823      	ldr	r3, [r4, #0]
 800c0fe:	e53e      	b.n	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800c100:	f240 1195 	movw	r1, #405	; 0x195
 800c104:	4867      	ldr	r0, [pc, #412]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c106:	f7f7 fd69 	bl	8003bdc <assert_failed>
 800c10a:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800c10c:	6823      	ldr	r3, [r4, #0]
 800c10e:	e5d4      	b.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800c110:	f240 112d 	movw	r1, #301	; 0x12d
 800c114:	4863      	ldr	r0, [pc, #396]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c116:	f7f7 fd61 	bl	8003bdc <assert_failed>
 800c11a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c11c:	6823      	ldr	r3, [r4, #0]
 800c11e:	e53d      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800c120:	f240 1137 	movw	r1, #311	; 0x137
 800c124:	485f      	ldr	r0, [pc, #380]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c126:	f7f7 fd59 	bl	8003bdc <assert_failed>
 800c12a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c12c:	6823      	ldr	r3, [r4, #0]
 800c12e:	e544      	b.n	800bbba <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800c130:	f240 1141 	movw	r1, #321	; 0x141
 800c134:	485b      	ldr	r0, [pc, #364]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c136:	f7f7 fd51 	bl	8003bdc <assert_failed>
 800c13a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800c13c:	6823      	ldr	r3, [r4, #0]
 800c13e:	e54b      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x300>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800c140:	f240 114b 	movw	r1, #331	; 0x14b
 800c144:	4857      	ldr	r0, [pc, #348]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c146:	f7f7 fd49 	bl	8003bdc <assert_failed>
 800c14a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800c14c:	6823      	ldr	r3, [r4, #0]
 800c14e:	e552      	b.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800c150:	f240 1155 	movw	r1, #341	; 0x155
 800c154:	4853      	ldr	r0, [pc, #332]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c156:	f7f7 fd41 	bl	8003bdc <assert_failed>
 800c15a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	e559      	b.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800c160:	f240 115f 	movw	r1, #351	; 0x15f
 800c164:	484f      	ldr	r0, [pc, #316]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c166:	f7f7 fd39 	bl	8003bdc <assert_failed>
 800c16a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c16c:	6823      	ldr	r3, [r4, #0]
 800c16e:	e560      	b.n	800bc32 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800c170:	f240 1169 	movw	r1, #361	; 0x169
 800c174:	484b      	ldr	r0, [pc, #300]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c176:	f7f7 fd31 	bl	8003bdc <assert_failed>
 800c17a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800c17c:	6823      	ldr	r3, [r4, #0]
 800c17e:	e567      	b.n	800bc50 <HAL_RCCEx_PeriphCLKConfig+0x378>
        tickstart = HAL_GetTick();
 800c180:	f7fa faba 	bl	80066f8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c184:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800c188:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c18a:	e006      	b.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0x8c2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c18c:	f7fa fab4 	bl	80066f8 <HAL_GetTick>
 800c190:	eba0 0008 	sub.w	r0, r0, r8
 800c194:	4548      	cmp	r0, r9
 800c196:	f63f aeef 	bhi.w	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c19a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c19c:	0799      	lsls	r1, r3, #30
 800c19e:	d5f5      	bpl.n	800c18c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800c1a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c1a2:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800c1a6:	e479      	b.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800c1a8:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800c1ac:	483d      	ldr	r0, [pc, #244]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1ae:	f7f7 fd15 	bl	8003bdc <assert_failed>
 800c1b2:	e701      	b.n	800bfb8 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800c1b4:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800c1b8:	483a      	ldr	r0, [pc, #232]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1ba:	f7f7 fd0f 	bl	8003bdc <assert_failed>
 800c1be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1c0:	1e5e      	subs	r6, r3, #1
 800c1c2:	e6fe      	b.n	800bfc2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800c1c4:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800c1c8:	4836      	ldr	r0, [pc, #216]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1ca:	f7f7 fd07 	bl	8003bdc <assert_failed>
 800c1ce:	68a7      	ldr	r7, [r4, #8]
 800c1d0:	6823      	ldr	r3, [r4, #0]
 800c1d2:	e5e6      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800c1d4:	f44f 7105 	mov.w	r1, #532	; 0x214
 800c1d8:	4832      	ldr	r0, [pc, #200]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1da:	f7f7 fcff 	bl	8003bdc <assert_failed>
 800c1de:	e618      	b.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0x53a>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800c1e0:	f240 2105 	movw	r1, #517	; 0x205
 800c1e4:	482f      	ldr	r0, [pc, #188]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1e6:	f7f7 fcf9 	bl	8003bdc <assert_failed>
 800c1ea:	6927      	ldr	r7, [r4, #16]
 800c1ec:	6823      	ldr	r3, [r4, #0]
 800c1ee:	e5f9      	b.n	800bde4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800c1f0:	f240 2116 	movw	r1, #534	; 0x216
 800c1f4:	482b      	ldr	r0, [pc, #172]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c1f6:	f7f7 fcf1 	bl	8003bdc <assert_failed>
 800c1fa:	68e2      	ldr	r2, [r4, #12]
 800c1fc:	e613      	b.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0x54e>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800c1fe:	f240 2115 	movw	r1, #533	; 0x215
 800c202:	4828      	ldr	r0, [pc, #160]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c204:	f7f7 fcea 	bl	8003bdc <assert_failed>
 800c208:	e608      	b.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0x544>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c20a:	02d8      	lsls	r0, r3, #11
 800c20c:	f57f ae76 	bpl.w	800befc <HAL_RCCEx_PeriphCLKConfig+0x624>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c210:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c212:	2a00      	cmp	r2, #0
 800c214:	f47f ae72 	bne.w	800befc <HAL_RCCEx_PeriphCLKConfig+0x624>
 800c218:	e64b      	b.n	800beb2 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800c21a:	f44f 7111 	mov.w	r1, #580	; 0x244
 800c21e:	4821      	ldr	r0, [pc, #132]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c220:	f7f7 fcdc 	bl	8003bdc <assert_failed>
 800c224:	e63d      	b.n	800bea2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800c226:	6a20      	ldr	r0, [r4, #32]
 800c228:	2803      	cmp	r0, #3
 800c22a:	d82c      	bhi.n	800c286 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c22c:	491e      	ldr	r1, [pc, #120]	; (800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c22e:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c230:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c234:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c238:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800c23c:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800c240:	4332      	orrs	r2, r6
 800c242:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800c246:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800c24a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800c24e:	e65c      	b.n	800bf0a <HAL_RCCEx_PeriphCLKConfig+0x632>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800c250:	f240 216f 	movw	r1, #623	; 0x26f
 800c254:	4813      	ldr	r0, [pc, #76]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c256:	f7f7 fcc1 	bl	8003bdc <assert_failed>
 800c25a:	e65d      	b.n	800bf18 <HAL_RCCEx_PeriphCLKConfig+0x640>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800c25c:	f240 214d 	movw	r1, #589	; 0x24d
 800c260:	4810      	ldr	r0, [pc, #64]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c262:	f7f7 fcbb 	bl	8003bdc <assert_failed>
 800c266:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c268:	1e59      	subs	r1, r3, #1
 800c26a:	e62c      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800c26c:	f240 214b 	movw	r1, #587	; 0x24b
 800c270:	480c      	ldr	r0, [pc, #48]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c272:	f7f7 fcb3 	bl	8003bdc <assert_failed>
 800c276:	e621      	b.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0x5e4>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800c278:	480a      	ldr	r0, [pc, #40]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c27a:	f44f 711c 	mov.w	r1, #624	; 0x270
 800c27e:	f7f7 fcad 	bl	8003bdc <assert_failed>
 800c282:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800c284:	e64d      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0x64a>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800c286:	4807      	ldr	r0, [pc, #28]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c288:	f44f 7118 	mov.w	r1, #608	; 0x260
 800c28c:	f7f7 fca6 	bl	8003bdc <assert_failed>
 800c290:	6a20      	ldr	r0, [r4, #32]
 800c292:	6823      	ldr	r3, [r4, #0]
 800c294:	e7ca      	b.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0x954>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800c296:	21b7      	movs	r1, #183	; 0xb7
 800c298:	4802      	ldr	r0, [pc, #8]	; (800c2a4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800c29a:	f7f7 fc9f 	bl	8003bdc <assert_failed>
 800c29e:	f7ff bbb4 	b.w	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x132>
 800c2a2:	bf00      	nop
 800c2a4:	08028d10 	.word	0x08028d10
 800c2a8:	40023800 	.word	0x40023800

0800c2ac <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800c2ac:	b1f8      	cbz	r0, 800c2ee <HAL_RNG_Init+0x42>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800c2ae:	6802      	ldr	r2, [r0, #0]
{
 800c2b0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800c2b2:	4b10      	ldr	r3, [pc, #64]	; (800c2f4 <HAL_RNG_Init+0x48>)
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d003      	beq.n	800c2c2 <HAL_RNG_Init+0x16>
 800c2ba:	21a3      	movs	r1, #163	; 0xa3
 800c2bc:	480e      	ldr	r0, [pc, #56]	; (800c2f8 <HAL_RNG_Init+0x4c>)
 800c2be:	f7f7 fc8d 	bl	8003bdc <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800c2c2:	7963      	ldrb	r3, [r4, #5]
 800c2c4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c2c8:	b163      	cbz	r3, 800c2e4 <HAL_RNG_Init+0x38>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800c2ca:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800c2cc:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800c2ce:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800c2d0:	2501      	movs	r5, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800c2d2:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800c2d4:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800c2d6:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800c2d8:	f043 0304 	orr.w	r3, r3, #4
 800c2dc:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800c2de:	7165      	strb	r5, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800c2e0:	60a2      	str	r2, [r4, #8]
}
 800c2e2:	bd38      	pop	{r3, r4, r5, pc}
    HAL_RNG_MspInit(hrng);
 800c2e4:	4620      	mov	r0, r4
    hrng->Lock = HAL_UNLOCKED;
 800c2e6:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800c2e8:	f7f8 fe16 	bl	8004f18 <HAL_RNG_MspInit>
 800c2ec:	e7ed      	b.n	800c2ca <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800c2ee:	2001      	movs	r0, #1
}
 800c2f0:	4770      	bx	lr
 800c2f2:	bf00      	nop
 800c2f4:	50060800 	.word	0x50060800
 800c2f8:	08028d4c 	.word	0x08028d4c

0800c2fc <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800c2fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2fe:	460c      	mov	r4, r1
 800c300:	4617      	mov	r7, r2
 800c302:	b083      	sub	sp, #12
 800c304:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c306:	4427      	add	r7, r4
 800c308:	f7fa f9f6 	bl	80066f8 <HAL_GetTick>
 800c30c:	1a3d      	subs	r5, r7, r0
  tmp_tickstart = HAL_GetTick();
 800c30e:	f7fa f9f3 	bl	80066f8 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c312:	4b25      	ldr	r3, [pc, #148]	; (800c3a8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
  tmp_tickstart = HAL_GetTick();
 800c314:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800c31c:	fb05 f303 	mul.w	r3, r5, r3
 800c320:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c322:	6832      	ldr	r2, [r6, #0]
 800c324:	e001      	b.n	800c32a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c326:	1c63      	adds	r3, r4, #1
 800c328:	d106      	bne.n	800c338 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c32a:	6893      	ldr	r3, [r2, #8]
 800c32c:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 800c330:	d1f9      	bne.n	800c326 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
      }
      count--;
    }
  }

  return HAL_OK;
 800c332:	4618      	mov	r0, r3
}
 800c334:	b003      	add	sp, #12
 800c336:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c338:	f7fa f9de 	bl	80066f8 <HAL_GetTick>
 800c33c:	1bc0      	subs	r0, r0, r7
 800c33e:	42a8      	cmp	r0, r5
 800c340:	d208      	bcs.n	800c354 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 800c342:	9a01      	ldr	r2, [sp, #4]
      count--;
 800c344:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800c346:	2a00      	cmp	r2, #0
      count--;
 800c348:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800c34c:	bf08      	it	eq
 800c34e:	2500      	moveq	r5, #0
      count--;
 800c350:	9301      	str	r3, [sp, #4]
 800c352:	e7e6      	b.n	800c322 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c354:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c358:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c35a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c35e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c362:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c364:	d014      	beq.n	800c390 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c366:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800c368:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800c36c:	d007      	beq.n	800c37e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 800c36e:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800c370:	2200      	movs	r2, #0
 800c372:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800c374:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800c378:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800c37c:	e7da      	b.n	800c334 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 800c37e:	681a      	ldr	r2, [r3, #0]
 800c380:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c384:	601a      	str	r2, [r3, #0]
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c38c:	601a      	str	r2, [r3, #0]
 800c38e:	e7ee      	b.n	800c36e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c390:	68b2      	ldr	r2, [r6, #8]
 800c392:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c396:	d002      	beq.n	800c39e <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
 800c398:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800c39c:	d1e3      	bne.n	800c366 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800c39e:	681a      	ldr	r2, [r3, #0]
 800c3a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c3a4:	601a      	str	r2, [r3, #0]
 800c3a6:	e7de      	b.n	800c366 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 800c3a8:	20000274 	.word	0x20000274

0800c3ac <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800c3ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c3b0:	4615      	mov	r5, r2
 800c3b2:	4698      	mov	r8, r3
 800c3b4:	b083      	sub	sp, #12
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c3b6:	2300      	movs	r3, #0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c3b8:	44a8      	add	r8, r5
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800c3ba:	4606      	mov	r6, r0
  __IO uint8_t  tmpreg8 = 0;
 800c3bc:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800c3c0:	460c      	mov	r4, r1
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c3c2:	f7fa f999 	bl	80066f8 <HAL_GetTick>
 800c3c6:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 800c3ca:	f7fa f995 	bl	80066f8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c3ce:	4b2e      	ldr	r3, [pc, #184]	; (800c488 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c3d0:	f8d6 8000 	ldr.w	r8, [r6]
  tmp_tickstart = HAL_GetTick();
 800c3d4:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c3d6:	681b      	ldr	r3, [r3, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 800c3d8:	4642      	mov	r2, r8
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c3da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c3de:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800c3e2:	0d1b      	lsrs	r3, r3, #20
 800c3e4:	fb07 f303 	mul.w	r3, r7, r3
 800c3e8:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800c3ea:	e00b      	b.n	800c404 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c3ec:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800c3f0:	d106      	bne.n	800c400 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c3f2:	f898 300c 	ldrb.w	r3, [r8, #12]
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c3fc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c400:	1c6b      	adds	r3, r5, #1
 800c402:	d106      	bne.n	800c412 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
  while ((hspi->Instance->SR & Fifo) != State)
 800c404:	6893      	ldr	r3, [r2, #8]
 800c406:	4023      	ands	r3, r4
 800c408:	d1f0      	bne.n	800c3ec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 800c40a:	4618      	mov	r0, r3
}
 800c40c:	b003      	add	sp, #12
 800c40e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c412:	f7fa f971 	bl	80066f8 <HAL_GetTick>
 800c416:	eba0 0009 	sub.w	r0, r0, r9
 800c41a:	42b8      	cmp	r0, r7
 800c41c:	d209      	bcs.n	800c432 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
      if (count == 0U)
 800c41e:	9a01      	ldr	r2, [sp, #4]
      count--;
 800c420:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800c422:	2a00      	cmp	r2, #0
 800c424:	6832      	ldr	r2, [r6, #0]
      count--;
 800c426:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800c42a:	bf08      	it	eq
 800c42c:	2700      	moveq	r7, #0
      count--;
 800c42e:	9301      	str	r3, [sp, #4]
 800c430:	e7e8      	b.n	800c404 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c432:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c436:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c438:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c43c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c440:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c442:	d014      	beq.n	800c46e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c444:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800c446:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800c44a:	d007      	beq.n	800c45c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800c44c:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800c44e:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800c450:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800c452:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800c456:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800c45a:	e7d7      	b.n	800c40c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
          SPI_RESET_CRC(hspi);
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c462:	601a      	str	r2, [r3, #0]
 800c464:	681a      	ldr	r2, [r3, #0]
 800c466:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c46a:	601a      	str	r2, [r3, #0]
 800c46c:	e7ee      	b.n	800c44c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c46e:	68b2      	ldr	r2, [r6, #8]
 800c470:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c474:	d002      	beq.n	800c47c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>
 800c476:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800c47a:	d1e3      	bne.n	800c444 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
          __HAL_SPI_DISABLE(hspi);
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c482:	601a      	str	r2, [r3, #0]
 800c484:	e7de      	b.n	800c444 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
 800c486:	bf00      	nop
 800c488:	20000274 	.word	0x20000274

0800c48c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c48c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c48e:	460f      	mov	r7, r1
 800c490:	b085      	sub	sp, #20
 800c492:	4613      	mov	r3, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c494:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c498:	9201      	str	r2, [sp, #4]
 800c49a:	463a      	mov	r2, r7
{
 800c49c:	4606      	mov	r6, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c49e:	f7ff ff85 	bl	800c3ac <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800c4a2:	9b01      	ldr	r3, [sp, #4]
 800c4a4:	bb58      	cbnz	r0, 800c4fe <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c4a6:	4a19      	ldr	r2, [pc, #100]	; (800c50c <SPI_EndRxTxTransaction+0x80>)
 800c4a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c4ac:	4818      	ldr	r0, [pc, #96]	; (800c510 <SPI_EndRxTxTransaction+0x84>)
 800c4ae:	6812      	ldr	r2, [r2, #0]
 800c4b0:	fba0 0202 	umull	r0, r2, r0, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c4b4:	6870      	ldr	r0, [r6, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c4b6:	0d52      	lsrs	r2, r2, #21
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c4b8:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c4bc:	fb01 f202 	mul.w	r2, r1, r2
 800c4c0:	9203      	str	r2, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c4c2:	d107      	bne.n	800c4d4 <SPI_EndRxTxTransaction+0x48>
 800c4c4:	e012      	b.n	800c4ec <SPI_EndRxTxTransaction+0x60>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800c4c6:	9c03      	ldr	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c4c8:	6835      	ldr	r5, [r6, #0]
      count--;
 800c4ca:	3c01      	subs	r4, #1
 800c4cc:	9403      	str	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c4ce:	68ac      	ldr	r4, [r5, #8]
 800c4d0:	0622      	lsls	r2, r4, #24
 800c4d2:	d502      	bpl.n	800c4da <SPI_EndRxTxTransaction+0x4e>
      if (count == 0U)
 800c4d4:	9c03      	ldr	r4, [sp, #12]
 800c4d6:	2c00      	cmp	r4, #0
 800c4d8:	d1f5      	bne.n	800c4c6 <SPI_EndRxTxTransaction+0x3a>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c4da:	463a      	mov	r2, r7
 800c4dc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	f7ff ff63 	bl	800c3ac <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800c4e6:	b950      	cbnz	r0, 800c4fe <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800c4e8:	b005      	add	sp, #20
 800c4ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	4639      	mov	r1, r7
 800c4f0:	4630      	mov	r0, r6
 800c4f2:	9301      	str	r3, [sp, #4]
 800c4f4:	f7ff ff02 	bl	800c2fc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800c4f8:	9b01      	ldr	r3, [sp, #4]
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	d0ed      	beq.n	800c4da <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c4fe:	6e33      	ldr	r3, [r6, #96]	; 0x60
    return HAL_TIMEOUT;
 800c500:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c502:	f043 0320 	orr.w	r3, r3, #32
 800c506:	6633      	str	r3, [r6, #96]	; 0x60
}
 800c508:	b005      	add	sp, #20
 800c50a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c50c:	20000274 	.word	0x20000274
 800c510:	165e9f81 	.word	0x165e9f81

0800c514 <HAL_SPI_Init>:
  if (hspi == NULL)
 800c514:	2800      	cmp	r0, #0
 800c516:	f000 812d 	beq.w	800c774 <HAL_SPI_Init+0x260>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800c51a:	6802      	ldr	r2, [r0, #0]
 800c51c:	4baa      	ldr	r3, [pc, #680]	; (800c7c8 <HAL_SPI_Init+0x2b4>)
 800c51e:	49ab      	ldr	r1, [pc, #684]	; (800c7cc <HAL_SPI_Init+0x2b8>)
 800c520:	429a      	cmp	r2, r3
 800c522:	bf18      	it	ne
 800c524:	428a      	cmpne	r2, r1
 800c526:	f501 318c 	add.w	r1, r1, #71680	; 0x11800
 800c52a:	bf14      	ite	ne
 800c52c:	2301      	movne	r3, #1
 800c52e:	2300      	moveq	r3, #0
{
 800c530:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800c532:	4da7      	ldr	r5, [pc, #668]	; (800c7d0 <HAL_SPI_Init+0x2bc>)
 800c534:	4604      	mov	r4, r0
 800c536:	48a7      	ldr	r0, [pc, #668]	; (800c7d4 <HAL_SPI_Init+0x2c0>)
{
 800c538:	b083      	sub	sp, #12
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800c53a:	42aa      	cmp	r2, r5
 800c53c:	bf0c      	ite	eq
 800c53e:	2300      	moveq	r3, #0
 800c540:	f003 0301 	andne.w	r3, r3, #1
 800c544:	4282      	cmp	r2, r0
 800c546:	bf0c      	ite	eq
 800c548:	2300      	moveq	r3, #0
 800c54a:	f003 0301 	andne.w	r3, r3, #1
 800c54e:	428a      	cmp	r2, r1
 800c550:	bf0c      	ite	eq
 800c552:	2300      	moveq	r3, #0
 800c554:	f003 0301 	andne.w	r3, r3, #1
 800c558:	b11b      	cbz	r3, 800c562 <HAL_SPI_Init+0x4e>
 800c55a:	4b9f      	ldr	r3, [pc, #636]	; (800c7d8 <HAL_SPI_Init+0x2c4>)
 800c55c:	429a      	cmp	r2, r3
 800c55e:	f040 8103 	bne.w	800c768 <HAL_SPI_Init+0x254>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800c562:	6863      	ldr	r3, [r4, #4]
 800c564:	b11b      	cbz	r3, 800c56e <HAL_SPI_Init+0x5a>
 800c566:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c56a:	f040 80d1 	bne.w	800c710 <HAL_SPI_Init+0x1fc>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800c56e:	68a3      	ldr	r3, [r4, #8]
 800c570:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800c574:	d003      	beq.n	800c57e <HAL_SPI_Init+0x6a>
 800c576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c57a:	f040 80df 	bne.w	800c73c <HAL_SPI_Init+0x228>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800c57e:	68e2      	ldr	r2, [r4, #12]
 800c580:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800c584:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800c588:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800c58c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c590:	bf18      	it	ne
 800c592:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800c596:	bf14      	ite	ne
 800c598:	2301      	movne	r3, #1
 800c59a:	2300      	moveq	r3, #0
 800c59c:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800c5a0:	bf0c      	ite	eq
 800c5a2:	2300      	moveq	r3, #0
 800c5a4:	f003 0301 	andne.w	r3, r3, #1
 800c5a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c5ac:	bf0c      	ite	eq
 800c5ae:	2300      	moveq	r3, #0
 800c5b0:	f003 0301 	andne.w	r3, r3, #1
 800c5b4:	b12b      	cbz	r3, 800c5c2 <HAL_SPI_Init+0xae>
 800c5b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5ba:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800c5be:	f040 80fc 	bne.w	800c7ba <HAL_SPI_Init+0x2a6>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800c5c2:	69a3      	ldr	r3, [r4, #24]
 800c5c4:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800c5c8:	d003      	beq.n	800c5d2 <HAL_SPI_Init+0xbe>
 800c5ca:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c5ce:	f040 80a5 	bne.w	800c71c <HAL_SPI_Init+0x208>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800c5d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c5d4:	f033 0308 	bics.w	r3, r3, #8
 800c5d8:	f040 80aa 	bne.w	800c730 <HAL_SPI_Init+0x21c>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c5dc:	69e3      	ldr	r3, [r4, #28]
 800c5de:	f023 0318 	bic.w	r3, r3, #24
 800c5e2:	2b20      	cmp	r3, #32
 800c5e4:	d002      	beq.n	800c5ec <HAL_SPI_Init+0xd8>
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f040 80db 	bne.w	800c7a2 <HAL_SPI_Init+0x28e>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800c5ec:	6a23      	ldr	r3, [r4, #32]
 800c5ee:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c5f2:	f040 80ad 	bne.w	800c750 <HAL_SPI_Init+0x23c>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800c5f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5f8:	f033 0210 	bics.w	r2, r3, #16
 800c5fc:	d17f      	bne.n	800c6fe <HAL_SPI_Init+0x1ea>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d172      	bne.n	800c6e8 <HAL_SPI_Init+0x1d4>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800c602:	6923      	ldr	r3, [r4, #16]
 800c604:	f033 0302 	bics.w	r3, r3, #2
 800c608:	f040 80c5 	bne.w	800c796 <HAL_SPI_Init+0x282>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800c60c:	6963      	ldr	r3, [r4, #20]
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d904      	bls.n	800c61c <HAL_SPI_Init+0x108>
 800c612:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800c616:	4871      	ldr	r0, [pc, #452]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c618:	f7f7 fae0 	bl	8003bdc <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c61c:	6863      	ldr	r3, [r4, #4]
 800c61e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c622:	f000 80a9 	beq.w	800c778 <HAL_SPI_Init+0x264>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c626:	2300      	movs	r3, #0
 800c628:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c62a:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800c62c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c630:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800c632:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c636:	2b00      	cmp	r3, #0
 800c638:	f000 8090 	beq.w	800c75c <HAL_SPI_Init+0x248>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c63c:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800c63e:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800c640:	6821      	ldr	r1, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c642:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800c646:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c64a:	f422 6000 	bic.w	r0, r2, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800c64e:	680b      	ldr	r3, [r1, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c650:	bf8c      	ite	hi
 800c652:	2700      	movhi	r7, #0
 800c654:	f44f 5780 	movls.w	r7, #4096	; 0x1000
  __HAL_SPI_DISABLE(hspi);
 800c658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c65c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800c660:	600b      	str	r3, [r1, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c662:	d171      	bne.n	800c748 <HAL_SPI_Init+0x234>
 800c664:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c666:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c66a:	68a6      	ldr	r6, [r4, #8]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c66c:	f402 6c70 	and.w	ip, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c670:	6863      	ldr	r3, [r4, #4]
 800c672:	f406 4e04 	and.w	lr, r6, #33792	; 0x8400
 800c676:	6926      	ldr	r6, [r4, #16]
 800c678:	f403 7382 	and.w	r3, r3, #260	; 0x104
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c67c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c67e:	f006 0602 	and.w	r6, r6, #2
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c682:	6b60      	ldr	r0, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c684:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c688:	f002 0210 	and.w	r2, r2, #16
 800c68c:	f000 0008 	and.w	r0, r0, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c690:	4333      	orrs	r3, r6
 800c692:	6966      	ldr	r6, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c694:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c696:	f006 0e01 	and.w	lr, r6, #1
 800c69a:	69a6      	ldr	r6, [r4, #24]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c69c:	ea42 020c 	orr.w	r2, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6a0:	f406 7000 	and.w	r0, r6, #512	; 0x200
 800c6a4:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6a8:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6aa:	4303      	orrs	r3, r0
 800c6ac:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6ae:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6b2:	9001      	str	r0, [sp, #4]
 800c6b4:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6b6:	4332      	orrs	r2, r6
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c6b8:	2600      	movs	r6, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6ba:	f000 0c38 	and.w	ip, r0, #56	; 0x38
 800c6be:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6c0:	433a      	orrs	r2, r7
  hspi->State     = HAL_SPI_STATE_READY;
 800c6c2:	2701      	movs	r7, #1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6c4:	f000 0080 	and.w	r0, r0, #128	; 0x80
 800c6c8:	ea43 030c 	orr.w	r3, r3, ip
 800c6cc:	4303      	orrs	r3, r0
  return HAL_OK;
 800c6ce:	4630      	mov	r0, r6
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c6d0:	432b      	orrs	r3, r5
 800c6d2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c6d4:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c6d6:	69cb      	ldr	r3, [r1, #28]
 800c6d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c6dc:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c6de:	6626      	str	r6, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c6e0:	f884 705d 	strb.w	r7, [r4, #93]	; 0x5d
}
 800c6e4:	b003      	add	sp, #12
 800c6e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c6e8:	69e3      	ldr	r3, [r4, #28]
 800c6ea:	f023 0318 	bic.w	r3, r3, #24
 800c6ee:	2b20      	cmp	r3, #32
 800c6f0:	d001      	beq.n	800c6f6 <HAL_SPI_Init+0x1e2>
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d15b      	bne.n	800c7ae <HAL_SPI_Init+0x29a>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c6f6:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c6f8:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800c6fc:	e795      	b.n	800c62a <HAL_SPI_Init+0x116>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800c6fe:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800c702:	4836      	ldr	r0, [pc, #216]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c704:	f7f7 fa6a 	bl	8003bdc <assert_failed>
 800c708:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d1ec      	bne.n	800c6e8 <HAL_SPI_Init+0x1d4>
 800c70e:	e778      	b.n	800c602 <HAL_SPI_Init+0xee>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800c710:	f240 1147 	movw	r1, #327	; 0x147
 800c714:	4831      	ldr	r0, [pc, #196]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c716:	f7f7 fa61 	bl	8003bdc <assert_failed>
 800c71a:	e728      	b.n	800c56e <HAL_SPI_Init+0x5a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800c71c:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800c720:	482e      	ldr	r0, [pc, #184]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c722:	f7f7 fa5b 	bl	8003bdc <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800c726:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c728:	f033 0308 	bics.w	r3, r3, #8
 800c72c:	f43f af56 	beq.w	800c5dc <HAL_SPI_Init+0xc8>
 800c730:	f240 114b 	movw	r1, #331	; 0x14b
 800c734:	4829      	ldr	r0, [pc, #164]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c736:	f7f7 fa51 	bl	8003bdc <assert_failed>
 800c73a:	e74f      	b.n	800c5dc <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800c73c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800c740:	4826      	ldr	r0, [pc, #152]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c742:	f7f7 fa4b 	bl	8003bdc <assert_failed>
 800c746:	e71a      	b.n	800c57e <HAL_SPI_Init+0x6a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c748:	2300      	movs	r3, #0
 800c74a:	461d      	mov	r5, r3
 800c74c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c74e:	e78c      	b.n	800c66a <HAL_SPI_Init+0x156>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800c750:	f240 114d 	movw	r1, #333	; 0x14d
 800c754:	4821      	ldr	r0, [pc, #132]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c756:	f7f7 fa41 	bl	8003bdc <assert_failed>
 800c75a:	e74c      	b.n	800c5f6 <HAL_SPI_Init+0xe2>
    HAL_SPI_MspInit(hspi);
 800c75c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800c75e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800c762:	f7f8 fbef 	bl	8004f44 <HAL_SPI_MspInit>
 800c766:	e769      	b.n	800c63c <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800c768:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800c76c:	481b      	ldr	r0, [pc, #108]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c76e:	f7f7 fa35 	bl	8003bdc <assert_failed>
 800c772:	e6f6      	b.n	800c562 <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 800c774:	2001      	movs	r0, #1
}
 800c776:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c778:	69e3      	ldr	r3, [r4, #28]
 800c77a:	f023 0318 	bic.w	r3, r3, #24
 800c77e:	2b20      	cmp	r3, #32
 800c780:	f43f af53 	beq.w	800c62a <HAL_SPI_Init+0x116>
 800c784:	2b00      	cmp	r3, #0
 800c786:	f43f af50 	beq.w	800c62a <HAL_SPI_Init+0x116>
 800c78a:	f44f 71ab 	mov.w	r1, #342	; 0x156
 800c78e:	4813      	ldr	r0, [pc, #76]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c790:	f7f7 fa24 	bl	8003bdc <assert_failed>
 800c794:	e749      	b.n	800c62a <HAL_SPI_Init+0x116>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800c796:	f240 1151 	movw	r1, #337	; 0x151
 800c79a:	4810      	ldr	r0, [pc, #64]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c79c:	f7f7 fa1e 	bl	8003bdc <assert_failed>
 800c7a0:	e734      	b.n	800c60c <HAL_SPI_Init+0xf8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c7a2:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800c7a6:	480d      	ldr	r0, [pc, #52]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c7a8:	f7f7 fa18 	bl	8003bdc <assert_failed>
 800c7ac:	e71e      	b.n	800c5ec <HAL_SPI_Init+0xd8>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c7ae:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800c7b2:	480a      	ldr	r0, [pc, #40]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c7b4:	f7f7 fa12 	bl	8003bdc <assert_failed>
 800c7b8:	e79d      	b.n	800c6f6 <HAL_SPI_Init+0x1e2>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800c7ba:	f240 1149 	movw	r1, #329	; 0x149
 800c7be:	4807      	ldr	r0, [pc, #28]	; (800c7dc <HAL_SPI_Init+0x2c8>)
 800c7c0:	f7f7 fa0c 	bl	8003bdc <assert_failed>
 800c7c4:	e6fd      	b.n	800c5c2 <HAL_SPI_Init+0xae>
 800c7c6:	bf00      	nop
 800c7c8:	40013000 	.word	0x40013000
 800c7cc:	40003800 	.word	0x40003800
 800c7d0:	40003c00 	.word	0x40003c00
 800c7d4:	40013400 	.word	0x40013400
 800c7d8:	40015400 	.word	0x40015400
 800c7dc:	08028d84 	.word	0x08028d84

0800c7e0 <HAL_SPI_Transmit>:
{
 800c7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e4:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800c7e6:	6883      	ldr	r3, [r0, #8]
{
 800c7e8:	b082      	sub	sp, #8
 800c7ea:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800c7ec:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800c7f0:	460f      	mov	r7, r1
 800c7f2:	4690      	mov	r8, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800c7f4:	d16b      	bne.n	800c8ce <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 800c7f6:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800c7fa:	2b01      	cmp	r3, #1
 800c7fc:	d070      	beq.n	800c8e0 <HAL_SPI_Transmit+0x100>
 800c7fe:	2301      	movs	r3, #1
 800c800:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800c804:	f7f9 ff78 	bl	80066f8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800c808:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800c80c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800c80e:	2b01      	cmp	r3, #1
 800c810:	b2d8      	uxtb	r0, r3
 800c812:	d009      	beq.n	800c828 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 800c814:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800c816:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800c818:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800c81a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c81e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800c822:	b002      	add	sp, #8
 800c824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800c828:	2f00      	cmp	r7, #0
 800c82a:	d0f4      	beq.n	800c816 <HAL_SPI_Transmit+0x36>
 800c82c:	fab8 f388 	clz	r3, r8
 800c830:	095b      	lsrs	r3, r3, #5
 800c832:	f1b8 0f00 	cmp.w	r8, #0
 800c836:	d0ee      	beq.n	800c816 <HAL_SPI_Transmit+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c838:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c83a:	2103      	movs	r1, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c83c:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c83e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c842:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxXferSize  = 0U;
 800c846:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c84a:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c84c:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c84e:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c852:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c856:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800c85a:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
    __HAL_SPI_DISABLE(hspi);
 800c85e:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c860:	d072      	beq.n	800c948 <HAL_SPI_Transmit+0x168>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	0652      	lsls	r2, r2, #25
 800c866:	d403      	bmi.n	800c870 <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 800c868:	681a      	ldr	r2, [r3, #0]
 800c86a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c86e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c870:	68e2      	ldr	r2, [r4, #12]
 800c872:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c876:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c878:	d936      	bls.n	800c8e8 <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c87a:	b112      	cbz	r2, 800c882 <HAL_SPI_Transmit+0xa2>
 800c87c:	f1b8 0f01 	cmp.w	r8, #1
 800c880:	d107      	bne.n	800c892 <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c882:	f837 2b02 	ldrh.w	r2, [r7], #2
 800c886:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800c888:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c88a:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800c88c:	3a01      	subs	r2, #1
 800c88e:	b292      	uxth	r2, r2
 800c890:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800c892:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c894:	b292      	uxth	r2, r2
 800c896:	b972      	cbnz	r2, 800c8b6 <HAL_SPI_Transmit+0xd6>
 800c898:	e06a      	b.n	800c970 <HAL_SPI_Transmit+0x190>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c89a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c89c:	f831 2b02 	ldrh.w	r2, [r1], #2
 800c8a0:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800c8a2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8a4:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c8a6:	3a01      	subs	r2, #1
 800c8a8:	b292      	uxth	r2, r2
 800c8aa:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800c8ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d05d      	beq.n	800c970 <HAL_SPI_Transmit+0x190>
 800c8b4:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c8b6:	689a      	ldr	r2, [r3, #8]
 800c8b8:	0797      	lsls	r7, r2, #30
 800c8ba:	d4ee      	bmi.n	800c89a <HAL_SPI_Transmit+0xba>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c8bc:	f7f9 ff1c 	bl	80066f8 <HAL_GetTick>
 800c8c0:	1b80      	subs	r0, r0, r6
 800c8c2:	42a8      	cmp	r0, r5
 800c8c4:	d3f2      	bcc.n	800c8ac <HAL_SPI_Transmit+0xcc>
 800c8c6:	1c68      	adds	r0, r5, #1
 800c8c8:	d0f0      	beq.n	800c8ac <HAL_SPI_Transmit+0xcc>
          errorcode = HAL_TIMEOUT;
 800c8ca:	2003      	movs	r0, #3
 800c8cc:	e7a3      	b.n	800c816 <HAL_SPI_Transmit+0x36>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800c8ce:	f240 313d 	movw	r1, #829	; 0x33d
 800c8d2:	4837      	ldr	r0, [pc, #220]	; (800c9b0 <HAL_SPI_Transmit+0x1d0>)
 800c8d4:	f7f7 f982 	bl	8003bdc <assert_failed>
  __HAL_LOCK(hspi);
 800c8d8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800c8dc:	2b01      	cmp	r3, #1
 800c8de:	d18e      	bne.n	800c7fe <HAL_SPI_Transmit+0x1e>
 800c8e0:	2002      	movs	r0, #2
}
 800c8e2:	b002      	add	sp, #8
 800c8e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c8e8:	b112      	cbz	r2, 800c8f0 <HAL_SPI_Transmit+0x110>
 800c8ea:	f1b8 0f01 	cmp.w	r8, #1
 800c8ee:	d10b      	bne.n	800c908 <HAL_SPI_Transmit+0x128>
      if (hspi->TxXferCount > 1U)
 800c8f0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c8f2:	b292      	uxth	r2, r2
 800c8f4:	2a01      	cmp	r2, #1
 800c8f6:	d951      	bls.n	800c99c <HAL_SPI_Transmit+0x1bc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8f8:	f837 2b02 	ldrh.w	r2, [r7], #2
 800c8fc:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 800c8fe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c900:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c902:	3b02      	subs	r3, #2
 800c904:	b29b      	uxth	r3, r3
 800c906:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800c908:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c90a:	b29b      	uxth	r3, r3
 800c90c:	b983      	cbnz	r3, 800c930 <HAL_SPI_Transmit+0x150>
 800c90e:	e02f      	b.n	800c970 <HAL_SPI_Transmit+0x190>
        if (hspi->TxXferCount > 1U)
 800c910:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c912:	b29b      	uxth	r3, r3
 800c914:	2b01      	cmp	r3, #1
 800c916:	d920      	bls.n	800c95a <HAL_SPI_Transmit+0x17a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c918:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c91a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800c91e:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 800c920:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c922:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c924:	3b02      	subs	r3, #2
 800c926:	b29b      	uxth	r3, r3
 800c928:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800c92a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c92c:	b292      	uxth	r2, r2
 800c92e:	b1fa      	cbz	r2, 800c970 <HAL_SPI_Transmit+0x190>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c930:	6822      	ldr	r2, [r4, #0]
 800c932:	6893      	ldr	r3, [r2, #8]
 800c934:	0799      	lsls	r1, r3, #30
 800c936:	d4eb      	bmi.n	800c910 <HAL_SPI_Transmit+0x130>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c938:	f7f9 fede 	bl	80066f8 <HAL_GetTick>
 800c93c:	1b80      	subs	r0, r0, r6
 800c93e:	42a8      	cmp	r0, r5
 800c940:	d3f3      	bcc.n	800c92a <HAL_SPI_Transmit+0x14a>
 800c942:	1c6b      	adds	r3, r5, #1
 800c944:	d0f1      	beq.n	800c92a <HAL_SPI_Transmit+0x14a>
 800c946:	e7c0      	b.n	800c8ca <HAL_SPI_Transmit+0xea>
    __HAL_SPI_DISABLE(hspi);
 800c948:	681a      	ldr	r2, [r3, #0]
 800c94a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c94e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c950:	681a      	ldr	r2, [r3, #0]
 800c952:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c956:	601a      	str	r2, [r3, #0]
 800c958:	e783      	b.n	800c862 <HAL_SPI_Transmit+0x82>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c95a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800c960:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800c962:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800c964:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800c966:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800c968:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800c96a:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800c96c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c96e:	e7dc      	b.n	800c92a <HAL_SPI_Transmit+0x14a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c970:	4632      	mov	r2, r6
 800c972:	4629      	mov	r1, r5
 800c974:	4620      	mov	r0, r4
 800c976:	f7ff fd89 	bl	800c48c <SPI_EndRxTxTransaction>
 800c97a:	b108      	cbz	r0, 800c980 <HAL_SPI_Transmit+0x1a0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c97c:	2320      	movs	r3, #32
 800c97e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c980:	68a3      	ldr	r3, [r4, #8]
 800c982:	b933      	cbnz	r3, 800c992 <HAL_SPI_Transmit+0x1b2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c984:	6822      	ldr	r2, [r4, #0]
 800c986:	9301      	str	r3, [sp, #4]
 800c988:	68d3      	ldr	r3, [r2, #12]
 800c98a:	9301      	str	r3, [sp, #4]
 800c98c:	6893      	ldr	r3, [r2, #8]
 800c98e:	9301      	str	r3, [sp, #4]
 800c990:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c992:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800c994:	3800      	subs	r0, #0
 800c996:	bf18      	it	ne
 800c998:	2001      	movne	r0, #1
error:
 800c99a:	e73c      	b.n	800c816 <HAL_SPI_Transmit+0x36>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c99c:	783a      	ldrb	r2, [r7, #0]
 800c99e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800c9a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 800c9a2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c9a4:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 800c9a6:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 800c9a8:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 800c9aa:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c9ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c9ae:	e7ab      	b.n	800c908 <HAL_SPI_Transmit+0x128>
 800c9b0:	08028d84 	.word	0x08028d84

0800c9b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c9b4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c9b6:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c9b8:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c9ba:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800c9be:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c9c0:	4a10      	ldr	r2, [pc, #64]	; (800ca04 <TIM_OC5_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c9c2:	6204      	str	r4, [r0, #32]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9c4:	4d10      	ldr	r5, [pc, #64]	; (800ca08 <TIM_OC5_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800c9c6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800c9c8:	6844      	ldr	r4, [r0, #4]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9ca:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 800c9cc:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 800c9d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c9d4:	ea0c 0202 	and.w	r2, ip, r2
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c9d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800c9dc:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9e0:	d00a      	beq.n	800c9f8 <TIM_OC5_SetConfig+0x44>
 800c9e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800c9e6:	42a8      	cmp	r0, r5
 800c9e8:	d006      	beq.n	800c9f8 <TIM_OC5_SetConfig+0x44>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c9ea:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800c9ec:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800c9ee:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800c9f0:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9f2:	6203      	str	r3, [r0, #32]
}
 800c9f4:	bcf0      	pop	{r4, r5, r6, r7}
 800c9f6:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c9f8:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c9fc:	694d      	ldr	r5, [r1, #20]
 800c9fe:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800ca02:	e7f2      	b.n	800c9ea <TIM_OC5_SetConfig+0x36>
 800ca04:	fffeff8f 	.word	0xfffeff8f
 800ca08:	40010000 	.word	0x40010000

0800ca0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ca0c:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ca0e:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca10:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ca12:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca16:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ca18:	4a10      	ldr	r2, [pc, #64]	; (800ca5c <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ca1a:	6204      	str	r4, [r0, #32]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca1c:	4d10      	ldr	r5, [pc, #64]	; (800ca60 <TIM_OC6_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800ca1e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ca20:	6844      	ldr	r4, [r0, #4]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca22:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 800ca24:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ca28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ca2c:	ea0c 0202 	and.w	r2, ip, r2
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca30:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca34:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca38:	d00a      	beq.n	800ca50 <TIM_OC6_SetConfig+0x44>
 800ca3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ca3e:	42a8      	cmp	r0, r5
 800ca40:	d006      	beq.n	800ca50 <TIM_OC6_SetConfig+0x44>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ca42:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ca44:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800ca46:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800ca48:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca4a:	6203      	str	r3, [r0, #32]
}
 800ca4c:	bcf0      	pop	{r4, r5, r6, r7}
 800ca4e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ca50:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ca54:	694d      	ldr	r5, [r1, #20]
 800ca56:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800ca5a:	e7f2      	b.n	800ca42 <TIM_OC6_SetConfig+0x36>
 800ca5c:	feff8fff 	.word	0xfeff8fff
 800ca60:	40010000 	.word	0x40010000

0800ca64 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca64:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca66:	4b2d      	ldr	r3, [pc, #180]	; (800cb1c <TIM_OC1_SetConfig+0xb8>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca68:	f022 0201 	bic.w	r2, r2, #1
{
 800ca6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca70:	4604      	mov	r4, r0
 800ca72:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca74:	492a      	ldr	r1, [pc, #168]	; (800cb20 <TIM_OC1_SetConfig+0xbc>)
  tmpccer |= OC_Config->OCPolarity;
 800ca76:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800ca7a:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca7c:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca7e:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800ca80:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800ca82:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800ca84:	69a2      	ldr	r2, [r4, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800ca86:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca8a:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= OC_Config->OCPolarity;
 800ca8e:	ea45 050c 	orr.w	r5, r5, ip
  tmpccmrx |= OC_Config->OCMode;
 800ca92:	ea43 0800 	orr.w	r8, r3, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ca96:	d00a      	beq.n	800caae <TIM_OC1_SetConfig+0x4a>
 800ca98:	4b22      	ldr	r3, [pc, #136]	; (800cb24 <TIM_OC1_SetConfig+0xc0>)
 800ca9a:	429c      	cmp	r4, r3
 800ca9c:	d007      	beq.n	800caae <TIM_OC1_SetConfig+0x4a>
  TIMx->CCR1 = OC_Config->Pulse;
 800ca9e:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800caa0:	6067      	str	r7, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800caa2:	f8c4 8018 	str.w	r8, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800caa6:	6362      	str	r2, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800caa8:	6225      	str	r5, [r4, #32]
}
 800caaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800caae:	68f2      	ldr	r2, [r6, #12]
 800cab0:	f032 0308 	bics.w	r3, r2, #8
 800cab4:	d120      	bne.n	800caf8 <TIM_OC1_SetConfig+0x94>
    tmpccer &= ~TIM_CCER_CC1NP;
 800cab6:	f025 0508 	bic.w	r5, r5, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800caba:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800cabc:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cabe:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800cac2:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cac6:	d11e      	bne.n	800cb06 <TIM_OC1_SetConfig+0xa2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cac8:	6973      	ldr	r3, [r6, #20]
 800caca:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cace:	d106      	bne.n	800cade <TIM_OC1_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cad0:	f427 7240 	bic.w	r2, r7, #768	; 0x300
 800cad4:	69b1      	ldr	r1, [r6, #24]
 800cad6:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800cad8:	ea42 0703 	orr.w	r7, r2, r3
 800cadc:	e7df      	b.n	800ca9e <TIM_OC1_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cade:	f641 316d 	movw	r1, #7021	; 0x1b6d
 800cae2:	4811      	ldr	r0, [pc, #68]	; (800cb28 <TIM_OC1_SetConfig+0xc4>)
 800cae4:	f7f7 f87a 	bl	8003bdc <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cae8:	f427 7240 	bic.w	r2, r7, #768	; 0x300
 800caec:	69b1      	ldr	r1, [r6, #24]
 800caee:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= OC_Config->OCNIdleState;
 800caf0:	430a      	orrs	r2, r1
 800caf2:	ea42 0703 	orr.w	r7, r2, r3
 800caf6:	e7d2      	b.n	800ca9e <TIM_OC1_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800caf8:	f641 315f 	movw	r1, #7007	; 0x1b5f
 800cafc:	480a      	ldr	r0, [pc, #40]	; (800cb28 <TIM_OC1_SetConfig+0xc4>)
 800cafe:	f7f7 f86d 	bl	8003bdc <assert_failed>
 800cb02:	68f2      	ldr	r2, [r6, #12]
 800cb04:	e7d7      	b.n	800cab6 <TIM_OC1_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cb06:	f641 316c 	movw	r1, #7020	; 0x1b6c
 800cb0a:	4807      	ldr	r0, [pc, #28]	; (800cb28 <TIM_OC1_SetConfig+0xc4>)
 800cb0c:	f7f7 f866 	bl	8003bdc <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cb10:	6973      	ldr	r3, [r6, #20]
 800cb12:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cb16:	d0db      	beq.n	800cad0 <TIM_OC1_SetConfig+0x6c>
 800cb18:	e7e1      	b.n	800cade <TIM_OC1_SetConfig+0x7a>
 800cb1a:	bf00      	nop
 800cb1c:	fffeff8c 	.word	0xfffeff8c
 800cb20:	40010000 	.word	0x40010000
 800cb24:	40010400 	.word	0x40010400
 800cb28:	08028dbc 	.word	0x08028dbc

0800cb2c <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb2c:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb2e:	4b2e      	ldr	r3, [pc, #184]	; (800cbe8 <TIM_OC3_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
{
 800cb34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb38:	4604      	mov	r4, r0
 800cb3a:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb3c:	492b      	ldr	r1, [pc, #172]	; (800cbec <TIM_OC3_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb3e:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800cb42:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb44:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb46:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800cb48:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800cb4a:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800cb4c:	69e2      	ldr	r2, [r4, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800cb4e:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb52:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb56:	ea45 250c 	orr.w	r5, r5, ip, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800cb5a:	ea43 0800 	orr.w	r8, r3, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb5e:	d00a      	beq.n	800cb76 <TIM_OC3_SetConfig+0x4a>
 800cb60:	4b23      	ldr	r3, [pc, #140]	; (800cbf0 <TIM_OC3_SetConfig+0xc4>)
 800cb62:	429c      	cmp	r4, r3
 800cb64:	d007      	beq.n	800cb76 <TIM_OC3_SetConfig+0x4a>
  TIMx->CCR3 = OC_Config->Pulse;
 800cb66:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800cb68:	6067      	str	r7, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800cb6a:	f8c4 801c 	str.w	r8, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800cb6e:	63e2      	str	r2, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800cb70:	6225      	str	r5, [r4, #32]
}
 800cb72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800cb76:	68f2      	ldr	r2, [r6, #12]
 800cb78:	f032 0308 	bics.w	r3, r2, #8
 800cb7c:	d123      	bne.n	800cbc6 <TIM_OC3_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb7e:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cb82:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cb84:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cb88:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800cb8c:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cb90:	d120      	bne.n	800cbd4 <TIM_OC3_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cb92:	6973      	ldr	r3, [r6, #20]
 800cb94:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cb98:	d107      	bne.n	800cbaa <TIM_OC3_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cb9a:	f427 5240 	bic.w	r2, r7, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cb9e:	69b1      	ldr	r1, [r6, #24]
 800cba0:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800cba4:	ea42 1703 	orr.w	r7, r2, r3, lsl #4
 800cba8:	e7dd      	b.n	800cb66 <TIM_OC3_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cbaa:	f641 4103 	movw	r1, #7171	; 0x1c03
 800cbae:	4811      	ldr	r0, [pc, #68]	; (800cbf4 <TIM_OC3_SetConfig+0xc8>)
 800cbb0:	f7f7 f814 	bl	8003bdc <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cbb4:	f427 5240 	bic.w	r2, r7, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cbb8:	69b1      	ldr	r1, [r6, #24]
 800cbba:	6973      	ldr	r3, [r6, #20]
 800cbbc:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800cbc0:	ea42 1703 	orr.w	r7, r2, r3, lsl #4
 800cbc4:	e7cf      	b.n	800cb66 <TIM_OC3_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800cbc6:	f641 31f5 	movw	r1, #7157	; 0x1bf5
 800cbca:	480a      	ldr	r0, [pc, #40]	; (800cbf4 <TIM_OC3_SetConfig+0xc8>)
 800cbcc:	f7f7 f806 	bl	8003bdc <assert_failed>
 800cbd0:	68f2      	ldr	r2, [r6, #12]
 800cbd2:	e7d4      	b.n	800cb7e <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cbd4:	f641 4102 	movw	r1, #7170	; 0x1c02
 800cbd8:	4806      	ldr	r0, [pc, #24]	; (800cbf4 <TIM_OC3_SetConfig+0xc8>)
 800cbda:	f7f6 ffff 	bl	8003bdc <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cbde:	6973      	ldr	r3, [r6, #20]
 800cbe0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cbe4:	d0d9      	beq.n	800cb9a <TIM_OC3_SetConfig+0x6e>
 800cbe6:	e7e0      	b.n	800cbaa <TIM_OC3_SetConfig+0x7e>
 800cbe8:	fffeff8c 	.word	0xfffeff8c
 800cbec:	40010000 	.word	0x40010000
 800cbf0:	40010400 	.word	0x40010400
 800cbf4:	08028dbc 	.word	0x08028dbc

0800cbf8 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cbf8:	6a03      	ldr	r3, [r0, #32]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbfa:	4a1d      	ldr	r2, [pc, #116]	; (800cc70 <TIM_OC4_SetConfig+0x78>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cbfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 800cc00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc02:	4604      	mov	r4, r0
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc04:	4f1b      	ldr	r7, [pc, #108]	; (800cc74 <TIM_OC4_SetConfig+0x7c>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc06:	6888      	ldr	r0, [r1, #8]
{
 800cc08:	460d      	mov	r5, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc0a:	6809      	ldr	r1, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc0c:	4294      	cmp	r4, r2
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc0e:	6223      	str	r3, [r4, #32]
{
 800cc10:	b083      	sub	sp, #12
  tmpccer = TIMx->CCER;
 800cc12:	6a26      	ldr	r6, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800cc14:	6863      	ldr	r3, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800cc16:	f8d4 c01c 	ldr.w	ip, [r4, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800cc1a:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc1e:	ea0c 0707 	and.w	r7, ip, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc22:	ea46 3600 	orr.w	r6, r6, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc26:	ea47 2701 	orr.w	r7, r7, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc2a:	d00a      	beq.n	800cc42 <TIM_OC4_SetConfig+0x4a>
 800cc2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cc30:	4294      	cmp	r4, r2
 800cc32:	d006      	beq.n	800cc42 <TIM_OC4_SetConfig+0x4a>
  TIMx->CCR4 = OC_Config->Pulse;
 800cc34:	686a      	ldr	r2, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800cc36:	6063      	str	r3, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800cc38:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800cc3a:	6422      	str	r2, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800cc3c:	6226      	str	r6, [r4, #32]
}
 800cc3e:	b003      	add	sp, #12
 800cc40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cc42:	696a      	ldr	r2, [r5, #20]
 800cc44:	f432 7180 	bics.w	r1, r2, #256	; 0x100
 800cc48:	d104      	bne.n	800cc54 <TIM_OC4_SetConfig+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc4e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800cc52:	e7ef      	b.n	800cc34 <TIM_OC4_SetConfig+0x3c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cc54:	f641 4141 	movw	r1, #7233	; 0x1c41
 800cc58:	4807      	ldr	r0, [pc, #28]	; (800cc78 <TIM_OC4_SetConfig+0x80>)
 800cc5a:	9301      	str	r3, [sp, #4]
 800cc5c:	f7f6 ffbe 	bl	8003bdc <assert_failed>
 800cc60:	9b01      	ldr	r3, [sp, #4]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc62:	696a      	ldr	r2, [r5, #20]
 800cc64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc68:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800cc6c:	e7e2      	b.n	800cc34 <TIM_OC4_SetConfig+0x3c>
 800cc6e:	bf00      	nop
 800cc70:	40010000 	.word	0x40010000
 800cc74:	feff8cff 	.word	0xfeff8cff
 800cc78:	08028dbc 	.word	0x08028dbc

0800cc7c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800cc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc7e:	6803      	ldr	r3, [r0, #0]
{
 800cc80:	460c      	mov	r4, r1

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800cc82:	684a      	ldr	r2, [r1, #4]
{
 800cc84:	4607      	mov	r7, r0
  tmpsmcr = htim->Instance->SMCR;
 800cc86:	6899      	ldr	r1, [r3, #8]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800cc88:	4db4      	ldr	r5, [pc, #720]	; (800cf5c <TIM_SlaveTimer_SetConfig+0x2e0>)

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800cc8a:	2a50      	cmp	r2, #80	; 0x50
  tmpsmcr &= ~TIM_SMCR_TS;
 800cc8c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800cc90:	6826      	ldr	r6, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800cc92:	ea41 0102 	orr.w	r1, r1, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 800cc96:	ea05 0501 	and.w	r5, r5, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800cc9a:	ea45 0506 	orr.w	r5, r5, r6
  htim->Instance->SMCR = tmpsmcr;
 800cc9e:	609d      	str	r5, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800cca0:	f000 80f1 	beq.w	800ce86 <TIM_SlaveTimer_SetConfig+0x20a>
 800cca4:	d957      	bls.n	800cd56 <TIM_SlaveTimer_SetConfig+0xda>
 800cca6:	2a60      	cmp	r2, #96	; 0x60
 800cca8:	f000 8168 	beq.w	800cf7c <TIM_SlaveTimer_SetConfig+0x300>
 800ccac:	2a70      	cmp	r2, #112	; 0x70
 800ccae:	d150      	bne.n	800cd52 <TIM_SlaveTimer_SetConfig+0xd6>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800ccb0:	4aab      	ldr	r2, [pc, #684]	; (800cf60 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800ccb2:	49ac      	ldr	r1, [pc, #688]	; (800cf64 <TIM_SlaveTimer_SetConfig+0x2e8>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	bf18      	it	ne
 800ccb8:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ccbc:	48aa      	ldr	r0, [pc, #680]	; (800cf68 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800ccbe:	bf14      	ite	ne
 800ccc0:	2201      	movne	r2, #1
 800ccc2:	2200      	moveq	r2, #0
 800ccc4:	428b      	cmp	r3, r1
 800ccc6:	bf0c      	ite	eq
 800ccc8:	2200      	moveq	r2, #0
 800ccca:	f002 0201 	andne.w	r2, r2, #1
 800ccce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccd2:	4283      	cmp	r3, r0
 800ccd4:	bf0c      	ite	eq
 800ccd6:	2200      	moveq	r2, #0
 800ccd8:	f002 0201 	andne.w	r2, r2, #1
 800ccdc:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800cce0:	428b      	cmp	r3, r1
 800cce2:	bf0c      	ite	eq
 800cce4:	2200      	moveq	r2, #0
 800cce6:	f002 0201 	andne.w	r2, r2, #1
 800ccea:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800ccee:	4283      	cmp	r3, r0
 800ccf0:	bf0c      	ite	eq
 800ccf2:	2200      	moveq	r2, #0
 800ccf4:	f002 0201 	andne.w	r2, r2, #1
 800ccf8:	428b      	cmp	r3, r1
 800ccfa:	bf0c      	ite	eq
 800ccfc:	2200      	moveq	r2, #0
 800ccfe:	f002 0201 	andne.w	r2, r2, #1
 800cd02:	b11a      	cbz	r2, 800cd0c <TIM_SlaveTimer_SetConfig+0x90>
 800cd04:	4a99      	ldr	r2, [pc, #612]	; (800cf6c <TIM_SlaveTimer_SetConfig+0x2f0>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	f040 81b8 	bne.w	800d07c <TIM_SlaveTimer_SetConfig+0x400>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800cd0c:	68e3      	ldr	r3, [r4, #12]
 800cd0e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800cd12:	f040 819b 	bne.w	800d04c <TIM_SlaveTimer_SetConfig+0x3d0>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800cd16:	68a3      	ldr	r3, [r4, #8]
 800cd18:	2b0a      	cmp	r3, #10
 800cd1a:	bf18      	it	ne
 800cd1c:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800cd20:	d003      	beq.n	800cd2a <TIM_SlaveTimer_SetConfig+0xae>
 800cd22:	f033 0302 	bics.w	r3, r3, #2
 800cd26:	f040 81a3 	bne.w	800d070 <TIM_SlaveTimer_SetConfig+0x3f4>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800cd2a:	6921      	ldr	r1, [r4, #16]
 800cd2c:	290f      	cmp	r1, #15
 800cd2e:	f200 8172 	bhi.w	800d016 <TIM_SlaveTimer_SetConfig+0x39a>
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800cd32:	683d      	ldr	r5, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd34:	2000      	movs	r0, #0
 800cd36:	68e3      	ldr	r3, [r4, #12]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cd38:	68aa      	ldr	r2, [r5, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cd3a:	68a4      	ldr	r4, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd3c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800cd40:	4323      	orrs	r3, r4
 800cd42:	4313      	orrs	r3, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cd44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cd48:	60ab      	str	r3, [r5, #8]
}
 800cd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800cd4c:	f032 0210 	bics.w	r2, r2, #16
 800cd50:	d009      	beq.n	800cd66 <TIM_SlaveTimer_SetConfig+0xea>
        return HAL_ERROR;
 800cd52:	2001      	movs	r0, #1
}
 800cd54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800cd56:	2a40      	cmp	r2, #64	; 0x40
 800cd58:	d033      	beq.n	800cdc2 <TIM_SlaveTimer_SetConfig+0x146>
 800cd5a:	d8fa      	bhi.n	800cd52 <TIM_SlaveTimer_SetConfig+0xd6>
 800cd5c:	2a20      	cmp	r2, #32
 800cd5e:	d002      	beq.n	800cd66 <TIM_SlaveTimer_SetConfig+0xea>
 800cd60:	d9f4      	bls.n	800cd4c <TIM_SlaveTimer_SetConfig+0xd0>
 800cd62:	2a30      	cmp	r2, #48	; 0x30
 800cd64:	d1f5      	bne.n	800cd52 <TIM_SlaveTimer_SetConfig+0xd6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cd66:	4a7e      	ldr	r2, [pc, #504]	; (800cf60 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800cd68:	497e      	ldr	r1, [pc, #504]	; (800cf64 <TIM_SlaveTimer_SetConfig+0x2e8>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	bf18      	it	ne
 800cd6e:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800cd72:	4d7d      	ldr	r5, [pc, #500]	; (800cf68 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800cd74:	4c7e      	ldr	r4, [pc, #504]	; (800cf70 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800cd76:	bf14      	ite	ne
 800cd78:	2201      	movne	r2, #1
 800cd7a:	2200      	moveq	r2, #0
 800cd7c:	487d      	ldr	r0, [pc, #500]	; (800cf74 <TIM_SlaveTimer_SetConfig+0x2f8>)
 800cd7e:	428b      	cmp	r3, r1
 800cd80:	bf0c      	ite	eq
 800cd82:	2200      	moveq	r2, #0
 800cd84:	f002 0201 	andne.w	r2, r2, #1
 800cd88:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 800cd8c:	42ab      	cmp	r3, r5
 800cd8e:	bf0c      	ite	eq
 800cd90:	2200      	moveq	r2, #0
 800cd92:	f002 0201 	andne.w	r2, r2, #1
 800cd96:	42a3      	cmp	r3, r4
 800cd98:	bf0c      	ite	eq
 800cd9a:	2200      	moveq	r2, #0
 800cd9c:	f002 0201 	andne.w	r2, r2, #1
 800cda0:	4283      	cmp	r3, r0
 800cda2:	bf0c      	ite	eq
 800cda4:	2200      	moveq	r2, #0
 800cda6:	f002 0201 	andne.w	r2, r2, #1
 800cdaa:	428b      	cmp	r3, r1
 800cdac:	bf0c      	ite	eq
 800cdae:	2200      	moveq	r2, #0
 800cdb0:	f002 0201 	andne.w	r2, r2, #1
 800cdb4:	b11a      	cbz	r2, 800cdbe <TIM_SlaveTimer_SetConfig+0x142>
 800cdb6:	4a6d      	ldr	r2, [pc, #436]	; (800cf6c <TIM_SlaveTimer_SetConfig+0x2f0>)
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	f040 8165 	bne.w	800d088 <TIM_SlaveTimer_SetConfig+0x40c>
  HAL_StatusTypeDef status = HAL_OK;
 800cdbe:	2000      	movs	r0, #0
}
 800cdc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cdc2:	4a67      	ldr	r2, [pc, #412]	; (800cf60 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800cdc4:	4967      	ldr	r1, [pc, #412]	; (800cf64 <TIM_SlaveTimer_SetConfig+0x2e8>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	bf18      	it	ne
 800cdca:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800cdce:	4866      	ldr	r0, [pc, #408]	; (800cf68 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800cdd0:	bf14      	ite	ne
 800cdd2:	2201      	movne	r2, #1
 800cdd4:	2200      	moveq	r2, #0
 800cdd6:	428b      	cmp	r3, r1
 800cdd8:	bf0c      	ite	eq
 800cdda:	2200      	moveq	r2, #0
 800cddc:	f002 0201 	andne.w	r2, r2, #1
 800cde0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cde4:	4283      	cmp	r3, r0
 800cde6:	bf0c      	ite	eq
 800cde8:	2200      	moveq	r2, #0
 800cdea:	f002 0201 	andne.w	r2, r2, #1
 800cdee:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800cdf2:	428b      	cmp	r3, r1
 800cdf4:	bf0c      	ite	eq
 800cdf6:	2200      	moveq	r2, #0
 800cdf8:	f002 0201 	andne.w	r2, r2, #1
 800cdfc:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800ce00:	4283      	cmp	r3, r0
 800ce02:	bf0c      	ite	eq
 800ce04:	2200      	moveq	r2, #0
 800ce06:	f002 0201 	andne.w	r2, r2, #1
 800ce0a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800ce0e:	428b      	cmp	r3, r1
 800ce10:	bf0c      	ite	eq
 800ce12:	2200      	moveq	r2, #0
 800ce14:	f002 0201 	andne.w	r2, r2, #1
 800ce18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ce1c:	4283      	cmp	r3, r0
 800ce1e:	bf0c      	ite	eq
 800ce20:	2200      	moveq	r2, #0
 800ce22:	f002 0201 	andne.w	r2, r2, #1
 800ce26:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800ce2a:	428b      	cmp	r3, r1
 800ce2c:	bf0c      	ite	eq
 800ce2e:	2200      	moveq	r2, #0
 800ce30:	f002 0201 	andne.w	r2, r2, #1
 800ce34:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800ce38:	4283      	cmp	r3, r0
 800ce3a:	bf0c      	ite	eq
 800ce3c:	2200      	moveq	r2, #0
 800ce3e:	f002 0201 	andne.w	r2, r2, #1
 800ce42:	428b      	cmp	r3, r1
 800ce44:	bf0c      	ite	eq
 800ce46:	2200      	moveq	r2, #0
 800ce48:	f002 0201 	andne.w	r2, r2, #1
 800ce4c:	b11a      	cbz	r2, 800ce56 <TIM_SlaveTimer_SetConfig+0x1da>
 800ce4e:	4a4a      	ldr	r2, [pc, #296]	; (800cf78 <TIM_SlaveTimer_SetConfig+0x2fc>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	f040 8126 	bne.w	800d0a2 <TIM_SlaveTimer_SetConfig+0x426>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ce56:	6923      	ldr	r3, [r4, #16]
 800ce58:	2b0f      	cmp	r3, #15
 800ce5a:	f200 80ea 	bhi.w	800d032 <TIM_SlaveTimer_SetConfig+0x3b6>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800ce5e:	6823      	ldr	r3, [r4, #0]
 800ce60:	2b05      	cmp	r3, #5
 800ce62:	f43f af76 	beq.w	800cd52 <TIM_SlaveTimer_SetConfig+0xd6>
      tmpccer = htim->Instance->CCER;
 800ce66:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce68:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ce6a:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800ce6c:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800ce6e:	6a19      	ldr	r1, [r3, #32]
 800ce70:	f021 0101 	bic.w	r1, r1, #1
 800ce74:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800ce76:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ce78:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ce7c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800ce80:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800ce82:	621c      	str	r4, [r3, #32]
}
 800ce84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ce86:	4a36      	ldr	r2, [pc, #216]	; (800cf60 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800ce88:	4936      	ldr	r1, [pc, #216]	; (800cf64 <TIM_SlaveTimer_SetConfig+0x2e8>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	bf18      	it	ne
 800ce8e:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ce92:	4835      	ldr	r0, [pc, #212]	; (800cf68 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800ce94:	bf14      	ite	ne
 800ce96:	2201      	movne	r2, #1
 800ce98:	2200      	moveq	r2, #0
 800ce9a:	428b      	cmp	r3, r1
 800ce9c:	bf0c      	ite	eq
 800ce9e:	2200      	moveq	r2, #0
 800cea0:	f002 0201 	andne.w	r2, r2, #1
 800cea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cea8:	4283      	cmp	r3, r0
 800ceaa:	bf0c      	ite	eq
 800ceac:	2200      	moveq	r2, #0
 800ceae:	f002 0201 	andne.w	r2, r2, #1
 800ceb2:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ceb6:	428b      	cmp	r3, r1
 800ceb8:	bf0c      	ite	eq
 800ceba:	2200      	moveq	r2, #0
 800cebc:	f002 0201 	andne.w	r2, r2, #1
 800cec0:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800cec4:	4283      	cmp	r3, r0
 800cec6:	bf0c      	ite	eq
 800cec8:	2200      	moveq	r2, #0
 800ceca:	f002 0201 	andne.w	r2, r2, #1
 800cece:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800ced2:	428b      	cmp	r3, r1
 800ced4:	bf0c      	ite	eq
 800ced6:	2200      	moveq	r2, #0
 800ced8:	f002 0201 	andne.w	r2, r2, #1
 800cedc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cee0:	4283      	cmp	r3, r0
 800cee2:	bf0c      	ite	eq
 800cee4:	2200      	moveq	r2, #0
 800cee6:	f002 0201 	andne.w	r2, r2, #1
 800ceea:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800ceee:	428b      	cmp	r3, r1
 800cef0:	bf0c      	ite	eq
 800cef2:	2200      	moveq	r2, #0
 800cef4:	f002 0201 	andne.w	r2, r2, #1
 800cef8:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800cefc:	4283      	cmp	r3, r0
 800cefe:	bf0c      	ite	eq
 800cf00:	2200      	moveq	r2, #0
 800cf02:	f002 0201 	andne.w	r2, r2, #1
 800cf06:	428b      	cmp	r3, r1
 800cf08:	bf0c      	ite	eq
 800cf0a:	2200      	moveq	r2, #0
 800cf0c:	f002 0201 	andne.w	r2, r2, #1
 800cf10:	b11a      	cbz	r2, 800cf1a <TIM_SlaveTimer_SetConfig+0x29e>
 800cf12:	4a19      	ldr	r2, [pc, #100]	; (800cf78 <TIM_SlaveTimer_SetConfig+0x2fc>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	f040 80ca 	bne.w	800d0ae <TIM_SlaveTimer_SetConfig+0x432>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800cf1a:	68a3      	ldr	r3, [r4, #8]
 800cf1c:	2b0a      	cmp	r3, #10
 800cf1e:	bf18      	it	ne
 800cf20:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800cf24:	d003      	beq.n	800cf2e <TIM_SlaveTimer_SetConfig+0x2b2>
 800cf26:	f033 0302 	bics.w	r3, r3, #2
 800cf2a:	f040 809b 	bne.w	800d064 <TIM_SlaveTimer_SetConfig+0x3e8>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800cf2e:	6926      	ldr	r6, [r4, #16]
 800cf30:	2e0f      	cmp	r6, #15
 800cf32:	f200 8084 	bhi.w	800d03e <TIM_SlaveTimer_SetConfig+0x3c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf36:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cf38:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf3a:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800cf3c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf3e:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cf40:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf44:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800cf48:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf4a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf4c:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cf4e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cf52:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800cf56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf58:	6219      	str	r1, [r3, #32]
}
 800cf5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf5c:	fffefff8 	.word	0xfffefff8
 800cf60:	40010000 	.word	0x40010000
 800cf64:	40000400 	.word	0x40000400
 800cf68:	40000800 	.word	0x40000800
 800cf6c:	40001800 	.word	0x40001800
 800cf70:	40000c00 	.word	0x40000c00
 800cf74:	40010400 	.word	0x40010400
 800cf78:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cf7c:	4a4f      	ldr	r2, [pc, #316]	; (800d0bc <TIM_SlaveTimer_SetConfig+0x440>)
 800cf7e:	4950      	ldr	r1, [pc, #320]	; (800d0c0 <TIM_SlaveTimer_SetConfig+0x444>)
 800cf80:	4293      	cmp	r3, r2
 800cf82:	bf18      	it	ne
 800cf84:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800cf88:	484e      	ldr	r0, [pc, #312]	; (800d0c4 <TIM_SlaveTimer_SetConfig+0x448>)
 800cf8a:	bf14      	ite	ne
 800cf8c:	2201      	movne	r2, #1
 800cf8e:	2200      	moveq	r2, #0
 800cf90:	428b      	cmp	r3, r1
 800cf92:	bf0c      	ite	eq
 800cf94:	2200      	moveq	r2, #0
 800cf96:	f002 0201 	andne.w	r2, r2, #1
 800cf9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cf9e:	4283      	cmp	r3, r0
 800cfa0:	bf0c      	ite	eq
 800cfa2:	2200      	moveq	r2, #0
 800cfa4:	f002 0201 	andne.w	r2, r2, #1
 800cfa8:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800cfac:	428b      	cmp	r3, r1
 800cfae:	bf0c      	ite	eq
 800cfb0:	2200      	moveq	r2, #0
 800cfb2:	f002 0201 	andne.w	r2, r2, #1
 800cfb6:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800cfba:	4283      	cmp	r3, r0
 800cfbc:	bf0c      	ite	eq
 800cfbe:	2200      	moveq	r2, #0
 800cfc0:	f002 0201 	andne.w	r2, r2, #1
 800cfc4:	428b      	cmp	r3, r1
 800cfc6:	bf0c      	ite	eq
 800cfc8:	2200      	moveq	r2, #0
 800cfca:	f002 0201 	andne.w	r2, r2, #1
 800cfce:	b112      	cbz	r2, 800cfd6 <TIM_SlaveTimer_SetConfig+0x35a>
 800cfd0:	4a3d      	ldr	r2, [pc, #244]	; (800d0c8 <TIM_SlaveTimer_SetConfig+0x44c>)
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	d15f      	bne.n	800d096 <TIM_SlaveTimer_SetConfig+0x41a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800cfd6:	68a3      	ldr	r3, [r4, #8]
 800cfd8:	2b0a      	cmp	r3, #10
 800cfda:	bf18      	it	ne
 800cfdc:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800cfe0:	d002      	beq.n	800cfe8 <TIM_SlaveTimer_SetConfig+0x36c>
 800cfe2:	f033 0302 	bics.w	r3, r3, #2
 800cfe6:	d137      	bne.n	800d058 <TIM_SlaveTimer_SetConfig+0x3dc>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800cfe8:	6925      	ldr	r5, [r4, #16]
 800cfea:	2d0f      	cmp	r5, #15
 800cfec:	d81a      	bhi.n	800d024 <TIM_SlaveTimer_SetConfig+0x3a8>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cfee:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cff0:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cff2:	68a6      	ldr	r6, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cff4:	6a1c      	ldr	r4, [r3, #32]
 800cff6:	f024 0410 	bic.w	r4, r4, #16
 800cffa:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cffc:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800cffe:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d000:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d004:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d008:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800d00c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800d010:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800d012:	621a      	str	r2, [r3, #32]
}
 800d014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d016:	f641 41e9 	movw	r1, #7401	; 0x1ce9
 800d01a:	482c      	ldr	r0, [pc, #176]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d01c:	f7f6 fdde 	bl	8003bdc <assert_failed>
 800d020:	6921      	ldr	r1, [r4, #16]
 800d022:	e686      	b.n	800cd32 <TIM_SlaveTimer_SetConfig+0xb6>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d024:	f641 511f 	movw	r1, #7455	; 0x1d1f
 800d028:	4828      	ldr	r0, [pc, #160]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d02a:	f7f6 fdd7 	bl	8003bdc <assert_failed>
 800d02e:	6925      	ldr	r5, [r4, #16]
 800d030:	e7dd      	b.n	800cfee <TIM_SlaveTimer_SetConfig+0x372>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d032:	f641 41f6 	movw	r1, #7414	; 0x1cf6
 800d036:	4825      	ldr	r0, [pc, #148]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d038:	f7f6 fdd0 	bl	8003bdc <assert_failed>
 800d03c:	e70f      	b.n	800ce5e <TIM_SlaveTimer_SetConfig+0x1e2>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d03e:	f641 5111 	movw	r1, #7441	; 0x1d11
 800d042:	4822      	ldr	r0, [pc, #136]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d044:	f7f6 fdca 	bl	8003bdc <assert_failed>
 800d048:	6926      	ldr	r6, [r4, #16]
 800d04a:	e774      	b.n	800cf36 <TIM_SlaveTimer_SetConfig+0x2ba>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800d04c:	f641 41e7 	movw	r1, #7399	; 0x1ce7
 800d050:	481e      	ldr	r0, [pc, #120]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d052:	f7f6 fdc3 	bl	8003bdc <assert_failed>
 800d056:	e65e      	b.n	800cd16 <TIM_SlaveTimer_SetConfig+0x9a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d058:	f641 511e 	movw	r1, #7454	; 0x1d1e
 800d05c:	481b      	ldr	r0, [pc, #108]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d05e:	f7f6 fdbd 	bl	8003bdc <assert_failed>
 800d062:	e7c1      	b.n	800cfe8 <TIM_SlaveTimer_SetConfig+0x36c>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d064:	f641 5110 	movw	r1, #7440	; 0x1d10
 800d068:	4818      	ldr	r0, [pc, #96]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d06a:	f7f6 fdb7 	bl	8003bdc <assert_failed>
 800d06e:	e75e      	b.n	800cf2e <TIM_SlaveTimer_SetConfig+0x2b2>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d070:	f641 41e8 	movw	r1, #7400	; 0x1ce8
 800d074:	4815      	ldr	r0, [pc, #84]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d076:	f7f6 fdb1 	bl	8003bdc <assert_failed>
 800d07a:	e656      	b.n	800cd2a <TIM_SlaveTimer_SetConfig+0xae>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d07c:	f641 41e6 	movw	r1, #7398	; 0x1ce6
 800d080:	4812      	ldr	r0, [pc, #72]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d082:	f7f6 fdab 	bl	8003bdc <assert_failed>
 800d086:	e641      	b.n	800cd0c <TIM_SlaveTimer_SetConfig+0x90>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d088:	f641 512e 	movw	r1, #7470	; 0x1d2e
 800d08c:	480f      	ldr	r0, [pc, #60]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d08e:	f7f6 fda5 	bl	8003bdc <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800d092:	2000      	movs	r0, #0
}
 800d094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d096:	f641 511d 	movw	r1, #7453	; 0x1d1d
 800d09a:	480c      	ldr	r0, [pc, #48]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d09c:	f7f6 fd9e 	bl	8003bdc <assert_failed>
 800d0a0:	e799      	b.n	800cfd6 <TIM_SlaveTimer_SetConfig+0x35a>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d0a2:	f641 41f5 	movw	r1, #7413	; 0x1cf5
 800d0a6:	4809      	ldr	r0, [pc, #36]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d0a8:	f7f6 fd98 	bl	8003bdc <assert_failed>
 800d0ac:	e6d3      	b.n	800ce56 <TIM_SlaveTimer_SetConfig+0x1da>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d0ae:	f641 510f 	movw	r1, #7439	; 0x1d0f
 800d0b2:	4806      	ldr	r0, [pc, #24]	; (800d0cc <TIM_SlaveTimer_SetConfig+0x450>)
 800d0b4:	f7f6 fd92 	bl	8003bdc <assert_failed>
 800d0b8:	e72f      	b.n	800cf1a <TIM_SlaveTimer_SetConfig+0x29e>
 800d0ba:	bf00      	nop
 800d0bc:	40010000 	.word	0x40010000
 800d0c0:	40000400 	.word	0x40000400
 800d0c4:	40000800 	.word	0x40000800
 800d0c8:	40001800 	.word	0x40001800
 800d0cc:	08028dbc 	.word	0x08028dbc

0800d0d0 <HAL_TIM_Base_Start>:
{
 800d0d0:	b570      	push	{r4, r5, r6, lr}
 800d0d2:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d0d4:	4b52      	ldr	r3, [pc, #328]	; (800d220 <HAL_TIM_Base_Start+0x150>)
 800d0d6:	4d53      	ldr	r5, [pc, #332]	; (800d224 <HAL_TIM_Base_Start+0x154>)
 800d0d8:	6822      	ldr	r2, [r4, #0]
 800d0da:	4853      	ldr	r0, [pc, #332]	; (800d228 <HAL_TIM_Base_Start+0x158>)
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	bf18      	it	ne
 800d0e0:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d0e4:	4951      	ldr	r1, [pc, #324]	; (800d22c <HAL_TIM_Base_Start+0x15c>)
 800d0e6:	4e52      	ldr	r6, [pc, #328]	; (800d230 <HAL_TIM_Base_Start+0x160>)
 800d0e8:	bf14      	ite	ne
 800d0ea:	2301      	movne	r3, #1
 800d0ec:	2300      	moveq	r3, #0
 800d0ee:	42aa      	cmp	r2, r5
 800d0f0:	bf0c      	ite	eq
 800d0f2:	2300      	moveq	r3, #0
 800d0f4:	f003 0301 	andne.w	r3, r3, #1
 800d0f8:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 800d0fc:	4282      	cmp	r2, r0
 800d0fe:	bf0c      	ite	eq
 800d100:	2300      	moveq	r3, #0
 800d102:	f003 0301 	andne.w	r3, r3, #1
 800d106:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d10a:	428a      	cmp	r2, r1
 800d10c:	bf0c      	ite	eq
 800d10e:	2300      	moveq	r3, #0
 800d110:	f003 0301 	andne.w	r3, r3, #1
 800d114:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d118:	42b2      	cmp	r2, r6
 800d11a:	bf0c      	ite	eq
 800d11c:	2300      	moveq	r3, #0
 800d11e:	f003 0301 	andne.w	r3, r3, #1
 800d122:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 800d126:	42aa      	cmp	r2, r5
 800d128:	bf0c      	ite	eq
 800d12a:	2300      	moveq	r3, #0
 800d12c:	f003 0301 	andne.w	r3, r3, #1
 800d130:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800d134:	4282      	cmp	r2, r0
 800d136:	bf0c      	ite	eq
 800d138:	2300      	moveq	r3, #0
 800d13a:	f003 0301 	andne.w	r3, r3, #1
 800d13e:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800d142:	428a      	cmp	r2, r1
 800d144:	bf0c      	ite	eq
 800d146:	2300      	moveq	r3, #0
 800d148:	f003 0301 	andne.w	r3, r3, #1
 800d14c:	f5a1 3192 	sub.w	r1, r1, #74752	; 0x12400
 800d150:	42b2      	cmp	r2, r6
 800d152:	bf0c      	ite	eq
 800d154:	2300      	moveq	r3, #0
 800d156:	f003 0301 	andne.w	r3, r3, #1
 800d15a:	42aa      	cmp	r2, r5
 800d15c:	bf0c      	ite	eq
 800d15e:	2300      	moveq	r3, #0
 800d160:	f003 0301 	andne.w	r3, r3, #1
 800d164:	4282      	cmp	r2, r0
 800d166:	bf0c      	ite	eq
 800d168:	2300      	moveq	r3, #0
 800d16a:	f003 0301 	andne.w	r3, r3, #1
 800d16e:	428a      	cmp	r2, r1
 800d170:	bf0c      	ite	eq
 800d172:	2300      	moveq	r3, #0
 800d174:	f003 0301 	andne.w	r3, r3, #1
 800d178:	b113      	cbz	r3, 800d180 <HAL_TIM_Base_Start+0xb0>
 800d17a:	4b2e      	ldr	r3, [pc, #184]	; (800d234 <HAL_TIM_Base_Start+0x164>)
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d144      	bne.n	800d20a <HAL_TIM_Base_Start+0x13a>
  if (htim->State != HAL_TIM_STATE_READY)
 800d180:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800d184:	2b01      	cmp	r3, #1
 800d186:	d13c      	bne.n	800d202 <HAL_TIM_Base_Start+0x132>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d188:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d18a:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d18c:	4b24      	ldr	r3, [pc, #144]	; (800d220 <HAL_TIM_Base_Start+0x150>)
 800d18e:	4825      	ldr	r0, [pc, #148]	; (800d224 <HAL_TIM_Base_Start+0x154>)
 800d190:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d194:	bf18      	it	ne
 800d196:	429a      	cmpne	r2, r3
 800d198:	4923      	ldr	r1, [pc, #140]	; (800d228 <HAL_TIM_Base_Start+0x158>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d19a:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d19e:	bf0c      	ite	eq
 800d1a0:	2301      	moveq	r3, #1
 800d1a2:	2300      	movne	r3, #0
 800d1a4:	4c21      	ldr	r4, [pc, #132]	; (800d22c <HAL_TIM_Base_Start+0x15c>)
 800d1a6:	4282      	cmp	r2, r0
 800d1a8:	bf08      	it	eq
 800d1aa:	f043 0301 	orreq.w	r3, r3, #1
 800d1ae:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800d1b2:	428a      	cmp	r2, r1
 800d1b4:	bf08      	it	eq
 800d1b6:	f043 0301 	orreq.w	r3, r3, #1
 800d1ba:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800d1be:	42a2      	cmp	r2, r4
 800d1c0:	bf08      	it	eq
 800d1c2:	f043 0301 	orreq.w	r3, r3, #1
 800d1c6:	4282      	cmp	r2, r0
 800d1c8:	bf08      	it	eq
 800d1ca:	f043 0301 	orreq.w	r3, r3, #1
 800d1ce:	428a      	cmp	r2, r1
 800d1d0:	bf08      	it	eq
 800d1d2:	f043 0301 	orreq.w	r3, r3, #1
 800d1d6:	b933      	cbnz	r3, 800d1e6 <HAL_TIM_Base_Start+0x116>
 800d1d8:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800d1dc:	1a10      	subs	r0, r2, r0
 800d1de:	fab0 f080 	clz	r0, r0
 800d1e2:	0940      	lsrs	r0, r0, #5
 800d1e4:	b1b8      	cbz	r0, 800d216 <HAL_TIM_Base_Start+0x146>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1e6:	6891      	ldr	r1, [r2, #8]
 800d1e8:	4b13      	ldr	r3, [pc, #76]	; (800d238 <HAL_TIM_Base_Start+0x168>)
 800d1ea:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1ec:	2b06      	cmp	r3, #6
 800d1ee:	d00a      	beq.n	800d206 <HAL_TIM_Base_Start+0x136>
 800d1f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d1f4:	d007      	beq.n	800d206 <HAL_TIM_Base_Start+0x136>
      __HAL_TIM_ENABLE(htim);
 800d1f6:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d1f8:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800d1fa:	f043 0301 	orr.w	r3, r3, #1
 800d1fe:	6013      	str	r3, [r2, #0]
}
 800d200:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800d202:	2001      	movs	r0, #1
}
 800d204:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800d206:	2000      	movs	r0, #0
}
 800d208:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d20a:	f240 1197 	movw	r1, #407	; 0x197
 800d20e:	480b      	ldr	r0, [pc, #44]	; (800d23c <HAL_TIM_Base_Start+0x16c>)
 800d210:	f7f6 fce4 	bl	8003bdc <assert_failed>
 800d214:	e7b4      	b.n	800d180 <HAL_TIM_Base_Start+0xb0>
    __HAL_TIM_ENABLE(htim);
 800d216:	6813      	ldr	r3, [r2, #0]
 800d218:	f043 0301 	orr.w	r3, r3, #1
 800d21c:	6013      	str	r3, [r2, #0]
}
 800d21e:	bd70      	pop	{r4, r5, r6, pc}
 800d220:	40010000 	.word	0x40010000
 800d224:	40000400 	.word	0x40000400
 800d228:	40000800 	.word	0x40000800
 800d22c:	40000c00 	.word	0x40000c00
 800d230:	40001000 	.word	0x40001000
 800d234:	40002000 	.word	0x40002000
 800d238:	00010007 	.word	0x00010007
 800d23c:	08028dbc 	.word	0x08028dbc

0800d240 <HAL_TIM_Base_Start_IT>:
{
 800d240:	b570      	push	{r4, r5, r6, lr}
 800d242:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d244:	4b54      	ldr	r3, [pc, #336]	; (800d398 <HAL_TIM_Base_Start_IT+0x158>)
 800d246:	4d55      	ldr	r5, [pc, #340]	; (800d39c <HAL_TIM_Base_Start_IT+0x15c>)
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	4855      	ldr	r0, [pc, #340]	; (800d3a0 <HAL_TIM_Base_Start_IT+0x160>)
 800d24c:	429a      	cmp	r2, r3
 800d24e:	bf18      	it	ne
 800d250:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d254:	4953      	ldr	r1, [pc, #332]	; (800d3a4 <HAL_TIM_Base_Start_IT+0x164>)
 800d256:	4e54      	ldr	r6, [pc, #336]	; (800d3a8 <HAL_TIM_Base_Start_IT+0x168>)
 800d258:	bf14      	ite	ne
 800d25a:	2301      	movne	r3, #1
 800d25c:	2300      	moveq	r3, #0
 800d25e:	42aa      	cmp	r2, r5
 800d260:	bf0c      	ite	eq
 800d262:	2300      	moveq	r3, #0
 800d264:	f003 0301 	andne.w	r3, r3, #1
 800d268:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 800d26c:	4282      	cmp	r2, r0
 800d26e:	bf0c      	ite	eq
 800d270:	2300      	moveq	r3, #0
 800d272:	f003 0301 	andne.w	r3, r3, #1
 800d276:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d27a:	428a      	cmp	r2, r1
 800d27c:	bf0c      	ite	eq
 800d27e:	2300      	moveq	r3, #0
 800d280:	f003 0301 	andne.w	r3, r3, #1
 800d284:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d288:	42b2      	cmp	r2, r6
 800d28a:	bf0c      	ite	eq
 800d28c:	2300      	moveq	r3, #0
 800d28e:	f003 0301 	andne.w	r3, r3, #1
 800d292:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 800d296:	42aa      	cmp	r2, r5
 800d298:	bf0c      	ite	eq
 800d29a:	2300      	moveq	r3, #0
 800d29c:	f003 0301 	andne.w	r3, r3, #1
 800d2a0:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800d2a4:	4282      	cmp	r2, r0
 800d2a6:	bf0c      	ite	eq
 800d2a8:	2300      	moveq	r3, #0
 800d2aa:	f003 0301 	andne.w	r3, r3, #1
 800d2ae:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800d2b2:	428a      	cmp	r2, r1
 800d2b4:	bf0c      	ite	eq
 800d2b6:	2300      	moveq	r3, #0
 800d2b8:	f003 0301 	andne.w	r3, r3, #1
 800d2bc:	f5a1 3192 	sub.w	r1, r1, #74752	; 0x12400
 800d2c0:	42b2      	cmp	r2, r6
 800d2c2:	bf0c      	ite	eq
 800d2c4:	2300      	moveq	r3, #0
 800d2c6:	f003 0301 	andne.w	r3, r3, #1
 800d2ca:	42aa      	cmp	r2, r5
 800d2cc:	bf0c      	ite	eq
 800d2ce:	2300      	moveq	r3, #0
 800d2d0:	f003 0301 	andne.w	r3, r3, #1
 800d2d4:	4282      	cmp	r2, r0
 800d2d6:	bf0c      	ite	eq
 800d2d8:	2300      	moveq	r3, #0
 800d2da:	f003 0301 	andne.w	r3, r3, #1
 800d2de:	428a      	cmp	r2, r1
 800d2e0:	bf0c      	ite	eq
 800d2e2:	2300      	moveq	r3, #0
 800d2e4:	f003 0301 	andne.w	r3, r3, #1
 800d2e8:	b113      	cbz	r3, 800d2f0 <HAL_TIM_Base_Start_IT+0xb0>
 800d2ea:	4b30      	ldr	r3, [pc, #192]	; (800d3ac <HAL_TIM_Base_Start_IT+0x16c>)
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d147      	bne.n	800d380 <HAL_TIM_Base_Start_IT+0x140>
  if (htim->State != HAL_TIM_STATE_READY)
 800d2f0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800d2f4:	2b01      	cmp	r3, #1
 800d2f6:	d13f      	bne.n	800d378 <HAL_TIM_Base_Start_IT+0x138>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d2f8:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d2fa:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2fc:	4b26      	ldr	r3, [pc, #152]	; (800d398 <HAL_TIM_Base_Start_IT+0x158>)
 800d2fe:	4827      	ldr	r0, [pc, #156]	; (800d39c <HAL_TIM_Base_Start_IT+0x15c>)
 800d300:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d304:	bf18      	it	ne
 800d306:	429a      	cmpne	r2, r3
 800d308:	4925      	ldr	r1, [pc, #148]	; (800d3a0 <HAL_TIM_Base_Start_IT+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d30a:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d30e:	bf0c      	ite	eq
 800d310:	2301      	moveq	r3, #1
 800d312:	2300      	movne	r3, #0
 800d314:	4d23      	ldr	r5, [pc, #140]	; (800d3a4 <HAL_TIM_Base_Start_IT+0x164>)
 800d316:	4282      	cmp	r2, r0
 800d318:	bf08      	it	eq
 800d31a:	f043 0301 	orreq.w	r3, r3, #1
 800d31e:	4c24      	ldr	r4, [pc, #144]	; (800d3b0 <HAL_TIM_Base_Start_IT+0x170>)
 800d320:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800d324:	428a      	cmp	r2, r1
 800d326:	bf08      	it	eq
 800d328:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d32c:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d32e:	42aa      	cmp	r2, r5
 800d330:	bf08      	it	eq
 800d332:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d336:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d33a:	42a2      	cmp	r2, r4
 800d33c:	bf08      	it	eq
 800d33e:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d342:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d344:	4282      	cmp	r2, r0
 800d346:	bf08      	it	eq
 800d348:	f043 0301 	orreq.w	r3, r3, #1
 800d34c:	b933      	cbnz	r3, 800d35c <HAL_TIM_Base_Start_IT+0x11c>
 800d34e:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800d352:	1a10      	subs	r0, r2, r0
 800d354:	fab0 f080 	clz	r0, r0
 800d358:	0940      	lsrs	r0, r0, #5
 800d35a:	b1b8      	cbz	r0, 800d38c <HAL_TIM_Base_Start_IT+0x14c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d35c:	6891      	ldr	r1, [r2, #8]
 800d35e:	4b15      	ldr	r3, [pc, #84]	; (800d3b4 <HAL_TIM_Base_Start_IT+0x174>)
 800d360:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d362:	2b06      	cmp	r3, #6
 800d364:	d00a      	beq.n	800d37c <HAL_TIM_Base_Start_IT+0x13c>
 800d366:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d36a:	d007      	beq.n	800d37c <HAL_TIM_Base_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 800d36c:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d36e:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800d370:	f043 0301 	orr.w	r3, r3, #1
 800d374:	6013      	str	r3, [r2, #0]
}
 800d376:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800d378:	2001      	movs	r0, #1
}
 800d37a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800d37c:	2000      	movs	r0, #0
}
 800d37e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d380:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 800d384:	480c      	ldr	r0, [pc, #48]	; (800d3b8 <HAL_TIM_Base_Start_IT+0x178>)
 800d386:	f7f6 fc29 	bl	8003bdc <assert_failed>
 800d38a:	e7b1      	b.n	800d2f0 <HAL_TIM_Base_Start_IT+0xb0>
    __HAL_TIM_ENABLE(htim);
 800d38c:	6813      	ldr	r3, [r2, #0]
 800d38e:	f043 0301 	orr.w	r3, r3, #1
 800d392:	6013      	str	r3, [r2, #0]
}
 800d394:	bd70      	pop	{r4, r5, r6, pc}
 800d396:	bf00      	nop
 800d398:	40010000 	.word	0x40010000
 800d39c:	40000400 	.word	0x40000400
 800d3a0:	40000800 	.word	0x40000800
 800d3a4:	40000c00 	.word	0x40000c00
 800d3a8:	40001000 	.word	0x40001000
 800d3ac:	40002000 	.word	0x40002000
 800d3b0:	40010400 	.word	0x40010400
 800d3b4:	00010007 	.word	0x00010007
 800d3b8:	08028dbc 	.word	0x08028dbc

0800d3bc <HAL_TIM_OC_MspInit>:
 800d3bc:	4770      	bx	lr
 800d3be:	bf00      	nop

0800d3c0 <HAL_TIM_PWM_MspInit>:
 800d3c0:	4770      	bx	lr
 800d3c2:	bf00      	nop

0800d3c4 <HAL_TIM_IC_MspInit>:
 800d3c4:	4770      	bx	lr
 800d3c6:	bf00      	nop

0800d3c8 <HAL_TIM_ConfigClockSource>:
{
 800d3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800d3ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	f000 8150 	beq.w	800d674 <HAL_TIM_ConfigClockSource+0x2ac>
 800d3d4:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d3d6:	2302      	movs	r3, #2
 800d3d8:	460d      	mov	r5, r1
 800d3da:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800d3dc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d3e0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800d3e4:	680b      	ldr	r3, [r1, #0]
 800d3e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3ea:	bf18      	it	ne
 800d3ec:	f5b3 5f00 	cmpne.w	r3, #8192	; 0x2000
 800d3f0:	bf14      	ite	ne
 800d3f2:	2201      	movne	r2, #1
 800d3f4:	2200      	moveq	r2, #0
 800d3f6:	f033 0130 	bics.w	r1, r3, #48	; 0x30
 800d3fa:	bf08      	it	eq
 800d3fc:	2200      	moveq	r2, #0
 800d3fe:	b112      	cbz	r2, 800d406 <HAL_TIM_ConfigClockSource+0x3e>
 800d400:	2940      	cmp	r1, #64	; 0x40
 800d402:	f040 824a 	bne.w	800d89a <HAL_TIM_ConfigClockSource+0x4d2>
  tmpsmcr = htim->Instance->SMCR;
 800d406:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800d408:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d40a:	499b      	ldr	r1, [pc, #620]	; (800d678 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 800d40c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d40e:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800d412:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800d414:	f000 813c 	beq.w	800d690 <HAL_TIM_ConfigClockSource+0x2c8>
 800d418:	d854      	bhi.n	800d4c4 <HAL_TIM_ConfigClockSource+0xfc>
 800d41a:	2b40      	cmp	r3, #64	; 0x40
 800d41c:	f000 81d9 	beq.w	800d7d2 <HAL_TIM_ConfigClockSource+0x40a>
 800d420:	f240 80a6 	bls.w	800d570 <HAL_TIM_ConfigClockSource+0x1a8>
 800d424:	2b50      	cmp	r3, #80	; 0x50
 800d426:	f040 809b 	bne.w	800d560 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d42a:	4b94      	ldr	r3, [pc, #592]	; (800d67c <HAL_TIM_ConfigClockSource+0x2b4>)
 800d42c:	4994      	ldr	r1, [pc, #592]	; (800d680 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d42e:	429a      	cmp	r2, r3
 800d430:	bf18      	it	ne
 800d432:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d436:	4893      	ldr	r0, [pc, #588]	; (800d684 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d438:	bf14      	ite	ne
 800d43a:	2301      	movne	r3, #1
 800d43c:	2300      	moveq	r3, #0
 800d43e:	428a      	cmp	r2, r1
 800d440:	bf0c      	ite	eq
 800d442:	2300      	moveq	r3, #0
 800d444:	f003 0301 	andne.w	r3, r3, #1
 800d448:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d44c:	4282      	cmp	r2, r0
 800d44e:	bf0c      	ite	eq
 800d450:	2300      	moveq	r3, #0
 800d452:	f003 0301 	andne.w	r3, r3, #1
 800d456:	428a      	cmp	r2, r1
 800d458:	bf0c      	ite	eq
 800d45a:	2300      	moveq	r3, #0
 800d45c:	f003 0301 	andne.w	r3, r3, #1
 800d460:	b11b      	cbz	r3, 800d46a <HAL_TIM_ConfigClockSource+0xa2>
 800d462:	4b89      	ldr	r3, [pc, #548]	; (800d688 <HAL_TIM_ConfigClockSource+0x2c0>)
 800d464:	429a      	cmp	r2, r3
 800d466:	f040 8212 	bne.w	800d88e <HAL_TIM_ConfigClockSource+0x4c6>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d46a:	686b      	ldr	r3, [r5, #4]
 800d46c:	2b0a      	cmp	r3, #10
 800d46e:	bf18      	it	ne
 800d470:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d474:	d003      	beq.n	800d47e <HAL_TIM_ConfigClockSource+0xb6>
 800d476:	f033 0302 	bics.w	r3, r3, #2
 800d47a:	f040 8256 	bne.w	800d92a <HAL_TIM_ConfigClockSource+0x562>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d47e:	68ef      	ldr	r7, [r5, #12]
 800d480:	2f0f      	cmp	r7, #15
 800d482:	f200 8226 	bhi.w	800d8d2 <HAL_TIM_ConfigClockSource+0x50a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d486:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d488:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d48a:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800d48c:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d48e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d490:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d494:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800d498:	4331      	orrs	r1, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d49a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d49c:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d49e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4a2:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d4a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d4a8:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800d4aa:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d4ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d4b0:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800d4b4:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800d4b6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800d4b8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d4ba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d4be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800d4c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d4c8:	f000 812a 	beq.w	800d720 <HAL_TIM_ConfigClockSource+0x358>
 800d4cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d4d0:	d17c      	bne.n	800d5cc <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800d4d2:	4b6a      	ldr	r3, [pc, #424]	; (800d67c <HAL_TIM_ConfigClockSource+0x2b4>)
 800d4d4:	496a      	ldr	r1, [pc, #424]	; (800d680 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	bf18      	it	ne
 800d4da:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d4de:	4869      	ldr	r0, [pc, #420]	; (800d684 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d4e0:	bf14      	ite	ne
 800d4e2:	2301      	movne	r3, #1
 800d4e4:	2300      	moveq	r3, #0
 800d4e6:	428a      	cmp	r2, r1
 800d4e8:	bf0c      	ite	eq
 800d4ea:	2300      	moveq	r3, #0
 800d4ec:	f003 0301 	andne.w	r3, r3, #1
 800d4f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d4f4:	4282      	cmp	r2, r0
 800d4f6:	bf0c      	ite	eq
 800d4f8:	2300      	moveq	r3, #0
 800d4fa:	f003 0301 	andne.w	r3, r3, #1
 800d4fe:	428a      	cmp	r2, r1
 800d500:	bf0c      	ite	eq
 800d502:	2300      	moveq	r3, #0
 800d504:	f003 0301 	andne.w	r3, r3, #1
 800d508:	b11b      	cbz	r3, 800d512 <HAL_TIM_ConfigClockSource+0x14a>
 800d50a:	4b5f      	ldr	r3, [pc, #380]	; (800d688 <HAL_TIM_ConfigClockSource+0x2c0>)
 800d50c:	429a      	cmp	r2, r3
 800d50e:	f040 81b0 	bne.w	800d872 <HAL_TIM_ConfigClockSource+0x4aa>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d512:	68ab      	ldr	r3, [r5, #8]
 800d514:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800d518:	f040 81e9 	bne.w	800d8ee <HAL_TIM_ConfigClockSource+0x526>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d51c:	686b      	ldr	r3, [r5, #4]
 800d51e:	2b0a      	cmp	r3, #10
 800d520:	bf18      	it	ne
 800d522:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d526:	d003      	beq.n	800d530 <HAL_TIM_ConfigClockSource+0x168>
 800d528:	f033 0302 	bics.w	r3, r3, #2
 800d52c:	f040 8203 	bne.w	800d936 <HAL_TIM_ConfigClockSource+0x56e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d530:	68ee      	ldr	r6, [r5, #12]
 800d532:	2e0f      	cmp	r6, #15
 800d534:	f200 81c6 	bhi.w	800d8c4 <HAL_TIM_ConfigClockSource+0x4fc>
      TIM_ETR_SetConfig(htim->Instance,
 800d538:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d53a:	2000      	movs	r0, #0
 800d53c:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800d53e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d540:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d542:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800d546:	432b      	orrs	r3, r5
 800d548:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d54a:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800d54e:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d550:	6893      	ldr	r3, [r2, #8]
 800d552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d556:	6093      	str	r3, [r2, #8]
      break;
 800d558:	e003      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
  switch (sClockSourceConfig->ClockSource)
 800d55a:	f033 0110 	bics.w	r1, r3, #16
 800d55e:	d00c      	beq.n	800d57a <HAL_TIM_ConfigClockSource+0x1b2>
 800d560:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800d562:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800d564:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d566:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d56a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d56e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800d570:	2b20      	cmp	r3, #32
 800d572:	d002      	beq.n	800d57a <HAL_TIM_ConfigClockSource+0x1b2>
 800d574:	d9f1      	bls.n	800d55a <HAL_TIM_ConfigClockSource+0x192>
 800d576:	2b30      	cmp	r3, #48	; 0x30
 800d578:	d1f2      	bne.n	800d560 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800d57a:	4940      	ldr	r1, [pc, #256]	; (800d67c <HAL_TIM_ConfigClockSource+0x2b4>)
 800d57c:	4840      	ldr	r0, [pc, #256]	; (800d680 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d57e:	428a      	cmp	r2, r1
 800d580:	bf18      	it	ne
 800d582:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d586:	4e3f      	ldr	r6, [pc, #252]	; (800d684 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d588:	bf14      	ite	ne
 800d58a:	2101      	movne	r1, #1
 800d58c:	2100      	moveq	r1, #0
 800d58e:	4282      	cmp	r2, r0
 800d590:	bf0c      	ite	eq
 800d592:	2100      	moveq	r1, #0
 800d594:	f001 0101 	andne.w	r1, r1, #1
 800d598:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800d59c:	42b2      	cmp	r2, r6
 800d59e:	bf0c      	ite	eq
 800d5a0:	2100      	moveq	r1, #0
 800d5a2:	f001 0101 	andne.w	r1, r1, #1
 800d5a6:	4282      	cmp	r2, r0
 800d5a8:	bf0c      	ite	eq
 800d5aa:	2100      	moveq	r1, #0
 800d5ac:	f001 0101 	andne.w	r1, r1, #1
 800d5b0:	b119      	cbz	r1, 800d5ba <HAL_TIM_ConfigClockSource+0x1f2>
 800d5b2:	4935      	ldr	r1, [pc, #212]	; (800d688 <HAL_TIM_ConfigClockSource+0x2c0>)
 800d5b4:	428a      	cmp	r2, r1
 800d5b6:	f040 8162 	bne.w	800d87e <HAL_TIM_ConfigClockSource+0x4b6>
  tmpsmcr = TIMx->SMCR;
 800d5ba:	6891      	ldr	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800d5bc:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 800d5be:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d5c2:	430b      	orrs	r3, r1
 800d5c4:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800d5c8:	6093      	str	r3, [r2, #8]
}
 800d5ca:	e7ca      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
  switch (sClockSourceConfig->ClockSource)
 800d5cc:	2b70      	cmp	r3, #112	; 0x70
 800d5ce:	d1c7      	bne.n	800d560 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d5d0:	4b2a      	ldr	r3, [pc, #168]	; (800d67c <HAL_TIM_ConfigClockSource+0x2b4>)
 800d5d2:	492b      	ldr	r1, [pc, #172]	; (800d680 <HAL_TIM_ConfigClockSource+0x2b8>)
 800d5d4:	429a      	cmp	r2, r3
 800d5d6:	bf18      	it	ne
 800d5d8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d5dc:	4829      	ldr	r0, [pc, #164]	; (800d684 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d5de:	bf14      	ite	ne
 800d5e0:	2301      	movne	r3, #1
 800d5e2:	2300      	moveq	r3, #0
 800d5e4:	428a      	cmp	r2, r1
 800d5e6:	bf0c      	ite	eq
 800d5e8:	2300      	moveq	r3, #0
 800d5ea:	f003 0301 	andne.w	r3, r3, #1
 800d5ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d5f2:	4282      	cmp	r2, r0
 800d5f4:	bf0c      	ite	eq
 800d5f6:	2300      	moveq	r3, #0
 800d5f8:	f003 0301 	andne.w	r3, r3, #1
 800d5fc:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d600:	428a      	cmp	r2, r1
 800d602:	bf0c      	ite	eq
 800d604:	2300      	moveq	r3, #0
 800d606:	f003 0301 	andne.w	r3, r3, #1
 800d60a:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d60e:	4282      	cmp	r2, r0
 800d610:	bf0c      	ite	eq
 800d612:	2300      	moveq	r3, #0
 800d614:	f003 0301 	andne.w	r3, r3, #1
 800d618:	428a      	cmp	r2, r1
 800d61a:	bf0c      	ite	eq
 800d61c:	2300      	moveq	r3, #0
 800d61e:	f003 0301 	andne.w	r3, r3, #1
 800d622:	b11b      	cbz	r3, 800d62c <HAL_TIM_ConfigClockSource+0x264>
 800d624:	4b19      	ldr	r3, [pc, #100]	; (800d68c <HAL_TIM_ConfigClockSource+0x2c4>)
 800d626:	429a      	cmp	r2, r3
 800d628:	f040 818b 	bne.w	800d942 <HAL_TIM_ConfigClockSource+0x57a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d62c:	68ab      	ldr	r3, [r5, #8]
 800d62e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800d632:	f040 8162 	bne.w	800d8fa <HAL_TIM_ConfigClockSource+0x532>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d636:	686b      	ldr	r3, [r5, #4]
 800d638:	2b0a      	cmp	r3, #10
 800d63a:	bf18      	it	ne
 800d63c:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d640:	d003      	beq.n	800d64a <HAL_TIM_ConfigClockSource+0x282>
 800d642:	f033 0302 	bics.w	r3, r3, #2
 800d646:	f040 815e 	bne.w	800d906 <HAL_TIM_ConfigClockSource+0x53e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d64a:	68ee      	ldr	r6, [r5, #12]
 800d64c:	2e0f      	cmp	r6, #15
 800d64e:	f200 8147 	bhi.w	800d8e0 <HAL_TIM_ConfigClockSource+0x518>
      TIM_ETR_SetConfig(htim->Instance,
 800d652:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d654:	2000      	movs	r0, #0
 800d656:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800d658:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d65a:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d65c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800d660:	432b      	orrs	r3, r5
 800d662:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d664:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800d668:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800d66a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d66c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800d670:	6093      	str	r3, [r2, #8]
      break;
 800d672:	e776      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
  __HAL_LOCK(htim);
 800d674:	2002      	movs	r0, #2
}
 800d676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d678:	fffe0088 	.word	0xfffe0088
 800d67c:	40010000 	.word	0x40010000
 800d680:	40000400 	.word	0x40000400
 800d684:	40000800 	.word	0x40000800
 800d688:	40010400 	.word	0x40010400
 800d68c:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d690:	4bb2      	ldr	r3, [pc, #712]	; (800d95c <HAL_TIM_ConfigClockSource+0x594>)
 800d692:	49b3      	ldr	r1, [pc, #716]	; (800d960 <HAL_TIM_ConfigClockSource+0x598>)
 800d694:	429a      	cmp	r2, r3
 800d696:	bf18      	it	ne
 800d698:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d69c:	48b1      	ldr	r0, [pc, #708]	; (800d964 <HAL_TIM_ConfigClockSource+0x59c>)
 800d69e:	bf14      	ite	ne
 800d6a0:	2301      	movne	r3, #1
 800d6a2:	2300      	moveq	r3, #0
 800d6a4:	428a      	cmp	r2, r1
 800d6a6:	bf0c      	ite	eq
 800d6a8:	2300      	moveq	r3, #0
 800d6aa:	f003 0301 	andne.w	r3, r3, #1
 800d6ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d6b2:	4282      	cmp	r2, r0
 800d6b4:	bf0c      	ite	eq
 800d6b6:	2300      	moveq	r3, #0
 800d6b8:	f003 0301 	andne.w	r3, r3, #1
 800d6bc:	428a      	cmp	r2, r1
 800d6be:	bf0c      	ite	eq
 800d6c0:	2300      	moveq	r3, #0
 800d6c2:	f003 0301 	andne.w	r3, r3, #1
 800d6c6:	b11b      	cbz	r3, 800d6d0 <HAL_TIM_ConfigClockSource+0x308>
 800d6c8:	4ba7      	ldr	r3, [pc, #668]	; (800d968 <HAL_TIM_ConfigClockSource+0x5a0>)
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	f040 80cb 	bne.w	800d866 <HAL_TIM_ConfigClockSource+0x49e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d6d0:	686b      	ldr	r3, [r5, #4]
 800d6d2:	2b0a      	cmp	r3, #10
 800d6d4:	bf18      	it	ne
 800d6d6:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d6da:	d003      	beq.n	800d6e4 <HAL_TIM_ConfigClockSource+0x31c>
 800d6dc:	f033 0302 	bics.w	r3, r3, #2
 800d6e0:	f040 811d 	bne.w	800d91e <HAL_TIM_ConfigClockSource+0x556>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d6e4:	68ee      	ldr	r6, [r5, #12]
 800d6e6:	2e0f      	cmp	r6, #15
 800d6e8:	f200 80e5 	bhi.w	800d8b6 <HAL_TIM_ConfigClockSource+0x4ee>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d6ec:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d6ee:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d6f0:	686f      	ldr	r7, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6f2:	6a1d      	ldr	r5, [r3, #32]
 800d6f4:	f025 0510 	bic.w	r5, r5, #16
 800d6f8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6fa:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800d6fc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d6fe:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d702:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d706:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800d70a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800d70e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800d710:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800d712:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d714:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d718:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800d71c:	609a      	str	r2, [r3, #8]
}
 800d71e:	e720      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d720:	4b8e      	ldr	r3, [pc, #568]	; (800d95c <HAL_TIM_ConfigClockSource+0x594>)
 800d722:	488f      	ldr	r0, [pc, #572]	; (800d960 <HAL_TIM_ConfigClockSource+0x598>)
 800d724:	429a      	cmp	r2, r3
 800d726:	bf18      	it	ne
 800d728:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d72c:	498d      	ldr	r1, [pc, #564]	; (800d964 <HAL_TIM_ConfigClockSource+0x59c>)
 800d72e:	4d8f      	ldr	r5, [pc, #572]	; (800d96c <HAL_TIM_ConfigClockSource+0x5a4>)
 800d730:	bf14      	ite	ne
 800d732:	2301      	movne	r3, #1
 800d734:	2300      	moveq	r3, #0
 800d736:	4282      	cmp	r2, r0
 800d738:	bf0c      	ite	eq
 800d73a:	2300      	moveq	r3, #0
 800d73c:	f003 0301 	andne.w	r3, r3, #1
 800d740:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800d744:	428a      	cmp	r2, r1
 800d746:	bf0c      	ite	eq
 800d748:	2300      	moveq	r3, #0
 800d74a:	f003 0301 	andne.w	r3, r3, #1
 800d74e:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800d752:	42aa      	cmp	r2, r5
 800d754:	bf0c      	ite	eq
 800d756:	2300      	moveq	r3, #0
 800d758:	f003 0301 	andne.w	r3, r3, #1
 800d75c:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800d760:	4282      	cmp	r2, r0
 800d762:	bf0c      	ite	eq
 800d764:	2300      	moveq	r3, #0
 800d766:	f003 0301 	andne.w	r3, r3, #1
 800d76a:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800d76e:	428a      	cmp	r2, r1
 800d770:	bf0c      	ite	eq
 800d772:	2300      	moveq	r3, #0
 800d774:	f003 0301 	andne.w	r3, r3, #1
 800d778:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800d77c:	42aa      	cmp	r2, r5
 800d77e:	bf0c      	ite	eq
 800d780:	2300      	moveq	r3, #0
 800d782:	f003 0301 	andne.w	r3, r3, #1
 800d786:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800d78a:	4282      	cmp	r2, r0
 800d78c:	bf0c      	ite	eq
 800d78e:	2300      	moveq	r3, #0
 800d790:	f003 0301 	andne.w	r3, r3, #1
 800d794:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800d798:	428a      	cmp	r2, r1
 800d79a:	bf0c      	ite	eq
 800d79c:	2300      	moveq	r3, #0
 800d79e:	f003 0301 	andne.w	r3, r3, #1
 800d7a2:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800d7a6:	42aa      	cmp	r2, r5
 800d7a8:	bf0c      	ite	eq
 800d7aa:	2300      	moveq	r3, #0
 800d7ac:	f003 0301 	andne.w	r3, r3, #1
 800d7b0:	4282      	cmp	r2, r0
 800d7b2:	bf0c      	ite	eq
 800d7b4:	2300      	moveq	r3, #0
 800d7b6:	f003 0301 	andne.w	r3, r3, #1
 800d7ba:	428a      	cmp	r2, r1
 800d7bc:	bf0c      	ite	eq
 800d7be:	2300      	moveq	r3, #0
 800d7c0:	f003 0301 	andne.w	r3, r3, #1
 800d7c4:	b11b      	cbz	r3, 800d7ce <HAL_TIM_ConfigClockSource+0x406>
 800d7c6:	4b6a      	ldr	r3, [pc, #424]	; (800d970 <HAL_TIM_ConfigClockSource+0x5a8>)
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	f040 80c0 	bne.w	800d94e <HAL_TIM_ConfigClockSource+0x586>
  HAL_StatusTypeDef status = HAL_OK;
 800d7ce:	2000      	movs	r0, #0
 800d7d0:	e6c7      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d7d2:	4b62      	ldr	r3, [pc, #392]	; (800d95c <HAL_TIM_ConfigClockSource+0x594>)
 800d7d4:	4962      	ldr	r1, [pc, #392]	; (800d960 <HAL_TIM_ConfigClockSource+0x598>)
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	bf18      	it	ne
 800d7da:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d7de:	4861      	ldr	r0, [pc, #388]	; (800d964 <HAL_TIM_ConfigClockSource+0x59c>)
 800d7e0:	bf14      	ite	ne
 800d7e2:	2301      	movne	r3, #1
 800d7e4:	2300      	moveq	r3, #0
 800d7e6:	428a      	cmp	r2, r1
 800d7e8:	bf0c      	ite	eq
 800d7ea:	2300      	moveq	r3, #0
 800d7ec:	f003 0301 	andne.w	r3, r3, #1
 800d7f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7f4:	4282      	cmp	r2, r0
 800d7f6:	bf0c      	ite	eq
 800d7f8:	2300      	moveq	r3, #0
 800d7fa:	f003 0301 	andne.w	r3, r3, #1
 800d7fe:	428a      	cmp	r2, r1
 800d800:	bf0c      	ite	eq
 800d802:	2300      	moveq	r3, #0
 800d804:	f003 0301 	andne.w	r3, r3, #1
 800d808:	b113      	cbz	r3, 800d810 <HAL_TIM_ConfigClockSource+0x448>
 800d80a:	4b57      	ldr	r3, [pc, #348]	; (800d968 <HAL_TIM_ConfigClockSource+0x5a0>)
 800d80c:	429a      	cmp	r2, r3
 800d80e:	d124      	bne.n	800d85a <HAL_TIM_ConfigClockSource+0x492>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d810:	686b      	ldr	r3, [r5, #4]
 800d812:	2b0a      	cmp	r3, #10
 800d814:	bf18      	it	ne
 800d816:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d81a:	d002      	beq.n	800d822 <HAL_TIM_ConfigClockSource+0x45a>
 800d81c:	f033 0302 	bics.w	r3, r3, #2
 800d820:	d177      	bne.n	800d912 <HAL_TIM_ConfigClockSource+0x54a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d822:	68ef      	ldr	r7, [r5, #12]
 800d824:	2f0f      	cmp	r7, #15
 800d826:	d83f      	bhi.n	800d8a8 <HAL_TIM_ConfigClockSource+0x4e0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d828:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d82a:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d82c:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800d82e:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d830:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d832:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d836:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800d83a:	4331      	orrs	r1, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d83c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d83e:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d840:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d844:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d848:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d84a:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800d84c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d84e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d852:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800d856:	609a      	str	r2, [r3, #8]
}
 800d858:	e683      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d85a:	f241 51a3 	movw	r1, #5539	; 0x15a3
 800d85e:	4845      	ldr	r0, [pc, #276]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d860:	f7f6 f9bc 	bl	8003bdc <assert_failed>
 800d864:	e7d4      	b.n	800d810 <HAL_TIM_ConfigClockSource+0x448>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d866:	f241 5193 	movw	r1, #5523	; 0x1593
 800d86a:	4842      	ldr	r0, [pc, #264]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d86c:	f7f6 f9b6 	bl	8003bdc <assert_failed>
 800d870:	e72e      	b.n	800d6d0 <HAL_TIM_ConfigClockSource+0x308>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800d872:	f241 516f 	movw	r1, #5487	; 0x156f
 800d876:	483f      	ldr	r0, [pc, #252]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d878:	f7f6 f9b0 	bl	8003bdc <assert_failed>
 800d87c:	e649      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x14a>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800d87e:	f241 51b6 	movw	r1, #5558	; 0x15b6
 800d882:	483c      	ldr	r0, [pc, #240]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d884:	f7f6 f9aa 	bl	8003bdc <assert_failed>
 800d888:	682b      	ldr	r3, [r5, #0]
 800d88a:	6822      	ldr	r2, [r4, #0]
 800d88c:	e695      	b.n	800d5ba <HAL_TIM_ConfigClockSource+0x1f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d88e:	f241 5183 	movw	r1, #5507	; 0x1583
 800d892:	4838      	ldr	r0, [pc, #224]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d894:	f7f6 f9a2 	bl	8003bdc <assert_failed>
 800d898:	e5e7      	b.n	800d46a <HAL_TIM_ConfigClockSource+0xa2>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800d89a:	f241 5144 	movw	r1, #5444	; 0x1544
 800d89e:	4835      	ldr	r0, [pc, #212]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8a0:	f7f6 f99c 	bl	8003bdc <assert_failed>
 800d8a4:	682b      	ldr	r3, [r5, #0]
 800d8a6:	e5ae      	b.n	800d406 <HAL_TIM_ConfigClockSource+0x3e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8a8:	f241 51a7 	movw	r1, #5543	; 0x15a7
 800d8ac:	4831      	ldr	r0, [pc, #196]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8ae:	f7f6 f995 	bl	8003bdc <assert_failed>
 800d8b2:	68ef      	ldr	r7, [r5, #12]
 800d8b4:	e7b8      	b.n	800d828 <HAL_TIM_ConfigClockSource+0x460>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8b6:	f241 5197 	movw	r1, #5527	; 0x1597
 800d8ba:	482e      	ldr	r0, [pc, #184]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8bc:	f7f6 f98e 	bl	8003bdc <assert_failed>
 800d8c0:	68ee      	ldr	r6, [r5, #12]
 800d8c2:	e713      	b.n	800d6ec <HAL_TIM_ConfigClockSource+0x324>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8c4:	f241 5174 	movw	r1, #5492	; 0x1574
 800d8c8:	482a      	ldr	r0, [pc, #168]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8ca:	f7f6 f987 	bl	8003bdc <assert_failed>
 800d8ce:	68ee      	ldr	r6, [r5, #12]
 800d8d0:	e632      	b.n	800d538 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8d2:	f241 5187 	movw	r1, #5511	; 0x1587
 800d8d6:	4827      	ldr	r0, [pc, #156]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8d8:	f7f6 f980 	bl	8003bdc <assert_failed>
 800d8dc:	68ef      	ldr	r7, [r5, #12]
 800d8de:	e5d2      	b.n	800d486 <HAL_TIM_ConfigClockSource+0xbe>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8e0:	f241 515c 	movw	r1, #5468	; 0x155c
 800d8e4:	4823      	ldr	r0, [pc, #140]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8e6:	f7f6 f979 	bl	8003bdc <assert_failed>
 800d8ea:	68ee      	ldr	r6, [r5, #12]
 800d8ec:	e6b1      	b.n	800d652 <HAL_TIM_ConfigClockSource+0x28a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d8ee:	f241 5172 	movw	r1, #5490	; 0x1572
 800d8f2:	4820      	ldr	r0, [pc, #128]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d8f4:	f7f6 f972 	bl	8003bdc <assert_failed>
 800d8f8:	e610      	b.n	800d51c <HAL_TIM_ConfigClockSource+0x154>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d8fa:	f241 515a 	movw	r1, #5466	; 0x155a
 800d8fe:	481d      	ldr	r0, [pc, #116]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d900:	f7f6 f96c 	bl	8003bdc <assert_failed>
 800d904:	e697      	b.n	800d636 <HAL_TIM_ConfigClockSource+0x26e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d906:	f241 515b 	movw	r1, #5467	; 0x155b
 800d90a:	481a      	ldr	r0, [pc, #104]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d90c:	f7f6 f966 	bl	8003bdc <assert_failed>
 800d910:	e69b      	b.n	800d64a <HAL_TIM_ConfigClockSource+0x282>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d912:	f241 51a6 	movw	r1, #5542	; 0x15a6
 800d916:	4817      	ldr	r0, [pc, #92]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d918:	f7f6 f960 	bl	8003bdc <assert_failed>
 800d91c:	e781      	b.n	800d822 <HAL_TIM_ConfigClockSource+0x45a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d91e:	f241 5196 	movw	r1, #5526	; 0x1596
 800d922:	4814      	ldr	r0, [pc, #80]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d924:	f7f6 f95a 	bl	8003bdc <assert_failed>
 800d928:	e6dc      	b.n	800d6e4 <HAL_TIM_ConfigClockSource+0x31c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d92a:	f241 5186 	movw	r1, #5510	; 0x1586
 800d92e:	4811      	ldr	r0, [pc, #68]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d930:	f7f6 f954 	bl	8003bdc <assert_failed>
 800d934:	e5a3      	b.n	800d47e <HAL_TIM_ConfigClockSource+0xb6>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d936:	f241 5173 	movw	r1, #5491	; 0x1573
 800d93a:	480e      	ldr	r0, [pc, #56]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d93c:	f7f6 f94e 	bl	8003bdc <assert_failed>
 800d940:	e5f6      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x168>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d942:	f241 5157 	movw	r1, #5463	; 0x1557
 800d946:	480b      	ldr	r0, [pc, #44]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d948:	f7f6 f948 	bl	8003bdc <assert_failed>
 800d94c:	e66e      	b.n	800d62c <HAL_TIM_ConfigClockSource+0x264>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d94e:	4809      	ldr	r0, [pc, #36]	; (800d974 <HAL_TIM_ConfigClockSource+0x5ac>)
 800d950:	f241 5150 	movw	r1, #5456	; 0x1550
 800d954:	f7f6 f942 	bl	8003bdc <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800d958:	2000      	movs	r0, #0
 800d95a:	e602      	b.n	800d562 <HAL_TIM_ConfigClockSource+0x19a>
 800d95c:	40010000 	.word	0x40010000
 800d960:	40000400 	.word	0x40000400
 800d964:	40000800 	.word	0x40000800
 800d968:	40010400 	.word	0x40010400
 800d96c:	40000c00 	.word	0x40000c00
 800d970:	40002000 	.word	0x40002000
 800d974:	08028dbc 	.word	0x08028dbc

0800d978 <HAL_TIM_SlaveConfigSynchro>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800d978:	6802      	ldr	r2, [r0, #0]
 800d97a:	f8df c100 	ldr.w	ip, [pc, #256]	; 800da7c <HAL_TIM_SlaveConfigSynchro+0x104>
{
 800d97e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800d980:	4b37      	ldr	r3, [pc, #220]	; (800da60 <HAL_TIM_SlaveConfigSynchro+0xe8>)
{
 800d982:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800d984:	4f37      	ldr	r7, [pc, #220]	; (800da64 <HAL_TIM_SlaveConfigSynchro+0xec>)
{
 800d986:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800d988:	429a      	cmp	r2, r3
 800d98a:	bf18      	it	ne
 800d98c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800d990:	4e35      	ldr	r6, [pc, #212]	; (800da68 <HAL_TIM_SlaveConfigSynchro+0xf0>)
 800d992:	4836      	ldr	r0, [pc, #216]	; (800da6c <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800d994:	bf14      	ite	ne
 800d996:	2301      	movne	r3, #1
 800d998:	2300      	moveq	r3, #0
 800d99a:	4935      	ldr	r1, [pc, #212]	; (800da70 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800d99c:	4562      	cmp	r2, ip
 800d99e:	bf0c      	ite	eq
 800d9a0:	2300      	moveq	r3, #0
 800d9a2:	f003 0301 	andne.w	r3, r3, #1
 800d9a6:	42ba      	cmp	r2, r7
 800d9a8:	bf0c      	ite	eq
 800d9aa:	2300      	moveq	r3, #0
 800d9ac:	f003 0301 	andne.w	r3, r3, #1
 800d9b0:	42b2      	cmp	r2, r6
 800d9b2:	bf0c      	ite	eq
 800d9b4:	2300      	moveq	r3, #0
 800d9b6:	f003 0301 	andne.w	r3, r3, #1
 800d9ba:	4282      	cmp	r2, r0
 800d9bc:	bf0c      	ite	eq
 800d9be:	2300      	moveq	r3, #0
 800d9c0:	f003 0301 	andne.w	r3, r3, #1
 800d9c4:	428a      	cmp	r2, r1
 800d9c6:	bf0c      	ite	eq
 800d9c8:	2300      	moveq	r3, #0
 800d9ca:	f003 0301 	andne.w	r3, r3, #1
 800d9ce:	b113      	cbz	r3, 800d9d6 <HAL_TIM_SlaveConfigSynchro+0x5e>
 800d9d0:	4b28      	ldr	r3, [pc, #160]	; (800da74 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800d9d2:	429a      	cmp	r2, r3
 800d9d4:	d138      	bne.n	800da48 <HAL_TIM_SlaveConfigSynchro+0xd0>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800d9d6:	682b      	ldr	r3, [r5, #0]
 800d9d8:	1f1a      	subs	r2, r3, #4
 800d9da:	2a03      	cmp	r2, #3
 800d9dc:	d902      	bls.n	800d9e4 <HAL_TIM_SlaveConfigSynchro+0x6c>
 800d9de:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800d9e2:	d12b      	bne.n	800da3c <HAL_TIM_SlaveConfigSynchro+0xc4>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800d9e4:	686b      	ldr	r3, [r5, #4]
 800d9e6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800d9ea:	2b40      	cmp	r3, #64	; 0x40
 800d9ec:	d000      	beq.n	800d9f0 <HAL_TIM_SlaveConfigSynchro+0x78>
 800d9ee:	bb8b      	cbnz	r3, 800da54 <HAL_TIM_SlaveConfigSynchro+0xdc>
  __HAL_LOCK(htim);
 800d9f0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d9f4:	2b01      	cmp	r3, #1
 800d9f6:	d01f      	beq.n	800da38 <HAL_TIM_SlaveConfigSynchro+0xc0>
 800d9f8:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d9fa:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800d9fc:	4629      	mov	r1, r5
 800d9fe:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800da00:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800da04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800da08:	f7ff f938 	bl	800cc7c <TIM_SlaveTimer_SetConfig>
 800da0c:	b968      	cbnz	r0, 800da2a <HAL_TIM_SlaveConfigSynchro+0xb2>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800da0e:	6823      	ldr	r3, [r4, #0]
 800da10:	68da      	ldr	r2, [r3, #12]
 800da12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800da16:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800da18:	68da      	ldr	r2, [r3, #12]
 800da1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800da1e:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800da20:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800da24:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800da28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 800da2a:	2300      	movs	r3, #0
    return HAL_ERROR;
 800da2c:	4630      	mov	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 800da2e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800da32:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800da36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800da38:	2002      	movs	r0, #2
}
 800da3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800da3c:	f241 51f7 	movw	r1, #5623	; 0x15f7
 800da40:	480d      	ldr	r0, [pc, #52]	; (800da78 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800da42:	f7f6 f8cb 	bl	8003bdc <assert_failed>
 800da46:	e7cd      	b.n	800d9e4 <HAL_TIM_SlaveConfigSynchro+0x6c>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800da48:	f241 51f6 	movw	r1, #5622	; 0x15f6
 800da4c:	480a      	ldr	r0, [pc, #40]	; (800da78 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800da4e:	f7f6 f8c5 	bl	8003bdc <assert_failed>
 800da52:	e7c0      	b.n	800d9d6 <HAL_TIM_SlaveConfigSynchro+0x5e>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800da54:	f241 51f8 	movw	r1, #5624	; 0x15f8
 800da58:	4807      	ldr	r0, [pc, #28]	; (800da78 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800da5a:	f7f6 f8bf 	bl	8003bdc <assert_failed>
 800da5e:	e7c7      	b.n	800d9f0 <HAL_TIM_SlaveConfigSynchro+0x78>
 800da60:	40010000 	.word	0x40010000
 800da64:	40000800 	.word	0x40000800
 800da68:	40000c00 	.word	0x40000c00
 800da6c:	40010400 	.word	0x40010400
 800da70:	40014000 	.word	0x40014000
 800da74:	40001800 	.word	0x40001800
 800da78:	08028dbc 	.word	0x08028dbc
 800da7c:	40000400 	.word	0x40000400

0800da80 <HAL_TIM_OC_DelayElapsedCallback>:
 800da80:	4770      	bx	lr
 800da82:	bf00      	nop

0800da84 <TIM_DMACaptureCplt>:
{
 800da84:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da86:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800da88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da8a:	4283      	cmp	r3, r0
 800da8c:	d01e      	beq.n	800dacc <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800da8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800da90:	4283      	cmp	r3, r0
 800da92:	d00b      	beq.n	800daac <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800da94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800da96:	4283      	cmp	r3, r0
 800da98:	d027      	beq.n	800daea <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800da9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da9c:	4283      	cmp	r3, r0
 800da9e:	d02f      	beq.n	800db00 <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 800daa0:	4620      	mov	r0, r4
 800daa2:	f7f4 ffe3 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800daa6:	2300      	movs	r3, #0
 800daa8:	7723      	strb	r3, [r4, #28]
}
 800daaa:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800daac:	2202      	movs	r2, #2
 800daae:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800dab0:	69db      	ldr	r3, [r3, #28]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1f4      	bne.n	800daa0 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dab6:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureCallback(htim);
 800dab8:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800daba:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dabe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  HAL_TIM_IC_CaptureCallback(htim);
 800dac2:	f7f4 ffd3 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dac6:	2300      	movs	r3, #0
 800dac8:	7723      	strb	r3, [r4, #28]
}
 800daca:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dacc:	2201      	movs	r2, #1
 800dace:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800dad0:	69db      	ldr	r3, [r3, #28]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d1e4      	bne.n	800daa0 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dad6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 800dada:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dadc:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  HAL_TIM_IC_CaptureCallback(htim);
 800dae0:	f7f4 ffc4 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dae4:	2300      	movs	r3, #0
 800dae6:	7723      	strb	r3, [r4, #28]
}
 800dae8:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800daea:	2204      	movs	r2, #4
 800daec:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800daee:	69db      	ldr	r3, [r3, #28]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d1d5      	bne.n	800daa0 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800daf4:	2301      	movs	r3, #1
 800daf6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800dafa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800dafe:	e7cf      	b.n	800daa0 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800db00:	2208      	movs	r2, #8
 800db02:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800db04:	69db      	ldr	r3, [r3, #28]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d1ca      	bne.n	800daa0 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800db0a:	2301      	movs	r3, #1
 800db0c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800db10:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 800db14:	e7c4      	b.n	800daa0 <TIM_DMACaptureCplt+0x1c>
 800db16:	bf00      	nop

0800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 800db18:	4770      	bx	lr
 800db1a:	bf00      	nop

0800db1c <TIM_DMACaptureHalfCplt>:
{
 800db1c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db1e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800db20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db22:	4283      	cmp	r3, r0
 800db24:	d016      	beq.n	800db54 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800db26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800db28:	4283      	cmp	r3, r0
 800db2a:	d00b      	beq.n	800db44 <TIM_DMACaptureHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800db2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800db2e:	4283      	cmp	r3, r0
 800db30:	d018      	beq.n	800db64 <TIM_DMACaptureHalfCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800db32:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800db34:	4283      	cmp	r3, r0
 800db36:	d01d      	beq.n	800db74 <TIM_DMACaptureHalfCplt+0x58>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db38:	4620      	mov	r0, r4
 800db3a:	f7ff ffed 	bl	800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db3e:	2300      	movs	r3, #0
 800db40:	7723      	strb	r3, [r4, #28]
}
 800db42:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db44:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db46:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db48:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db4a:	f7ff ffe5 	bl	800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db4e:	2300      	movs	r3, #0
 800db50:	7723      	strb	r3, [r4, #28]
}
 800db52:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db54:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db56:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db58:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db5a:	f7ff ffdd 	bl	800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db5e:	2300      	movs	r3, #0
 800db60:	7723      	strb	r3, [r4, #28]
}
 800db62:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800db64:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db66:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800db68:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db6a:	f7ff ffd5 	bl	800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db6e:	2300      	movs	r3, #0
 800db70:	7723      	strb	r3, [r4, #28]
}
 800db72:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800db74:	2308      	movs	r3, #8
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db76:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800db78:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800db7a:	f7ff ffcd 	bl	800db18 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db7e:	2300      	movs	r3, #0
 800db80:	7723      	strb	r3, [r4, #28]
}
 800db82:	bd10      	pop	{r4, pc}

0800db84 <HAL_TIM_PWM_PulseFinishedCallback>:
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop

0800db88 <HAL_TIM_TriggerCallback>:
 800db88:	4770      	bx	lr
 800db8a:	bf00      	nop

0800db8c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db8c:	6803      	ldr	r3, [r0, #0]
 800db8e:	691a      	ldr	r2, [r3, #16]
 800db90:	0791      	lsls	r1, r2, #30
{
 800db92:	b510      	push	{r4, lr}
 800db94:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db96:	d502      	bpl.n	800db9e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800db98:	68da      	ldr	r2, [r3, #12]
 800db9a:	0792      	lsls	r2, r2, #30
 800db9c:	d468      	bmi.n	800dc70 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800db9e:	691a      	ldr	r2, [r3, #16]
 800dba0:	0752      	lsls	r2, r2, #29
 800dba2:	d502      	bpl.n	800dbaa <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800dba4:	68da      	ldr	r2, [r3, #12]
 800dba6:	0750      	lsls	r0, r2, #29
 800dba8:	d44f      	bmi.n	800dc4a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dbaa:	691a      	ldr	r2, [r3, #16]
 800dbac:	0711      	lsls	r1, r2, #28
 800dbae:	d502      	bpl.n	800dbb6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dbb0:	68da      	ldr	r2, [r3, #12]
 800dbb2:	0712      	lsls	r2, r2, #28
 800dbb4:	d437      	bmi.n	800dc26 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dbb6:	691a      	ldr	r2, [r3, #16]
 800dbb8:	06d0      	lsls	r0, r2, #27
 800dbba:	d502      	bpl.n	800dbc2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dbbc:	68da      	ldr	r2, [r3, #12]
 800dbbe:	06d1      	lsls	r1, r2, #27
 800dbc0:	d41e      	bmi.n	800dc00 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dbc2:	691a      	ldr	r2, [r3, #16]
 800dbc4:	07d2      	lsls	r2, r2, #31
 800dbc6:	d502      	bpl.n	800dbce <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dbc8:	68da      	ldr	r2, [r3, #12]
 800dbca:	07d0      	lsls	r0, r2, #31
 800dbcc:	d469      	bmi.n	800dca2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dbce:	691a      	ldr	r2, [r3, #16]
 800dbd0:	0611      	lsls	r1, r2, #24
 800dbd2:	d502      	bpl.n	800dbda <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dbd4:	68da      	ldr	r2, [r3, #12]
 800dbd6:	0612      	lsls	r2, r2, #24
 800dbd8:	d46b      	bmi.n	800dcb2 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dbda:	691a      	ldr	r2, [r3, #16]
 800dbdc:	05d0      	lsls	r0, r2, #23
 800dbde:	d502      	bpl.n	800dbe6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dbe0:	68da      	ldr	r2, [r3, #12]
 800dbe2:	0611      	lsls	r1, r2, #24
 800dbe4:	d46d      	bmi.n	800dcc2 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dbe6:	691a      	ldr	r2, [r3, #16]
 800dbe8:	0652      	lsls	r2, r2, #25
 800dbea:	d502      	bpl.n	800dbf2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dbec:	68da      	ldr	r2, [r3, #12]
 800dbee:	0650      	lsls	r0, r2, #25
 800dbf0:	d46f      	bmi.n	800dcd2 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dbf2:	691a      	ldr	r2, [r3, #16]
 800dbf4:	0691      	lsls	r1, r2, #26
 800dbf6:	d502      	bpl.n	800dbfe <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dbf8:	68da      	ldr	r2, [r3, #12]
 800dbfa:	0692      	lsls	r2, r2, #26
 800dbfc:	d449      	bmi.n	800dc92 <HAL_TIM_IRQHandler+0x106>
}
 800dbfe:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dc00:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc04:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800dc06:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dc08:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc0a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc0c:	69db      	ldr	r3, [r3, #28]
 800dc0e:	f413 7f40 	tst.w	r3, #768	; 0x300
 800dc12:	d16f      	bne.n	800dcf4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc14:	f7ff ff34 	bl	800da80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc18:	4620      	mov	r0, r4
 800dc1a:	f7ff ffb3 	bl	800db84 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc1e:	2200      	movs	r2, #0
 800dc20:	6823      	ldr	r3, [r4, #0]
 800dc22:	7722      	strb	r2, [r4, #28]
 800dc24:	e7cd      	b.n	800dbc2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc26:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc2a:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800dc2c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc2e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc30:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc32:	69db      	ldr	r3, [r3, #28]
 800dc34:	079b      	lsls	r3, r3, #30
 800dc36:	d15a      	bne.n	800dcee <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc38:	f7ff ff22 	bl	800da80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f7ff ffa1 	bl	800db84 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc42:	2200      	movs	r2, #0
 800dc44:	6823      	ldr	r3, [r4, #0]
 800dc46:	7722      	strb	r2, [r4, #28]
 800dc48:	e7b5      	b.n	800dbb6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dc4a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc4e:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800dc50:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dc52:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc54:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dc56:	699b      	ldr	r3, [r3, #24]
 800dc58:	f413 7f40 	tst.w	r3, #768	; 0x300
 800dc5c:	d144      	bne.n	800dce8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc5e:	f7ff ff0f 	bl	800da80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc62:	4620      	mov	r0, r4
 800dc64:	f7ff ff8e 	bl	800db84 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc68:	2200      	movs	r2, #0
 800dc6a:	6823      	ldr	r3, [r4, #0]
 800dc6c:	7722      	strb	r2, [r4, #28]
 800dc6e:	e79c      	b.n	800dbaa <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dc70:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc74:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dc76:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc78:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dc7a:	699b      	ldr	r3, [r3, #24]
 800dc7c:	0799      	lsls	r1, r3, #30
 800dc7e:	d130      	bne.n	800dce2 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc80:	f7ff fefe 	bl	800da80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc84:	4620      	mov	r0, r4
 800dc86:	f7ff ff7d 	bl	800db84 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	6823      	ldr	r3, [r4, #0]
 800dc8e:	7722      	strb	r2, [r4, #28]
 800dc90:	e785      	b.n	800db9e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dc92:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800dc96:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dc98:	611a      	str	r2, [r3, #16]
}
 800dc9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800dc9e:	f001 be4b 	b.w	800f938 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dca2:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800dca6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dca8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800dcaa:	f7f4 ff2f 	bl	8002b0c <HAL_TIM_PeriodElapsedCallback>
 800dcae:	6823      	ldr	r3, [r4, #0]
 800dcb0:	e78d      	b.n	800dbce <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dcb2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800dcb6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dcb8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800dcba:	f001 fe3f 	bl	800f93c <HAL_TIMEx_BreakCallback>
 800dcbe:	6823      	ldr	r3, [r4, #0]
 800dcc0:	e78b      	b.n	800dbda <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800dcc6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcc8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800dcca:	f001 fe39 	bl	800f940 <HAL_TIMEx_Break2Callback>
 800dcce:	6823      	ldr	r3, [r4, #0]
 800dcd0:	e789      	b.n	800dbe6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dcd2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800dcd6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dcd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800dcda:	f7ff ff55 	bl	800db88 <HAL_TIM_TriggerCallback>
 800dcde:	6823      	ldr	r3, [r4, #0]
 800dce0:	e787      	b.n	800dbf2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800dce2:	f7f4 fec3 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 800dce6:	e7d0      	b.n	800dc8a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800dce8:	f7f4 fec0 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 800dcec:	e7bc      	b.n	800dc68 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800dcee:	f7f4 febd 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 800dcf2:	e7a6      	b.n	800dc42 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800dcf4:	f7f4 feba 	bl	8002a6c <HAL_TIM_IC_CaptureCallback>
 800dcf8:	e791      	b.n	800dc1e <HAL_TIM_IRQHandler+0x92>
 800dcfa:	bf00      	nop

0800dcfc <HAL_TIM_ErrorCallback>:
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop

0800dd00 <TIM_DMAError>:
{
 800dd00:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dd02:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800dd04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd06:	4283      	cmp	r3, r0
 800dd08:	d01c      	beq.n	800dd44 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800dd0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800dd0c:	4283      	cmp	r3, r0
 800dd0e:	d00e      	beq.n	800dd2e <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800dd10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800dd12:	4283      	cmp	r3, r0
 800dd14:	d020      	beq.n	800dd58 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800dd16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800dd18:	4283      	cmp	r3, r0
 800dd1a:	d028      	beq.n	800dd6e <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 800dd1c:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 800dd1e:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 800dd20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800dd24:	f7ff ffea 	bl	800dcfc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	7723      	strb	r3, [r4, #28]
}
 800dd2c:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dd2e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd30:	2202      	movs	r2, #2
  HAL_TIM_ErrorCallback(htim);
 800dd32:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dd34:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd38:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800dd3a:	f7ff ffdf 	bl	800dcfc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	7723      	strb	r3, [r4, #28]
}
 800dd42:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dd44:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 800dd46:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dd48:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dd4a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 800dd4e:	f7ff ffd5 	bl	800dcfc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd52:	2300      	movs	r3, #0
 800dd54:	7723      	strb	r3, [r4, #28]
}
 800dd56:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800dd58:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dd5a:	2204      	movs	r2, #4
  HAL_TIM_ErrorCallback(htim);
 800dd5c:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800dd5e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dd62:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800dd64:	f7ff ffca 	bl	800dcfc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	7723      	strb	r3, [r4, #28]
}
 800dd6c:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800dd6e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dd70:	2208      	movs	r2, #8
  HAL_TIM_ErrorCallback(htim);
 800dd72:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800dd74:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dd78:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800dd7a:	f7ff ffbf 	bl	800dcfc <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	7723      	strb	r3, [r4, #28]
}
 800dd82:	bd10      	pop	{r4, pc}

0800dd84 <TIM_Base_SetConfig>:
{
 800dd84:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dd86:	4c38      	ldr	r4, [pc, #224]	; (800de68 <TIM_Base_SetConfig+0xe4>)
 800dd88:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 800dd8c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dd8e:	eba0 0404 	sub.w	r4, r0, r4
 800dd92:	fab4 f484 	clz	r4, r4
 800dd96:	ea4f 1454 	mov.w	r4, r4, lsr #5
 800dd9a:	d006      	beq.n	800ddaa <TIM_Base_SetConfig+0x26>
 800dd9c:	b92c      	cbnz	r4, 800ddaa <TIM_Base_SetConfig+0x26>
 800dd9e:	4d33      	ldr	r5, [pc, #204]	; (800de6c <TIM_Base_SetConfig+0xe8>)
 800dda0:	4a33      	ldr	r2, [pc, #204]	; (800de70 <TIM_Base_SetConfig+0xec>)
 800dda2:	4290      	cmp	r0, r2
 800dda4:	bf18      	it	ne
 800dda6:	42a8      	cmpne	r0, r5
 800dda8:	d121      	bne.n	800ddee <TIM_Base_SetConfig+0x6a>
 800ddaa:	4a32      	ldr	r2, [pc, #200]	; (800de74 <TIM_Base_SetConfig+0xf0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ddac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ddb0:	684d      	ldr	r5, [r1, #4]
 800ddb2:	1a82      	subs	r2, r0, r2
 800ddb4:	432b      	orrs	r3, r5
 800ddb6:	fab2 f282 	clz	r2, r2
 800ddba:	0952      	lsrs	r2, r2, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ddbc:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800ddbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ddc2:	694d      	ldr	r5, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ddc4:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ddc6:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 800ddc8:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ddca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ddce:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800ddd0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ddd2:	62c7      	str	r7, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ddd4:	6286      	str	r6, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ddd6:	b924      	cbnz	r4, 800dde2 <TIM_Base_SetConfig+0x5e>
 800ddd8:	b91a      	cbnz	r2, 800dde2 <TIM_Base_SetConfig+0x5e>
  TIMx->EGR = TIM_EGR_UG;
 800ddda:	2301      	movs	r3, #1
}
 800dddc:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800ddde:	6143      	str	r3, [r0, #20]
}
 800dde0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800dde2:	690b      	ldr	r3, [r1, #16]
 800dde4:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800dde6:	2301      	movs	r3, #1
}
 800dde8:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800ddea:	6143      	str	r3, [r0, #20]
}
 800ddec:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ddee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ddf2:	4290      	cmp	r0, r2
 800ddf4:	d024      	beq.n	800de40 <TIM_Base_SetConfig+0xbc>
 800ddf6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800ddfa:	4290      	cmp	r0, r2
 800ddfc:	d020      	beq.n	800de40 <TIM_Base_SetConfig+0xbc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ddfe:	4a1e      	ldr	r2, [pc, #120]	; (800de78 <TIM_Base_SetConfig+0xf4>)
 800de00:	4d1e      	ldr	r5, [pc, #120]	; (800de7c <TIM_Base_SetConfig+0xf8>)
 800de02:	4290      	cmp	r0, r2
 800de04:	bf18      	it	ne
 800de06:	42a8      	cmpne	r0, r5
 800de08:	bf0c      	ite	eq
 800de0a:	2201      	moveq	r2, #1
 800de0c:	2200      	movne	r2, #0
 800de0e:	d028      	beq.n	800de62 <TIM_Base_SetConfig+0xde>
 800de10:	4e1b      	ldr	r6, [pc, #108]	; (800de80 <TIM_Base_SetConfig+0xfc>)
 800de12:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 800de16:	42a8      	cmp	r0, r5
 800de18:	bf18      	it	ne
 800de1a:	42b0      	cmpne	r0, r6
 800de1c:	d0ce      	beq.n	800ddbc <TIM_Base_SetConfig+0x38>
 800de1e:	4a19      	ldr	r2, [pc, #100]	; (800de84 <TIM_Base_SetConfig+0x100>)
 800de20:	4290      	cmp	r0, r2
 800de22:	d01e      	beq.n	800de62 <TIM_Base_SetConfig+0xde>
 800de24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800de28:	4290      	cmp	r0, r2
 800de2a:	d01a      	beq.n	800de62 <TIM_Base_SetConfig+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800de2c:	694a      	ldr	r2, [r1, #20]
 800de2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800de32:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800de34:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800de36:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800de38:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800de3a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800de3c:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800de3e:	e7cc      	b.n	800ddda <TIM_Base_SetConfig+0x56>
 800de40:	4a0c      	ldr	r2, [pc, #48]	; (800de74 <TIM_Base_SetConfig+0xf0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de46:	4d10      	ldr	r5, [pc, #64]	; (800de88 <TIM_Base_SetConfig+0x104>)
 800de48:	1a82      	subs	r2, r0, r2
    tmpcr1 |= Structure->CounterMode;
 800de4a:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de4c:	42a8      	cmp	r0, r5
 800de4e:	fab2 f282 	clz	r2, r2
    tmpcr1 |= Structure->CounterMode;
 800de52:	ea43 0306 	orr.w	r3, r3, r6
 800de56:	ea4f 1252 	mov.w	r2, r2, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de5a:	d0af      	beq.n	800ddbc <TIM_Base_SetConfig+0x38>
 800de5c:	2a00      	cmp	r2, #0
 800de5e:	d1ad      	bne.n	800ddbc <TIM_Base_SetConfig+0x38>
 800de60:	e7cd      	b.n	800ddfe <TIM_Base_SetConfig+0x7a>
 800de62:	2200      	movs	r2, #0
 800de64:	e7aa      	b.n	800ddbc <TIM_Base_SetConfig+0x38>
 800de66:	bf00      	nop
 800de68:	40010000 	.word	0x40010000
 800de6c:	40000400 	.word	0x40000400
 800de70:	40000800 	.word	0x40000800
 800de74:	40010400 	.word	0x40010400
 800de78:	40014400 	.word	0x40014400
 800de7c:	40014000 	.word	0x40014000
 800de80:	40014800 	.word	0x40014800
 800de84:	40001c00 	.word	0x40001c00
 800de88:	40000c00 	.word	0x40000c00

0800de8c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800de8c:	2800      	cmp	r0, #0
 800de8e:	f000 80b7 	beq.w	800e000 <HAL_TIM_Base_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800de92:	6802      	ldr	r2, [r0, #0]
 800de94:	495e      	ldr	r1, [pc, #376]	; (800e010 <HAL_TIM_Base_Init+0x184>)
{
 800de96:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800de98:	4b5e      	ldr	r3, [pc, #376]	; (800e014 <HAL_TIM_Base_Init+0x188>)
 800de9a:	4604      	mov	r4, r0
 800de9c:	485e      	ldr	r0, [pc, #376]	; (800e018 <HAL_TIM_Base_Init+0x18c>)
 800de9e:	429a      	cmp	r2, r3
 800dea0:	bf18      	it	ne
 800dea2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800dea6:	4d5d      	ldr	r5, [pc, #372]	; (800e01c <HAL_TIM_Base_Init+0x190>)
 800dea8:	bf14      	ite	ne
 800deaa:	2301      	movne	r3, #1
 800deac:	2300      	moveq	r3, #0
 800deae:	4282      	cmp	r2, r0
 800deb0:	bf0c      	ite	eq
 800deb2:	2300      	moveq	r3, #0
 800deb4:	f003 0301 	andne.w	r3, r3, #1
 800deb8:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800debc:	428a      	cmp	r2, r1
 800debe:	bf0c      	ite	eq
 800dec0:	2300      	moveq	r3, #0
 800dec2:	f003 0301 	andne.w	r3, r3, #1
 800dec6:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800deca:	42aa      	cmp	r2, r5
 800decc:	bf0c      	ite	eq
 800dece:	2300      	moveq	r3, #0
 800ded0:	f003 0301 	andne.w	r3, r3, #1
 800ded4:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ded8:	4282      	cmp	r2, r0
 800deda:	bf0c      	ite	eq
 800dedc:	2300      	moveq	r3, #0
 800dede:	f003 0301 	andne.w	r3, r3, #1
 800dee2:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800dee6:	428a      	cmp	r2, r1
 800dee8:	bf0c      	ite	eq
 800deea:	2300      	moveq	r3, #0
 800deec:	f003 0301 	andne.w	r3, r3, #1
 800def0:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800def4:	42aa      	cmp	r2, r5
 800def6:	bf0c      	ite	eq
 800def8:	2300      	moveq	r3, #0
 800defa:	f003 0301 	andne.w	r3, r3, #1
 800defe:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800df02:	4282      	cmp	r2, r0
 800df04:	bf0c      	ite	eq
 800df06:	2300      	moveq	r3, #0
 800df08:	f003 0301 	andne.w	r3, r3, #1
 800df0c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800df10:	428a      	cmp	r2, r1
 800df12:	bf0c      	ite	eq
 800df14:	2300      	moveq	r3, #0
 800df16:	f003 0301 	andne.w	r3, r3, #1
 800df1a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800df1e:	42aa      	cmp	r2, r5
 800df20:	bf0c      	ite	eq
 800df22:	2300      	moveq	r3, #0
 800df24:	f003 0301 	andne.w	r3, r3, #1
 800df28:	4282      	cmp	r2, r0
 800df2a:	bf0c      	ite	eq
 800df2c:	2300      	moveq	r3, #0
 800df2e:	f003 0301 	andne.w	r3, r3, #1
 800df32:	428a      	cmp	r2, r1
 800df34:	bf0c      	ite	eq
 800df36:	2300      	moveq	r3, #0
 800df38:	f003 0301 	andne.w	r3, r3, #1
 800df3c:	b113      	cbz	r3, 800df44 <HAL_TIM_Base_Init+0xb8>
 800df3e:	4b38      	ldr	r3, [pc, #224]	; (800e020 <HAL_TIM_Base_Init+0x194>)
 800df40:	429a      	cmp	r2, r3
 800df42:	d15f      	bne.n	800e004 <HAL_TIM_Base_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800df44:	68a3      	ldr	r3, [r4, #8]
 800df46:	f023 0210 	bic.w	r2, r3, #16
 800df4a:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800df4e:	2920      	cmp	r1, #32
 800df50:	bf18      	it	ne
 800df52:	2a00      	cmpne	r2, #0
 800df54:	d001      	beq.n	800df5a <HAL_TIM_Base_Init+0xce>
 800df56:	2b40      	cmp	r3, #64	; 0x40
 800df58:	d14c      	bne.n	800dff4 <HAL_TIM_Base_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800df5a:	6923      	ldr	r3, [r4, #16]
 800df5c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800df60:	d002      	beq.n	800df68 <HAL_TIM_Base_Init+0xdc>
 800df62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df66:	d12b      	bne.n	800dfc0 <HAL_TIM_Base_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800df68:	69a3      	ldr	r3, [r4, #24]
 800df6a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800df6e:	d130      	bne.n	800dfd2 <HAL_TIM_Base_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800df70:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800df74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800df78:	b3b3      	cbz	r3, 800dfe8 <HAL_TIM_Base_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800df7a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800df7c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800df7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800df82:	f851 0b04 	ldr.w	r0, [r1], #4
 800df86:	f7ff fefd 	bl	800dd84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800df8a:	2301      	movs	r3, #1
  return HAL_OK;
 800df8c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800df8e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800df92:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800df96:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800df9a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800df9e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800dfa2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dfa6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dfaa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800dfae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dfb2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800dfb6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800dfba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800dfbe:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800dfc0:	f44f 718c 	mov.w	r1, #280	; 0x118
 800dfc4:	4817      	ldr	r0, [pc, #92]	; (800e024 <HAL_TIM_Base_Init+0x198>)
 800dfc6:	f7f5 fe09 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800dfca:	69a3      	ldr	r3, [r4, #24]
 800dfcc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800dfd0:	d0ce      	beq.n	800df70 <HAL_TIM_Base_Init+0xe4>
 800dfd2:	f240 1119 	movw	r1, #281	; 0x119
 800dfd6:	4813      	ldr	r0, [pc, #76]	; (800e024 <HAL_TIM_Base_Init+0x198>)
 800dfd8:	f7f5 fe00 	bl	8003bdc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800dfdc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800dfe0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d1c8      	bne.n	800df7a <HAL_TIM_Base_Init+0xee>
    HAL_TIM_Base_MspInit(htim);
 800dfe8:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800dfea:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800dfee:	f7f7 f869 	bl	80050c4 <HAL_TIM_Base_MspInit>
 800dff2:	e7c2      	b.n	800df7a <HAL_TIM_Base_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800dff4:	f240 1117 	movw	r1, #279	; 0x117
 800dff8:	480a      	ldr	r0, [pc, #40]	; (800e024 <HAL_TIM_Base_Init+0x198>)
 800dffa:	f7f5 fdef 	bl	8003bdc <assert_failed>
 800dffe:	e7ac      	b.n	800df5a <HAL_TIM_Base_Init+0xce>
    return HAL_ERROR;
 800e000:	2001      	movs	r0, #1
}
 800e002:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e004:	f44f 718b 	mov.w	r1, #278	; 0x116
 800e008:	4806      	ldr	r0, [pc, #24]	; (800e024 <HAL_TIM_Base_Init+0x198>)
 800e00a:	f7f5 fde7 	bl	8003bdc <assert_failed>
 800e00e:	e799      	b.n	800df44 <HAL_TIM_Base_Init+0xb8>
 800e010:	40000800 	.word	0x40000800
 800e014:	40010000 	.word	0x40010000
 800e018:	40000400 	.word	0x40000400
 800e01c:	40000c00 	.word	0x40000c00
 800e020:	40002000 	.word	0x40002000
 800e024:	08028dbc 	.word	0x08028dbc

0800e028 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800e028:	2800      	cmp	r0, #0
 800e02a:	f000 80b7 	beq.w	800e19c <HAL_TIM_OC_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e02e:	6802      	ldr	r2, [r0, #0]
 800e030:	495e      	ldr	r1, [pc, #376]	; (800e1ac <HAL_TIM_OC_Init+0x184>)
{
 800e032:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e034:	4b5e      	ldr	r3, [pc, #376]	; (800e1b0 <HAL_TIM_OC_Init+0x188>)
 800e036:	4604      	mov	r4, r0
 800e038:	485e      	ldr	r0, [pc, #376]	; (800e1b4 <HAL_TIM_OC_Init+0x18c>)
 800e03a:	429a      	cmp	r2, r3
 800e03c:	bf18      	it	ne
 800e03e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e042:	4d5d      	ldr	r5, [pc, #372]	; (800e1b8 <HAL_TIM_OC_Init+0x190>)
 800e044:	bf14      	ite	ne
 800e046:	2301      	movne	r3, #1
 800e048:	2300      	moveq	r3, #0
 800e04a:	4282      	cmp	r2, r0
 800e04c:	bf0c      	ite	eq
 800e04e:	2300      	moveq	r3, #0
 800e050:	f003 0301 	andne.w	r3, r3, #1
 800e054:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800e058:	428a      	cmp	r2, r1
 800e05a:	bf0c      	ite	eq
 800e05c:	2300      	moveq	r3, #0
 800e05e:	f003 0301 	andne.w	r3, r3, #1
 800e062:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800e066:	42aa      	cmp	r2, r5
 800e068:	bf0c      	ite	eq
 800e06a:	2300      	moveq	r3, #0
 800e06c:	f003 0301 	andne.w	r3, r3, #1
 800e070:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800e074:	4282      	cmp	r2, r0
 800e076:	bf0c      	ite	eq
 800e078:	2300      	moveq	r3, #0
 800e07a:	f003 0301 	andne.w	r3, r3, #1
 800e07e:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800e082:	428a      	cmp	r2, r1
 800e084:	bf0c      	ite	eq
 800e086:	2300      	moveq	r3, #0
 800e088:	f003 0301 	andne.w	r3, r3, #1
 800e08c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800e090:	42aa      	cmp	r2, r5
 800e092:	bf0c      	ite	eq
 800e094:	2300      	moveq	r3, #0
 800e096:	f003 0301 	andne.w	r3, r3, #1
 800e09a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800e09e:	4282      	cmp	r2, r0
 800e0a0:	bf0c      	ite	eq
 800e0a2:	2300      	moveq	r3, #0
 800e0a4:	f003 0301 	andne.w	r3, r3, #1
 800e0a8:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800e0ac:	428a      	cmp	r2, r1
 800e0ae:	bf0c      	ite	eq
 800e0b0:	2300      	moveq	r3, #0
 800e0b2:	f003 0301 	andne.w	r3, r3, #1
 800e0b6:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800e0ba:	42aa      	cmp	r2, r5
 800e0bc:	bf0c      	ite	eq
 800e0be:	2300      	moveq	r3, #0
 800e0c0:	f003 0301 	andne.w	r3, r3, #1
 800e0c4:	4282      	cmp	r2, r0
 800e0c6:	bf0c      	ite	eq
 800e0c8:	2300      	moveq	r3, #0
 800e0ca:	f003 0301 	andne.w	r3, r3, #1
 800e0ce:	428a      	cmp	r2, r1
 800e0d0:	bf0c      	ite	eq
 800e0d2:	2300      	moveq	r3, #0
 800e0d4:	f003 0301 	andne.w	r3, r3, #1
 800e0d8:	b113      	cbz	r3, 800e0e0 <HAL_TIM_OC_Init+0xb8>
 800e0da:	4b38      	ldr	r3, [pc, #224]	; (800e1bc <HAL_TIM_OC_Init+0x194>)
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d15f      	bne.n	800e1a0 <HAL_TIM_OC_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e0e0:	68a3      	ldr	r3, [r4, #8]
 800e0e2:	f023 0210 	bic.w	r2, r3, #16
 800e0e6:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800e0ea:	2920      	cmp	r1, #32
 800e0ec:	bf18      	it	ne
 800e0ee:	2a00      	cmpne	r2, #0
 800e0f0:	d001      	beq.n	800e0f6 <HAL_TIM_OC_Init+0xce>
 800e0f2:	2b40      	cmp	r3, #64	; 0x40
 800e0f4:	d14c      	bne.n	800e190 <HAL_TIM_OC_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e0f6:	6923      	ldr	r3, [r4, #16]
 800e0f8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e0fc:	d002      	beq.n	800e104 <HAL_TIM_OC_Init+0xdc>
 800e0fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e102:	d12b      	bne.n	800e15c <HAL_TIM_OC_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e104:	69a3      	ldr	r3, [r4, #24]
 800e106:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e10a:	d130      	bne.n	800e16e <HAL_TIM_OC_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e10c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e110:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e114:	b3b3      	cbz	r3, 800e184 <HAL_TIM_OC_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800e116:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800e118:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800e11a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800e11e:	f851 0b04 	ldr.w	r0, [r1], #4
 800e122:	f7ff fe2f 	bl	800dd84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e126:	2301      	movs	r3, #1
  return HAL_OK;
 800e128:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e12a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e12e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800e132:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800e136:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800e13a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800e13e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e146:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800e14a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e14e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800e152:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800e156:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800e15a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e15c:	f240 2197 	movw	r1, #663	; 0x297
 800e160:	4817      	ldr	r0, [pc, #92]	; (800e1c0 <HAL_TIM_OC_Init+0x198>)
 800e162:	f7f5 fd3b 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e166:	69a3      	ldr	r3, [r4, #24]
 800e168:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e16c:	d0ce      	beq.n	800e10c <HAL_TIM_OC_Init+0xe4>
 800e16e:	f44f 7126 	mov.w	r1, #664	; 0x298
 800e172:	4813      	ldr	r0, [pc, #76]	; (800e1c0 <HAL_TIM_OC_Init+0x198>)
 800e174:	f7f5 fd32 	bl	8003bdc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e178:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e17c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1c8      	bne.n	800e116 <HAL_TIM_OC_Init+0xee>
    HAL_TIM_OC_MspInit(htim);
 800e184:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800e186:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800e18a:	f7ff f917 	bl	800d3bc <HAL_TIM_OC_MspInit>
 800e18e:	e7c2      	b.n	800e116 <HAL_TIM_OC_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e190:	f240 2196 	movw	r1, #662	; 0x296
 800e194:	480a      	ldr	r0, [pc, #40]	; (800e1c0 <HAL_TIM_OC_Init+0x198>)
 800e196:	f7f5 fd21 	bl	8003bdc <assert_failed>
 800e19a:	e7ac      	b.n	800e0f6 <HAL_TIM_OC_Init+0xce>
    return HAL_ERROR;
 800e19c:	2001      	movs	r0, #1
}
 800e19e:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e1a0:	f240 2195 	movw	r1, #661	; 0x295
 800e1a4:	4806      	ldr	r0, [pc, #24]	; (800e1c0 <HAL_TIM_OC_Init+0x198>)
 800e1a6:	f7f5 fd19 	bl	8003bdc <assert_failed>
 800e1aa:	e799      	b.n	800e0e0 <HAL_TIM_OC_Init+0xb8>
 800e1ac:	40000800 	.word	0x40000800
 800e1b0:	40010000 	.word	0x40010000
 800e1b4:	40000400 	.word	0x40000400
 800e1b8:	40000c00 	.word	0x40000c00
 800e1bc:	40002000 	.word	0x40002000
 800e1c0:	08028dbc 	.word	0x08028dbc

0800e1c4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	f000 80b7 	beq.w	800e338 <HAL_TIM_PWM_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e1ca:	6802      	ldr	r2, [r0, #0]
 800e1cc:	495e      	ldr	r1, [pc, #376]	; (800e348 <HAL_TIM_PWM_Init+0x184>)
{
 800e1ce:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e1d0:	4b5e      	ldr	r3, [pc, #376]	; (800e34c <HAL_TIM_PWM_Init+0x188>)
 800e1d2:	4604      	mov	r4, r0
 800e1d4:	485e      	ldr	r0, [pc, #376]	; (800e350 <HAL_TIM_PWM_Init+0x18c>)
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	bf18      	it	ne
 800e1da:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e1de:	4d5d      	ldr	r5, [pc, #372]	; (800e354 <HAL_TIM_PWM_Init+0x190>)
 800e1e0:	bf14      	ite	ne
 800e1e2:	2301      	movne	r3, #1
 800e1e4:	2300      	moveq	r3, #0
 800e1e6:	4282      	cmp	r2, r0
 800e1e8:	bf0c      	ite	eq
 800e1ea:	2300      	moveq	r3, #0
 800e1ec:	f003 0301 	andne.w	r3, r3, #1
 800e1f0:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800e1f4:	428a      	cmp	r2, r1
 800e1f6:	bf0c      	ite	eq
 800e1f8:	2300      	moveq	r3, #0
 800e1fa:	f003 0301 	andne.w	r3, r3, #1
 800e1fe:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800e202:	42aa      	cmp	r2, r5
 800e204:	bf0c      	ite	eq
 800e206:	2300      	moveq	r3, #0
 800e208:	f003 0301 	andne.w	r3, r3, #1
 800e20c:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800e210:	4282      	cmp	r2, r0
 800e212:	bf0c      	ite	eq
 800e214:	2300      	moveq	r3, #0
 800e216:	f003 0301 	andne.w	r3, r3, #1
 800e21a:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800e21e:	428a      	cmp	r2, r1
 800e220:	bf0c      	ite	eq
 800e222:	2300      	moveq	r3, #0
 800e224:	f003 0301 	andne.w	r3, r3, #1
 800e228:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800e22c:	42aa      	cmp	r2, r5
 800e22e:	bf0c      	ite	eq
 800e230:	2300      	moveq	r3, #0
 800e232:	f003 0301 	andne.w	r3, r3, #1
 800e236:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800e23a:	4282      	cmp	r2, r0
 800e23c:	bf0c      	ite	eq
 800e23e:	2300      	moveq	r3, #0
 800e240:	f003 0301 	andne.w	r3, r3, #1
 800e244:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800e248:	428a      	cmp	r2, r1
 800e24a:	bf0c      	ite	eq
 800e24c:	2300      	moveq	r3, #0
 800e24e:	f003 0301 	andne.w	r3, r3, #1
 800e252:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800e256:	42aa      	cmp	r2, r5
 800e258:	bf0c      	ite	eq
 800e25a:	2300      	moveq	r3, #0
 800e25c:	f003 0301 	andne.w	r3, r3, #1
 800e260:	4282      	cmp	r2, r0
 800e262:	bf0c      	ite	eq
 800e264:	2300      	moveq	r3, #0
 800e266:	f003 0301 	andne.w	r3, r3, #1
 800e26a:	428a      	cmp	r2, r1
 800e26c:	bf0c      	ite	eq
 800e26e:	2300      	moveq	r3, #0
 800e270:	f003 0301 	andne.w	r3, r3, #1
 800e274:	b113      	cbz	r3, 800e27c <HAL_TIM_PWM_Init+0xb8>
 800e276:	4b38      	ldr	r3, [pc, #224]	; (800e358 <HAL_TIM_PWM_Init+0x194>)
 800e278:	429a      	cmp	r2, r3
 800e27a:	d15f      	bne.n	800e33c <HAL_TIM_PWM_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e27c:	68a3      	ldr	r3, [r4, #8]
 800e27e:	f023 0210 	bic.w	r2, r3, #16
 800e282:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800e286:	2920      	cmp	r1, #32
 800e288:	bf18      	it	ne
 800e28a:	2a00      	cmpne	r2, #0
 800e28c:	d001      	beq.n	800e292 <HAL_TIM_PWM_Init+0xce>
 800e28e:	2b40      	cmp	r3, #64	; 0x40
 800e290:	d14c      	bne.n	800e32c <HAL_TIM_PWM_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e292:	6923      	ldr	r3, [r4, #16]
 800e294:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e298:	d002      	beq.n	800e2a0 <HAL_TIM_PWM_Init+0xdc>
 800e29a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e29e:	d12b      	bne.n	800e2f8 <HAL_TIM_PWM_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e2a0:	69a3      	ldr	r3, [r4, #24]
 800e2a2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e2a6:	d130      	bne.n	800e30a <HAL_TIM_PWM_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e2a8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e2ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e2b0:	b3b3      	cbz	r3, 800e320 <HAL_TIM_PWM_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800e2b2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e2b4:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800e2b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e2ba:	f851 0b04 	ldr.w	r0, [r1], #4
 800e2be:	f7ff fd61 	bl	800dd84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e2c2:	2301      	movs	r3, #1
  return HAL_OK;
 800e2c4:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e2c6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2ca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800e2ce:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800e2d2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800e2d6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800e2da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2e2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800e2e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e2ea:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800e2ee:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800e2f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800e2f6:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e2f8:	f240 5132 	movw	r1, #1330	; 0x532
 800e2fc:	4817      	ldr	r0, [pc, #92]	; (800e35c <HAL_TIM_PWM_Init+0x198>)
 800e2fe:	f7f5 fc6d 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e302:	69a3      	ldr	r3, [r4, #24]
 800e304:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e308:	d0ce      	beq.n	800e2a8 <HAL_TIM_PWM_Init+0xe4>
 800e30a:	f240 5133 	movw	r1, #1331	; 0x533
 800e30e:	4813      	ldr	r0, [pc, #76]	; (800e35c <HAL_TIM_PWM_Init+0x198>)
 800e310:	f7f5 fc64 	bl	8003bdc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e314:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e318:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d1c8      	bne.n	800e2b2 <HAL_TIM_PWM_Init+0xee>
    HAL_TIM_PWM_MspInit(htim);
 800e320:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800e322:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800e326:	f7ff f84b 	bl	800d3c0 <HAL_TIM_PWM_MspInit>
 800e32a:	e7c2      	b.n	800e2b2 <HAL_TIM_PWM_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e32c:	f240 5131 	movw	r1, #1329	; 0x531
 800e330:	480a      	ldr	r0, [pc, #40]	; (800e35c <HAL_TIM_PWM_Init+0x198>)
 800e332:	f7f5 fc53 	bl	8003bdc <assert_failed>
 800e336:	e7ac      	b.n	800e292 <HAL_TIM_PWM_Init+0xce>
    return HAL_ERROR;
 800e338:	2001      	movs	r0, #1
}
 800e33a:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e33c:	f44f 61a6 	mov.w	r1, #1328	; 0x530
 800e340:	4806      	ldr	r0, [pc, #24]	; (800e35c <HAL_TIM_PWM_Init+0x198>)
 800e342:	f7f5 fc4b 	bl	8003bdc <assert_failed>
 800e346:	e799      	b.n	800e27c <HAL_TIM_PWM_Init+0xb8>
 800e348:	40000800 	.word	0x40000800
 800e34c:	40010000 	.word	0x40010000
 800e350:	40000400 	.word	0x40000400
 800e354:	40000c00 	.word	0x40000c00
 800e358:	40002000 	.word	0x40002000
 800e35c:	08028dbc 	.word	0x08028dbc

0800e360 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800e360:	2800      	cmp	r0, #0
 800e362:	f000 80b7 	beq.w	800e4d4 <HAL_TIM_IC_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e366:	6802      	ldr	r2, [r0, #0]
 800e368:	495e      	ldr	r1, [pc, #376]	; (800e4e4 <HAL_TIM_IC_Init+0x184>)
{
 800e36a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e36c:	4b5e      	ldr	r3, [pc, #376]	; (800e4e8 <HAL_TIM_IC_Init+0x188>)
 800e36e:	4604      	mov	r4, r0
 800e370:	485e      	ldr	r0, [pc, #376]	; (800e4ec <HAL_TIM_IC_Init+0x18c>)
 800e372:	429a      	cmp	r2, r3
 800e374:	bf18      	it	ne
 800e376:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e37a:	4d5d      	ldr	r5, [pc, #372]	; (800e4f0 <HAL_TIM_IC_Init+0x190>)
 800e37c:	bf14      	ite	ne
 800e37e:	2301      	movne	r3, #1
 800e380:	2300      	moveq	r3, #0
 800e382:	4282      	cmp	r2, r0
 800e384:	bf0c      	ite	eq
 800e386:	2300      	moveq	r3, #0
 800e388:	f003 0301 	andne.w	r3, r3, #1
 800e38c:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800e390:	428a      	cmp	r2, r1
 800e392:	bf0c      	ite	eq
 800e394:	2300      	moveq	r3, #0
 800e396:	f003 0301 	andne.w	r3, r3, #1
 800e39a:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800e39e:	42aa      	cmp	r2, r5
 800e3a0:	bf0c      	ite	eq
 800e3a2:	2300      	moveq	r3, #0
 800e3a4:	f003 0301 	andne.w	r3, r3, #1
 800e3a8:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800e3ac:	4282      	cmp	r2, r0
 800e3ae:	bf0c      	ite	eq
 800e3b0:	2300      	moveq	r3, #0
 800e3b2:	f003 0301 	andne.w	r3, r3, #1
 800e3b6:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800e3ba:	428a      	cmp	r2, r1
 800e3bc:	bf0c      	ite	eq
 800e3be:	2300      	moveq	r3, #0
 800e3c0:	f003 0301 	andne.w	r3, r3, #1
 800e3c4:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800e3c8:	42aa      	cmp	r2, r5
 800e3ca:	bf0c      	ite	eq
 800e3cc:	2300      	moveq	r3, #0
 800e3ce:	f003 0301 	andne.w	r3, r3, #1
 800e3d2:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800e3d6:	4282      	cmp	r2, r0
 800e3d8:	bf0c      	ite	eq
 800e3da:	2300      	moveq	r3, #0
 800e3dc:	f003 0301 	andne.w	r3, r3, #1
 800e3e0:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800e3e4:	428a      	cmp	r2, r1
 800e3e6:	bf0c      	ite	eq
 800e3e8:	2300      	moveq	r3, #0
 800e3ea:	f003 0301 	andne.w	r3, r3, #1
 800e3ee:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800e3f2:	42aa      	cmp	r2, r5
 800e3f4:	bf0c      	ite	eq
 800e3f6:	2300      	moveq	r3, #0
 800e3f8:	f003 0301 	andne.w	r3, r3, #1
 800e3fc:	4282      	cmp	r2, r0
 800e3fe:	bf0c      	ite	eq
 800e400:	2300      	moveq	r3, #0
 800e402:	f003 0301 	andne.w	r3, r3, #1
 800e406:	428a      	cmp	r2, r1
 800e408:	bf0c      	ite	eq
 800e40a:	2300      	moveq	r3, #0
 800e40c:	f003 0301 	andne.w	r3, r3, #1
 800e410:	b113      	cbz	r3, 800e418 <HAL_TIM_IC_Init+0xb8>
 800e412:	4b38      	ldr	r3, [pc, #224]	; (800e4f4 <HAL_TIM_IC_Init+0x194>)
 800e414:	429a      	cmp	r2, r3
 800e416:	d15f      	bne.n	800e4d8 <HAL_TIM_IC_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e418:	68a3      	ldr	r3, [r4, #8]
 800e41a:	f023 0210 	bic.w	r2, r3, #16
 800e41e:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800e422:	2920      	cmp	r1, #32
 800e424:	bf18      	it	ne
 800e426:	2a00      	cmpne	r2, #0
 800e428:	d001      	beq.n	800e42e <HAL_TIM_IC_Init+0xce>
 800e42a:	2b40      	cmp	r3, #64	; 0x40
 800e42c:	d14c      	bne.n	800e4c8 <HAL_TIM_IC_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e42e:	6923      	ldr	r3, [r4, #16]
 800e430:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e434:	d002      	beq.n	800e43c <HAL_TIM_IC_Init+0xdc>
 800e436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e43a:	d12b      	bne.n	800e494 <HAL_TIM_IC_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e43c:	69a3      	ldr	r3, [r4, #24]
 800e43e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e442:	d130      	bne.n	800e4a6 <HAL_TIM_IC_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e444:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e448:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e44c:	b3b3      	cbz	r3, 800e4bc <HAL_TIM_IC_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800e44e:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e450:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800e452:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e456:	f851 0b04 	ldr.w	r0, [r1], #4
 800e45a:	f7ff fc93 	bl	800dd84 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e45e:	2301      	movs	r3, #1
  return HAL_OK;
 800e460:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e462:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e466:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800e46a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800e46e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800e472:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800e476:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e47a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e47e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800e482:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e486:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800e48a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800e48e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800e492:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e494:	f240 71cc 	movw	r1, #1996	; 0x7cc
 800e498:	4817      	ldr	r0, [pc, #92]	; (800e4f8 <HAL_TIM_IC_Init+0x198>)
 800e49a:	f7f5 fb9f 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e49e:	69a3      	ldr	r3, [r4, #24]
 800e4a0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e4a4:	d0ce      	beq.n	800e444 <HAL_TIM_IC_Init+0xe4>
 800e4a6:	f240 71cd 	movw	r1, #1997	; 0x7cd
 800e4aa:	4813      	ldr	r0, [pc, #76]	; (800e4f8 <HAL_TIM_IC_Init+0x198>)
 800e4ac:	f7f5 fb96 	bl	8003bdc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e4b0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e4b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d1c8      	bne.n	800e44e <HAL_TIM_IC_Init+0xee>
    HAL_TIM_IC_MspInit(htim);
 800e4bc:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800e4be:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800e4c2:	f7fe ff7f 	bl	800d3c4 <HAL_TIM_IC_MspInit>
 800e4c6:	e7c2      	b.n	800e44e <HAL_TIM_IC_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e4c8:	f240 71cb 	movw	r1, #1995	; 0x7cb
 800e4cc:	480a      	ldr	r0, [pc, #40]	; (800e4f8 <HAL_TIM_IC_Init+0x198>)
 800e4ce:	f7f5 fb85 	bl	8003bdc <assert_failed>
 800e4d2:	e7ac      	b.n	800e42e <HAL_TIM_IC_Init+0xce>
    return HAL_ERROR;
 800e4d4:	2001      	movs	r0, #1
}
 800e4d6:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e4d8:	f240 71ca 	movw	r1, #1994	; 0x7ca
 800e4dc:	4806      	ldr	r0, [pc, #24]	; (800e4f8 <HAL_TIM_IC_Init+0x198>)
 800e4de:	f7f5 fb7d 	bl	8003bdc <assert_failed>
 800e4e2:	e799      	b.n	800e418 <HAL_TIM_IC_Init+0xb8>
 800e4e4:	40000800 	.word	0x40000800
 800e4e8:	40010000 	.word	0x40010000
 800e4ec:	40000400 	.word	0x40000400
 800e4f0:	40000c00 	.word	0x40000c00
 800e4f4:	40002000 	.word	0x40002000
 800e4f8:	08028dbc 	.word	0x08028dbc

0800e4fc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e4fc:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e4fe:	4b2e      	ldr	r3, [pc, #184]	; (800e5b8 <TIM_OC2_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e500:	f022 0210 	bic.w	r2, r2, #16
{
 800e504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e508:	4604      	mov	r4, r0
 800e50a:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e50c:	492b      	ldr	r1, [pc, #172]	; (800e5bc <TIM_OC2_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e50e:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e512:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e514:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e516:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800e518:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800e51a:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800e51c:	69a2      	ldr	r2, [r4, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800e51e:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e522:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e526:	ea45 150c 	orr.w	r5, r5, ip, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e52a:	ea43 2800 	orr.w	r8, r3, r0, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e52e:	d00a      	beq.n	800e546 <TIM_OC2_SetConfig+0x4a>
 800e530:	4b23      	ldr	r3, [pc, #140]	; (800e5c0 <TIM_OC2_SetConfig+0xc4>)
 800e532:	429c      	cmp	r4, r3
 800e534:	d007      	beq.n	800e546 <TIM_OC2_SetConfig+0x4a>
  TIMx->CCR2 = OC_Config->Pulse;
 800e536:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800e538:	6067      	str	r7, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800e53a:	f8c4 8018 	str.w	r8, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800e53e:	63a2      	str	r2, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800e540:	6225      	str	r5, [r4, #32]
}
 800e542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e546:	68f2      	ldr	r2, [r6, #12]
 800e548:	f032 0308 	bics.w	r3, r2, #8
 800e54c:	d123      	bne.n	800e596 <TIM_OC2_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800e54e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e552:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e554:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e558:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800e55c:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e560:	d120      	bne.n	800e5a4 <TIM_OC2_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e562:	6973      	ldr	r3, [r6, #20]
 800e564:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e568:	d107      	bne.n	800e57a <TIM_OC2_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e56a:	f427 6240 	bic.w	r2, r7, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e56e:	69b1      	ldr	r1, [r6, #24]
 800e570:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800e574:	ea42 0783 	orr.w	r7, r2, r3, lsl #2
 800e578:	e7dd      	b.n	800e536 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e57a:	f641 31b9 	movw	r1, #7097	; 0x1bb9
 800e57e:	4811      	ldr	r0, [pc, #68]	; (800e5c4 <TIM_OC2_SetConfig+0xc8>)
 800e580:	f7f5 fb2c 	bl	8003bdc <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e584:	f427 6240 	bic.w	r2, r7, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e588:	69b1      	ldr	r1, [r6, #24]
 800e58a:	6973      	ldr	r3, [r6, #20]
 800e58c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800e590:	ea42 0783 	orr.w	r7, r2, r3, lsl #2
 800e594:	e7cf      	b.n	800e536 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e596:	f641 31aa 	movw	r1, #7082	; 0x1baa
 800e59a:	480a      	ldr	r0, [pc, #40]	; (800e5c4 <TIM_OC2_SetConfig+0xc8>)
 800e59c:	f7f5 fb1e 	bl	8003bdc <assert_failed>
 800e5a0:	68f2      	ldr	r2, [r6, #12]
 800e5a2:	e7d4      	b.n	800e54e <TIM_OC2_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e5a4:	f641 31b8 	movw	r1, #7096	; 0x1bb8
 800e5a8:	4806      	ldr	r0, [pc, #24]	; (800e5c4 <TIM_OC2_SetConfig+0xc8>)
 800e5aa:	f7f5 fb17 	bl	8003bdc <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e5ae:	6973      	ldr	r3, [r6, #20]
 800e5b0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e5b4:	d0d9      	beq.n	800e56a <TIM_OC2_SetConfig+0x6e>
 800e5b6:	e7e0      	b.n	800e57a <TIM_OC2_SetConfig+0x7e>
 800e5b8:	feff8cff 	.word	0xfeff8cff
 800e5bc:	40010000 	.word	0x40010000
 800e5c0:	40010400 	.word	0x40010400
 800e5c4:	08028dbc 	.word	0x08028dbc

0800e5c8 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800e5c8:	2a14      	cmp	r2, #20
{
 800e5ca:	b570      	push	{r4, r5, r6, lr}
 800e5cc:	4614      	mov	r4, r2
 800e5ce:	4605      	mov	r5, r0
 800e5d0:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800e5d2:	d937      	bls.n	800e644 <HAL_TIM_OC_ConfigChannel+0x7c>
 800e5d4:	2a3c      	cmp	r2, #60	; 0x3c
 800e5d6:	d139      	bne.n	800e64c <HAL_TIM_OC_ConfigChannel+0x84>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800e5d8:	6833      	ldr	r3, [r6, #0]
 800e5da:	f023 0210 	bic.w	r2, r3, #16
 800e5de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800e5e2:	2a40      	cmp	r2, #64	; 0x40
 800e5e4:	bf18      	it	ne
 800e5e6:	2b00      	cmpne	r3, #0
 800e5e8:	d003      	beq.n	800e5f2 <HAL_TIM_OC_ConfigChannel+0x2a>
 800e5ea:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800e5ee:	f040 8134 	bne.w	800e85a <HAL_TIM_OC_ConfigChannel+0x292>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800e5f2:	68b3      	ldr	r3, [r6, #8]
 800e5f4:	f033 0302 	bics.w	r3, r3, #2
 800e5f8:	d12e      	bne.n	800e658 <HAL_TIM_OC_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 800e5fa:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d033      	beq.n	800e66a <HAL_TIM_OC_ConfigChannel+0xa2>
 800e602:	2301      	movs	r3, #1
 800e604:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 800e608:	2c14      	cmp	r4, #20
 800e60a:	d816      	bhi.n	800e63a <HAL_TIM_OC_ConfigChannel+0x72>
 800e60c:	e8df f014 	tbh	[pc, r4, lsl #1]
 800e610:	0015002f 	.word	0x0015002f
 800e614:	00150015 	.word	0x00150015
 800e618:	0015007f 	.word	0x0015007f
 800e61c:	00150015 	.word	0x00150015
 800e620:	001500b3 	.word	0x001500b3
 800e624:	00150015 	.word	0x00150015
 800e628:	001500d8 	.word	0x001500d8
 800e62c:	00150015 	.word	0x00150015
 800e630:	001500fd 	.word	0x001500fd
 800e634:	00150015 	.word	0x00150015
 800e638:	010a      	.short	0x010a
  __HAL_LOCK(htim);
 800e63a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800e63c:	2300      	movs	r3, #0
 800e63e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800e642:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800e644:	4b96      	ldr	r3, [pc, #600]	; (800e8a0 <HAL_TIM_OC_ConfigChannel+0x2d8>)
 800e646:	40d3      	lsrs	r3, r2
 800e648:	07db      	lsls	r3, r3, #31
 800e64a:	d4c5      	bmi.n	800e5d8 <HAL_TIM_OC_ConfigChannel+0x10>
 800e64c:	f640 71df 	movw	r1, #4063	; 0xfdf
 800e650:	4894      	ldr	r0, [pc, #592]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e652:	f7f5 fac3 	bl	8003bdc <assert_failed>
 800e656:	e7bf      	b.n	800e5d8 <HAL_TIM_OC_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800e658:	f640 71e1 	movw	r1, #4065	; 0xfe1
 800e65c:	4891      	ldr	r0, [pc, #580]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e65e:	f7f5 fabd 	bl	8003bdc <assert_failed>
  __HAL_LOCK(htim);
 800e662:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800e666:	2b01      	cmp	r3, #1
 800e668:	d1cb      	bne.n	800e602 <HAL_TIM_OC_ConfigChannel+0x3a>
 800e66a:	2002      	movs	r0, #2
}
 800e66c:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800e66e:	6828      	ldr	r0, [r5, #0]
 800e670:	4b8d      	ldr	r3, [pc, #564]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e672:	4a8e      	ldr	r2, [pc, #568]	; (800e8ac <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800e674:	4298      	cmp	r0, r3
 800e676:	bf18      	it	ne
 800e678:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800e67c:	498c      	ldr	r1, [pc, #560]	; (800e8b0 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800e67e:	bf14      	ite	ne
 800e680:	2301      	movne	r3, #1
 800e682:	2300      	moveq	r3, #0
 800e684:	4290      	cmp	r0, r2
 800e686:	bf0c      	ite	eq
 800e688:	2300      	moveq	r3, #0
 800e68a:	f003 0301 	andne.w	r3, r3, #1
 800e68e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e692:	4288      	cmp	r0, r1
 800e694:	bf0c      	ite	eq
 800e696:	2300      	moveq	r3, #0
 800e698:	f003 0301 	andne.w	r3, r3, #1
 800e69c:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800e6a0:	4290      	cmp	r0, r2
 800e6a2:	bf0c      	ite	eq
 800e6a4:	2300      	moveq	r3, #0
 800e6a6:	f003 0301 	andne.w	r3, r3, #1
 800e6aa:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800e6ae:	4288      	cmp	r0, r1
 800e6b0:	bf0c      	ite	eq
 800e6b2:	2300      	moveq	r3, #0
 800e6b4:	f003 0301 	andne.w	r3, r3, #1
 800e6b8:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800e6bc:	4290      	cmp	r0, r2
 800e6be:	bf0c      	ite	eq
 800e6c0:	2300      	moveq	r3, #0
 800e6c2:	f003 0301 	andne.w	r3, r3, #1
 800e6c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e6ca:	4288      	cmp	r0, r1
 800e6cc:	bf0c      	ite	eq
 800e6ce:	2300      	moveq	r3, #0
 800e6d0:	f003 0301 	andne.w	r3, r3, #1
 800e6d4:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800e6d8:	4290      	cmp	r0, r2
 800e6da:	bf0c      	ite	eq
 800e6dc:	2300      	moveq	r3, #0
 800e6de:	f003 0301 	andne.w	r3, r3, #1
 800e6e2:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800e6e6:	4288      	cmp	r0, r1
 800e6e8:	bf0c      	ite	eq
 800e6ea:	2300      	moveq	r3, #0
 800e6ec:	f003 0301 	andne.w	r3, r3, #1
 800e6f0:	4290      	cmp	r0, r2
 800e6f2:	bf0c      	ite	eq
 800e6f4:	2300      	moveq	r3, #0
 800e6f6:	f003 0301 	andne.w	r3, r3, #1
 800e6fa:	b11b      	cbz	r3, 800e704 <HAL_TIM_OC_ConfigChannel+0x13c>
 800e6fc:	4b6d      	ldr	r3, [pc, #436]	; (800e8b4 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 800e6fe:	4298      	cmp	r0, r3
 800e700:	f040 80c6 	bne.w	800e890 <HAL_TIM_OC_ConfigChannel+0x2c8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e704:	4631      	mov	r1, r6
 800e706:	f7fe f9ad 	bl	800ca64 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e70a:	2000      	movs	r0, #0
      break;
 800e70c:	e796      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800e70e:	6828      	ldr	r0, [r5, #0]
 800e710:	4b65      	ldr	r3, [pc, #404]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e712:	4a66      	ldr	r2, [pc, #408]	; (800e8ac <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800e714:	4298      	cmp	r0, r3
 800e716:	bf18      	it	ne
 800e718:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800e71c:	4964      	ldr	r1, [pc, #400]	; (800e8b0 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800e71e:	bf14      	ite	ne
 800e720:	2301      	movne	r3, #1
 800e722:	2300      	moveq	r3, #0
 800e724:	4290      	cmp	r0, r2
 800e726:	bf0c      	ite	eq
 800e728:	2300      	moveq	r3, #0
 800e72a:	f003 0301 	andne.w	r3, r3, #1
 800e72e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e732:	4288      	cmp	r0, r1
 800e734:	bf0c      	ite	eq
 800e736:	2300      	moveq	r3, #0
 800e738:	f003 0301 	andne.w	r3, r3, #1
 800e73c:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800e740:	4290      	cmp	r0, r2
 800e742:	bf0c      	ite	eq
 800e744:	2300      	moveq	r3, #0
 800e746:	f003 0301 	andne.w	r3, r3, #1
 800e74a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800e74e:	4288      	cmp	r0, r1
 800e750:	bf0c      	ite	eq
 800e752:	2300      	moveq	r3, #0
 800e754:	f003 0301 	andne.w	r3, r3, #1
 800e758:	4290      	cmp	r0, r2
 800e75a:	bf0c      	ite	eq
 800e75c:	2300      	moveq	r3, #0
 800e75e:	f003 0301 	andne.w	r3, r3, #1
 800e762:	b11b      	cbz	r3, 800e76c <HAL_TIM_OC_ConfigChannel+0x1a4>
 800e764:	4b54      	ldr	r3, [pc, #336]	; (800e8b8 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 800e766:	4298      	cmp	r0, r3
 800e768:	f040 808b 	bne.w	800e882 <HAL_TIM_OC_ConfigChannel+0x2ba>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e76c:	4631      	mov	r1, r6
 800e76e:	f7ff fec5 	bl	800e4fc <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e772:	2000      	movs	r0, #0
      break;
 800e774:	e762      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800e776:	6828      	ldr	r0, [r5, #0]
 800e778:	4b4b      	ldr	r3, [pc, #300]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e77a:	4a4c      	ldr	r2, [pc, #304]	; (800e8ac <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800e77c:	4298      	cmp	r0, r3
 800e77e:	bf18      	it	ne
 800e780:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800e784:	494a      	ldr	r1, [pc, #296]	; (800e8b0 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800e786:	bf14      	ite	ne
 800e788:	2301      	movne	r3, #1
 800e78a:	2300      	moveq	r3, #0
 800e78c:	4290      	cmp	r0, r2
 800e78e:	bf0c      	ite	eq
 800e790:	2300      	moveq	r3, #0
 800e792:	f003 0301 	andne.w	r3, r3, #1
 800e796:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e79a:	4288      	cmp	r0, r1
 800e79c:	bf0c      	ite	eq
 800e79e:	2300      	moveq	r3, #0
 800e7a0:	f003 0301 	andne.w	r3, r3, #1
 800e7a4:	4290      	cmp	r0, r2
 800e7a6:	bf0c      	ite	eq
 800e7a8:	2300      	moveq	r3, #0
 800e7aa:	f003 0301 	andne.w	r3, r3, #1
 800e7ae:	b113      	cbz	r3, 800e7b6 <HAL_TIM_OC_ConfigChannel+0x1ee>
 800e7b0:	4b42      	ldr	r3, [pc, #264]	; (800e8bc <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800e7b2:	4298      	cmp	r0, r3
 800e7b4:	d15e      	bne.n	800e874 <HAL_TIM_OC_ConfigChannel+0x2ac>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e7b6:	4631      	mov	r1, r6
 800e7b8:	f7fe f9b8 	bl	800cb2c <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e7bc:	2000      	movs	r0, #0
      break;
 800e7be:	e73d      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e7c0:	6828      	ldr	r0, [r5, #0]
 800e7c2:	4b39      	ldr	r3, [pc, #228]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e7c4:	4a39      	ldr	r2, [pc, #228]	; (800e8ac <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800e7c6:	4298      	cmp	r0, r3
 800e7c8:	bf18      	it	ne
 800e7ca:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800e7ce:	4938      	ldr	r1, [pc, #224]	; (800e8b0 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800e7d0:	bf14      	ite	ne
 800e7d2:	2301      	movne	r3, #1
 800e7d4:	2300      	moveq	r3, #0
 800e7d6:	4290      	cmp	r0, r2
 800e7d8:	bf0c      	ite	eq
 800e7da:	2300      	moveq	r3, #0
 800e7dc:	f003 0301 	andne.w	r3, r3, #1
 800e7e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e7e4:	4288      	cmp	r0, r1
 800e7e6:	bf0c      	ite	eq
 800e7e8:	2300      	moveq	r3, #0
 800e7ea:	f003 0301 	andne.w	r3, r3, #1
 800e7ee:	4290      	cmp	r0, r2
 800e7f0:	bf0c      	ite	eq
 800e7f2:	2300      	moveq	r3, #0
 800e7f4:	f003 0301 	andne.w	r3, r3, #1
 800e7f8:	b113      	cbz	r3, 800e800 <HAL_TIM_OC_ConfigChannel+0x238>
 800e7fa:	4b30      	ldr	r3, [pc, #192]	; (800e8bc <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800e7fc:	4298      	cmp	r0, r3
 800e7fe:	d132      	bne.n	800e866 <HAL_TIM_OC_ConfigChannel+0x29e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e800:	4631      	mov	r1, r6
 800e802:	f7fe f9f9 	bl	800cbf8 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e806:	2000      	movs	r0, #0
      break;
 800e808:	e718      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e80a:	6828      	ldr	r0, [r5, #0]
 800e80c:	4b26      	ldr	r3, [pc, #152]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e80e:	4298      	cmp	r0, r3
 800e810:	d003      	beq.n	800e81a <HAL_TIM_OC_ConfigChannel+0x252>
 800e812:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e816:	4298      	cmp	r0, r3
 800e818:	d118      	bne.n	800e84c <HAL_TIM_OC_ConfigChannel+0x284>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e81a:	4631      	mov	r1, r6
 800e81c:	f7fe f8ca 	bl	800c9b4 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e820:	2000      	movs	r0, #0
      break;
 800e822:	e70b      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e824:	6828      	ldr	r0, [r5, #0]
 800e826:	4b20      	ldr	r3, [pc, #128]	; (800e8a8 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800e828:	4298      	cmp	r0, r3
 800e82a:	d003      	beq.n	800e834 <HAL_TIM_OC_ConfigChannel+0x26c>
 800e82c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e830:	4298      	cmp	r0, r3
 800e832:	d104      	bne.n	800e83e <HAL_TIM_OC_ConfigChannel+0x276>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e834:	4631      	mov	r1, r6
 800e836:	f7fe f8e9 	bl	800ca0c <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800e83a:	2000      	movs	r0, #0
      break;
 800e83c:	e6fe      	b.n	800e63c <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e83e:	4819      	ldr	r0, [pc, #100]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e840:	f241 011d 	movw	r1, #4125	; 0x101d
 800e844:	f7f5 f9ca 	bl	8003bdc <assert_failed>
 800e848:	6828      	ldr	r0, [r5, #0]
 800e84a:	e7f3      	b.n	800e834 <HAL_TIM_OC_ConfigChannel+0x26c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e84c:	4815      	ldr	r0, [pc, #84]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e84e:	f241 0113 	movw	r1, #4115	; 0x1013
 800e852:	f7f5 f9c3 	bl	8003bdc <assert_failed>
 800e856:	6828      	ldr	r0, [r5, #0]
 800e858:	e7df      	b.n	800e81a <HAL_TIM_OC_ConfigChannel+0x252>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800e85a:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 800e85e:	4811      	ldr	r0, [pc, #68]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e860:	f7f5 f9bc 	bl	8003bdc <assert_failed>
 800e864:	e6c5      	b.n	800e5f2 <HAL_TIM_OC_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e866:	480f      	ldr	r0, [pc, #60]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e868:	f241 0109 	movw	r1, #4105	; 0x1009
 800e86c:	f7f5 f9b6 	bl	8003bdc <assert_failed>
 800e870:	6828      	ldr	r0, [r5, #0]
 800e872:	e7c5      	b.n	800e800 <HAL_TIM_OC_ConfigChannel+0x238>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800e874:	480b      	ldr	r0, [pc, #44]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e876:	f640 71ff 	movw	r1, #4095	; 0xfff
 800e87a:	f7f5 f9af 	bl	8003bdc <assert_failed>
 800e87e:	6828      	ldr	r0, [r5, #0]
 800e880:	e799      	b.n	800e7b6 <HAL_TIM_OC_ConfigChannel+0x1ee>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800e882:	4808      	ldr	r0, [pc, #32]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e884:	f640 71f5 	movw	r1, #4085	; 0xff5
 800e888:	f7f5 f9a8 	bl	8003bdc <assert_failed>
 800e88c:	6828      	ldr	r0, [r5, #0]
 800e88e:	e76d      	b.n	800e76c <HAL_TIM_OC_ConfigChannel+0x1a4>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800e890:	4804      	ldr	r0, [pc, #16]	; (800e8a4 <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800e892:	f640 71eb 	movw	r1, #4075	; 0xfeb
 800e896:	f7f5 f9a1 	bl	8003bdc <assert_failed>
 800e89a:	6828      	ldr	r0, [r5, #0]
 800e89c:	e732      	b.n	800e704 <HAL_TIM_OC_ConfigChannel+0x13c>
 800e89e:	bf00      	nop
 800e8a0:	00111111 	.word	0x00111111
 800e8a4:	08028dbc 	.word	0x08028dbc
 800e8a8:	40010000 	.word	0x40010000
 800e8ac:	40000400 	.word	0x40000400
 800e8b0:	40000800 	.word	0x40000800
 800e8b4:	40002000 	.word	0x40002000
 800e8b8:	40001800 	.word	0x40001800
 800e8bc:	40010400 	.word	0x40010400

0800e8c0 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800e8c0:	2a14      	cmp	r2, #20
{
 800e8c2:	b570      	push	{r4, r5, r6, lr}
 800e8c4:	4616      	mov	r6, r2
 800e8c6:	4605      	mov	r5, r0
 800e8c8:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800e8ca:	d938      	bls.n	800e93e <HAL_TIM_PWM_ConfigChannel+0x7e>
 800e8cc:	2a3c      	cmp	r2, #60	; 0x3c
 800e8ce:	d13a      	bne.n	800e946 <HAL_TIM_PWM_ConfigChannel+0x86>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800e8d0:	6822      	ldr	r2, [r4, #0]
 800e8d2:	4baa      	ldr	r3, [pc, #680]	; (800eb7c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800e8d4:	4013      	ands	r3, r2
 800e8d6:	2b60      	cmp	r3, #96	; 0x60
 800e8d8:	d004      	beq.n	800e8e4 <HAL_TIM_PWM_ConfigChannel+0x24>
 800e8da:	f022 0210 	bic.w	r2, r2, #16
 800e8de:	4ba8      	ldr	r3, [pc, #672]	; (800eb80 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d14a      	bne.n	800e97a <HAL_TIM_PWM_ConfigChannel+0xba>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800e8e4:	68a3      	ldr	r3, [r4, #8]
 800e8e6:	f033 0302 	bics.w	r3, r3, #2
 800e8ea:	d132      	bne.n	800e952 <HAL_TIM_PWM_ConfigChannel+0x92>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800e8ec:	6923      	ldr	r3, [r4, #16]
 800e8ee:	f033 0304 	bics.w	r3, r3, #4
 800e8f2:	d137      	bne.n	800e964 <HAL_TIM_PWM_ConfigChannel+0xa4>
  __HAL_LOCK(htim);
 800e8f4:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800e8f8:	2b01      	cmp	r3, #1
 800e8fa:	d03c      	beq.n	800e976 <HAL_TIM_PWM_ConfigChannel+0xb6>
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 800e902:	2e14      	cmp	r6, #20
 800e904:	d816      	bhi.n	800e934 <HAL_TIM_PWM_ConfigChannel+0x74>
 800e906:	e8df f016 	tbh	[pc, r6, lsl #1]
 800e90a:	0075      	.short	0x0075
 800e90c:	00150015 	.word	0x00150015
 800e910:	014b0015 	.word	0x014b0015
 800e914:	00150015 	.word	0x00150015
 800e918:	00d20015 	.word	0x00d20015
 800e91c:	00150015 	.word	0x00150015
 800e920:	01050015 	.word	0x01050015
 800e924:	00150015 	.word	0x00150015
 800e928:	003e0015 	.word	0x003e0015
 800e92c:	00150015 	.word	0x00150015
 800e930:	00590015 	.word	0x00590015
  __HAL_LOCK(htim);
 800e934:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800e936:	2300      	movs	r3, #0
 800e938:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800e93c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800e93e:	4b91      	ldr	r3, [pc, #580]	; (800eb84 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800e940:	40d3      	lsrs	r3, r2
 800e942:	07db      	lsls	r3, r3, #31
 800e944:	d4c4      	bmi.n	800e8d0 <HAL_TIM_PWM_ConfigChannel+0x10>
 800e946:	f241 01a7 	movw	r1, #4263	; 0x10a7
 800e94a:	488f      	ldr	r0, [pc, #572]	; (800eb88 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800e94c:	f7f5 f946 	bl	8003bdc <assert_failed>
 800e950:	e7be      	b.n	800e8d0 <HAL_TIM_PWM_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800e952:	f241 01a9 	movw	r1, #4265	; 0x10a9
 800e956:	488c      	ldr	r0, [pc, #560]	; (800eb88 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800e958:	f7f5 f940 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800e95c:	6923      	ldr	r3, [r4, #16]
 800e95e:	f033 0304 	bics.w	r3, r3, #4
 800e962:	d0c7      	beq.n	800e8f4 <HAL_TIM_PWM_ConfigChannel+0x34>
 800e964:	f241 01aa 	movw	r1, #4266	; 0x10aa
 800e968:	4887      	ldr	r0, [pc, #540]	; (800eb88 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800e96a:	f7f5 f937 	bl	8003bdc <assert_failed>
  __HAL_LOCK(htim);
 800e96e:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800e972:	2b01      	cmp	r3, #1
 800e974:	d1c2      	bne.n	800e8fc <HAL_TIM_PWM_ConfigChannel+0x3c>
 800e976:	2002      	movs	r0, #2
}
 800e978:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800e97a:	f241 01a8 	movw	r1, #4264	; 0x10a8
 800e97e:	4882      	ldr	r0, [pc, #520]	; (800eb88 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800e980:	f7f5 f92c 	bl	8003bdc <assert_failed>
 800e984:	e7ae      	b.n	800e8e4 <HAL_TIM_PWM_ConfigChannel+0x24>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e986:	6828      	ldr	r0, [r5, #0]
 800e988:	4b80      	ldr	r3, [pc, #512]	; (800eb8c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800e98a:	4298      	cmp	r0, r3
 800e98c:	d004      	beq.n	800e998 <HAL_TIM_PWM_ConfigChannel+0xd8>
 800e98e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e992:	4298      	cmp	r0, r3
 800e994:	f040 814c 	bne.w	800ec30 <HAL_TIM_PWM_ConfigChannel+0x370>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e998:	4621      	mov	r1, r4
 800e99a:	f7fe f80b 	bl	800c9b4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e99e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e9a0:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800e9a2:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e9a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e9a6:	f041 0108 	orr.w	r1, r1, #8
 800e9aa:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e9ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e9ae:	f021 0104 	bic.w	r1, r1, #4
 800e9b2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e9b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e9b6:	4322      	orrs	r2, r4
 800e9b8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e9ba:	e7bc      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e9bc:	6828      	ldr	r0, [r5, #0]
 800e9be:	4b73      	ldr	r3, [pc, #460]	; (800eb8c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800e9c0:	4298      	cmp	r0, r3
 800e9c2:	d004      	beq.n	800e9ce <HAL_TIM_PWM_ConfigChannel+0x10e>
 800e9c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e9c8:	4298      	cmp	r0, r3
 800e9ca:	f040 812a 	bne.w	800ec22 <HAL_TIM_PWM_ConfigChannel+0x362>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e9ce:	4621      	mov	r1, r4
 800e9d0:	f7fe f81c 	bl	800ca0c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e9d4:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e9d6:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800e9d8:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e9da:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e9dc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800e9e0:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e9e2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e9e4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800e9e8:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e9ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e9ec:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800e9f0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e9f2:	e7a0      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800e9f4:	6828      	ldr	r0, [r5, #0]
 800e9f6:	4b65      	ldr	r3, [pc, #404]	; (800eb8c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800e9f8:	4a65      	ldr	r2, [pc, #404]	; (800eb90 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800e9fa:	4298      	cmp	r0, r3
 800e9fc:	bf18      	it	ne
 800e9fe:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800ea02:	4964      	ldr	r1, [pc, #400]	; (800eb94 <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800ea04:	bf14      	ite	ne
 800ea06:	2301      	movne	r3, #1
 800ea08:	2300      	moveq	r3, #0
 800ea0a:	4290      	cmp	r0, r2
 800ea0c:	bf0c      	ite	eq
 800ea0e:	2300      	moveq	r3, #0
 800ea10:	f003 0301 	andne.w	r3, r3, #1
 800ea14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ea18:	4288      	cmp	r0, r1
 800ea1a:	bf0c      	ite	eq
 800ea1c:	2300      	moveq	r3, #0
 800ea1e:	f003 0301 	andne.w	r3, r3, #1
 800ea22:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800ea26:	4290      	cmp	r0, r2
 800ea28:	bf0c      	ite	eq
 800ea2a:	2300      	moveq	r3, #0
 800ea2c:	f003 0301 	andne.w	r3, r3, #1
 800ea30:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800ea34:	4288      	cmp	r0, r1
 800ea36:	bf0c      	ite	eq
 800ea38:	2300      	moveq	r3, #0
 800ea3a:	f003 0301 	andne.w	r3, r3, #1
 800ea3e:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800ea42:	4290      	cmp	r0, r2
 800ea44:	bf0c      	ite	eq
 800ea46:	2300      	moveq	r3, #0
 800ea48:	f003 0301 	andne.w	r3, r3, #1
 800ea4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ea50:	4288      	cmp	r0, r1
 800ea52:	bf0c      	ite	eq
 800ea54:	2300      	moveq	r3, #0
 800ea56:	f003 0301 	andne.w	r3, r3, #1
 800ea5a:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800ea5e:	4290      	cmp	r0, r2
 800ea60:	bf0c      	ite	eq
 800ea62:	2300      	moveq	r3, #0
 800ea64:	f003 0301 	andne.w	r3, r3, #1
 800ea68:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800ea6c:	4288      	cmp	r0, r1
 800ea6e:	bf0c      	ite	eq
 800ea70:	2300      	moveq	r3, #0
 800ea72:	f003 0301 	andne.w	r3, r3, #1
 800ea76:	4290      	cmp	r0, r2
 800ea78:	bf0c      	ite	eq
 800ea7a:	2300      	moveq	r3, #0
 800ea7c:	f003 0301 	andne.w	r3, r3, #1
 800ea80:	b11b      	cbz	r3, 800ea8a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800ea82:	4b45      	ldr	r3, [pc, #276]	; (800eb98 <HAL_TIM_PWM_ConfigChannel+0x2d8>)
 800ea84:	4298      	cmp	r0, r3
 800ea86:	f040 80ef 	bne.w	800ec68 <HAL_TIM_PWM_ConfigChannel+0x3a8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ea8a:	4621      	mov	r1, r4
 800ea8c:	f7fd ffea 	bl	800ca64 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ea90:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ea92:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800ea94:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ea96:	6999      	ldr	r1, [r3, #24]
 800ea98:	f041 0108 	orr.w	r1, r1, #8
 800ea9c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ea9e:	6999      	ldr	r1, [r3, #24]
 800eaa0:	f021 0104 	bic.w	r1, r1, #4
 800eaa4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eaa6:	699a      	ldr	r2, [r3, #24]
 800eaa8:	4322      	orrs	r2, r4
 800eaaa:	619a      	str	r2, [r3, #24]
      break;
 800eaac:	e743      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800eaae:	6828      	ldr	r0, [r5, #0]
 800eab0:	4b36      	ldr	r3, [pc, #216]	; (800eb8c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800eab2:	4a37      	ldr	r2, [pc, #220]	; (800eb90 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800eab4:	4298      	cmp	r0, r3
 800eab6:	bf18      	it	ne
 800eab8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800eabc:	4935      	ldr	r1, [pc, #212]	; (800eb94 <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800eabe:	bf14      	ite	ne
 800eac0:	2301      	movne	r3, #1
 800eac2:	2300      	moveq	r3, #0
 800eac4:	4290      	cmp	r0, r2
 800eac6:	bf0c      	ite	eq
 800eac8:	2300      	moveq	r3, #0
 800eaca:	f003 0301 	andne.w	r3, r3, #1
 800eace:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ead2:	4288      	cmp	r0, r1
 800ead4:	bf0c      	ite	eq
 800ead6:	2300      	moveq	r3, #0
 800ead8:	f003 0301 	andne.w	r3, r3, #1
 800eadc:	4290      	cmp	r0, r2
 800eade:	bf0c      	ite	eq
 800eae0:	2300      	moveq	r3, #0
 800eae2:	f003 0301 	andne.w	r3, r3, #1
 800eae6:	b11b      	cbz	r3, 800eaf0 <HAL_TIM_PWM_ConfigChannel+0x230>
 800eae8:	4b2c      	ldr	r3, [pc, #176]	; (800eb9c <HAL_TIM_PWM_ConfigChannel+0x2dc>)
 800eaea:	4298      	cmp	r0, r3
 800eaec:	f040 80ae 	bne.w	800ec4c <HAL_TIM_PWM_ConfigChannel+0x38c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800eaf0:	4621      	mov	r1, r4
 800eaf2:	f7fe f81b 	bl	800cb2c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800eaf6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eaf8:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800eafa:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800eafc:	69d9      	ldr	r1, [r3, #28]
 800eafe:	f041 0108 	orr.w	r1, r1, #8
 800eb02:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eb04:	69d9      	ldr	r1, [r3, #28]
 800eb06:	f021 0104 	bic.w	r1, r1, #4
 800eb0a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eb0c:	69da      	ldr	r2, [r3, #28]
 800eb0e:	4322      	orrs	r2, r4
 800eb10:	61da      	str	r2, [r3, #28]
      break;
 800eb12:	e710      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800eb14:	6828      	ldr	r0, [r5, #0]
 800eb16:	4b1d      	ldr	r3, [pc, #116]	; (800eb8c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800eb18:	4a1d      	ldr	r2, [pc, #116]	; (800eb90 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800eb1a:	4298      	cmp	r0, r3
 800eb1c:	bf18      	it	ne
 800eb1e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800eb22:	491c      	ldr	r1, [pc, #112]	; (800eb94 <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800eb24:	bf14      	ite	ne
 800eb26:	2301      	movne	r3, #1
 800eb28:	2300      	moveq	r3, #0
 800eb2a:	4290      	cmp	r0, r2
 800eb2c:	bf0c      	ite	eq
 800eb2e:	2300      	moveq	r3, #0
 800eb30:	f003 0301 	andne.w	r3, r3, #1
 800eb34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb38:	4288      	cmp	r0, r1
 800eb3a:	bf0c      	ite	eq
 800eb3c:	2300      	moveq	r3, #0
 800eb3e:	f003 0301 	andne.w	r3, r3, #1
 800eb42:	4290      	cmp	r0, r2
 800eb44:	bf0c      	ite	eq
 800eb46:	2300      	moveq	r3, #0
 800eb48:	f003 0301 	andne.w	r3, r3, #1
 800eb4c:	b113      	cbz	r3, 800eb54 <HAL_TIM_PWM_ConfigChannel+0x294>
 800eb4e:	4b13      	ldr	r3, [pc, #76]	; (800eb9c <HAL_TIM_PWM_ConfigChannel+0x2dc>)
 800eb50:	4298      	cmp	r0, r3
 800eb52:	d174      	bne.n	800ec3e <HAL_TIM_PWM_ConfigChannel+0x37e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800eb54:	4621      	mov	r1, r4
 800eb56:	f7fe f84f 	bl	800cbf8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eb5a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800eb5c:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800eb5e:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eb60:	69d9      	ldr	r1, [r3, #28]
 800eb62:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800eb66:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800eb68:	69d9      	ldr	r1, [r3, #28]
 800eb6a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800eb6e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800eb70:	69da      	ldr	r2, [r3, #28]
 800eb72:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800eb76:	61da      	str	r2, [r3, #28]
      break;
 800eb78:	e6dd      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
 800eb7a:	bf00      	nop
 800eb7c:	fffeffef 	.word	0xfffeffef
 800eb80:	00010040 	.word	0x00010040
 800eb84:	00111111 	.word	0x00111111
 800eb88:	08028dbc 	.word	0x08028dbc
 800eb8c:	40010000 	.word	0x40010000
 800eb90:	40000400 	.word	0x40000400
 800eb94:	40000800 	.word	0x40000800
 800eb98:	40002000 	.word	0x40002000
 800eb9c:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800eba0:	6828      	ldr	r0, [r5, #0]
 800eba2:	4b35      	ldr	r3, [pc, #212]	; (800ec78 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 800eba4:	4a35      	ldr	r2, [pc, #212]	; (800ec7c <HAL_TIM_PWM_ConfigChannel+0x3bc>)
 800eba6:	4298      	cmp	r0, r3
 800eba8:	bf18      	it	ne
 800ebaa:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800ebae:	4934      	ldr	r1, [pc, #208]	; (800ec80 <HAL_TIM_PWM_ConfigChannel+0x3c0>)
 800ebb0:	bf14      	ite	ne
 800ebb2:	2301      	movne	r3, #1
 800ebb4:	2300      	moveq	r3, #0
 800ebb6:	4290      	cmp	r0, r2
 800ebb8:	bf0c      	ite	eq
 800ebba:	2300      	moveq	r3, #0
 800ebbc:	f003 0301 	andne.w	r3, r3, #1
 800ebc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ebc4:	4288      	cmp	r0, r1
 800ebc6:	bf0c      	ite	eq
 800ebc8:	2300      	moveq	r3, #0
 800ebca:	f003 0301 	andne.w	r3, r3, #1
 800ebce:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800ebd2:	4290      	cmp	r0, r2
 800ebd4:	bf0c      	ite	eq
 800ebd6:	2300      	moveq	r3, #0
 800ebd8:	f003 0301 	andne.w	r3, r3, #1
 800ebdc:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800ebe0:	4288      	cmp	r0, r1
 800ebe2:	bf0c      	ite	eq
 800ebe4:	2300      	moveq	r3, #0
 800ebe6:	f003 0301 	andne.w	r3, r3, #1
 800ebea:	4290      	cmp	r0, r2
 800ebec:	bf0c      	ite	eq
 800ebee:	2300      	moveq	r3, #0
 800ebf0:	f003 0301 	andne.w	r3, r3, #1
 800ebf4:	b113      	cbz	r3, 800ebfc <HAL_TIM_PWM_ConfigChannel+0x33c>
 800ebf6:	4b23      	ldr	r3, [pc, #140]	; (800ec84 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 800ebf8:	4298      	cmp	r0, r3
 800ebfa:	d12e      	bne.n	800ec5a <HAL_TIM_PWM_ConfigChannel+0x39a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ebfc:	4621      	mov	r1, r4
 800ebfe:	f7ff fc7d 	bl	800e4fc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ec02:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ec04:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800ec06:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ec08:	6999      	ldr	r1, [r3, #24]
 800ec0a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800ec0e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ec10:	6999      	ldr	r1, [r3, #24]
 800ec12:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800ec16:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ec18:	699a      	ldr	r2, [r3, #24]
 800ec1a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800ec1e:	619a      	str	r2, [r3, #24]
      break;
 800ec20:	e689      	b.n	800e936 <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800ec22:	4819      	ldr	r0, [pc, #100]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec24:	f241 1109 	movw	r1, #4361	; 0x1109
 800ec28:	f7f4 ffd8 	bl	8003bdc <assert_failed>
 800ec2c:	6828      	ldr	r0, [r5, #0]
 800ec2e:	e6ce      	b.n	800e9ce <HAL_TIM_PWM_ConfigChannel+0x10e>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800ec30:	4815      	ldr	r0, [pc, #84]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec32:	f241 01f8 	movw	r1, #4344	; 0x10f8
 800ec36:	f7f4 ffd1 	bl	8003bdc <assert_failed>
 800ec3a:	6828      	ldr	r0, [r5, #0]
 800ec3c:	e6ac      	b.n	800e998 <HAL_TIM_PWM_ConfigChannel+0xd8>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ec3e:	4812      	ldr	r0, [pc, #72]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec40:	f241 01e7 	movw	r1, #4327	; 0x10e7
 800ec44:	f7f4 ffca 	bl	8003bdc <assert_failed>
 800ec48:	6828      	ldr	r0, [r5, #0]
 800ec4a:	e783      	b.n	800eb54 <HAL_TIM_PWM_ConfigChannel+0x294>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800ec4c:	480e      	ldr	r0, [pc, #56]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec4e:	f241 01d6 	movw	r1, #4310	; 0x10d6
 800ec52:	f7f4 ffc3 	bl	8003bdc <assert_failed>
 800ec56:	6828      	ldr	r0, [r5, #0]
 800ec58:	e74a      	b.n	800eaf0 <HAL_TIM_PWM_ConfigChannel+0x230>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ec5a:	480b      	ldr	r0, [pc, #44]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec5c:	f241 01c5 	movw	r1, #4293	; 0x10c5
 800ec60:	f7f4 ffbc 	bl	8003bdc <assert_failed>
 800ec64:	6828      	ldr	r0, [r5, #0]
 800ec66:	e7c9      	b.n	800ebfc <HAL_TIM_PWM_ConfigChannel+0x33c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ec68:	4807      	ldr	r0, [pc, #28]	; (800ec88 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800ec6a:	f241 01b4 	movw	r1, #4276	; 0x10b4
 800ec6e:	f7f4 ffb5 	bl	8003bdc <assert_failed>
 800ec72:	6828      	ldr	r0, [r5, #0]
 800ec74:	e709      	b.n	800ea8a <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800ec76:	bf00      	nop
 800ec78:	40010000 	.word	0x40010000
 800ec7c:	40000400 	.word	0x40000400
 800ec80:	40000800 	.word	0x40000800
 800ec84:	40001800 	.word	0x40001800
 800ec88:	08028dbc 	.word	0x08028dbc

0800ec8c <TIM_TI1_SetConfig>:
{
 800ec8c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ec8e:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ec90:	4e1b      	ldr	r6, [pc, #108]	; (800ed00 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ec92:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ec96:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ec98:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec9a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800ec9c:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ec9e:	d01d      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800eca0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800eca4:	d01a      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800eca6:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800ecaa:	42b0      	cmp	r0, r6
 800ecac:	d016      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800ecae:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800ecb2:	42b0      	cmp	r0, r6
 800ecb4:	d012      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800ecb6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800ecba:	42b0      	cmp	r0, r6
 800ecbc:	d00e      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800ecbe:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800ecc2:	42b0      	cmp	r0, r6
 800ecc4:	d00a      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800ecc6:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800ecca:	42b0      	cmp	r0, r6
 800eccc:	d006      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
 800ecce:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800ecd2:	42b0      	cmp	r0, r6
 800ecd4:	d002      	beq.n	800ecdc <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800ecd6:	f044 0201 	orr.w	r2, r4, #1
 800ecda:	e002      	b.n	800ece2 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800ecdc:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800ece0:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ece2:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ece4:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ece8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ecec:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ecf0:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ecf2:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ecf4:	4313      	orrs	r3, r2
}
 800ecf6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 800ecf8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800ecfa:	6201      	str	r1, [r0, #32]
}
 800ecfc:	4770      	bx	lr
 800ecfe:	bf00      	nop
 800ed00:	40010000 	.word	0x40010000

0800ed04 <HAL_TIM_IC_ConfigChannel>:
{
 800ed04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed06:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ed08:	4ba5      	ldr	r3, [pc, #660]	; (800efa0 <HAL_TIM_IC_ConfigChannel+0x29c>)
{
 800ed0a:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ed0c:	4fa5      	ldr	r7, [pc, #660]	; (800efa4 <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800ed0e:	6829      	ldr	r1, [r5, #0]
{
 800ed10:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ed12:	48a5      	ldr	r0, [pc, #660]	; (800efa8 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800ed14:	4299      	cmp	r1, r3
 800ed16:	bf18      	it	ne
 800ed18:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 800ed1c:	4aa3      	ldr	r2, [pc, #652]	; (800efac <HAL_TIM_IC_ConfigChannel+0x2a8>)
 800ed1e:	bf14      	ite	ne
 800ed20:	2301      	movne	r3, #1
 800ed22:	2300      	moveq	r3, #0
 800ed24:	42b9      	cmp	r1, r7
 800ed26:	bf0c      	ite	eq
 800ed28:	2300      	moveq	r3, #0
 800ed2a:	f003 0301 	andne.w	r3, r3, #1
 800ed2e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800ed32:	4281      	cmp	r1, r0
 800ed34:	bf0c      	ite	eq
 800ed36:	2300      	moveq	r3, #0
 800ed38:	f003 0301 	andne.w	r3, r3, #1
 800ed3c:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
 800ed40:	4291      	cmp	r1, r2
 800ed42:	bf0c      	ite	eq
 800ed44:	2300      	moveq	r3, #0
 800ed46:	f003 0301 	andne.w	r3, r3, #1
 800ed4a:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800ed4e:	42b9      	cmp	r1, r7
 800ed50:	bf0c      	ite	eq
 800ed52:	2300      	moveq	r3, #0
 800ed54:	f003 0301 	andne.w	r3, r3, #1
 800ed58:	f507 4788 	add.w	r7, r7, #17408	; 0x4400
 800ed5c:	4281      	cmp	r1, r0
 800ed5e:	bf0c      	ite	eq
 800ed60:	2300      	moveq	r3, #0
 800ed62:	f003 0301 	andne.w	r3, r3, #1
 800ed66:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800ed6a:	4291      	cmp	r1, r2
 800ed6c:	bf0c      	ite	eq
 800ed6e:	2300      	moveq	r3, #0
 800ed70:	f003 0301 	andne.w	r3, r3, #1
 800ed74:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800ed78:	42b9      	cmp	r1, r7
 800ed7a:	bf0c      	ite	eq
 800ed7c:	2300      	moveq	r3, #0
 800ed7e:	f003 0301 	andne.w	r3, r3, #1
 800ed82:	4281      	cmp	r1, r0
 800ed84:	bf0c      	ite	eq
 800ed86:	2300      	moveq	r3, #0
 800ed88:	f003 0301 	andne.w	r3, r3, #1
 800ed8c:	4291      	cmp	r1, r2
 800ed8e:	bf0c      	ite	eq
 800ed90:	2300      	moveq	r3, #0
 800ed92:	f003 0301 	andne.w	r3, r3, #1
 800ed96:	b11b      	cbz	r3, 800eda0 <HAL_TIM_IC_ConfigChannel+0x9c>
 800ed98:	4b85      	ldr	r3, [pc, #532]	; (800efb0 <HAL_TIM_IC_ConfigChannel+0x2ac>)
 800ed9a:	4299      	cmp	r1, r3
 800ed9c:	f040 8156 	bne.w	800f04c <HAL_TIM_IC_ConfigChannel+0x348>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800eda0:	6823      	ldr	r3, [r4, #0]
 800eda2:	f033 0202 	bics.w	r2, r3, #2
 800eda6:	d001      	beq.n	800edac <HAL_TIM_IC_ConfigChannel+0xa8>
 800eda8:	2b0a      	cmp	r3, #10
 800edaa:	d11e      	bne.n	800edea <HAL_TIM_IC_ConfigChannel+0xe6>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800edac:	6863      	ldr	r3, [r4, #4]
 800edae:	3b01      	subs	r3, #1
 800edb0:	2b02      	cmp	r3, #2
 800edb2:	d823      	bhi.n	800edfc <HAL_TIM_IC_ConfigChannel+0xf8>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800edb4:	68a3      	ldr	r3, [r4, #8]
 800edb6:	f033 030c 	bics.w	r3, r3, #12
 800edba:	d128      	bne.n	800ee0e <HAL_TIM_IC_ConfigChannel+0x10a>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800edbc:	68e3      	ldr	r3, [r4, #12]
 800edbe:	2b0f      	cmp	r3, #15
 800edc0:	d82d      	bhi.n	800ee1e <HAL_TIM_IC_ConfigChannel+0x11a>
  __HAL_LOCK(htim);
 800edc2:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800edc6:	2b01      	cmp	r3, #1
 800edc8:	d032      	beq.n	800ee30 <HAL_TIM_IC_ConfigChannel+0x12c>
 800edca:	2001      	movs	r0, #1
 800edcc:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800edd0:	b386      	cbz	r6, 800ee34 <HAL_TIM_IC_ConfigChannel+0x130>
  else if (Channel == TIM_CHANNEL_2)
 800edd2:	2e04      	cmp	r6, #4
 800edd4:	d042      	beq.n	800ee5c <HAL_TIM_IC_ConfigChannel+0x158>
  else if (Channel == TIM_CHANNEL_3)
 800edd6:	2e08      	cmp	r6, #8
 800edd8:	f000 80f2 	beq.w	800efc0 <HAL_TIM_IC_ConfigChannel+0x2bc>
  else if (Channel == TIM_CHANNEL_4)
 800eddc:	2e0c      	cmp	r6, #12
 800edde:	f000 8094 	beq.w	800ef0a <HAL_TIM_IC_ConfigChannel+0x206>
  __HAL_UNLOCK(htim);
 800ede2:	2300      	movs	r3, #0
 800ede4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800ede8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800edea:	f241 0141 	movw	r1, #4161	; 0x1041
 800edee:	4871      	ldr	r0, [pc, #452]	; (800efb4 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800edf0:	f7f4 fef4 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800edf4:	6863      	ldr	r3, [r4, #4]
 800edf6:	3b01      	subs	r3, #1
 800edf8:	2b02      	cmp	r3, #2
 800edfa:	d9db      	bls.n	800edb4 <HAL_TIM_IC_ConfigChannel+0xb0>
 800edfc:	f241 0142 	movw	r1, #4162	; 0x1042
 800ee00:	486c      	ldr	r0, [pc, #432]	; (800efb4 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800ee02:	f7f4 feeb 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800ee06:	68a3      	ldr	r3, [r4, #8]
 800ee08:	f033 030c 	bics.w	r3, r3, #12
 800ee0c:	d0d6      	beq.n	800edbc <HAL_TIM_IC_ConfigChannel+0xb8>
 800ee0e:	f241 0143 	movw	r1, #4163	; 0x1043
 800ee12:	4868      	ldr	r0, [pc, #416]	; (800efb4 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800ee14:	f7f4 fee2 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800ee18:	68e3      	ldr	r3, [r4, #12]
 800ee1a:	2b0f      	cmp	r3, #15
 800ee1c:	d9d1      	bls.n	800edc2 <HAL_TIM_IC_ConfigChannel+0xbe>
 800ee1e:	f241 0144 	movw	r1, #4164	; 0x1044
 800ee22:	4864      	ldr	r0, [pc, #400]	; (800efb4 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800ee24:	f7f4 feda 	bl	8003bdc <assert_failed>
  __HAL_LOCK(htim);
 800ee28:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800ee2c:	2b01      	cmp	r3, #1
 800ee2e:	d1cc      	bne.n	800edca <HAL_TIM_IC_ConfigChannel+0xc6>
 800ee30:	2002      	movs	r0, #2
}
 800ee32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800ee34:	e9d4 1200 	ldrd	r1, r2, [r4]
 800ee38:	68e3      	ldr	r3, [r4, #12]
 800ee3a:	6828      	ldr	r0, [r5, #0]
 800ee3c:	f7ff ff26 	bl	800ec8c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ee40:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800ee42:	68a4      	ldr	r4, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800ee44:	4630      	mov	r0, r6
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ee46:	6999      	ldr	r1, [r3, #24]
 800ee48:	f021 010c 	bic.w	r1, r1, #12
 800ee4c:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800ee4e:	699a      	ldr	r2, [r3, #24]
 800ee50:	4322      	orrs	r2, r4
 800ee52:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800ee54:	2300      	movs	r3, #0
 800ee56:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800ee5a:	e7c5      	b.n	800ede8 <HAL_TIM_IC_ConfigChannel+0xe4>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ee5c:	682a      	ldr	r2, [r5, #0]
 800ee5e:	4b50      	ldr	r3, [pc, #320]	; (800efa0 <HAL_TIM_IC_ConfigChannel+0x29c>)
 800ee60:	4950      	ldr	r1, [pc, #320]	; (800efa4 <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800ee62:	429a      	cmp	r2, r3
 800ee64:	bf18      	it	ne
 800ee66:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ee6a:	484f      	ldr	r0, [pc, #316]	; (800efa8 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800ee6c:	bf14      	ite	ne
 800ee6e:	2301      	movne	r3, #1
 800ee70:	2300      	moveq	r3, #0
 800ee72:	428a      	cmp	r2, r1
 800ee74:	bf0c      	ite	eq
 800ee76:	2300      	moveq	r3, #0
 800ee78:	f003 0301 	andne.w	r3, r3, #1
 800ee7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ee80:	4282      	cmp	r2, r0
 800ee82:	bf0c      	ite	eq
 800ee84:	2300      	moveq	r3, #0
 800ee86:	f003 0301 	andne.w	r3, r3, #1
 800ee8a:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ee8e:	428a      	cmp	r2, r1
 800ee90:	bf0c      	ite	eq
 800ee92:	2300      	moveq	r3, #0
 800ee94:	f003 0301 	andne.w	r3, r3, #1
 800ee98:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800ee9c:	4282      	cmp	r2, r0
 800ee9e:	bf0c      	ite	eq
 800eea0:	2300      	moveq	r3, #0
 800eea2:	f003 0301 	andne.w	r3, r3, #1
 800eea6:	428a      	cmp	r2, r1
 800eea8:	bf0c      	ite	eq
 800eeaa:	2300      	moveq	r3, #0
 800eeac:	f003 0301 	andne.w	r3, r3, #1
 800eeb0:	b11b      	cbz	r3, 800eeba <HAL_TIM_IC_ConfigChannel+0x1b6>
 800eeb2:	4b41      	ldr	r3, [pc, #260]	; (800efb8 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	f040 80d6 	bne.w	800f066 <HAL_TIM_IC_ConfigChannel+0x362>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eeba:	6a11      	ldr	r1, [r2, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800eebc:	2000      	movs	r0, #0
    TIM_TI2_SetConfig(htim->Instance,
 800eebe:	6867      	ldr	r7, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eec0:	f021 0110 	bic.w	r1, r1, #16
    TIM_TI2_SetConfig(htim->Instance,
 800eec4:	6826      	ldr	r6, [r4, #0]
 800eec6:	68e3      	ldr	r3, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eec8:	6211      	str	r1, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800eeca:	0136      	lsls	r6, r6, #4
  tmpccmr1 = TIMx->CCMR1;
 800eecc:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800eece:	031b      	lsls	r3, r3, #12
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800eed0:	f006 06a0 	and.w	r6, r6, #160	; 0xa0
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800eed4:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800eed6:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800eeda:	b29b      	uxth	r3, r3
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800eedc:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer = TIMx->CCER;
 800eee0:	6a17      	ldr	r7, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eee2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eee6:	f027 07a0 	bic.w	r7, r7, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800eeea:	430b      	orrs	r3, r1
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800eeec:	433e      	orrs	r6, r7
  TIMx->CCMR1 = tmpccmr1 ;
 800eeee:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800eef0:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800eef2:	6991      	ldr	r1, [r2, #24]
 800eef4:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800eef8:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800eefa:	6993      	ldr	r3, [r2, #24]
 800eefc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800ef00:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 800ef02:	2300      	movs	r3, #0
 800ef04:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800ef08:	e76e      	b.n	800ede8 <HAL_TIM_IC_ConfigChannel+0xe4>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800ef0a:	682b      	ldr	r3, [r5, #0]
 800ef0c:	4a24      	ldr	r2, [pc, #144]	; (800efa0 <HAL_TIM_IC_ConfigChannel+0x29c>)
 800ef0e:	4925      	ldr	r1, [pc, #148]	; (800efa4 <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800ef10:	4293      	cmp	r3, r2
 800ef12:	bf18      	it	ne
 800ef14:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ef18:	4823      	ldr	r0, [pc, #140]	; (800efa8 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800ef1a:	bf14      	ite	ne
 800ef1c:	2201      	movne	r2, #1
 800ef1e:	2200      	moveq	r2, #0
 800ef20:	428b      	cmp	r3, r1
 800ef22:	bf0c      	ite	eq
 800ef24:	2200      	moveq	r2, #0
 800ef26:	f002 0201 	andne.w	r2, r2, #1
 800ef2a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef2e:	4283      	cmp	r3, r0
 800ef30:	bf0c      	ite	eq
 800ef32:	2200      	moveq	r2, #0
 800ef34:	f002 0201 	andne.w	r2, r2, #1
 800ef38:	428b      	cmp	r3, r1
 800ef3a:	bf0c      	ite	eq
 800ef3c:	2200      	moveq	r2, #0
 800ef3e:	f002 0201 	andne.w	r2, r2, #1
 800ef42:	b142      	cbz	r2, 800ef56 <HAL_TIM_IC_ConfigChannel+0x252>
 800ef44:	4a1d      	ldr	r2, [pc, #116]	; (800efbc <HAL_TIM_IC_ConfigChannel+0x2b8>)
 800ef46:	4293      	cmp	r3, r2
 800ef48:	d005      	beq.n	800ef56 <HAL_TIM_IC_ConfigChannel+0x252>
 800ef4a:	f241 017a 	movw	r1, #4218	; 0x107a
 800ef4e:	4819      	ldr	r0, [pc, #100]	; (800efb4 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800ef50:	f7f4 fe44 	bl	8003bdc <assert_failed>
 800ef54:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ef56:	6a19      	ldr	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800ef58:	2000      	movs	r0, #0
    TIM_TI4_SetConfig(htim->Instance,
 800ef5a:	6867      	ldr	r7, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ef5c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800ef60:	6826      	ldr	r6, [r4, #0]
 800ef62:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ef64:	6219      	str	r1, [r3, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ef66:	0336      	lsls	r6, r6, #12
  tmpccmr2 = TIMx->CCMR2;
 800ef68:	69d9      	ldr	r1, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ef6a:	0312      	lsls	r2, r2, #12
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ef6c:	f406 4620 	and.w	r6, r6, #40960	; 0xa000
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ef70:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ef72:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ef76:	b292      	uxth	r2, r2
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ef78:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer = TIMx->CCER;
 800ef7c:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ef7e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ef82:	f427 4720 	bic.w	r7, r7, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ef86:	430a      	orrs	r2, r1
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ef88:	433e      	orrs	r6, r7
  TIMx->CCMR2 = tmpccmr2;
 800ef8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ef8c:	621e      	str	r6, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800ef8e:	69d9      	ldr	r1, [r3, #28]
 800ef90:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800ef94:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ef96:	69da      	ldr	r2, [r3, #28]
 800ef98:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800ef9c:	61da      	str	r2, [r3, #28]
 800ef9e:	e720      	b.n	800ede2 <HAL_TIM_IC_ConfigChannel+0xde>
 800efa0:	40010000 	.word	0x40010000
 800efa4:	40000400 	.word	0x40000400
 800efa8:	40000800 	.word	0x40000800
 800efac:	40000c00 	.word	0x40000c00
 800efb0:	40002000 	.word	0x40002000
 800efb4:	08028dbc 	.word	0x08028dbc
 800efb8:	40001800 	.word	0x40001800
 800efbc:	40010400 	.word	0x40010400
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800efc0:	682b      	ldr	r3, [r5, #0]
 800efc2:	4a2c      	ldr	r2, [pc, #176]	; (800f074 <HAL_TIM_IC_ConfigChannel+0x370>)
 800efc4:	492c      	ldr	r1, [pc, #176]	; (800f078 <HAL_TIM_IC_ConfigChannel+0x374>)
 800efc6:	4293      	cmp	r3, r2
 800efc8:	bf18      	it	ne
 800efca:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800efce:	482b      	ldr	r0, [pc, #172]	; (800f07c <HAL_TIM_IC_ConfigChannel+0x378>)
 800efd0:	bf14      	ite	ne
 800efd2:	2201      	movne	r2, #1
 800efd4:	2200      	moveq	r2, #0
 800efd6:	428b      	cmp	r3, r1
 800efd8:	bf0c      	ite	eq
 800efda:	2200      	moveq	r2, #0
 800efdc:	f002 0201 	andne.w	r2, r2, #1
 800efe0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800efe4:	4283      	cmp	r3, r0
 800efe6:	bf0c      	ite	eq
 800efe8:	2200      	moveq	r2, #0
 800efea:	f002 0201 	andne.w	r2, r2, #1
 800efee:	428b      	cmp	r3, r1
 800eff0:	bf0c      	ite	eq
 800eff2:	2200      	moveq	r2, #0
 800eff4:	f002 0201 	andne.w	r2, r2, #1
 800eff8:	b112      	cbz	r2, 800f000 <HAL_TIM_IC_ConfigChannel+0x2fc>
 800effa:	4a21      	ldr	r2, [pc, #132]	; (800f080 <HAL_TIM_IC_ConfigChannel+0x37c>)
 800effc:	4293      	cmp	r3, r2
 800effe:	d12b      	bne.n	800f058 <HAL_TIM_IC_ConfigChannel+0x354>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f000:	6a1f      	ldr	r7, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800f002:	2000      	movs	r0, #0
    TIM_TI3_SetConfig(htim->Instance,
 800f004:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f006:	f427 7780 	bic.w	r7, r7, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800f00a:	6861      	ldr	r1, [r4, #4]
 800f00c:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f00e:	0236      	lsls	r6, r6, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f010:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f012:	69df      	ldr	r7, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f014:	0112      	lsls	r2, r2, #4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f016:	f406 6620 	and.w	r6, r6, #2560	; 0xa00
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f01a:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f01c:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f020:	b2d2      	uxtb	r2, r2
  tmpccmr2 |= TIM_ICSelection;
 800f022:	4339      	orrs	r1, r7
  tmpccer = TIMx->CCER;
 800f024:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f026:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f02a:	f427 6720 	bic.w	r7, r7, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f02e:	430a      	orrs	r2, r1
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f030:	433e      	orrs	r6, r7
  TIMx->CCMR2 = tmpccmr2;
 800f032:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800f034:	621e      	str	r6, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f036:	69d9      	ldr	r1, [r3, #28]
 800f038:	f021 010c 	bic.w	r1, r1, #12
 800f03c:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f03e:	69da      	ldr	r2, [r3, #28]
 800f040:	4322      	orrs	r2, r4
 800f042:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800f044:	2300      	movs	r3, #0
 800f046:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800f04a:	e6cd      	b.n	800ede8 <HAL_TIM_IC_ConfigChannel+0xe4>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f04c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800f050:	480c      	ldr	r0, [pc, #48]	; (800f084 <HAL_TIM_IC_ConfigChannel+0x380>)
 800f052:	f7f4 fdc3 	bl	8003bdc <assert_failed>
 800f056:	e6a3      	b.n	800eda0 <HAL_TIM_IC_ConfigChannel+0x9c>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f058:	f241 016a 	movw	r1, #4202	; 0x106a
 800f05c:	4809      	ldr	r0, [pc, #36]	; (800f084 <HAL_TIM_IC_ConfigChannel+0x380>)
 800f05e:	f7f4 fdbd 	bl	8003bdc <assert_failed>
 800f062:	682b      	ldr	r3, [r5, #0]
 800f064:	e7cc      	b.n	800f000 <HAL_TIM_IC_ConfigChannel+0x2fc>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f066:	f241 015a 	movw	r1, #4186	; 0x105a
 800f06a:	4806      	ldr	r0, [pc, #24]	; (800f084 <HAL_TIM_IC_ConfigChannel+0x380>)
 800f06c:	f7f4 fdb6 	bl	8003bdc <assert_failed>
 800f070:	682a      	ldr	r2, [r5, #0]
 800f072:	e722      	b.n	800eeba <HAL_TIM_IC_ConfigChannel+0x1b6>
 800f074:	40010000 	.word	0x40010000
 800f078:	40000400 	.word	0x40000400
 800f07c:	40000800 	.word	0x40000800
 800f080:	40010400 	.word	0x40010400
 800f084:	08028dbc 	.word	0x08028dbc

0800f088 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f088:	4b2b      	ldr	r3, [pc, #172]	; (800f138 <TIM_CCxChannelCmd+0xb0>)
 800f08a:	4298      	cmp	r0, r3
{
 800f08c:	b530      	push	{r4, r5, lr}
 800f08e:	4604      	mov	r4, r0
 800f090:	b083      	sub	sp, #12
 800f092:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f094:	d031      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f096:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800f09a:	d02e      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f09c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800f0a0:	4298      	cmp	r0, r3
 800f0a2:	d02a      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0a8:	4298      	cmp	r0, r3
 800f0aa:	d026      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0b0:	4298      	cmp	r0, r3
 800f0b2:	d022      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0b4:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 800f0b8:	4298      	cmp	r0, r3
 800f0ba:	d01e      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0bc:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800f0c0:	4298      	cmp	r0, r3
 800f0c2:	d01a      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0c8:	4298      	cmp	r0, r3
 800f0ca:	d016      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0d0:	4298      	cmp	r0, r3
 800f0d2:	d012      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0d4:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800f0d8:	4298      	cmp	r0, r3
 800f0da:	d00e      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0e0:	4298      	cmp	r0, r3
 800f0e2:	d00a      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f0e8:	4298      	cmp	r0, r3
 800f0ea:	d006      	beq.n	800f0fa <TIM_CCxChannelCmd+0x72>
 800f0ec:	f641 6199 	movw	r1, #7833	; 0x1e99
 800f0f0:	4812      	ldr	r0, [pc, #72]	; (800f13c <TIM_CCxChannelCmd+0xb4>)
 800f0f2:	9201      	str	r2, [sp, #4]
 800f0f4:	f7f4 fd72 	bl	8003bdc <assert_failed>
 800f0f8:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800f0fa:	2d14      	cmp	r5, #20
 800f0fc:	d90f      	bls.n	800f11e <TIM_CCxChannelCmd+0x96>
 800f0fe:	2d3c      	cmp	r5, #60	; 0x3c
 800f100:	d111      	bne.n	800f126 <TIM_CCxChannelCmd+0x9e>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f102:	f005 051f 	and.w	r5, r5, #31
 800f106:	2001      	movs	r0, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f108:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f10a:	40a8      	lsls	r0, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f10c:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 800f10e:	ea23 0300 	bic.w	r3, r3, r0
 800f112:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f114:	6a25      	ldr	r5, [r4, #32]
 800f116:	4315      	orrs	r5, r2
 800f118:	6225      	str	r5, [r4, #32]
}
 800f11a:	b003      	add	sp, #12
 800f11c:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800f11e:	4b08      	ldr	r3, [pc, #32]	; (800f140 <TIM_CCxChannelCmd+0xb8>)
 800f120:	40eb      	lsrs	r3, r5
 800f122:	07db      	lsls	r3, r3, #31
 800f124:	d4ed      	bmi.n	800f102 <TIM_CCxChannelCmd+0x7a>
 800f126:	f641 619a 	movw	r1, #7834	; 0x1e9a
 800f12a:	4804      	ldr	r0, [pc, #16]	; (800f13c <TIM_CCxChannelCmd+0xb4>)
 800f12c:	9201      	str	r2, [sp, #4]
 800f12e:	f7f4 fd55 	bl	8003bdc <assert_failed>
 800f132:	9a01      	ldr	r2, [sp, #4]
 800f134:	e7e5      	b.n	800f102 <TIM_CCxChannelCmd+0x7a>
 800f136:	bf00      	nop
 800f138:	40010000 	.word	0x40010000
 800f13c:	08028dbc 	.word	0x08028dbc
 800f140:	00111111 	.word	0x00111111

0800f144 <HAL_TIM_IC_Start_DMA>:
{
 800f144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f148:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f14a:	460d      	mov	r5, r1
{
 800f14c:	4617      	mov	r7, r2
 800f14e:	4698      	mov	r8, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f150:	2900      	cmp	r1, #0
 800f152:	f040 8089 	bne.w	800f268 <HAL_TIM_IC_Start_DMA+0x124>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f156:	6803      	ldr	r3, [r0, #0]
 800f158:	4a97      	ldr	r2, [pc, #604]	; (800f3b8 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f15a:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f15e:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f160:	f890 9044 	ldrb.w	r9, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f164:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f166:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f16a:	d036      	beq.n	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f16c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f170:	d033      	beq.n	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f172:	4a92      	ldr	r2, [pc, #584]	; (800f3bc <HAL_TIM_IC_Start_DMA+0x278>)
 800f174:	4293      	cmp	r3, r2
 800f176:	d030      	beq.n	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f178:	4a91      	ldr	r2, [pc, #580]	; (800f3c0 <HAL_TIM_IC_Start_DMA+0x27c>)
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d068      	beq.n	800f250 <HAL_TIM_IC_Start_DMA+0x10c>
 800f17e:	4a91      	ldr	r2, [pc, #580]	; (800f3c4 <HAL_TIM_IC_Start_DMA+0x280>)
 800f180:	4293      	cmp	r3, r2
 800f182:	d065      	beq.n	800f250 <HAL_TIM_IC_Start_DMA+0x10c>
 800f184:	4a90      	ldr	r2, [pc, #576]	; (800f3c8 <HAL_TIM_IC_Start_DMA+0x284>)
 800f186:	4293      	cmp	r3, r2
 800f188:	f040 80be 	bne.w	800f308 <HAL_TIM_IC_Start_DMA+0x1c4>
 800f18c:	2d14      	cmp	r5, #20
 800f18e:	d864      	bhi.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
 800f190:	4a8e      	ldr	r2, [pc, #568]	; (800f3cc <HAL_TIM_IC_Start_DMA+0x288>)
 800f192:	40ea      	lsrs	r2, r5
 800f194:	07d2      	lsls	r2, r2, #31
 800f196:	d560      	bpl.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800f198:	4987      	ldr	r1, [pc, #540]	; (800f3b8 <HAL_TIM_IC_Start_DMA+0x274>)
 800f19a:	4a88      	ldr	r2, [pc, #544]	; (800f3bc <HAL_TIM_IC_Start_DMA+0x278>)
 800f19c:	428b      	cmp	r3, r1
 800f19e:	bf18      	it	ne
 800f1a0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f1a4:	4886      	ldr	r0, [pc, #536]	; (800f3c0 <HAL_TIM_IC_Start_DMA+0x27c>)
 800f1a6:	bf14      	ite	ne
 800f1a8:	2101      	movne	r1, #1
 800f1aa:	2100      	moveq	r1, #0
 800f1ac:	4293      	cmp	r3, r2
 800f1ae:	bf0c      	ite	eq
 800f1b0:	2100      	moveq	r1, #0
 800f1b2:	f001 0101 	andne.w	r1, r1, #1
 800f1b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f1ba:	4283      	cmp	r3, r0
 800f1bc:	bf0c      	ite	eq
 800f1be:	2100      	moveq	r1, #0
 800f1c0:	f001 0101 	andne.w	r1, r1, #1
 800f1c4:	4293      	cmp	r3, r2
 800f1c6:	bf0c      	ite	eq
 800f1c8:	2100      	moveq	r1, #0
 800f1ca:	f001 0101 	andne.w	r1, r1, #1
 800f1ce:	b121      	cbz	r1, 800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f1d0:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800f1d4:	4293      	cmp	r3, r2
 800f1d6:	f040 808d 	bne.w	800f2f4 <HAL_TIM_IC_Start_DMA+0x1b0>
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800f1da:	2e02      	cmp	r6, #2
 800f1dc:	d069      	beq.n	800f2b2 <HAL_TIM_IC_Start_DMA+0x16e>
 800f1de:	f1b9 0f02 	cmp.w	r9, #2
 800f1e2:	d066      	beq.n	800f2b2 <HAL_TIM_IC_Start_DMA+0x16e>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800f1e4:	2e01      	cmp	r6, #1
 800f1e6:	d106      	bne.n	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
 800f1e8:	f1b9 0f01 	cmp.w	r9, #1
 800f1ec:	d103      	bne.n	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
    if ((pData == NULL) && (Length > 0U))
 800f1ee:	b92f      	cbnz	r7, 800f1fc <HAL_TIM_IC_Start_DMA+0xb8>
 800f1f0:	f1b8 0f00 	cmp.w	r8, #0
 800f1f4:	d002      	beq.n	800f1fc <HAL_TIM_IC_Start_DMA+0xb8>
    return HAL_ERROR;
 800f1f6:	2001      	movs	r0, #1
}
 800f1f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f1fc:	2302      	movs	r3, #2
 800f1fe:	2d00      	cmp	r5, #0
 800f200:	d05a      	beq.n	800f2b8 <HAL_TIM_IC_Start_DMA+0x174>
 800f202:	2d04      	cmp	r5, #4
 800f204:	f000 80b9 	beq.w	800f37a <HAL_TIM_IC_Start_DMA+0x236>
 800f208:	2d08      	cmp	r5, #8
 800f20a:	f000 8156 	beq.w	800f4ba <HAL_TIM_IC_Start_DMA+0x376>
 800f20e:	2d0c      	cmp	r5, #12
 800f210:	f000 8134 	beq.w	800f47c <HAL_TIM_IC_Start_DMA+0x338>
 800f214:	2d10      	cmp	r5, #16
 800f216:	f000 80ef 	beq.w	800f3f8 <HAL_TIM_IC_Start_DMA+0x2b4>
 800f21a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f21e:	2201      	movs	r2, #1
 800f220:	4629      	mov	r1, r5
 800f222:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f224:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f228:	f7ff ff2e 	bl	800f088 <TIM_CCxChannelCmd>
  switch (Channel)
 800f22c:	2d0c      	cmp	r5, #12
 800f22e:	f200 80ec 	bhi.w	800f40a <HAL_TIM_IC_Start_DMA+0x2c6>
 800f232:	e8df f015 	tbh	[pc, r5, lsl #1]
 800f236:	004a      	.short	0x004a
 800f238:	00ea00ea 	.word	0x00ea00ea
 800f23c:	00ab00ea 	.word	0x00ab00ea
 800f240:	00ea00ea 	.word	0x00ea00ea
 800f244:	014b00ea 	.word	0x014b00ea
 800f248:	00ea00ea 	.word	0x00ea00ea
 800f24c:	012c00ea 	.word	0x012c00ea
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f250:	f035 0204 	bics.w	r2, r5, #4
 800f254:	d0a0      	beq.n	800f198 <HAL_TIM_IC_Start_DMA+0x54>
 800f256:	2a08      	cmp	r2, #8
 800f258:	d09e      	beq.n	800f198 <HAL_TIM_IC_Start_DMA+0x54>
 800f25a:	f640 114a 	movw	r1, #2378	; 0x94a
 800f25e:	485c      	ldr	r0, [pc, #368]	; (800f3d0 <HAL_TIM_IC_Start_DMA+0x28c>)
 800f260:	f7f4 fcbc 	bl	8003bdc <assert_failed>
 800f264:	6823      	ldr	r3, [r4, #0]
 800f266:	e797      	b.n	800f198 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f268:	2904      	cmp	r1, #4
 800f26a:	d054      	beq.n	800f316 <HAL_TIM_IC_Start_DMA+0x1d2>
 800f26c:	2908      	cmp	r1, #8
 800f26e:	d07e      	beq.n	800f36e <HAL_TIM_IC_Start_DMA+0x22a>
 800f270:	290c      	cmp	r1, #12
 800f272:	d045      	beq.n	800f300 <HAL_TIM_IC_Start_DMA+0x1bc>
 800f274:	2910      	cmp	r1, #16
 800f276:	f000 813f 	beq.w	800f4f8 <HAL_TIM_IC_Start_DMA+0x3b4>
 800f27a:	f890 6043 	ldrb.w	r6, [r0, #67]	; 0x43
 800f27e:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f280:	6823      	ldr	r3, [r4, #0]
 800f282:	4a4d      	ldr	r2, [pc, #308]	; (800f3b8 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f284:	f894 9047 	ldrb.w	r9, [r4, #71]	; 0x47
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f288:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f28a:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f28e:	d05c      	beq.n	800f34a <HAL_TIM_IC_Start_DMA+0x206>
 800f290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f294:	d04e      	beq.n	800f334 <HAL_TIM_IC_Start_DMA+0x1f0>
 800f296:	4a49      	ldr	r2, [pc, #292]	; (800f3bc <HAL_TIM_IC_Start_DMA+0x278>)
 800f298:	4293      	cmp	r3, r2
 800f29a:	f47f af6d 	bne.w	800f178 <HAL_TIM_IC_Start_DMA+0x34>
 800f29e:	f035 020c 	bics.w	r2, r5, #12
 800f2a2:	d09a      	beq.n	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f2a4:	4a4b      	ldr	r2, [pc, #300]	; (800f3d4 <HAL_TIM_IC_Start_DMA+0x290>)
 800f2a6:	4293      	cmp	r3, r2
 800f2a8:	d1d7      	bne.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
 800f2aa:	2d00      	cmp	r5, #0
 800f2ac:	f43f af74 	beq.w	800f198 <HAL_TIM_IC_Start_DMA+0x54>
 800f2b0:	e7d3      	b.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
    return HAL_BUSY;
 800f2b2:	2002      	movs	r0, #2
}
 800f2b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f2b8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f2bc:	4629      	mov	r1, r5
 800f2be:	2201      	movs	r2, #1
 800f2c0:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f2c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f2c6:	f7ff fedf 	bl	800f088 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800f2ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800f2cc:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800f2ce:	4d42      	ldr	r5, [pc, #264]	; (800f3d8 <HAL_TIM_IC_Start_DMA+0x294>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800f2d0:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800f2d2:	4942      	ldr	r1, [pc, #264]	; (800f3dc <HAL_TIM_IC_Start_DMA+0x298>)
 800f2d4:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800f2d8:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f2da:	4d41      	ldr	r5, [pc, #260]	; (800f3e0 <HAL_TIM_IC_Start_DMA+0x29c>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800f2dc:	3134      	adds	r1, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f2de:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800f2e0:	f7f8 fbe0 	bl	8007aa4 <HAL_DMA_Start_IT>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	d186      	bne.n	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f2e8:	6822      	ldr	r2, [r4, #0]
 800f2ea:	68d3      	ldr	r3, [r2, #12]
 800f2ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f2f0:	60d3      	str	r3, [r2, #12]
      break;
 800f2f2:	e08c      	b.n	800f40e <HAL_TIM_IC_Start_DMA+0x2ca>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800f2f4:	f640 114b 	movw	r1, #2379	; 0x94b
 800f2f8:	4835      	ldr	r0, [pc, #212]	; (800f3d0 <HAL_TIM_IC_Start_DMA+0x28c>)
 800f2fa:	f7f4 fc6f 	bl	8003bdc <assert_failed>
 800f2fe:	e76c      	b.n	800f1da <HAL_TIM_IC_Start_DMA+0x96>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f300:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 800f304:	b2f6      	uxtb	r6, r6
 800f306:	e7bb      	b.n	800f280 <HAL_TIM_IC_Start_DMA+0x13c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f308:	4a36      	ldr	r2, [pc, #216]	; (800f3e4 <HAL_TIM_IC_Start_DMA+0x2a0>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	d125      	bne.n	800f35a <HAL_TIM_IC_Start_DMA+0x216>
 800f30e:	f035 0204 	bics.w	r2, r5, #4
 800f312:	d1a2      	bne.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
 800f314:	e740      	b.n	800f198 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f316:	f890 603f 	ldrb.w	r6, [r0, #63]	; 0x3f
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f31a:	6803      	ldr	r3, [r0, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f31c:	f890 9045 	ldrb.w	r9, [r0, #69]	; 0x45
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f320:	4a25      	ldr	r2, [pc, #148]	; (800f3b8 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f322:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f324:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f328:	4293      	cmp	r3, r2
 800f32a:	f43f af56 	beq.w	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f32e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f332:	d1b0      	bne.n	800f296 <HAL_TIM_IC_Start_DMA+0x152>
 800f334:	f035 020c 	bics.w	r2, r5, #12
 800f338:	f43f af4f 	beq.w	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f33c:	4a2a      	ldr	r2, [pc, #168]	; (800f3e8 <HAL_TIM_IC_Start_DMA+0x2a4>)
 800f33e:	4293      	cmp	r3, r2
 800f340:	d1b0      	bne.n	800f2a4 <HAL_TIM_IC_Start_DMA+0x160>
 800f342:	2d00      	cmp	r5, #0
 800f344:	f43f af28 	beq.w	800f198 <HAL_TIM_IC_Start_DMA+0x54>
 800f348:	e787      	b.n	800f25a <HAL_TIM_IC_Start_DMA+0x116>
 800f34a:	f025 0204 	bic.w	r2, r5, #4
 800f34e:	2a08      	cmp	r2, #8
 800f350:	f43f af43 	beq.w	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f354:	2a10      	cmp	r2, #16
 800f356:	f43f af40 	beq.w	800f1da <HAL_TIM_IC_Start_DMA+0x96>
 800f35a:	4a24      	ldr	r2, [pc, #144]	; (800f3ec <HAL_TIM_IC_Start_DMA+0x2a8>)
 800f35c:	4293      	cmp	r3, r2
 800f35e:	d0a4      	beq.n	800f2aa <HAL_TIM_IC_Start_DMA+0x166>
 800f360:	4a23      	ldr	r2, [pc, #140]	; (800f3f0 <HAL_TIM_IC_Start_DMA+0x2ac>)
 800f362:	4293      	cmp	r3, r2
 800f364:	d0a1      	beq.n	800f2aa <HAL_TIM_IC_Start_DMA+0x166>
 800f366:	4a23      	ldr	r2, [pc, #140]	; (800f3f4 <HAL_TIM_IC_Start_DMA+0x2b0>)
 800f368:	4293      	cmp	r3, r2
 800f36a:	d0d0      	beq.n	800f30e <HAL_TIM_IC_Start_DMA+0x1ca>
 800f36c:	e7e6      	b.n	800f33c <HAL_TIM_IC_Start_DMA+0x1f8>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f36e:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f372:	6803      	ldr	r3, [r0, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800f374:	f890 9046 	ldrb.w	r9, [r0, #70]	; 0x46
 800f378:	e7d2      	b.n	800f320 <HAL_TIM_IC_Start_DMA+0x1dc>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f37a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f37e:	4629      	mov	r1, r5
 800f380:	2201      	movs	r2, #1
 800f382:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f384:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f388:	f7ff fe7e 	bl	800f088 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800f38c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800f38e:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800f390:	4d11      	ldr	r5, [pc, #68]	; (800f3d8 <HAL_TIM_IC_Start_DMA+0x294>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800f392:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800f394:	4911      	ldr	r1, [pc, #68]	; (800f3dc <HAL_TIM_IC_Start_DMA+0x298>)
 800f396:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800f39a:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800f39c:	4d10      	ldr	r5, [pc, #64]	; (800f3e0 <HAL_TIM_IC_Start_DMA+0x29c>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800f39e:	3138      	adds	r1, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800f3a0:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800f3a2:	f7f8 fb7f 	bl	8007aa4 <HAL_DMA_Start_IT>
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	f47f af25 	bne.w	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800f3ac:	6822      	ldr	r2, [r4, #0]
 800f3ae:	68d3      	ldr	r3, [r2, #12]
 800f3b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f3b4:	60d3      	str	r3, [r2, #12]
      break;
 800f3b6:	e02a      	b.n	800f40e <HAL_TIM_IC_Start_DMA+0x2ca>
 800f3b8:	40010000 	.word	0x40010000
 800f3bc:	40000400 	.word	0x40000400
 800f3c0:	40000800 	.word	0x40000800
 800f3c4:	40000c00 	.word	0x40000c00
 800f3c8:	40010400 	.word	0x40010400
 800f3cc:	00111111 	.word	0x00111111
 800f3d0:	08028dbc 	.word	0x08028dbc
 800f3d4:	40002000 	.word	0x40002000
 800f3d8:	0800da85 	.word	0x0800da85
 800f3dc:	0800db1d 	.word	0x0800db1d
 800f3e0:	0800dd01 	.word	0x0800dd01
 800f3e4:	40014000 	.word	0x40014000
 800f3e8:	40001c00 	.word	0x40001c00
 800f3ec:	40014400 	.word	0x40014400
 800f3f0:	40014800 	.word	0x40014800
 800f3f4:	40001800 	.word	0x40001800
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f3f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f3fc:	4629      	mov	r1, r5
 800f3fe:	2201      	movs	r2, #1
 800f400:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f402:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f406:	f7ff fe3f 	bl	800f088 <TIM_CCxChannelCmd>
  switch (Channel)
 800f40a:	6822      	ldr	r2, [r4, #0]
      status = HAL_ERROR;
 800f40c:	2001      	movs	r0, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f40e:	4b3c      	ldr	r3, [pc, #240]	; (800f500 <HAL_TIM_IC_Start_DMA+0x3bc>)
 800f410:	4c3c      	ldr	r4, [pc, #240]	; (800f504 <HAL_TIM_IC_Start_DMA+0x3c0>)
 800f412:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800f416:	bf18      	it	ne
 800f418:	429a      	cmpne	r2, r3
 800f41a:	493b      	ldr	r1, [pc, #236]	; (800f508 <HAL_TIM_IC_Start_DMA+0x3c4>)
 800f41c:	4d3b      	ldr	r5, [pc, #236]	; (800f50c <HAL_TIM_IC_Start_DMA+0x3c8>)
 800f41e:	bf0c      	ite	eq
 800f420:	2301      	moveq	r3, #1
 800f422:	2300      	movne	r3, #0
 800f424:	42a2      	cmp	r2, r4
 800f426:	bf08      	it	eq
 800f428:	f043 0301 	orreq.w	r3, r3, #1
 800f42c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 800f430:	428a      	cmp	r2, r1
 800f432:	bf08      	it	eq
 800f434:	f043 0301 	orreq.w	r3, r3, #1
 800f438:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800f43c:	42aa      	cmp	r2, r5
 800f43e:	bf08      	it	eq
 800f440:	f043 0301 	orreq.w	r3, r3, #1
 800f444:	42a2      	cmp	r2, r4
 800f446:	bf08      	it	eq
 800f448:	f043 0301 	orreq.w	r3, r3, #1
 800f44c:	428a      	cmp	r2, r1
 800f44e:	bf08      	it	eq
 800f450:	f043 0301 	orreq.w	r3, r3, #1
 800f454:	b913      	cbnz	r3, 800f45c <HAL_TIM_IC_Start_DMA+0x318>
 800f456:	4b2e      	ldr	r3, [pc, #184]	; (800f510 <HAL_TIM_IC_Start_DMA+0x3cc>)
 800f458:	429a      	cmp	r2, r3
 800f45a:	d109      	bne.n	800f470 <HAL_TIM_IC_Start_DMA+0x32c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f45c:	6891      	ldr	r1, [r2, #8]
 800f45e:	4b2d      	ldr	r3, [pc, #180]	; (800f514 <HAL_TIM_IC_Start_DMA+0x3d0>)
 800f460:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f462:	2b06      	cmp	r3, #6
 800f464:	f43f aec8 	beq.w	800f1f8 <HAL_TIM_IC_Start_DMA+0xb4>
 800f468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f46c:	f43f aec4 	beq.w	800f1f8 <HAL_TIM_IC_Start_DMA+0xb4>
    __HAL_TIM_ENABLE(htim);
 800f470:	6813      	ldr	r3, [r2, #0]
 800f472:	f043 0301 	orr.w	r3, r3, #1
 800f476:	6013      	str	r3, [r2, #0]
}
 800f478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f47c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f480:	4629      	mov	r1, r5
 800f482:	2201      	movs	r2, #1
 800f484:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f486:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f48a:	f7ff fdfd 	bl	800f088 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800f48e:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800f490:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800f492:	4d21      	ldr	r5, [pc, #132]	; (800f518 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800f494:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800f496:	4921      	ldr	r1, [pc, #132]	; (800f51c <HAL_TIM_IC_Start_DMA+0x3d8>)
 800f498:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800f49c:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800f49e:	4d20      	ldr	r5, [pc, #128]	; (800f520 <HAL_TIM_IC_Start_DMA+0x3dc>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800f4a0:	3140      	adds	r1, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800f4a2:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800f4a4:	f7f8 fafe 	bl	8007aa4 <HAL_DMA_Start_IT>
 800f4a8:	2800      	cmp	r0, #0
 800f4aa:	f47f aea4 	bne.w	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800f4ae:	6822      	ldr	r2, [r4, #0]
 800f4b0:	68d3      	ldr	r3, [r2, #12]
 800f4b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f4b6:	60d3      	str	r3, [r2, #12]
      break;
 800f4b8:	e7a9      	b.n	800f40e <HAL_TIM_IC_Start_DMA+0x2ca>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f4ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f4be:	4629      	mov	r1, r5
 800f4c0:	2201      	movs	r2, #1
 800f4c2:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f4c4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f4c8:	f7ff fdde 	bl	800f088 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800f4cc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800f4ce:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800f4d0:	4d11      	ldr	r5, [pc, #68]	; (800f518 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800f4d2:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800f4d4:	4911      	ldr	r1, [pc, #68]	; (800f51c <HAL_TIM_IC_Start_DMA+0x3d8>)
 800f4d6:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800f4da:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800f4dc:	4d10      	ldr	r5, [pc, #64]	; (800f520 <HAL_TIM_IC_Start_DMA+0x3dc>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800f4de:	313c      	adds	r1, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800f4e0:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800f4e2:	f7f8 fadf 	bl	8007aa4 <HAL_DMA_Start_IT>
 800f4e6:	2800      	cmp	r0, #0
 800f4e8:	f47f ae85 	bne.w	800f1f6 <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800f4ec:	6822      	ldr	r2, [r4, #0]
 800f4ee:	68d3      	ldr	r3, [r2, #12]
 800f4f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f4f4:	60d3      	str	r3, [r2, #12]
      break;
 800f4f6:	e78a      	b.n	800f40e <HAL_TIM_IC_Start_DMA+0x2ca>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800f4f8:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 800f4fc:	b2f6      	uxtb	r6, r6
 800f4fe:	e6bf      	b.n	800f280 <HAL_TIM_IC_Start_DMA+0x13c>
 800f500:	40010000 	.word	0x40010000
 800f504:	40000400 	.word	0x40000400
 800f508:	40000800 	.word	0x40000800
 800f50c:	40000c00 	.word	0x40000c00
 800f510:	40001800 	.word	0x40001800
 800f514:	00010007 	.word	0x00010007
 800f518:	0800da85 	.word	0x0800da85
 800f51c:	0800db1d 	.word	0x0800db1d
 800f520:	0800dd01 	.word	0x0800dd01

0800f524 <HAL_TIM_IC_Stop_DMA>:
{
 800f524:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f526:	4b81      	ldr	r3, [pc, #516]	; (800f72c <HAL_TIM_IC_Stop_DMA+0x208>)
{
 800f528:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f52a:	6800      	ldr	r0, [r0, #0]
{
 800f52c:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f52e:	4298      	cmp	r0, r3
 800f530:	f000 80cb 	beq.w	800f6ca <HAL_TIM_IC_Stop_DMA+0x1a6>
 800f534:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800f538:	d055      	beq.n	800f5e6 <HAL_TIM_IC_Stop_DMA+0xc2>
 800f53a:	4b7d      	ldr	r3, [pc, #500]	; (800f730 <HAL_TIM_IC_Stop_DMA+0x20c>)
 800f53c:	4298      	cmp	r0, r3
 800f53e:	d052      	beq.n	800f5e6 <HAL_TIM_IC_Stop_DMA+0xc2>
 800f540:	4b7c      	ldr	r3, [pc, #496]	; (800f734 <HAL_TIM_IC_Stop_DMA+0x210>)
 800f542:	4298      	cmp	r0, r3
 800f544:	d04f      	beq.n	800f5e6 <HAL_TIM_IC_Stop_DMA+0xc2>
 800f546:	4b7c      	ldr	r3, [pc, #496]	; (800f738 <HAL_TIM_IC_Stop_DMA+0x214>)
 800f548:	4298      	cmp	r0, r3
 800f54a:	d04c      	beq.n	800f5e6 <HAL_TIM_IC_Stop_DMA+0xc2>
 800f54c:	4b7b      	ldr	r3, [pc, #492]	; (800f73c <HAL_TIM_IC_Stop_DMA+0x218>)
 800f54e:	4298      	cmp	r0, r3
 800f550:	f000 80bb 	beq.w	800f6ca <HAL_TIM_IC_Stop_DMA+0x1a6>
 800f554:	4b7a      	ldr	r3, [pc, #488]	; (800f740 <HAL_TIM_IC_Stop_DMA+0x21c>)
 800f556:	4298      	cmp	r0, r3
 800f558:	d00c      	beq.n	800f574 <HAL_TIM_IC_Stop_DMA+0x50>
 800f55a:	4b7a      	ldr	r3, [pc, #488]	; (800f744 <HAL_TIM_IC_Stop_DMA+0x220>)
 800f55c:	4298      	cmp	r0, r3
 800f55e:	f000 80d8 	beq.w	800f712 <HAL_TIM_IC_Stop_DMA+0x1ee>
 800f562:	4b79      	ldr	r3, [pc, #484]	; (800f748 <HAL_TIM_IC_Stop_DMA+0x224>)
 800f564:	4298      	cmp	r0, r3
 800f566:	f000 80d4 	beq.w	800f712 <HAL_TIM_IC_Stop_DMA+0x1ee>
 800f56a:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800f56e:	4298      	cmp	r0, r3
 800f570:	f040 80c8 	bne.w	800f704 <HAL_TIM_IC_Stop_DMA+0x1e0>
 800f574:	f035 0304 	bics.w	r3, r5, #4
 800f578:	f000 80ce 	beq.w	800f718 <HAL_TIM_IC_Stop_DMA+0x1f4>
 800f57c:	f640 11e5 	movw	r1, #2533	; 0x9e5
 800f580:	4872      	ldr	r0, [pc, #456]	; (800f74c <HAL_TIM_IC_Stop_DMA+0x228>)
 800f582:	f7f4 fb2b 	bl	8003bdc <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800f586:	6820      	ldr	r0, [r4, #0]
 800f588:	4b68      	ldr	r3, [pc, #416]	; (800f72c <HAL_TIM_IC_Stop_DMA+0x208>)
 800f58a:	4a69      	ldr	r2, [pc, #420]	; (800f730 <HAL_TIM_IC_Stop_DMA+0x20c>)
 800f58c:	4298      	cmp	r0, r3
 800f58e:	bf18      	it	ne
 800f590:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f594:	4967      	ldr	r1, [pc, #412]	; (800f734 <HAL_TIM_IC_Stop_DMA+0x210>)
 800f596:	bf14      	ite	ne
 800f598:	2301      	movne	r3, #1
 800f59a:	2300      	moveq	r3, #0
 800f59c:	4290      	cmp	r0, r2
 800f59e:	bf0c      	ite	eq
 800f5a0:	2300      	moveq	r3, #0
 800f5a2:	f003 0301 	andne.w	r3, r3, #1
 800f5a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f5aa:	4288      	cmp	r0, r1
 800f5ac:	bf0c      	ite	eq
 800f5ae:	2300      	moveq	r3, #0
 800f5b0:	f003 0301 	andne.w	r3, r3, #1
 800f5b4:	4290      	cmp	r0, r2
 800f5b6:	bf0c      	ite	eq
 800f5b8:	2300      	moveq	r3, #0
 800f5ba:	f003 0301 	andne.w	r3, r3, #1
 800f5be:	b11b      	cbz	r3, 800f5c8 <HAL_TIM_IC_Stop_DMA+0xa4>
 800f5c0:	4b5e      	ldr	r3, [pc, #376]	; (800f73c <HAL_TIM_IC_Stop_DMA+0x218>)
 800f5c2:	4298      	cmp	r0, r3
 800f5c4:	f040 80a8 	bne.w	800f718 <HAL_TIM_IC_Stop_DMA+0x1f4>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	4629      	mov	r1, r5
 800f5cc:	f7ff fd5c 	bl	800f088 <TIM_CCxChannelCmd>
  switch (Channel)
 800f5d0:	2d0c      	cmp	r5, #12
 800f5d2:	d80c      	bhi.n	800f5ee <HAL_TIM_IC_Stop_DMA+0xca>
 800f5d4:	e8df f005 	tbb	[pc, r5]
 800f5d8:	0b0b0b0d 	.word	0x0b0b0b0d
 800f5dc:	0b0b0b64 	.word	0x0b0b0b64
 800f5e0:	0b0b0b4a 	.word	0x0b0b0b4a
 800f5e4:	22          	.byte	0x22
 800f5e5:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f5e6:	f035 030c 	bics.w	r3, r5, #12
 800f5ea:	d1c7      	bne.n	800f57c <HAL_TIM_IC_Stop_DMA+0x58>
 800f5ec:	e7ec      	b.n	800f5c8 <HAL_TIM_IC_Stop_DMA+0xa4>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f5ee:	2001      	movs	r0, #1
}
 800f5f0:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800f5f2:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800f5f4:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800f5f6:	68d3      	ldr	r3, [r2, #12]
 800f5f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f5fc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800f5fe:	f7f8 faf5 	bl	8007bec <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800f602:	6823      	ldr	r3, [r4, #0]
 800f604:	f241 1211 	movw	r2, #4369	; 0x1111
 800f608:	6a19      	ldr	r1, [r3, #32]
 800f60a:	4211      	tst	r1, r2
 800f60c:	d06c      	beq.n	800f6e8 <HAL_TIM_IC_Stop_DMA+0x1c4>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f60e:	2301      	movs	r3, #1
 800f610:	2000      	movs	r0, #0
 800f612:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f616:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800f61a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800f61c:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800f61e:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800f620:	68d3      	ldr	r3, [r2, #12]
 800f622:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f626:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800f628:	f7f8 fae0 	bl	8007bec <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800f62c:	6823      	ldr	r3, [r4, #0]
 800f62e:	f241 1211 	movw	r2, #4369	; 0x1111
 800f632:	6a19      	ldr	r1, [r3, #32]
 800f634:	4211      	tst	r1, r2
 800f636:	d161      	bne.n	800f6fc <HAL_TIM_IC_Stop_DMA+0x1d8>
 800f638:	6a19      	ldr	r1, [r3, #32]
 800f63a:	f240 4244 	movw	r2, #1092	; 0x444
 800f63e:	4211      	tst	r1, r2
 800f640:	d15c      	bne.n	800f6fc <HAL_TIM_IC_Stop_DMA+0x1d8>
 800f642:	681a      	ldr	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f644:	2d04      	cmp	r5, #4
    __HAL_TIM_DISABLE(htim);
 800f646:	f022 0201 	bic.w	r2, r2, #1
 800f64a:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f64c:	d036      	beq.n	800f6bc <HAL_TIM_IC_Stop_DMA+0x198>
 800f64e:	2d08      	cmp	r5, #8
 800f650:	d01f      	beq.n	800f692 <HAL_TIM_IC_Stop_DMA+0x16e>
 800f652:	2d0c      	cmp	r5, #12
 800f654:	d052      	beq.n	800f6fc <HAL_TIM_IC_Stop_DMA+0x1d8>
 800f656:	2d10      	cmp	r5, #16
 800f658:	f04f 0301 	mov.w	r3, #1
 800f65c:	d063      	beq.n	800f726 <HAL_TIM_IC_Stop_DMA+0x202>
 800f65e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f662:	2301      	movs	r3, #1
 800f664:	2000      	movs	r0, #0
 800f666:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
}
 800f66a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800f66c:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800f66e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800f670:	68d3      	ldr	r3, [r2, #12]
 800f672:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f676:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800f678:	f7f8 fab8 	bl	8007bec <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800f67c:	6823      	ldr	r3, [r4, #0]
 800f67e:	f241 1211 	movw	r2, #4369	; 0x1111
 800f682:	6a19      	ldr	r1, [r3, #32]
 800f684:	4211      	tst	r1, r2
 800f686:	d104      	bne.n	800f692 <HAL_TIM_IC_Stop_DMA+0x16e>
 800f688:	6a19      	ldr	r1, [r3, #32]
 800f68a:	f240 4244 	movw	r2, #1092	; 0x444
 800f68e:	4211      	tst	r1, r2
 800f690:	d0d7      	beq.n	800f642 <HAL_TIM_IC_Stop_DMA+0x11e>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f692:	2301      	movs	r3, #1
 800f694:	2000      	movs	r0, #0
 800f696:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f69a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
}
 800f69e:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800f6a0:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800f6a2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800f6a4:	68d3      	ldr	r3, [r2, #12]
 800f6a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f6aa:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800f6ac:	f7f8 fa9e 	bl	8007bec <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800f6b0:	6823      	ldr	r3, [r4, #0]
 800f6b2:	f241 1211 	movw	r2, #4369	; 0x1111
 800f6b6:	6a19      	ldr	r1, [r3, #32]
 800f6b8:	4211      	tst	r1, r2
 800f6ba:	d00f      	beq.n	800f6dc <HAL_TIM_IC_Stop_DMA+0x1b8>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f6bc:	2301      	movs	r3, #1
 800f6be:	2000      	movs	r0, #0
 800f6c0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f6c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800f6c8:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f6ca:	2d14      	cmp	r5, #20
 800f6cc:	f63f af56 	bhi.w	800f57c <HAL_TIM_IC_Stop_DMA+0x58>
 800f6d0:	4b1f      	ldr	r3, [pc, #124]	; (800f750 <HAL_TIM_IC_Stop_DMA+0x22c>)
 800f6d2:	40eb      	lsrs	r3, r5
 800f6d4:	07db      	lsls	r3, r3, #31
 800f6d6:	f53f af77 	bmi.w	800f5c8 <HAL_TIM_IC_Stop_DMA+0xa4>
 800f6da:	e74f      	b.n	800f57c <HAL_TIM_IC_Stop_DMA+0x58>
    __HAL_TIM_DISABLE(htim);
 800f6dc:	6a19      	ldr	r1, [r3, #32]
 800f6de:	f240 4244 	movw	r2, #1092	; 0x444
 800f6e2:	4211      	tst	r1, r2
 800f6e4:	d0ad      	beq.n	800f642 <HAL_TIM_IC_Stop_DMA+0x11e>
 800f6e6:	e7e9      	b.n	800f6bc <HAL_TIM_IC_Stop_DMA+0x198>
 800f6e8:	6a19      	ldr	r1, [r3, #32]
 800f6ea:	f240 4244 	movw	r2, #1092	; 0x444
 800f6ee:	4211      	tst	r1, r2
 800f6f0:	d18d      	bne.n	800f60e <HAL_TIM_IC_Stop_DMA+0xea>
 800f6f2:	681a      	ldr	r2, [r3, #0]
 800f6f4:	f022 0201 	bic.w	r2, r2, #1
 800f6f8:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f6fa:	e788      	b.n	800f60e <HAL_TIM_IC_Stop_DMA+0xea>
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800f702:	e7ae      	b.n	800f662 <HAL_TIM_IC_Stop_DMA+0x13e>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800f704:	4b13      	ldr	r3, [pc, #76]	; (800f754 <HAL_TIM_IC_Stop_DMA+0x230>)
 800f706:	4298      	cmp	r0, r3
 800f708:	d003      	beq.n	800f712 <HAL_TIM_IC_Stop_DMA+0x1ee>
 800f70a:	4b13      	ldr	r3, [pc, #76]	; (800f758 <HAL_TIM_IC_Stop_DMA+0x234>)
 800f70c:	4298      	cmp	r0, r3
 800f70e:	f47f af35 	bne.w	800f57c <HAL_TIM_IC_Stop_DMA+0x58>
 800f712:	2d00      	cmp	r5, #0
 800f714:	f47f af32 	bne.w	800f57c <HAL_TIM_IC_Stop_DMA+0x58>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800f718:	480c      	ldr	r0, [pc, #48]	; (800f74c <HAL_TIM_IC_Stop_DMA+0x228>)
 800f71a:	f640 11e6 	movw	r1, #2534	; 0x9e6
 800f71e:	f7f4 fa5d 	bl	8003bdc <assert_failed>
 800f722:	6820      	ldr	r0, [r4, #0]
 800f724:	e750      	b.n	800f5c8 <HAL_TIM_IC_Stop_DMA+0xa4>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f726:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f72a:	e79a      	b.n	800f662 <HAL_TIM_IC_Stop_DMA+0x13e>
 800f72c:	40010000 	.word	0x40010000
 800f730:	40000400 	.word	0x40000400
 800f734:	40000800 	.word	0x40000800
 800f738:	40000c00 	.word	0x40000c00
 800f73c:	40010400 	.word	0x40010400
 800f740:	40014000 	.word	0x40014000
 800f744:	40014400 	.word	0x40014400
 800f748:	40014800 	.word	0x40014800
 800f74c:	08028dbc 	.word	0x08028dbc
 800f750:	00111111 	.word	0x00111111
 800f754:	40001c00 	.word	0x40001c00
 800f758:	40002000 	.word	0x40002000

0800f75c <HAL_TIMEx_MasterConfigSynchronization>:
{
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f75c:	6802      	ldr	r2, [r0, #0]
 800f75e:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 800f92c <HAL_TIMEx_MasterConfigSynchronization+0x1d0>
{
 800f762:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f766:	4b6b      	ldr	r3, [pc, #428]	; (800f914 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
{
 800f768:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f76a:	4f6b      	ldr	r7, [pc, #428]	; (800f918 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
{
 800f76c:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f76e:	429a      	cmp	r2, r3
 800f770:	bf18      	it	ne
 800f772:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f776:	4e69      	ldr	r6, [pc, #420]	; (800f91c <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
 800f778:	4869      	ldr	r0, [pc, #420]	; (800f920 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 800f77a:	bf14      	ite	ne
 800f77c:	2301      	movne	r3, #1
 800f77e:	2300      	moveq	r3, #0
 800f780:	4968      	ldr	r1, [pc, #416]	; (800f924 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 800f782:	4562      	cmp	r2, ip
 800f784:	bf0c      	ite	eq
 800f786:	2300      	moveq	r3, #0
 800f788:	f003 0301 	andne.w	r3, r3, #1
 800f78c:	42ba      	cmp	r2, r7
 800f78e:	bf0c      	ite	eq
 800f790:	2300      	moveq	r3, #0
 800f792:	f003 0301 	andne.w	r3, r3, #1
 800f796:	42b2      	cmp	r2, r6
 800f798:	bf0c      	ite	eq
 800f79a:	2300      	moveq	r3, #0
 800f79c:	f003 0301 	andne.w	r3, r3, #1
 800f7a0:	4282      	cmp	r2, r0
 800f7a2:	bf0c      	ite	eq
 800f7a4:	2300      	moveq	r3, #0
 800f7a6:	f003 0301 	andne.w	r3, r3, #1
 800f7aa:	428a      	cmp	r2, r1
 800f7ac:	bf0c      	ite	eq
 800f7ae:	2300      	moveq	r3, #0
 800f7b0:	f003 0301 	andne.w	r3, r3, #1
 800f7b4:	b11b      	cbz	r3, 800f7be <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800f7b6:	4b5c      	ldr	r3, [pc, #368]	; (800f928 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	f040 808c 	bne.w	800f8d6 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800f7be:	682b      	ldr	r3, [r5, #0]
 800f7c0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800f7c4:	2b40      	cmp	r3, #64	; 0x40
 800f7c6:	d002      	beq.n	800f7ce <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	f040 808a 	bne.w	800f8e2 <HAL_TIMEx_MasterConfigSynchronization+0x186>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800f7ce:	68ab      	ldr	r3, [r5, #8]
 800f7d0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800f7d4:	d173      	bne.n	800f8be <HAL_TIMEx_MasterConfigSynchronization+0x162>

  /* Check input state */
  __HAL_LOCK(htim);
 800f7d6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800f7da:	2b01      	cmp	r3, #1
 800f7dc:	d078      	beq.n	800f8d0 <HAL_TIMEx_MasterConfigSynchronization+0x174>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f7de:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(htim);
 800f7e0:	2101      	movs	r1, #1

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7e2:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800f914 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>
  htim->State = HAL_TIM_STATE_BUSY;
 800f7e6:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7e8:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800f928 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  __HAL_LOCK(htim);
 800f7ec:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7f0:	eba2 0009 	sub.w	r0, r2, r9
 800f7f4:	eba2 0108 	sub.w	r1, r2, r8
  htim->State = HAL_TIM_STATE_BUSY;
 800f7f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f7fc:	fab0 f080 	clz	r0, r0
  tmpcr2 = htim->Instance->CR2;
 800f800:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f802:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 800f806:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f808:	0940      	lsrs	r0, r0, #5
 800f80a:	0949      	lsrs	r1, r1, #5
 800f80c:	ea50 0301 	orrs.w	r3, r0, r1
 800f810:	d135      	bne.n	800f87e <HAL_TIMEx_MasterConfigSynchronization+0x122>
 800f812:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f814:	430b      	orrs	r3, r1
 800f816:	4845      	ldr	r0, [pc, #276]	; (800f92c <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 800f818:	493f      	ldr	r1, [pc, #252]	; (800f918 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800f81a:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f81e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800f822:	bf08      	it	eq
 800f824:	f043 0301 	orreq.w	r3, r3, #1
 800f828:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 800f91c <HAL_TIMEx_MasterConfigSynchronization+0x1c0>
 800f82c:	4282      	cmp	r2, r0
 800f82e:	bf08      	it	eq
 800f830:	f043 0301 	orreq.w	r3, r3, #1
 800f834:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800f838:	428a      	cmp	r2, r1
 800f83a:	bf08      	it	eq
 800f83c:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f840:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f842:	4562      	cmp	r2, ip
 800f844:	bf08      	it	eq
 800f846:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f84a:	430f      	orrs	r7, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f84c:	4282      	cmp	r2, r0
 800f84e:	bf08      	it	eq
 800f850:	f043 0301 	orreq.w	r3, r3, #1
  htim->Instance->CR2 = tmpcr2;
 800f854:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f856:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f85a:	d102      	bne.n	800f862 <HAL_TIMEx_MasterConfigSynchronization+0x106>
 800f85c:	4b34      	ldr	r3, [pc, #208]	; (800f930 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800f85e:	429a      	cmp	r2, r3
 800f860:	d104      	bne.n	800f86c <HAL_TIMEx_MasterConfigSynchronization+0x110>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f862:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f864:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f868:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f86a:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800f86c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800f86e:	2201      	movs	r2, #1

  return HAL_OK;
 800f870:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800f872:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f876:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800f87a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800f87e:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800f882:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 800f886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f88a:	bf18      	it	ne
 800f88c:	2b00      	cmpne	r3, #0
 800f88e:	bf14      	ite	ne
 800f890:	f04f 0c01 	movne.w	ip, #1
 800f894:	f04f 0c00 	moveq.w	ip, #0
 800f898:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f89c:	bf0c      	ite	eq
 800f89e:	f04f 0c00 	moveq.w	ip, #0
 800f8a2:	f00c 0c01 	andne.w	ip, ip, #1
 800f8a6:	f1bc 0f00 	cmp.w	ip, #0
 800f8aa:	d002      	beq.n	800f8b2 <HAL_TIMEx_MasterConfigSynchronization+0x156>
 800f8ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800f8b0:	d11d      	bne.n	800f8ee <HAL_TIMEx_MasterConfigSynchronization+0x192>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f8b2:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	ea47 070e 	orr.w	r7, r7, lr
 800f8bc:	e7aa      	b.n	800f814 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800f8be:	f240 71b5 	movw	r1, #1973	; 0x7b5
 800f8c2:	481c      	ldr	r0, [pc, #112]	; (800f934 <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 800f8c4:	f7f4 f98a 	bl	8003bdc <assert_failed>
  __HAL_LOCK(htim);
 800f8c8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800f8cc:	2b01      	cmp	r3, #1
 800f8ce:	d186      	bne.n	800f7de <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800f8d0:	2002      	movs	r0, #2
}
 800f8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800f8d6:	f240 71b3 	movw	r1, #1971	; 0x7b3
 800f8da:	4816      	ldr	r0, [pc, #88]	; (800f934 <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 800f8dc:	f7f4 f97e 	bl	8003bdc <assert_failed>
 800f8e0:	e76d      	b.n	800f7be <HAL_TIMEx_MasterConfigSynchronization+0x62>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800f8e2:	f240 71b4 	movw	r1, #1972	; 0x7b4
 800f8e6:	4813      	ldr	r0, [pc, #76]	; (800f934 <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 800f8e8:	f7f4 f978 	bl	8003bdc <assert_failed>
 800f8ec:	e76f      	b.n	800f7ce <HAL_TIMEx_MasterConfigSynchronization+0x72>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800f8ee:	f240 71c7 	movw	r1, #1991	; 0x7c7
 800f8f2:	4810      	ldr	r0, [pc, #64]	; (800f934 <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 800f8f4:	f7f4 f972 	bl	8003bdc <assert_failed>
 800f8f8:	6822      	ldr	r2, [r4, #0]
 800f8fa:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800f8fe:	eba2 0309 	sub.w	r3, r2, r9
 800f902:	eba2 0c08 	sub.w	ip, r2, r8
 800f906:	4258      	negs	r0, r3
 800f908:	4158      	adcs	r0, r3
 800f90a:	f1dc 0100 	rsbs	r1, ip, #0
 800f90e:	eb41 010c 	adc.w	r1, r1, ip
 800f912:	e7ce      	b.n	800f8b2 <HAL_TIMEx_MasterConfigSynchronization+0x156>
 800f914:	40010000 	.word	0x40010000
 800f918:	40000800 	.word	0x40000800
 800f91c:	40000c00 	.word	0x40000c00
 800f920:	40001000 	.word	0x40001000
 800f924:	40001400 	.word	0x40001400
 800f928:	40010400 	.word	0x40010400
 800f92c:	40000400 	.word	0x40000400
 800f930:	40001800 	.word	0x40001800
 800f934:	08028df4 	.word	0x08028df4

0800f938 <HAL_TIMEx_CommutCallback>:
 800f938:	4770      	bx	lr
 800f93a:	bf00      	nop

0800f93c <HAL_TIMEx_BreakCallback>:
 800f93c:	4770      	bx	lr
 800f93e:	bf00      	nop

0800f940 <HAL_TIMEx_Break2Callback>:
 800f940:	4770      	bx	lr
 800f942:	bf00      	nop

0800f944 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f944:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f946:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f94a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94e:	e842 3100 	strex	r1, r3, [r2]
 800f952:	2900      	cmp	r1, #0
 800f954:	d1f7      	bne.n	800f946 <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f956:	f102 0308 	add.w	r3, r2, #8
 800f95a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f95e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f962:	f102 0c08 	add.w	ip, r2, #8
 800f966:	e84c 3100 	strex	r1, r3, [ip]
 800f96a:	2900      	cmp	r1, #0
 800f96c:	d1f3      	bne.n	800f956 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f96e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800f970:	2b01      	cmp	r3, #1
 800f972:	d005      	beq.n	800f980 <UART_EndRxTransfer+0x3c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f974:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800f976:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f978:	6643      	str	r3, [r0, #100]	; 0x64
  huart->RxState = HAL_UART_STATE_READY;
 800f97a:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f97c:	6603      	str	r3, [r0, #96]	; 0x60
}
 800f97e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f980:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f984:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f988:	e842 3100 	strex	r1, r3, [r2]
 800f98c:	2900      	cmp	r1, #0
 800f98e:	d0f1      	beq.n	800f974 <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f990:	e852 3f00 	ldrex	r3, [r2]
 800f994:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f998:	e842 3100 	strex	r1, r3, [r2]
 800f99c:	2900      	cmp	r1, #0
 800f99e:	d1ef      	bne.n	800f980 <UART_EndRxTransfer+0x3c>
 800f9a0:	e7e8      	b.n	800f974 <UART_EndRxTransfer+0x30>
 800f9a2:	bf00      	nop

0800f9a4 <HAL_UART_DeInit>:
  if (huart == NULL)
 800f9a4:	2800      	cmp	r0, #0
 800f9a6:	d045      	beq.n	800fa34 <HAL_UART_DeInit+0x90>
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800f9a8:	6802      	ldr	r2, [r0, #0]
 800f9aa:	4927      	ldr	r1, [pc, #156]	; (800fa48 <HAL_UART_DeInit+0xa4>)
{
 800f9ac:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800f9ae:	4b27      	ldr	r3, [pc, #156]	; (800fa4c <HAL_UART_DeInit+0xa8>)
 800f9b0:	4604      	mov	r4, r0
 800f9b2:	4827      	ldr	r0, [pc, #156]	; (800fa50 <HAL_UART_DeInit+0xac>)
 800f9b4:	429a      	cmp	r2, r3
 800f9b6:	bf18      	it	ne
 800f9b8:	428a      	cmpne	r2, r1
 800f9ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9be:	4d25      	ldr	r5, [pc, #148]	; (800fa54 <HAL_UART_DeInit+0xb0>)
 800f9c0:	bf14      	ite	ne
 800f9c2:	2301      	movne	r3, #1
 800f9c4:	2300      	moveq	r3, #0
 800f9c6:	4282      	cmp	r2, r0
 800f9c8:	bf0c      	ite	eq
 800f9ca:	2300      	moveq	r3, #0
 800f9cc:	f003 0301 	andne.w	r3, r3, #1
 800f9d0:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 800f9d4:	428a      	cmp	r2, r1
 800f9d6:	bf0c      	ite	eq
 800f9d8:	2300      	moveq	r3, #0
 800f9da:	f003 0301 	andne.w	r3, r3, #1
 800f9de:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 800f9e2:	42aa      	cmp	r2, r5
 800f9e4:	bf0c      	ite	eq
 800f9e6:	2300      	moveq	r3, #0
 800f9e8:	f003 0301 	andne.w	r3, r3, #1
 800f9ec:	4282      	cmp	r2, r0
 800f9ee:	bf0c      	ite	eq
 800f9f0:	2300      	moveq	r3, #0
 800f9f2:	f003 0301 	andne.w	r3, r3, #1
 800f9f6:	428a      	cmp	r2, r1
 800f9f8:	bf0c      	ite	eq
 800f9fa:	2300      	moveq	r3, #0
 800f9fc:	f003 0301 	andne.w	r3, r3, #1
 800fa00:	b113      	cbz	r3, 800fa08 <HAL_UART_DeInit+0x64>
 800fa02:	4b15      	ldr	r3, [pc, #84]	; (800fa58 <HAL_UART_DeInit+0xb4>)
 800fa04:	429a      	cmp	r2, r3
 800fa06:	d117      	bne.n	800fa38 <HAL_UART_DeInit+0x94>
  huart->gState = HAL_UART_STATE_BUSY;
 800fa08:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 800fa0a:	2500      	movs	r5, #0
  HAL_UART_MspDeInit(huart);
 800fa0c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800fa0e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800fa10:	6813      	ldr	r3, [r2, #0]
 800fa12:	f023 0301 	bic.w	r3, r3, #1
 800fa16:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 800fa18:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 800fa1a:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 800fa1c:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 800fa1e:	f7f5 fec3 	bl	80057a8 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa22:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  return HAL_OK;
 800fa26:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 800fa28:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 800fa2a:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 800fa2e:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa30:	6625      	str	r5, [r4, #96]	; 0x60
}
 800fa32:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800fa34:	2001      	movs	r0, #1
}
 800fa36:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800fa38:	f240 2167 	movw	r1, #615	; 0x267
 800fa3c:	4807      	ldr	r0, [pc, #28]	; (800fa5c <HAL_UART_DeInit+0xb8>)
 800fa3e:	f7f4 f8cd 	bl	8003bdc <assert_failed>
 800fa42:	6822      	ldr	r2, [r4, #0]
 800fa44:	e7e0      	b.n	800fa08 <HAL_UART_DeInit+0x64>
 800fa46:	bf00      	nop
 800fa48:	40004400 	.word	0x40004400
 800fa4c:	40011000 	.word	0x40011000
 800fa50:	40004800 	.word	0x40004800
 800fa54:	40005000 	.word	0x40005000
 800fa58:	40007c00 	.word	0x40007c00
 800fa5c:	08028e30 	.word	0x08028e30

0800fa60 <HAL_UART_Transmit_DMA>:
{
 800fa60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 800fa62:	6f87      	ldr	r7, [r0, #120]	; 0x78
 800fa64:	2f20      	cmp	r7, #32
 800fa66:	d140      	bne.n	800faea <HAL_UART_Transmit_DMA+0x8a>
    if ((pData == NULL) || (Size == 0U))
 800fa68:	2900      	cmp	r1, #0
 800fa6a:	d03c      	beq.n	800fae6 <HAL_UART_Transmit_DMA+0x86>
 800fa6c:	fab2 f682 	clz	r6, r2
 800fa70:	0976      	lsrs	r6, r6, #5
 800fa72:	2a00      	cmp	r2, #0
 800fa74:	d037      	beq.n	800fae6 <HAL_UART_Transmit_DMA+0x86>
 800fa76:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 800fa78:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 800fa7c:	2801      	cmp	r0, #1
 800fa7e:	d034      	beq.n	800faea <HAL_UART_Transmit_DMA+0x8a>
 800fa80:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa82:	f04f 0c21 	mov.w	ip, #33	; 0x21
    if (huart->hdmatx != NULL)
 800fa86:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 800fa88:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 800fa8c:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa8e:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    huart->TxXferSize  = Size;
 800fa92:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 800fa96:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa9a:	f8c4 c078 	str.w	ip, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 800fa9e:	b178      	cbz	r0, 800fac0 <HAL_UART_Transmit_DMA+0x60>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800faa0:	f8df c060 	ldr.w	ip, [pc, #96]	; 800fb04 <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800faa4:	4613      	mov	r3, r2
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800faa6:	4a16      	ldr	r2, [pc, #88]	; (800fb00 <HAL_UART_Transmit_DMA+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 800faa8:	6506      	str	r6, [r0, #80]	; 0x50
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800faaa:	e9c0 c20f 	strd	ip, r2, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800faae:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fab0:	f8df c054 	ldr.w	ip, [pc, #84]	; 800fb08 <HAL_UART_Transmit_DMA+0xa8>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fab4:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fab6:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800faba:	f7f7 fff3 	bl	8007aa4 <HAL_DMA_Start_IT>
 800fabe:	b9b0      	cbnz	r0, 800faee <HAL_UART_Transmit_DMA+0x8e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fac0:	6822      	ldr	r2, [r4, #0]
 800fac2:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 800fac4:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fac6:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800fac8:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800facc:	f102 0308 	add.w	r3, r2, #8
 800fad0:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fad8:	f102 0108 	add.w	r1, r2, #8
 800fadc:	e841 3000 	strex	r0, r3, [r1]
 800fae0:	2800      	cmp	r0, #0
 800fae2:	d1f3      	bne.n	800facc <HAL_UART_Transmit_DMA+0x6c>
}
 800fae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800fae6:	2001      	movs	r0, #1
}
 800fae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800faea:	2002      	movs	r0, #2
}
 800faec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800faee:	2310      	movs	r3, #16
        return HAL_ERROR;
 800faf0:	4628      	mov	r0, r5
        __HAL_UNLOCK(huart);
 800faf2:	f884 6074 	strb.w	r6, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800faf6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800fafa:	67a7      	str	r7, [r4, #120]	; 0x78
}
 800fafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fafe:	bf00      	nop
 800fb00:	0800fc59 	.word	0x0800fc59
 800fb04:	0800fc11 	.word	0x0800fc11
 800fb08:	0800fc69 	.word	0x0800fc69

0800fb0c <HAL_UART_Abort>:
{
 800fb0c:	b538      	push	{r3, r4, r5, lr}
 800fb0e:	4604      	mov	r4, r0
 800fb10:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb12:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800fb16:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb1a:	e843 2100 	strex	r1, r2, [r3]
 800fb1e:	2900      	cmp	r1, #0
 800fb20:	d1f7      	bne.n	800fb12 <HAL_UART_Abort+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb22:	f103 0208 	add.w	r2, r3, #8
 800fb26:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb2a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb2e:	f103 0008 	add.w	r0, r3, #8
 800fb32:	e840 2100 	strex	r1, r2, [r0]
 800fb36:	2900      	cmp	r1, #0
 800fb38:	d1f3      	bne.n	800fb22 <HAL_UART_Abort+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb3a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800fb3c:	2a01      	cmp	r2, #1
 800fb3e:	d043      	beq.n	800fbc8 <HAL_UART_Abort+0xbc>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800fb40:	6899      	ldr	r1, [r3, #8]
 800fb42:	461a      	mov	r2, r3
 800fb44:	0608      	lsls	r0, r1, #24
 800fb46:	d42a      	bmi.n	800fb9e <HAL_UART_Abort+0x92>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb48:	6899      	ldr	r1, [r3, #8]
 800fb4a:	0649      	lsls	r1, r1, #25
 800fb4c:	d514      	bpl.n	800fb78 <HAL_UART_Abort+0x6c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb4e:	f103 0208 	add.w	r2, r3, #8
 800fb52:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb5a:	f103 0008 	add.w	r0, r3, #8
 800fb5e:	e840 2100 	strex	r1, r2, [r0]
 800fb62:	2900      	cmp	r1, #0
 800fb64:	d1f3      	bne.n	800fb4e <HAL_UART_Abort+0x42>
    if (huart->hdmarx != NULL)
 800fb66:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800fb68:	2800      	cmp	r0, #0
 800fb6a:	d03e      	beq.n	800fbea <HAL_UART_Abort+0xde>
      huart->hdmarx->XferAbortCallback = NULL;
 800fb6c:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800fb6e:	f7f7 fff5 	bl	8007b5c <HAL_DMA_Abort>
 800fb72:	2800      	cmp	r0, #0
 800fb74:	d145      	bne.n	800fc02 <HAL_UART_Abort+0xf6>
 800fb76:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 800fb78:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800fb7a:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 800fb7c:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 800fb7e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  return HAL_OK;
 800fb82:	4618      	mov	r0, r3
  huart->RxXferCount = 0U;
 800fb84:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800fb88:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fb8a:	6991      	ldr	r1, [r2, #24]
 800fb8c:	f041 0108 	orr.w	r1, r1, #8
 800fb90:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 800fb92:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800fb94:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb96:	6623      	str	r3, [r4, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb98:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 800fb9c:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb9e:	f103 0208 	add.w	r2, r3, #8
 800fba2:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fba6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbaa:	f103 0008 	add.w	r0, r3, #8
 800fbae:	e840 2100 	strex	r1, r2, [r0]
 800fbb2:	2900      	cmp	r1, #0
 800fbb4:	d1f3      	bne.n	800fb9e <HAL_UART_Abort+0x92>
    if (huart->hdmatx != NULL)
 800fbb6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800fbb8:	b120      	cbz	r0, 800fbc4 <HAL_UART_Abort+0xb8>
      huart->hdmatx->XferAbortCallback = NULL;
 800fbba:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800fbbc:	f7f7 ffce 	bl	8007b5c <HAL_DMA_Abort>
 800fbc0:	b9a8      	cbnz	r0, 800fbee <HAL_UART_Abort+0xe2>
 800fbc2:	6823      	ldr	r3, [r4, #0]
 800fbc4:	461a      	mov	r2, r3
 800fbc6:	e7bf      	b.n	800fb48 <HAL_UART_Abort+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbc8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800fbcc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbd0:	e843 2100 	strex	r1, r2, [r3]
 800fbd4:	2900      	cmp	r1, #0
 800fbd6:	d0b3      	beq.n	800fb40 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd8:	e853 2f00 	ldrex	r2, [r3]
 800fbdc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe0:	e843 2100 	strex	r1, r2, [r3]
 800fbe4:	2900      	cmp	r1, #0
 800fbe6:	d1ef      	bne.n	800fbc8 <HAL_UART_Abort+0xbc>
 800fbe8:	e7aa      	b.n	800fb40 <HAL_UART_Abort+0x34>
 800fbea:	461a      	mov	r2, r3
 800fbec:	e7c4      	b.n	800fb78 <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800fbee:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800fbf0:	f7f8 f900 	bl	8007df4 <HAL_DMA_GetError>
 800fbf4:	2820      	cmp	r0, #32
 800fbf6:	d1e4      	bne.n	800fbc2 <HAL_UART_Abort+0xb6>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fbf8:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 800fbfa:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fbfc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 800fc00:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800fc02:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800fc04:	f7f8 f8f6 	bl	8007df4 <HAL_DMA_GetError>
 800fc08:	2820      	cmp	r0, #32
 800fc0a:	d1b4      	bne.n	800fb76 <HAL_UART_Abort+0x6a>
 800fc0c:	e7f4      	b.n	800fbf8 <HAL_UART_Abort+0xec>
 800fc0e:	bf00      	nop

0800fc10 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fc10:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fc12:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc14:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fc16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fc1a:	d018      	beq.n	800fc4e <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	6802      	ldr	r2, [r0, #0]
 800fc20:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc24:	f102 0308 	add.w	r3, r2, #8
 800fc28:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fc2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc30:	f102 0008 	add.w	r0, r2, #8
 800fc34:	e840 3100 	strex	r1, r3, [r0]
 800fc38:	2900      	cmp	r1, #0
 800fc3a:	d1f3      	bne.n	800fc24 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc3c:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc44:	e842 3100 	strex	r1, r3, [r2]
 800fc48:	2900      	cmp	r1, #0
 800fc4a:	d1f7      	bne.n	800fc3c <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fc4c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800fc4e:	f7f1 f9f7 	bl	8001040 <HAL_UART_TxCpltCallback>
}
 800fc52:	bd08      	pop	{r3, pc}

0800fc54 <HAL_UART_TxHalfCpltCallback>:
 800fc54:	4770      	bx	lr
 800fc56:	bf00      	nop

0800fc58 <UART_DMATxHalfCplt>:
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fc58:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800fc5a:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800fc5c:	f7ff fffa 	bl	800fc54 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc60:	bd08      	pop	{r3, pc}
 800fc62:	bf00      	nop

0800fc64 <HAL_UART_RxHalfCpltCallback>:
 800fc64:	4770      	bx	lr
 800fc66:	bf00      	nop

0800fc68 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc68:	6b80      	ldr	r0, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fc6a:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fc6c:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 800fc6e:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fc70:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fc72:	6893      	ldr	r3, [r2, #8]
 800fc74:	061b      	lsls	r3, r3, #24
 800fc76:	d501      	bpl.n	800fc7c <UART_DMAError+0x14>
 800fc78:	2921      	cmp	r1, #33	; 0x21
 800fc7a:	d00d      	beq.n	800fc98 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fc7c:	6893      	ldr	r3, [r2, #8]
 800fc7e:	065b      	lsls	r3, r3, #25
 800fc80:	d501      	bpl.n	800fc86 <UART_DMAError+0x1e>
 800fc82:	2c22      	cmp	r4, #34	; 0x22
 800fc84:	d016      	beq.n	800fcb4 <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fc86:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800fc8a:	f043 0310 	orr.w	r3, r3, #16
 800fc8e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc92:	f7f4 fa43 	bl	800411c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc96:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800fc98:	2300      	movs	r3, #0
 800fc9a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc9e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800fca2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fca6:	e842 3100 	strex	r1, r3, [r2]
 800fcaa:	2900      	cmp	r1, #0
 800fcac:	d1f7      	bne.n	800fc9e <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 800fcae:	2320      	movs	r3, #32
 800fcb0:	6783      	str	r3, [r0, #120]	; 0x78
}
 800fcb2:	e7e3      	b.n	800fc7c <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800fcba:	f7ff fe43 	bl	800f944 <UART_EndRxTransfer>
 800fcbe:	e7e2      	b.n	800fc86 <UART_DMAError+0x1e>

0800fcc0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fcc0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fcc2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800fcca:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fcce:	f7f4 fa25 	bl	800411c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fcd2:	bd08      	pop	{r3, pc}

0800fcd4 <HAL_UARTEx_RxEventCallback>:
}
 800fcd4:	4770      	bx	lr
 800fcd6:	bf00      	nop

0800fcd8 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fcd8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800fcda:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fcdc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800fcde:	2b01      	cmp	r3, #1
 800fce0:	d002      	beq.n	800fce8 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 800fce2:	f7ff ffbf 	bl	800fc64 <HAL_UART_RxHalfCpltCallback>
}
 800fce6:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fce8:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 800fcec:	0849      	lsrs	r1, r1, #1
 800fcee:	f7ff fff1 	bl	800fcd4 <HAL_UARTEx_RxEventCallback>
}
 800fcf2:	bd08      	pop	{r3, pc}

0800fcf4 <UART_DMAReceiveCplt>:
{
 800fcf4:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fcf6:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fcf8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fcfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fcfe:	d028      	beq.n	800fd52 <UART_DMAReceiveCplt+0x5e>
    huart->RxXferCount = 0U;
 800fd00:	2200      	movs	r2, #0
 800fd02:	6803      	ldr	r3, [r0, #0]
 800fd04:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd08:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fd0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd10:	e843 2100 	strex	r1, r2, [r3]
 800fd14:	2900      	cmp	r1, #0
 800fd16:	d1f7      	bne.n	800fd08 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd18:	f103 0208 	add.w	r2, r3, #8
 800fd1c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd20:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd24:	f103 0c08 	add.w	ip, r3, #8
 800fd28:	e84c 2100 	strex	r1, r2, [ip]
 800fd2c:	2900      	cmp	r1, #0
 800fd2e:	d1f3      	bne.n	800fd18 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd30:	f103 0208 	add.w	r2, r3, #8
 800fd34:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd3c:	f103 0c08 	add.w	ip, r3, #8
 800fd40:	e84c 2100 	strex	r1, r2, [ip]
 800fd44:	2900      	cmp	r1, #0
 800fd46:	d1f3      	bne.n	800fd30 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 800fd48:	2220      	movs	r2, #32
 800fd4a:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd4c:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800fd4e:	2a01      	cmp	r2, #1
 800fd50:	d005      	beq.n	800fd5e <UART_DMAReceiveCplt+0x6a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd52:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d013      	beq.n	800fd80 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 800fd58:	f7f4 f95e 	bl	8004018 <HAL_UART_RxCpltCallback>
}
 800fd5c:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd5e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd62:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd66:	e843 2100 	strex	r1, r2, [r3]
 800fd6a:	2900      	cmp	r1, #0
 800fd6c:	d0f1      	beq.n	800fd52 <UART_DMAReceiveCplt+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd6e:	e853 2f00 	ldrex	r2, [r3]
 800fd72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd76:	e843 2100 	strex	r1, r2, [r3]
 800fd7a:	2900      	cmp	r1, #0
 800fd7c:	d1ef      	bne.n	800fd5e <UART_DMAReceiveCplt+0x6a>
 800fd7e:	e7e8      	b.n	800fd52 <UART_DMAReceiveCplt+0x5e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd80:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 800fd84:	f7ff ffa6 	bl	800fcd4 <HAL_UARTEx_RxEventCallback>
}
 800fd88:	bd08      	pop	{r3, pc}
 800fd8a:	bf00      	nop

0800fd8c <HAL_UARTEx_WakeupCallback>:
}
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop

0800fd90 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fd90:	6803      	ldr	r3, [r0, #0]
{
 800fd92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fd96:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fd98:	f640 050f 	movw	r5, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fd9c:	6819      	ldr	r1, [r3, #0]
{
 800fd9e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800fda0:	422a      	tst	r2, r5
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fda2:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 800fda4:	d17d      	bne.n	800fea2 <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800fda6:	0697      	lsls	r7, r2, #26
 800fda8:	d502      	bpl.n	800fdb0 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800fdaa:	068d      	lsls	r5, r1, #26
 800fdac:	f100 80f4 	bmi.w	800ff98 <HAL_UART_IRQHandler+0x208>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdb0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800fdb2:	2801      	cmp	r0, #1
 800fdb4:	d024      	beq.n	800fe00 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fdb6:	02d0      	lsls	r0, r2, #11
 800fdb8:	d502      	bpl.n	800fdc0 <HAL_UART_IRQHandler+0x30>
 800fdba:	0277      	lsls	r7, r6, #9
 800fdbc:	f100 80f1 	bmi.w	800ffa2 <HAL_UART_IRQHandler+0x212>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800fdc0:	0616      	lsls	r6, r2, #24
 800fdc2:	d414      	bmi.n	800fdee <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fdc4:	0650      	lsls	r0, r2, #25
 800fdc6:	d501      	bpl.n	800fdcc <HAL_UART_IRQHandler+0x3c>
 800fdc8:	064a      	lsls	r2, r1, #25
 800fdca:	d401      	bmi.n	800fdd0 <HAL_UART_IRQHandler+0x40>
}
 800fdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdd0:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fdd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdd8:	e843 2100 	strex	r1, r2, [r3]
 800fddc:	2900      	cmp	r1, #0
 800fdde:	d1f7      	bne.n	800fdd0 <HAL_UART_IRQHandler+0x40>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fde0:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fde2:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 800fde4:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800fde6:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800fde8:	f7f1 f92a 	bl	8001040 <HAL_UART_TxCpltCallback>
    return;
 800fdec:	e7ee      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800fdee:	060d      	lsls	r5, r1, #24
 800fdf0:	d5e8      	bpl.n	800fdc4 <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 800fdf2:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d0e9      	beq.n	800fdcc <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 800fdf8:	4620      	mov	r0, r4
}
 800fdfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800fdfe:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fe00:	06d0      	lsls	r0, r2, #27
 800fe02:	d5d8      	bpl.n	800fdb6 <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fe04:	06cf      	lsls	r7, r1, #27
 800fe06:	d5d6      	bpl.n	800fdb6 <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fe08:	2210      	movs	r2, #16
 800fe0a:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe0c:	689a      	ldr	r2, [r3, #8]
 800fe0e:	0655      	lsls	r5, r2, #25
 800fe10:	f140 80d9 	bpl.w	800ffc6 <HAL_UART_IRQHandler+0x236>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fe14:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800fe16:	6802      	ldr	r2, [r0, #0]
 800fe18:	6852      	ldr	r2, [r2, #4]
 800fe1a:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800fe1c:	2a00      	cmp	r2, #0
 800fe1e:	d0d5      	beq.n	800fdcc <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fe20:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800fe24:	4291      	cmp	r1, r2
 800fe26:	d9d1      	bls.n	800fdcc <HAL_UART_IRQHandler+0x3c>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fe28:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 800fe2a:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fe2e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800fe32:	d02e      	beq.n	800fe92 <HAL_UART_IRQHandler+0x102>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe34:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe3c:	e843 2100 	strex	r1, r2, [r3]
 800fe40:	2900      	cmp	r1, #0
 800fe42:	d1f7      	bne.n	800fe34 <HAL_UART_IRQHandler+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe44:	f103 0208 	add.w	r2, r3, #8
 800fe48:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe4c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe50:	f103 0508 	add.w	r5, r3, #8
 800fe54:	e845 2100 	strex	r1, r2, [r5]
 800fe58:	2900      	cmp	r1, #0
 800fe5a:	d1f3      	bne.n	800fe44 <HAL_UART_IRQHandler+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe5c:	f103 0208 	add.w	r2, r3, #8
 800fe60:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe68:	f103 0508 	add.w	r5, r3, #8
 800fe6c:	e845 2100 	strex	r1, r2, [r5]
 800fe70:	2900      	cmp	r1, #0
 800fe72:	d1f3      	bne.n	800fe5c <HAL_UART_IRQHandler+0xcc>
          huart->RxState = HAL_UART_STATE_READY;
 800fe74:	2220      	movs	r2, #32
 800fe76:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe78:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe7a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe7e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe82:	e843 2100 	strex	r1, r2, [r3]
 800fe86:	2900      	cmp	r1, #0
 800fe88:	d1f7      	bne.n	800fe7a <HAL_UART_IRQHandler+0xea>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fe8a:	f7f7 fe67 	bl	8007b5c <HAL_DMA_Abort>
 800fe8e:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fe92:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800fe96:	4620      	mov	r0, r4
 800fe98:	1ac9      	subs	r1, r1, r3
 800fe9a:	b289      	uxth	r1, r1
 800fe9c:	f7ff ff1a 	bl	800fcd4 <HAL_UARTEx_RxEventCallback>
 800fea0:	e794      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800fea2:	4865      	ldr	r0, [pc, #404]	; (8010038 <HAL_UART_IRQHandler+0x2a8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800fea4:	f006 0501 	and.w	r5, r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800fea8:	4008      	ands	r0, r1
 800feaa:	4328      	orrs	r0, r5
 800feac:	d080      	beq.n	800fdb0 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800feae:	07d0      	lsls	r0, r2, #31
 800feb0:	461f      	mov	r7, r3
 800feb2:	d509      	bpl.n	800fec8 <HAL_UART_IRQHandler+0x138>
 800feb4:	05ce      	lsls	r6, r1, #23
 800feb6:	d507      	bpl.n	800fec8 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800feb8:	2001      	movs	r0, #1
 800feba:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800febc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800fec0:	f040 0001 	orr.w	r0, r0, #1
 800fec4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fec8:	0790      	lsls	r0, r2, #30
 800feca:	d558      	bpl.n	800ff7e <HAL_UART_IRQHandler+0x1ee>
 800fecc:	b14d      	cbz	r5, 800fee2 <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fece:	2002      	movs	r0, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fed0:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fed2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fed4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800fed8:	f040 0004 	orr.w	r0, r0, #4
 800fedc:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fee0:	d451      	bmi.n	800ff86 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fee2:	0716      	lsls	r6, r2, #28
 800fee4:	d50b      	bpl.n	800fefe <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800fee6:	f001 0020 	and.w	r0, r1, #32
 800feea:	4328      	orrs	r0, r5
 800feec:	d007      	beq.n	800fefe <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800feee:	2008      	movs	r0, #8
 800fef0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fef2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800fef6:	f040 0008 	orr.w	r0, r0, #8
 800fefa:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fefe:	0515      	lsls	r5, r2, #20
 800ff00:	d50a      	bpl.n	800ff18 <HAL_UART_IRQHandler+0x188>
 800ff02:	0148      	lsls	r0, r1, #5
 800ff04:	d508      	bpl.n	800ff18 <HAL_UART_IRQHandler+0x188>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ff06:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ff0a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ff0c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800ff10:	f043 0320 	orr.w	r3, r3, #32
 800ff14:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ff18:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	f43f af55 	beq.w	800fdcc <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ff22:	0693      	lsls	r3, r2, #26
 800ff24:	d501      	bpl.n	800ff2a <HAL_UART_IRQHandler+0x19a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ff26:	068e      	lsls	r6, r1, #26
 800ff28:	d446      	bmi.n	800ffb8 <HAL_UART_IRQHandler+0x228>
      errorcode = huart->ErrorCode;
 800ff2a:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        UART_EndRxTransfer(huart);
 800ff2e:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ff30:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ff32:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ff36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff3a:	431d      	orrs	r5, r3
 800ff3c:	d076      	beq.n	801002c <HAL_UART_IRQHandler+0x29c>
        UART_EndRxTransfer(huart);
 800ff3e:	f7ff fd01 	bl	800f944 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff42:	6823      	ldr	r3, [r4, #0]
 800ff44:	689a      	ldr	r2, [r3, #8]
 800ff46:	0655      	lsls	r5, r2, #25
 800ff48:	d532      	bpl.n	800ffb0 <HAL_UART_IRQHandler+0x220>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff4a:	f103 0208 	add.w	r2, r3, #8
 800ff4e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff56:	f103 0008 	add.w	r0, r3, #8
 800ff5a:	e840 2100 	strex	r1, r2, [r0]
 800ff5e:	2900      	cmp	r1, #0
 800ff60:	d1f3      	bne.n	800ff4a <HAL_UART_IRQHandler+0x1ba>
          if (huart->hdmarx != NULL)
 800ff62:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800ff64:	b320      	cbz	r0, 800ffb0 <HAL_UART_IRQHandler+0x220>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ff66:	4b35      	ldr	r3, [pc, #212]	; (801003c <HAL_UART_IRQHandler+0x2ac>)
 800ff68:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ff6a:	f7f7 fe3f 	bl	8007bec <HAL_DMA_Abort_IT>
 800ff6e:	2800      	cmp	r0, #0
 800ff70:	f43f af2c 	beq.w	800fdcc <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ff74:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 800ff76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ff7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ff7c:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff7e:	0750      	lsls	r0, r2, #29
 800ff80:	d5af      	bpl.n	800fee2 <HAL_UART_IRQHandler+0x152>
 800ff82:	2d00      	cmp	r5, #0
 800ff84:	d0ad      	beq.n	800fee2 <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ff86:	2004      	movs	r0, #4
 800ff88:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ff8a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800ff8e:	f040 0002 	orr.w	r0, r0, #2
 800ff92:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
 800ff96:	e7a4      	b.n	800fee2 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 800ff98:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	f47f af2d 	bne.w	800fdfa <HAL_UART_IRQHandler+0x6a>
 800ffa0:	e714      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ffa2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800ffa6:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ffa8:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800ffaa:	f7ff feef 	bl	800fd8c <HAL_UARTEx_WakeupCallback>
    return;
 800ffae:	e70d      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
            HAL_UART_ErrorCallback(huart);
 800ffb0:	4620      	mov	r0, r4
 800ffb2:	f7f4 f8b3 	bl	800411c <HAL_UART_ErrorCallback>
 800ffb6:	e709      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
        if (huart->RxISR != NULL)
 800ffb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d0b5      	beq.n	800ff2a <HAL_UART_IRQHandler+0x19a>
          huart->RxISR(huart);
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	4798      	blx	r3
 800ffc2:	6827      	ldr	r7, [r4, #0]
 800ffc4:	e7b1      	b.n	800ff2a <HAL_UART_IRQHandler+0x19a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ffc6:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 800ffca:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 800ffce:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ffd2:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800ffd4:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ffd6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800ffd8:	2900      	cmp	r1, #0
 800ffda:	f43f aef7 	beq.w	800fdcc <HAL_UART_IRQHandler+0x3c>
 800ffde:	2a00      	cmp	r2, #0
 800ffe0:	f43f aef4 	beq.w	800fdcc <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffe4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ffe8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffec:	e843 2000 	strex	r0, r2, [r3]
 800fff0:	2800      	cmp	r0, #0
 800fff2:	d1f7      	bne.n	800ffe4 <HAL_UART_IRQHandler+0x254>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fff4:	f103 0208 	add.w	r2, r3, #8
 800fff8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fffc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010000:	f103 0508 	add.w	r5, r3, #8
 8010004:	e845 2000 	strex	r0, r2, [r5]
 8010008:	2800      	cmp	r0, #0
 801000a:	d1f3      	bne.n	800fff4 <HAL_UART_IRQHandler+0x264>
        huart->RxState = HAL_UART_STATE_READY;
 801000c:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 801000e:	6660      	str	r0, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 8010010:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010012:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010014:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010018:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801001c:	e843 2000 	strex	r0, r2, [r3]
 8010020:	2800      	cmp	r0, #0
 8010022:	d1f7      	bne.n	8010014 <HAL_UART_IRQHandler+0x284>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010024:	4620      	mov	r0, r4
 8010026:	f7ff fe55 	bl	800fcd4 <HAL_UARTEx_RxEventCallback>
 801002a:	e6cf      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
        HAL_UART_ErrorCallback(huart);
 801002c:	f7f4 f876 	bl	800411c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010030:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8010034:	e6ca      	b.n	800fdcc <HAL_UART_IRQHandler+0x3c>
 8010036:	bf00      	nop
 8010038:	04000120 	.word	0x04000120
 801003c:	0800fcc1 	.word	0x0800fcc1

08010040 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010040:	4bbd      	ldr	r3, [pc, #756]	; (8010338 <UART_SetConfig+0x2f8>)
 8010042:	6842      	ldr	r2, [r0, #4]
 8010044:	429a      	cmp	r2, r3
{
 8010046:	b570      	push	{r4, r5, r6, lr}
 8010048:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 801004a:	f200 811b 	bhi.w	8010284 <UART_SetConfig+0x244>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 801004e:	68a3      	ldr	r3, [r4, #8]
 8010050:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8010054:	d002      	beq.n	801005c <UART_SetConfig+0x1c>
 8010056:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801005a:	d17d      	bne.n	8010158 <UART_SetConfig+0x118>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 801005c:	68e3      	ldr	r3, [r4, #12]
 801005e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010062:	f040 8083 	bne.w	801016c <UART_SetConfig+0x12c>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8010066:	6a23      	ldr	r3, [r4, #32]
 8010068:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 801006c:	f040 8088 	bne.w	8010180 <UART_SetConfig+0x140>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8010070:	6923      	ldr	r3, [r4, #16]
 8010072:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8010076:	d002      	beq.n	801007e <UART_SetConfig+0x3e>
 8010078:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801007c:	d166      	bne.n	801014c <UART_SetConfig+0x10c>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 801007e:	6963      	ldr	r3, [r4, #20]
 8010080:	f033 020c 	bics.w	r2, r3, #12
 8010084:	d149      	bne.n	801011a <UART_SetConfig+0xda>
 8010086:	2b00      	cmp	r3, #0
 8010088:	d047      	beq.n	801011a <UART_SetConfig+0xda>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 801008a:	69a3      	ldr	r3, [r4, #24]
 801008c:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8010090:	d14c      	bne.n	801012c <UART_SetConfig+0xec>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010092:	69e0      	ldr	r0, [r4, #28]
 8010094:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 8010098:	d151      	bne.n	801013e <UART_SetConfig+0xfe>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801009a:	6823      	ldr	r3, [r4, #0]
 801009c:	6921      	ldr	r1, [r4, #16]
 801009e:	68a2      	ldr	r2, [r4, #8]
 80100a0:	681e      	ldr	r6, [r3, #0]
 80100a2:	430a      	orrs	r2, r1
 80100a4:	4da5      	ldr	r5, [pc, #660]	; (801033c <UART_SetConfig+0x2fc>)
 80100a6:	6961      	ldr	r1, [r4, #20]
 80100a8:	4035      	ands	r5, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80100aa:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80100ac:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80100ae:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80100b0:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 80100b2:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80100b4:	4302      	orrs	r2, r0
  tmpreg |= huart->Init.OneBitSampling;
 80100b6:	4329      	orrs	r1, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 80100b8:	4da1      	ldr	r5, [pc, #644]	; (8010340 <UART_SetConfig+0x300>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80100ba:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80100bc:	685a      	ldr	r2, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80100be:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80100c0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80100c4:	ea42 0206 	orr.w	r2, r2, r6
 80100c8:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80100ca:	689a      	ldr	r2, [r3, #8]
 80100cc:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80100d0:	ea41 0102 	orr.w	r1, r1, r2
 80100d4:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80100d6:	f000 80db 	beq.w	8010290 <UART_SetConfig+0x250>
 80100da:	4a9a      	ldr	r2, [pc, #616]	; (8010344 <UART_SetConfig+0x304>)
 80100dc:	4293      	cmp	r3, r2
 80100de:	d055      	beq.n	801018c <UART_SetConfig+0x14c>
 80100e0:	4a99      	ldr	r2, [pc, #612]	; (8010348 <UART_SetConfig+0x308>)
 80100e2:	4293      	cmp	r3, r2
 80100e4:	f000 8116 	beq.w	8010314 <UART_SetConfig+0x2d4>
 80100e8:	4a98      	ldr	r2, [pc, #608]	; (801034c <UART_SetConfig+0x30c>)
 80100ea:	4293      	cmp	r3, r2
 80100ec:	f000 8144 	beq.w	8010378 <UART_SetConfig+0x338>
 80100f0:	4a97      	ldr	r2, [pc, #604]	; (8010350 <UART_SetConfig+0x310>)
 80100f2:	4293      	cmp	r3, r2
 80100f4:	f000 80e0 	beq.w	80102b8 <UART_SetConfig+0x278>
 80100f8:	4a96      	ldr	r2, [pc, #600]	; (8010354 <UART_SetConfig+0x314>)
 80100fa:	4293      	cmp	r3, r2
 80100fc:	f000 8082 	beq.w	8010204 <UART_SetConfig+0x1c4>
 8010100:	4a95      	ldr	r2, [pc, #596]	; (8010358 <UART_SetConfig+0x318>)
 8010102:	4293      	cmp	r3, r2
 8010104:	f000 8169 	beq.w	80103da <UART_SetConfig+0x39a>
 8010108:	4a94      	ldr	r2, [pc, #592]	; (801035c <UART_SetConfig+0x31c>)
 801010a:	4293      	cmp	r3, r2
 801010c:	f000 8153 	beq.w	80103b6 <UART_SetConfig+0x376>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010110:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8010112:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8010114:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8010118:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 801011a:	f640 3176 	movw	r1, #2934	; 0xb76
 801011e:	4890      	ldr	r0, [pc, #576]	; (8010360 <UART_SetConfig+0x320>)
 8010120:	f7f3 fd5c 	bl	8003bdc <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8010124:	69a3      	ldr	r3, [r4, #24]
 8010126:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 801012a:	d0b2      	beq.n	8010092 <UART_SetConfig+0x52>
 801012c:	488c      	ldr	r0, [pc, #560]	; (8010360 <UART_SetConfig+0x320>)
 801012e:	f640 3177 	movw	r1, #2935	; 0xb77
 8010132:	f7f3 fd53 	bl	8003bdc <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010136:	69e0      	ldr	r0, [r4, #28]
 8010138:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 801013c:	d0ad      	beq.n	801009a <UART_SetConfig+0x5a>
 801013e:	4888      	ldr	r0, [pc, #544]	; (8010360 <UART_SetConfig+0x320>)
 8010140:	f640 3178 	movw	r1, #2936	; 0xb78
 8010144:	f7f3 fd4a 	bl	8003bdc <assert_failed>
 8010148:	69e0      	ldr	r0, [r4, #28]
 801014a:	e7a6      	b.n	801009a <UART_SetConfig+0x5a>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 801014c:	f640 3175 	movw	r1, #2933	; 0xb75
 8010150:	4883      	ldr	r0, [pc, #524]	; (8010360 <UART_SetConfig+0x320>)
 8010152:	f7f3 fd43 	bl	8003bdc <assert_failed>
 8010156:	e792      	b.n	801007e <UART_SetConfig+0x3e>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8010158:	f640 3171 	movw	r1, #2929	; 0xb71
 801015c:	4880      	ldr	r0, [pc, #512]	; (8010360 <UART_SetConfig+0x320>)
 801015e:	f7f3 fd3d 	bl	8003bdc <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8010162:	68e3      	ldr	r3, [r4, #12]
 8010164:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010168:	f43f af7d 	beq.w	8010066 <UART_SetConfig+0x26>
 801016c:	f640 3172 	movw	r1, #2930	; 0xb72
 8010170:	487b      	ldr	r0, [pc, #492]	; (8010360 <UART_SetConfig+0x320>)
 8010172:	f7f3 fd33 	bl	8003bdc <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8010176:	6a23      	ldr	r3, [r4, #32]
 8010178:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 801017c:	f43f af78 	beq.w	8010070 <UART_SetConfig+0x30>
 8010180:	f640 3173 	movw	r1, #2931	; 0xb73
 8010184:	4876      	ldr	r0, [pc, #472]	; (8010360 <UART_SetConfig+0x320>)
 8010186:	f7f3 fd29 	bl	8003bdc <assert_failed>
 801018a:	e771      	b.n	8010070 <UART_SetConfig+0x30>
  UART_GETCLOCKSOURCE(huart, clocksource);
 801018c:	4b75      	ldr	r3, [pc, #468]	; (8010364 <UART_SetConfig+0x324>)
 801018e:	4a76      	ldr	r2, [pc, #472]	; (8010368 <UART_SetConfig+0x328>)
 8010190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010194:	f003 030c 	and.w	r3, r3, #12
 8010198:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801019a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801019e:	d03f      	beq.n	8010220 <UART_SetConfig+0x1e0>
    switch (clocksource)
 80101a0:	2b08      	cmp	r3, #8
 80101a2:	d8b5      	bhi.n	8010110 <UART_SetConfig+0xd0>
 80101a4:	a201      	add	r2, pc, #4	; (adr r2, 80101ac <UART_SetConfig+0x16c>)
 80101a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101aa:	bf00      	nop
 80101ac:	080102e7 	.word	0x080102e7
 80101b0:	080102a7 	.word	0x080102a7
 80101b4:	0801021d 	.word	0x0801021d
 80101b8:	08010111 	.word	0x08010111
 80101bc:	080102db 	.word	0x080102db
 80101c0:	08010111 	.word	0x08010111
 80101c4:	08010111 	.word	0x08010111
 80101c8:	08010111 	.word	0x08010111
 80101cc:	080101dd 	.word	0x080101dd
  UART_GETCLOCKSOURCE(huart, clocksource);
 80101d0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80101d4:	d19c      	bne.n	8010110 <UART_SetConfig+0xd0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80101d6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80101da:	d039      	beq.n	8010250 <UART_SetConfig+0x210>
        pclk = (uint32_t) LSE_VALUE;
 80101dc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80101e0:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80101e2:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80101e6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80101ea:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80101ee:	f1a3 0110 	sub.w	r1, r3, #16
 80101f2:	4291      	cmp	r1, r2
 80101f4:	d88c      	bhi.n	8010110 <UART_SetConfig+0xd0>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80101f6:	6822      	ldr	r2, [r4, #0]
 80101f8:	2000      	movs	r0, #0
 80101fa:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 80101fc:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80101fe:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8010202:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010204:	4b57      	ldr	r3, [pc, #348]	; (8010364 <UART_SetConfig+0x324>)
 8010206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801020a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 801020e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010212:	f040 80c3 	bne.w	801039c <UART_SetConfig+0x35c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010216:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801021a:	d031      	beq.n	8010280 <UART_SetConfig+0x240>
 801021c:	4853      	ldr	r0, [pc, #332]	; (801036c <UART_SetConfig+0x32c>)
 801021e:	e7df      	b.n	80101e0 <UART_SetConfig+0x1a0>
    switch (clocksource)
 8010220:	2b08      	cmp	r3, #8
 8010222:	f63f af75 	bhi.w	8010110 <UART_SetConfig+0xd0>
 8010226:	a201      	add	r2, pc, #4	; (adr r2, 801022c <UART_SetConfig+0x1ec>)
 8010228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801022c:	080102ff 	.word	0x080102ff
 8010230:	080102f9 	.word	0x080102f9
 8010234:	08010281 	.word	0x08010281
 8010238:	08010111 	.word	0x08010111
 801023c:	080102ed 	.word	0x080102ed
 8010240:	08010111 	.word	0x08010111
 8010244:	08010111 	.word	0x08010111
 8010248:	08010111 	.word	0x08010111
 801024c:	08010251 	.word	0x08010251
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010250:	f44f 3080 	mov.w	r0, #65536	; 0x10000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010254:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010256:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801025a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 801025e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010262:	f1a0 0310 	sub.w	r3, r0, #16
 8010266:	4293      	cmp	r3, r2
 8010268:	f63f af52 	bhi.w	8010110 <UART_SetConfig+0xd0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801026c:	f020 020f 	bic.w	r2, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010270:	f3c0 0342 	ubfx	r3, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8010274:	6821      	ldr	r1, [r4, #0]
 8010276:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010278:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 801027a:	4313      	orrs	r3, r2
 801027c:	60cb      	str	r3, [r1, #12]
 801027e:	e748      	b.n	8010112 <UART_SetConfig+0xd2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010280:	483b      	ldr	r0, [pc, #236]	; (8010370 <UART_SetConfig+0x330>)
 8010282:	e7e7      	b.n	8010254 <UART_SetConfig+0x214>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010284:	f44f 6137 	mov.w	r1, #2928	; 0xb70
 8010288:	4835      	ldr	r0, [pc, #212]	; (8010360 <UART_SetConfig+0x320>)
 801028a:	f7f3 fca7 	bl	8003bdc <assert_failed>
 801028e:	e6de      	b.n	801004e <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010290:	4b34      	ldr	r3, [pc, #208]	; (8010364 <UART_SetConfig+0x324>)
 8010292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010296:	f003 0303 	and.w	r3, r3, #3
 801029a:	3b01      	subs	r3, #1
 801029c:	2b02      	cmp	r3, #2
 801029e:	d931      	bls.n	8010304 <UART_SetConfig+0x2c4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80102a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80102a4:	d028      	beq.n	80102f8 <UART_SetConfig+0x2b8>
        pclk = HAL_RCC_GetPCLK2Freq();
 80102a6:	f7fb fae5 	bl	800b874 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80102aa:	2800      	cmp	r0, #0
 80102ac:	d198      	bne.n	80101e0 <UART_SetConfig+0x1a0>
  huart->RxISR = NULL;
 80102ae:	2300      	movs	r3, #0
 80102b0:	2000      	movs	r0, #0
  huart->TxISR = NULL;
 80102b2:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 80102b6:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80102b8:	4b2a      	ldr	r3, [pc, #168]	; (8010364 <UART_SetConfig+0x324>)
 80102ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80102be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80102c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80102c6:	d0a6      	beq.n	8010216 <UART_SetConfig+0x1d6>
 80102c8:	d81f      	bhi.n	801030a <UART_SetConfig+0x2ca>
 80102ca:	b14b      	cbz	r3, 80102e0 <UART_SetConfig+0x2a0>
 80102cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80102d0:	f47f af1e 	bne.w	8010110 <UART_SetConfig+0xd0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80102d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80102d8:	d008      	beq.n	80102ec <UART_SetConfig+0x2ac>
        pclk = HAL_RCC_GetSysClockFreq();
 80102da:	f7fb f961 	bl	800b5a0 <HAL_RCC_GetSysClockFreq>
        break;
 80102de:	e7e4      	b.n	80102aa <UART_SetConfig+0x26a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80102e0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80102e4:	d00b      	beq.n	80102fe <UART_SetConfig+0x2be>
        pclk = HAL_RCC_GetPCLK1Freq();
 80102e6:	f7fb fab5 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
        break;
 80102ea:	e7de      	b.n	80102aa <UART_SetConfig+0x26a>
        pclk = HAL_RCC_GetSysClockFreq();
 80102ec:	f7fb f958 	bl	800b5a0 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80102f0:	2800      	cmp	r0, #0
 80102f2:	d0dc      	beq.n	80102ae <UART_SetConfig+0x26e>
 80102f4:	0040      	lsls	r0, r0, #1
 80102f6:	e7ad      	b.n	8010254 <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetPCLK2Freq();
 80102f8:	f7fb fabc 	bl	800b874 <HAL_RCC_GetPCLK2Freq>
        break;
 80102fc:	e7f8      	b.n	80102f0 <UART_SetConfig+0x2b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80102fe:	f7fb faa9 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
        break;
 8010302:	e7f5      	b.n	80102f0 <UART_SetConfig+0x2b0>
 8010304:	4a1b      	ldr	r2, [pc, #108]	; (8010374 <UART_SetConfig+0x334>)
 8010306:	5cd3      	ldrb	r3, [r2, r3]
 8010308:	e747      	b.n	801019a <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 801030a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801030e:	f43f af62 	beq.w	80101d6 <UART_SetConfig+0x196>
 8010312:	e6fd      	b.n	8010110 <UART_SetConfig+0xd0>
 8010314:	4b13      	ldr	r3, [pc, #76]	; (8010364 <UART_SetConfig+0x324>)
 8010316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801031a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 801031e:	2b20      	cmp	r3, #32
 8010320:	f43f af79 	beq.w	8010216 <UART_SetConfig+0x1d6>
 8010324:	d804      	bhi.n	8010330 <UART_SetConfig+0x2f0>
 8010326:	2b00      	cmp	r3, #0
 8010328:	d0da      	beq.n	80102e0 <UART_SetConfig+0x2a0>
 801032a:	2b10      	cmp	r3, #16
 801032c:	d0d2      	beq.n	80102d4 <UART_SetConfig+0x294>
 801032e:	e6ef      	b.n	8010110 <UART_SetConfig+0xd0>
 8010330:	2b30      	cmp	r3, #48	; 0x30
 8010332:	f43f af50 	beq.w	80101d6 <UART_SetConfig+0x196>
 8010336:	e6eb      	b.n	8010110 <UART_SetConfig+0xd0>
 8010338:	019bfcc0 	.word	0x019bfcc0
 801033c:	efff69f3 	.word	0xefff69f3
 8010340:	40011000 	.word	0x40011000
 8010344:	40004400 	.word	0x40004400
 8010348:	40004800 	.word	0x40004800
 801034c:	40004c00 	.word	0x40004c00
 8010350:	40005000 	.word	0x40005000
 8010354:	40011400 	.word	0x40011400
 8010358:	40007800 	.word	0x40007800
 801035c:	40007c00 	.word	0x40007c00
 8010360:	08028e30 	.word	0x08028e30
 8010364:	40023800 	.word	0x40023800
 8010368:	08028e70 	.word	0x08028e70
 801036c:	00f42400 	.word	0x00f42400
 8010370:	01e84800 	.word	0x01e84800
 8010374:	08028e6c 	.word	0x08028e6c
 8010378:	4b23      	ldr	r3, [pc, #140]	; (8010408 <UART_SetConfig+0x3c8>)
 801037a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801037e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8010382:	2b80      	cmp	r3, #128	; 0x80
 8010384:	f43f af47 	beq.w	8010216 <UART_SetConfig+0x1d6>
 8010388:	d804      	bhi.n	8010394 <UART_SetConfig+0x354>
 801038a:	2b00      	cmp	r3, #0
 801038c:	d0a8      	beq.n	80102e0 <UART_SetConfig+0x2a0>
 801038e:	2b40      	cmp	r3, #64	; 0x40
 8010390:	d0a0      	beq.n	80102d4 <UART_SetConfig+0x294>
 8010392:	e6bd      	b.n	8010110 <UART_SetConfig+0xd0>
 8010394:	2bc0      	cmp	r3, #192	; 0xc0
 8010396:	f43f af1e 	beq.w	80101d6 <UART_SetConfig+0x196>
 801039a:	e6b9      	b.n	8010110 <UART_SetConfig+0xd0>
 801039c:	d806      	bhi.n	80103ac <UART_SetConfig+0x36c>
 801039e:	2b00      	cmp	r3, #0
 80103a0:	f43f af7e 	beq.w	80102a0 <UART_SetConfig+0x260>
 80103a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80103a8:	d094      	beq.n	80102d4 <UART_SetConfig+0x294>
 80103aa:	e6b1      	b.n	8010110 <UART_SetConfig+0xd0>
 80103ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80103b0:	f43f af11 	beq.w	80101d6 <UART_SetConfig+0x196>
 80103b4:	e6ac      	b.n	8010110 <UART_SetConfig+0xd0>
 80103b6:	4b14      	ldr	r3, [pc, #80]	; (8010408 <UART_SetConfig+0x3c8>)
 80103b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80103c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80103c4:	f43f af27 	beq.w	8010216 <UART_SetConfig+0x1d6>
 80103c8:	f63f af02 	bhi.w	80101d0 <UART_SetConfig+0x190>
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d087      	beq.n	80102e0 <UART_SetConfig+0x2a0>
 80103d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80103d4:	f43f af7e 	beq.w	80102d4 <UART_SetConfig+0x294>
 80103d8:	e69a      	b.n	8010110 <UART_SetConfig+0xd0>
 80103da:	4b0b      	ldr	r3, [pc, #44]	; (8010408 <UART_SetConfig+0x3c8>)
 80103dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80103e0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80103e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103e8:	f43f af15 	beq.w	8010216 <UART_SetConfig+0x1d6>
 80103ec:	d807      	bhi.n	80103fe <UART_SetConfig+0x3be>
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	f43f af76 	beq.w	80102e0 <UART_SetConfig+0x2a0>
 80103f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103f8:	f43f af6c 	beq.w	80102d4 <UART_SetConfig+0x294>
 80103fc:	e688      	b.n	8010110 <UART_SetConfig+0xd0>
 80103fe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8010402:	f43f aee8 	beq.w	80101d6 <UART_SetConfig+0x196>
 8010406:	e683      	b.n	8010110 <UART_SetConfig+0xd0>
 8010408:	40023800 	.word	0x40023800

0801040c <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 801040c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801040e:	2bff      	cmp	r3, #255	; 0xff
{
 8010410:	b510      	push	{r4, lr}
 8010412:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8010414:	d87b      	bhi.n	801050e <UART_AdvFeatureConfig+0x102>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010416:	07da      	lsls	r2, r3, #31
 8010418:	d50a      	bpl.n	8010430 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 801041a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801041c:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 8010420:	f040 808e 	bne.w	8010540 <UART_AdvFeatureConfig+0x134>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010424:	6820      	ldr	r0, [r4, #0]
 8010426:	6842      	ldr	r2, [r0, #4]
 8010428:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801042c:	430a      	orrs	r2, r1
 801042e:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010430:	0798      	lsls	r0, r3, #30
 8010432:	d50a      	bpl.n	801044a <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8010434:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8010436:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 801043a:	f040 8089 	bne.w	8010550 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801043e:	6820      	ldr	r0, [r4, #0]
 8010440:	6842      	ldr	r2, [r0, #4]
 8010442:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8010446:	430a      	orrs	r2, r1
 8010448:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801044a:	0759      	lsls	r1, r3, #29
 801044c:	d50a      	bpl.n	8010464 <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 801044e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010450:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 8010454:	f040 8084 	bne.w	8010560 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010458:	6820      	ldr	r0, [r4, #0]
 801045a:	6842      	ldr	r2, [r0, #4]
 801045c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8010460:	430a      	orrs	r2, r1
 8010462:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010464:	071a      	lsls	r2, r3, #28
 8010466:	d509      	bpl.n	801047c <UART_AdvFeatureConfig+0x70>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8010468:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801046a:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 801046e:	d17f      	bne.n	8010570 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010470:	6820      	ldr	r0, [r4, #0]
 8010472:	6842      	ldr	r2, [r0, #4]
 8010474:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010478:	430a      	orrs	r2, r1
 801047a:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801047c:	06d8      	lsls	r0, r3, #27
 801047e:	d509      	bpl.n	8010494 <UART_AdvFeatureConfig+0x88>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8010480:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010482:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8010486:	d17b      	bne.n	8010580 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010488:	6820      	ldr	r0, [r4, #0]
 801048a:	6882      	ldr	r2, [r0, #8]
 801048c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8010490:	430a      	orrs	r2, r1
 8010492:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010494:	0699      	lsls	r1, r3, #26
 8010496:	d509      	bpl.n	80104ac <UART_AdvFeatureConfig+0xa0>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8010498:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801049a:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 801049e:	d177      	bne.n	8010590 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80104a0:	6820      	ldr	r0, [r4, #0]
 80104a2:	6882      	ldr	r2, [r0, #8]
 80104a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80104a8:	430a      	orrs	r2, r1
 80104aa:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80104ac:	065a      	lsls	r2, r3, #25
 80104ae:	d521      	bpl.n	80104f4 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80104b0:	4b46      	ldr	r3, [pc, #280]	; (80105cc <UART_AdvFeatureConfig+0x1c0>)
 80104b2:	6822      	ldr	r2, [r4, #0]
 80104b4:	4846      	ldr	r0, [pc, #280]	; (80105d0 <UART_AdvFeatureConfig+0x1c4>)
 80104b6:	4947      	ldr	r1, [pc, #284]	; (80105d4 <UART_AdvFeatureConfig+0x1c8>)
 80104b8:	429a      	cmp	r2, r3
 80104ba:	bf18      	it	ne
 80104bc:	4282      	cmpne	r2, r0
 80104be:	bf14      	ite	ne
 80104c0:	2301      	movne	r3, #1
 80104c2:	2300      	moveq	r3, #0
 80104c4:	428a      	cmp	r2, r1
 80104c6:	bf0c      	ite	eq
 80104c8:	2300      	moveq	r3, #0
 80104ca:	f003 0301 	andne.w	r3, r3, #1
 80104ce:	b113      	cbz	r3, 80104d6 <UART_AdvFeatureConfig+0xca>
 80104d0:	4b41      	ldr	r3, [pc, #260]	; (80105d8 <UART_AdvFeatureConfig+0x1cc>)
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d16b      	bne.n	80105ae <UART_AdvFeatureConfig+0x1a2>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80104d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80104d8:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 80104dc:	d160      	bne.n	80105a0 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104de:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104e0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80104e4:	684b      	ldr	r3, [r1, #4]
 80104e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80104ea:	ea43 0302 	orr.w	r3, r3, r2
 80104ee:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80104f0:	d014      	beq.n	801051c <UART_AdvFeatureConfig+0x110>
 80104f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104f4:	061b      	lsls	r3, r3, #24
 80104f6:	d509      	bpl.n	801050c <UART_AdvFeatureConfig+0x100>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80104f8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80104fa:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 80104fe:	d118      	bne.n	8010532 <UART_AdvFeatureConfig+0x126>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010500:	6821      	ldr	r1, [r4, #0]
 8010502:	684b      	ldr	r3, [r1, #4]
 8010504:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8010508:	4313      	orrs	r3, r2
 801050a:	604b      	str	r3, [r1, #4]
}
 801050c:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 801050e:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8010512:	4832      	ldr	r0, [pc, #200]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010514:	f7f3 fb62 	bl	8003bdc <assert_failed>
 8010518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801051a:	e77c      	b.n	8010416 <UART_AdvFeatureConfig+0xa>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 801051c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 801051e:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 8010522:	d14a      	bne.n	80105ba <UART_AdvFeatureConfig+0x1ae>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010524:	684a      	ldr	r2, [r1, #4]
 8010526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010528:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 801052c:	4302      	orrs	r2, r0
 801052e:	604a      	str	r2, [r1, #4]
 8010530:	e7e0      	b.n	80104f4 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8010532:	f640 4136 	movw	r1, #3126	; 0xc36
 8010536:	4829      	ldr	r0, [pc, #164]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010538:	f7f3 fb50 	bl	8003bdc <assert_failed>
 801053c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 801053e:	e7df      	b.n	8010500 <UART_AdvFeatureConfig+0xf4>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8010540:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8010544:	4825      	ldr	r0, [pc, #148]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010546:	f7f3 fb49 	bl	8003bdc <assert_failed>
 801054a:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 801054e:	e769      	b.n	8010424 <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8010550:	f640 4105 	movw	r1, #3077	; 0xc05
 8010554:	4821      	ldr	r0, [pc, #132]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010556:	f7f3 fb41 	bl	8003bdc <assert_failed>
 801055a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801055c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801055e:	e76e      	b.n	801043e <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8010560:	f640 410c 	movw	r1, #3084	; 0xc0c
 8010564:	481d      	ldr	r0, [pc, #116]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010566:	f7f3 fb39 	bl	8003bdc <assert_failed>
 801056a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801056c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801056e:	e773      	b.n	8010458 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8010570:	f640 4113 	movw	r1, #3091	; 0xc13
 8010574:	4819      	ldr	r0, [pc, #100]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010576:	f7f3 fb31 	bl	8003bdc <assert_failed>
 801057a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801057c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801057e:	e777      	b.n	8010470 <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8010580:	f640 411a 	movw	r1, #3098	; 0xc1a
 8010584:	4815      	ldr	r0, [pc, #84]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010586:	f7f3 fb29 	bl	8003bdc <assert_failed>
 801058a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801058c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801058e:	e77b      	b.n	8010488 <UART_AdvFeatureConfig+0x7c>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8010590:	f640 4121 	movw	r1, #3105	; 0xc21
 8010594:	4811      	ldr	r0, [pc, #68]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 8010596:	f7f3 fb21 	bl	8003bdc <assert_failed>
 801059a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801059c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801059e:	e77f      	b.n	80104a0 <UART_AdvFeatureConfig+0x94>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80105a0:	f640 4129 	movw	r1, #3113	; 0xc29
 80105a4:	480d      	ldr	r0, [pc, #52]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 80105a6:	f7f3 fb19 	bl	8003bdc <assert_failed>
 80105aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80105ac:	e797      	b.n	80104de <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80105ae:	f640 4128 	movw	r1, #3112	; 0xc28
 80105b2:	480a      	ldr	r0, [pc, #40]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 80105b4:	f7f3 fb12 	bl	8003bdc <assert_failed>
 80105b8:	e78d      	b.n	80104d6 <UART_AdvFeatureConfig+0xca>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80105ba:	f640 412e 	movw	r1, #3118	; 0xc2e
 80105be:	4807      	ldr	r0, [pc, #28]	; (80105dc <UART_AdvFeatureConfig+0x1d0>)
 80105c0:	f7f3 fb0c 	bl	8003bdc <assert_failed>
 80105c4:	6821      	ldr	r1, [r4, #0]
 80105c6:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80105c8:	e7ac      	b.n	8010524 <UART_AdvFeatureConfig+0x118>
 80105ca:	bf00      	nop
 80105cc:	40011000 	.word	0x40011000
 80105d0:	40004400 	.word	0x40004400
 80105d4:	40004800 	.word	0x40004800
 80105d8:	40011400 	.word	0x40011400
 80105dc:	08028e30 	.word	0x08028e30

080105e0 <UART_WaitOnFlagUntilTimeout>:
{
 80105e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80105e8:	4681      	mov	r9, r0
 80105ea:	460f      	mov	r7, r1
 80105ec:	4616      	mov	r6, r2
 80105ee:	469a      	mov	sl, r3
 80105f0:	6805      	ldr	r5, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80105f2:	e002      	b.n	80105fa <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 80105f4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80105f8:	d10a      	bne.n	8010610 <UART_WaitOnFlagUntilTimeout+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80105fa:	69ec      	ldr	r4, [r5, #28]
 80105fc:	ea37 0304 	bics.w	r3, r7, r4
 8010600:	bf0c      	ite	eq
 8010602:	2401      	moveq	r4, #1
 8010604:	2400      	movne	r4, #0
 8010606:	42b4      	cmp	r4, r6
 8010608:	d0f4      	beq.n	80105f4 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 801060a:	2000      	movs	r0, #0
}
 801060c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010610:	f7f6 f872 	bl	80066f8 <HAL_GetTick>
 8010614:	eba0 000a 	sub.w	r0, r0, sl
 8010618:	4540      	cmp	r0, r8
 801061a:	d82d      	bhi.n	8010678 <UART_WaitOnFlagUntilTimeout+0x98>
 801061c:	f1b8 0f00 	cmp.w	r8, #0
 8010620:	d02a      	beq.n	8010678 <UART_WaitOnFlagUntilTimeout+0x98>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010622:	f8d9 5000 	ldr.w	r5, [r9]
 8010626:	682b      	ldr	r3, [r5, #0]
 8010628:	462a      	mov	r2, r5
 801062a:	0759      	lsls	r1, r3, #29
 801062c:	d5e5      	bpl.n	80105fa <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801062e:	69eb      	ldr	r3, [r5, #28]
 8010630:	051b      	lsls	r3, r3, #20
 8010632:	d5e2      	bpl.n	80105fa <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010634:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010638:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801063a:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801063e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010642:	e842 3100 	strex	r1, r3, [r2]
 8010646:	2900      	cmp	r1, #0
 8010648:	d1f7      	bne.n	801063a <UART_WaitOnFlagUntilTimeout+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801064a:	f102 0308 	add.w	r3, r2, #8
 801064e:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010652:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010656:	f102 0008 	add.w	r0, r2, #8
 801065a:	e840 3100 	strex	r1, r3, [r0]
 801065e:	2900      	cmp	r1, #0
 8010660:	d1f3      	bne.n	801064a <UART_WaitOnFlagUntilTimeout+0x6a>
          huart->gState = HAL_UART_STATE_READY;
 8010662:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8010664:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8010666:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 801066a:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 801066e:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010672:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
          return HAL_TIMEOUT;
 8010676:	e7c9      	b.n	801060c <UART_WaitOnFlagUntilTimeout+0x2c>
 8010678:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801067c:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010680:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010684:	e842 3100 	strex	r1, r3, [r2]
 8010688:	2900      	cmp	r1, #0
 801068a:	d1f7      	bne.n	801067c <UART_WaitOnFlagUntilTimeout+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801068c:	f102 0308 	add.w	r3, r2, #8
 8010690:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010694:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010698:	f102 0008 	add.w	r0, r2, #8
 801069c:	e840 3100 	strex	r1, r3, [r0]
 80106a0:	2900      	cmp	r1, #0
 80106a2:	d1f3      	bne.n	801068c <UART_WaitOnFlagUntilTimeout+0xac>
        huart->gState = HAL_UART_STATE_READY;
 80106a4:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80106a6:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 80106a8:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 80106ac:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80106b0:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
        return HAL_TIMEOUT;
 80106b4:	e7aa      	b.n	801060c <UART_WaitOnFlagUntilTimeout+0x2c>
 80106b6:	bf00      	nop

080106b8 <HAL_UART_Transmit>:
{
 80106b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80106bc:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80106be:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 80106c0:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80106c2:	2b20      	cmp	r3, #32
 80106c4:	d14b      	bne.n	801075e <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 80106c6:	460d      	mov	r5, r1
 80106c8:	2900      	cmp	r1, #0
 80106ca:	d044      	beq.n	8010756 <HAL_UART_Transmit+0x9e>
 80106cc:	fab2 f982 	clz	r9, r2
 80106d0:	4617      	mov	r7, r2
 80106d2:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80106d6:	2a00      	cmp	r2, #0
 80106d8:	d03d      	beq.n	8010756 <HAL_UART_Transmit+0x9e>
    __HAL_LOCK(huart);
 80106da:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80106de:	4604      	mov	r4, r0
 80106e0:	2b01      	cmp	r3, #1
 80106e2:	d03c      	beq.n	801075e <HAL_UART_Transmit+0xa6>
 80106e4:	2201      	movs	r2, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80106e6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80106e8:	f8c0 9080 	str.w	r9, [r0, #128]	; 0x80
    __HAL_LOCK(huart);
 80106ec:	f880 2074 	strb.w	r2, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80106f0:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 80106f2:	f7f6 f801 	bl	80066f8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80106f6:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80106f8:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 80106fa:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80106fe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    huart->TxXferCount = Size;
 8010702:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010706:	d040      	beq.n	801078a <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 8010708:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 801070c:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 801070e:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8010710:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8010714:	b973      	cbnz	r3, 8010734 <HAL_UART_Transmit+0x7c>
 8010716:	e02a      	b.n	801076e <HAL_UART_Transmit+0xb6>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010718:	6823      	ldr	r3, [r4, #0]
 801071a:	f815 2b01 	ldrb.w	r2, [r5], #1
 801071e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 8010720:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8010724:	3a01      	subs	r2, #1
 8010726:	b292      	uxth	r2, r2
 8010728:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 801072c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8010730:	b292      	uxth	r2, r2
 8010732:	b1e2      	cbz	r2, 801076e <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010734:	4643      	mov	r3, r8
 8010736:	2200      	movs	r2, #0
 8010738:	2180      	movs	r1, #128	; 0x80
 801073a:	4620      	mov	r0, r4
 801073c:	9600      	str	r6, [sp, #0]
 801073e:	f7ff ff4f 	bl	80105e0 <UART_WaitOnFlagUntilTimeout>
 8010742:	b980      	cbnz	r0, 8010766 <HAL_UART_Transmit+0xae>
      if (pdata8bits == NULL)
 8010744:	2d00      	cmp	r5, #0
 8010746:	d1e7      	bne.n	8010718 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010748:	f839 3b02 	ldrh.w	r3, [r9], #2
 801074c:	6822      	ldr	r2, [r4, #0]
 801074e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010752:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8010754:	e7e4      	b.n	8010720 <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 8010756:	2001      	movs	r0, #1
}
 8010758:	b003      	add	sp, #12
 801075a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 801075e:	2002      	movs	r0, #2
}
 8010760:	b003      	add	sp, #12
 8010762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8010766:	2003      	movs	r0, #3
}
 8010768:	b003      	add	sp, #12
 801076a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801076e:	4643      	mov	r3, r8
 8010770:	2200      	movs	r2, #0
 8010772:	2140      	movs	r1, #64	; 0x40
 8010774:	4620      	mov	r0, r4
 8010776:	9600      	str	r6, [sp, #0]
 8010778:	f7ff ff32 	bl	80105e0 <UART_WaitOnFlagUntilTimeout>
 801077c:	2800      	cmp	r0, #0
 801077e:	d1f2      	bne.n	8010766 <HAL_UART_Transmit+0xae>
    huart->gState = HAL_UART_STATE_READY;
 8010780:	2320      	movs	r3, #32
 8010782:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8010784:	b003      	add	sp, #12
 8010786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801078a:	6923      	ldr	r3, [r4, #16]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d1bb      	bne.n	8010708 <HAL_UART_Transmit+0x50>
 8010790:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8010792:	461d      	mov	r5, r3
 8010794:	e7b8      	b.n	8010708 <HAL_UART_Transmit+0x50>
 8010796:	bf00      	nop

08010798 <UART_CheckIdleState>:
{
 8010798:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801079a:	2600      	movs	r6, #0
{
 801079c:	4604      	mov	r4, r0
 801079e:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80107a0:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 80107a4:	f7f5 ffa8 	bl	80066f8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80107a8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80107aa:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80107ac:	681a      	ldr	r2, [r3, #0]
 80107ae:	0712      	lsls	r2, r2, #28
 80107b0:	d40c      	bmi.n	80107cc <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	075b      	lsls	r3, r3, #29
 80107b6:	d418      	bmi.n	80107ea <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107b8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80107ba:	2220      	movs	r2, #32
  return HAL_OK;
 80107bc:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80107be:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80107c0:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80107c4:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107c6:	6623      	str	r3, [r4, #96]	; 0x60
}
 80107c8:	b002      	add	sp, #8
 80107ca:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80107cc:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 80107d0:	4632      	mov	r2, r6
 80107d2:	462b      	mov	r3, r5
 80107d4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80107d8:	9000      	str	r0, [sp, #0]
 80107da:	4620      	mov	r0, r4
 80107dc:	f7ff ff00 	bl	80105e0 <UART_WaitOnFlagUntilTimeout>
 80107e0:	b978      	cbnz	r0, 8010802 <UART_CheckIdleState+0x6a>
 80107e2:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	075b      	lsls	r3, r3, #29
 80107e8:	d5e6      	bpl.n	80107b8 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80107ea:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 80107ee:	462b      	mov	r3, r5
 80107f0:	2200      	movs	r2, #0
 80107f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80107f6:	9000      	str	r0, [sp, #0]
 80107f8:	4620      	mov	r0, r4
 80107fa:	f7ff fef1 	bl	80105e0 <UART_WaitOnFlagUntilTimeout>
 80107fe:	2800      	cmp	r0, #0
 8010800:	d0da      	beq.n	80107b8 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 8010802:	2003      	movs	r0, #3
}
 8010804:	b002      	add	sp, #8
 8010806:	bd70      	pop	{r4, r5, r6, pc}

08010808 <HAL_UART_Init>:
  if (huart == NULL)
 8010808:	2800      	cmp	r0, #0
 801080a:	f000 8097 	beq.w	801093c <HAL_UART_Init+0x134>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 801080e:	6802      	ldr	r2, [r0, #0]
{
 8010810:	b538      	push	{r3, r4, r5, lr}
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8010812:	6983      	ldr	r3, [r0, #24]
 8010814:	4604      	mov	r4, r0
 8010816:	2b00      	cmp	r3, #0
 8010818:	d050      	beq.n	80108bc <HAL_UART_Init+0xb4>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 801081a:	4b4c      	ldr	r3, [pc, #304]	; (801094c <HAL_UART_Init+0x144>)
 801081c:	494c      	ldr	r1, [pc, #304]	; (8010950 <HAL_UART_Init+0x148>)
 801081e:	484d      	ldr	r0, [pc, #308]	; (8010954 <HAL_UART_Init+0x14c>)
 8010820:	429a      	cmp	r2, r3
 8010822:	bf18      	it	ne
 8010824:	428a      	cmpne	r2, r1
 8010826:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801082a:	4d4b      	ldr	r5, [pc, #300]	; (8010958 <HAL_UART_Init+0x150>)
 801082c:	bf14      	ite	ne
 801082e:	2301      	movne	r3, #1
 8010830:	2300      	moveq	r3, #0
 8010832:	4282      	cmp	r2, r0
 8010834:	bf0c      	ite	eq
 8010836:	2300      	moveq	r3, #0
 8010838:	f003 0301 	andne.w	r3, r3, #1
 801083c:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 8010840:	428a      	cmp	r2, r1
 8010842:	bf0c      	ite	eq
 8010844:	2300      	moveq	r3, #0
 8010846:	f003 0301 	andne.w	r3, r3, #1
 801084a:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 801084e:	42aa      	cmp	r2, r5
 8010850:	bf0c      	ite	eq
 8010852:	2300      	moveq	r3, #0
 8010854:	f003 0301 	andne.w	r3, r3, #1
 8010858:	4282      	cmp	r2, r0
 801085a:	bf0c      	ite	eq
 801085c:	2300      	moveq	r3, #0
 801085e:	f003 0301 	andne.w	r3, r3, #1
 8010862:	428a      	cmp	r2, r1
 8010864:	bf0c      	ite	eq
 8010866:	2300      	moveq	r3, #0
 8010868:	f003 0301 	andne.w	r3, r3, #1
 801086c:	b113      	cbz	r3, 8010874 <HAL_UART_Init+0x6c>
 801086e:	4b3b      	ldr	r3, [pc, #236]	; (801095c <HAL_UART_Init+0x154>)
 8010870:	429a      	cmp	r2, r3
 8010872:	d165      	bne.n	8010940 <HAL_UART_Init+0x138>
  if (huart->gState == HAL_UART_STATE_RESET)
 8010874:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8010876:	2b00      	cmp	r3, #0
 8010878:	d056      	beq.n	8010928 <HAL_UART_Init+0x120>
  __HAL_UART_DISABLE(huart);
 801087a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801087c:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 801087e:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8010880:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8010882:	6813      	ldr	r3, [r2, #0]
 8010884:	f023 0301 	bic.w	r3, r3, #1
 8010888:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 801088a:	f7ff fbd9 	bl	8010040 <UART_SetConfig>
 801088e:	2801      	cmp	r0, #1
 8010890:	d048      	beq.n	8010924 <HAL_UART_Init+0x11c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010894:	2b00      	cmp	r3, #0
 8010896:	d14d      	bne.n	8010934 <HAL_UART_Init+0x12c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010898:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 801089a:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801089c:	685a      	ldr	r2, [r3, #4]
 801089e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80108a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80108a4:	689a      	ldr	r2, [r3, #8]
 80108a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80108aa:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80108ac:	681a      	ldr	r2, [r3, #0]
 80108ae:	f042 0201 	orr.w	r2, r2, #1
 80108b2:	601a      	str	r2, [r3, #0]
}
 80108b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 80108b8:	f7ff bf6e 	b.w	8010798 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80108bc:	4b23      	ldr	r3, [pc, #140]	; (801094c <HAL_UART_Init+0x144>)
 80108be:	4924      	ldr	r1, [pc, #144]	; (8010950 <HAL_UART_Init+0x148>)
 80108c0:	4824      	ldr	r0, [pc, #144]	; (8010954 <HAL_UART_Init+0x14c>)
 80108c2:	429a      	cmp	r2, r3
 80108c4:	bf18      	it	ne
 80108c6:	428a      	cmpne	r2, r1
 80108c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80108cc:	4d22      	ldr	r5, [pc, #136]	; (8010958 <HAL_UART_Init+0x150>)
 80108ce:	bf14      	ite	ne
 80108d0:	2301      	movne	r3, #1
 80108d2:	2300      	moveq	r3, #0
 80108d4:	4282      	cmp	r2, r0
 80108d6:	bf0c      	ite	eq
 80108d8:	2300      	moveq	r3, #0
 80108da:	f003 0301 	andne.w	r3, r3, #1
 80108de:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 80108e2:	428a      	cmp	r2, r1
 80108e4:	bf0c      	ite	eq
 80108e6:	2300      	moveq	r3, #0
 80108e8:	f003 0301 	andne.w	r3, r3, #1
 80108ec:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 80108f0:	42aa      	cmp	r2, r5
 80108f2:	bf0c      	ite	eq
 80108f4:	2300      	moveq	r3, #0
 80108f6:	f003 0301 	andne.w	r3, r3, #1
 80108fa:	4282      	cmp	r2, r0
 80108fc:	bf0c      	ite	eq
 80108fe:	2300      	moveq	r3, #0
 8010900:	f003 0301 	andne.w	r3, r3, #1
 8010904:	428a      	cmp	r2, r1
 8010906:	bf0c      	ite	eq
 8010908:	2300      	moveq	r3, #0
 801090a:	f003 0301 	andne.w	r3, r3, #1
 801090e:	2b00      	cmp	r3, #0
 8010910:	d0b0      	beq.n	8010874 <HAL_UART_Init+0x6c>
 8010912:	4b12      	ldr	r3, [pc, #72]	; (801095c <HAL_UART_Init+0x154>)
 8010914:	429a      	cmp	r2, r3
 8010916:	d0ad      	beq.n	8010874 <HAL_UART_Init+0x6c>
 8010918:	f240 1131 	movw	r1, #305	; 0x131
 801091c:	4810      	ldr	r0, [pc, #64]	; (8010960 <HAL_UART_Init+0x158>)
 801091e:	f7f3 f95d 	bl	8003bdc <assert_failed>
 8010922:	e7a7      	b.n	8010874 <HAL_UART_Init+0x6c>
}
 8010924:	2001      	movs	r0, #1
 8010926:	bd38      	pop	{r3, r4, r5, pc}
    HAL_UART_MspInit(huart);
 8010928:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 801092a:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 801092e:	f7f4 fd1b 	bl	8005368 <HAL_UART_MspInit>
 8010932:	e7a2      	b.n	801087a <HAL_UART_Init+0x72>
    UART_AdvFeatureConfig(huart);
 8010934:	4620      	mov	r0, r4
 8010936:	f7ff fd69 	bl	801040c <UART_AdvFeatureConfig>
 801093a:	e7ad      	b.n	8010898 <HAL_UART_Init+0x90>
}
 801093c:	2001      	movs	r0, #1
 801093e:	4770      	bx	lr
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8010940:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8010944:	4806      	ldr	r0, [pc, #24]	; (8010960 <HAL_UART_Init+0x158>)
 8010946:	f7f3 f949 	bl	8003bdc <assert_failed>
 801094a:	e793      	b.n	8010874 <HAL_UART_Init+0x6c>
 801094c:	40011000 	.word	0x40011000
 8010950:	40004400 	.word	0x40004400
 8010954:	40004800 	.word	0x40004800
 8010958:	40005000 	.word	0x40005000
 801095c:	40007c00 	.word	0x40007c00
 8010960:	08028e30 	.word	0x08028e30

08010964 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8010964:	2800      	cmp	r0, #0
 8010966:	d04a      	beq.n	80109fe <HAL_MultiProcessor_Init+0x9a>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8010968:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 801096c:	b570      	push	{r4, r5, r6, lr}
 801096e:	460e      	mov	r6, r1
 8010970:	4604      	mov	r4, r0
 8010972:	4615      	mov	r5, r2
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8010974:	d13d      	bne.n	80109f2 <HAL_MultiProcessor_Init+0x8e>
  if (huart->gState == HAL_UART_STATE_RESET)
 8010976:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8010978:	2b00      	cmp	r3, #0
 801097a:	d034      	beq.n	80109e6 <HAL_MultiProcessor_Init+0x82>
  __HAL_UART_DISABLE(huart);
 801097c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801097e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010980:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8010982:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8010984:	6813      	ldr	r3, [r2, #0]
 8010986:	f023 0301 	bic.w	r3, r3, #1
 801098a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 801098c:	f7ff fb58 	bl	8010040 <UART_SetConfig>
 8010990:	2801      	cmp	r0, #1
 8010992:	d026      	beq.n	80109e2 <HAL_MultiProcessor_Init+0x7e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010994:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010996:	bb03      	cbnz	r3, 80109da <HAL_MultiProcessor_Init+0x76>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010998:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 801099a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801099e:	685a      	ldr	r2, [r3, #4]
 80109a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80109a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80109a6:	689a      	ldr	r2, [r3, #8]
 80109a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80109ac:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80109ae:	d00d      	beq.n	80109cc <HAL_MultiProcessor_Init+0x68>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80109b0:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80109b2:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80109b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80109b8:	4315      	orrs	r5, r2
 80109ba:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 80109bc:	681a      	ldr	r2, [r3, #0]
 80109be:	f042 0201 	orr.w	r2, r2, #1
}
 80109c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 80109c6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80109c8:	f7ff bee6 	b.w	8010798 <UART_CheckIdleState>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80109cc:	6859      	ldr	r1, [r3, #4]
 80109ce:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80109d2:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 80109d6:	605e      	str	r6, [r3, #4]
 80109d8:	e7ea      	b.n	80109b0 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 80109da:	4620      	mov	r0, r4
 80109dc:	f7ff fd16 	bl	801040c <UART_AdvFeatureConfig>
 80109e0:	e7da      	b.n	8010998 <HAL_MultiProcessor_Init+0x34>
}
 80109e2:	2001      	movs	r0, #1
 80109e4:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_MspInit(huart);
 80109e6:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 80109e8:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80109ec:	f7f4 fcbc 	bl	8005368 <HAL_UART_MspInit>
 80109f0:	e7c4      	b.n	801097c <HAL_MultiProcessor_Init+0x18>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 80109f2:	f240 211d 	movw	r1, #541	; 0x21d
 80109f6:	4803      	ldr	r0, [pc, #12]	; (8010a04 <HAL_MultiProcessor_Init+0xa0>)
 80109f8:	f7f3 f8f0 	bl	8003bdc <assert_failed>
 80109fc:	e7bb      	b.n	8010976 <HAL_MultiProcessor_Init+0x12>
}
 80109fe:	2001      	movs	r0, #1
 8010a00:	4770      	bx	lr
 8010a02:	bf00      	nop
 8010a04:	08028e30 	.word	0x08028e30

08010a08 <UART_Start_Receive_DMA>:
{
 8010a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a0a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a0c:	2500      	movs	r5, #0
  if (huart->hdmarx != NULL)
 8010a0e:	6f00      	ldr	r0, [r0, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010a10:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a12:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  huart->pRxBuffPtr = pData;
 8010a16:	6561      	str	r1, [r4, #84]	; 0x54
  huart->RxXferSize = Size;
 8010a18:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010a1c:	67e3      	str	r3, [r4, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 8010a1e:	b168      	cbz	r0, 8010a3c <UART_Start_Receive_DMA+0x34>
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010a20:	4e1f      	ldr	r6, [pc, #124]	; (8010aa0 <UART_Start_Receive_DMA+0x98>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010a22:	4613      	mov	r3, r2
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010a24:	4f1f      	ldr	r7, [pc, #124]	; (8010aa4 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010a26:	460a      	mov	r2, r1
 8010a28:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 8010a2a:	6505      	str	r5, [r0, #80]	; 0x50
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010a2c:	3124      	adds	r1, #36	; 0x24
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010a2e:	e9c0 760f 	strd	r7, r6, [r0, #60]	; 0x3c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010a32:	4e1d      	ldr	r6, [pc, #116]	; (8010aa8 <UART_Start_Receive_DMA+0xa0>)
 8010a34:	64c6      	str	r6, [r0, #76]	; 0x4c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010a36:	f7f7 f835 	bl	8007aa4 <HAL_DMA_Start_IT>
 8010a3a:	bb40      	cbnz	r0, 8010a8e <UART_Start_Receive_DMA+0x86>
  __HAL_UNLOCK(huart);
 8010a3c:	2200      	movs	r2, #0
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010a3e:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 8010a40:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010a44:	b14b      	cbz	r3, 8010a5a <UART_Start_Receive_DMA+0x52>
 8010a46:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a48:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a50:	e843 2100 	strex	r1, r2, [r3]
 8010a54:	2900      	cmp	r1, #0
 8010a56:	d1f7      	bne.n	8010a48 <UART_Start_Receive_DMA+0x40>
 8010a58:	e000      	b.n	8010a5c <UART_Start_Receive_DMA+0x54>
 8010a5a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a5c:	f103 0208 	add.w	r2, r3, #8
 8010a60:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a64:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a68:	f103 0008 	add.w	r0, r3, #8
 8010a6c:	e840 2100 	strex	r1, r2, [r0]
 8010a70:	2900      	cmp	r1, #0
 8010a72:	d1f3      	bne.n	8010a5c <UART_Start_Receive_DMA+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a74:	f103 0208 	add.w	r2, r3, #8
 8010a78:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010a7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a80:	f103 0108 	add.w	r1, r3, #8
 8010a84:	e841 2000 	strex	r0, r2, [r1]
 8010a88:	2800      	cmp	r0, #0
 8010a8a:	d1f3      	bne.n	8010a74 <UART_Start_Receive_DMA+0x6c>
}
 8010a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010a8e:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8010a90:	2320      	movs	r3, #32
      return HAL_ERROR;
 8010a92:	2001      	movs	r0, #1
      __HAL_UNLOCK(huart);
 8010a94:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010a98:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 8010a9c:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8010a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010aa0:	0800fcd9 	.word	0x0800fcd9
 8010aa4:	0800fcf5 	.word	0x0800fcf5
 8010aa8:	0800fc69 	.word	0x0800fc69

08010aac <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8010aac:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8010aae:	2b20      	cmp	r3, #32
 8010ab0:	d11e      	bne.n	8010af0 <HAL_UART_Receive_DMA+0x44>
    if ((pData == NULL) || (Size == 0U))
 8010ab2:	b1d9      	cbz	r1, 8010aec <HAL_UART_Receive_DMA+0x40>
 8010ab4:	fab2 f382 	clz	r3, r2
 8010ab8:	095b      	lsrs	r3, r3, #5
 8010aba:	b1ba      	cbz	r2, 8010aec <HAL_UART_Receive_DMA+0x40>
{
 8010abc:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8010abe:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 8010ac2:	2c01      	cmp	r4, #1
 8010ac4:	d016      	beq.n	8010af4 <HAL_UART_Receive_DMA+0x48>
 8010ac6:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010ac8:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010aca:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 8010acc:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010ad0:	6863      	ldr	r3, [r4, #4]
 8010ad2:	021b      	lsls	r3, r3, #8
 8010ad4:	d507      	bpl.n	8010ae6 <HAL_UART_Receive_DMA+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ad6:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010ada:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ade:	e844 3500 	strex	r5, r3, [r4]
 8010ae2:	2d00      	cmp	r5, #0
 8010ae4:	d1f7      	bne.n	8010ad6 <HAL_UART_Receive_DMA+0x2a>
}
 8010ae6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010ae8:	f7ff bf8e 	b.w	8010a08 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8010aec:	2001      	movs	r0, #1
}
 8010aee:	4770      	bx	lr
    return HAL_BUSY;
 8010af0:	2002      	movs	r0, #2
 8010af2:	4770      	bx	lr
 8010af4:	2002      	movs	r0, #2
}
 8010af6:	bc30      	pop	{r4, r5}
 8010af8:	4770      	bx	lr
 8010afa:	bf00      	nop

08010afc <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8010afc:	2800      	cmp	r0, #0
 8010afe:	f000 8089 	beq.w	8010c14 <HAL_RS485Ex_Init+0x118>
{
 8010b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 8010b06:	4c47      	ldr	r4, [pc, #284]	; (8010c24 <HAL_RS485Ex_Init+0x128>)
 8010b08:	460e      	mov	r6, r1
 8010b0a:	461d      	mov	r5, r3
 8010b0c:	4946      	ldr	r1, [pc, #280]	; (8010c28 <HAL_RS485Ex_Init+0x12c>)
 8010b0e:	6803      	ldr	r3, [r0, #0]
 8010b10:	4617      	mov	r7, r2
 8010b12:	4a46      	ldr	r2, [pc, #280]	; (8010c2c <HAL_RS485Ex_Init+0x130>)
 8010b14:	4680      	mov	r8, r0
 8010b16:	42a3      	cmp	r3, r4
 8010b18:	bf18      	it	ne
 8010b1a:	428b      	cmpne	r3, r1
 8010b1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010b20:	bf14      	ite	ne
 8010b22:	2401      	movne	r4, #1
 8010b24:	2400      	moveq	r4, #0
 8010b26:	4293      	cmp	r3, r2
 8010b28:	bf0c      	ite	eq
 8010b2a:	2400      	moveq	r4, #0
 8010b2c:	f004 0401 	andne.w	r4, r4, #1
 8010b30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010b34:	428b      	cmp	r3, r1
 8010b36:	bf0c      	ite	eq
 8010b38:	2400      	moveq	r4, #0
 8010b3a:	f004 0401 	andne.w	r4, r4, #1
 8010b3e:	f501 4148 	add.w	r1, r1, #51200	; 0xc800
 8010b42:	4293      	cmp	r3, r2
 8010b44:	bf0c      	ite	eq
 8010b46:	2400      	moveq	r4, #0
 8010b48:	f004 0401 	andne.w	r4, r4, #1
 8010b4c:	f502 5220 	add.w	r2, r2, #10240	; 0x2800
 8010b50:	428b      	cmp	r3, r1
 8010b52:	bf0c      	ite	eq
 8010b54:	2400      	moveq	r4, #0
 8010b56:	f004 0401 	andne.w	r4, r4, #1
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	bf0c      	ite	eq
 8010b5e:	2400      	moveq	r4, #0
 8010b60:	f004 0401 	andne.w	r4, r4, #1
 8010b64:	b11c      	cbz	r4, 8010b6e <HAL_RS485Ex_Init+0x72>
 8010b66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010b6a:	4293      	cmp	r3, r2
 8010b6c:	d154      	bne.n	8010c18 <HAL_RS485Ex_Init+0x11c>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8010b6e:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 8010b72:	d14a      	bne.n	8010c0a <HAL_RS485Ex_Init+0x10e>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 8010b74:	2f1f      	cmp	r7, #31
 8010b76:	d843      	bhi.n	8010c00 <HAL_RS485Ex_Init+0x104>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 8010b78:	2d1f      	cmp	r5, #31
 8010b7a:	d83c      	bhi.n	8010bf6 <HAL_RS485Ex_Init+0xfa>

  if (huart->gState == HAL_UART_STATE_RESET)
 8010b7c:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 8010b80:	b39b      	cbz	r3, 8010bea <HAL_RS485Ex_Init+0xee>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8010b82:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 8010b86:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010b88:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 8010b8a:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8010b8e:	6813      	ldr	r3, [r2, #0]
 8010b90:	f023 0301 	bic.w	r3, r3, #1
 8010b94:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010b96:	f7ff fa53 	bl	8010040 <UART_SetConfig>
 8010b9a:	2801      	cmp	r0, #1
 8010b9c:	d022      	beq.n	8010be4 <HAL_RS485Ex_Init+0xe8>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010b9e:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8010ba2:	b9db      	cbnz	r3, 8010bdc <HAL_RS485Ex_Init+0xe0>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8010ba4:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8010ba8:	042d      	lsls	r5, r5, #16
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8010baa:	4a21      	ldr	r2, [pc, #132]	; (8010c30 <HAL_RS485Ex_Init+0x134>)

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010bac:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8010bae:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8010bb0:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8010bb4:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8010bb8:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8010bba:	6899      	ldr	r1, [r3, #8]
 8010bbc:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8010bc0:	430e      	orrs	r6, r1
 8010bc2:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8010bc4:	6819      	ldr	r1, [r3, #0]
 8010bc6:	400a      	ands	r2, r1
 8010bc8:	4317      	orrs	r7, r2
 8010bca:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8010bcc:	681a      	ldr	r2, [r3, #0]
 8010bce:	f042 0201 	orr.w	r2, r2, #1
}
 8010bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 8010bd6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8010bd8:	f7ff bdde 	b.w	8010798 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 8010bdc:	4640      	mov	r0, r8
 8010bde:	f7ff fc15 	bl	801040c <UART_AdvFeatureConfig>
 8010be2:	e7df      	b.n	8010ba4 <HAL_RS485Ex_Init+0xa8>
}
 8010be4:	2001      	movs	r0, #1
 8010be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_UART_MspInit(huart);
 8010bea:	4640      	mov	r0, r8
    huart->Lock = HAL_UNLOCKED;
 8010bec:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8010bf0:	f7f4 fbba 	bl	8005368 <HAL_UART_MspInit>
 8010bf4:	e7c5      	b.n	8010b82 <HAL_RS485Ex_Init+0x86>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 8010bf6:	21aa      	movs	r1, #170	; 0xaa
 8010bf8:	480e      	ldr	r0, [pc, #56]	; (8010c34 <HAL_RS485Ex_Init+0x138>)
 8010bfa:	f7f2 ffef 	bl	8003bdc <assert_failed>
 8010bfe:	e7bd      	b.n	8010b7c <HAL_RS485Ex_Init+0x80>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 8010c00:	21a7      	movs	r1, #167	; 0xa7
 8010c02:	480c      	ldr	r0, [pc, #48]	; (8010c34 <HAL_RS485Ex_Init+0x138>)
 8010c04:	f7f2 ffea 	bl	8003bdc <assert_failed>
 8010c08:	e7b6      	b.n	8010b78 <HAL_RS485Ex_Init+0x7c>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8010c0a:	21a4      	movs	r1, #164	; 0xa4
 8010c0c:	4809      	ldr	r0, [pc, #36]	; (8010c34 <HAL_RS485Ex_Init+0x138>)
 8010c0e:	f7f2 ffe5 	bl	8003bdc <assert_failed>
 8010c12:	e7af      	b.n	8010b74 <HAL_RS485Ex_Init+0x78>
}
 8010c14:	2001      	movs	r0, #1
 8010c16:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 8010c18:	21a1      	movs	r1, #161	; 0xa1
 8010c1a:	4806      	ldr	r0, [pc, #24]	; (8010c34 <HAL_RS485Ex_Init+0x138>)
 8010c1c:	f7f2 ffde 	bl	8003bdc <assert_failed>
 8010c20:	e7a5      	b.n	8010b6e <HAL_RS485Ex_Init+0x72>
 8010c22:	bf00      	nop
 8010c24:	40011000 	.word	0x40011000
 8010c28:	40004400 	.word	0x40004400
 8010c2c:	40004800 	.word	0x40004800
 8010c30:	fc00ffff 	.word	0xfc00ffff
 8010c34:	08028e80 	.word	0x08028e80

08010c38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010c38:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8010c3a:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010c3c:	4a11      	ldr	r2, [pc, #68]	; (8010c84 <USB_CoreReset+0x4c>)
  __IO uint32_t count = 0U;
 8010c3e:	9301      	str	r3, [sp, #4]
 8010c40:	e002      	b.n	8010c48 <USB_CoreReset+0x10>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010c42:	6903      	ldr	r3, [r0, #16]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	db07      	blt.n	8010c58 <USB_CoreReset+0x20>
    if (++count > 200000U)
 8010c48:	9b01      	ldr	r3, [sp, #4]
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	9301      	str	r3, [sp, #4]
 8010c50:	d9f7      	bls.n	8010c42 <USB_CoreReset+0xa>
      return HAL_TIMEOUT;
 8010c52:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 8010c54:	b002      	add	sp, #8
 8010c56:	4770      	bx	lr
  count = 0U;
 8010c58:	2300      	movs	r3, #0
    if (++count > 200000U)
 8010c5a:	4a0a      	ldr	r2, [pc, #40]	; (8010c84 <USB_CoreReset+0x4c>)
  count = 0U;
 8010c5c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010c5e:	6903      	ldr	r3, [r0, #16]
 8010c60:	f043 0301 	orr.w	r3, r3, #1
 8010c64:	6103      	str	r3, [r0, #16]
 8010c66:	e003      	b.n	8010c70 <USB_CoreReset+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010c68:	6903      	ldr	r3, [r0, #16]
 8010c6a:	f013 0301 	ands.w	r3, r3, #1
 8010c6e:	d005      	beq.n	8010c7c <USB_CoreReset+0x44>
    if (++count > 200000U)
 8010c70:	9b01      	ldr	r3, [sp, #4]
 8010c72:	3301      	adds	r3, #1
 8010c74:	4293      	cmp	r3, r2
 8010c76:	9301      	str	r3, [sp, #4]
 8010c78:	d9f6      	bls.n	8010c68 <USB_CoreReset+0x30>
 8010c7a:	e7ea      	b.n	8010c52 <USB_CoreReset+0x1a>
  return HAL_OK;
 8010c7c:	4618      	mov	r0, r3
}
 8010c7e:	b002      	add	sp, #8
 8010c80:	4770      	bx	lr
 8010c82:	bf00      	nop
 8010c84:	00030d40 	.word	0x00030d40

08010c88 <USB_CoreInit>:
{
 8010c88:	b084      	sub	sp, #16
 8010c8a:	b570      	push	{r4, r5, r6, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010c8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
{
 8010c8e:	ad05      	add	r5, sp, #20
 8010c90:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010c92:	2e01      	cmp	r6, #1
{
 8010c94:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010c98:	d121      	bne.n	8010cde <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010c9a:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010c9c:	4b18      	ldr	r3, [pc, #96]	; (8010d00 <USB_CoreInit+0x78>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010c9e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 8010ca2:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010ca4:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 8010ca6:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010ca8:	68c2      	ldr	r2, [r0, #12]
 8010caa:	ea03 0302 	and.w	r3, r3, r2
 8010cae:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010cb0:	68c3      	ldr	r3, [r0, #12]
 8010cb2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8010cb6:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8010cb8:	d01c      	beq.n	8010cf4 <USB_CoreInit+0x6c>
    ret = USB_CoreReset(USBx);
 8010cba:	4620      	mov	r0, r4
 8010cbc:	f7ff ffbc 	bl	8010c38 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8010cc0:	9b08      	ldr	r3, [sp, #32]
 8010cc2:	2b01      	cmp	r3, #1
 8010cc4:	d107      	bne.n	8010cd6 <USB_CoreInit+0x4e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8010cc6:	68a3      	ldr	r3, [r4, #8]
 8010cc8:	f043 0306 	orr.w	r3, r3, #6
 8010ccc:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8010cce:	68a3      	ldr	r3, [r4, #8]
 8010cd0:	f043 0320 	orr.w	r3, r3, #32
 8010cd4:	60a3      	str	r3, [r4, #8]
}
 8010cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010cda:	b004      	add	sp, #16
 8010cdc:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010cde:	68c3      	ldr	r3, [r0, #12]
 8010ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ce4:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8010ce6:	f7ff ffa7 	bl	8010c38 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010cea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010cf0:	63a3      	str	r3, [r4, #56]	; 0x38
 8010cf2:	e7e5      	b.n	8010cc0 <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8010cf4:	68c3      	ldr	r3, [r0, #12]
 8010cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010cfa:	60c3      	str	r3, [r0, #12]
 8010cfc:	e7dd      	b.n	8010cba <USB_CoreInit+0x32>
 8010cfe:	bf00      	nop
 8010d00:	ffbdffbf 	.word	0xffbdffbf

08010d04 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8010d04:	2a02      	cmp	r2, #2
{
 8010d06:	4603      	mov	r3, r0
 8010d08:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 8010d0a:	d00c      	beq.n	8010d26 <USB_SetTurnaroundTime+0x22>
 8010d0c:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8010d10:	68d9      	ldr	r1, [r3, #12]
}
 8010d12:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8010d14:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8010d18:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010d1a:	68da      	ldr	r2, [r3, #12]
 8010d1c:	4322      	orrs	r2, r4
}
 8010d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8010d22:	60da      	str	r2, [r3, #12]
}
 8010d24:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8010d26:	4a23      	ldr	r2, [pc, #140]	; (8010db4 <USB_SetTurnaroundTime+0xb0>)
 8010d28:	4823      	ldr	r0, [pc, #140]	; (8010db8 <USB_SetTurnaroundTime+0xb4>)
 8010d2a:	440a      	add	r2, r1
 8010d2c:	4282      	cmp	r2, r0
 8010d2e:	d92c      	bls.n	8010d8a <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8010d30:	4a22      	ldr	r2, [pc, #136]	; (8010dbc <USB_SetTurnaroundTime+0xb8>)
 8010d32:	4823      	ldr	r0, [pc, #140]	; (8010dc0 <USB_SetTurnaroundTime+0xbc>)
 8010d34:	440a      	add	r2, r1
 8010d36:	4282      	cmp	r2, r0
 8010d38:	d92a      	bls.n	8010d90 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8010d3a:	4a22      	ldr	r2, [pc, #136]	; (8010dc4 <USB_SetTurnaroundTime+0xc0>)
 8010d3c:	4822      	ldr	r0, [pc, #136]	; (8010dc8 <USB_SetTurnaroundTime+0xc4>)
 8010d3e:	440a      	add	r2, r1
 8010d40:	4282      	cmp	r2, r0
 8010d42:	d928      	bls.n	8010d96 <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8010d44:	4a21      	ldr	r2, [pc, #132]	; (8010dcc <USB_SetTurnaroundTime+0xc8>)
 8010d46:	4822      	ldr	r0, [pc, #136]	; (8010dd0 <USB_SetTurnaroundTime+0xcc>)
 8010d48:	440a      	add	r2, r1
 8010d4a:	4282      	cmp	r2, r0
 8010d4c:	d326      	bcc.n	8010d9c <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8010d4e:	4a21      	ldr	r2, [pc, #132]	; (8010dd4 <USB_SetTurnaroundTime+0xd0>)
 8010d50:	4821      	ldr	r0, [pc, #132]	; (8010dd8 <USB_SetTurnaroundTime+0xd4>)
 8010d52:	440a      	add	r2, r1
 8010d54:	4282      	cmp	r2, r0
 8010d56:	d924      	bls.n	8010da2 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8010d58:	4a20      	ldr	r2, [pc, #128]	; (8010ddc <USB_SetTurnaroundTime+0xd8>)
 8010d5a:	4821      	ldr	r0, [pc, #132]	; (8010de0 <USB_SetTurnaroundTime+0xdc>)
 8010d5c:	440a      	add	r2, r1
 8010d5e:	4282      	cmp	r2, r0
 8010d60:	d322      	bcc.n	8010da8 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8010d62:	4a20      	ldr	r2, [pc, #128]	; (8010de4 <USB_SetTurnaroundTime+0xe0>)
 8010d64:	4820      	ldr	r0, [pc, #128]	; (8010de8 <USB_SetTurnaroundTime+0xe4>)
 8010d66:	440a      	add	r2, r1
 8010d68:	4282      	cmp	r2, r0
 8010d6a:	d3cf      	bcc.n	8010d0c <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010d6c:	4a1f      	ldr	r2, [pc, #124]	; (8010dec <USB_SetTurnaroundTime+0xe8>)
 8010d6e:	4820      	ldr	r0, [pc, #128]	; (8010df0 <USB_SetTurnaroundTime+0xec>)
 8010d70:	440a      	add	r2, r1
 8010d72:	4282      	cmp	r2, r0
 8010d74:	d31b      	bcc.n	8010dae <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8010d76:	4a1f      	ldr	r2, [pc, #124]	; (8010df4 <USB_SetTurnaroundTime+0xf0>)
 8010d78:	4c1f      	ldr	r4, [pc, #124]	; (8010df8 <USB_SetTurnaroundTime+0xf4>)
 8010d7a:	440a      	add	r2, r1
 8010d7c:	42a2      	cmp	r2, r4
 8010d7e:	bf34      	ite	cc
 8010d80:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 8010d84:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 8010d88:	e7c2      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010d8a:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 8010d8e:	e7bf      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010d90:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 8010d94:	e7bc      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010d96:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8010d9a:	e7b9      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010d9c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8010da0:	e7b6      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010da2:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8010da6:	e7b3      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010da8:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 8010dac:	e7b0      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010dae:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8010db2:	e7ad      	b.n	8010d10 <USB_SetTurnaroundTime+0xc>
 8010db4:	ff275340 	.word	0xff275340
 8010db8:	000c34ff 	.word	0x000c34ff
 8010dbc:	ff1b1e40 	.word	0xff1b1e40
 8010dc0:	000f423f 	.word	0x000f423f
 8010dc4:	ff0bdc00 	.word	0xff0bdc00
 8010dc8:	00124f7f 	.word	0x00124f7f
 8010dcc:	fef98c80 	.word	0xfef98c80
 8010dd0:	0013d620 	.word	0x0013d620
 8010dd4:	fee5b660 	.word	0xfee5b660
 8010dd8:	0016e35f 	.word	0x0016e35f
 8010ddc:	feced300 	.word	0xfeced300
 8010de0:	001b7740 	.word	0x001b7740
 8010de4:	feb35bc0 	.word	0xfeb35bc0
 8010de8:	002191c0 	.word	0x002191c0
 8010dec:	fe91ca00 	.word	0xfe91ca00
 8010df0:	00387520 	.word	0x00387520
 8010df4:	fe5954e0 	.word	0xfe5954e0
 8010df8:	00419ce0 	.word	0x00419ce0

08010dfc <USB_EnableGlobalInt>:
{
 8010dfc:	4603      	mov	r3, r0
}
 8010dfe:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010e00:	689a      	ldr	r2, [r3, #8]
 8010e02:	f042 0201 	orr.w	r2, r2, #1
 8010e06:	609a      	str	r2, [r3, #8]
}
 8010e08:	4770      	bx	lr
 8010e0a:	bf00      	nop

08010e0c <USB_DisableGlobalInt>:
{
 8010e0c:	4603      	mov	r3, r0
}
 8010e0e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010e10:	689a      	ldr	r2, [r3, #8]
 8010e12:	f022 0201 	bic.w	r2, r2, #1
 8010e16:	609a      	str	r2, [r3, #8]
}
 8010e18:	4770      	bx	lr
 8010e1a:	bf00      	nop

08010e1c <USB_SetCurrentMode>:
{
 8010e1c:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010e1e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8010e20:	2901      	cmp	r1, #1
{
 8010e22:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010e24:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8010e28:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8010e2a:	d017      	beq.n	8010e5c <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 8010e2c:	b9a1      	cbnz	r1, 8010e58 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010e2e:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8010e30:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010e32:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010e36:	60c3      	str	r3, [r0, #12]
 8010e38:	e001      	b.n	8010e3e <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8010e3a:	2c32      	cmp	r4, #50	; 0x32
 8010e3c:	d00c      	beq.n	8010e58 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8010e3e:	2001      	movs	r0, #1
      ms++;
 8010e40:	4404      	add	r4, r0
      HAL_Delay(1U);
 8010e42:	f7f5 fc5f 	bl	8006704 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8010e46:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8010e48:	07db      	lsls	r3, r3, #31
 8010e4a:	d4f6      	bmi.n	8010e3a <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 8010e4c:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8010e50:	fab0 f080 	clz	r0, r0
 8010e54:	0940      	lsrs	r0, r0, #5
}
 8010e56:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8010e58:	2001      	movs	r0, #1
}
 8010e5a:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010e5c:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8010e5e:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010e60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010e64:	60c3      	str	r3, [r0, #12]
 8010e66:	e001      	b.n	8010e6c <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8010e68:	2c32      	cmp	r4, #50	; 0x32
 8010e6a:	d0f5      	beq.n	8010e58 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8010e6c:	2001      	movs	r0, #1
      ms++;
 8010e6e:	4404      	add	r4, r0
      HAL_Delay(1U);
 8010e70:	f7f5 fc48 	bl	8006704 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8010e74:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8010e76:	07da      	lsls	r2, r3, #31
 8010e78:	d5f6      	bpl.n	8010e68 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 8010e7a:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8010e7e:	fab0 f080 	clz	r0, r0
 8010e82:	0940      	lsrs	r0, r0, #5
 8010e84:	e7e7      	b.n	8010e56 <USB_SetCurrentMode+0x3a>
 8010e86:	bf00      	nop

08010e88 <USB_FlushTxFifo>:
{
 8010e88:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8010e8a:	2300      	movs	r3, #0
    if (++count > 200000U)
 8010e8c:	4a11      	ldr	r2, [pc, #68]	; (8010ed4 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 8010e8e:	9301      	str	r3, [sp, #4]
 8010e90:	e002      	b.n	8010e98 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010e92:	6903      	ldr	r3, [r0, #16]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	db07      	blt.n	8010ea8 <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 8010e98:	9b01      	ldr	r3, [sp, #4]
 8010e9a:	3301      	adds	r3, #1
 8010e9c:	4293      	cmp	r3, r2
 8010e9e:	9301      	str	r3, [sp, #4]
 8010ea0:	d9f7      	bls.n	8010e92 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 8010ea2:	2003      	movs	r0, #3
}
 8010ea4:	b002      	add	sp, #8
 8010ea6:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010ea8:	0189      	lsls	r1, r1, #6
  count = 0U;
 8010eaa:	2300      	movs	r3, #0
    if (++count > 200000U)
 8010eac:	4a09      	ldr	r2, [pc, #36]	; (8010ed4 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010eae:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8010eb2:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010eb4:	6101      	str	r1, [r0, #16]
 8010eb6:	e003      	b.n	8010ec0 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010eb8:	6903      	ldr	r3, [r0, #16]
 8010eba:	f013 0320 	ands.w	r3, r3, #32
 8010ebe:	d005      	beq.n	8010ecc <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 8010ec0:	9b01      	ldr	r3, [sp, #4]
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	4293      	cmp	r3, r2
 8010ec6:	9301      	str	r3, [sp, #4]
 8010ec8:	d9f6      	bls.n	8010eb8 <USB_FlushTxFifo+0x30>
 8010eca:	e7ea      	b.n	8010ea2 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 8010ecc:	4618      	mov	r0, r3
}
 8010ece:	b002      	add	sp, #8
 8010ed0:	4770      	bx	lr
 8010ed2:	bf00      	nop
 8010ed4:	00030d40 	.word	0x00030d40

08010ed8 <USB_FlushRxFifo>:
{
 8010ed8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8010eda:	2300      	movs	r3, #0
    if (++count > 200000U)
 8010edc:	4a10      	ldr	r2, [pc, #64]	; (8010f20 <USB_FlushRxFifo+0x48>)
  __IO uint32_t count = 0U;
 8010ede:	9301      	str	r3, [sp, #4]
 8010ee0:	e002      	b.n	8010ee8 <USB_FlushRxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010ee2:	6903      	ldr	r3, [r0, #16]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	db07      	blt.n	8010ef8 <USB_FlushRxFifo+0x20>
    if (++count > 200000U)
 8010ee8:	9b01      	ldr	r3, [sp, #4]
 8010eea:	3301      	adds	r3, #1
 8010eec:	4293      	cmp	r3, r2
 8010eee:	9301      	str	r3, [sp, #4]
 8010ef0:	d9f7      	bls.n	8010ee2 <USB_FlushRxFifo+0xa>
      return HAL_TIMEOUT;
 8010ef2:	2003      	movs	r0, #3
}
 8010ef4:	b002      	add	sp, #8
 8010ef6:	4770      	bx	lr
  count = 0U;
 8010ef8:	2100      	movs	r1, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010efa:	2310      	movs	r3, #16
    if (++count > 200000U)
 8010efc:	4a08      	ldr	r2, [pc, #32]	; (8010f20 <USB_FlushRxFifo+0x48>)
  count = 0U;
 8010efe:	9101      	str	r1, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010f00:	6103      	str	r3, [r0, #16]
 8010f02:	e003      	b.n	8010f0c <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010f04:	6903      	ldr	r3, [r0, #16]
 8010f06:	f013 0310 	ands.w	r3, r3, #16
 8010f0a:	d005      	beq.n	8010f18 <USB_FlushRxFifo+0x40>
    if (++count > 200000U)
 8010f0c:	9b01      	ldr	r3, [sp, #4]
 8010f0e:	3301      	adds	r3, #1
 8010f10:	4293      	cmp	r3, r2
 8010f12:	9301      	str	r3, [sp, #4]
 8010f14:	d9f6      	bls.n	8010f04 <USB_FlushRxFifo+0x2c>
 8010f16:	e7ec      	b.n	8010ef2 <USB_FlushRxFifo+0x1a>
  return HAL_OK;
 8010f18:	4618      	mov	r0, r3
}
 8010f1a:	b002      	add	sp, #8
 8010f1c:	4770      	bx	lr
 8010f1e:	bf00      	nop
 8010f20:	00030d40 	.word	0x00030d40

08010f24 <USB_DevInit>:
{
 8010f24:	b084      	sub	sp, #16
 8010f26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 8010f2a:	2400      	movs	r4, #0
{
 8010f2c:	ae09      	add	r6, sp, #36	; 0x24
 8010f2e:	4605      	mov	r5, r0
 8010f30:	e886 000e 	stmia.w	r6, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 8010f34:	4622      	mov	r2, r4
 8010f36:	460e      	mov	r6, r1
 8010f38:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8010f3a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 8010f3e:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 8010f40:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 8010f44:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 8010f46:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010f48:	d1f7      	bne.n	8010f3a <USB_DevInit+0x16>
  if (cfg.vbus_sensing_enable == 0U)
 8010f4a:	2f00      	cmp	r7, #0
 8010f4c:	f040 8092 	bne.w	8011074 <USB_DevInit+0x150>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010f50:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8010f54:	f505 6400 	add.w	r4, r5, #2048	; 0x800
 8010f58:	f043 0302 	orr.w	r3, r3, #2
 8010f5c:	6063      	str	r3, [r4, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8010f5e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8010f60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010f64:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010f66:	682b      	ldr	r3, [r5, #0]
 8010f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f6c:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010f6e:	682b      	ldr	r3, [r5, #0]
 8010f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f74:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 8010f76:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010f78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 8010f7a:	f8c5 2e00 	str.w	r2, [r5, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010f7e:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8010f80:	6822      	ldr	r2, [r4, #0]
 8010f82:	6022      	str	r2, [r4, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010f84:	d07d      	beq.n	8011082 <USB_DevInit+0x15e>
  USBx_DEVICE->DCFG |= speed;
 8010f86:	6823      	ldr	r3, [r4, #0]
 8010f88:	f043 0303 	orr.w	r3, r3, #3
 8010f8c:	6023      	str	r3, [r4, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010f8e:	2110      	movs	r1, #16
 8010f90:	4628      	mov	r0, r5
 8010f92:	f7ff ff79 	bl	8010e88 <USB_FlushTxFifo>
 8010f96:	4680      	mov	r8, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010f98:	4628      	mov	r0, r5
 8010f9a:	f7ff ff9d 	bl	8010ed8 <USB_FlushRxFifo>
 8010f9e:	ea48 0000 	orr.w	r0, r8, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8010fa2:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010fa4:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8010fa6:	6122      	str	r2, [r4, #16]
    ret = HAL_ERROR;
 8010fa8:	1a80      	subs	r0, r0, r2
  USBx_DEVICE->DOEPMSK = 0U;
 8010faa:	6162      	str	r2, [r4, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010fac:	61e2      	str	r2, [r4, #28]
    ret = HAL_ERROR;
 8010fae:	bf18      	it	ne
 8010fb0:	2001      	movne	r0, #1
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010fb2:	b1ee      	cbz	r6, 8010ff0 <USB_DevInit+0xcc>
 8010fb4:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010fb8:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010fbc:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 8010fc0:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010fc2:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8010fc6:	e009      	b.n	8010fdc <USB_DevInit+0xb8>
      USBx_INEP(i)->DIEPCTL = 0U;
 8010fc8:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010fcc:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010fce:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010fd2:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010fd6:	3320      	adds	r3, #32
 8010fd8:	42b2      	cmp	r2, r6
 8010fda:	d02c      	beq.n	8011036 <USB_DevInit+0x112>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010fdc:	6819      	ldr	r1, [r3, #0]
 8010fde:	2900      	cmp	r1, #0
 8010fe0:	daf2      	bge.n	8010fc8 <USB_DevInit+0xa4>
      if (i == 0U)
 8010fe2:	b112      	cbz	r2, 8010fea <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010fe4:	f8c3 8000 	str.w	r8, [r3]
 8010fe8:	e7f0      	b.n	8010fcc <USB_DevInit+0xa8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010fea:	f8c3 9000 	str.w	r9, [r3]
 8010fee:	e7ed      	b.n	8010fcc <USB_DevInit+0xa8>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010ff0:	6923      	ldr	r3, [r4, #16]
  USBx->GINTMSK = 0U;
 8010ff2:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010ff4:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 8010ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010ffa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010ffe:	6123      	str	r3, [r4, #16]
  USBx->GINTMSK = 0U;
 8011000:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8011002:	6169      	str	r1, [r5, #20]
  if (cfg.dma_enable == 0U)
 8011004:	b91a      	cbnz	r2, 801100e <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011006:	69ab      	ldr	r3, [r5, #24]
 8011008:	f043 0310 	orr.w	r3, r3, #16
 801100c:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801100e:	69a9      	ldr	r1, [r5, #24]
 8011010:	4b21      	ldr	r3, [pc, #132]	; (8011098 <USB_DevInit+0x174>)
  if (cfg.Sof_enable != 0U)
 8011012:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011014:	430b      	orrs	r3, r1
 8011016:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 8011018:	b11a      	cbz	r2, 8011022 <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801101a:	69ab      	ldr	r3, [r5, #24]
 801101c:	f043 0308 	orr.w	r3, r3, #8
 8011020:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8011022:	2f01      	cmp	r7, #1
 8011024:	d103      	bne.n	801102e <USB_DevInit+0x10a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8011026:	69aa      	ldr	r2, [r5, #24]
 8011028:	4b1c      	ldr	r3, [pc, #112]	; (801109c <USB_DevInit+0x178>)
 801102a:	4313      	orrs	r3, r2
 801102c:	61ab      	str	r3, [r5, #24]
}
 801102e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011032:	b004      	add	sp, #16
 8011034:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011036:	2200      	movs	r2, #0
 8011038:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801103c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011040:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011044:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011046:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 801104a:	e009      	b.n	8011060 <USB_DevInit+0x13c>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801104c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011050:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8011052:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011056:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801105a:	3320      	adds	r3, #32
 801105c:	42b2      	cmp	r2, r6
 801105e:	d0c7      	beq.n	8010ff0 <USB_DevInit+0xcc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011060:	6819      	ldr	r1, [r3, #0]
 8011062:	2900      	cmp	r1, #0
 8011064:	daf2      	bge.n	801104c <USB_DevInit+0x128>
      if (i == 0U)
 8011066:	b112      	cbz	r2, 801106e <USB_DevInit+0x14a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8011068:	f8c3 8000 	str.w	r8, [r3]
 801106c:	e7f0      	b.n	8011050 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801106e:	f8c3 9000 	str.w	r9, [r3]
 8011072:	e7ed      	b.n	8011050 <USB_DevInit+0x12c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8011074:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011076:	f505 6400 	add.w	r4, r5, #2048	; 0x800
 801107a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801107e:	63ab      	str	r3, [r5, #56]	; 0x38
 8011080:	e779      	b.n	8010f76 <USB_DevInit+0x52>
    if (cfg.speed == USBD_HS_SPEED)
 8011082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011084:	b913      	cbnz	r3, 801108c <USB_DevInit+0x168>
  USBx_DEVICE->DCFG |= speed;
 8011086:	6823      	ldr	r3, [r4, #0]
 8011088:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 801108a:	e780      	b.n	8010f8e <USB_DevInit+0x6a>
  USBx_DEVICE->DCFG |= speed;
 801108c:	6823      	ldr	r3, [r4, #0]
 801108e:	f043 0301 	orr.w	r3, r3, #1
 8011092:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8011094:	e77b      	b.n	8010f8e <USB_DevInit+0x6a>
 8011096:	bf00      	nop
 8011098:	803c3800 	.word	0x803c3800
 801109c:	40000004 	.word	0x40000004

080110a0 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80110a0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80110a4:	f013 0006 	ands.w	r0, r3, #6
 80110a8:	d004      	beq.n	80110b4 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80110aa:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 80110ae:	bf14      	ite	ne
 80110b0:	2002      	movne	r0, #2
 80110b2:	200f      	moveq	r0, #15
}
 80110b4:	4770      	bx	lr
 80110b6:	bf00      	nop

080110b8 <USB_ActivateEndpoint>:
{
 80110b8:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 80110ba:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80110bc:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 80110be:	2b01      	cmp	r3, #1
 80110c0:	d01f      	beq.n	8011102 <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80110c2:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 80110c6:	f002 050f 	and.w	r5, r2, #15
 80110ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80110ce:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80110d2:	69e2      	ldr	r2, [r4, #28]
 80110d4:	40ab      	lsls	r3, r5
 80110d6:	4313      	orrs	r3, r2
 80110d8:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80110da:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80110de:	041b      	lsls	r3, r3, #16
 80110e0:	d40c      	bmi.n	80110fc <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80110e2:	688b      	ldr	r3, [r1, #8]
 80110e4:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 80110e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80110ec:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80110ee:	4a15      	ldr	r2, [pc, #84]	; (8011144 <USB_ActivateEndpoint+0x8c>)
 80110f0:	4323      	orrs	r3, r4
 80110f2:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80110f6:	431a      	orrs	r2, r3
 80110f8:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 80110fc:	2000      	movs	r0, #0
 80110fe:	bc70      	pop	{r4, r5, r6}
 8011100:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011102:	f002 040f 	and.w	r4, r2, #15
 8011106:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 801110a:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801110e:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011112:	40a3      	lsls	r3, r4
 8011114:	4333      	orrs	r3, r6
 8011116:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011118:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 801111c:	041c      	lsls	r4, r3, #16
 801111e:	d4ed      	bmi.n	80110fc <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011120:	688b      	ldr	r3, [r1, #8]
 8011122:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 8011126:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801112a:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801112c:	4905      	ldr	r1, [pc, #20]	; (8011144 <USB_ActivateEndpoint+0x8c>)
 801112e:	432b      	orrs	r3, r5
 8011130:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8011134:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 8011138:	4311      	orrs	r1, r2
}
 801113a:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801113c:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 8011140:	2000      	movs	r0, #0
 8011142:	4770      	bx	lr
 8011144:	10008000 	.word	0x10008000

08011148 <USB_DeactivateEndpoint>:
{
 8011148:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 801114a:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 801114c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 801114e:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011150:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8011154:	d02b      	beq.n	80111ae <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011156:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 801115a:	2a00      	cmp	r2, #0
 801115c:	db1a      	blt.n	8011194 <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801115e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011162:	f003 030f 	and.w	r3, r3, #15
 8011166:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 801116a:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801116e:	4925      	ldr	r1, [pc, #148]	; (8011204 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011170:	ea24 0403 	bic.w	r4, r4, r3
 8011174:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011178:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 801117c:	ea22 0303 	bic.w	r3, r2, r3
 8011180:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8011184:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011186:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 801118a:	4019      	ands	r1, r3
 801118c:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 8011190:	bc30      	pop	{r4, r5}
 8011192:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011194:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 8011198:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 801119c:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80111a0:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 80111a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80111a8:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 80111ac:	e7d7      	b.n	801115e <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80111ae:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 80111b2:	2a00      	cmp	r2, #0
 80111b4:	da0b      	bge.n	80111ce <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80111b6:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 80111ba:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80111be:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80111c2:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 80111c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80111ca:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80111ce:	2201      	movs	r2, #1
 80111d0:	f003 030f 	and.w	r3, r3, #15
 80111d4:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 80111d8:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80111dc:	490a      	ldr	r1, [pc, #40]	; (8011208 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80111de:	ea24 0403 	bic.w	r4, r4, r3
 80111e2:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80111e6:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 80111ea:	ea22 0303 	bic.w	r3, r2, r3
 80111ee:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 80111f2:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80111f4:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 80111f8:	4019      	ands	r1, r3
 80111fa:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 80111fe:	bc30      	pop	{r4, r5}
 8011200:	4770      	bx	lr
 8011202:	bf00      	nop
 8011204:	eff37800 	.word	0xeff37800
 8011208:	ec337800 	.word	0xec337800

0801120c <USB_EPStartXfer>:
{
 801120c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 8011210:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011212:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8011214:	2d01      	cmp	r5, #1
 8011216:	d054      	beq.n	80112c2 <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011218:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 801121c:	4f82      	ldr	r7, [pc, #520]	; (8011428 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 801121e:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011220:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 8011224:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011228:	4e80      	ldr	r6, [pc, #512]	; (801142c <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801122a:	ea0c 0707 	and.w	r7, ip, r7
 801122e:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011230:	691f      	ldr	r7, [r3, #16]
 8011232:	403e      	ands	r6, r7
 8011234:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 8011236:	b395      	cbz	r5, 801129e <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8011238:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 801123a:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801123c:	4f7c      	ldr	r7, [pc, #496]	; (8011430 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801123e:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011240:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8011244:	f105 35ff 	add.w	r5, r5, #4294967295
 8011248:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 801124c:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011250:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8011254:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011258:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 801125c:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011260:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8011262:	691d      	ldr	r5, [r3, #16]
 8011264:	ea46 0605 	orr.w	r6, r6, r5
 8011268:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 801126a:	d025      	beq.n	80112b8 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 801126c:	78cb      	ldrb	r3, [r1, #3]
 801126e:	2b01      	cmp	r3, #1
 8011270:	d10c      	bne.n	801128c <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011272:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8011276:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801127a:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 801127e:	bf0c      	ite	eq
 8011280:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011284:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8011288:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801128c:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8011290:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011294:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 8011298:	2000      	movs	r0, #0
 801129a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801129e:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 80112a0:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80112a2:	691e      	ldr	r6, [r3, #16]
 80112a4:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80112a8:	ea45 0506 	orr.w	r5, r5, r6
 80112ac:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80112ae:	691d      	ldr	r5, [r3, #16]
 80112b0:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80112b4:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80112b6:	d1d9      	bne.n	801126c <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 80112b8:	68ca      	ldr	r2, [r1, #12]
 80112ba:	2a00      	cmp	r2, #0
 80112bc:	d0d6      	beq.n	801126c <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80112be:	615a      	str	r2, [r3, #20]
 80112c0:	e7d4      	b.n	801126c <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 80112c2:	694e      	ldr	r6, [r1, #20]
 80112c4:	2e00      	cmp	r6, #0
 80112c6:	d040      	beq.n	801134a <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80112c8:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80112cc:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80112d0:	f8df a154 	ldr.w	sl, [pc, #340]	; 8011428 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80112d4:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80112d8:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80112dc:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80112e0:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 80112e4:	ea09 0a0a 	and.w	sl, r9, sl
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80112e8:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80112ec:	f8df 913c 	ldr.w	r9, [pc, #316]	; 801142c <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80112f0:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80112f4:	f8d3 a010 	ldr.w	sl, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80112f8:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80112fc:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8011300:	f8df c12c 	ldr.w	ip, [pc, #300]	; 8011430 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011304:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8011308:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 801130c:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8011310:	ea4c 0c08 	orr.w	ip, ip, r8
 8011314:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8011318:	f8d3 c010 	ldr.w	ip, [r3, #16]
 801131c:	ea47 070c 	orr.w	r7, r7, ip
 8011320:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 8011322:	78cf      	ldrb	r7, [r1, #3]
 8011324:	2f01      	cmp	r7, #1
 8011326:	d04e      	beq.n	80113c6 <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 8011328:	2a01      	cmp	r2, #1
 801132a:	d068      	beq.n	80113fe <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801132c:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011330:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011334:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011338:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801133a:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801133e:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 8011342:	4325      	orrs	r5, r4
 8011344:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 8011348:	e7a6      	b.n	8011298 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801134a:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 801134e:	4f37      	ldr	r7, [pc, #220]	; (801142c <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011350:	4d35      	ldr	r5, [pc, #212]	; (8011428 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 8011352:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011354:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 8011358:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 801135c:	ea0e 0707 	and.w	r7, lr, r7
 8011360:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011362:	691f      	ldr	r7, [r3, #16]
 8011364:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 8011368:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801136a:	691f      	ldr	r7, [r3, #16]
 801136c:	ea05 0507 	and.w	r5, r5, r7
 8011370:	611d      	str	r5, [r3, #16]
 8011372:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 8011374:	d038      	beq.n	80113e8 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011376:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 801137a:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801137c:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8011380:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8011384:	d188      	bne.n	8011298 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011386:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 801138a:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801138e:	681d      	ldr	r5, [r3, #0]
 8011390:	bf0c      	ite	eq
 8011392:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011396:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 801139a:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 801139c:	2a00      	cmp	r2, #0
 801139e:	f47f af7b 	bne.w	8011298 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 80113a2:	b2b6      	uxth	r6, r6
 80113a4:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 80113a6:	08b6      	lsrs	r6, r6, #2
 80113a8:	f43f af76 	beq.w	8011298 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80113ac:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80113ae:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 80113b2:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 80113b6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80113ba:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 80113be:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80113c0:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 80113c2:	d1fa      	bne.n	80113ba <USB_EPStartXfer+0x1ae>
 80113c4:	e768      	b.n	8011298 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80113c6:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 80113c8:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80113ca:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 80113ce:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80113d0:	691d      	ldr	r5, [r3, #16]
 80113d2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80113d6:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80113d8:	d016      	beq.n	8011408 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80113da:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 80113de:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 80113e2:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 80113e6:	e7ce      	b.n	8011386 <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 80113e8:	690a      	ldr	r2, [r1, #16]
 80113ea:	b95a      	cbnz	r2, 8011404 <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 80113ec:	2f01      	cmp	r7, #1
 80113ee:	d00e      	beq.n	801140e <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80113f0:	681a      	ldr	r2, [r3, #0]
}
 80113f2:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80113f4:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80113f8:	601a      	str	r2, [r3, #0]
}
 80113fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 80113fe:	690a      	ldr	r2, [r1, #16]
 8011400:	2a00      	cmp	r2, #0
 8011402:	d0f5      	beq.n	80113f0 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011404:	615a      	str	r2, [r3, #20]
 8011406:	e7f1      	b.n	80113ec <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 8011408:	690a      	ldr	r2, [r1, #16]
 801140a:	2a00      	cmp	r2, #0
 801140c:	d1fa      	bne.n	8011404 <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801140e:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8011412:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011416:	681a      	ldr	r2, [r3, #0]
 8011418:	bf0c      	ite	eq
 801141a:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801141e:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 8011422:	601a      	str	r2, [r3, #0]
 8011424:	e7e4      	b.n	80113f0 <USB_EPStartXfer+0x1e4>
 8011426:	bf00      	nop
 8011428:	fff80000 	.word	0xfff80000
 801142c:	e007ffff 	.word	0xe007ffff
 8011430:	1ff80000 	.word	0x1ff80000

08011434 <USB_EP0StartXfer>:
{
 8011434:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 8011436:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011438:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 801143a:	2b01      	cmp	r3, #1
 801143c:	d029      	beq.n	8011492 <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801143e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8011442:	4d3d      	ldr	r5, [pc, #244]	; (8011538 <USB_EP0StartXfer+0x104>)
    if (ep->xfer_len > 0U)
 8011444:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011446:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 801144a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801144e:	4c3b      	ldr	r4, [pc, #236]	; (801153c <USB_EP0StartXfer+0x108>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011450:	403d      	ands	r5, r7
 8011452:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011454:	691d      	ldr	r5, [r3, #16]
 8011456:	402c      	ands	r4, r5
 8011458:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 801145a:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 801145c:	b106      	cbz	r6, 8011460 <USB_EP0StartXfer+0x2c>
      ep->xfer_len = ep->maxpacket;
 801145e:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011460:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8011462:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 8011466:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011468:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 801146c:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 801146e:	691d      	ldr	r5, [r3, #16]
 8011470:	ea44 0405 	orr.w	r4, r4, r5
 8011474:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8011476:	d007      	beq.n	8011488 <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011478:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 801147c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011480:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8011484:	2000      	movs	r0, #0
 8011486:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 8011488:	68ca      	ldr	r2, [r1, #12]
 801148a:	2a00      	cmp	r2, #0
 801148c:	d0f4      	beq.n	8011478 <USB_EP0StartXfer+0x44>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801148e:	615a      	str	r2, [r3, #20]
 8011490:	e7f2      	b.n	8011478 <USB_EP0StartXfer+0x44>
    if (ep->xfer_len == 0U)
 8011492:	694d      	ldr	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011494:	eb00 1344 	add.w	r3, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 8011498:	b38d      	cbz	r5, 80114fe <USB_EP0StartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801149a:	f8d3 e910 	ldr.w	lr, [r3, #2320]	; 0x910
 801149e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80114a2:	4f25      	ldr	r7, [pc, #148]	; (8011538 <USB_EP0StartXfer+0x104>)
      if (ep->xfer_len > ep->maxpacket)
 80114a4:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80114a8:	ea0e 0707 	and.w	r7, lr, r7
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80114ac:	4e23      	ldr	r6, [pc, #140]	; (801153c <USB_EP0StartXfer+0x108>)
      if (ep->xfer_len > ep->maxpacket)
 80114ae:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80114b0:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80114b2:	691f      	ldr	r7, [r3, #16]
 80114b4:	ea06 0607 	and.w	r6, r6, r7
 80114b8:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 80114ba:	d902      	bls.n	80114c2 <USB_EP0StartXfer+0x8e>
        ep->xfer_len = ep->maxpacket;
 80114bc:	4665      	mov	r5, ip
 80114be:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80114c2:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80114c4:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 80114c8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80114ca:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80114ce:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80114d0:	691e      	ldr	r6, [r3, #16]
 80114d2:	ea45 0506 	orr.w	r5, r5, r6
 80114d6:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80114d8:	d025      	beq.n	8011526 <USB_EP0StartXfer+0xf2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80114da:	681a      	ldr	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 80114dc:	6949      	ldr	r1, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80114de:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80114e2:	601a      	str	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 80114e4:	2900      	cmp	r1, #0
 80114e6:	d0cd      	beq.n	8011484 <USB_EP0StartXfer+0x50>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80114e8:	f004 020f 	and.w	r2, r4, #15
 80114ec:	2401      	movs	r4, #1
 80114ee:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 80114f2:	4094      	lsls	r4, r2
 80114f4:	431c      	orrs	r4, r3
 80114f6:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
}
 80114fa:	2000      	movs	r0, #0
 80114fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80114fe:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011502:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011506:	4e0d      	ldr	r6, [pc, #52]	; (801153c <USB_EP0StartXfer+0x108>)
    if (dma == 1U)
 8011508:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801150a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801150e:	ea06 0607 	and.w	r6, r6, r7
 8011512:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011514:	691e      	ldr	r6, [r3, #16]
 8011516:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 801151a:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801151c:	691e      	ldr	r6, [r3, #16]
 801151e:	ea05 0506 	and.w	r5, r5, r6
 8011522:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8011524:	d1d9      	bne.n	80114da <USB_EP0StartXfer+0xa6>
      if ((uint32_t)ep->dma_addr != 0U)
 8011526:	690a      	ldr	r2, [r1, #16]
 8011528:	b102      	cbz	r2, 801152c <USB_EP0StartXfer+0xf8>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801152a:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801152c:	681a      	ldr	r2, [r3, #0]
}
 801152e:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011530:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8011534:	601a      	str	r2, [r3, #0]
}
 8011536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011538:	fff80000 	.word	0xfff80000
 801153c:	e007ffff 	.word	0xe007ffff

08011540 <USB_WritePacket>:
{
 8011540:	b410      	push	{r4}
 8011542:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8011546:	b964      	cbnz	r4, 8011562 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8011548:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 801154a:	089b      	lsrs	r3, r3, #2
 801154c:	d009      	beq.n	8011562 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801154e:	3201      	adds	r2, #1
 8011550:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011554:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8011558:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 801155c:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801155e:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8011560:	d1fa      	bne.n	8011558 <USB_WritePacket+0x18>
}
 8011562:	2000      	movs	r0, #0
 8011564:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011568:	4770      	bx	lr
 801156a:	bf00      	nop

0801156c <USB_ReadPacket>:
{
 801156c:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 801156e:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 8011570:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 8011574:	d01e      	beq.n	80115b4 <USB_ReadPacket+0x48>
 8011576:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 801157a:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 801157c:	2300      	movs	r3, #0
 801157e:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011580:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 8011582:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011584:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 8011588:	d1f9      	bne.n	801157e <USB_ReadPacket+0x12>
 801158a:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 801158e:	b177      	cbz	r7, 80115ae <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011590:	1e7b      	subs	r3, r7, #1
 8011592:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8011596:	2100      	movs	r1, #0
 8011598:	b29b      	uxth	r3, r3
 801159a:	6800      	ldr	r0, [r0, #0]
 801159c:	3301      	adds	r3, #1
 801159e:	442b      	add	r3, r5
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80115a0:	fa20 f201 	lsr.w	r2, r0, r1
 80115a4:	3108      	adds	r1, #8
 80115a6:	f805 2b01 	strb.w	r2, [r5], #1
    } while (remaining_bytes != 0U);
 80115aa:	429d      	cmp	r5, r3
 80115ac:	d1f8      	bne.n	80115a0 <USB_ReadPacket+0x34>
}
 80115ae:	4628      	mov	r0, r5
 80115b0:	bcf0      	pop	{r4, r5, r6, r7}
 80115b2:	4770      	bx	lr
  uint8_t *pDest = dest;
 80115b4:	460d      	mov	r5, r1
 80115b6:	e7ea      	b.n	801158e <USB_ReadPacket+0x22>

080115b8 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 80115b8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80115ba:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80115bc:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80115be:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 80115c2:	d00c      	beq.n	80115de <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80115c4:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 80115c8:	b10b      	cbz	r3, 80115ce <USB_EPSetStall+0x16>
 80115ca:	2a00      	cmp	r2, #0
 80115cc:	da14      	bge.n	80115f8 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80115ce:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80115d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80115d6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80115da:	2000      	movs	r0, #0
 80115dc:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80115de:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80115e2:	2a00      	cmp	r2, #0
 80115e4:	db00      	blt.n	80115e8 <USB_EPSetStall+0x30>
 80115e6:	b973      	cbnz	r3, 8011606 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80115e8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80115ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80115f0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 80115f4:	2000      	movs	r0, #0
 80115f6:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80115f8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80115fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8011600:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8011604:	e7e3      	b.n	80115ce <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8011606:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 801160a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801160e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8011612:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8011616:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801161a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 801161e:	e7e9      	b.n	80115f4 <USB_EPSetStall+0x3c>

08011620 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 8011620:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011622:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8011624:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011626:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 801162a:	d013      	beq.n	8011654 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801162c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8011630:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011634:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011638:	78cb      	ldrb	r3, [r1, #3]
 801163a:	3b02      	subs	r3, #2
 801163c:	2b01      	cmp	r3, #1
 801163e:	d901      	bls.n	8011644 <USB_EPClearStall+0x24>
}
 8011640:	2000      	movs	r0, #0
 8011642:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011644:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8011648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801164c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8011650:	2000      	movs	r0, #0
 8011652:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011654:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8011658:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801165c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011660:	78cb      	ldrb	r3, [r1, #3]
 8011662:	3b02      	subs	r3, #2
 8011664:	2b01      	cmp	r3, #1
 8011666:	d8eb      	bhi.n	8011640 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011668:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 801166c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011670:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8011674:	2000      	movs	r0, #0
 8011676:	4770      	bx	lr

08011678 <USB_SetDevAddress>:
{
 8011678:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801167a:	0109      	lsls	r1, r1, #4
}
 801167c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801167e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8011682:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011686:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 801168a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801168e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8011692:	4311      	orrs	r1, r2
 8011694:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8011698:	4770      	bx	lr
 801169a:	bf00      	nop

0801169c <USB_DevConnect>:
{
 801169c:	4603      	mov	r3, r0
}
 801169e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116a0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80116a4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116a8:	f022 0203 	bic.w	r2, r2, #3
 80116ac:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80116b0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80116b4:	f023 0302 	bic.w	r3, r3, #2
 80116b8:	604b      	str	r3, [r1, #4]
}
 80116ba:	4770      	bx	lr

080116bc <USB_DevDisconnect>:
{
 80116bc:	4603      	mov	r3, r0
}
 80116be:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116c0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80116c4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80116c8:	f022 0203 	bic.w	r2, r2, #3
 80116cc:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80116d0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80116d4:	f043 0302 	orr.w	r3, r3, #2
 80116d8:	604b      	str	r3, [r1, #4]
}
 80116da:	4770      	bx	lr

080116dc <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80116dc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80116de:	6980      	ldr	r0, [r0, #24]
}
 80116e0:	4010      	ands	r0, r2
 80116e2:	4770      	bx	lr

080116e4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80116e4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80116e8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80116ec:	69c0      	ldr	r0, [r0, #28]
 80116ee:	4018      	ands	r0, r3
}
 80116f0:	0c00      	lsrs	r0, r0, #16
 80116f2:	4770      	bx	lr

080116f4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80116f4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80116f8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80116fc:	69c0      	ldr	r0, [r0, #28]
 80116fe:	4018      	ands	r0, r3
}
 8011700:	b280      	uxth	r0, r0
 8011702:	4770      	bx	lr

08011704 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8011704:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011708:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801170c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011710:	6940      	ldr	r0, [r0, #20]
}
 8011712:	4010      	ands	r0, r2
 8011714:	4770      	bx	lr
 8011716:	bf00      	nop

08011718 <USB_ReadDevInEPInterrupt>:
{
 8011718:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 801171a:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801171e:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 8011722:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8011726:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801172a:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801172c:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8011730:	01db      	lsls	r3, r3, #7
 8011732:	b2db      	uxtb	r3, r3
 8011734:	4323      	orrs	r3, r4
}
 8011736:	bc30      	pop	{r4, r5}
 8011738:	4018      	ands	r0, r3
 801173a:	4770      	bx	lr

0801173c <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 801173c:	6940      	ldr	r0, [r0, #20]
}
 801173e:	f000 0001 	and.w	r0, r0, #1
 8011742:	4770      	bx	lr

08011744 <USB_ActivateSetup>:
{
 8011744:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011746:	4a09      	ldr	r2, [pc, #36]	; (801176c <USB_ActivateSetup+0x28>)
}
 8011748:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801174a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 801174e:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011750:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8011754:	4022      	ands	r2, r4
}
 8011756:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801175a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801175e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8011762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011766:	604b      	str	r3, [r1, #4]
}
 8011768:	4770      	bx	lr
 801176a:	bf00      	nop
 801176c:	fffff800 	.word	0xfffff800

08011770 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011770:	4b14      	ldr	r3, [pc, #80]	; (80117c4 <USB_EP0_OutStart+0x54>)
{
 8011772:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8011774:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011776:	429c      	cmp	r4, r3
 8011778:	d81a      	bhi.n	80117b0 <USB_EP0_OutStart+0x40>
 801177a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801177e:	2300      	movs	r3, #0
  if (dma == 1U)
 8011780:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011782:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011784:	6903      	ldr	r3, [r0, #16]
 8011786:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801178a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801178c:	6903      	ldr	r3, [r0, #16]
 801178e:	f043 0318 	orr.w	r3, r3, #24
 8011792:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011794:	6903      	ldr	r3, [r0, #16]
 8011796:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801179a:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 801179c:	d104      	bne.n	80117a8 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801179e:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80117a0:	6803      	ldr	r3, [r0, #0]
 80117a2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80117a6:	6003      	str	r3, [r0, #0]
}
 80117a8:	2000      	movs	r0, #0
 80117aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80117ae:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80117b0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80117b4:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	dae0      	bge.n	801177e <USB_EP0_OutStart+0xe>
}
 80117bc:	2000      	movs	r0, #0
 80117be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80117c2:	4770      	bx	lr
 80117c4:	4f54300a 	.word	0x4f54300a

080117c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80117c8:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80117ca:	4903      	ldr	r1, [pc, #12]	; (80117d8 <MX_FATFS_Init+0x10>)
 80117cc:	4803      	ldr	r0, [pc, #12]	; (80117dc <MX_FATFS_Init+0x14>)
 80117ce:	f001 f973 	bl	8012ab8 <FATFS_LinkDriver>
 80117d2:	4b03      	ldr	r3, [pc, #12]	; (80117e0 <MX_FATFS_Init+0x18>)
 80117d4:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80117d6:	bd08      	pop	{r3, pc}
 80117d8:	2001bba4 	.word	0x2001bba4
 80117dc:	200002dc 	.word	0x200002dc
 80117e0:	2001bba8 	.word	0x2001bba8

080117e4 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80117e4:	4b02      	ldr	r3, [pc, #8]	; (80117f0 <USER_initialize+0xc>)
 80117e6:	2201      	movs	r2, #1
 80117e8:	701a      	strb	r2, [r3, #0]
    return Stat;
 80117ea:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 80117ec:	4770      	bx	lr
 80117ee:	bf00      	nop
 80117f0:	200002d8 	.word	0x200002d8

080117f4 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 80117f4:	2000      	movs	r0, #0
 80117f6:	4770      	bx	lr

080117f8 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 80117f8:	2001      	movs	r0, #1
 80117fa:	4770      	bx	lr

080117fc <USER_write>:
 80117fc:	2000      	movs	r0, #0
 80117fe:	4770      	bx	lr

08011800 <USER_status>:
 8011800:	4b02      	ldr	r3, [pc, #8]	; (801180c <USER_status+0xc>)
 8011802:	2201      	movs	r2, #1
 8011804:	701a      	strb	r2, [r3, #0]
 8011806:	7818      	ldrb	r0, [r3, #0]
 8011808:	4770      	bx	lr
 801180a:	bf00      	nop
 801180c:	200002d8 	.word	0x200002d8

08011810 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8011810:	2100      	movs	r1, #0
{
 8011812:	b5f0      	push	{r4, r5, r6, r7, lr}
  tcpip_init( NULL, NULL );
 8011814:	4608      	mov	r0, r1
{
 8011816:	b08f      	sub	sp, #60	; 0x3c
  tcpip_init( NULL, NULL );
 8011818:	f003 fde2 	bl	80153e0 <tcpip_init>
  ipaddr.addr = 0;
  netmask.addr = 0;
  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 801181c:	4e1e      	ldr	r6, [pc, #120]	; (8011898 <MX_LWIP_Init+0x88>)
  ipaddr.addr = 0;
 801181e:	2400      	movs	r4, #0
  gw.addr = 0;
 8011820:	4b1e      	ldr	r3, [pc, #120]	; (801189c <MX_LWIP_Init+0x8c>)
  ipaddr.addr = 0;
 8011822:	491f      	ldr	r1, [pc, #124]	; (80118a0 <MX_LWIP_Init+0x90>)
  netmask.addr = 0;
 8011824:	4a1f      	ldr	r2, [pc, #124]	; (80118a4 <MX_LWIP_Init+0x94>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8011826:	4820      	ldr	r0, [pc, #128]	; (80118a8 <MX_LWIP_Init+0x98>)
 8011828:	4d20      	ldr	r5, [pc, #128]	; (80118ac <MX_LWIP_Init+0x9c>)
 801182a:	9002      	str	r0, [sp, #8]
 801182c:	4630      	mov	r0, r6
 801182e:	9400      	str	r4, [sp, #0]
  gw.addr = 0;
 8011830:	601c      	str	r4, [r3, #0]
  ipaddr.addr = 0;
 8011832:	600c      	str	r4, [r1, #0]
  netmask.addr = 0;
 8011834:	6014      	str	r4, [r2, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8011836:	9501      	str	r5, [sp, #4]
 8011838:	f006 fbc8 	bl	8017fcc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 801183c:	4630      	mov	r0, r6
 801183e:	f006 fc6f 	bl	8018120 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8011842:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8011846:	4630      	mov	r0, r6
  if (netif_is_link_up(&gnetif))
 8011848:	075b      	lsls	r3, r3, #29
 801184a:	d522      	bpl.n	8011892 <MX_LWIP_Init+0x82>
    netif_set_up(&gnetif);
 801184c:	f006 fc6e 	bl	801812c <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8011850:	4917      	ldr	r1, [pc, #92]	; (80118b0 <MX_LWIP_Init+0xa0>)

  link_arg.netif = &gnetif;
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8011852:	ac07      	add	r4, sp, #28
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8011854:	4810      	ldr	r0, [pc, #64]	; (8011898 <MX_LWIP_Init+0x88>)
 8011856:	f006 fcf3 	bl	8018240 <netif_set_link_callback>
  osSemaphoreDef(Netif_SEM);
 801185a:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 801185c:	2101      	movs	r1, #1
 801185e:	a805      	add	r0, sp, #20
  link_arg.netif = &gnetif;
 8011860:	4f14      	ldr	r7, [pc, #80]	; (80118b4 <MX_LWIP_Init+0xa4>)
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8011862:	4d15      	ldr	r5, [pc, #84]	; (80118b8 <MX_LWIP_Init+0xa8>)
  osSemaphoreDef(Netif_SEM);
 8011864:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8011868:	f001 fa0c 	bl	8012c84 <osSemaphoreCreate>
 801186c:	4b13      	ldr	r3, [pc, #76]	; (80118bc <MX_LWIP_Init+0xac>)
  link_arg.semaphore = Netif_LinkSemaphore;
 801186e:	6078      	str	r0, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8011870:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 8011872:	603e      	str	r6, [r7, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8011874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011878:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801187c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8011880:	4639      	mov	r1, r7
 8011882:	a807      	add	r0, sp, #28
 8011884:	f001 f94a 	bl	8012b1c <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8011888:	4803      	ldr	r0, [pc, #12]	; (8011898 <MX_LWIP_Init+0x88>)
 801188a:	f00d fa71 	bl	801ed70 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 801188e:	b00f      	add	sp, #60	; 0x3c
 8011890:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_down(&gnetif);
 8011892:	f006 fc6d 	bl	8018170 <netif_set_down>
 8011896:	e7db      	b.n	8011850 <MX_LWIP_Init+0x40>
 8011898:	2001c018 	.word	0x2001c018
 801189c:	2001c05c 	.word	0x2001c05c
 80118a0:	2001c054 	.word	0x2001c054
 80118a4:	2001c058 	.word	0x2001c058
 80118a8:	08015359 	.word	0x08015359
 80118ac:	08011bc5 	.word	0x08011bc5
 80118b0:	08011da5 	.word	0x08011da5
 80118b4:	2001c010 	.word	0x2001c010
 80118b8:	08026954 	.word	0x08026954
 80118bc:	20001d04 	.word	0x20001d04

080118c0 <low_level_output>:

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80118c0:	4b2d      	ldr	r3, [pc, #180]	; (8011978 <low_level_output+0xb8>)
{
 80118c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80118c6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
{
 80118c8:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80118ca:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80118cc:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 80118ce:	2900      	cmp	r1, #0
 80118d0:	d04f      	beq.n	8011972 <low_level_output+0xb2>
  bufferoffset = 0;
 80118d2:	2500      	movs	r5, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80118d4:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 80118d8:	46a8      	mov	r8, r5
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80118da:	6822      	ldr	r2, [r4, #0]
 80118dc:	2a00      	cmp	r2, #0
 80118de:	db1b      	blt.n	8011918 <low_level_output+0x58>
      byteslefttocopy = q->len;
 80118e0:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80118e4:	1956      	adds	r6, r2, r5
 80118e6:	454e      	cmp	r6, r9
 80118e8:	d93e      	bls.n	8011968 <low_level_output+0xa8>
      payloadoffset = 0;
 80118ea:	2700      	movs	r7, #0
 80118ec:	e002      	b.n	80118f4 <low_level_output+0x34>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80118ee:	454e      	cmp	r6, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80118f0:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80118f2:	d923      	bls.n	801193c <low_level_output+0x7c>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80118f4:	eba9 0a05 	sub.w	sl, r9, r5
 80118f8:	f8db 1004 	ldr.w	r1, [fp, #4]
 80118fc:	1958      	adds	r0, r3, r5

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 80118fe:	2500      	movs	r5, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8011900:	4439      	add	r1, r7
 8011902:	4652      	mov	r2, sl
 8011904:	f00f fefc 	bl	8021700 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8011908:	68e4      	ldr	r4, [r4, #12]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 801190a:	f2a6 56f4 	subw	r6, r6, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 801190e:	4457      	add	r7, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8011910:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8011912:	44d0      	add	r8, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8011914:	42ab      	cmp	r3, r5
 8011916:	daea      	bge.n	80118ee <low_level_output+0x2e>
        errval = ERR_USE;
 8011918:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 801191c:	4b16      	ldr	r3, [pc, #88]	; (8011978 <low_level_output+0xb8>)
 801191e:	f241 0214 	movw	r2, #4116	; 0x1014
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	5899      	ldr	r1, [r3, r2]
 8011926:	0689      	lsls	r1, r1, #26
 8011928:	d505      	bpl.n	8011936 <low_level_output+0x76>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 801192a:	2520      	movs	r5, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 801192c:	f241 0104 	movw	r1, #4100	; 0x1004
 8011930:	2400      	movs	r4, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8011932:	509d      	str	r5, [r3, r2]
    heth.Instance->DMATPDR = 0;
 8011934:	505c      	str	r4, [r3, r1]
  }
  return errval;
}
 8011936:	b003      	add	sp, #12
 8011938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801193c:	4618      	mov	r0, r3
 801193e:	4635      	mov	r5, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8011940:	f8db 1004 	ldr.w	r1, [fp, #4]
 8011944:	4632      	mov	r2, r6
 8011946:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 8011948:	44b0      	add	r8, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 801194a:	4439      	add	r1, r7
 801194c:	f00f fed8 	bl	8021700 <memcpy>
  for(q = p; q != NULL; q = q->next)
 8011950:	f8db b000 	ldr.w	fp, [fp]
 8011954:	9b01      	ldr	r3, [sp, #4]
 8011956:	f1bb 0f00 	cmp.w	fp, #0
 801195a:	d1be      	bne.n	80118da <low_level_output+0x1a>
  HAL_ETH_TransmitFrame(&heth, framelength);
 801195c:	4641      	mov	r1, r8
 801195e:	4806      	ldr	r0, [pc, #24]	; (8011978 <low_level_output+0xb8>)
 8011960:	f7f7 f826 	bl	80089b0 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 8011964:	2000      	movs	r0, #0
 8011966:	e7d9      	b.n	801191c <low_level_output+0x5c>
 8011968:	1958      	adds	r0, r3, r5
      payloadoffset = 0;
 801196a:	2700      	movs	r7, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 801196c:	4635      	mov	r5, r6
      byteslefttocopy = q->len;
 801196e:	4616      	mov	r6, r2
 8011970:	e7e6      	b.n	8011940 <low_level_output+0x80>
  uint32_t framelength = 0;
 8011972:	4688      	mov	r8, r1
 8011974:	e7f2      	b.n	801195c <low_level_output+0x9c>
 8011976:	bf00      	nop
 8011978:	2001d930 	.word	0x2001d930

0801197c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 801197c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011980:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8011a94 <ethernetif_input+0x118>
 8011984:	b083      	sub	sp, #12
 8011986:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8011988:	4b40      	ldr	r3, [pc, #256]	; (8011a8c <ethernetif_input+0x110>)
 801198a:	f04f 31ff 	mov.w	r1, #4294967295
 801198e:	6818      	ldr	r0, [r3, #0]
 8011990:	f001 f99e 	bl	8012cd0 <osSemaphoreWait>
 8011994:	2800      	cmp	r0, #0
 8011996:	d1f7      	bne.n	8011988 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8011998:	483d      	ldr	r0, [pc, #244]	; (8011a90 <ethernetif_input+0x114>)
 801199a:	f00f faa9 	bl	8020ef0 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 801199e:	483d      	ldr	r0, [pc, #244]	; (8011a94 <ethernetif_input+0x118>)
 80119a0:	f7f7 f886 	bl	8008ab0 <HAL_ETH_GetReceivedFrame_IT>
 80119a4:	4604      	mov	r4, r0
 80119a6:	2800      	cmp	r0, #0
 80119a8:	d167      	bne.n	8011a7a <ethernetif_input+0xfe>
  len = heth.RxFrameInfos.length;
 80119aa:	f8b9 103c 	ldrh.w	r1, [r9, #60]	; 0x3c
  if (len > 0)
 80119ae:	bb59      	cbnz	r1, 8011a08 <ethernetif_input+0x8c>
  struct pbuf *p = NULL;
 80119b0:	2300      	movs	r3, #0
 80119b2:	9300      	str	r3, [sp, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80119b4:	f8d9 0038 	ldr.w	r0, [r9, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80119b8:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80119bc:	b140      	cbz	r0, 80119d0 <ethernetif_input+0x54>
 80119be:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80119c0:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80119c2:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80119c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80119c8:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80119ca:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80119cc:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80119ce:	d1f7      	bne.n	80119c0 <ethernetif_input+0x44>
    heth.RxFrameInfos.SegCount =0;
 80119d0:	2100      	movs	r1, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80119d2:	f8d9 3000 	ldr.w	r3, [r9]
 80119d6:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 80119da:	f8c9 1038 	str.w	r1, [r9, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80119de:	5899      	ldr	r1, [r3, r2]
 80119e0:	0609      	lsls	r1, r1, #24
 80119e2:	d505      	bpl.n	80119f0 <ethernetif_input+0x74>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80119e4:	2080      	movs	r0, #128	; 0x80
    heth.Instance->DMARPDR = 0;
 80119e6:	f241 0108 	movw	r1, #4104	; 0x1008
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80119ea:	5098      	str	r0, [r3, r2]
    heth.Instance->DMARPDR = 0;
 80119ec:	2200      	movs	r2, #0
 80119ee:	505a      	str	r2, [r3, r1]
        p = low_level_input( netif );
        if   (p != NULL)
 80119f0:	9800      	ldr	r0, [sp, #0]
 80119f2:	2800      	cmp	r0, #0
 80119f4:	d041      	beq.n	8011a7a <ethernetif_input+0xfe>
        {
          if (netif->input( p, netif) != ERR_OK )
 80119f6:	9901      	ldr	r1, [sp, #4]
 80119f8:	690b      	ldr	r3, [r1, #16]
 80119fa:	4798      	blx	r3
 80119fc:	2800      	cmp	r0, #0
 80119fe:	d140      	bne.n	8011a82 <ethernetif_input+0x106>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 8011a00:	4823      	ldr	r0, [pc, #140]	; (8011a90 <ethernetif_input+0x114>)
 8011a02:	f00f fa7b 	bl	8020efc <sys_mutex_unlock>
      } while(p!=NULL);
 8011a06:	e7c7      	b.n	8011998 <ethernetif_input+0x1c>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8011a08:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8011a0c:	f8d9 5040 	ldr.w	r5, [r9, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8011a10:	f006 fd66 	bl	80184e0 <pbuf_alloc>
  if (p != NULL)
 8011a14:	4606      	mov	r6, r0
 8011a16:	9000      	str	r0, [sp, #0]
 8011a18:	2800      	cmp	r0, #0
 8011a1a:	d0c9      	beq.n	80119b0 <ethernetif_input+0x34>
    bufferoffset = 0;
 8011a1c:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 8011a1e:	8972      	ldrh	r2, [r6, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a20:	f240 58f4 	movw	r8, #1524	; 0x5f4
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8011a24:	46ab      	mov	fp, r5
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a26:	1854      	adds	r4, r2, r1
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8011a28:	f8d9 7030 	ldr.w	r7, [r9, #48]	; 0x30
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a2c:	4544      	cmp	r4, r8
 8011a2e:	d921      	bls.n	8011a74 <ethernetif_input+0xf8>
      payloadoffset = 0;
 8011a30:	2500      	movs	r5, #0
 8011a32:	465b      	mov	r3, fp
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8011a34:	eba8 0a01 	sub.w	sl, r8, r1
 8011a38:	6870      	ldr	r0, [r6, #4]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8011a3a:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8011a3e:	4419      	add	r1, r3
 8011a40:	4428      	add	r0, r5
 8011a42:	4652      	mov	r2, sl
 8011a44:	f00f fe5c 	bl	8021700 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8011a48:	68ff      	ldr	r7, [r7, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a4a:	4544      	cmp	r4, r8
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8011a4c:	4455      	add	r5, sl
        bufferoffset = 0;
 8011a4e:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8011a52:	68bb      	ldr	r3, [r7, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a54:	d8ee      	bhi.n	8011a34 <ethernetif_input+0xb8>
 8011a56:	469b      	mov	fp, r3
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8011a58:	4619      	mov	r1, r3
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8011a5a:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8011a5c:	6870      	ldr	r0, [r6, #4]
 8011a5e:	4428      	add	r0, r5
 8011a60:	f00f fe4e 	bl	8021700 <memcpy>
    for(q = p; q != NULL; q = q->next)
 8011a64:	6836      	ldr	r6, [r6, #0]
 8011a66:	2e00      	cmp	r6, #0
 8011a68:	d0a4      	beq.n	80119b4 <ethernetif_input+0x38>
 8011a6a:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 8011a6c:	8972      	ldrh	r2, [r6, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8011a6e:	1854      	adds	r4, r2, r1
 8011a70:	4544      	cmp	r4, r8
 8011a72:	d8dd      	bhi.n	8011a30 <ethernetif_input+0xb4>
 8011a74:	4459      	add	r1, fp
      payloadoffset = 0;
 8011a76:	2500      	movs	r5, #0
 8011a78:	e7f0      	b.n	8011a5c <ethernetif_input+0xe0>
        UNLOCK_TCPIP_CORE();
 8011a7a:	4805      	ldr	r0, [pc, #20]	; (8011a90 <ethernetif_input+0x114>)
 8011a7c:	f00f fa3e 	bl	8020efc <sys_mutex_unlock>
      } while(p!=NULL);
 8011a80:	e782      	b.n	8011988 <ethernetif_input+0xc>
            pbuf_free(p);
 8011a82:	9800      	ldr	r0, [sp, #0]
 8011a84:	f006 fcbe 	bl	8018404 <pbuf_free>
 8011a88:	e7ba      	b.n	8011a00 <ethernetif_input+0x84>
 8011a8a:	bf00      	nop
 8011a8c:	20001d08 	.word	0x20001d08
 8011a90:	2001f188 	.word	0x2001f188
 8011a94:	2001d930 	.word	0x2001d930

08011a98 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 8011a98:	4b42      	ldr	r3, [pc, #264]	; (8011ba4 <HAL_ETH_MspInit+0x10c>)
 8011a9a:	6802      	ldr	r2, [r0, #0]
{
 8011a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 8011a9e:	429a      	cmp	r2, r3
{
 8011aa0:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011aa2:	f04f 0400 	mov.w	r4, #0
 8011aa6:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8011aaa:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8011aae:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8011ab0:	d001      	beq.n	8011ab6 <HAL_ETH_MspInit+0x1e>
}
 8011ab2:	b00d      	add	sp, #52	; 0x34
 8011ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 8011ab6:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011aba:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8011abc:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011abe:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 8011ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011ac2:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011ac4:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 8011ac6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8011aca:	631a      	str	r2, [r3, #48]	; 0x30
 8011acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ace:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8011ad2:	9200      	str	r2, [sp, #0]
 8011ad4:	9a00      	ldr	r2, [sp, #0]
 8011ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ad8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8011adc:	631a      	str	r2, [r3, #48]	; 0x30
 8011ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011ae0:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8011ae4:	9201      	str	r2, [sp, #4]
 8011ae6:	9a01      	ldr	r2, [sp, #4]
 8011ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011aea:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8011aee:	631a      	str	r2, [r3, #48]	; 0x30
 8011af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011af2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8011af6:	9202      	str	r2, [sp, #8]
 8011af8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011afa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011afc:	f042 0204 	orr.w	r2, r2, #4
 8011b00:	631a      	str	r2, [r3, #48]	; 0x30
 8011b02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b04:	f002 0204 	and.w	r2, r2, #4
 8011b08:	9203      	str	r2, [sp, #12]
 8011b0a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b0e:	f042 0201 	orr.w	r2, r2, #1
 8011b12:	631a      	str	r2, [r3, #48]	; 0x30
 8011b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b16:	f002 0201 	and.w	r2, r2, #1
 8011b1a:	9204      	str	r2, [sp, #16]
 8011b1c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011b1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b20:	433a      	orrs	r2, r7
 8011b22:	631a      	str	r2, [r3, #48]	; 0x30
 8011b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b26:	403a      	ands	r2, r7
 8011b28:	9205      	str	r2, [sp, #20]
 8011b2a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8011b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011b2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011b32:	631a      	str	r2, [r3, #48]	; 0x30
 8011b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8011b36:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8011b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011b3c:	481a      	ldr	r0, [pc, #104]	; (8011ba8 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b3e:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8011b40:	9306      	str	r3, [sp, #24]
 8011b42:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b44:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011b46:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011b4a:	f7f7 fcf9 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8011b4e:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011b50:	a907      	add	r1, sp, #28
 8011b52:	4816      	ldr	r0, [pc, #88]	; (8011bac <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8011b54:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b56:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b58:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011b5a:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011b5e:	f7f7 fcef 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8011b62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8011b66:	a907      	add	r1, sp, #28
 8011b68:	4811      	ldr	r0, [pc, #68]	; (8011bb0 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8011b6a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b6c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b6e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011b70:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8011b74:	f7f7 fce4 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8011b78:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8011b7c:	a907      	add	r1, sp, #28
 8011b7e:	480d      	ldr	r0, [pc, #52]	; (8011bb4 <HAL_ETH_MspInit+0x11c>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8011b80:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b82:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b84:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8011b86:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8011b8a:	f7f7 fcd9 	bl	8009540 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 8011b8e:	4622      	mov	r2, r4
 8011b90:	2106      	movs	r1, #6
 8011b92:	203d      	movs	r0, #61	; 0x3d
 8011b94:	f7f5 fa0a 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8011b98:	203d      	movs	r0, #61	; 0x3d
 8011b9a:	f7f5 fa51 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 8011b9e:	b00d      	add	sp, #52	; 0x34
 8011ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	40028000 	.word	0x40028000
 8011ba8:	40020800 	.word	0x40020800
 8011bac:	40020000 	.word	0x40020000
 8011bb0:	40020400 	.word	0x40020400
 8011bb4:	40021800 	.word	0x40021800

08011bb8 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 8011bb8:	4b01      	ldr	r3, [pc, #4]	; (8011bc0 <HAL_ETH_RxCpltCallback+0x8>)
 8011bba:	6818      	ldr	r0, [r3, #0]
 8011bbc:	f001 b8b4 	b.w	8012d28 <osSemaphoreRelease>
 8011bc0:	20001d08 	.word	0x20001d08

08011bc4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8011bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8011bc6:	4604      	mov	r4, r0
{
 8011bc8:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8011bca:	2800      	cmp	r0, #0
 8011bcc:	f000 8097 	beq.w	8011cfe <ethernetif_init+0x13a>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8011bd0:	f247 4173 	movw	r1, #29811	; 0x7473
  heth.Instance = ETH;
 8011bd4:	4d4e      	ldr	r5, [pc, #312]	; (8011d10 <ethernetif_init+0x14c>)
  uint32_t regvalue = 0;
 8011bd6:	2600      	movs	r6, #0
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011bd8:	484e      	ldr	r0, [pc, #312]	; (8011d14 <ethernetif_init+0x150>)
  netif->name[0] = IFNAME0;
 8011bda:	86e1      	strh	r1, [r4, #54]	; 0x36
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8011bdc:	f44f 6700 	mov.w	r7, #2048	; 0x800
  heth.Instance = ETH;
 8011be0:	4a4d      	ldr	r2, [pc, #308]	; (8011d18 <ethernetif_init+0x154>)
  heth.Init.Speed = ETH_SPEED_100M;
 8011be2:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
  MACAddr[0] = 0x00;
 8011be6:	4b4d      	ldr	r3, [pc, #308]	; (8011d1c <ethernetif_init+0x158>)
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011be8:	494d      	ldr	r1, [pc, #308]	; (8011d20 <ethernetif_init+0x15c>)
  uint32_t regvalue = 0;
 8011bea:	9600      	str	r6, [sp, #0]
  MACAddr[0] = 0x00;
 8011bec:	9301      	str	r3, [sp, #4]
  heth.Instance = ETH;
 8011bee:	602a      	str	r2, [r5, #0]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011bf0:	6803      	ldr	r3, [r0, #0]
 8011bf2:	4a4c      	ldr	r2, [pc, #304]	; (8011d24 <ethernetif_init+0x160>)
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8011bf4:	822e      	strh	r6, [r5, #16]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011bf6:	680e      	ldr	r6, [r1, #0]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8011bf8:	f8df c150 	ldr.w	ip, [pc, #336]	; 8011d4c <ethernetif_init+0x188>
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011bfc:	4073      	eors	r3, r6
 8011bfe:	6816      	ldr	r6, [r2, #0]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8011c00:	60ef      	str	r7, [r5, #12]
  heth.Init.MACAddr = &MACAddr[0];
 8011c02:	af01      	add	r7, sp, #4
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011c04:	4073      	eors	r3, r6
  heth.Init.Speed = ETH_SPEED_100M;
 8011c06:	f8c5 e008 	str.w	lr, [r5, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8011c0a:	f44f 0600 	mov.w	r6, #8388608	; 0x800000
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8011c0e:	f88d 3009 	strb.w	r3, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8011c12:	6803      	ldr	r3, [r0, #0]
 8011c14:	6809      	ldr	r1, [r1, #0]
 8011c16:	6810      	ldr	r0, [r2, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8011c18:	2201      	movs	r2, #1
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8011c1a:	404b      	eors	r3, r1

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8011c1c:	4942      	ldr	r1, [pc, #264]	; (8011d28 <ethernetif_init+0x164>)
  netif->output = etharp_output;
 8011c1e:	f8c4 c014 	str.w	ip, [r4, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8011c22:	4043      	eors	r3, r0
  netif->linkoutput = low_level_output;
 8011c24:	61a1      	str	r1, [r4, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8011c26:	4628      	mov	r0, r5
  heth.Init.MACAddr = &MACAddr[0];
 8011c28:	616f      	str	r7, [r5, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8011c2a:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8011c2e:	622e      	str	r6, [r5, #32]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8011c30:	606a      	str	r2, [r5, #4]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 8011c32:	e9c5 2206 	strd	r2, r2, [r5, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8011c36:	f7f7 f85b 	bl	8008cf0 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8011c3a:	b928      	cbnz	r0, 8011c48 <ethernetif_init+0x84>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8011c3c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8011c40:	f043 0304 	orr.w	r3, r3, #4
 8011c44:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8011c48:	2304      	movs	r3, #4
 8011c4a:	4a38      	ldr	r2, [pc, #224]	; (8011d2c <ethernetif_init+0x168>)
 8011c4c:	4938      	ldr	r1, [pc, #224]	; (8011d30 <ethernetif_init+0x16c>)
  osSemaphoreDef(SEM);
 8011c4e:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8011c50:	482f      	ldr	r0, [pc, #188]	; (8011d10 <ethernetif_init+0x14c>)
 8011c52:	f7f6 fe1f 	bl	8008894 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8011c56:	2304      	movs	r3, #4
 8011c58:	4a36      	ldr	r2, [pc, #216]	; (8011d34 <ethernetif_init+0x170>)
 8011c5a:	4937      	ldr	r1, [pc, #220]	; (8011d38 <ethernetif_init+0x174>)
 8011c5c:	482c      	ldr	r0, [pc, #176]	; (8011d10 <ethernetif_init+0x14c>)
 8011c5e:	f7f6 fe69 	bl	8008934 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8011c62:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8011c64:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8011c66:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 8011c6a:	f240 55dc 	movw	r5, #1500	; 0x5dc
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8011c6e:	2101      	movs	r1, #1
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8011c70:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8011c74:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8011c78:	781e      	ldrb	r6, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8011c7a:	a803      	add	r0, sp, #12
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8011c7c:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8011c80:	785e      	ldrb	r6, [r3, #1]
 8011c82:	f884 602f 	strb.w	r6, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8011c86:	789e      	ldrb	r6, [r3, #2]
 8011c88:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8011c8c:	78de      	ldrb	r6, [r3, #3]
  osSemaphoreDef(SEM);
 8011c8e:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8011c90:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8011c94:	791e      	ldrb	r6, [r3, #4]
 8011c96:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8011c9a:	795b      	ldrb	r3, [r3, #5]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8011c9c:	4e27      	ldr	r6, [pc, #156]	; (8011d3c <ethernetif_init+0x178>)
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8011c9e:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8011ca2:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  netif->mtu = 1500;
 8011ca6:	85a5      	strh	r5, [r4, #44]	; 0x2c
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8011ca8:	ad05      	add	r5, sp, #20
  osSemaphoreDef(SEM);
 8011caa:	9704      	str	r7, [sp, #16]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8011cac:	f000 ffea 	bl	8012c84 <osSemaphoreCreate>
 8011cb0:	4686      	mov	lr, r0
 8011cb2:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8011d50 <ethernetif_init+0x18c>
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8011cb6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8011cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011cba:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8011cbe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8011cc2:	4621      	mov	r1, r4
 8011cc4:	a805      	add	r0, sp, #20
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8011cc6:	f8cc e000 	str.w	lr, [ip]
  osThreadCreate (osThread(EthIf), netif);
 8011cca:	f000 ff27 	bl	8012b1c <osThreadCreate>
  HAL_ETH_Start(&heth);
 8011cce:	4810      	ldr	r0, [pc, #64]	; (8011d10 <ethernetif_init+0x14c>)
 8011cd0:	f7f7 f962 	bl	8008f98 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8011cd4:	466a      	mov	r2, sp
 8011cd6:	211d      	movs	r1, #29
 8011cd8:	480d      	ldr	r0, [pc, #52]	; (8011d10 <ethernetif_init+0x14c>)
 8011cda:	f7f6 ff77 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8011cde:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8011ce0:	211d      	movs	r1, #29
 8011ce2:	480b      	ldr	r0, [pc, #44]	; (8011d10 <ethernetif_init+0x14c>)
  regvalue |= (PHY_ISFR_INT4);
 8011ce4:	f042 020b 	orr.w	r2, r2, #11
 8011ce8:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8011cea:	f7f6 ffb9 	bl	8008c60 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8011cee:	466a      	mov	r2, sp
 8011cf0:	211d      	movs	r1, #29
 8011cf2:	4807      	ldr	r0, [pc, #28]	; (8011d10 <ethernetif_init+0x14c>)
 8011cf4:	f7f6 ff6a 	bl	8008bcc <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 8011cf8:	4638      	mov	r0, r7
 8011cfa:	b00d      	add	sp, #52	; 0x34
 8011cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8011cfe:	4b10      	ldr	r3, [pc, #64]	; (8011d40 <ethernetif_init+0x17c>)
 8011d00:	f240 223a 	movw	r2, #570	; 0x23a
 8011d04:	490f      	ldr	r1, [pc, #60]	; (8011d44 <ethernetif_init+0x180>)
 8011d06:	4810      	ldr	r0, [pc, #64]	; (8011d48 <ethernetif_init+0x184>)
 8011d08:	f010 fc94 	bl	8022634 <iprintf>
 8011d0c:	e760      	b.n	8011bd0 <ethernetif_init+0xc>
 8011d0e:	bf00      	nop
 8011d10:	2001d930 	.word	0x2001d930
 8011d14:	1ff0f420 	.word	0x1ff0f420
 8011d18:	40028000 	.word	0x40028000
 8011d1c:	00e18000 	.word	0x00e18000
 8011d20:	1ff0f424 	.word	0x1ff0f424
 8011d24:	1ff0f428 	.word	0x1ff0f428
 8011d28:	080118c1 	.word	0x080118c1
 8011d2c:	2001d978 	.word	0x2001d978
 8011d30:	2001c060 	.word	0x2001c060
 8011d34:	2001c0e0 	.word	0x2001c0e0
 8011d38:	2001d8b0 	.word	0x2001d8b0
 8011d3c:	08026970 	.word	0x08026970
 8011d40:	08028ecc 	.word	0x08028ecc
 8011d44:	08028ee8 	.word	0x08028ee8
 8011d48:	08028ef8 	.word	0x08028ef8
 8011d4c:	0801f8d9 	.word	0x0801f8d9
 8011d50:	20001d08 	.word	0x20001d08

08011d54 <sys_now>:
 8011d54:	f7f4 bcd0 	b.w	80066f8 <HAL_GetTick>

08011d58 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8011d58:	b530      	push	{r4, r5, lr}
  uint32_t regvalue = 0;
 8011d5a:	2300      	movs	r3, #0
{
 8011d5c:	b083      	sub	sp, #12
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011d5e:	4d0f      	ldr	r5, [pc, #60]	; (8011d9c <ethernetif_set_link+0x44>)
{
 8011d60:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 8011d62:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;
 8011d64:	e003      	b.n	8011d6e <ethernetif_set_link+0x16>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8011d66:	b1b3      	cbz	r3, 8011d96 <ethernetif_set_link+0x3e>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8011d68:	20c8      	movs	r0, #200	; 0xc8
 8011d6a:	f000 ff03 	bl	8012b74 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011d6e:	aa01      	add	r2, sp, #4
 8011d70:	2101      	movs	r1, #1
 8011d72:	4628      	mov	r0, r5
 8011d74:	f7f6 ff2a 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8011d78:	6820      	ldr	r0, [r4, #0]
    regvalue &= PHY_LINKED_STATUS;
 8011d7a:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8011d7c:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 8011d80:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8011d84:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 8011d86:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8011d88:	d4ed      	bmi.n	8011d66 <ethernetif_set_link+0xe>
 8011d8a:	b113      	cbz	r3, 8011d92 <ethernetif_set_link+0x3a>
      netif_set_link_up(link_arg->netif);
 8011d8c:	f006 fa18 	bl	80181c0 <netif_set_link_up>
 8011d90:	e7ea      	b.n	8011d68 <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8011d92:	0753      	lsls	r3, r2, #29
 8011d94:	d5e8      	bpl.n	8011d68 <ethernetif_set_link+0x10>
      netif_set_link_down(link_arg->netif);
 8011d96:	f006 fa39 	bl	801820c <netif_set_link_down>
 8011d9a:	e7e5      	b.n	8011d68 <ethernetif_set_link+0x10>
 8011d9c:	2001d930 	.word	0x2001d930

08011da0 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8011da0:	4770      	bx	lr
 8011da2:	bf00      	nop

08011da4 <ethernetif_update_config>:
{
 8011da4:	b570      	push	{r4, r5, r6, lr}
  if(netif_is_link_up(netif))
 8011da6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8011daa:	b082      	sub	sp, #8
  __IO uint32_t tickstart = 0;
 8011dac:	2100      	movs	r1, #0
{
 8011dae:	4604      	mov	r4, r0
  if(netif_is_link_up(netif))
 8011db0:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8011db2:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8011db4:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 8011db6:	d539      	bpl.n	8011e2c <ethernetif_update_config+0x88>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8011db8:	4d32      	ldr	r5, [pc, #200]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011dba:	686b      	ldr	r3, [r5, #4]
 8011dbc:	b9e3      	cbnz	r3, 8011df8 <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8011dbe:	68ab      	ldr	r3, [r5, #8]
 8011dc0:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8011dc4:	d141      	bne.n	8011e4a <ethernetif_update_config+0xa6>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8011dc6:	68eb      	ldr	r3, [r5, #12]
 8011dc8:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8011dcc:	d136      	bne.n	8011e3c <ethernetif_update_config+0x98>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8011dce:	68aa      	ldr	r2, [r5, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8011dd0:	08db      	lsrs	r3, r3, #3
 8011dd2:	2100      	movs	r1, #0
 8011dd4:	482b      	ldr	r0, [pc, #172]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011dd6:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8011dda:	b292      	uxth	r2, r2
 8011ddc:	f7f6 ff40 	bl	8008c60 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8011de0:	2100      	movs	r1, #0
 8011de2:	4828      	ldr	r0, [pc, #160]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011de4:	f7f7 f958 	bl	8009098 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 8011de8:	4826      	ldr	r0, [pc, #152]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011dea:	f7f7 f8d5 	bl	8008f98 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 8011dee:	4620      	mov	r0, r4
 8011df0:	f7ff ffd6 	bl	8011da0 <ethernetif_notify_conn_changed>
}
 8011df4:	b002      	add	sp, #8
 8011df6:	bd70      	pop	{r4, r5, r6, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8011df8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011dfc:	4628      	mov	r0, r5
 8011dfe:	f7f6 ff2f 	bl	8008c60 <HAL_ETH_WritePHYRegister>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011e02:	462e      	mov	r6, r5
      tickstart = HAL_GetTick();
 8011e04:	f7f4 fc78 	bl	80066f8 <HAL_GetTick>
 8011e08:	9000      	str	r0, [sp, #0]
 8011e0a:	e002      	b.n	8011e12 <ethernetif_update_config+0x6e>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8011e0c:	9b01      	ldr	r3, [sp, #4]
 8011e0e:	069a      	lsls	r2, r3, #26
 8011e10:	d425      	bmi.n	8011e5e <ethernetif_update_config+0xba>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8011e12:	aa01      	add	r2, sp, #4
 8011e14:	2101      	movs	r1, #1
 8011e16:	4630      	mov	r0, r6
 8011e18:	f7f6 fed8 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 8011e1c:	f7f4 fc6c 	bl	80066f8 <HAL_GetTick>
 8011e20:	9b00      	ldr	r3, [sp, #0]
 8011e22:	1ac3      	subs	r3, r0, r3
 8011e24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011e28:	d9f0      	bls.n	8011e0c <ethernetif_update_config+0x68>
 8011e2a:	e7c8      	b.n	8011dbe <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 8011e2c:	4815      	ldr	r0, [pc, #84]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011e2e:	f7f7 f8f3 	bl	8009018 <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 8011e32:	4620      	mov	r0, r4
 8011e34:	f7ff ffb4 	bl	8011da0 <ethernetif_notify_conn_changed>
}
 8011e38:	b002      	add	sp, #8
 8011e3a:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8011e3c:	f240 21e3 	movw	r1, #739	; 0x2e3
 8011e40:	4811      	ldr	r0, [pc, #68]	; (8011e88 <ethernetif_update_config+0xe4>)
 8011e42:	f7f1 fecb 	bl	8003bdc <assert_failed>
 8011e46:	68eb      	ldr	r3, [r5, #12]
 8011e48:	e7c1      	b.n	8011dce <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8011e4a:	f240 21e2 	movw	r1, #738	; 0x2e2
 8011e4e:	480e      	ldr	r0, [pc, #56]	; (8011e88 <ethernetif_update_config+0xe4>)
 8011e50:	f7f1 fec4 	bl	8003bdc <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8011e54:	68eb      	ldr	r3, [r5, #12]
 8011e56:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8011e5a:	d0b8      	beq.n	8011dce <ethernetif_update_config+0x2a>
 8011e5c:	e7ee      	b.n	8011e3c <ethernetif_update_config+0x98>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8011e5e:	aa01      	add	r2, sp, #4
 8011e60:	2110      	movs	r1, #16
 8011e62:	4808      	ldr	r0, [pc, #32]	; (8011e84 <ethernetif_update_config+0xe0>)
 8011e64:	f7f6 feb2 	bl	8008bcc <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8011e68:	9b01      	ldr	r3, [sp, #4]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8011e6a:	f013 0204 	ands.w	r2, r3, #4
 8011e6e:	bf18      	it	ne
 8011e70:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 8011e74:	079b      	lsls	r3, r3, #30
        heth.Init.Speed = ETH_SPEED_10M;
 8011e76:	bf4c      	ite	mi
 8011e78:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 8011e7a:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
 8011e7e:	60ea      	str	r2, [r5, #12]
 8011e80:	60ab      	str	r3, [r5, #8]
 8011e82:	e7ad      	b.n	8011de0 <ethernetif_update_config+0x3c>
 8011e84:	2001d930 	.word	0x2001d930
 8011e88:	08028ecc 	.word	0x08028ecc

08011e8c <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011e8c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8011e90:	b183      	cbz	r3, 8011eb4 <USBD_CDC_EP0_RxReady+0x28>
{
 8011e92:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011e94:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011e98:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8011e9c:	28ff      	cmp	r0, #255	; 0xff
 8011e9e:	d007      	beq.n	8011eb0 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011ea0:	689b      	ldr	r3, [r3, #8]
 8011ea2:	4621      	mov	r1, r4
 8011ea4:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8011ea8:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8011eaa:	23ff      	movs	r3, #255	; 0xff
 8011eac:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8011eb0:	2000      	movs	r0, #0
 8011eb2:	bd10      	pop	{r4, pc}
 8011eb4:	2000      	movs	r0, #0
 8011eb6:	4770      	bx	lr

08011eb8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011eb8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011eba:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 8011ebc:	4801      	ldr	r0, [pc, #4]	; (8011ec4 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011ebe:	801a      	strh	r2, [r3, #0]
}
 8011ec0:	4770      	bx	lr
 8011ec2:	bf00      	nop
 8011ec4:	20000328 	.word	0x20000328

08011ec8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011ec8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011eca:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 8011ecc:	4801      	ldr	r0, [pc, #4]	; (8011ed4 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011ece:	801a      	strh	r2, [r3, #0]
}
 8011ed0:	4770      	bx	lr
 8011ed2:	bf00      	nop
 8011ed4:	2000036c 	.word	0x2000036c

08011ed8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011ed8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011eda:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8011edc:	4801      	ldr	r0, [pc, #4]	; (8011ee4 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011ede:	801a      	strh	r2, [r3, #0]
}
 8011ee0:	4770      	bx	lr
 8011ee2:	bf00      	nop
 8011ee4:	200003bc 	.word	0x200003bc

08011ee8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011ee8:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011eea:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 8011eec:	4801      	ldr	r0, [pc, #4]	; (8011ef4 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011eee:	801a      	strh	r2, [r3, #0]
}
 8011ef0:	4770      	bx	lr
 8011ef2:	bf00      	nop
 8011ef4:	200003b0 	.word	0x200003b0

08011ef8 <USBD_CDC_DataOut>:
{
 8011ef8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011efa:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8011efe:	b175      	cbz	r5, 8011f1e <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011f00:	4604      	mov	r4, r0
 8011f02:	f00f fa65 	bl	80213d0 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011f06:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8011f0a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011f0e:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011f12:	68db      	ldr	r3, [r3, #12]
 8011f14:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8011f18:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8011f1a:	2000      	movs	r0, #0
}
 8011f1c:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8011f1e:	2003      	movs	r0, #3
}
 8011f20:	bd38      	pop	{r3, r4, r5, pc}
 8011f22:	bf00      	nop

08011f24 <USBD_CDC_DataIn>:
{
 8011f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 8011f26:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 8011f2a:	b347      	cbz	r7, 8011f7e <USBD_CDC_DataIn+0x5a>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011f2c:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 8011f30:	4605      	mov	r5, r0
 8011f32:	460a      	mov	r2, r1
 8011f34:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8011f38:	69b3      	ldr	r3, [r6, #24]
 8011f3a:	b163      	cbz	r3, 8011f56 <USBD_CDC_DataIn+0x32>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011f3c:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 8011f40:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 8011f44:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 8011f48:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 8011f4c:	fbb3 f4fc 	udiv	r4, r3, ip
 8011f50:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011f54:	b164      	cbz	r4, 8011f70 <USBD_CDC_DataIn+0x4c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f56:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 8011f5a:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f5c:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8011f60:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 8011f64:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 8011f66:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f6a:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8011f6c:	4620      	mov	r0, r4
}
 8011f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011f70:	4623      	mov	r3, r4
 8011f72:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 8011f74:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011f76:	f00f fa0f 	bl	8021398 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8011f7a:	4620      	mov	r0, r4
}
 8011f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8011f7e:	2003      	movs	r0, #3
}
 8011f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f82:	bf00      	nop

08011f84 <USBD_CDC_Setup>:
{
 8011f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011f88:	780f      	ldrb	r7, [r1, #0]
{
 8011f8a:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 8011f8c:	2300      	movs	r3, #0
{
 8011f8e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011f90:	f017 0660 	ands.w	r6, r7, #96	; 0x60
{
 8011f94:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011f96:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8011f9a:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 8011f9e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011fa2:	d01c      	beq.n	8011fde <USBD_CDC_Setup+0x5a>
 8011fa4:	2e20      	cmp	r6, #32
 8011fa6:	d111      	bne.n	8011fcc <USBD_CDC_Setup+0x48>
    if (req->wLength != 0U)
 8011fa8:	88ca      	ldrh	r2, [r1, #6]
 8011faa:	2a00      	cmp	r2, #0
 8011fac:	d036      	beq.n	801201c <USBD_CDC_Setup+0x98>
      if ((req->bmRequest & 0x80U) != 0U)
 8011fae:	0639      	lsls	r1, r7, #24
 8011fb0:	d557      	bpl.n	8012062 <USBD_CDC_Setup+0xde>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011fb2:	f8d0 62c0 	ldr.w	r6, [r0, #704]	; 0x2c0
 8011fb6:	4641      	mov	r1, r8
 8011fb8:	7860      	ldrb	r0, [r4, #1]
 8011fba:	68b7      	ldr	r7, [r6, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8011fbc:	461e      	mov	r6, r3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011fbe:	47b8      	blx	r7
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011fc0:	88e2      	ldrh	r2, [r4, #6]
 8011fc2:	4641      	mov	r1, r8
 8011fc4:	4628      	mov	r0, r5
 8011fc6:	f000 fd2f 	bl	8012a28 <USBD_CtlSendData>
 8011fca:	e004      	b.n	8011fd6 <USBD_CDC_Setup+0x52>
      USBD_CtlError(pdev, req);
 8011fcc:	4621      	mov	r1, r4
 8011fce:	4628      	mov	r0, r5
      ret = USBD_FAIL;
 8011fd0:	2603      	movs	r6, #3
      USBD_CtlError(pdev, req);
 8011fd2:	f000 fcf7 	bl	80129c4 <USBD_CtlError>
}
 8011fd6:	4630      	mov	r0, r6
 8011fd8:	b002      	add	sp, #8
 8011fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 8011fde:	784b      	ldrb	r3, [r1, #1]
 8011fe0:	2b0b      	cmp	r3, #11
 8011fe2:	d8f3      	bhi.n	8011fcc <USBD_CDC_Setup+0x48>
 8011fe4:	a201      	add	r2, pc, #4	; (adr r2, 8011fec <USBD_CDC_Setup+0x68>)
 8011fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fea:	bf00      	nop
 8011fec:	08012031 	.word	0x08012031
 8011ff0:	08011fd7 	.word	0x08011fd7
 8011ff4:	08011fcd 	.word	0x08011fcd
 8011ff8:	08011fcd 	.word	0x08011fcd
 8011ffc:	08011fcd 	.word	0x08011fcd
 8012000:	08011fcd 	.word	0x08011fcd
 8012004:	08011fcd 	.word	0x08011fcd
 8012008:	08011fcd 	.word	0x08011fcd
 801200c:	08011fcd 	.word	0x08011fcd
 8012010:	08011fcd 	.word	0x08011fcd
 8012014:	0801204f 	.word	0x0801204f
 8012018:	08012045 	.word	0x08012045
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801201c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 8012020:	4616      	mov	r6, r2
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012022:	7848      	ldrb	r0, [r1, #1]
 8012024:	689b      	ldr	r3, [r3, #8]
 8012026:	4798      	blx	r3
}
 8012028:	4630      	mov	r0, r6
 801202a:	b002      	add	sp, #8
 801202c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012030:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012034:	2a03      	cmp	r2, #3
 8012036:	d01e      	beq.n	8012076 <USBD_CDC_Setup+0xf2>
        USBD_CtlError(pdev, req);
 8012038:	4621      	mov	r1, r4
 801203a:	4628      	mov	r0, r5
        ret = USBD_FAIL;
 801203c:	2603      	movs	r6, #3
        USBD_CtlError(pdev, req);
 801203e:	f000 fcc1 	bl	80129c4 <USBD_CtlError>
        ret = USBD_FAIL;
 8012042:	e7c8      	b.n	8011fd6 <USBD_CDC_Setup+0x52>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012044:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012048:	2b03      	cmp	r3, #3
 801204a:	d0c4      	beq.n	8011fd6 <USBD_CDC_Setup+0x52>
 801204c:	e7f4      	b.n	8012038 <USBD_CDC_Setup+0xb4>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801204e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012052:	2b03      	cmp	r3, #3
 8012054:	d1f0      	bne.n	8012038 <USBD_CDC_Setup+0xb4>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012056:	2201      	movs	r2, #1
 8012058:	f10d 0105 	add.w	r1, sp, #5
 801205c:	f000 fce4 	bl	8012a28 <USBD_CtlSendData>
 8012060:	e7b9      	b.n	8011fd6 <USBD_CDC_Setup+0x52>
        hcdc->CmdOpCode = req->bRequest;
 8012062:	7864      	ldrb	r4, [r4, #1]
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012064:	4641      	mov	r1, r8
        hcdc->CmdLength = (uint8_t)req->wLength;
 8012066:	f888 2201 	strb.w	r2, [r8, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 801206a:	461e      	mov	r6, r3
        hcdc->CmdOpCode = req->bRequest;
 801206c:	f888 4200 	strb.w	r4, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012070:	f000 fcf2 	bl	8012a58 <USBD_CtlPrepareRx>
 8012074:	e7af      	b.n	8011fd6 <USBD_CDC_Setup+0x52>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012076:	2202      	movs	r2, #2
 8012078:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 801207c:	461e      	mov	r6, r3
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801207e:	f000 fcd3 	bl	8012a28 <USBD_CtlSendData>
 8012082:	e7a8      	b.n	8011fd6 <USBD_CDC_Setup+0x52>

08012084 <USBD_CDC_DeInit>:
{
 8012084:	b538      	push	{r3, r4, r5, lr}
 8012086:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012088:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801208a:	2181      	movs	r1, #129	; 0x81
 801208c:	f00f f938 	bl	8021300 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012090:	2101      	movs	r1, #1
 8012092:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012094:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012096:	f00f f933 	bl	8021300 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801209a:	4620      	mov	r0, r4
 801209c:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801209e:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80120a2:	f00f f92d 	bl	8021300 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 80120a6:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80120aa:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 80120ac:	b14b      	cbz	r3, 80120c2 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80120ae:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 80120b2:	685b      	ldr	r3, [r3, #4]
 80120b4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80120b6:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 80120ba:	f00f fb0b 	bl	80216d4 <free>
    pdev->pClassData = NULL;
 80120be:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 80120c2:	2000      	movs	r0, #0
 80120c4:	bd38      	pop	{r3, r4, r5, pc}
 80120c6:	bf00      	nop

080120c8 <USBD_CDC_Init>:
{
 80120c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120cc:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80120ce:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80120d2:	f00f faf7 	bl	80216c4 <malloc>
  if (hcdc == NULL)
 80120d6:	4605      	mov	r5, r0
 80120d8:	2800      	cmp	r0, #0
 80120da:	d04d      	beq.n	8012178 <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120dc:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80120de:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 80120e0:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120e4:	b38b      	cbz	r3, 801214a <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80120e6:	2340      	movs	r3, #64	; 0x40
 80120e8:	2181      	movs	r1, #129	; 0x81
 80120ea:	2202      	movs	r2, #2
 80120ec:	4620      	mov	r0, r4
 80120ee:	f00f f8f5 	bl	80212dc <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80120f2:	4631      	mov	r1, r6
 80120f4:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80120f6:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80120f8:	2202      	movs	r2, #2
 80120fa:	4620      	mov	r0, r4
 80120fc:	f00f f8ee 	bl	80212dc <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012100:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012102:	2203      	movs	r2, #3
 8012104:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012106:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801210a:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801210c:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012110:	2308      	movs	r3, #8
 8012112:	f00f f8e3 	bl	80212dc <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012116:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801211a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 801211e:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012120:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012128:	7c26      	ldrb	r6, [r4, #16]
  hcdc->TxState = 0U;
 801212a:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 801212e:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012132:	b9b6      	cbnz	r6, 8012162 <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012134:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8012138:	4641      	mov	r1, r8
 801213a:	4620      	mov	r0, r4
 801213c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012140:	f00f f938 	bl	80213b4 <USBD_LL_PrepareReceive>
}
 8012144:	4630      	mov	r0, r6
 8012146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801214a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801214e:	2181      	movs	r1, #129	; 0x81
 8012150:	2202      	movs	r2, #2
 8012152:	4620      	mov	r0, r4
 8012154:	f00f f8c2 	bl	80212dc <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012158:	4631      	mov	r1, r6
 801215a:	f44f 7300 	mov.w	r3, #512	; 0x200
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801215e:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012160:	e7ca      	b.n	80120f8 <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 8012162:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012164:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8012168:	4641      	mov	r1, r8
 801216a:	4620      	mov	r0, r4
 801216c:	2340      	movs	r3, #64	; 0x40
 801216e:	f00f f921 	bl	80213b4 <USBD_LL_PrepareReceive>
}
 8012172:	4630      	mov	r0, r6
 8012174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 8012178:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 801217a:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 801217e:	e7e1      	b.n	8012144 <USBD_CDC_Init+0x7c>

08012180 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8012180:	b119      	cbz	r1, 801218a <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8012182:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8012186:	2000      	movs	r0, #0
 8012188:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 801218a:	2003      	movs	r0, #3
}
 801218c:	4770      	bx	lr
 801218e:	bf00      	nop

08012190 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012190:	4603      	mov	r3, r0

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8012192:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012194:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  hcdc->TxBuffer = pbuff;
 8012198:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 801219c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80121a0:	4770      	bx	lr
 80121a2:	bf00      	nop

080121a4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80121a4:	4603      	mov	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
}
 80121a6:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80121a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80121ac:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80121b0:	4770      	bx	lr
 80121b2:	bf00      	nop

080121b4 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80121b4:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 80121b8:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 80121ba:	b18a      	cbz	r2, 80121e0 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121bc:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121be:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121c2:	b134      	cbz	r4, 80121d2 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80121c4:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121c6:	2340      	movs	r3, #64	; 0x40
 80121c8:	2101      	movs	r1, #1
 80121ca:	f00f f8f3 	bl	80213b4 <USBD_LL_PrepareReceive>
}
 80121ce:	4620      	mov	r0, r4
 80121d0:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121d6:	2101      	movs	r1, #1
 80121d8:	f00f f8ec 	bl	80213b4 <USBD_LL_PrepareReceive>
}
 80121dc:	4620      	mov	r0, r4
 80121de:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 80121e0:	2403      	movs	r4, #3
}
 80121e2:	4620      	mov	r0, r4
 80121e4:	bd10      	pop	{r4, pc}
 80121e6:	bf00      	nop

080121e8 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80121e8:	b1a0      	cbz	r0, 8012214 <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80121ea:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80121ee:	b113      	cbz	r3, 80121f6 <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 80121f0:	2300      	movs	r3, #0
 80121f2:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80121f6:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 80121fa:	b113      	cbz	r3, 8012202 <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 80121fc:	2300      	movs	r3, #0
 80121fe:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012202:	b109      	cbz	r1, 8012208 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8012204:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012208:	2301      	movs	r3, #1
  pdev->id = id;
 801220a:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 801220c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012210:	f00f b824 	b.w	802125c <USBD_LL_Init>

  return ret;
}
 8012214:	2003      	movs	r0, #3
 8012216:	4770      	bx	lr

08012218 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012218:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 801221a:	2400      	movs	r4, #0
{
 801221c:	b083      	sub	sp, #12
  uint16_t len = 0U;
 801221e:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8012222:	b159      	cbz	r1, 801223c <USBD_RegisterClass+0x24>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012224:	4605      	mov	r5, r0
 8012226:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 801222a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 801222c:	f10d 0006 	add.w	r0, sp, #6
 8012230:	4798      	blx	r3
 8012232:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 8012236:	4620      	mov	r0, r4
 8012238:	b003      	add	sp, #12
 801223a:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 801223c:	2403      	movs	r4, #3
}
 801223e:	4620      	mov	r0, r4
 8012240:	b003      	add	sp, #12
 8012242:	bd30      	pop	{r4, r5, pc}

08012244 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012244:	f00f b83c 	b.w	80212c0 <USBD_LL_Start>

08012248 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8012248:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801224c:	b10b      	cbz	r3, 8012252 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	4718      	bx	r3
  }

  return ret;
}
 8012252:	2003      	movs	r0, #3
 8012254:	4770      	bx	lr
 8012256:	bf00      	nop

08012258 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012258:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801225a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801225e:	b10b      	cbz	r3, 8012264 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012260:	685b      	ldr	r3, [r3, #4]
 8012262:	4798      	blx	r3
  }

  return USBD_OK;
}
 8012264:	2000      	movs	r0, #0
 8012266:	bd08      	pop	{r3, pc}

08012268 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012268:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801226a:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 801226e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012270:	4628      	mov	r0, r5
 8012272:	f000 fb93 	bl	801299c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8012276:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 801227a:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 801227c:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 8012280:	f001 031f 	and.w	r3, r1, #31
  switch (pdev->request.bmRequest & 0x1FU)
 8012284:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 8012286:	e9c4 02a5 	strd	r0, r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 801228a:	d009      	beq.n	80122a0 <USBD_LL_SetupStage+0x38>
 801228c:	2b02      	cmp	r3, #2
 801228e:	d013      	beq.n	80122b8 <USBD_LL_SetupStage+0x50>
 8012290:	b163      	cbz	r3, 80122ac <USBD_LL_SetupStage+0x44>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012292:	4620      	mov	r0, r4
 8012294:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 8012298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801229c:	f00f b83e 	b.w	802131c <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80122a0:	4629      	mov	r1, r5
 80122a2:	4620      	mov	r0, r4
}
 80122a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80122a8:	f000 ba9e 	b.w	80127e8 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80122ac:	4629      	mov	r1, r5
 80122ae:	4620      	mov	r0, r4
}
 80122b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80122b4:	f000 b8f4 	b.w	80124a0 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80122b8:	4629      	mov	r1, r5
 80122ba:	4620      	mov	r0, r4
}
 80122bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80122c0:	f000 baca 	b.w	8012858 <USBD_StdEPReq>

080122c4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80122c4:	b570      	push	{r4, r5, r6, lr}
 80122c6:	4605      	mov	r5, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80122c8:	b931      	cbnz	r1, 80122d8 <USBD_LL_DataOutStage+0x14>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80122ca:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80122ce:	460c      	mov	r4, r1
 80122d0:	2b03      	cmp	r3, #3
 80122d2:	d00e      	beq.n	80122f2 <USBD_LL_DataOutStage+0x2e>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80122d4:	2000      	movs	r0, #0
}
 80122d6:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 80122d8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80122dc:	699b      	ldr	r3, [r3, #24]
 80122de:	b133      	cbz	r3, 80122ee <USBD_LL_DataOutStage+0x2a>
 80122e0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80122e4:	2a03      	cmp	r2, #3
 80122e6:	d102      	bne.n	80122ee <USBD_LL_DataOutStage+0x2a>
}
 80122e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80122ec:	4718      	bx	r3
    return USBD_FAIL;
 80122ee:	2003      	movs	r0, #3
}
 80122f0:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 80122f2:	e9d0 3657 	ldrd	r3, r6, [r0, #348]	; 0x15c
 80122f6:	42b3      	cmp	r3, r6
 80122f8:	d80d      	bhi.n	8012316 <USBD_LL_DataOutStage+0x52>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80122fa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80122fe:	691b      	ldr	r3, [r3, #16]
 8012300:	b123      	cbz	r3, 801230c <USBD_LL_DataOutStage+0x48>
 8012302:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012306:	2a03      	cmp	r2, #3
 8012308:	d100      	bne.n	801230c <USBD_LL_DataOutStage+0x48>
          pdev->pClass->EP0_RxReady(pdev);
 801230a:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 801230c:	4628      	mov	r0, r5
 801230e:	f000 fbbb 	bl	8012a88 <USBD_CtlSendStatus>
  return USBD_OK;
 8012312:	2000      	movs	r0, #0
 8012314:	e7df      	b.n	80122d6 <USBD_LL_DataOutStage+0x12>
        pep->rem_length -= pep->maxpacket;
 8012316:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012318:	4611      	mov	r1, r2
 801231a:	4632      	mov	r2, r6
 801231c:	429e      	cmp	r6, r3
        pep->rem_length -= pep->maxpacket;
 801231e:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012322:	bf28      	it	cs
 8012324:	461a      	movcs	r2, r3
 8012326:	f000 fba5 	bl	8012a74 <USBD_CtlContinueRx>
  return USBD_OK;
 801232a:	4620      	mov	r0, r4
}
 801232c:	bd70      	pop	{r4, r5, r6, pc}
 801232e:	bf00      	nop

08012330 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012330:	b570      	push	{r4, r5, r6, lr}
 8012332:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012334:	b949      	cbnz	r1, 801234a <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012336:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 801233a:	2b02      	cmp	r3, #2
 801233c:	d015      	beq.n	801236a <USBD_LL_DataInStage+0x3a>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801233e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8012342:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 8012344:	2b01      	cmp	r3, #1
 8012346:	d00d      	beq.n	8012364 <USBD_LL_DataInStage+0x34>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 8012348:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 801234a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801234e:	695b      	ldr	r3, [r3, #20]
 8012350:	b133      	cbz	r3, 8012360 <USBD_LL_DataInStage+0x30>
 8012352:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012356:	2a03      	cmp	r2, #3
 8012358:	d102      	bne.n	8012360 <USBD_LL_DataInStage+0x30>
}
 801235a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801235e:	4718      	bx	r3
    return USBD_FAIL;
 8012360:	2003      	movs	r0, #3
}
 8012362:	bd70      	pop	{r4, r5, r6, pc}
      pdev->dev_test_mode = 0U;
 8012364:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 8012368:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 801236a:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 801236e:	460d      	mov	r5, r1
 8012370:	42b3      	cmp	r3, r6
 8012372:	d815      	bhi.n	80123a0 <USBD_LL_DataInStage+0x70>
        if ((pep->maxpacket == pep->rem_length) &&
 8012374:	d024      	beq.n	80123c0 <USBD_LL_DataInStage+0x90>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8012376:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 801237a:	68db      	ldr	r3, [r3, #12]
 801237c:	b11b      	cbz	r3, 8012386 <USBD_LL_DataInStage+0x56>
 801237e:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8012382:	2a03      	cmp	r2, #3
 8012384:	d019      	beq.n	80123ba <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012386:	2180      	movs	r1, #128	; 0x80
 8012388:	4620      	mov	r0, r4
 801238a:	f00e ffc7 	bl	802131c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801238e:	4620      	mov	r0, r4
 8012390:	f000 fb86 	bl	8012aa0 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8012394:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 8012398:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 801239a:	2b01      	cmp	r3, #1
 801239c:	d1d4      	bne.n	8012348 <USBD_LL_DataInStage+0x18>
 801239e:	e7e1      	b.n	8012364 <USBD_LL_DataInStage+0x34>
        pep->rem_length -= pep->maxpacket;
 80123a0:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80123a2:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 80123a4:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80123a6:	461a      	mov	r2, r3
 80123a8:	f000 fb4c 	bl	8012a44 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80123ac:	462b      	mov	r3, r5
 80123ae:	462a      	mov	r2, r5
 80123b0:	4629      	mov	r1, r5
 80123b2:	4620      	mov	r0, r4
 80123b4:	f00e fffe 	bl	80213b4 <USBD_LL_PrepareReceive>
 80123b8:	e7c1      	b.n	801233e <USBD_LL_DataInStage+0xe>
            pdev->pClass->EP0_TxSent(pdev);
 80123ba:	4620      	mov	r0, r4
 80123bc:	4798      	blx	r3
 80123be:	e7e2      	b.n	8012386 <USBD_LL_DataInStage+0x56>
            (pep->total_length >= pep->maxpacket) &&
 80123c0:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 80123c2:	4293      	cmp	r3, r2
 80123c4:	d8d7      	bhi.n	8012376 <USBD_LL_DataInStage+0x46>
            (pep->total_length >= pep->maxpacket) &&
 80123c6:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 80123ca:	429a      	cmp	r2, r3
 80123cc:	d2d3      	bcs.n	8012376 <USBD_LL_DataInStage+0x46>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80123ce:	460a      	mov	r2, r1
 80123d0:	f000 fb38 	bl	8012a44 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80123d4:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 80123d8:	e7e8      	b.n	80123ac <USBD_LL_DataInStage+0x7c>
 80123da:	bf00      	nop

080123dc <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 80123dc:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80123de:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 80123e0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 80123e4:	b570      	push	{r4, r5, r6, lr}
 80123e6:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80123e8:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80123ec:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 80123f0:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80123f2:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 80123f6:	b11b      	cbz	r3, 8012400 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80123f8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80123fc:	685b      	ldr	r3, [r3, #4]
 80123fe:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012400:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012402:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012404:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012406:	4620      	mov	r0, r4
 8012408:	462b      	mov	r3, r5
 801240a:	4611      	mov	r1, r2
 801240c:	f00e ff66 	bl	80212dc <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012410:	462b      	mov	r3, r5
 8012412:	2200      	movs	r2, #0
 8012414:	2180      	movs	r1, #128	; 0x80
 8012416:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012418:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801241c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012420:	f00e ff5c 	bl	80212dc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
}
 8012424:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012426:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012428:	6225      	str	r5, [r4, #32]
}
 801242a:	bd70      	pop	{r4, r5, r6, pc}

0801242c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801242c:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 801242e:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 8012430:	7419      	strb	r1, [r3, #16]
}
 8012432:	4770      	bx	lr

08012434 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012434:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012436:	2104      	movs	r1, #4

  return USBD_OK;
}
 8012438:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 801243a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801243e:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 8012442:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 8012446:	4770      	bx	lr

08012448 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012448:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801244c:	2b04      	cmp	r3, #4
 801244e:	d103      	bne.n	8012458 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012450:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8012454:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8012458:	2000      	movs	r0, #0
 801245a:	4770      	bx	lr

0801245c <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801245c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012460:	2a03      	cmp	r2, #3
 8012462:	d001      	beq.n	8012468 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8012464:	2000      	movs	r0, #0
 8012466:	4770      	bx	lr
{
 8012468:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 801246a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801246e:	69db      	ldr	r3, [r3, #28]
 8012470:	b103      	cbz	r3, 8012474 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 8012472:	4798      	blx	r3
}
 8012474:	2000      	movs	r0, #0
 8012476:	bd08      	pop	{r3, pc}

08012478 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8012478:	2000      	movs	r0, #0
 801247a:	4770      	bx	lr

0801247c <USBD_LL_IsoOUTIncomplete>:
 801247c:	2000      	movs	r0, #0
 801247e:	4770      	bx	lr

08012480 <USBD_LL_DevConnected>:
 8012480:	2000      	movs	r0, #0
 8012482:	4770      	bx	lr

08012484 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012484:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 8012486:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 801248a:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 801248e:	b12a      	cbz	r2, 801249c <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012490:	6852      	ldr	r2, [r2, #4]
 8012492:	7901      	ldrb	r1, [r0, #4]
{
 8012494:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012496:	4790      	blx	r2
  }

  return USBD_OK;
}
 8012498:	2000      	movs	r0, #0
 801249a:	bd08      	pop	{r3, pc}
 801249c:	2000      	movs	r0, #0
 801249e:	4770      	bx	lr

080124a0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124a0:	b570      	push	{r4, r5, r6, lr}
 80124a2:	780c      	ldrb	r4, [r1, #0]
 80124a4:	b082      	sub	sp, #8
 80124a6:	460e      	mov	r6, r1
 80124a8:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80124aa:	f004 0460 	and.w	r4, r4, #96	; 0x60
 80124ae:	2c20      	cmp	r4, #32
 80124b0:	d00e      	beq.n	80124d0 <USBD_StdDevReq+0x30>
 80124b2:	2c40      	cmp	r4, #64	; 0x40
 80124b4:	d00c      	beq.n	80124d0 <USBD_StdDevReq+0x30>
 80124b6:	b1ac      	cbz	r4, 80124e4 <USBD_StdDevReq+0x44>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80124b8:	2180      	movs	r1, #128	; 0x80
 80124ba:	4628      	mov	r0, r5
 80124bc:	f00e ff2e 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80124c0:	2100      	movs	r1, #0
 80124c2:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 80124c4:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 80124c6:	f00e ff29 	bl	802131c <USBD_LL_StallEP>
}
 80124ca:	4620      	mov	r0, r4
 80124cc:	b002      	add	sp, #8
 80124ce:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80124d0:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 80124d4:	4631      	mov	r1, r6
 80124d6:	4628      	mov	r0, r5
 80124d8:	689b      	ldr	r3, [r3, #8]
 80124da:	4798      	blx	r3
 80124dc:	4604      	mov	r4, r0
}
 80124de:	4620      	mov	r0, r4
 80124e0:	b002      	add	sp, #8
 80124e2:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 80124e4:	784b      	ldrb	r3, [r1, #1]
 80124e6:	2b09      	cmp	r3, #9
 80124e8:	d8e6      	bhi.n	80124b8 <USBD_StdDevReq+0x18>
 80124ea:	a201      	add	r2, pc, #4	; (adr r2, 80124f0 <USBD_StdDevReq+0x50>)
 80124ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124f0:	0801254f 	.word	0x0801254f
 80124f4:	0801257d 	.word	0x0801257d
 80124f8:	080124b9 	.word	0x080124b9
 80124fc:	08012599 	.word	0x08012599
 8012500:	080124b9 	.word	0x080124b9
 8012504:	080125ab 	.word	0x080125ab
 8012508:	080125e3 	.word	0x080125e3
 801250c:	080124b9 	.word	0x080124b9
 8012510:	08012607 	.word	0x08012607
 8012514:	08012519 	.word	0x08012519
  cfgidx = (uint8_t)(req->wValue);
 8012518:	7889      	ldrb	r1, [r1, #2]
 801251a:	4eb2      	ldr	r6, [pc, #712]	; (80127e4 <USBD_StdDevReq+0x344>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801251c:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 801251e:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012520:	f200 8142 	bhi.w	80127a8 <USBD_StdDevReq+0x308>
  switch (pdev->dev_state)
 8012524:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012528:	2b02      	cmp	r3, #2
 801252a:	f000 812b 	beq.w	8012784 <USBD_StdDevReq+0x2e4>
 801252e:	2b03      	cmp	r3, #3
 8012530:	f000 8105 	beq.w	801273e <USBD_StdDevReq+0x29e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012534:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8012536:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012538:	f00e fef0 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801253c:	2100      	movs	r1, #0
 801253e:	4628      	mov	r0, r5
 8012540:	f00e feec 	bl	802131c <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012544:	7831      	ldrb	r1, [r6, #0]
 8012546:	4628      	mov	r0, r5
 8012548:	f7ff fe86 	bl	8012258 <USBD_ClrClassConfig>
    break;
 801254c:	e7bd      	b.n	80124ca <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 801254e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012552:	3a01      	subs	r2, #1
 8012554:	2a02      	cmp	r2, #2
 8012556:	d86c      	bhi.n	8012632 <USBD_StdDevReq+0x192>
    if (req->wLength != 0x2U)
 8012558:	88ca      	ldrh	r2, [r1, #6]
 801255a:	2a02      	cmp	r2, #2
 801255c:	d169      	bne.n	8012632 <USBD_StdDevReq+0x192>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801255e:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8012560:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012564:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 8012566:	b10a      	cbz	r2, 801256c <USBD_StdDevReq+0xcc>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012568:	2203      	movs	r2, #3
 801256a:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801256c:	2202      	movs	r2, #2
 801256e:	f105 010c 	add.w	r1, r5, #12
 8012572:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8012574:	461c      	mov	r4, r3
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012576:	f000 fa57 	bl	8012a28 <USBD_CtlSendData>
    break;
 801257a:	e7a6      	b.n	80124ca <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 801257c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012580:	3b01      	subs	r3, #1
 8012582:	2b02      	cmp	r3, #2
 8012584:	d855      	bhi.n	8012632 <USBD_StdDevReq+0x192>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012586:	884b      	ldrh	r3, [r1, #2]
 8012588:	2b01      	cmp	r3, #1
 801258a:	d19e      	bne.n	80124ca <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 801258c:	2300      	movs	r3, #0
 801258e:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012592:	f000 fa79 	bl	8012a88 <USBD_CtlSendStatus>
 8012596:	e798      	b.n	80124ca <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012598:	884b      	ldrh	r3, [r1, #2]
 801259a:	2b01      	cmp	r3, #1
 801259c:	d195      	bne.n	80124ca <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 801259e:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80125a2:	4628      	mov	r0, r5
 80125a4:	f000 fa70 	bl	8012a88 <USBD_CtlSendStatus>
 80125a8:	e78f      	b.n	80124ca <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80125aa:	888b      	ldrh	r3, [r1, #4]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d140      	bne.n	8012632 <USBD_StdDevReq+0x192>
 80125b0:	88cb      	ldrh	r3, [r1, #6]
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d13d      	bne.n	8012632 <USBD_StdDevReq+0x192>
 80125b6:	884e      	ldrh	r6, [r1, #2]
 80125b8:	2e7f      	cmp	r6, #127	; 0x7f
 80125ba:	d83a      	bhi.n	8012632 <USBD_StdDevReq+0x192>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80125bc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80125c0:	2b03      	cmp	r3, #3
 80125c2:	d036      	beq.n	8012632 <USBD_StdDevReq+0x192>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80125c4:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 80125c6:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80125ca:	f00e fed7 	bl	802137c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80125ce:	4628      	mov	r0, r5
 80125d0:	f000 fa5a 	bl	8012a88 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80125d4:	2e00      	cmp	r6, #0
 80125d6:	f040 80d1 	bne.w	801277c <USBD_StdDevReq+0x2dc>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80125da:	2301      	movs	r3, #1
 80125dc:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80125e0:	e773      	b.n	80124ca <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 80125e2:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 80125e4:	2100      	movs	r1, #0
 80125e6:	0a13      	lsrs	r3, r2, #8
 80125e8:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 80125ec:	3b01      	subs	r3, #1
 80125ee:	2b0e      	cmp	r3, #14
 80125f0:	d81f      	bhi.n	8012632 <USBD_StdDevReq+0x192>
 80125f2:	e8df f003 	tbb	[pc, r3]
 80125f6:	6b77      	.short	0x6b77
 80125f8:	4f1e1e59 	.word	0x4f1e1e59
 80125fc:	1e1e1e43 	.word	0x1e1e1e43
 8012600:	1e1e1e1e 	.word	0x1e1e1e1e
 8012604:	29          	.byte	0x29
 8012605:	00          	.byte	0x00
  if (req->wLength != 1U)
 8012606:	88ca      	ldrh	r2, [r1, #6]
 8012608:	2a01      	cmp	r2, #1
 801260a:	d112      	bne.n	8012632 <USBD_StdDevReq+0x192>
    switch (pdev->dev_state)
 801260c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012610:	2b02      	cmp	r3, #2
 8012612:	f200 808d 	bhi.w	8012730 <USBD_StdDevReq+0x290>
 8012616:	2b00      	cmp	r3, #0
 8012618:	f43f af4e 	beq.w	80124b8 <USBD_StdDevReq+0x18>
      pdev->dev_default_config = 0U;
 801261c:	2300      	movs	r3, #0
 801261e:	4601      	mov	r1, r0
 8012620:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012624:	f000 fa00 	bl	8012a28 <USBD_CtlSendData>
      break;
 8012628:	e74f      	b.n	80124ca <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801262a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	b97b      	cbnz	r3, 8012652 <USBD_StdDevReq+0x1b2>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012632:	2180      	movs	r1, #128	; 0x80
 8012634:	4628      	mov	r0, r5
 8012636:	f00e fe71 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801263a:	4628      	mov	r0, r5
 801263c:	2100      	movs	r1, #0
 801263e:	f00e fe6d 	bl	802131c <USBD_LL_StallEP>
}
 8012642:	4620      	mov	r0, r4
 8012644:	b002      	add	sp, #8
 8012646:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012648:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801264c:	69db      	ldr	r3, [r3, #28]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d0ef      	beq.n	8012632 <USBD_StdDevReq+0x192>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012652:	f10d 0106 	add.w	r1, sp, #6
 8012656:	7c28      	ldrb	r0, [r5, #16]
 8012658:	4798      	blx	r3
    if (req->wLength != 0U)
 801265a:	88f2      	ldrh	r2, [r6, #6]
 801265c:	2a00      	cmp	r2, #0
 801265e:	d0a0      	beq.n	80125a2 <USBD_StdDevReq+0x102>
      if (len != 0U)
 8012660:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d0e4      	beq.n	8012632 <USBD_StdDevReq+0x192>
        len = MIN(len, req->wLength);
 8012668:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801266a:	4601      	mov	r1, r0
 801266c:	4628      	mov	r0, r5
        len = MIN(len, req->wLength);
 801266e:	bf28      	it	cs
 8012670:	461a      	movcs	r2, r3
 8012672:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8012676:	f000 f9d7 	bl	8012a28 <USBD_CtlSendData>
 801267a:	e726      	b.n	80124ca <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801267c:	7c03      	ldrb	r3, [r0, #16]
 801267e:	2b00      	cmp	r3, #0
 8012680:	d1d7      	bne.n	8012632 <USBD_StdDevReq+0x192>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012682:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8012686:	f10d 0006 	add.w	r0, sp, #6
 801268a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801268c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801268e:	2307      	movs	r3, #7
 8012690:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8012692:	e7e2      	b.n	801265a <USBD_StdDevReq+0x1ba>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012694:	7c03      	ldrb	r3, [r0, #16]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d1cb      	bne.n	8012632 <USBD_StdDevReq+0x192>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801269a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801269e:	f10d 0006 	add.w	r0, sp, #6
 80126a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126a4:	4798      	blx	r3
  if (err != 0U)
 80126a6:	e7d8      	b.n	801265a <USBD_StdDevReq+0x1ba>
    switch ((uint8_t)(req->wValue))
 80126a8:	b2d2      	uxtb	r2, r2
 80126aa:	2a05      	cmp	r2, #5
 80126ac:	d8c1      	bhi.n	8012632 <USBD_StdDevReq+0x192>
 80126ae:	a301      	add	r3, pc, #4	; (adr r3, 80126b4 <USBD_StdDevReq+0x214>)
 80126b0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80126b4:	0801262b 	.word	0x0801262b
 80126b8:	08012725 	.word	0x08012725
 80126bc:	08012719 	.word	0x08012719
 80126c0:	0801270d 	.word	0x0801270d
 80126c4:	08012701 	.word	0x08012701
 80126c8:	080126f5 	.word	0x080126f5
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80126cc:	7c03      	ldrb	r3, [r0, #16]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d17e      	bne.n	80127d0 <USBD_StdDevReq+0x330>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80126d2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80126d6:	f10d 0006 	add.w	r0, sp, #6
 80126da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80126dc:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80126de:	2302      	movs	r3, #2
 80126e0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80126e2:	e7ba      	b.n	801265a <USBD_StdDevReq+0x1ba>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80126e4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80126e8:	f10d 0106 	add.w	r1, sp, #6
 80126ec:	7c00      	ldrb	r0, [r0, #16]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	4798      	blx	r3
  if (err != 0U)
 80126f2:	e7b2      	b.n	801265a <USBD_StdDevReq+0x1ba>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80126f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80126f8:	699b      	ldr	r3, [r3, #24]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d1a9      	bne.n	8012652 <USBD_StdDevReq+0x1b2>
 80126fe:	e798      	b.n	8012632 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012700:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8012704:	695b      	ldr	r3, [r3, #20]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d1a3      	bne.n	8012652 <USBD_StdDevReq+0x1b2>
 801270a:	e792      	b.n	8012632 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801270c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8012710:	691b      	ldr	r3, [r3, #16]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d19d      	bne.n	8012652 <USBD_StdDevReq+0x1b2>
 8012716:	e78c      	b.n	8012632 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012718:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801271c:	68db      	ldr	r3, [r3, #12]
 801271e:	2b00      	cmp	r3, #0
 8012720:	d197      	bne.n	8012652 <USBD_StdDevReq+0x1b2>
 8012722:	e786      	b.n	8012632 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012724:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8012728:	689b      	ldr	r3, [r3, #8]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d191      	bne.n	8012652 <USBD_StdDevReq+0x1b2>
 801272e:	e780      	b.n	8012632 <USBD_StdDevReq+0x192>
    switch (pdev->dev_state)
 8012730:	2b03      	cmp	r3, #3
 8012732:	f47f aec1 	bne.w	80124b8 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012736:	1d01      	adds	r1, r0, #4
 8012738:	f000 f976 	bl	8012a28 <USBD_CtlSendData>
      break;
 801273c:	e6c5      	b.n	80124ca <USBD_StdDevReq+0x2a>
    if (cfgidx == 0U)
 801273e:	2900      	cmp	r1, #0
 8012740:	d03b      	beq.n	80127ba <USBD_StdDevReq+0x31a>
    else if (cfgidx != pdev->dev_config)
 8012742:	6841      	ldr	r1, [r0, #4]
 8012744:	2901      	cmp	r1, #1
 8012746:	f43f af2c 	beq.w	80125a2 <USBD_StdDevReq+0x102>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801274a:	b2c9      	uxtb	r1, r1
 801274c:	f7ff fd84 	bl	8012258 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8012750:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8012752:	4628      	mov	r0, r5
      pdev->dev_config = cfgidx;
 8012754:	6069      	str	r1, [r5, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8012756:	f7ff fd77 	bl	8012248 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 801275a:	4606      	mov	r6, r0
 801275c:	2800      	cmp	r0, #0
 801275e:	f43f af20 	beq.w	80125a2 <USBD_StdDevReq+0x102>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012762:	2180      	movs	r1, #128	; 0x80
 8012764:	4628      	mov	r0, r5
 8012766:	f00e fdd9 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801276a:	2100      	movs	r1, #0
 801276c:	4628      	mov	r0, r5
 801276e:	4634      	mov	r4, r6
 8012770:	f00e fdd4 	bl	802131c <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012774:	7929      	ldrb	r1, [r5, #4]
 8012776:	4628      	mov	r0, r5
 8012778:	f7ff fd6e 	bl	8012258 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801277c:	2302      	movs	r3, #2
 801277e:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8012782:	e6a2      	b.n	80124ca <USBD_StdDevReq+0x2a>
    if (cfgidx != 0U)
 8012784:	2900      	cmp	r1, #0
 8012786:	f43f af0c 	beq.w	80125a2 <USBD_StdDevReq+0x102>
      pdev->dev_config = cfgidx;
 801278a:	2101      	movs	r1, #1
 801278c:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801278e:	f7ff fd5b 	bl	8012248 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8012792:	4604      	mov	r4, r0
 8012794:	2800      	cmp	r0, #0
 8012796:	f47f af4c 	bne.w	8012632 <USBD_StdDevReq+0x192>
        (void)USBD_CtlSendStatus(pdev);
 801279a:	4628      	mov	r0, r5
 801279c:	f000 f974 	bl	8012a88 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80127a0:	2303      	movs	r3, #3
 80127a2:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80127a6:	e690      	b.n	80124ca <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80127a8:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 80127aa:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80127ac:	f00e fdb6 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80127b0:	4628      	mov	r0, r5
 80127b2:	2100      	movs	r1, #0
 80127b4:	f00e fdb2 	bl	802131c <USBD_LL_StallEP>
    return USBD_FAIL;
 80127b8:	e687      	b.n	80124ca <USBD_StdDevReq+0x2a>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80127ba:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 80127bc:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80127be:	460c      	mov	r4, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80127c0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80127c4:	f7ff fd48 	bl	8012258 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80127c8:	4628      	mov	r0, r5
 80127ca:	f000 f95d 	bl	8012a88 <USBD_CtlSendStatus>
 80127ce:	e67c      	b.n	80124ca <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80127d0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80127d4:	f10d 0006 	add.w	r0, sp, #6
 80127d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127da:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80127dc:	2302      	movs	r3, #2
 80127de:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80127e0:	e73b      	b.n	801265a <USBD_StdDevReq+0x1ba>
 80127e2:	bf00      	nop
 80127e4:	20001d0c 	.word	0x20001d0c

080127e8 <USBD_StdItfReq>:
{
 80127e8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80127ea:	780b      	ldrb	r3, [r1, #0]
{
 80127ec:	460d      	mov	r5, r1
 80127ee:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80127f0:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80127f4:	2a40      	cmp	r2, #64	; 0x40
 80127f6:	d00b      	beq.n	8012810 <USBD_StdItfReq+0x28>
 80127f8:	065b      	lsls	r3, r3, #25
 80127fa:	d509      	bpl.n	8012810 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 80127fc:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80127fe:	2180      	movs	r1, #128	; 0x80
 8012800:	f00e fd8c 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012804:	4620      	mov	r0, r4
 8012806:	4629      	mov	r1, r5
 8012808:	f00e fd88 	bl	802131c <USBD_LL_StallEP>
}
 801280c:	4628      	mov	r0, r5
 801280e:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev_state)
 8012810:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8012814:	3b01      	subs	r3, #1
 8012816:	2b02      	cmp	r3, #2
 8012818:	d812      	bhi.n	8012840 <USBD_StdItfReq+0x58>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801281a:	792b      	ldrb	r3, [r5, #4]
 801281c:	2b01      	cmp	r3, #1
 801281e:	d80f      	bhi.n	8012840 <USBD_StdItfReq+0x58>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012820:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8012824:	4629      	mov	r1, r5
 8012826:	4620      	mov	r0, r4
 8012828:	689b      	ldr	r3, [r3, #8]
 801282a:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 801282c:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801282e:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8012830:	2b00      	cmp	r3, #0
 8012832:	d1eb      	bne.n	801280c <USBD_StdItfReq+0x24>
 8012834:	2800      	cmp	r0, #0
 8012836:	d1e9      	bne.n	801280c <USBD_StdItfReq+0x24>
          (void)USBD_CtlSendStatus(pdev);
 8012838:	4620      	mov	r0, r4
 801283a:	f000 f925 	bl	8012a88 <USBD_CtlSendStatus>
 801283e:	e7e5      	b.n	801280c <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012840:	2180      	movs	r1, #128	; 0x80
 8012842:	4620      	mov	r0, r4
 8012844:	f00e fd6a 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012848:	2100      	movs	r1, #0
 801284a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 801284c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 801284e:	f00e fd65 	bl	802131c <USBD_LL_StallEP>
}
 8012852:	4628      	mov	r0, r5
 8012854:	bd38      	pop	{r3, r4, r5, pc}
 8012856:	bf00      	nop

08012858 <USBD_StdEPReq>:
{
 8012858:	b570      	push	{r4, r5, r6, lr}
 801285a:	780b      	ldrb	r3, [r1, #0]
 801285c:	460d      	mov	r5, r1
 801285e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012860:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012864:	2b20      	cmp	r3, #32
 8012866:	d00c      	beq.n	8012882 <USBD_StdEPReq+0x2a>
 8012868:	2b40      	cmp	r3, #64	; 0x40
 801286a:	d00a      	beq.n	8012882 <USBD_StdEPReq+0x2a>
 801286c:	b18b      	cbz	r3, 8012892 <USBD_StdEPReq+0x3a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801286e:	2180      	movs	r1, #128	; 0x80
 8012870:	4620      	mov	r0, r4
 8012872:	f00e fd53 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012876:	4620      	mov	r0, r4
 8012878:	2100      	movs	r1, #0
 801287a:	f00e fd4f 	bl	802131c <USBD_LL_StallEP>
}
 801287e:	2000      	movs	r0, #0
 8012880:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012882:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8012886:	4629      	mov	r1, r5
 8012888:	4620      	mov	r0, r4
 801288a:	689b      	ldr	r3, [r3, #8]
}
 801288c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012890:	4718      	bx	r3
    switch (req->bRequest)
 8012892:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 8012894:	888a      	ldrh	r2, [r1, #4]
 8012896:	2b01      	cmp	r3, #1
 8012898:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 801289a:	d036      	beq.n	801290a <USBD_StdEPReq+0xb2>
 801289c:	2b03      	cmp	r3, #3
 801289e:	d023      	beq.n	80128e8 <USBD_StdEPReq+0x90>
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d1e4      	bne.n	801286e <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 80128a4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80128a8:	2b02      	cmp	r3, #2
 80128aa:	d04c      	beq.n	8012946 <USBD_StdEPReq+0xee>
 80128ac:	2b03      	cmp	r3, #3
 80128ae:	d1de      	bne.n	801286e <USBD_StdEPReq+0x16>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80128b0:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 80128b4:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80128b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80128ba:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 80128be:	d453      	bmi.n	8012968 <USBD_StdEPReq+0x110>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80128c0:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d0d2      	beq.n	801286e <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80128c8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80128cc:	2514      	movs	r5, #20
 80128ce:	fb05 0503 	mla	r5, r5, r3, r0
 80128d2:	f505 75aa 	add.w	r5, r5, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d152      	bne.n	8012980 <USBD_StdEPReq+0x128>
            pep->status = 0x0001U;
 80128da:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80128dc:	4629      	mov	r1, r5
 80128de:	4620      	mov	r0, r4
 80128e0:	2202      	movs	r2, #2
 80128e2:	f000 f8a1 	bl	8012a28 <USBD_CtlSendData>
          break;
 80128e6:	e7ca      	b.n	801287e <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 80128e8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80128ec:	2b02      	cmp	r3, #2
 80128ee:	d021      	beq.n	8012934 <USBD_StdEPReq+0xdc>
 80128f0:	2b03      	cmp	r3, #3
 80128f2:	d1bc      	bne.n	801286e <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80128f4:	886b      	ldrh	r3, [r5, #2]
 80128f6:	b923      	cbnz	r3, 8012902 <USBD_StdEPReq+0xaa>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80128f8:	064a      	lsls	r2, r1, #25
 80128fa:	d002      	beq.n	8012902 <USBD_StdEPReq+0xaa>
 80128fc:	88eb      	ldrh	r3, [r5, #6]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d049      	beq.n	8012996 <USBD_StdEPReq+0x13e>
        (void)USBD_CtlSendStatus(pdev);
 8012902:	4620      	mov	r0, r4
 8012904:	f000 f8c0 	bl	8012a88 <USBD_CtlSendStatus>
        break;
 8012908:	e7b9      	b.n	801287e <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 801290a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801290e:	2b02      	cmp	r3, #2
 8012910:	d010      	beq.n	8012934 <USBD_StdEPReq+0xdc>
 8012912:	2b03      	cmp	r3, #3
 8012914:	d1ab      	bne.n	801286e <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8012916:	886b      	ldrh	r3, [r5, #2]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d1b0      	bne.n	801287e <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 801291c:	064e      	lsls	r6, r1, #25
 801291e:	d135      	bne.n	801298c <USBD_StdEPReq+0x134>
          (void)USBD_CtlSendStatus(pdev);
 8012920:	4620      	mov	r0, r4
 8012922:	f000 f8b1 	bl	8012a88 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012926:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 801292a:	4629      	mov	r1, r5
 801292c:	4620      	mov	r0, r4
 801292e:	689b      	ldr	r3, [r3, #8]
 8012930:	4798      	blx	r3
 8012932:	e7a4      	b.n	801287e <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012934:	064b      	lsls	r3, r1, #25
 8012936:	d09a      	beq.n	801286e <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8012938:	f00e fcf0 	bl	802131c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801293c:	4620      	mov	r0, r4
 801293e:	2180      	movs	r1, #128	; 0x80
 8012940:	f00e fcec 	bl	802131c <USBD_LL_StallEP>
 8012944:	e79b      	b.n	801287e <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012946:	0648      	lsls	r0, r1, #25
 8012948:	d191      	bne.n	801286e <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801294a:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 801294c:	f04f 0300 	mov.w	r3, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012950:	4620      	mov	r0, r4
 8012952:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012956:	bf4c      	ite	mi
 8012958:	f104 0114 	addmi.w	r1, r4, #20
 801295c:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
        pep->status = 0x0000U;
 8012960:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012962:	f000 f861 	bl	8012a28 <USBD_CtlSendData>
        break;
 8012966:	e78a      	b.n	801287e <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012968:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801296a:	2b00      	cmp	r3, #0
 801296c:	f43f af7f 	beq.w	801286e <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012970:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8012974:	1c5d      	adds	r5, r3, #1
 8012976:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801297a:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 801297e:	e7aa      	b.n	80128d6 <USBD_StdEPReq+0x7e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012980:	4620      	mov	r0, r4
 8012982:	f00e fce7 	bl	8021354 <USBD_LL_IsStallEP>
 8012986:	b120      	cbz	r0, 8012992 <USBD_StdEPReq+0x13a>
            pep->status = 0x0001U;
 8012988:	2301      	movs	r3, #1
 801298a:	e7a6      	b.n	80128da <USBD_StdEPReq+0x82>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801298c:	f00e fcd4 	bl	8021338 <USBD_LL_ClearStallEP>
 8012990:	e7c6      	b.n	8012920 <USBD_StdEPReq+0xc8>
            pep->status = 0x0000U;
 8012992:	6028      	str	r0, [r5, #0]
 8012994:	e7a2      	b.n	80128dc <USBD_StdEPReq+0x84>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8012996:	f00e fcc1 	bl	802131c <USBD_LL_StallEP>
 801299a:	e7b2      	b.n	8012902 <USBD_StdEPReq+0xaa>

0801299c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 801299c:	780b      	ldrb	r3, [r1, #0]
 801299e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 80129a0:	784b      	ldrb	r3, [r1, #1]
 80129a2:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80129a4:	78ca      	ldrb	r2, [r1, #3]
 80129a6:	788b      	ldrb	r3, [r1, #2]
 80129a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 80129ac:	8043      	strh	r3, [r0, #2]
 80129ae:	794a      	ldrb	r2, [r1, #5]
 80129b0:	790b      	ldrb	r3, [r1, #4]
 80129b2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 80129b6:	8083      	strh	r3, [r0, #4]
 80129b8:	79ca      	ldrb	r2, [r1, #7]
 80129ba:	798b      	ldrb	r3, [r1, #6]
 80129bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 80129c0:	80c3      	strh	r3, [r0, #6]
}
 80129c2:	4770      	bx	lr

080129c4 <USBD_CtlError>:
{
 80129c4:	b510      	push	{r4, lr}
 80129c6:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80129c8:	2180      	movs	r1, #128	; 0x80
 80129ca:	f00e fca7 	bl	802131c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80129ce:	2100      	movs	r1, #0
 80129d0:	4620      	mov	r0, r4
}
 80129d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80129d6:	f00e bca1 	b.w	802131c <USBD_LL_StallEP>
 80129da:	bf00      	nop

080129dc <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80129dc:	b308      	cbz	r0, 8012a22 <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80129de:	7803      	ldrb	r3, [r0, #0]
{
 80129e0:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 80129e2:	b1fb      	cbz	r3, 8012a24 <USBD_GetString+0x48>
 80129e4:	4604      	mov	r4, r0
 80129e6:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 80129ea:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 80129ec:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80129f0:	b2db      	uxtb	r3, r3
 80129f2:	2d00      	cmp	r5, #0
 80129f4:	d1f9      	bne.n	80129ea <USBD_GetString+0xe>
 80129f6:	3301      	adds	r3, #1
 80129f8:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 80129fa:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80129fc:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 80129fe:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012a00:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 8012a02:	7804      	ldrb	r4, [r0, #0]
 8012a04:	b15c      	cbz	r4, 8012a1e <USBD_GetString+0x42>
  idx++;
 8012a06:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8012a08:	2500      	movs	r5, #0
    idx++;
 8012a0a:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8012a0c:	54cc      	strb	r4, [r1, r3]
    idx++;
 8012a0e:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8012a10:	b2d2      	uxtb	r2, r2
    idx++;
 8012a12:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8012a14:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8012a16:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8012a1a:	2c00      	cmp	r4, #0
 8012a1c:	d1f5      	bne.n	8012a0a <USBD_GetString+0x2e>
}
 8012a1e:	bc70      	pop	{r4, r5, r6}
 8012a20:	4770      	bx	lr
 8012a22:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8012a24:	2302      	movs	r3, #2
 8012a26:	e7e8      	b.n	80129fa <USBD_GetString+0x1e>

08012a28 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012a28:	b538      	push	{r3, r4, r5, lr}
 8012a2a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012a2c:	2502      	movs	r5, #2
{
 8012a2e:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012a30:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012a32:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 8012a36:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012a3a:	f00e fcad 	bl	8021398 <USBD_LL_Transmit>

  return USBD_OK;
}
 8012a3e:	2000      	movs	r0, #0
 8012a40:	bd38      	pop	{r3, r4, r5, pc}
 8012a42:	bf00      	nop

08012a44 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012a44:	b510      	push	{r4, lr}
 8012a46:	460c      	mov	r4, r1
 8012a48:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012a4a:	2100      	movs	r1, #0
 8012a4c:	4622      	mov	r2, r4
 8012a4e:	f00e fca3 	bl	8021398 <USBD_LL_Transmit>

  return USBD_OK;
}
 8012a52:	2000      	movs	r0, #0
 8012a54:	bd10      	pop	{r4, pc}
 8012a56:	bf00      	nop

08012a58 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012a58:	b538      	push	{r3, r4, r5, lr}
 8012a5a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012a5c:	2503      	movs	r5, #3
{
 8012a5e:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012a60:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012a62:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 8012a66:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012a6a:	f00e fca3 	bl	80213b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8012a6e:	2000      	movs	r0, #0
 8012a70:	bd38      	pop	{r3, r4, r5, pc}
 8012a72:	bf00      	nop

08012a74 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012a74:	b510      	push	{r4, lr}
 8012a76:	460c      	mov	r4, r1
 8012a78:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012a7a:	2100      	movs	r1, #0
 8012a7c:	4622      	mov	r2, r4
 8012a7e:	f00e fc99 	bl	80213b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8012a82:	2000      	movs	r0, #0
 8012a84:	bd10      	pop	{r4, pc}
 8012a86:	bf00      	nop

08012a88 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012a88:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012a8a:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012a8c:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012a8e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012a92:	4619      	mov	r1, r3
 8012a94:	461a      	mov	r2, r3
 8012a96:	f00e fc7f 	bl	8021398 <USBD_LL_Transmit>

  return USBD_OK;
}
 8012a9a:	2000      	movs	r0, #0
 8012a9c:	bd08      	pop	{r3, pc}
 8012a9e:	bf00      	nop

08012aa0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012aa0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012aa2:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012aa4:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012aa6:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012aaa:	4619      	mov	r1, r3
 8012aac:	461a      	mov	r2, r3
 8012aae:	f00e fc81 	bl	80213b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8012ab2:	2000      	movs	r0, #0
 8012ab4:	bd08      	pop	{r3, pc}
 8012ab6:	bf00      	nop

08012ab8 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8012ab8:	4b10      	ldr	r3, [pc, #64]	; (8012afc <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012aba:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(disk.nbr < _VOLUMES)
 8012abc:	7a5c      	ldrb	r4, [r3, #9]
 8012abe:	b9dc      	cbnz	r4, 8012af8 <FATFS_LinkDriver+0x40>
    disk.is_initialized[disk.nbr] = 0;
 8012ac0:	f893 e009 	ldrb.w	lr, [r3, #9]
 8012ac4:	4602      	mov	r2, r0
    disk.drv[disk.nbr] = drv;
 8012ac6:	7a5e      	ldrb	r6, [r3, #9]
 8012ac8:	f004 00ff 	and.w	r0, r4, #255	; 0xff
    disk.lun[disk.nbr] = lun;
 8012acc:	7a5d      	ldrb	r5, [r3, #9]
    path[1] = ':';
 8012ace:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    DiskNum = disk.nbr++;
 8012ad2:	7a5c      	ldrb	r4, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8012ad4:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    path[2] = '/';
 8012ad8:	272f      	movs	r7, #47	; 0x2f
    disk.lun[disk.nbr] = lun;
 8012ada:	441d      	add	r5, r3
    disk.drv[disk.nbr] = drv;
 8012adc:	6072      	str	r2, [r6, #4]
    DiskNum = disk.nbr++;
 8012ade:	1c62      	adds	r2, r4, #1
    path[0] = DiskNum + '0';
 8012ae0:	3430      	adds	r4, #48	; 0x30
    disk.lun[disk.nbr] = lun;
 8012ae2:	7228      	strb	r0, [r5, #8]
    DiskNum = disk.nbr++;
 8012ae4:	b2d2      	uxtb	r2, r2
    disk.is_initialized[disk.nbr] = 0;
 8012ae6:	f803 000e 	strb.w	r0, [r3, lr]
    DiskNum = disk.nbr++;
 8012aea:	725a      	strb	r2, [r3, #9]
    path[0] = DiskNum + '0';
 8012aec:	700c      	strb	r4, [r1, #0]
    path[3] = 0;
 8012aee:	70c8      	strb	r0, [r1, #3]
    path[1] = ':';
 8012af0:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 8012af4:	708f      	strb	r7, [r1, #2]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8012af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t ret = 1;
 8012af8:	2001      	movs	r0, #1
}
 8012afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012afc:	20001d10 	.word	0x20001d10

08012b00 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012b00:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8012b02:	f001 f94f 	bl	8013da4 <vTaskStartScheduler>
  
  return osOK;
}
 8012b06:	2000      	movs	r0, #0
 8012b08:	bd08      	pop	{r3, pc}
 8012b0a:	bf00      	nop

08012b0c <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b0c:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8012b10:	b10b      	cbz	r3, 8012b16 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 8012b12:	f001 b99d 	b.w	8013e50 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8012b16:	f001 b995 	b.w	8013e44 <xTaskGetTickCount>
 8012b1a:	bf00      	nop

08012b1c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012b1c:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012b1e:	6944      	ldr	r4, [r0, #20]
{
 8012b20:	b086      	sub	sp, #24
 8012b22:	4602      	mov	r2, r0
 8012b24:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8012b26:	b18c      	cbz	r4, 8012b4c <osThreadCreate+0x30>
 8012b28:	6986      	ldr	r6, [r0, #24]
 8012b2a:	b17e      	cbz	r6, 8012b4c <osThreadCreate+0x30>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012b2c:	f9b0 5008 	ldrsh.w	r5, [r0, #8]
 8012b30:	6912      	ldr	r2, [r2, #16]
  if (priority != osPriorityError) {
 8012b32:	2d84      	cmp	r5, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8012b34:	bf14      	ite	ne
 8012b36:	3503      	addne	r5, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012b38:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012b3a:	e9d0 1000 	ldrd	r1, r0, [r0]
 8012b3e:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8012b42:	9500      	str	r5, [sp, #0]
 8012b44:	f001 f8bc 	bl	8013cc0 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8012b48:	b006      	add	sp, #24
 8012b4a:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012b4c:	f9b2 4008 	ldrsh.w	r4, [r2, #8]
 8012b50:	ad05      	add	r5, sp, #20
  if (priority != osPriorityError) {
 8012b52:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8012b54:	bf14      	ite	ne
 8012b56:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012b58:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012b5a:	e9d2 1000 	ldrd	r1, r0, [r2]
 8012b5e:	8a12      	ldrh	r2, [r2, #16]
 8012b60:	e9cd 4500 	strd	r4, r5, [sp]
 8012b64:	f001 f8ea 	bl	8013d3c <xTaskCreate>
 8012b68:	2801      	cmp	r0, #1
 8012b6a:	bf0c      	ite	eq
 8012b6c:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8012b6e:	2000      	movne	r0, #0
}
 8012b70:	b006      	add	sp, #24
 8012b72:	bd70      	pop	{r4, r5, r6, pc}

08012b74 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012b74:	2801      	cmp	r0, #1
{
 8012b76:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012b78:	bf38      	it	cc
 8012b7a:	2001      	movcc	r0, #1
 8012b7c:	f001 fab0 	bl	80140e0 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012b80:	2000      	movs	r0, #0
 8012b82:	bd08      	pop	{r3, pc}

08012b84 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8012b84:	4613      	mov	r3, r2
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
    return xTimerCreateStatic((const char *)"",
 8012b86:	e9d0 0200 	ldrd	r0, r2, [r0]
{
 8012b8a:	b500      	push	{lr}
 8012b8c:	b083      	sub	sp, #12
  if(timer_def->controlblock != NULL) {
 8012b8e:	b16a      	cbz	r2, 8012bac <osTimerCreate+0x28>
    return xTimerCreateStatic((const char *)"",
 8012b90:	9201      	str	r2, [sp, #4]
 8012b92:	f1a1 0201 	sub.w	r2, r1, #1
 8012b96:	2101      	movs	r1, #1
 8012b98:	9000      	str	r0, [sp, #0]
 8012b9a:	fab2 f282 	clz	r2, r2
 8012b9e:	480a      	ldr	r0, [pc, #40]	; (8012bc8 <osTimerCreate+0x44>)
 8012ba0:	0952      	lsrs	r2, r2, #5
 8012ba2:	f001 feb1 	bl	8014908 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 8012ba6:	b003      	add	sp, #12
 8012ba8:	f85d fb04 	ldr.w	pc, [sp], #4
    return xTimerCreate((const char *)"",
 8012bac:	f1a1 0201 	sub.w	r2, r1, #1
 8012bb0:	2101      	movs	r1, #1
 8012bb2:	9000      	str	r0, [sp, #0]
 8012bb4:	fab2 f282 	clz	r2, r2
 8012bb8:	4803      	ldr	r0, [pc, #12]	; (8012bc8 <osTimerCreate+0x44>)
 8012bba:	0952      	lsrs	r2, r2, #5
 8012bbc:	f001 fe86 	bl	80148cc <xTimerCreate>
}
 8012bc0:	b003      	add	sp, #12
 8012bc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8012bc6:	bf00      	nop
 8012bc8:	08026ab4 	.word	0x08026ab4

08012bcc <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8012bcc:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8012bce:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8012bd0:	b109      	cbz	r1, 8012bd6 <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8012bd2:	f000 bbb9 	b.w	8013348 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8012bd6:	f000 bbcf 	b.w	8013378 <xQueueCreateMutex>
 8012bda:	bf00      	nop

08012bdc <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8012bdc:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8012bde:	2400      	movs	r4, #0
{
 8012be0:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8012be2:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 8012be4:	b300      	cbz	r0, 8012c28 <osMutexWait+0x4c>
 8012be6:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8012bea:	b933      	cbnz	r3, 8012bfa <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8012bec:	f000 fd62 	bl	80136b4 <xQueueSemaphoreTake>
 8012bf0:	2801      	cmp	r0, #1
 8012bf2:	d116      	bne.n	8012c22 <osMutexWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8012bf4:	2000      	movs	r0, #0
}
 8012bf6:	b002      	add	sp, #8
 8012bf8:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8012bfa:	aa01      	add	r2, sp, #4
 8012bfc:	4621      	mov	r1, r4
 8012bfe:	f000 fe3b 	bl	8013878 <xQueueReceiveFromISR>
 8012c02:	2801      	cmp	r0, #1
 8012c04:	d10d      	bne.n	8012c22 <osMutexWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8012c06:	9b01      	ldr	r3, [sp, #4]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d0f3      	beq.n	8012bf4 <osMutexWait+0x18>
 8012c0c:	4b08      	ldr	r3, [pc, #32]	; (8012c30 <osMutexWait+0x54>)
 8012c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c12:	601a      	str	r2, [r3, #0]
 8012c14:	f3bf 8f4f 	dsb	sy
 8012c18:	f3bf 8f6f 	isb	sy
  return osOK;
 8012c1c:	4620      	mov	r0, r4
}
 8012c1e:	b002      	add	sp, #8
 8012c20:	bd10      	pop	{r4, pc}
    return osErrorOS;
 8012c22:	20ff      	movs	r0, #255	; 0xff
}
 8012c24:	b002      	add	sp, #8
 8012c26:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8012c28:	2080      	movs	r0, #128	; 0x80
}
 8012c2a:	b002      	add	sp, #8
 8012c2c:	bd10      	pop	{r4, pc}
 8012c2e:	bf00      	nop
 8012c30:	e000ed04 	.word	0xe000ed04

08012c34 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8012c34:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8012c36:	2400      	movs	r4, #0
{
 8012c38:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 8012c3a:	9401      	str	r4, [sp, #4]
 8012c3c:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 8012c40:	b18b      	cbz	r3, 8012c66 <osMutexRelease+0x32>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8012c42:	a901      	add	r1, sp, #4
 8012c44:	f000 fc1c 	bl	8013480 <xQueueGiveFromISR>
 8012c48:	2801      	cmp	r0, #1
 8012c4a:	d112      	bne.n	8012c72 <osMutexRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012c4c:	9b01      	ldr	r3, [sp, #4]
 8012c4e:	b19b      	cbz	r3, 8012c78 <osMutexRelease+0x44>
 8012c50:	4b0b      	ldr	r3, [pc, #44]	; (8012c80 <osMutexRelease+0x4c>)
 8012c52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c56:	601a      	str	r2, [r3, #0]
 8012c58:	f3bf 8f4f 	dsb	sy
 8012c5c:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8012c60:	4620      	mov	r0, r4
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 8012c62:	b002      	add	sp, #8
 8012c64:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8012c66:	461a      	mov	r2, r3
 8012c68:	4619      	mov	r1, r3
 8012c6a:	f000 fa9d 	bl	80131a8 <xQueueGenericSend>
 8012c6e:	2801      	cmp	r0, #1
 8012c70:	d002      	beq.n	8012c78 <osMutexRelease+0x44>
    result = osErrorOS;
 8012c72:	20ff      	movs	r0, #255	; 0xff
}
 8012c74:	b002      	add	sp, #8
 8012c76:	bd10      	pop	{r4, pc}
  osStatus result = osOK;
 8012c78:	2000      	movs	r0, #0
}
 8012c7a:	b002      	add	sp, #8
 8012c7c:	bd10      	pop	{r4, pc}
 8012c7e:	bf00      	nop
 8012c80:	e000ed04 	.word	0xe000ed04

08012c84 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8012c84:	b510      	push	{r4, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8012c86:	6844      	ldr	r4, [r0, #4]
{ 
 8012c88:	b082      	sub	sp, #8
 8012c8a:	4608      	mov	r0, r1
  if (semaphore_def->controlblock != NULL){
 8012c8c:	b184      	cbz	r4, 8012cb0 <osSemaphoreCreate+0x2c>
    if (count == 1) {
 8012c8e:	2901      	cmp	r1, #1
 8012c90:	d003      	beq.n	8012c9a <osSemaphoreCreate+0x16>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8012c92:	2400      	movs	r4, #0
#else
    return NULL;
#endif
  }
#endif
}
 8012c94:	4620      	mov	r0, r4
 8012c96:	b002      	add	sp, #8
 8012c98:	bd10      	pop	{r4, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	2103      	movs	r1, #3
 8012c9e:	4623      	mov	r3, r4
 8012ca0:	9100      	str	r1, [sp, #0]
 8012ca2:	4611      	mov	r1, r2
 8012ca4:	f000 fa1c 	bl	80130e0 <xQueueGenericCreateStatic>
 8012ca8:	4604      	mov	r4, r0
}
 8012caa:	4620      	mov	r0, r4
 8012cac:	b002      	add	sp, #8
 8012cae:	bd10      	pop	{r4, pc}
    if (count == 1) {
 8012cb0:	2901      	cmp	r1, #1
 8012cb2:	d1ef      	bne.n	8012c94 <osSemaphoreCreate+0x10>
      vSemaphoreCreateBinary(sema);
 8012cb4:	4621      	mov	r1, r4
 8012cb6:	2203      	movs	r2, #3
 8012cb8:	f000 fa68 	bl	801318c <xQueueGenericCreate>
 8012cbc:	4604      	mov	r4, r0
 8012cbe:	2800      	cmp	r0, #0
 8012cc0:	d0e8      	beq.n	8012c94 <osSemaphoreCreate+0x10>
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	461a      	mov	r2, r3
 8012cc6:	4619      	mov	r1, r3
 8012cc8:	f000 fa6e 	bl	80131a8 <xQueueGenericSend>
 8012ccc:	e7e2      	b.n	8012c94 <osSemaphoreCreate+0x10>
 8012cce:	bf00      	nop

08012cd0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8012cd0:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8012cd2:	2400      	movs	r4, #0
{
 8012cd4:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8012cd6:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8012cd8:	b300      	cbz	r0, 8012d1c <osSemaphoreWait+0x4c>
 8012cda:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8012cde:	b933      	cbnz	r3, 8012cee <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8012ce0:	f000 fce8 	bl	80136b4 <xQueueSemaphoreTake>
 8012ce4:	2801      	cmp	r0, #1
 8012ce6:	d116      	bne.n	8012d16 <osSemaphoreWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8012ce8:	2000      	movs	r0, #0
}
 8012cea:	b002      	add	sp, #8
 8012cec:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012cee:	aa01      	add	r2, sp, #4
 8012cf0:	4621      	mov	r1, r4
 8012cf2:	f000 fdc1 	bl	8013878 <xQueueReceiveFromISR>
 8012cf6:	2801      	cmp	r0, #1
 8012cf8:	d10d      	bne.n	8012d16 <osSemaphoreWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8012cfa:	9b01      	ldr	r3, [sp, #4]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d0f3      	beq.n	8012ce8 <osSemaphoreWait+0x18>
 8012d00:	4b08      	ldr	r3, [pc, #32]	; (8012d24 <osSemaphoreWait+0x54>)
 8012d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d06:	601a      	str	r2, [r3, #0]
 8012d08:	f3bf 8f4f 	dsb	sy
 8012d0c:	f3bf 8f6f 	isb	sy
  return osOK;
 8012d10:	4620      	mov	r0, r4
}
 8012d12:	b002      	add	sp, #8
 8012d14:	bd10      	pop	{r4, pc}
    return osErrorOS;
 8012d16:	20ff      	movs	r0, #255	; 0xff
}
 8012d18:	b002      	add	sp, #8
 8012d1a:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8012d1c:	2080      	movs	r0, #128	; 0x80
}
 8012d1e:	b002      	add	sp, #8
 8012d20:	bd10      	pop	{r4, pc}
 8012d22:	bf00      	nop
 8012d24:	e000ed04 	.word	0xe000ed04

08012d28 <osSemaphoreRelease>:
 8012d28:	f7ff bf84 	b.w	8012c34 <osMutexRelease>

08012d2c <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8012d2c:	6882      	ldr	r2, [r0, #8]
 8012d2e:	b15a      	cbz	r2, 8012d48 <osMessageCreate+0x1c>
 8012d30:	68c3      	ldr	r3, [r0, #12]
 8012d32:	b14b      	cbz	r3, 8012d48 <osMessageCreate+0x1c>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012d34:	6841      	ldr	r1, [r0, #4]
{
 8012d36:	b510      	push	{r4, lr}
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012d38:	2400      	movs	r4, #0
{
 8012d3a:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8012d3c:	9400      	str	r4, [sp, #0]
 8012d3e:	6800      	ldr	r0, [r0, #0]
 8012d40:	f000 f9ce 	bl	80130e0 <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8012d44:	b002      	add	sp, #8
 8012d46:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8012d48:	2200      	movs	r2, #0
 8012d4a:	e9d0 0100 	ldrd	r0, r1, [r0]
 8012d4e:	f000 ba1d 	b.w	801318c <xQueueGenericCreate>
 8012d52:	bf00      	nop

08012d54 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8012d54:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8012d56:	2400      	movs	r4, #0
{
 8012d58:	b084      	sub	sp, #16
 8012d5a:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8012d5c:	9403      	str	r4, [sp, #12]
 8012d5e:	f3ef 8305 	mrs	r3, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 8012d62:	b15b      	cbz	r3, 8012d7c <osMessagePut+0x28>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8012d64:	4623      	mov	r3, r4
 8012d66:	aa03      	add	r2, sp, #12
 8012d68:	a901      	add	r1, sp, #4
 8012d6a:	f000 fb17 	bl	801339c <xQueueGenericSendFromISR>
 8012d6e:	2801      	cmp	r0, #1
 8012d70:	d10c      	bne.n	8012d8c <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012d72:	9b03      	ldr	r3, [sp, #12]
 8012d74:	b96b      	cbnz	r3, 8012d92 <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8012d76:	2000      	movs	r0, #0
}
 8012d78:	b004      	add	sp, #16
 8012d7a:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8012d7c:	2a01      	cmp	r2, #1
 8012d7e:	a901      	add	r1, sp, #4
 8012d80:	bf38      	it	cc
 8012d82:	2201      	movcc	r2, #1
 8012d84:	f000 fa10 	bl	80131a8 <xQueueGenericSend>
 8012d88:	2801      	cmp	r0, #1
 8012d8a:	d0f4      	beq.n	8012d76 <osMessagePut+0x22>
      return osErrorOS;
 8012d8c:	20ff      	movs	r0, #255	; 0xff
}
 8012d8e:	b004      	add	sp, #16
 8012d90:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8012d92:	4b05      	ldr	r3, [pc, #20]	; (8012da8 <osMessagePut+0x54>)
 8012d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d98:	601a      	str	r2, [r3, #0]
 8012d9a:	f3bf 8f4f 	dsb	sy
 8012d9e:	f3bf 8f6f 	isb	sy
  return osOK;
 8012da2:	4620      	mov	r0, r4
}
 8012da4:	b004      	add	sp, #16
 8012da6:	bd10      	pop	{r4, pc}
 8012da8:	e000ed04 	.word	0xe000ed04

08012dac <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8012dac:	b530      	push	{r4, r5, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8012dae:	2300      	movs	r3, #0
{
 8012db0:	b085      	sub	sp, #20
 8012db2:	4604      	mov	r4, r0
  event.def.message_id = queue_id;
 8012db4:	e9cd 3102 	strd	r3, r1, [sp, #8]
  
  if (queue_id == NULL) {
 8012db8:	b361      	cbz	r1, 8012e14 <osMessageGet+0x68>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8012dba:	9300      	str	r3, [sp, #0]
 8012dbc:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8012dc0:	b993      	cbnz	r3, 8012de8 <osMessageGet+0x3c>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8012dc2:	4608      	mov	r0, r1
 8012dc4:	a902      	add	r1, sp, #8
 8012dc6:	4615      	mov	r5, r2
 8012dc8:	f000 fbb8 	bl	801353c <xQueueReceive>
 8012dcc:	2801      	cmp	r0, #1
 8012dce:	d02b      	beq.n	8012e28 <osMessageGet+0x7c>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012dd0:	2d00      	cmp	r5, #0
 8012dd2:	bf18      	it	ne
 8012dd4:	2540      	movne	r5, #64	; 0x40
 8012dd6:	9501      	str	r5, [sp, #4]
    }
  }
  
  return event;
 8012dd8:	ab04      	add	r3, sp, #16
 8012dda:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8012dde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012de2:	4620      	mov	r0, r4
 8012de4:	b005      	add	sp, #20
 8012de6:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8012de8:	466a      	mov	r2, sp
 8012dea:	4608      	mov	r0, r1
 8012dec:	a902      	add	r1, sp, #8
 8012dee:	f000 fd43 	bl	8013878 <xQueueReceiveFromISR>
      event.status = osOK;
 8012df2:	2801      	cmp	r0, #1
    portEND_SWITCHING_ISR(taskWoken);
 8012df4:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8012df6:	bf0c      	ite	eq
 8012df8:	2210      	moveq	r2, #16
 8012dfa:	2200      	movne	r2, #0
 8012dfc:	9201      	str	r2, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d0ea      	beq.n	8012dd8 <osMessageGet+0x2c>
 8012e02:	4b0b      	ldr	r3, [pc, #44]	; (8012e30 <osMessageGet+0x84>)
 8012e04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e08:	601a      	str	r2, [r3, #0]
 8012e0a:	f3bf 8f4f 	dsb	sy
 8012e0e:	f3bf 8f6f 	isb	sy
 8012e12:	e7e1      	b.n	8012dd8 <osMessageGet+0x2c>
    event.status = osErrorParameter;
 8012e14:	2380      	movs	r3, #128	; 0x80
 8012e16:	9301      	str	r3, [sp, #4]
    return event;
 8012e18:	ab04      	add	r3, sp, #16
 8012e1a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8012e1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012e22:	4620      	mov	r0, r4
 8012e24:	b005      	add	sp, #20
 8012e26:	bd30      	pop	{r4, r5, pc}
      event.status = osEventMessage;
 8012e28:	2310      	movs	r3, #16
 8012e2a:	9301      	str	r3, [sp, #4]
 8012e2c:	e7d4      	b.n	8012dd8 <osMessageGet+0x2c>
 8012e2e:	bf00      	nop
 8012e30:	e000ed04 	.word	0xe000ed04

08012e34 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e34:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012e38:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012e3c:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012e3e:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012e40:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e42:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e44:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012e48:	4770      	bx	lr
 8012e4a:	bf00      	nop

08012e4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012e50:	4770      	bx	lr
 8012e52:	bf00      	nop

08012e54 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8012e54:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8012e56:	6802      	ldr	r2, [r0, #0]
{
 8012e58:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012e5a:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8012e5c:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012e5e:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012e62:	689c      	ldr	r4, [r3, #8]
 8012e64:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012e66:	6099      	str	r1, [r3, #8]
}
 8012e68:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8012e6c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8012e6e:	6002      	str	r2, [r0, #0]
}
 8012e70:	4770      	bx	lr
 8012e72:	bf00      	nop

08012e74 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012e74:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012e76:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012e78:	1c6b      	adds	r3, r5, #1
 8012e7a:	d010      	beq.n	8012e9e <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012e7c:	f100 0308 	add.w	r3, r0, #8
 8012e80:	461c      	mov	r4, r3
 8012e82:	685b      	ldr	r3, [r3, #4]
 8012e84:	681a      	ldr	r2, [r3, #0]
 8012e86:	42aa      	cmp	r2, r5
 8012e88:	d9fa      	bls.n	8012e80 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8012e8a:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8012e8c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8012e8e:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012e90:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012e92:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8012e94:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8012e96:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8012e98:	6002      	str	r2, [r0, #0]
}
 8012e9a:	bc30      	pop	{r4, r5}
 8012e9c:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8012e9e:	6904      	ldr	r4, [r0, #16]
 8012ea0:	6863      	ldr	r3, [r4, #4]
 8012ea2:	e7f2      	b.n	8012e8a <vListInsert+0x16>

08012ea4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012ea4:	6903      	ldr	r3, [r0, #16]
{
 8012ea6:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012ea8:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012eaa:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 8012eae:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8012eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012eb4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012eb6:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 8012eb8:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012ebc:	bf08      	it	eq
 8012ebe:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 8012ec0:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 8012ec2:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8012ec4:	3a01      	subs	r2, #1
 8012ec6:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8012ec8:	6818      	ldr	r0, [r3, #0]
}
 8012eca:	4770      	bx	lr

08012ecc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012ecc:	b570      	push	{r4, r5, r6, lr}
 8012ece:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012ed0:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8012ed2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012ed4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012ed6:	b92a      	cbnz	r2, 8012ee4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012ed8:	6805      	ldr	r5, [r0, #0]
 8012eda:	b365      	cbz	r5, 8012f36 <prvCopyDataToQueue+0x6a>
 8012edc:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8012ede:	4610      	mov	r0, r2
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012ee0:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8012ee2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8012ee4:	b97d      	cbnz	r5, 8012f06 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012ee6:	6840      	ldr	r0, [r0, #4]
 8012ee8:	f00e fc0a 	bl	8021700 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012eec:	6863      	ldr	r3, [r4, #4]
 8012eee:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012ef0:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012ef2:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012ef4:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012ef6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012ef8:	d319      	bcc.n	8012f2e <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012efa:	6822      	ldr	r2, [r4, #0]
 8012efc:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8012efe:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012f00:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012f02:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8012f04:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012f06:	68c0      	ldr	r0, [r0, #12]
 8012f08:	f00e fbfa 	bl	8021700 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012f0c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8012f0e:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012f10:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012f12:	4250      	negs	r0, r2
 8012f14:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012f16:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012f18:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012f1a:	d202      	bcs.n	8012f22 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012f1c:	68a3      	ldr	r3, [r4, #8]
 8012f1e:	4403      	add	r3, r0
 8012f20:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8012f22:	2d02      	cmp	r5, #2
 8012f24:	d00d      	beq.n	8012f42 <prvCopyDataToQueue+0x76>
 8012f26:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8012f28:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012f2a:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8012f2c:	bd70      	pop	{r4, r5, r6, pc}
 8012f2e:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8012f30:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012f32:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8012f34:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012f36:	6880      	ldr	r0, [r0, #8]
 8012f38:	3601      	adds	r6, #1
 8012f3a:	f001 fa93 	bl	8014464 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012f3e:	60a5      	str	r5, [r4, #8]
 8012f40:	e7ce      	b.n	8012ee0 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012f42:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 8012f44:	f04f 0000 	mov.w	r0, #0
 8012f48:	bf38      	it	cc
 8012f4a:	2601      	movcc	r6, #1
 8012f4c:	e7c8      	b.n	8012ee0 <prvCopyDataToQueue+0x14>
 8012f4e:	bf00      	nop

08012f50 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8012f50:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8012f52:	b172      	cbz	r2, 8012f72 <prvCopyDataFromQueue+0x22>
 8012f54:	460b      	mov	r3, r1
{
 8012f56:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012f58:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012f5c:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012f5e:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012f60:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012f62:	d301      	bcc.n	8012f68 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012f64:	6801      	ldr	r1, [r0, #0]
 8012f66:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012f68:	4618      	mov	r0, r3
	}
}
 8012f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012f6e:	f00e bbc7 	b.w	8021700 <memcpy>
 8012f72:	4770      	bx	lr

08012f74 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012f74:	b570      	push	{r4, r5, r6, lr}
 8012f76:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012f78:	f001 feec 	bl	8014d54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012f7c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8012f80:	b26d      	sxtb	r5, r5

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012f82:	2d00      	cmp	r5, #0
 8012f84:	dd15      	ble.n	8012fb2 <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012f86:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8012f8a:	e004      	b.n	8012f96 <prvUnlockQueue+0x22>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012f8c:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012f8e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012f92:	b25d      	sxtb	r5, r3
 8012f94:	d00d      	beq.n	8012fb2 <prvUnlockQueue+0x3e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012f96:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012f98:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012f9a:	b153      	cbz	r3, 8012fb2 <prvUnlockQueue+0x3e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012f9c:	f001 f94a 	bl	8014234 <xTaskRemoveFromEventList>
 8012fa0:	2800      	cmp	r0, #0
 8012fa2:	d0f3      	beq.n	8012f8c <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8012fa4:	f001 f9ea 	bl	801437c <vTaskMissedYield>
			--cTxLock;
 8012fa8:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012faa:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012fae:	b25d      	sxtb	r5, r3
 8012fb0:	d1f1      	bne.n	8012f96 <prvUnlockQueue+0x22>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012fb2:	23ff      	movs	r3, #255	; 0xff
 8012fb4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8012fb8:	f001 fef2 	bl	8014da0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012fbc:	f001 feca 	bl	8014d54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012fc0:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8012fc4:	b26d      	sxtb	r5, r5

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012fc6:	2d00      	cmp	r5, #0
 8012fc8:	dd15      	ble.n	8012ff6 <prvUnlockQueue+0x82>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012fca:	f104 0610 	add.w	r6, r4, #16
 8012fce:	e004      	b.n	8012fda <prvUnlockQueue+0x66>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012fd0:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012fd2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012fd6:	b25d      	sxtb	r5, r3
 8012fd8:	d00d      	beq.n	8012ff6 <prvUnlockQueue+0x82>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012fda:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012fdc:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012fde:	b153      	cbz	r3, 8012ff6 <prvUnlockQueue+0x82>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012fe0:	f001 f928 	bl	8014234 <xTaskRemoveFromEventList>
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	d0f3      	beq.n	8012fd0 <prvUnlockQueue+0x5c>
					vTaskMissedYield();
 8012fe8:	f001 f9c8 	bl	801437c <vTaskMissedYield>
				--cRxLock;
 8012fec:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012fee:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012ff2:	b25d      	sxtb	r5, r3
 8012ff4:	d1f1      	bne.n	8012fda <prvUnlockQueue+0x66>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012ff6:	23ff      	movs	r3, #255	; 0xff
 8012ff8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8012ffc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8013000:	f001 bece 	b.w	8014da0 <vPortExitCritical>

08013004 <xQueueGenericReset>:
{
 8013004:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8013006:	b1e0      	cbz	r0, 8013042 <xQueueGenericReset+0x3e>
	taskENTER_CRITICAL();
 8013008:	4604      	mov	r4, r0
 801300a:	460d      	mov	r5, r1
 801300c:	f001 fea2 	bl	8014d54 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013010:	2100      	movs	r1, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013012:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013014:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8013016:	21ff      	movs	r1, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013018:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 801301a:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801301e:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013022:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
 8013026:	fb03 f300 	mul.w	r3, r3, r0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801302a:	1a18      	subs	r0, r3, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801302c:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801302e:	4402      	add	r2, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013030:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013032:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 8013034:	b9fd      	cbnz	r5, 8013076 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013036:	6923      	ldr	r3, [r4, #16]
 8013038:	b973      	cbnz	r3, 8013058 <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 801303a:	f001 feb1 	bl	8014da0 <vPortExitCritical>
}
 801303e:	2001      	movs	r0, #1
 8013040:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013042:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013046:	b672      	cpsid	i
 8013048:	f383 8811 	msr	BASEPRI, r3
 801304c:	f3bf 8f6f 	isb	sy
 8013050:	f3bf 8f4f 	dsb	sy
 8013054:	b662      	cpsie	i
	configASSERT( pxQueue );
 8013056:	e7fe      	b.n	8013056 <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013058:	f104 0010 	add.w	r0, r4, #16
 801305c:	f001 f8ea 	bl	8014234 <xTaskRemoveFromEventList>
 8013060:	2800      	cmp	r0, #0
 8013062:	d0ea      	beq.n	801303a <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8013064:	4b0a      	ldr	r3, [pc, #40]	; (8013090 <xQueueGenericReset+0x8c>)
 8013066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801306a:	601a      	str	r2, [r3, #0]
 801306c:	f3bf 8f4f 	dsb	sy
 8013070:	f3bf 8f6f 	isb	sy
 8013074:	e7e1      	b.n	801303a <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013076:	f104 0010 	add.w	r0, r4, #16
 801307a:	f7ff fedb 	bl	8012e34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801307e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8013082:	f7ff fed7 	bl	8012e34 <vListInitialise>
	taskEXIT_CRITICAL();
 8013086:	f001 fe8b 	bl	8014da0 <vPortExitCritical>
}
 801308a:	2001      	movs	r0, #1
 801308c:	bd38      	pop	{r3, r4, r5, pc}
 801308e:	bf00      	nop
 8013090:	e000ed04 	.word	0xe000ed04

08013094 <xQueueGenericCreate.part.0>:
	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
 8013094:	b570      	push	{r4, r5, r6, lr}
 8013096:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8013098:	460d      	mov	r5, r1
 801309a:	b169      	cbz	r1, 80130b8 <xQueueGenericCreate.part.0+0x24>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801309c:	fb00 f001 	mul.w	r0, r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80130a0:	3048      	adds	r0, #72	; 0x48
 80130a2:	f001 ffc5 	bl	8015030 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80130a6:	4604      	mov	r4, r0
 80130a8:	b1b0      	cbz	r0, 80130d8 <xQueueGenericCreate.part.0+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80130aa:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80130ac:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80130b0:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80130b4:	6003      	str	r3, [r0, #0]
 80130b6:	e007      	b.n	80130c8 <xQueueGenericCreate.part.0+0x34>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80130b8:	2048      	movs	r0, #72	; 0x48
 80130ba:	f001 ffb9 	bl	8015030 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80130be:	4604      	mov	r4, r0
 80130c0:	b150      	cbz	r0, 80130d8 <xQueueGenericCreate.part.0+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80130c2:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80130c6:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80130c8:	2101      	movs	r1, #1
 80130ca:	4620      	mov	r0, r4
	pxNewQueue->uxLength = uxQueueLength;
 80130cc:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80130ce:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80130d0:	f7ff ff98 	bl	8013004 <xQueueGenericReset>
	}
 80130d4:	4620      	mov	r0, r4
 80130d6:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80130d8:	2400      	movs	r4, #0
	}
 80130da:	4620      	mov	r0, r4
 80130dc:	bd70      	pop	{r4, r5, r6, pc}
 80130de:	bf00      	nop

080130e0 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80130e0:	b950      	cbnz	r0, 80130f8 <xQueueGenericCreateStatic+0x18>
 80130e2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80130e6:	b672      	cpsid	i
 80130e8:	f383 8811 	msr	BASEPRI, r3
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	f3bf 8f4f 	dsb	sy
 80130f4:	b662      	cpsie	i
 80130f6:	e7fe      	b.n	80130f6 <xQueueGenericCreateStatic+0x16>
	{
 80130f8:	b530      	push	{r4, r5, lr}
 80130fa:	461c      	mov	r4, r3
 80130fc:	b083      	sub	sp, #12
		configASSERT( pxStaticQueue != NULL );
 80130fe:	b353      	cbz	r3, 8013156 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013100:	460d      	mov	r5, r1
 8013102:	b162      	cbz	r2, 801311e <xQueueGenericCreateStatic+0x3e>
 8013104:	b951      	cbnz	r1, 801311c <xQueueGenericCreateStatic+0x3c>
 8013106:	f04f 0330 	mov.w	r3, #48	; 0x30
 801310a:	b672      	cpsid	i
 801310c:	f383 8811 	msr	BASEPRI, r3
 8013110:	f3bf 8f6f 	isb	sy
 8013114:	f3bf 8f4f 	dsb	sy
 8013118:	b662      	cpsie	i
 801311a:	e7fe      	b.n	801311a <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801311c:	b95a      	cbnz	r2, 8013136 <xQueueGenericCreateStatic+0x56>
 801311e:	b155      	cbz	r5, 8013136 <xQueueGenericCreateStatic+0x56>
 8013120:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013124:	b672      	cpsid	i
 8013126:	f383 8811 	msr	BASEPRI, r3
 801312a:	f3bf 8f6f 	isb	sy
 801312e:	f3bf 8f4f 	dsb	sy
 8013132:	b662      	cpsie	i
 8013134:	e7fe      	b.n	8013134 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013136:	2348      	movs	r3, #72	; 0x48
 8013138:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 801313a:	9b01      	ldr	r3, [sp, #4]
 801313c:	2b48      	cmp	r3, #72	; 0x48
 801313e:	d015      	beq.n	801316c <xQueueGenericCreateStatic+0x8c>
 8013140:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013144:	b672      	cpsid	i
 8013146:	f383 8811 	msr	BASEPRI, r3
 801314a:	f3bf 8f6f 	isb	sy
 801314e:	f3bf 8f4f 	dsb	sy
 8013152:	b662      	cpsie	i
 8013154:	e7fe      	b.n	8013154 <xQueueGenericCreateStatic+0x74>
 8013156:	f04f 0330 	mov.w	r3, #48	; 0x30
 801315a:	b672      	cpsid	i
 801315c:	f383 8811 	msr	BASEPRI, r3
 8013160:	f3bf 8f6f 	isb	sy
 8013164:	f3bf 8f4f 	dsb	sy
 8013168:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 801316a:	e7fe      	b.n	801316a <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801316c:	2d00      	cmp	r5, #0
 801316e:	bf08      	it	eq
 8013170:	4622      	moveq	r2, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013172:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 8013174:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013176:	4620      	mov	r0, r4
 8013178:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 801317a:	6425      	str	r5, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801317c:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013180:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013182:	f7ff ff3f 	bl	8013004 <xQueueGenericReset>
	}
 8013186:	4620      	mov	r0, r4
 8013188:	b003      	add	sp, #12
 801318a:	bd30      	pop	{r4, r5, pc}

0801318c <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801318c:	b950      	cbnz	r0, 80131a4 <xQueueGenericCreate+0x18>
 801318e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013192:	b672      	cpsid	i
 8013194:	f383 8811 	msr	BASEPRI, r3
 8013198:	f3bf 8f6f 	isb	sy
 801319c:	f3bf 8f4f 	dsb	sy
 80131a0:	b662      	cpsie	i
 80131a2:	e7fe      	b.n	80131a2 <xQueueGenericCreate+0x16>
 80131a4:	f7ff bf76 	b.w	8013094 <xQueueGenericCreate.part.0>

080131a8 <xQueueGenericSend>:
{
 80131a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131ac:	b084      	sub	sp, #16
 80131ae:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80131b0:	2800      	cmp	r0, #0
 80131b2:	f000 8085 	beq.w	80132c0 <xQueueGenericSend+0x118>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80131b6:	460f      	mov	r7, r1
 80131b8:	4604      	mov	r4, r0
 80131ba:	461e      	mov	r6, r3
 80131bc:	2900      	cmp	r1, #0
 80131be:	d06d      	beq.n	801329c <xQueueGenericSend+0xf4>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80131c0:	2e02      	cmp	r6, #2
 80131c2:	d10d      	bne.n	80131e0 <xQueueGenericSend+0x38>
 80131c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80131c6:	2b01      	cmp	r3, #1
 80131c8:	d00a      	beq.n	80131e0 <xQueueGenericSend+0x38>
 80131ca:	f04f 0330 	mov.w	r3, #48	; 0x30
 80131ce:	b672      	cpsid	i
 80131d0:	f383 8811 	msr	BASEPRI, r3
 80131d4:	f3bf 8f6f 	isb	sy
 80131d8:	f3bf 8f4f 	dsb	sy
 80131dc:	b662      	cpsie	i
 80131de:	e7fe      	b.n	80131de <xQueueGenericSend+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80131e0:	f001 f8d8 	bl	8014394 <xTaskGetSchedulerState>
 80131e4:	2800      	cmp	r0, #0
 80131e6:	d076      	beq.n	80132d6 <xQueueGenericSend+0x12e>
 80131e8:	f1a6 0502 	sub.w	r5, r6, #2
{
 80131ec:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80131f0:	f8df a150 	ldr.w	sl, [pc, #336]	; 8013344 <xQueueGenericSend+0x19c>
 80131f4:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 80131f8:	46c1      	mov	r9, r8
 80131fa:	096d      	lsrs	r5, r5, #5
 80131fc:	e008      	b.n	8013210 <xQueueGenericSend+0x68>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80131fe:	f001 fdcf 	bl	8014da0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8013202:	4620      	mov	r0, r4
 8013204:	f7ff feb6 	bl	8012f74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013208:	f000 fedc 	bl	8013fc4 <xTaskResumeAll>
{
 801320c:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8013210:	f001 fda0 	bl	8014d54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013214:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8013216:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013218:	429a      	cmp	r2, r3
 801321a:	d36a      	bcc.n	80132f2 <xQueueGenericSend+0x14a>
 801321c:	2d00      	cmp	r5, #0
 801321e:	d168      	bne.n	80132f2 <xQueueGenericSend+0x14a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8013220:	9b01      	ldr	r3, [sp, #4]
 8013222:	2b00      	cmp	r3, #0
 8013224:	f000 8082 	beq.w	801332c <xQueueGenericSend+0x184>
				else if( xEntryTimeSet == pdFALSE )
 8013228:	f1b8 0f00 	cmp.w	r8, #0
 801322c:	d044      	beq.n	80132b8 <xQueueGenericSend+0x110>
		taskEXIT_CRITICAL();
 801322e:	f001 fdb7 	bl	8014da0 <vPortExitCritical>
		vTaskSuspendAll();
 8013232:	f000 fdff 	bl	8013e34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013236:	f001 fd8d 	bl	8014d54 <vPortEnterCritical>
 801323a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801323e:	2bff      	cmp	r3, #255	; 0xff
 8013240:	d101      	bne.n	8013246 <xQueueGenericSend+0x9e>
 8013242:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8013246:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801324a:	2bff      	cmp	r3, #255	; 0xff
 801324c:	d101      	bne.n	8013252 <xQueueGenericSend+0xaa>
 801324e:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8013252:	f001 fda5 	bl	8014da0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013256:	a901      	add	r1, sp, #4
 8013258:	a802      	add	r0, sp, #8
 801325a:	f001 f843 	bl	80142e4 <xTaskCheckForTimeOut>
 801325e:	2800      	cmp	r0, #0
 8013260:	d168      	bne.n	8013334 <xQueueGenericSend+0x18c>
	taskENTER_CRITICAL();
 8013262:	f001 fd77 	bl	8014d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013266:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8013268:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801326a:	429a      	cmp	r2, r3
 801326c:	d1c7      	bne.n	80131fe <xQueueGenericSend+0x56>
	taskEXIT_CRITICAL();
 801326e:	f001 fd97 	bl	8014da0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013272:	9901      	ldr	r1, [sp, #4]
 8013274:	f104 0010 	add.w	r0, r4, #16
 8013278:	f000 ffa0 	bl	80141bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801327c:	4620      	mov	r0, r4
 801327e:	f7ff fe79 	bl	8012f74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013282:	f000 fe9f 	bl	8013fc4 <xTaskResumeAll>
 8013286:	2800      	cmp	r0, #0
 8013288:	d1c0      	bne.n	801320c <xQueueGenericSend+0x64>
					portYIELD_WITHIN_API();
 801328a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801328e:	f8ca 3000 	str.w	r3, [sl]
 8013292:	f3bf 8f4f 	dsb	sy
 8013296:	f3bf 8f6f 	isb	sy
 801329a:	e7b7      	b.n	801320c <xQueueGenericSend+0x64>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801329c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d08e      	beq.n	80131c0 <xQueueGenericSend+0x18>
 80132a2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80132a6:	b672      	cpsid	i
 80132a8:	f383 8811 	msr	BASEPRI, r3
 80132ac:	f3bf 8f6f 	isb	sy
 80132b0:	f3bf 8f4f 	dsb	sy
 80132b4:	b662      	cpsie	i
 80132b6:	e7fe      	b.n	80132b6 <xQueueGenericSend+0x10e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80132b8:	a802      	add	r0, sp, #8
 80132ba:	f001 f807 	bl	80142cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80132be:	e7b6      	b.n	801322e <xQueueGenericSend+0x86>
 80132c0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80132c4:	b672      	cpsid	i
 80132c6:	f383 8811 	msr	BASEPRI, r3
 80132ca:	f3bf 8f6f 	isb	sy
 80132ce:	f3bf 8f4f 	dsb	sy
 80132d2:	b662      	cpsie	i
	configASSERT( pxQueue );
 80132d4:	e7fe      	b.n	80132d4 <xQueueGenericSend+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80132d6:	9b01      	ldr	r3, [sp, #4]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d085      	beq.n	80131e8 <xQueueGenericSend+0x40>
 80132dc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80132e0:	b672      	cpsid	i
 80132e2:	f383 8811 	msr	BASEPRI, r3
 80132e6:	f3bf 8f6f 	isb	sy
 80132ea:	f3bf 8f4f 	dsb	sy
 80132ee:	b662      	cpsie	i
 80132f0:	e7fe      	b.n	80132f0 <xQueueGenericSend+0x148>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80132f2:	4632      	mov	r2, r6
 80132f4:	4639      	mov	r1, r7
 80132f6:	4620      	mov	r0, r4
 80132f8:	f7ff fde8 	bl	8012ecc <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80132fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80132fe:	b973      	cbnz	r3, 801331e <xQueueGenericSend+0x176>
					else if( xYieldRequired != pdFALSE )
 8013300:	b138      	cbz	r0, 8013312 <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8013302:	4b10      	ldr	r3, [pc, #64]	; (8013344 <xQueueGenericSend+0x19c>)
 8013304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013308:	601a      	str	r2, [r3, #0]
 801330a:	f3bf 8f4f 	dsb	sy
 801330e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8013312:	f001 fd45 	bl	8014da0 <vPortExitCritical>
				return pdPASS;
 8013316:	2001      	movs	r0, #1
}
 8013318:	b004      	add	sp, #16
 801331a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801331e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8013322:	f000 ff87 	bl	8014234 <xTaskRemoveFromEventList>
 8013326:	2800      	cmp	r0, #0
 8013328:	d0f3      	beq.n	8013312 <xQueueGenericSend+0x16a>
 801332a:	e7ea      	b.n	8013302 <xQueueGenericSend+0x15a>
					taskEXIT_CRITICAL();
 801332c:	f001 fd38 	bl	8014da0 <vPortExitCritical>
					return errQUEUE_FULL;
 8013330:	4628      	mov	r0, r5
 8013332:	e7f1      	b.n	8013318 <xQueueGenericSend+0x170>
			prvUnlockQueue( pxQueue );
 8013334:	4620      	mov	r0, r4
 8013336:	f7ff fe1d 	bl	8012f74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801333a:	f000 fe43 	bl	8013fc4 <xTaskResumeAll>
			return errQUEUE_FULL;
 801333e:	2000      	movs	r0, #0
 8013340:	e7ea      	b.n	8013318 <xQueueGenericSend+0x170>
 8013342:	bf00      	nop
 8013344:	e000ed04 	.word	0xe000ed04

08013348 <xQueueCreateMutexStatic>:
	{
 8013348:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801334a:	2200      	movs	r2, #0
	{
 801334c:	4604      	mov	r4, r0
 801334e:	b082      	sub	sp, #8
 8013350:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8013352:	2001      	movs	r0, #1
 8013354:	4611      	mov	r1, r2
 8013356:	9400      	str	r4, [sp, #0]
 8013358:	f7ff fec2 	bl	80130e0 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 801335c:	4604      	mov	r4, r0
 801335e:	b138      	cbz	r0, 8013370 <xQueueCreateMutexStatic+0x28>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8013360:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8013362:	461a      	mov	r2, r3
 8013364:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8013366:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8013368:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801336a:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801336c:	f7ff ff1c 	bl	80131a8 <xQueueGenericSend>
	}
 8013370:	4620      	mov	r0, r4
 8013372:	b002      	add	sp, #8
 8013374:	bd10      	pop	{r4, pc}
 8013376:	bf00      	nop

08013378 <xQueueCreateMutex>:
	{
 8013378:	b510      	push	{r4, lr}
 801337a:	2100      	movs	r1, #0
 801337c:	2001      	movs	r0, #1
 801337e:	f7ff fe89 	bl	8013094 <xQueueGenericCreate.part.0>
		if( pxNewQueue != NULL )
 8013382:	4604      	mov	r4, r0
 8013384:	b138      	cbz	r0, 8013396 <xQueueCreateMutex+0x1e>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8013386:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8013388:	461a      	mov	r2, r3
 801338a:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801338c:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801338e:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8013390:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8013392:	f7ff ff09 	bl	80131a8 <xQueueGenericSend>
	}
 8013396:	4620      	mov	r0, r4
 8013398:	bd10      	pop	{r4, pc}
 801339a:	bf00      	nop

0801339c <xQueueGenericSendFromISR>:
{
 801339c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80133a0:	2800      	cmp	r0, #0
 80133a2:	d051      	beq.n	8013448 <xQueueGenericSendFromISR+0xac>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80133a4:	4689      	mov	r9, r1
 80133a6:	4604      	mov	r4, r0
 80133a8:	4690      	mov	r8, r2
 80133aa:	461f      	mov	r7, r3
 80133ac:	b359      	cbz	r1, 8013406 <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80133ae:	2f02      	cmp	r7, #2
 80133b0:	d10d      	bne.n	80133ce <xQueueGenericSendFromISR+0x32>
 80133b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80133b4:	2b01      	cmp	r3, #1
 80133b6:	d00a      	beq.n	80133ce <xQueueGenericSendFromISR+0x32>
 80133b8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80133bc:	b672      	cpsid	i
 80133be:	f383 8811 	msr	BASEPRI, r3
 80133c2:	f3bf 8f6f 	isb	sy
 80133c6:	f3bf 8f4f 	dsb	sy
 80133ca:	b662      	cpsie	i
 80133cc:	e7fe      	b.n	80133cc <xQueueGenericSendFromISR+0x30>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80133ce:	f001 fdcd 	bl	8014f6c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80133d2:	f3ef 8611 	mrs	r6, BASEPRI
 80133d6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80133da:	b672      	cpsid	i
 80133dc:	f383 8811 	msr	BASEPRI, r3
 80133e0:	f3bf 8f6f 	isb	sy
 80133e4:	f3bf 8f4f 	dsb	sy
 80133e8:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80133ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80133ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80133ee:	429a      	cmp	r2, r3
 80133f0:	d317      	bcc.n	8013422 <xQueueGenericSendFromISR+0x86>
 80133f2:	f1a7 0002 	sub.w	r0, r7, #2
 80133f6:	fab0 f080 	clz	r0, r0
 80133fa:	0940      	lsrs	r0, r0, #5
 80133fc:	b988      	cbnz	r0, 8013422 <xQueueGenericSendFromISR+0x86>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80133fe:	f386 8811 	msr	BASEPRI, r6
}
 8013402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013406:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8013408:	2b00      	cmp	r3, #0
 801340a:	d0d0      	beq.n	80133ae <xQueueGenericSendFromISR+0x12>
	__asm volatile
 801340c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013410:	b672      	cpsid	i
 8013412:	f383 8811 	msr	BASEPRI, r3
 8013416:	f3bf 8f6f 	isb	sy
 801341a:	f3bf 8f4f 	dsb	sy
 801341e:	b662      	cpsie	i
 8013420:	e7fe      	b.n	8013420 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8013422:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013426:	463a      	mov	r2, r7
 8013428:	4649      	mov	r1, r9
 801342a:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 801342c:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801342e:	f7ff fd4d 	bl	8012ecc <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8013432:	1c6b      	adds	r3, r5, #1
 8013434:	d013      	beq.n	801345e <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013436:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8013438:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801343a:	b25b      	sxtb	r3, r3
 801343c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8013440:	f386 8811 	msr	BASEPRI, r6
}
 8013444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8013448:	f04f 0330 	mov.w	r3, #48	; 0x30
 801344c:	b672      	cpsid	i
 801344e:	f383 8811 	msr	BASEPRI, r3
 8013452:	f3bf 8f6f 	isb	sy
 8013456:	f3bf 8f4f 	dsb	sy
 801345a:	b662      	cpsie	i
	configASSERT( pxQueue );
 801345c:	e7fe      	b.n	801345c <xQueueGenericSendFromISR+0xc0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801345e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013460:	b90b      	cbnz	r3, 8013466 <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8013462:	2001      	movs	r0, #1
 8013464:	e7cb      	b.n	80133fe <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013466:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801346a:	f000 fee3 	bl	8014234 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 801346e:	2800      	cmp	r0, #0
 8013470:	d0f7      	beq.n	8013462 <xQueueGenericSendFromISR+0xc6>
 8013472:	f1b8 0f00 	cmp.w	r8, #0
 8013476:	d0f4      	beq.n	8013462 <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013478:	2001      	movs	r0, #1
 801347a:	f8c8 0000 	str.w	r0, [r8]
 801347e:	e7be      	b.n	80133fe <xQueueGenericSendFromISR+0x62>

08013480 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8013480:	b380      	cbz	r0, 80134e4 <xQueueGiveFromISR+0x64>
	configASSERT( pxQueue->uxItemSize == 0 );
 8013482:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8013484:	b570      	push	{r4, r5, r6, lr}
 8013486:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8013488:	b153      	cbz	r3, 80134a0 <xQueueGiveFromISR+0x20>
 801348a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801348e:	b672      	cpsid	i
 8013490:	f383 8811 	msr	BASEPRI, r3
 8013494:	f3bf 8f6f 	isb	sy
 8013498:	f3bf 8f4f 	dsb	sy
 801349c:	b662      	cpsie	i
 801349e:	e7fe      	b.n	801349e <xQueueGiveFromISR+0x1e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80134a0:	6803      	ldr	r3, [r0, #0]
 80134a2:	460d      	mov	r5, r1
 80134a4:	b34b      	cbz	r3, 80134fa <xQueueGiveFromISR+0x7a>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80134a6:	f001 fd61 	bl	8014f6c <vPortValidateInterruptPriority>
	__asm volatile
 80134aa:	f3ef 8611 	mrs	r6, BASEPRI
 80134ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80134b2:	b672      	cpsid	i
 80134b4:	f383 8811 	msr	BASEPRI, r3
 80134b8:	f3bf 8f6f 	isb	sy
 80134bc:	f3bf 8f4f 	dsb	sy
 80134c0:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80134c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 80134c4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80134c6:	429a      	cmp	r2, r3
 80134c8:	d925      	bls.n	8013516 <xQueueGiveFromISR+0x96>
			const int8_t cTxLock = pxQueue->cTxLock;
 80134ca:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80134ce:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 80134d0:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80134d2:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 80134d4:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 80134d6:	d022      	beq.n	801351e <xQueueGiveFromISR+0x9e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80134d8:	3301      	adds	r3, #1
			xReturn = pdPASS;
 80134da:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80134dc:	b25b      	sxtb	r3, r3
 80134de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80134e2:	e019      	b.n	8013518 <xQueueGiveFromISR+0x98>
	__asm volatile
 80134e4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80134e8:	b672      	cpsid	i
 80134ea:	f383 8811 	msr	BASEPRI, r3
 80134ee:	f3bf 8f6f 	isb	sy
 80134f2:	f3bf 8f4f 	dsb	sy
 80134f6:	b662      	cpsie	i
	configASSERT( pxQueue );
 80134f8:	e7fe      	b.n	80134f8 <xQueueGiveFromISR+0x78>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80134fa:	6883      	ldr	r3, [r0, #8]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d0d2      	beq.n	80134a6 <xQueueGiveFromISR+0x26>
 8013500:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013504:	b672      	cpsid	i
 8013506:	f383 8811 	msr	BASEPRI, r3
 801350a:	f3bf 8f6f 	isb	sy
 801350e:	f3bf 8f4f 	dsb	sy
 8013512:	b662      	cpsie	i
 8013514:	e7fe      	b.n	8013514 <xQueueGiveFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8013516:	2000      	movs	r0, #0
	__asm volatile
 8013518:	f386 8811 	msr	BASEPRI, r6
}
 801351c:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801351e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013520:	b90b      	cbnz	r3, 8013526 <xQueueGiveFromISR+0xa6>
			xReturn = pdPASS;
 8013522:	2001      	movs	r0, #1
 8013524:	e7f8      	b.n	8013518 <xQueueGiveFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013526:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801352a:	f000 fe83 	bl	8014234 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 801352e:	2d00      	cmp	r5, #0
 8013530:	d0f7      	beq.n	8013522 <xQueueGiveFromISR+0xa2>
 8013532:	2800      	cmp	r0, #0
 8013534:	d0f5      	beq.n	8013522 <xQueueGiveFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013536:	2001      	movs	r0, #1
 8013538:	6028      	str	r0, [r5, #0]
 801353a:	e7ed      	b.n	8013518 <xQueueGiveFromISR+0x98>

0801353c <xQueueReceive>:
{
 801353c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013540:	b085      	sub	sp, #20
 8013542:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8013544:	2800      	cmp	r0, #0
 8013546:	f000 808c 	beq.w	8013662 <xQueueReceive+0x126>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801354a:	460e      	mov	r6, r1
 801354c:	4604      	mov	r4, r0
 801354e:	2900      	cmp	r1, #0
 8013550:	d056      	beq.n	8013600 <xQueueReceive+0xc4>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013552:	f000 ff1f 	bl	8014394 <xTaskGetSchedulerState>
 8013556:	2800      	cmp	r0, #0
 8013558:	d044      	beq.n	80135e4 <xQueueReceive+0xa8>
		taskENTER_CRITICAL();
 801355a:	f001 fbfb 	bl	8014d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801355e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013560:	2d00      	cmp	r5, #0
 8013562:	f040 8089 	bne.w	8013678 <xQueueReceive+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8013566:	9b01      	ldr	r3, [sp, #4]
 8013568:	2b00      	cmp	r3, #0
 801356a:	d035      	beq.n	80135d8 <xQueueReceive+0x9c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 801356c:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 801356e:	462f      	mov	r7, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013570:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8013574:	f8df 8138 	ldr.w	r8, [pc, #312]	; 80136b0 <xQueueReceive+0x174>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013578:	f000 fea8 	bl	80142cc <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 801357c:	f001 fc10 	bl	8014da0 <vPortExitCritical>
		vTaskSuspendAll();
 8013580:	f000 fc58 	bl	8013e34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013584:	f001 fbe6 	bl	8014d54 <vPortEnterCritical>
 8013588:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801358c:	2bff      	cmp	r3, #255	; 0xff
 801358e:	d101      	bne.n	8013594 <xQueueReceive+0x58>
 8013590:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8013594:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013598:	2bff      	cmp	r3, #255	; 0xff
 801359a:	d101      	bne.n	80135a0 <xQueueReceive+0x64>
 801359c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80135a0:	f001 fbfe 	bl	8014da0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80135a4:	a901      	add	r1, sp, #4
 80135a6:	a802      	add	r0, sp, #8
 80135a8:	f000 fe9c 	bl	80142e4 <xTaskCheckForTimeOut>
 80135ac:	2800      	cmp	r0, #0
 80135ae:	d135      	bne.n	801361c <xQueueReceive+0xe0>
	taskENTER_CRITICAL();
 80135b0:	f001 fbd0 	bl	8014d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80135b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d03d      	beq.n	8013636 <xQueueReceive+0xfa>
	taskEXIT_CRITICAL();
 80135ba:	f001 fbf1 	bl	8014da0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80135be:	4620      	mov	r0, r4
 80135c0:	f7ff fcd8 	bl	8012f74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80135c4:	f000 fcfe 	bl	8013fc4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80135c8:	f001 fbc4 	bl	8014d54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80135cc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80135ce:	2d00      	cmp	r5, #0
 80135d0:	d152      	bne.n	8013678 <xQueueReceive+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80135d2:	9b01      	ldr	r3, [sp, #4]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d1d1      	bne.n	801357c <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 80135d8:	f001 fbe2 	bl	8014da0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80135dc:	2000      	movs	r0, #0
}
 80135de:	b005      	add	sp, #20
 80135e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80135e4:	9b01      	ldr	r3, [sp, #4]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d0b7      	beq.n	801355a <xQueueReceive+0x1e>
	__asm volatile
 80135ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 80135ee:	b672      	cpsid	i
 80135f0:	f383 8811 	msr	BASEPRI, r3
 80135f4:	f3bf 8f6f 	isb	sy
 80135f8:	f3bf 8f4f 	dsb	sy
 80135fc:	b662      	cpsie	i
 80135fe:	e7fe      	b.n	80135fe <xQueueReceive+0xc2>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013600:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8013602:	2b00      	cmp	r3, #0
 8013604:	d0a5      	beq.n	8013552 <xQueueReceive+0x16>
 8013606:	f04f 0330 	mov.w	r3, #48	; 0x30
 801360a:	b672      	cpsid	i
 801360c:	f383 8811 	msr	BASEPRI, r3
 8013610:	f3bf 8f6f 	isb	sy
 8013614:	f3bf 8f4f 	dsb	sy
 8013618:	b662      	cpsie	i
 801361a:	e7fe      	b.n	801361a <xQueueReceive+0xde>
			prvUnlockQueue( pxQueue );
 801361c:	4620      	mov	r0, r4
 801361e:	f7ff fca9 	bl	8012f74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013622:	f000 fccf 	bl	8013fc4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8013626:	f001 fb95 	bl	8014d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801362a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801362c:	2b00      	cmp	r3, #0
 801362e:	d0d3      	beq.n	80135d8 <xQueueReceive+0x9c>
	taskEXIT_CRITICAL();
 8013630:	f001 fbb6 	bl	8014da0 <vPortExitCritical>
 8013634:	e7c8      	b.n	80135c8 <xQueueReceive+0x8c>
 8013636:	f001 fbb3 	bl	8014da0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801363a:	9901      	ldr	r1, [sp, #4]
 801363c:	4648      	mov	r0, r9
 801363e:	f000 fdbd 	bl	80141bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013642:	4620      	mov	r0, r4
 8013644:	f7ff fc96 	bl	8012f74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013648:	f000 fcbc 	bl	8013fc4 <xTaskResumeAll>
 801364c:	2800      	cmp	r0, #0
 801364e:	d1bb      	bne.n	80135c8 <xQueueReceive+0x8c>
					portYIELD_WITHIN_API();
 8013650:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013654:	f8c8 3000 	str.w	r3, [r8]
 8013658:	f3bf 8f4f 	dsb	sy
 801365c:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8013660:	e7b2      	b.n	80135c8 <xQueueReceive+0x8c>
 8013662:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013666:	b672      	cpsid	i
 8013668:	f383 8811 	msr	BASEPRI, r3
 801366c:	f3bf 8f6f 	isb	sy
 8013670:	f3bf 8f4f 	dsb	sy
 8013674:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8013676:	e7fe      	b.n	8013676 <xQueueReceive+0x13a>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013678:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801367a:	4631      	mov	r1, r6
 801367c:	4620      	mov	r0, r4
 801367e:	f7ff fc67 	bl	8012f50 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013682:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013684:	6923      	ldr	r3, [r4, #16]
 8013686:	b91b      	cbnz	r3, 8013690 <xQueueReceive+0x154>
				taskEXIT_CRITICAL();
 8013688:	f001 fb8a 	bl	8014da0 <vPortExitCritical>
				return pdPASS;
 801368c:	2001      	movs	r0, #1
 801368e:	e7a6      	b.n	80135de <xQueueReceive+0xa2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013690:	f104 0010 	add.w	r0, r4, #16
 8013694:	f000 fdce 	bl	8014234 <xTaskRemoveFromEventList>
 8013698:	2800      	cmp	r0, #0
 801369a:	d0f5      	beq.n	8013688 <xQueueReceive+0x14c>
						queueYIELD_IF_USING_PREEMPTION();
 801369c:	4b04      	ldr	r3, [pc, #16]	; (80136b0 <xQueueReceive+0x174>)
 801369e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80136a2:	601a      	str	r2, [r3, #0]
 80136a4:	f3bf 8f4f 	dsb	sy
 80136a8:	f3bf 8f6f 	isb	sy
 80136ac:	e7ec      	b.n	8013688 <xQueueReceive+0x14c>
 80136ae:	bf00      	nop
 80136b0:	e000ed04 	.word	0xe000ed04

080136b4 <xQueueSemaphoreTake>:
{
 80136b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136b8:	b084      	sub	sp, #16
 80136ba:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 80136bc:	b168      	cbz	r0, 80136da <xQueueSemaphoreTake+0x26>
	configASSERT( pxQueue->uxItemSize == 0 );
 80136be:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80136c0:	4604      	mov	r4, r0
 80136c2:	b1ad      	cbz	r5, 80136f0 <xQueueSemaphoreTake+0x3c>
 80136c4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80136c8:	b672      	cpsid	i
 80136ca:	f383 8811 	msr	BASEPRI, r3
 80136ce:	f3bf 8f6f 	isb	sy
 80136d2:	f3bf 8f4f 	dsb	sy
 80136d6:	b662      	cpsie	i
 80136d8:	e7fe      	b.n	80136d8 <xQueueSemaphoreTake+0x24>
 80136da:	f04f 0330 	mov.w	r3, #48	; 0x30
 80136de:	b672      	cpsid	i
 80136e0:	f383 8811 	msr	BASEPRI, r3
 80136e4:	f3bf 8f6f 	isb	sy
 80136e8:	f3bf 8f4f 	dsb	sy
 80136ec:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80136ee:	e7fe      	b.n	80136ee <xQueueSemaphoreTake+0x3a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80136f0:	f000 fe50 	bl	8014394 <xTaskGetSchedulerState>
 80136f4:	4606      	mov	r6, r0
 80136f6:	2800      	cmp	r0, #0
 80136f8:	d074      	beq.n	80137e4 <xQueueSemaphoreTake+0x130>
 80136fa:	462e      	mov	r6, r5
		taskENTER_CRITICAL();
 80136fc:	f001 fb2a 	bl	8014d54 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013700:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 8013702:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8013704:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8013874 <xQueueSemaphoreTake+0x1c0>
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013708:	bb7b      	cbnz	r3, 801376a <xQueueSemaphoreTake+0xb6>
				if( xTicksToWait == ( TickType_t ) 0 )
 801370a:	9b01      	ldr	r3, [sp, #4]
 801370c:	2b00      	cmp	r3, #0
 801370e:	f000 80a3 	beq.w	8013858 <xQueueSemaphoreTake+0x1a4>
				else if( xEntryTimeSet == pdFALSE )
 8013712:	2e00      	cmp	r6, #0
 8013714:	d062      	beq.n	80137dc <xQueueSemaphoreTake+0x128>
		taskEXIT_CRITICAL();
 8013716:	f001 fb43 	bl	8014da0 <vPortExitCritical>
		vTaskSuspendAll();
 801371a:	f000 fb8b 	bl	8013e34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801371e:	f001 fb19 	bl	8014d54 <vPortEnterCritical>
 8013722:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013726:	2bff      	cmp	r3, #255	; 0xff
 8013728:	d101      	bne.n	801372e <xQueueSemaphoreTake+0x7a>
 801372a:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 801372e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013732:	2bff      	cmp	r3, #255	; 0xff
 8013734:	d101      	bne.n	801373a <xQueueSemaphoreTake+0x86>
 8013736:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801373a:	f001 fb31 	bl	8014da0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801373e:	a901      	add	r1, sp, #4
 8013740:	a802      	add	r0, sp, #8
 8013742:	f000 fdcf 	bl	80142e4 <xTaskCheckForTimeOut>
 8013746:	b9e0      	cbnz	r0, 8013782 <xQueueSemaphoreTake+0xce>
	taskENTER_CRITICAL();
 8013748:	f001 fb04 	bl	8014d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801374c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801374e:	b323      	cbz	r3, 801379a <xQueueSemaphoreTake+0xe6>
	taskEXIT_CRITICAL();
 8013750:	f001 fb26 	bl	8014da0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8013754:	4620      	mov	r0, r4
 8013756:	f7ff fc0d 	bl	8012f74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801375a:	f000 fc33 	bl	8013fc4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 801375e:	f001 faf9 	bl	8014d54 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013762:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013764:	2601      	movs	r6, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013766:	2b00      	cmp	r3, #0
 8013768:	d0cf      	beq.n	801370a <xQueueSemaphoreTake+0x56>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801376a:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801376c:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801376e:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013770:	2a00      	cmp	r2, #0
 8013772:	d064      	beq.n	801383e <xQueueSemaphoreTake+0x18a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013774:	6923      	ldr	r3, [r4, #16]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d152      	bne.n	8013820 <xQueueSemaphoreTake+0x16c>
				return pdPASS;
 801377a:	2501      	movs	r5, #1
				taskEXIT_CRITICAL();
 801377c:	f001 fb10 	bl	8014da0 <vPortExitCritical>
				return pdPASS;
 8013780:	e028      	b.n	80137d4 <xQueueSemaphoreTake+0x120>
			prvUnlockQueue( pxQueue );
 8013782:	4620      	mov	r0, r4
 8013784:	f7ff fbf6 	bl	8012f74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013788:	f000 fc1c 	bl	8013fc4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 801378c:	f001 fae2 	bl	8014d54 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013790:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013792:	b1e3      	cbz	r3, 80137ce <xQueueSemaphoreTake+0x11a>
	taskEXIT_CRITICAL();
 8013794:	f001 fb04 	bl	8014da0 <vPortExitCritical>
	return xReturn;
 8013798:	e7e1      	b.n	801375e <xQueueSemaphoreTake+0xaa>
	taskEXIT_CRITICAL();
 801379a:	f001 fb01 	bl	8014da0 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801379e:	6823      	ldr	r3, [r4, #0]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d050      	beq.n	8013846 <xQueueSemaphoreTake+0x192>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80137a4:	9901      	ldr	r1, [sp, #4]
 80137a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80137aa:	f000 fd07 	bl	80141bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80137ae:	4620      	mov	r0, r4
 80137b0:	f7ff fbe0 	bl	8012f74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80137b4:	f000 fc06 	bl	8013fc4 <xTaskResumeAll>
 80137b8:	2800      	cmp	r0, #0
 80137ba:	d1d0      	bne.n	801375e <xQueueSemaphoreTake+0xaa>
					portYIELD_WITHIN_API();
 80137bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80137c0:	f8c8 3000 	str.w	r3, [r8]
 80137c4:	f3bf 8f4f 	dsb	sy
 80137c8:	f3bf 8f6f 	isb	sy
 80137cc:	e7c7      	b.n	801375e <xQueueSemaphoreTake+0xaa>
	taskEXIT_CRITICAL();
 80137ce:	f001 fae7 	bl	8014da0 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 80137d2:	b9b5      	cbnz	r5, 8013802 <xQueueSemaphoreTake+0x14e>
}
 80137d4:	4628      	mov	r0, r5
 80137d6:	b004      	add	sp, #16
 80137d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					vTaskInternalSetTimeOutState( &xTimeOut );
 80137dc:	a802      	add	r0, sp, #8
 80137de:	f000 fd75 	bl	80142cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80137e2:	e798      	b.n	8013716 <xQueueSemaphoreTake+0x62>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80137e4:	9b01      	ldr	r3, [sp, #4]
 80137e6:	b153      	cbz	r3, 80137fe <xQueueSemaphoreTake+0x14a>
 80137e8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80137ec:	b672      	cpsid	i
 80137ee:	f383 8811 	msr	BASEPRI, r3
 80137f2:	f3bf 8f6f 	isb	sy
 80137f6:	f3bf 8f4f 	dsb	sy
 80137fa:	b662      	cpsie	i
 80137fc:	e7fe      	b.n	80137fc <xQueueSemaphoreTake+0x148>
 80137fe:	4605      	mov	r5, r0
 8013800:	e77c      	b.n	80136fc <xQueueSemaphoreTake+0x48>
						taskENTER_CRITICAL();
 8013802:	f001 faa7 	bl	8014d54 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013806:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8013808:	b119      	cbz	r1, 8013812 <xQueueSemaphoreTake+0x15e>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801380a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801380c:	6819      	ldr	r1, [r3, #0]
 801380e:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013812:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 8013814:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013816:	f000 fe85 	bl	8014524 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 801381a:	f001 fac1 	bl	8014da0 <vPortExitCritical>
 801381e:	e7d9      	b.n	80137d4 <xQueueSemaphoreTake+0x120>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013820:	f104 0010 	add.w	r0, r4, #16
 8013824:	f000 fd06 	bl	8014234 <xTaskRemoveFromEventList>
 8013828:	2800      	cmp	r0, #0
 801382a:	d0a6      	beq.n	801377a <xQueueSemaphoreTake+0xc6>
						queueYIELD_IF_USING_PREEMPTION();
 801382c:	4b11      	ldr	r3, [pc, #68]	; (8013874 <xQueueSemaphoreTake+0x1c0>)
 801382e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013832:	601a      	str	r2, [r3, #0]
 8013834:	f3bf 8f4f 	dsb	sy
 8013838:	f3bf 8f6f 	isb	sy
 801383c:	e79d      	b.n	801377a <xQueueSemaphoreTake+0xc6>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801383e:	f000 fedd 	bl	80145fc <pvTaskIncrementMutexHeldCount>
 8013842:	60a0      	str	r0, [r4, #8]
 8013844:	e796      	b.n	8013774 <xQueueSemaphoreTake+0xc0>
						taskENTER_CRITICAL();
 8013846:	f001 fa85 	bl	8014d54 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801384a:	68a0      	ldr	r0, [r4, #8]
 801384c:	f000 fdb2 	bl	80143b4 <xTaskPriorityInherit>
 8013850:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8013852:	f001 faa5 	bl	8014da0 <vPortExitCritical>
 8013856:	e7a5      	b.n	80137a4 <xQueueSemaphoreTake+0xf0>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013858:	2d00      	cmp	r5, #0
 801385a:	d0de      	beq.n	801381a <xQueueSemaphoreTake+0x166>
 801385c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013860:	b672      	cpsid	i
 8013862:	f383 8811 	msr	BASEPRI, r3
 8013866:	f3bf 8f6f 	isb	sy
 801386a:	f3bf 8f4f 	dsb	sy
 801386e:	b662      	cpsie	i
 8013870:	e7fe      	b.n	8013870 <xQueueSemaphoreTake+0x1bc>
 8013872:	bf00      	nop
 8013874:	e000ed04 	.word	0xe000ed04

08013878 <xQueueReceiveFromISR>:
{
 8013878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 801387c:	b330      	cbz	r0, 80138cc <xQueueReceiveFromISR+0x54>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801387e:	4689      	mov	r9, r1
 8013880:	4605      	mov	r5, r0
 8013882:	4690      	mov	r8, r2
 8013884:	b1a1      	cbz	r1, 80138b0 <xQueueReceiveFromISR+0x38>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013886:	f001 fb71 	bl	8014f6c <vPortValidateInterruptPriority>
	__asm volatile
 801388a:	f3ef 8711 	mrs	r7, BASEPRI
 801388e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013892:	b672      	cpsid	i
 8013894:	f383 8811 	msr	BASEPRI, r3
 8013898:	f3bf 8f6f 	isb	sy
 801389c:	f3bf 8f4f 	dsb	sy
 80138a0:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80138a2:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80138a4:	b9ec      	cbnz	r4, 80138e2 <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 80138a6:	4620      	mov	r0, r4
	__asm volatile
 80138a8:	f387 8811 	msr	BASEPRI, r7
}
 80138ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80138b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d0e7      	beq.n	8013886 <xQueueReceiveFromISR+0xe>
	__asm volatile
 80138b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80138ba:	b672      	cpsid	i
 80138bc:	f383 8811 	msr	BASEPRI, r3
 80138c0:	f3bf 8f6f 	isb	sy
 80138c4:	f3bf 8f4f 	dsb	sy
 80138c8:	b662      	cpsie	i
 80138ca:	e7fe      	b.n	80138ca <xQueueReceiveFromISR+0x52>
 80138cc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80138d0:	b672      	cpsid	i
 80138d2:	f383 8811 	msr	BASEPRI, r3
 80138d6:	f3bf 8f6f 	isb	sy
 80138da:	f3bf 8f4f 	dsb	sy
 80138de:	b662      	cpsie	i
	configASSERT( pxQueue );
 80138e0:	e7fe      	b.n	80138e0 <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 80138e2:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80138e6:	4649      	mov	r1, r9
 80138e8:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80138ea:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 80138ec:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80138ee:	f7ff fb2f 	bl	8012f50 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80138f2:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80138f4:	1c73      	adds	r3, r6, #1
 80138f6:	d008      	beq.n	801390a <xQueueReceiveFromISR+0x92>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80138f8:	1c72      	adds	r2, r6, #1
			xReturn = pdPASS;
 80138fa:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80138fc:	b252      	sxtb	r2, r2
 80138fe:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
	__asm volatile
 8013902:	f387 8811 	msr	BASEPRI, r7
}
 8013906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801390a:	692b      	ldr	r3, [r5, #16]
 801390c:	b90b      	cbnz	r3, 8013912 <xQueueReceiveFromISR+0x9a>
			xReturn = pdPASS;
 801390e:	2001      	movs	r0, #1
 8013910:	e7ca      	b.n	80138a8 <xQueueReceiveFromISR+0x30>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013912:	f105 0010 	add.w	r0, r5, #16
 8013916:	f000 fc8d 	bl	8014234 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 801391a:	f1b8 0f00 	cmp.w	r8, #0
 801391e:	d0f6      	beq.n	801390e <xQueueReceiveFromISR+0x96>
 8013920:	2800      	cmp	r0, #0
 8013922:	d0f4      	beq.n	801390e <xQueueReceiveFromISR+0x96>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013924:	2001      	movs	r0, #1
 8013926:	f8c8 0000 	str.w	r0, [r8]
 801392a:	e7bd      	b.n	80138a8 <xQueueReceiveFromISR+0x30>

0801392c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801392c:	2300      	movs	r3, #0
 801392e:	4a08      	ldr	r2, [pc, #32]	; (8013950 <vQueueAddToRegistry+0x24>)
	{
 8013930:	b430      	push	{r4, r5}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013932:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8013936:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801393a:	b124      	cbz	r4, 8013946 <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801393c:	3301      	adds	r3, #1
 801393e:	2b08      	cmp	r3, #8
 8013940:	d1f7      	bne.n	8013932 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013942:	bc30      	pop	{r4, r5}
 8013944:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8013946:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013948:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 801394c:	bc30      	pop	{r4, r5}
 801394e:	4770      	bx	lr
 8013950:	2001f148 	.word	0x2001f148

08013954 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013954:	b570      	push	{r4, r5, r6, lr}
 8013956:	4604      	mov	r4, r0
 8013958:	460e      	mov	r6, r1
 801395a:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801395c:	f001 f9fa 	bl	8014d54 <vPortEnterCritical>
 8013960:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013964:	2bff      	cmp	r3, #255	; 0xff
 8013966:	d102      	bne.n	801396e <vQueueWaitForMessageRestricted+0x1a>
 8013968:	2300      	movs	r3, #0
 801396a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 801396e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013972:	2bff      	cmp	r3, #255	; 0xff
 8013974:	d102      	bne.n	801397c <vQueueWaitForMessageRestricted+0x28>
 8013976:	2300      	movs	r3, #0
 8013978:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801397c:	f001 fa10 	bl	8014da0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8013980:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013982:	b123      	cbz	r3, 801398e <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8013984:	4620      	mov	r0, r4
	}
 8013986:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 801398a:	f7ff baf3 	b.w	8012f74 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801398e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8013992:	462a      	mov	r2, r5
 8013994:	4631      	mov	r1, r6
 8013996:	f000 fc2d 	bl	80141f4 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 801399a:	4620      	mov	r0, r4
	}
 801399c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80139a0:	f7ff bae8 	b.w	8012f74 <prvUnlockQueue>

080139a4 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80139a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139a6:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80139a8:	f001 f9d4 	bl	8014d54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80139ac:	4a36      	ldr	r2, [pc, #216]	; (8013a88 <prvAddNewTaskToReadyList+0xe4>)
		if( pxCurrentTCB == NULL )
 80139ae:	4d37      	ldr	r5, [pc, #220]	; (8013a8c <prvAddNewTaskToReadyList+0xe8>)
		uxCurrentNumberOfTasks++;
 80139b0:	6813      	ldr	r3, [r2, #0]
 80139b2:	3301      	adds	r3, #1
 80139b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80139b6:	682b      	ldr	r3, [r5, #0]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d031      	beq.n	8013a20 <prvAddNewTaskToReadyList+0x7c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80139bc:	4e34      	ldr	r6, [pc, #208]	; (8013a90 <prvAddNewTaskToReadyList+0xec>)
 80139be:	6833      	ldr	r3, [r6, #0]
 80139c0:	b33b      	cbz	r3, 8013a12 <prvAddNewTaskToReadyList+0x6e>
 80139c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80139c4:	4833      	ldr	r0, [pc, #204]	; (8013a94 <prvAddNewTaskToReadyList+0xf0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80139c6:	2201      	movs	r2, #1
 80139c8:	4f33      	ldr	r7, [pc, #204]	; (8013a98 <prvAddNewTaskToReadyList+0xf4>)
		uxTaskNumber++;
 80139ca:	6801      	ldr	r1, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80139cc:	409a      	lsls	r2, r3
 80139ce:	f8d7 c000 	ldr.w	ip, [r7]
 80139d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		uxTaskNumber++;
 80139d6:	3101      	adds	r1, #1
		prvAddTaskToReadyList( pxNewTCB );
 80139d8:	ea42 020c 	orr.w	r2, r2, ip
 80139dc:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8013aa0 <prvAddNewTaskToReadyList+0xfc>
		uxTaskNumber++;
 80139e0:	6001      	str	r1, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80139e2:	1d21      	adds	r1, r4, #4
 80139e4:	eb0c 0083 	add.w	r0, ip, r3, lsl #2
 80139e8:	603a      	str	r2, [r7, #0]
 80139ea:	f7ff fa33 	bl	8012e54 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80139ee:	f001 f9d7 	bl	8014da0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80139f2:	6833      	ldr	r3, [r6, #0]
 80139f4:	b163      	cbz	r3, 8013a10 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80139f6:	682a      	ldr	r2, [r5, #0]
 80139f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80139fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d207      	bcs.n	8013a10 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013a00:	4b26      	ldr	r3, [pc, #152]	; (8013a9c <prvAddNewTaskToReadyList+0xf8>)
 8013a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a06:	601a      	str	r2, [r3, #0]
 8013a08:	f3bf 8f4f 	dsb	sy
 8013a0c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013a12:	682a      	ldr	r2, [r5, #0]
 8013a14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8013a16:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d8d3      	bhi.n	80139c4 <prvAddNewTaskToReadyList+0x20>
					pxCurrentTCB = pxNewTCB;
 8013a1c:	602c      	str	r4, [r5, #0]
 8013a1e:	e7d1      	b.n	80139c4 <prvAddNewTaskToReadyList+0x20>
			pxCurrentTCB = pxNewTCB;
 8013a20:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013a22:	6813      	ldr	r3, [r2, #0]
 8013a24:	2b01      	cmp	r3, #1
 8013a26:	d002      	beq.n	8013a2e <prvAddNewTaskToReadyList+0x8a>
 8013a28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8013a2a:	4e19      	ldr	r6, [pc, #100]	; (8013a90 <prvAddNewTaskToReadyList+0xec>)
 8013a2c:	e7ca      	b.n	80139c4 <prvAddNewTaskToReadyList+0x20>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013a2e:	481c      	ldr	r0, [pc, #112]	; (8013aa0 <prvAddNewTaskToReadyList+0xfc>)
 8013a30:	f7ff fa00 	bl	8012e34 <vListInitialise>
 8013a34:	481b      	ldr	r0, [pc, #108]	; (8013aa4 <prvAddNewTaskToReadyList+0x100>)
 8013a36:	f7ff f9fd 	bl	8012e34 <vListInitialise>
 8013a3a:	481b      	ldr	r0, [pc, #108]	; (8013aa8 <prvAddNewTaskToReadyList+0x104>)
 8013a3c:	f7ff f9fa 	bl	8012e34 <vListInitialise>
 8013a40:	481a      	ldr	r0, [pc, #104]	; (8013aac <prvAddNewTaskToReadyList+0x108>)
 8013a42:	f7ff f9f7 	bl	8012e34 <vListInitialise>
 8013a46:	481a      	ldr	r0, [pc, #104]	; (8013ab0 <prvAddNewTaskToReadyList+0x10c>)
 8013a48:	f7ff f9f4 	bl	8012e34 <vListInitialise>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013a4c:	4f19      	ldr	r7, [pc, #100]	; (8013ab4 <prvAddNewTaskToReadyList+0x110>)
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013a4e:	481a      	ldr	r0, [pc, #104]	; (8013ab8 <prvAddNewTaskToReadyList+0x114>)
 8013a50:	f7ff f9f0 	bl	8012e34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013a54:	4e19      	ldr	r6, [pc, #100]	; (8013abc <prvAddNewTaskToReadyList+0x118>)
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013a56:	481a      	ldr	r0, [pc, #104]	; (8013ac0 <prvAddNewTaskToReadyList+0x11c>)
 8013a58:	f7ff f9ec 	bl	8012e34 <vListInitialise>
	vListInitialise( &xDelayedTaskList1 );
 8013a5c:	4638      	mov	r0, r7
 8013a5e:	f7ff f9e9 	bl	8012e34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013a62:	4630      	mov	r0, r6
 8013a64:	f7ff f9e6 	bl	8012e34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013a68:	4816      	ldr	r0, [pc, #88]	; (8013ac4 <prvAddNewTaskToReadyList+0x120>)
 8013a6a:	f7ff f9e3 	bl	8012e34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013a6e:	4816      	ldr	r0, [pc, #88]	; (8013ac8 <prvAddNewTaskToReadyList+0x124>)
 8013a70:	f7ff f9e0 	bl	8012e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013a74:	4815      	ldr	r0, [pc, #84]	; (8013acc <prvAddNewTaskToReadyList+0x128>)
 8013a76:	f7ff f9dd 	bl	8012e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013a7a:	4b15      	ldr	r3, [pc, #84]	; (8013ad0 <prvAddNewTaskToReadyList+0x12c>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013a7c:	4a15      	ldr	r2, [pc, #84]	; (8013ad4 <prvAddNewTaskToReadyList+0x130>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8013a7e:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013a80:	6016      	str	r6, [r2, #0]
 8013a82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8013a84:	4e02      	ldr	r6, [pc, #8]	; (8013a90 <prvAddNewTaskToReadyList+0xec>)
}
 8013a86:	e79d      	b.n	80139c4 <prvAddNewTaskToReadyList+0x20>
 8013a88:	20001db4 	.word	0x20001db4
 8013a8c:	20001d1c 	.word	0x20001d1c
 8013a90:	20001e10 	.word	0x20001e10
 8013a94:	20001dc4 	.word	0x20001dc4
 8013a98:	20001dc8 	.word	0x20001dc8
 8013a9c:	e000ed04 	.word	0xe000ed04
 8013aa0:	20001d28 	.word	0x20001d28
 8013aa4:	20001d3c 	.word	0x20001d3c
 8013aa8:	20001d50 	.word	0x20001d50
 8013aac:	20001d64 	.word	0x20001d64
 8013ab0:	20001d78 	.word	0x20001d78
 8013ab4:	20001dcc 	.word	0x20001dcc
 8013ab8:	20001d8c 	.word	0x20001d8c
 8013abc:	20001de0 	.word	0x20001de0
 8013ac0:	20001da0 	.word	0x20001da0
 8013ac4:	20001dfc 	.word	0x20001dfc
 8013ac8:	20001e28 	.word	0x20001e28
 8013acc:	20001e14 	.word	0x20001e14
 8013ad0:	20001d20 	.word	0x20001d20
 8013ad4:	20001d24 	.word	0x20001d24

08013ad8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013ada:	4b1a      	ldr	r3, [pc, #104]	; (8013b44 <prvAddCurrentTaskToDelayedList+0x6c>)
{
 8013adc:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013ade:	4e1a      	ldr	r6, [pc, #104]	; (8013b48 <prvAddCurrentTaskToDelayedList+0x70>)
{
 8013ae0:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8013ae2:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013ae4:	6830      	ldr	r0, [r6, #0]
 8013ae6:	3004      	adds	r0, #4
 8013ae8:	f7ff f9dc 	bl	8012ea4 <uxListRemove>
 8013aec:	b940      	cbnz	r0, 8013b00 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8013aee:	6833      	ldr	r3, [r6, #0]
 8013af0:	2201      	movs	r2, #1
 8013af2:	4916      	ldr	r1, [pc, #88]	; (8013b4c <prvAddCurrentTaskToDelayedList+0x74>)
 8013af4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8013af6:	680b      	ldr	r3, [r1, #0]
 8013af8:	4082      	lsls	r2, r0
 8013afa:	ea23 0302 	bic.w	r3, r3, r2
 8013afe:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013b00:	1c63      	adds	r3, r4, #1
 8013b02:	d100      	bne.n	8013b06 <prvAddCurrentTaskToDelayedList+0x2e>
 8013b04:	b9bf      	cbnz	r7, 8013b36 <prvAddCurrentTaskToDelayedList+0x5e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013b06:	192c      	adds	r4, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013b08:	6833      	ldr	r3, [r6, #0]
 8013b0a:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8013b0c:	d307      	bcc.n	8013b1e <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013b0e:	4b10      	ldr	r3, [pc, #64]	; (8013b50 <prvAddCurrentTaskToDelayedList+0x78>)
 8013b10:	6818      	ldr	r0, [r3, #0]
 8013b12:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013b14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013b18:	3104      	adds	r1, #4
 8013b1a:	f7ff b9ab 	b.w	8012e74 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013b1e:	4b0d      	ldr	r3, [pc, #52]	; (8013b54 <prvAddCurrentTaskToDelayedList+0x7c>)
 8013b20:	6818      	ldr	r0, [r3, #0]
 8013b22:	6831      	ldr	r1, [r6, #0]
 8013b24:	3104      	adds	r1, #4
 8013b26:	f7ff f9a5 	bl	8012e74 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013b2a:	4b0b      	ldr	r3, [pc, #44]	; (8013b58 <prvAddCurrentTaskToDelayedList+0x80>)
 8013b2c:	681a      	ldr	r2, [r3, #0]
 8013b2e:	42a2      	cmp	r2, r4
 8013b30:	d900      	bls.n	8013b34 <prvAddCurrentTaskToDelayedList+0x5c>
					xNextTaskUnblockTime = xTimeToWake;
 8013b32:	601c      	str	r4, [r3, #0]
}
 8013b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013b36:	6831      	ldr	r1, [r6, #0]
 8013b38:	4808      	ldr	r0, [pc, #32]	; (8013b5c <prvAddCurrentTaskToDelayedList+0x84>)
 8013b3a:	3104      	adds	r1, #4
}
 8013b3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013b40:	f7ff b988 	b.w	8012e54 <vListInsertEnd>
 8013b44:	20001e3c 	.word	0x20001e3c
 8013b48:	20001d1c 	.word	0x20001d1c
 8013b4c:	20001dc8 	.word	0x20001dc8
 8013b50:	20001d24 	.word	0x20001d24
 8013b54:	20001d20 	.word	0x20001d20
 8013b58:	20001df4 	.word	0x20001df4
 8013b5c:	20001e14 	.word	0x20001e14

08013b60 <prvResetNextTaskUnblockTime.part.0>:
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b60:	4a03      	ldr	r2, [pc, #12]	; (8013b70 <prvResetNextTaskUnblockTime.part.0+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013b62:	4b04      	ldr	r3, [pc, #16]	; (8013b74 <prvResetNextTaskUnblockTime.part.0+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b64:	6812      	ldr	r2, [r2, #0]
 8013b66:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013b68:	68d2      	ldr	r2, [r2, #12]
 8013b6a:	6852      	ldr	r2, [r2, #4]
 8013b6c:	601a      	str	r2, [r3, #0]
}
 8013b6e:	4770      	bx	lr
 8013b70:	20001d20 	.word	0x20001d20
 8013b74:	20001df4 	.word	0x20001df4

08013b78 <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8013b78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013b7c:	b083      	sub	sp, #12
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013b7e:	f06f 4840 	mvn.w	r8, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8013b82:	460f      	mov	r7, r1
 8013b84:	4601      	mov	r1, r0
 8013b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013b88:	4490      	add	r8, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8013b8a:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8013b8e:	461a      	mov	r2, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013b90:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8013b92:	eb04 0488 	add.w	r4, r4, r8, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013b96:	f024 0807 	bic.w	r8, r4, #7
	if( pcName != NULL )
 8013b9a:	2f00      	cmp	r7, #0
 8013b9c:	d035      	beq.n	8013c0a <prvInitialiseNewTask.isra.0+0x92>
 8013b9e:	1e7c      	subs	r4, r7, #1
 8013ba0:	f105 0633 	add.w	r6, r5, #51	; 0x33
 8013ba4:	370f      	adds	r7, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013ba6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013baa:	f806 3f01 	strb.w	r3, [r6, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8013bae:	7820      	ldrb	r0, [r4, #0]
 8013bb0:	b108      	cbz	r0, 8013bb6 <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013bb2:	42bc      	cmp	r4, r7
 8013bb4:	d1f7      	bne.n	8013ba6 <prvInitialiseNewTask.isra.0+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013bbc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxNewTCB->uxMutexesHeld = 0;
 8013bbe:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013bc0:	1d28      	adds	r0, r5, #4
 8013bc2:	2c06      	cmp	r4, #6
 8013bc4:	bf28      	it	cs
 8013bc6:	2406      	movcs	r4, #6
	pxNewTCB->uxPriority = uxPriority;
 8013bc8:	62ec      	str	r4, [r5, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8013bca:	e9c5 4611 	strd	r4, r6, [r5, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bce:	f1c4 0407 	rsb	r4, r4, #7
 8013bd2:	e9cd 1200 	strd	r1, r2, [sp]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013bd6:	f7ff f939 	bl	8012e4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013bda:	f105 0018 	add.w	r0, r5, #24
 8013bde:	f7ff f935 	bl	8012e4c <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8013be2:	64ee      	str	r6, [r5, #76]	; 0x4c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013be4:	9a01      	ldr	r2, [sp, #4]
 8013be6:	4640      	mov	r0, r8
 8013be8:	9900      	ldr	r1, [sp, #0]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bea:	61ac      	str	r4, [r5, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013bec:	f885 6050 	strb.w	r6, [r5, #80]	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013bf0:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013bf2:	626d      	str	r5, [r5, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013bf4:	f001 f884 	bl	8014d00 <pxPortInitialiseStack>
 8013bf8:	6028      	str	r0, [r5, #0]
	if( pxCreatedTask != NULL )
 8013bfa:	f1b9 0f00 	cmp.w	r9, #0
 8013bfe:	d001      	beq.n	8013c04 <prvInitialiseNewTask.isra.0+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013c00:	f8c9 5000 	str.w	r5, [r9]
}
 8013c04:	b003      	add	sp, #12
 8013c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013c0a:	f885 7034 	strb.w	r7, [r5, #52]	; 0x34
 8013c0e:	e7d5      	b.n	8013bbc <prvInitialiseNewTask.isra.0+0x44>

08013c10 <prvDeleteTCB>:
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013c10:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8013c14:	b173      	cbz	r3, 8013c34 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013c16:	2b01      	cmp	r3, #1
 8013c18:	d017      	beq.n	8013c4a <prvDeleteTCB+0x3a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013c1a:	2b02      	cmp	r3, #2
 8013c1c:	d014      	beq.n	8013c48 <prvDeleteTCB+0x38>
	__asm volatile
 8013c1e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013c22:	b672      	cpsid	i
 8013c24:	f383 8811 	msr	BASEPRI, r3
 8013c28:	f3bf 8f6f 	isb	sy
 8013c2c:	f3bf 8f4f 	dsb	sy
 8013c30:	b662      	cpsie	i
 8013c32:	e7fe      	b.n	8013c32 <prvDeleteTCB+0x22>
	{
 8013c34:	b510      	push	{r4, lr}
 8013c36:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 8013c38:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8013c3a:	f001 fa97 	bl	801516c <vPortFree>
				vPortFree( pxTCB );
 8013c3e:	4620      	mov	r0, r4
	}
 8013c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8013c44:	f001 ba92 	b.w	801516c <vPortFree>
 8013c48:	4770      	bx	lr
				vPortFree( pxTCB );
 8013c4a:	f001 ba8f 	b.w	801516c <vPortFree>
 8013c4e:	bf00      	nop

08013c50 <prvIdleTask>:
{
 8013c50:	b580      	push	{r7, lr}
 8013c52:	4c16      	ldr	r4, [pc, #88]	; (8013cac <prvIdleTask+0x5c>)
				taskYIELD();
 8013c54:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8013c58:	4f15      	ldr	r7, [pc, #84]	; (8013cb0 <prvIdleTask+0x60>)
 8013c5a:	4d16      	ldr	r5, [pc, #88]	; (8013cb4 <prvIdleTask+0x64>)
 8013c5c:	4e16      	ldr	r6, [pc, #88]	; (8013cb8 <prvIdleTask+0x68>)
 8013c5e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8013cbc <prvIdleTask+0x6c>
 8013c62:	e013      	b.n	8013c8c <prvIdleTask+0x3c>
			taskENTER_CRITICAL();
 8013c64:	f001 f876 	bl	8014d54 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013c6e:	f10a 0004 	add.w	r0, sl, #4
 8013c72:	f7ff f917 	bl	8012ea4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013c76:	682b      	ldr	r3, [r5, #0]
 8013c78:	3b01      	subs	r3, #1
 8013c7a:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013c7c:	6823      	ldr	r3, [r4, #0]
 8013c7e:	3b01      	subs	r3, #1
 8013c80:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8013c82:	f001 f88d 	bl	8014da0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8013c86:	4650      	mov	r0, sl
 8013c88:	f7ff ffc2 	bl	8013c10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013c8c:	6823      	ldr	r3, [r4, #0]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d1e8      	bne.n	8013c64 <prvIdleTask+0x14>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013c92:	6833      	ldr	r3, [r6, #0]
 8013c94:	2b01      	cmp	r3, #1
 8013c96:	d905      	bls.n	8013ca4 <prvIdleTask+0x54>
				taskYIELD();
 8013c98:	f8c8 9000 	str.w	r9, [r8]
 8013c9c:	f3bf 8f4f 	dsb	sy
 8013ca0:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8013ca4:	f7ec ff88 	bl	8000bb8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8013ca8:	e7f0      	b.n	8013c8c <prvIdleTask+0x3c>
 8013caa:	bf00      	nop
 8013cac:	20001db8 	.word	0x20001db8
 8013cb0:	20001e28 	.word	0x20001e28
 8013cb4:	20001db4 	.word	0x20001db4
 8013cb8:	20001d28 	.word	0x20001d28
 8013cbc:	e000ed04 	.word	0xe000ed04

08013cc0 <xTaskCreateStatic>:
	{
 8013cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013cc2:	b087      	sub	sp, #28
 8013cc4:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8013cc8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 8013cca:	b1dd      	cbz	r5, 8013d04 <xTaskCreateStatic+0x44>
		configASSERT( pxTaskBuffer != NULL );
 8013ccc:	b17c      	cbz	r4, 8013cee <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8013cce:	2754      	movs	r7, #84	; 0x54
 8013cd0:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013cd2:	9f05      	ldr	r7, [sp, #20]
 8013cd4:	2f54      	cmp	r7, #84	; 0x54
 8013cd6:	d020      	beq.n	8013d1a <xTaskCreateStatic+0x5a>
 8013cd8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013cdc:	b672      	cpsid	i
 8013cde:	f383 8811 	msr	BASEPRI, r3
 8013ce2:	f3bf 8f6f 	isb	sy
 8013ce6:	f3bf 8f4f 	dsb	sy
 8013cea:	b662      	cpsie	i
 8013cec:	e7fe      	b.n	8013cec <xTaskCreateStatic+0x2c>
 8013cee:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013cf2:	b672      	cpsid	i
 8013cf4:	f383 8811 	msr	BASEPRI, r3
 8013cf8:	f3bf 8f6f 	isb	sy
 8013cfc:	f3bf 8f4f 	dsb	sy
 8013d00:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8013d02:	e7fe      	b.n	8013d02 <xTaskCreateStatic+0x42>
 8013d04:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013d08:	b672      	cpsid	i
 8013d0a:	f383 8811 	msr	BASEPRI, r3
 8013d0e:	f3bf 8f6f 	isb	sy
 8013d12:	f3bf 8f4f 	dsb	sy
 8013d16:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8013d18:	e7fe      	b.n	8013d18 <xTaskCreateStatic+0x58>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013d1a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013d1c:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013d1e:	ad04      	add	r5, sp, #16
 8013d20:	9402      	str	r4, [sp, #8]
 8013d22:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013d24:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013d28:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013d2a:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013d2c:	f7ff ff24 	bl	8013b78 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013d30:	4620      	mov	r0, r4
 8013d32:	f7ff fe37 	bl	80139a4 <prvAddNewTaskToReadyList>
	}
 8013d36:	9804      	ldr	r0, [sp, #16]
 8013d38:	b007      	add	sp, #28
 8013d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013d3c <xTaskCreate>:
	{
 8013d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013d40:	4607      	mov	r7, r0
 8013d42:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013d44:	0090      	lsls	r0, r2, #2
	{
 8013d46:	4615      	mov	r5, r2
 8013d48:	4688      	mov	r8, r1
 8013d4a:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013d4c:	f001 f970 	bl	8015030 <pvPortMalloc>
			if( pxStack != NULL )
 8013d50:	b1e0      	cbz	r0, 8013d8c <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013d52:	4604      	mov	r4, r0
 8013d54:	2054      	movs	r0, #84	; 0x54
 8013d56:	f001 f96b 	bl	8015030 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8013d5a:	4606      	mov	r6, r0
 8013d5c:	b1d8      	cbz	r0, 8013d96 <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 8013d5e:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013d60:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013d64:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8013d66:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013d68:	f886 c051 	strb.w	ip, [r6, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013d6c:	462a      	mov	r2, r5
 8013d6e:	9401      	str	r4, [sp, #4]
 8013d70:	4641      	mov	r1, r8
 8013d72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8013d74:	4638      	mov	r0, r7
 8013d76:	9602      	str	r6, [sp, #8]
 8013d78:	9400      	str	r4, [sp, #0]
 8013d7a:	f7ff fefd 	bl	8013b78 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013d7e:	4630      	mov	r0, r6
 8013d80:	f7ff fe10 	bl	80139a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013d84:	2001      	movs	r0, #1
	}
 8013d86:	b005      	add	sp, #20
 8013d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013d8c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8013d90:	b005      	add	sp, #20
 8013d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8013d96:	4620      	mov	r0, r4
 8013d98:	f001 f9e8 	bl	801516c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8013da0:	e7f1      	b.n	8013d86 <xTaskCreate+0x4a>
 8013da2:	bf00      	nop

08013da4 <vTaskStartScheduler>:
{
 8013da4:	b530      	push	{r4, r5, lr}
 8013da6:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013da8:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013daa:	aa07      	add	r2, sp, #28
 8013dac:	a906      	add	r1, sp, #24
 8013dae:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013db0:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013db4:	f7ec ff06 	bl	8000bc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013db8:	9905      	ldr	r1, [sp, #20]
 8013dba:	9a06      	ldr	r2, [sp, #24]
 8013dbc:	4623      	mov	r3, r4
 8013dbe:	4818      	ldr	r0, [pc, #96]	; (8013e20 <vTaskStartScheduler+0x7c>)
 8013dc0:	9400      	str	r4, [sp, #0]
 8013dc2:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8013dc6:	9a07      	ldr	r2, [sp, #28]
 8013dc8:	4916      	ldr	r1, [pc, #88]	; (8013e24 <vTaskStartScheduler+0x80>)
 8013dca:	f7ff ff79 	bl	8013cc0 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8013dce:	b1b8      	cbz	r0, 8013e00 <vTaskStartScheduler+0x5c>
			xReturn = xTimerCreateTimerTask();
 8013dd0:	f000 fd48 	bl	8014864 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8013dd4:	2801      	cmp	r0, #1
 8013dd6:	d115      	bne.n	8013e04 <vTaskStartScheduler+0x60>
 8013dd8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013ddc:	b672      	cpsid	i
 8013dde:	f383 8811 	msr	BASEPRI, r3
 8013de2:	f3bf 8f6f 	isb	sy
 8013de6:	f3bf 8f4f 	dsb	sy
 8013dea:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8013dec:	490e      	ldr	r1, [pc, #56]	; (8013e28 <vTaskStartScheduler+0x84>)
 8013dee:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 8013df2:	4a0e      	ldr	r2, [pc, #56]	; (8013e2c <vTaskStartScheduler+0x88>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013df4:	4b0e      	ldr	r3, [pc, #56]	; (8013e30 <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8013df6:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8013df8:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013dfa:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8013dfc:	f001 f850 	bl	8014ea0 <xPortStartScheduler>
}
 8013e00:	b009      	add	sp, #36	; 0x24
 8013e02:	bd30      	pop	{r4, r5, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013e04:	3001      	adds	r0, #1
 8013e06:	d1fb      	bne.n	8013e00 <vTaskStartScheduler+0x5c>
 8013e08:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013e0c:	b672      	cpsid	i
 8013e0e:	f383 8811 	msr	BASEPRI, r3
 8013e12:	f3bf 8f6f 	isb	sy
 8013e16:	f3bf 8f4f 	dsb	sy
 8013e1a:	b662      	cpsie	i
 8013e1c:	e7fe      	b.n	8013e1c <vTaskStartScheduler+0x78>
 8013e1e:	bf00      	nop
 8013e20:	08013c51 	.word	0x08013c51
 8013e24:	08028f20 	.word	0x08028f20
 8013e28:	20001df4 	.word	0x20001df4
 8013e2c:	20001e10 	.word	0x20001e10
 8013e30:	20001e3c 	.word	0x20001e3c

08013e34 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8013e34:	4a02      	ldr	r2, [pc, #8]	; (8013e40 <vTaskSuspendAll+0xc>)
 8013e36:	6813      	ldr	r3, [r2, #0]
 8013e38:	3301      	adds	r3, #1
 8013e3a:	6013      	str	r3, [r2, #0]
}
 8013e3c:	4770      	bx	lr
 8013e3e:	bf00      	nop
 8013e40:	20001dc0 	.word	0x20001dc0

08013e44 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8013e44:	4b01      	ldr	r3, [pc, #4]	; (8013e4c <xTaskGetTickCount+0x8>)
 8013e46:	6818      	ldr	r0, [r3, #0]
}
 8013e48:	4770      	bx	lr
 8013e4a:	bf00      	nop
 8013e4c:	20001e3c 	.word	0x20001e3c

08013e50 <xTaskGetTickCountFromISR>:
{
 8013e50:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013e52:	f001 f88b 	bl	8014f6c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8013e56:	4b01      	ldr	r3, [pc, #4]	; (8013e5c <xTaskGetTickCountFromISR+0xc>)
 8013e58:	6818      	ldr	r0, [r3, #0]
}
 8013e5a:	bd08      	pop	{r3, pc}
 8013e5c:	20001e3c 	.word	0x20001e3c

08013e60 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e60:	4b4d      	ldr	r3, [pc, #308]	; (8013f98 <xTaskIncrementTick+0x138>)
 8013e62:	681b      	ldr	r3, [r3, #0]
{
 8013e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e68:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d14d      	bne.n	8013f0a <xTaskIncrementTick+0xaa>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013e6e:	4b4b      	ldr	r3, [pc, #300]	; (8013f9c <xTaskIncrementTick+0x13c>)
 8013e70:	681e      	ldr	r6, [r3, #0]
 8013e72:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8013e74:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013e76:	2e00      	cmp	r6, #0
 8013e78:	d055      	beq.n	8013f26 <xTaskIncrementTick+0xc6>
 8013e7a:	4d49      	ldr	r5, [pc, #292]	; (8013fa0 <xTaskIncrementTick+0x140>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013e7c:	682b      	ldr	r3, [r5, #0]
 8013e7e:	42b3      	cmp	r3, r6
 8013e80:	d866      	bhi.n	8013f50 <xTaskIncrementTick+0xf0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013e82:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8013fb0 <xTaskIncrementTick+0x150>
 8013e86:	f8d9 3000 	ldr.w	r3, [r9]
 8013e8a:	681c      	ldr	r4, [r3, #0]
 8013e8c:	2c00      	cmp	r4, #0
 8013e8e:	d079      	beq.n	8013f84 <xTaskIncrementTick+0x124>
BaseType_t xSwitchRequired = pdFALSE;
 8013e90:	2400      	movs	r4, #0
 8013e92:	4f44      	ldr	r7, [pc, #272]	; (8013fa4 <xTaskIncrementTick+0x144>)
 8013e94:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8013fbc <xTaskIncrementTick+0x15c>
					prvAddTaskToReadyList( pxTCB );
 8013e98:	f8df a124 	ldr.w	sl, [pc, #292]	; 8013fc0 <xTaskIncrementTick+0x160>
 8013e9c:	e027      	b.n	8013eee <xTaskIncrementTick+0x8e>
 8013e9e:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013ea0:	f7ff f800 	bl	8012ea4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013ea4:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013ea8:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013eac:	9901      	ldr	r1, [sp, #4]
 8013eae:	b112      	cbz	r2, 8013eb6 <xTaskIncrementTick+0x56>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013eb0:	f7fe fff8 	bl	8012ea4 <uxListRemove>
 8013eb4:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8013eb6:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8013eba:	2201      	movs	r2, #1
 8013ebc:	f8da 3000 	ldr.w	r3, [sl]
 8013ec0:	4082      	lsls	r2, r0
 8013ec2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8013ec6:	431a      	orrs	r2, r3
 8013ec8:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8013ecc:	f8ca 2000 	str.w	r2, [sl]
 8013ed0:	f7fe ffc0 	bl	8012e54 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013ed4:	f8d8 2000 	ldr.w	r2, [r8]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013ed8:	f8d9 0000 	ldr.w	r0, [r9]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013edc:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
 8013ee0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013ee2:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 8013ee4:	4291      	cmp	r1, r2
 8013ee6:	bf28      	it	cs
 8013ee8:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d04d      	beq.n	8013f8a <xTaskIncrementTick+0x12a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013eee:	f8d9 3000 	ldr.w	r3, [r9]
 8013ef2:	68db      	ldr	r3, [r3, #12]
 8013ef4:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013ef8:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013efc:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8013f00:	4296      	cmp	r6, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013f02:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8013f04:	d2cb      	bcs.n	8013e9e <xTaskIncrementTick+0x3e>
						xNextTaskUnblockTime = xItemValue;
 8013f06:	602a      	str	r2, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013f08:	e026      	b.n	8013f58 <xTaskIncrementTick+0xf8>
		++uxPendedTicks;
 8013f0a:	4a27      	ldr	r2, [pc, #156]	; (8013fa8 <xTaskIncrementTick+0x148>)
BaseType_t xSwitchRequired = pdFALSE;
 8013f0c:	2400      	movs	r4, #0
		++uxPendedTicks;
 8013f0e:	6813      	ldr	r3, [r2, #0]
 8013f10:	3301      	adds	r3, #1
 8013f12:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8013f14:	4b25      	ldr	r3, [pc, #148]	; (8013fac <xTaskIncrementTick+0x14c>)
 8013f16:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8013f18:	2b00      	cmp	r3, #0
}
 8013f1a:	bf0c      	ite	eq
 8013f1c:	4620      	moveq	r0, r4
 8013f1e:	2001      	movne	r0, #1
 8013f20:	b003      	add	sp, #12
 8013f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8013f26:	4b22      	ldr	r3, [pc, #136]	; (8013fb0 <xTaskIncrementTick+0x150>)
 8013f28:	681a      	ldr	r2, [r3, #0]
 8013f2a:	6812      	ldr	r2, [r2, #0]
 8013f2c:	b9fa      	cbnz	r2, 8013f6e <xTaskIncrementTick+0x10e>
 8013f2e:	4a21      	ldr	r2, [pc, #132]	; (8013fb4 <xTaskIncrementTick+0x154>)
 8013f30:	6818      	ldr	r0, [r3, #0]
 8013f32:	4921      	ldr	r1, [pc, #132]	; (8013fb8 <xTaskIncrementTick+0x158>)
 8013f34:	6814      	ldr	r4, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8013f36:	4d1a      	ldr	r5, [pc, #104]	; (8013fa0 <xTaskIncrementTick+0x140>)
			taskSWITCH_DELAYED_LISTS();
 8013f38:	601c      	str	r4, [r3, #0]
 8013f3a:	6010      	str	r0, [r2, #0]
 8013f3c:	680a      	ldr	r2, [r1, #0]
 8013f3e:	3201      	adds	r2, #1
 8013f40:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013f42:	681b      	ldr	r3, [r3, #0]
 8013f44:	681b      	ldr	r3, [r3, #0]
 8013f46:	bb23      	cbnz	r3, 8013f92 <xTaskIncrementTick+0x132>
		xNextTaskUnblockTime = portMAX_DELAY;
 8013f48:	f04f 33ff 	mov.w	r3, #4294967295
 8013f4c:	602b      	str	r3, [r5, #0]
 8013f4e:	e795      	b.n	8013e7c <xTaskIncrementTick+0x1c>
BaseType_t xSwitchRequired = pdFALSE;
 8013f50:	2400      	movs	r4, #0
 8013f52:	4f14      	ldr	r7, [pc, #80]	; (8013fa4 <xTaskIncrementTick+0x144>)
 8013f54:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8013fbc <xTaskIncrementTick+0x15c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013f58:	f8d8 3000 	ldr.w	r3, [r8]
 8013f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8013f62:	009b      	lsls	r3, r3, #2
 8013f64:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8013f66:	2b02      	cmp	r3, #2
 8013f68:	bf28      	it	cs
 8013f6a:	2401      	movcs	r4, #1
 8013f6c:	e7d2      	b.n	8013f14 <xTaskIncrementTick+0xb4>
 8013f6e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013f72:	b672      	cpsid	i
 8013f74:	f383 8811 	msr	BASEPRI, r3
 8013f78:	f3bf 8f6f 	isb	sy
 8013f7c:	f3bf 8f4f 	dsb	sy
 8013f80:	b662      	cpsie	i
			taskSWITCH_DELAYED_LISTS();
 8013f82:	e7fe      	b.n	8013f82 <xTaskIncrementTick+0x122>
 8013f84:	4f07      	ldr	r7, [pc, #28]	; (8013fa4 <xTaskIncrementTick+0x144>)
 8013f86:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8013fbc <xTaskIncrementTick+0x15c>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8013f8e:	602b      	str	r3, [r5, #0]
					break;
 8013f90:	e7e2      	b.n	8013f58 <xTaskIncrementTick+0xf8>
 8013f92:	f7ff fde5 	bl	8013b60 <prvResetNextTaskUnblockTime.part.0>
 8013f96:	e771      	b.n	8013e7c <xTaskIncrementTick+0x1c>
 8013f98:	20001dc0 	.word	0x20001dc0
 8013f9c:	20001e3c 	.word	0x20001e3c
 8013fa0:	20001df4 	.word	0x20001df4
 8013fa4:	20001d28 	.word	0x20001d28
 8013fa8:	20001dbc 	.word	0x20001dbc
 8013fac:	20001e40 	.word	0x20001e40
 8013fb0:	20001d20 	.word	0x20001d20
 8013fb4:	20001d24 	.word	0x20001d24
 8013fb8:	20001df8 	.word	0x20001df8
 8013fbc:	20001d1c 	.word	0x20001d1c
 8013fc0:	20001dc8 	.word	0x20001dc8

08013fc4 <xTaskResumeAll>:
{
 8013fc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8013fc8:	4c3a      	ldr	r4, [pc, #232]	; (80140b4 <xTaskResumeAll+0xf0>)
 8013fca:	6823      	ldr	r3, [r4, #0]
 8013fcc:	b953      	cbnz	r3, 8013fe4 <xTaskResumeAll+0x20>
 8013fce:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013fd2:	b672      	cpsid	i
 8013fd4:	f383 8811 	msr	BASEPRI, r3
 8013fd8:	f3bf 8f6f 	isb	sy
 8013fdc:	f3bf 8f4f 	dsb	sy
 8013fe0:	b662      	cpsie	i
 8013fe2:	e7fe      	b.n	8013fe2 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8013fe4:	f000 feb6 	bl	8014d54 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8013fe8:	6823      	ldr	r3, [r4, #0]
 8013fea:	3b01      	subs	r3, #1
 8013fec:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013fee:	6823      	ldr	r3, [r4, #0]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d13c      	bne.n	801406e <xTaskResumeAll+0xaa>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013ff4:	4b30      	ldr	r3, [pc, #192]	; (80140b8 <xTaskResumeAll+0xf4>)
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d038      	beq.n	801406e <xTaskResumeAll+0xaa>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013ffc:	4e2f      	ldr	r6, [pc, #188]	; (80140bc <xTaskResumeAll+0xf8>)
 8013ffe:	6833      	ldr	r3, [r6, #0]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d03a      	beq.n	801407a <xTaskResumeAll+0xb6>
 8014004:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80140d4 <xTaskResumeAll+0x110>
					prvAddTaskToReadyList( pxTCB );
 8014008:	2701      	movs	r7, #1
 801400a:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80140d8 <xTaskResumeAll+0x114>
 801400e:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 80140dc <xTaskResumeAll+0x118>
 8014012:	4d2b      	ldr	r5, [pc, #172]	; (80140c0 <xTaskResumeAll+0xfc>)
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014014:	68f3      	ldr	r3, [r6, #12]
 8014016:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014018:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801401c:	f104 0018 	add.w	r0, r4, #24
 8014020:	f7fe ff40 	bl	8012ea4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014024:	4658      	mov	r0, fp
 8014026:	f7fe ff3d 	bl	8012ea4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801402a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801402c:	f8d8 2000 	ldr.w	r2, [r8]
 8014030:	4659      	mov	r1, fp
 8014032:	fa07 f300 	lsl.w	r3, r7, r0
 8014036:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801403a:	4313      	orrs	r3, r2
 801403c:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8014040:	f8c8 3000 	str.w	r3, [r8]
 8014044:	f7fe ff06 	bl	8012e54 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014048:	f8da 3000 	ldr.w	r3, [sl]
 801404c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014050:	429a      	cmp	r2, r3
 8014052:	d300      	bcc.n	8014056 <xTaskResumeAll+0x92>
						xYieldPending = pdTRUE;
 8014054:	602f      	str	r7, [r5, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014056:	6833      	ldr	r3, [r6, #0]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d1db      	bne.n	8014014 <xTaskResumeAll+0x50>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801405c:	4b19      	ldr	r3, [pc, #100]	; (80140c4 <xTaskResumeAll+0x100>)
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	681b      	ldr	r3, [r3, #0]
 8014062:	bb1b      	cbnz	r3, 80140ac <xTaskResumeAll+0xe8>
		xNextTaskUnblockTime = portMAX_DELAY;
 8014064:	4b18      	ldr	r3, [pc, #96]	; (80140c8 <xTaskResumeAll+0x104>)
 8014066:	f04f 32ff 	mov.w	r2, #4294967295
 801406a:	601a      	str	r2, [r3, #0]
 801406c:	e006      	b.n	801407c <xTaskResumeAll+0xb8>
BaseType_t xAlreadyYielded = pdFALSE;
 801406e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8014070:	f000 fe96 	bl	8014da0 <vPortExitCritical>
}
 8014074:	4620      	mov	r0, r4
 8014076:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801407a:	4d11      	ldr	r5, [pc, #68]	; (80140c0 <xTaskResumeAll+0xfc>)
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801407c:	4e13      	ldr	r6, [pc, #76]	; (80140cc <xTaskResumeAll+0x108>)
 801407e:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8014080:	b13c      	cbz	r4, 8014092 <xTaskResumeAll+0xce>
								xYieldPending = pdTRUE;
 8014082:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8014084:	f7ff feec 	bl	8013e60 <xTaskIncrementTick>
 8014088:	b100      	cbz	r0, 801408c <xTaskResumeAll+0xc8>
								xYieldPending = pdTRUE;
 801408a:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801408c:	3c01      	subs	r4, #1
 801408e:	d1f9      	bne.n	8014084 <xTaskResumeAll+0xc0>
						uxPendedTicks = 0;
 8014090:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8014092:	682b      	ldr	r3, [r5, #0]
 8014094:	2b00      	cmp	r3, #0
 8014096:	d0ea      	beq.n	801406e <xTaskResumeAll+0xaa>
					taskYIELD_IF_USING_PREEMPTION();
 8014098:	4b0d      	ldr	r3, [pc, #52]	; (80140d0 <xTaskResumeAll+0x10c>)
 801409a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801409e:	601a      	str	r2, [r3, #0]
 80140a0:	f3bf 8f4f 	dsb	sy
 80140a4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80140a8:	2401      	movs	r4, #1
 80140aa:	e7e1      	b.n	8014070 <xTaskResumeAll+0xac>
 80140ac:	f7ff fd58 	bl	8013b60 <prvResetNextTaskUnblockTime.part.0>
 80140b0:	e7e4      	b.n	801407c <xTaskResumeAll+0xb8>
 80140b2:	bf00      	nop
 80140b4:	20001dc0 	.word	0x20001dc0
 80140b8:	20001db4 	.word	0x20001db4
 80140bc:	20001dfc 	.word	0x20001dfc
 80140c0:	20001e40 	.word	0x20001e40
 80140c4:	20001d20 	.word	0x20001d20
 80140c8:	20001df4 	.word	0x20001df4
 80140cc:	20001dbc 	.word	0x20001dbc
 80140d0:	e000ed04 	.word	0xe000ed04
 80140d4:	20001dc8 	.word	0x20001dc8
 80140d8:	20001d28 	.word	0x20001d28
 80140dc:	20001d1c 	.word	0x20001d1c

080140e0 <vTaskDelay>:
	{
 80140e0:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80140e2:	b1a8      	cbz	r0, 8014110 <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 80140e4:	4b0f      	ldr	r3, [pc, #60]	; (8014124 <vTaskDelay+0x44>)
 80140e6:	6819      	ldr	r1, [r3, #0]
 80140e8:	b151      	cbz	r1, 8014100 <vTaskDelay+0x20>
 80140ea:	f04f 0330 	mov.w	r3, #48	; 0x30
 80140ee:	b672      	cpsid	i
 80140f0:	f383 8811 	msr	BASEPRI, r3
 80140f4:	f3bf 8f6f 	isb	sy
 80140f8:	f3bf 8f4f 	dsb	sy
 80140fc:	b662      	cpsie	i
 80140fe:	e7fe      	b.n	80140fe <vTaskDelay+0x1e>
	++uxSchedulerSuspended;
 8014100:	681a      	ldr	r2, [r3, #0]
 8014102:	3201      	adds	r2, #1
 8014104:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014106:	f7ff fce7 	bl	8013ad8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 801410a:	f7ff ff5b 	bl	8013fc4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 801410e:	b938      	cbnz	r0, 8014120 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8014110:	4b05      	ldr	r3, [pc, #20]	; (8014128 <vTaskDelay+0x48>)
 8014112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014116:	601a      	str	r2, [r3, #0]
 8014118:	f3bf 8f4f 	dsb	sy
 801411c:	f3bf 8f6f 	isb	sy
	}
 8014120:	bd08      	pop	{r3, pc}
 8014122:	bf00      	nop
 8014124:	20001dc0 	.word	0x20001dc0
 8014128:	e000ed04 	.word	0xe000ed04

0801412c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801412c:	4b1e      	ldr	r3, [pc, #120]	; (80141a8 <vTaskSwitchContext+0x7c>)
 801412e:	681b      	ldr	r3, [r3, #0]
 8014130:	b11b      	cbz	r3, 801413a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8014132:	4b1e      	ldr	r3, [pc, #120]	; (80141ac <vTaskSwitchContext+0x80>)
 8014134:	2201      	movs	r2, #1
 8014136:	601a      	str	r2, [r3, #0]
 8014138:	4770      	bx	lr
		xYieldPending = pdFALSE;
 801413a:	4a1c      	ldr	r2, [pc, #112]	; (80141ac <vTaskSwitchContext+0x80>)
{
 801413c:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
 801413e:	4c1c      	ldr	r4, [pc, #112]	; (80141b0 <vTaskSwitchContext+0x84>)
		xYieldPending = pdFALSE;
 8014140:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8014142:	6822      	ldr	r2, [r4, #0]
 8014144:	6823      	ldr	r3, [r4, #0]
 8014146:	6812      	ldr	r2, [r2, #0]
 8014148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801414a:	429a      	cmp	r2, r3
 801414c:	d923      	bls.n	8014196 <vTaskSwitchContext+0x6a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801414e:	4b19      	ldr	r3, [pc, #100]	; (80141b4 <vTaskSwitchContext+0x88>)
 8014150:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8014152:	fab3 f383 	clz	r3, r3
 8014156:	b2db      	uxtb	r3, r3
 8014158:	4a17      	ldr	r2, [pc, #92]	; (80141b8 <vTaskSwitchContext+0x8c>)
 801415a:	f1c3 031f 	rsb	r3, r3, #31
 801415e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014162:	0099      	lsls	r1, r3, #2
 8014164:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014168:	5850      	ldr	r0, [r2, r1]
 801416a:	b950      	cbnz	r0, 8014182 <vTaskSwitchContext+0x56>
	__asm volatile
 801416c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014170:	b672      	cpsid	i
 8014172:	f383 8811 	msr	BASEPRI, r3
 8014176:	f3bf 8f6f 	isb	sy
 801417a:	f3bf 8f4f 	dsb	sy
 801417e:	b662      	cpsie	i
 8014180:	e7fe      	b.n	8014180 <vTaskSwitchContext+0x54>
 8014182:	6858      	ldr	r0, [r3, #4]
 8014184:	3108      	adds	r1, #8
 8014186:	4411      	add	r1, r2
 8014188:	6842      	ldr	r2, [r0, #4]
 801418a:	428a      	cmp	r2, r1
 801418c:	605a      	str	r2, [r3, #4]
 801418e:	d008      	beq.n	80141a2 <vTaskSwitchContext+0x76>
 8014190:	68d3      	ldr	r3, [r2, #12]
 8014192:	6023      	str	r3, [r4, #0]
}
 8014194:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8014196:	6820      	ldr	r0, [r4, #0]
 8014198:	6821      	ldr	r1, [r4, #0]
 801419a:	3134      	adds	r1, #52	; 0x34
 801419c:	f7ec fd0e 	bl	8000bbc <vApplicationStackOverflowHook>
 80141a0:	e7d5      	b.n	801414e <vTaskSwitchContext+0x22>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141a2:	6852      	ldr	r2, [r2, #4]
 80141a4:	605a      	str	r2, [r3, #4]
 80141a6:	e7f3      	b.n	8014190 <vTaskSwitchContext+0x64>
 80141a8:	20001dc0 	.word	0x20001dc0
 80141ac:	20001e40 	.word	0x20001e40
 80141b0:	20001d1c 	.word	0x20001d1c
 80141b4:	20001dc8 	.word	0x20001dc8
 80141b8:	20001d28 	.word	0x20001d28

080141bc <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80141bc:	b160      	cbz	r0, 80141d8 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80141be:	4b0c      	ldr	r3, [pc, #48]	; (80141f0 <vTaskPlaceOnEventList+0x34>)
{
 80141c0:	b510      	push	{r4, lr}
 80141c2:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80141c4:	6819      	ldr	r1, [r3, #0]
 80141c6:	3118      	adds	r1, #24
 80141c8:	f7fe fe54 	bl	8012e74 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80141cc:	4620      	mov	r0, r4
 80141ce:	2101      	movs	r1, #1
}
 80141d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80141d4:	f7ff bc80 	b.w	8013ad8 <prvAddCurrentTaskToDelayedList>
 80141d8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80141dc:	b672      	cpsid	i
 80141de:	f383 8811 	msr	BASEPRI, r3
 80141e2:	f3bf 8f6f 	isb	sy
 80141e6:	f3bf 8f4f 	dsb	sy
 80141ea:	b662      	cpsie	i
	configASSERT( pxEventList );
 80141ec:	e7fe      	b.n	80141ec <vTaskPlaceOnEventList+0x30>
 80141ee:	bf00      	nop
 80141f0:	20001d1c 	.word	0x20001d1c

080141f4 <vTaskPlaceOnEventListRestricted>:
	{
 80141f4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80141f6:	b180      	cbz	r0, 801421a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80141f8:	4b0d      	ldr	r3, [pc, #52]	; (8014230 <vTaskPlaceOnEventListRestricted+0x3c>)
 80141fa:	460d      	mov	r5, r1
 80141fc:	4614      	mov	r4, r2
 80141fe:	6819      	ldr	r1, [r3, #0]
 8014200:	3118      	adds	r1, #24
 8014202:	f7fe fe27 	bl	8012e54 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8014206:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014208:	4621      	mov	r1, r4
 801420a:	bf0c      	ite	eq
 801420c:	4628      	moveq	r0, r5
 801420e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8014212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014216:	f7ff bc5f 	b.w	8013ad8 <prvAddCurrentTaskToDelayedList>
 801421a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801421e:	b672      	cpsid	i
 8014220:	f383 8811 	msr	BASEPRI, r3
 8014224:	f3bf 8f6f 	isb	sy
 8014228:	f3bf 8f4f 	dsb	sy
 801422c:	b662      	cpsie	i
		configASSERT( pxEventList );
 801422e:	e7fe      	b.n	801422e <vTaskPlaceOnEventListRestricted+0x3a>
 8014230:	20001d1c 	.word	0x20001d1c

08014234 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014234:	68c3      	ldr	r3, [r0, #12]
{
 8014236:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014238:	68dc      	ldr	r4, [r3, #12]
{
 801423a:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 801423c:	b364      	cbz	r4, 8014298 <xTaskRemoveFromEventList+0x64>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801423e:	f104 0118 	add.w	r1, r4, #24
 8014242:	4608      	mov	r0, r1
 8014244:	9101      	str	r1, [sp, #4]
 8014246:	f7fe fe2d 	bl	8012ea4 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801424a:	4b1a      	ldr	r3, [pc, #104]	; (80142b4 <xTaskRemoveFromEventList+0x80>)
 801424c:	9901      	ldr	r1, [sp, #4]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	b16b      	cbz	r3, 801426e <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014252:	4819      	ldr	r0, [pc, #100]	; (80142b8 <xTaskRemoveFromEventList+0x84>)
 8014254:	f7fe fdfe 	bl	8012e54 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014258:	4b18      	ldr	r3, [pc, #96]	; (80142bc <xTaskRemoveFromEventList+0x88>)
 801425a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014260:	429a      	cmp	r2, r3
 8014262:	d924      	bls.n	80142ae <xTaskRemoveFromEventList+0x7a>
		xYieldPending = pdTRUE;
 8014264:	2001      	movs	r0, #1
 8014266:	4b16      	ldr	r3, [pc, #88]	; (80142c0 <xTaskRemoveFromEventList+0x8c>)
 8014268:	6018      	str	r0, [r3, #0]
}
 801426a:	b002      	add	sp, #8
 801426c:	bd70      	pop	{r4, r5, r6, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801426e:	1d21      	adds	r1, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014270:	4d14      	ldr	r5, [pc, #80]	; (80142c4 <xTaskRemoveFromEventList+0x90>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014272:	4608      	mov	r0, r1
 8014274:	9101      	str	r1, [sp, #4]
 8014276:	f7fe fe15 	bl	8012ea4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801427a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801427c:	2301      	movs	r3, #1
 801427e:	682e      	ldr	r6, [r5, #0]
 8014280:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8014284:	9901      	ldr	r1, [sp, #4]
 8014286:	4093      	lsls	r3, r2
 8014288:	4a0f      	ldr	r2, [pc, #60]	; (80142c8 <xTaskRemoveFromEventList+0x94>)
 801428a:	4333      	orrs	r3, r6
 801428c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8014290:	602b      	str	r3, [r5, #0]
 8014292:	f7fe fddf 	bl	8012e54 <vListInsertEnd>
 8014296:	e7df      	b.n	8014258 <xTaskRemoveFromEventList+0x24>
 8014298:	f04f 0330 	mov.w	r3, #48	; 0x30
 801429c:	b672      	cpsid	i
 801429e:	f383 8811 	msr	BASEPRI, r3
 80142a2:	f3bf 8f6f 	isb	sy
 80142a6:	f3bf 8f4f 	dsb	sy
 80142aa:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 80142ac:	e7fe      	b.n	80142ac <xTaskRemoveFromEventList+0x78>
		xReturn = pdFALSE;
 80142ae:	2000      	movs	r0, #0
}
 80142b0:	b002      	add	sp, #8
 80142b2:	bd70      	pop	{r4, r5, r6, pc}
 80142b4:	20001dc0 	.word	0x20001dc0
 80142b8:	20001dfc 	.word	0x20001dfc
 80142bc:	20001d1c 	.word	0x20001d1c
 80142c0:	20001e40 	.word	0x20001e40
 80142c4:	20001dc8 	.word	0x20001dc8
 80142c8:	20001d28 	.word	0x20001d28

080142cc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80142cc:	4a03      	ldr	r2, [pc, #12]	; (80142dc <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 80142ce:	4b04      	ldr	r3, [pc, #16]	; (80142e0 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80142d0:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80142d2:	681b      	ldr	r3, [r3, #0]
 80142d4:	e9c0 2300 	strd	r2, r3, [r0]
}
 80142d8:	4770      	bx	lr
 80142da:	bf00      	nop
 80142dc:	20001df8 	.word	0x20001df8
 80142e0:	20001e3c 	.word	0x20001e3c

080142e4 <xTaskCheckForTimeOut>:
{
 80142e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80142e6:	b318      	cbz	r0, 8014330 <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 80142e8:	460d      	mov	r5, r1
 80142ea:	b1b1      	cbz	r1, 801431a <xTaskCheckForTimeOut+0x36>
 80142ec:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80142ee:	f000 fd31 	bl	8014d54 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 80142f2:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 80142f4:	f8df c080 	ldr.w	ip, [pc, #128]	; 8014378 <xTaskCheckForTimeOut+0x94>
			if( *pxTicksToWait == portMAX_DELAY )
 80142f8:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 80142fa:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 80142fe:	d02f      	beq.n	8014360 <xTaskCheckForTimeOut+0x7c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014300:	4e1c      	ldr	r6, [pc, #112]	; (8014374 <xTaskCheckForTimeOut+0x90>)
 8014302:	e9d4 0200 	ldrd	r0, r2, [r4]
 8014306:	6837      	ldr	r7, [r6, #0]
 8014308:	42b8      	cmp	r0, r7
 801430a:	d01c      	beq.n	8014346 <xTaskCheckForTimeOut+0x62>
 801430c:	428a      	cmp	r2, r1
 801430e:	d81a      	bhi.n	8014346 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
 8014310:	2601      	movs	r6, #1
	taskEXIT_CRITICAL();
 8014312:	f000 fd45 	bl	8014da0 <vPortExitCritical>
}
 8014316:	4630      	mov	r0, r6
 8014318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801431a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801431e:	b672      	cpsid	i
 8014320:	f383 8811 	msr	BASEPRI, r3
 8014324:	f3bf 8f6f 	isb	sy
 8014328:	f3bf 8f4f 	dsb	sy
 801432c:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 801432e:	e7fe      	b.n	801432e <xTaskCheckForTimeOut+0x4a>
 8014330:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014334:	b672      	cpsid	i
 8014336:	f383 8811 	msr	BASEPRI, r3
 801433a:	f3bf 8f6f 	isb	sy
 801433e:	f3bf 8f4f 	dsb	sy
 8014342:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8014344:	e7fe      	b.n	8014344 <xTaskCheckForTimeOut+0x60>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014346:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014348:	42bb      	cmp	r3, r7
 801434a:	d90e      	bls.n	801436a <xTaskCheckForTimeOut+0x86>
			*pxTicksToWait -= xElapsedTime;
 801434c:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801434e:	6837      	ldr	r7, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014350:	f8dc 1000 	ldr.w	r1, [ip]
			xReturn = pdFALSE;
 8014354:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 8014356:	4413      	add	r3, r2
 8014358:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801435a:	e9c4 7100 	strd	r7, r1, [r4]
			xReturn = pdFALSE;
 801435e:	e7d8      	b.n	8014312 <xTaskCheckForTimeOut+0x2e>
				xReturn = pdFALSE;
 8014360:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8014362:	f000 fd1d 	bl	8014da0 <vPortExitCritical>
}
 8014366:	4630      	mov	r0, r6
 8014368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*pxTicksToWait = 0;
 801436a:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 801436c:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 801436e:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8014370:	e7cf      	b.n	8014312 <xTaskCheckForTimeOut+0x2e>
 8014372:	bf00      	nop
 8014374:	20001df8 	.word	0x20001df8
 8014378:	20001e3c 	.word	0x20001e3c

0801437c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 801437c:	4b01      	ldr	r3, [pc, #4]	; (8014384 <vTaskMissedYield+0x8>)
 801437e:	2201      	movs	r2, #1
 8014380:	601a      	str	r2, [r3, #0]
}
 8014382:	4770      	bx	lr
 8014384:	20001e40 	.word	0x20001e40

08014388 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8014388:	4b01      	ldr	r3, [pc, #4]	; (8014390 <xTaskGetCurrentTaskHandle+0x8>)
 801438a:	6818      	ldr	r0, [r3, #0]
	}
 801438c:	4770      	bx	lr
 801438e:	bf00      	nop
 8014390:	20001d1c 	.word	0x20001d1c

08014394 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8014394:	4b05      	ldr	r3, [pc, #20]	; (80143ac <xTaskGetSchedulerState+0x18>)
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	b133      	cbz	r3, 80143a8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801439a:	4b05      	ldr	r3, [pc, #20]	; (80143b0 <xTaskGetSchedulerState+0x1c>)
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80143a0:	bf0c      	ite	eq
 80143a2:	2002      	moveq	r0, #2
 80143a4:	2000      	movne	r0, #0
 80143a6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80143a8:	2001      	movs	r0, #1
	}
 80143aa:	4770      	bx	lr
 80143ac:	20001e10 	.word	0x20001e10
 80143b0:	20001dc0 	.word	0x20001dc0

080143b4 <xTaskPriorityInherit>:
	{
 80143b4:	b5f0      	push	{r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80143b6:	4604      	mov	r4, r0
	{
 80143b8:	b083      	sub	sp, #12
		if( pxMutexHolder != NULL )
 80143ba:	b1c8      	cbz	r0, 80143f0 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80143bc:	4d26      	ldr	r5, [pc, #152]	; (8014458 <xTaskPriorityInherit+0xa4>)
 80143be:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80143c0:	682a      	ldr	r2, [r5, #0]
 80143c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80143c4:	4293      	cmp	r3, r2
 80143c6:	d215      	bcs.n	80143f4 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80143c8:	6982      	ldr	r2, [r0, #24]
 80143ca:	2a00      	cmp	r2, #0
 80143cc:	db04      	blt.n	80143d8 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80143ce:	682a      	ldr	r2, [r5, #0]
 80143d0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80143d2:	f1c2 0207 	rsb	r2, r2, #7
 80143d6:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80143d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80143dc:	4e1f      	ldr	r6, [pc, #124]	; (801445c <xTaskPriorityInherit+0xa8>)
 80143de:	6962      	ldr	r2, [r4, #20]
 80143e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80143e4:	429a      	cmp	r2, r3
 80143e6:	d00e      	beq.n	8014406 <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80143e8:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 80143ea:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80143ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143ee:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 80143f0:	b003      	add	sp, #12
 80143f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80143f4:	682b      	ldr	r3, [r5, #0]
 80143f6:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80143f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143fa:	4298      	cmp	r0, r3
 80143fc:	bf2c      	ite	cs
 80143fe:	2000      	movcs	r0, #0
 8014400:	2001      	movcc	r0, #1
	}
 8014402:	b003      	add	sp, #12
 8014404:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014406:	1d21      	adds	r1, r4, #4
 8014408:	4608      	mov	r0, r1
 801440a:	9101      	str	r1, [sp, #4]
 801440c:	f7fe fd4a 	bl	8012ea4 <uxListRemove>
 8014410:	9901      	ldr	r1, [sp, #4]
 8014412:	b970      	cbnz	r0, 8014432 <xTaskPriorityInherit+0x7e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8014414:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8014416:	4a12      	ldr	r2, [pc, #72]	; (8014460 <xTaskPriorityInherit+0xac>)
 8014418:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 801441c:	009b      	lsls	r3, r3, #2
 801441e:	58f3      	ldr	r3, [r6, r3]
 8014420:	b943      	cbnz	r3, 8014434 <xTaskPriorityInherit+0x80>
 8014422:	2701      	movs	r7, #1
 8014424:	6813      	ldr	r3, [r2, #0]
 8014426:	fa07 f000 	lsl.w	r0, r7, r0
 801442a:	ea23 0300 	bic.w	r3, r3, r0
 801442e:	6013      	str	r3, [r2, #0]
 8014430:	e000      	b.n	8014434 <xTaskPriorityInherit+0x80>
 8014432:	4a0b      	ldr	r2, [pc, #44]	; (8014460 <xTaskPriorityInherit+0xac>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014434:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014436:	2501      	movs	r5, #1
 8014438:	6817      	ldr	r7, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801443a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801443c:	fa05 f300 	lsl.w	r3, r5, r0
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014440:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014442:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8014446:	433b      	orrs	r3, r7
 8014448:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 801444c:	6013      	str	r3, [r2, #0]
 801444e:	f7fe fd01 	bl	8012e54 <vListInsertEnd>
				xReturn = pdTRUE;
 8014452:	4628      	mov	r0, r5
 8014454:	e7cc      	b.n	80143f0 <xTaskPriorityInherit+0x3c>
 8014456:	bf00      	nop
 8014458:	20001d1c 	.word	0x20001d1c
 801445c:	20001d28 	.word	0x20001d28
 8014460:	20001dc8 	.word	0x20001dc8

08014464 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8014464:	b1e8      	cbz	r0, 80144a2 <xTaskPriorityDisinherit+0x3e>
			configASSERT( pxTCB == pxCurrentTCB );
 8014466:	4b2c      	ldr	r3, [pc, #176]	; (8014518 <xTaskPriorityDisinherit+0xb4>)
 8014468:	681b      	ldr	r3, [r3, #0]
 801446a:	4283      	cmp	r3, r0
	{
 801446c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801446e:	4604      	mov	r4, r0
 8014470:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8014472:	d00a      	beq.n	801448a <xTaskPriorityDisinherit+0x26>
 8014474:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014478:	b672      	cpsid	i
 801447a:	f383 8811 	msr	BASEPRI, r3
 801447e:	f3bf 8f6f 	isb	sy
 8014482:	f3bf 8f4f 	dsb	sy
 8014486:	b662      	cpsie	i
 8014488:	e7fe      	b.n	8014488 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 801448a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801448c:	b15b      	cbz	r3, 80144a6 <xTaskPriorityDisinherit+0x42>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801448e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8014490:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014492:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8014494:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014496:	4291      	cmp	r1, r2
 8014498:	d000      	beq.n	801449c <xTaskPriorityDisinherit+0x38>
 801449a:	b17b      	cbz	r3, 80144bc <xTaskPriorityDisinherit+0x58>
	BaseType_t xReturn = pdFALSE;
 801449c:	2000      	movs	r0, #0
	}
 801449e:	b003      	add	sp, #12
 80144a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	BaseType_t xReturn = pdFALSE;
 80144a2:	2000      	movs	r0, #0
	}
 80144a4:	4770      	bx	lr
 80144a6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80144aa:	b672      	cpsid	i
 80144ac:	f383 8811 	msr	BASEPRI, r3
 80144b0:	f3bf 8f6f 	isb	sy
 80144b4:	f3bf 8f4f 	dsb	sy
 80144b8:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 80144ba:	e7fe      	b.n	80144ba <xTaskPriorityDisinherit+0x56>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80144bc:	1d01      	adds	r1, r0, #4
 80144be:	4608      	mov	r0, r1
 80144c0:	9101      	str	r1, [sp, #4]
 80144c2:	f7fe fcef 	bl	8012ea4 <uxListRemove>
 80144c6:	9901      	ldr	r1, [sp, #4]
 80144c8:	b1b0      	cbz	r0, 80144f8 <xTaskPriorityDisinherit+0x94>
 80144ca:	4814      	ldr	r0, [pc, #80]	; (801451c <xTaskPriorityDisinherit+0xb8>)
 80144cc:	4a14      	ldr	r2, [pc, #80]	; (8014520 <xTaskPriorityDisinherit+0xbc>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80144ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 80144d0:	2501      	movs	r5, #1
 80144d2:	f8d2 c000 	ldr.w	ip, [r2]
 80144d6:	fa05 f603 	lsl.w	r6, r5, r3
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80144da:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80144de:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80144e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80144e4:	ea46 060c 	orr.w	r6, r6, ip
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80144e8:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80144ea:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80144ee:	6016      	str	r6, [r2, #0]
 80144f0:	f7fe fcb0 	bl	8012e54 <vListInsertEnd>
					xReturn = pdTRUE;
 80144f4:	4628      	mov	r0, r5
		return xReturn;
 80144f6:	e7d2      	b.n	801449e <xTaskPriorityDisinherit+0x3a>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80144f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80144fa:	4808      	ldr	r0, [pc, #32]	; (801451c <xTaskPriorityDisinherit+0xb8>)
 80144fc:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 8014500:	4a07      	ldr	r2, [pc, #28]	; (8014520 <xTaskPriorityDisinherit+0xbc>)
 8014502:	009b      	lsls	r3, r3, #2
 8014504:	58c3      	ldr	r3, [r0, r3]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d1e1      	bne.n	80144ce <xTaskPriorityDisinherit+0x6a>
 801450a:	2501      	movs	r5, #1
 801450c:	6813      	ldr	r3, [r2, #0]
 801450e:	40b5      	lsls	r5, r6
 8014510:	ea23 0305 	bic.w	r3, r3, r5
 8014514:	6013      	str	r3, [r2, #0]
 8014516:	e7da      	b.n	80144ce <xTaskPriorityDisinherit+0x6a>
 8014518:	20001d1c 	.word	0x20001d1c
 801451c:	20001d28 	.word	0x20001d28
 8014520:	20001dc8 	.word	0x20001dc8

08014524 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8014524:	b1d8      	cbz	r0, 801455e <vTaskPriorityDisinheritAfterTimeout+0x3a>
			configASSERT( pxTCB->uxMutexesHeld );
 8014526:	460b      	mov	r3, r1
 8014528:	6c81      	ldr	r1, [r0, #72]	; 0x48
	{
 801452a:	b570      	push	{r4, r5, r6, lr}
 801452c:	4604      	mov	r4, r0
 801452e:	b082      	sub	sp, #8
			configASSERT( pxTCB->uxMutexesHeld );
 8014530:	b151      	cbz	r1, 8014548 <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014532:	6c40      	ldr	r0, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014534:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014536:	4283      	cmp	r3, r0
 8014538:	bf38      	it	cc
 801453a:	4603      	movcc	r3, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801453c:	429a      	cmp	r2, r3
 801453e:	d001      	beq.n	8014544 <vTaskPriorityDisinheritAfterTimeout+0x20>
 8014540:	2901      	cmp	r1, #1
 8014542:	d00d      	beq.n	8014560 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	}
 8014544:	b002      	add	sp, #8
 8014546:	bd70      	pop	{r4, r5, r6, pc}
 8014548:	f04f 0330 	mov.w	r3, #48	; 0x30
 801454c:	b672      	cpsid	i
 801454e:	f383 8811 	msr	BASEPRI, r3
 8014552:	f3bf 8f6f 	isb	sy
 8014556:	f3bf 8f4f 	dsb	sy
 801455a:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 801455c:	e7fe      	b.n	801455c <vTaskPriorityDisinheritAfterTimeout+0x38>
 801455e:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 8014560:	4923      	ldr	r1, [pc, #140]	; (80145f0 <vTaskPriorityDisinheritAfterTimeout+0xcc>)
 8014562:	6809      	ldr	r1, [r1, #0]
 8014564:	42a1      	cmp	r1, r4
 8014566:	d025      	beq.n	80145b4 <vTaskPriorityDisinheritAfterTimeout+0x90>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014568:	69a1      	ldr	r1, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 801456a:	62e3      	str	r3, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801456c:	2900      	cmp	r1, #0
 801456e:	db02      	blt.n	8014576 <vTaskPriorityDisinheritAfterTimeout+0x52>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014570:	f1c3 0307 	rsb	r3, r3, #7
 8014574:	61a3      	str	r3, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014576:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 801457a:	4d1e      	ldr	r5, [pc, #120]	; (80145f4 <vTaskPriorityDisinheritAfterTimeout+0xd0>)
 801457c:	6961      	ldr	r1, [r4, #20]
 801457e:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8014582:	4299      	cmp	r1, r3
 8014584:	d1de      	bne.n	8014544 <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014586:	1d21      	adds	r1, r4, #4
 8014588:	4608      	mov	r0, r1
 801458a:	9101      	str	r1, [sp, #4]
 801458c:	f7fe fc8a 	bl	8012ea4 <uxListRemove>
 8014590:	9901      	ldr	r1, [sp, #4]
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014592:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014594:	b1c8      	cbz	r0, 80145ca <vTaskPriorityDisinheritAfterTimeout+0xa6>
 8014596:	2301      	movs	r3, #1
 8014598:	4c17      	ldr	r4, [pc, #92]	; (80145f8 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 801459a:	0090      	lsls	r0, r2, #2
 801459c:	4093      	lsls	r3, r2
						prvAddTaskToReadyList( pxTCB );
 801459e:	6826      	ldr	r6, [r4, #0]
 80145a0:	4410      	add	r0, r2
 80145a2:	4333      	orrs	r3, r6
 80145a4:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80145a8:	6023      	str	r3, [r4, #0]
	}
 80145aa:	b002      	add	sp, #8
 80145ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 80145b0:	f7fe bc50 	b.w	8012e54 <vListInsertEnd>
 80145b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80145b8:	b672      	cpsid	i
 80145ba:	f383 8811 	msr	BASEPRI, r3
 80145be:	f3bf 8f6f 	isb	sy
 80145c2:	f3bf 8f4f 	dsb	sy
 80145c6:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 80145c8:	e7fe      	b.n	80145c8 <vTaskPriorityDisinheritAfterTimeout+0xa4>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80145ca:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80145ce:	0090      	lsls	r0, r2, #2
 80145d0:	009b      	lsls	r3, r3, #2
 80145d2:	58eb      	ldr	r3, [r5, r3]
 80145d4:	b11b      	cbz	r3, 80145de <vTaskPriorityDisinheritAfterTimeout+0xba>
 80145d6:	2301      	movs	r3, #1
 80145d8:	4c07      	ldr	r4, [pc, #28]	; (80145f8 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80145da:	4093      	lsls	r3, r2
 80145dc:	e7df      	b.n	801459e <vTaskPriorityDisinheritAfterTimeout+0x7a>
 80145de:	4c06      	ldr	r4, [pc, #24]	; (80145f8 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80145e0:	2301      	movs	r3, #1
 80145e2:	6826      	ldr	r6, [r4, #0]
 80145e4:	4093      	lsls	r3, r2
 80145e6:	ea26 0603 	bic.w	r6, r6, r3
 80145ea:	6026      	str	r6, [r4, #0]
 80145ec:	e7d7      	b.n	801459e <vTaskPriorityDisinheritAfterTimeout+0x7a>
 80145ee:	bf00      	nop
 80145f0:	20001d1c 	.word	0x20001d1c
 80145f4:	20001d28 	.word	0x20001d28
 80145f8:	20001dc8 	.word	0x20001dc8

080145fc <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80145fc:	4b04      	ldr	r3, [pc, #16]	; (8014610 <pvTaskIncrementMutexHeldCount+0x14>)
 80145fe:	681a      	ldr	r2, [r3, #0]
 8014600:	b11a      	cbz	r2, 801460a <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8014602:	6819      	ldr	r1, [r3, #0]
 8014604:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8014606:	3201      	adds	r2, #1
 8014608:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 801460a:	6818      	ldr	r0, [r3, #0]
	}
 801460c:	4770      	bx	lr
 801460e:	bf00      	nop
 8014610:	20001d1c 	.word	0x20001d1c

08014614 <ulTaskNotifyTake>:
	{
 8014614:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8014616:	4c17      	ldr	r4, [pc, #92]	; (8014674 <ulTaskNotifyTake+0x60>)
	{
 8014618:	4606      	mov	r6, r0
 801461a:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 801461c:	f000 fb9a 	bl	8014d54 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8014620:	6823      	ldr	r3, [r4, #0]
 8014622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014624:	b923      	cbnz	r3, 8014630 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8014626:	6823      	ldr	r3, [r4, #0]
 8014628:	2101      	movs	r1, #1
 801462a:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 801462e:	b9ad      	cbnz	r5, 801465c <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8014630:	f000 fbb6 	bl	8014da0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8014634:	f000 fb8e 	bl	8014d54 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8014638:	6823      	ldr	r3, [r4, #0]
 801463a:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
			if( ulReturn != 0UL )
 801463c:	b11d      	cbz	r5, 8014646 <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801463e:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8014640:	b14e      	cbz	r6, 8014656 <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8014642:	2200      	movs	r2, #0
 8014644:	64da      	str	r2, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014646:	6823      	ldr	r3, [r4, #0]
 8014648:	2200      	movs	r2, #0
 801464a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 801464e:	f000 fba7 	bl	8014da0 <vPortExitCritical>
	}
 8014652:	4628      	mov	r0, r5
 8014654:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8014656:	1e6a      	subs	r2, r5, #1
 8014658:	64da      	str	r2, [r3, #76]	; 0x4c
 801465a:	e7f4      	b.n	8014646 <ulTaskNotifyTake+0x32>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801465c:	4628      	mov	r0, r5
 801465e:	f7ff fa3b 	bl	8013ad8 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8014662:	4b05      	ldr	r3, [pc, #20]	; (8014678 <ulTaskNotifyTake+0x64>)
 8014664:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014668:	601a      	str	r2, [r3, #0]
 801466a:	f3bf 8f4f 	dsb	sy
 801466e:	f3bf 8f6f 	isb	sy
 8014672:	e7dd      	b.n	8014630 <ulTaskNotifyTake+0x1c>
 8014674:	20001d1c 	.word	0x20001d1c
 8014678:	e000ed04 	.word	0xe000ed04

0801467c <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 801467c:	b308      	cbz	r0, 80146c2 <vTaskNotifyGiveFromISR+0x46>
	{
 801467e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014680:	b083      	sub	sp, #12
 8014682:	4604      	mov	r4, r0
 8014684:	460e      	mov	r6, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014686:	f000 fc71 	bl	8014f6c <vPortValidateInterruptPriority>
	__asm volatile
 801468a:	f3ef 8711 	mrs	r7, BASEPRI
 801468e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014692:	b672      	cpsid	i
 8014694:	f383 8811 	msr	BASEPRI, r3
 8014698:	f3bf 8f6f 	isb	sy
 801469c:	f3bf 8f4f 	dsb	sy
 80146a0:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80146a2:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80146a4:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80146a8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80146ac:	2a01      	cmp	r2, #1
			( pxTCB->ulNotifiedValue )++;
 80146ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80146b0:	b2d5      	uxtb	r5, r2
			( pxTCB->ulNotifiedValue )++;
 80146b2:	f103 0301 	add.w	r3, r3, #1
 80146b6:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80146b8:	d00e      	beq.n	80146d8 <vTaskNotifyGiveFromISR+0x5c>
	__asm volatile
 80146ba:	f387 8811 	msr	BASEPRI, r7
	}
 80146be:	b003      	add	sp, #12
 80146c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__asm volatile
 80146c2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80146c6:	b672      	cpsid	i
 80146c8:	f383 8811 	msr	BASEPRI, r3
 80146cc:	f3bf 8f6f 	isb	sy
 80146d0:	f3bf 8f4f 	dsb	sy
 80146d4:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 80146d6:	e7fe      	b.n	80146d6 <vTaskNotifyGiveFromISR+0x5a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80146d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80146da:	b153      	cbz	r3, 80146f2 <vTaskNotifyGiveFromISR+0x76>
 80146dc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80146e0:	b672      	cpsid	i
 80146e2:	f383 8811 	msr	BASEPRI, r3
 80146e6:	f3bf 8f6f 	isb	sy
 80146ea:	f3bf 8f4f 	dsb	sy
 80146ee:	b662      	cpsie	i
 80146f0:	e7fe      	b.n	80146f0 <vTaskNotifyGiveFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80146f2:	4b16      	ldr	r3, [pc, #88]	; (801474c <vTaskNotifyGiveFromISR+0xd0>)
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	bb13      	cbnz	r3, 801473e <vTaskNotifyGiveFromISR+0xc2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80146f8:	1d21      	adds	r1, r4, #4
 80146fa:	4608      	mov	r0, r1
 80146fc:	9101      	str	r1, [sp, #4]
 80146fe:	f7fe fbd1 	bl	8012ea4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8014704:	4a12      	ldr	r2, [pc, #72]	; (8014750 <vTaskNotifyGiveFromISR+0xd4>)
 8014706:	fa05 f300 	lsl.w	r3, r5, r0
 801470a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801470e:	f8d2 c000 	ldr.w	ip, [r2]
 8014712:	4d10      	ldr	r5, [pc, #64]	; (8014754 <vTaskNotifyGiveFromISR+0xd8>)
 8014714:	ea43 030c 	orr.w	r3, r3, ip
 8014718:	9901      	ldr	r1, [sp, #4]
 801471a:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 801471e:	6013      	str	r3, [r2, #0]
 8014720:	f7fe fb98 	bl	8012e54 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014724:	4b0c      	ldr	r3, [pc, #48]	; (8014758 <vTaskNotifyGiveFromISR+0xdc>)
 8014726:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801472c:	429a      	cmp	r2, r3
 801472e:	d9c4      	bls.n	80146ba <vTaskNotifyGiveFromISR+0x3e>
					if( pxHigherPriorityTaskWoken != NULL )
 8014730:	b10e      	cbz	r6, 8014736 <vTaskNotifyGiveFromISR+0xba>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8014732:	2301      	movs	r3, #1
 8014734:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
 8014736:	4b09      	ldr	r3, [pc, #36]	; (801475c <vTaskNotifyGiveFromISR+0xe0>)
 8014738:	2201      	movs	r2, #1
 801473a:	601a      	str	r2, [r3, #0]
 801473c:	e7bd      	b.n	80146ba <vTaskNotifyGiveFromISR+0x3e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801473e:	f104 0118 	add.w	r1, r4, #24
 8014742:	4807      	ldr	r0, [pc, #28]	; (8014760 <vTaskNotifyGiveFromISR+0xe4>)
 8014744:	f7fe fb86 	bl	8012e54 <vListInsertEnd>
 8014748:	e7ec      	b.n	8014724 <vTaskNotifyGiveFromISR+0xa8>
 801474a:	bf00      	nop
 801474c:	20001dc0 	.word	0x20001dc0
 8014750:	20001dc8 	.word	0x20001dc8
 8014754:	20001d28 	.word	0x20001d28
 8014758:	20001d1c 	.word	0x20001d1c
 801475c:	20001e40 	.word	0x20001e40
 8014760:	20001dfc 	.word	0x20001dfc

08014764 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8014764:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8014766:	4c12      	ldr	r4, [pc, #72]	; (80147b0 <prvCheckForValidListAndQueue+0x4c>)
{
 8014768:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 801476a:	f000 faf3 	bl	8014d54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 801476e:	6825      	ldr	r5, [r4, #0]
 8014770:	b125      	cbz	r5, 801477c <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8014772:	b003      	add	sp, #12
 8014774:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8014778:	f000 bb12 	b.w	8014da0 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 801477c:	4f0d      	ldr	r7, [pc, #52]	; (80147b4 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 801477e:	4e0e      	ldr	r6, [pc, #56]	; (80147b8 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8014780:	4638      	mov	r0, r7
 8014782:	f7fe fb57 	bl	8012e34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014786:	4630      	mov	r0, r6
 8014788:	f7fe fb54 	bl	8012e34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801478c:	4b0b      	ldr	r3, [pc, #44]	; (80147bc <prvCheckForValidListAndQueue+0x58>)
			pxOverflowTimerList = &xActiveTimerList2;
 801478e:	4a0c      	ldr	r2, [pc, #48]	; (80147c0 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014790:	2110      	movs	r1, #16
 8014792:	9500      	str	r5, [sp, #0]
 8014794:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 8014796:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014798:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801479a:	4b0a      	ldr	r3, [pc, #40]	; (80147c4 <prvCheckForValidListAndQueue+0x60>)
 801479c:	4a0a      	ldr	r2, [pc, #40]	; (80147c8 <prvCheckForValidListAndQueue+0x64>)
 801479e:	f7fe fc9f 	bl	80130e0 <xQueueGenericCreateStatic>
 80147a2:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 80147a4:	2800      	cmp	r0, #0
 80147a6:	d0e4      	beq.n	8014772 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80147a8:	4908      	ldr	r1, [pc, #32]	; (80147cc <prvCheckForValidListAndQueue+0x68>)
 80147aa:	f7ff f8bf 	bl	801392c <vQueueAddToRegistry>
 80147ae:	e7e0      	b.n	8014772 <prvCheckForValidListAndQueue+0xe>
 80147b0:	20001f60 	.word	0x20001f60
 80147b4:	20001eec 	.word	0x20001eec
 80147b8:	20001f00 	.word	0x20001f00
 80147bc:	20001e44 	.word	0x20001e44
 80147c0:	20001e48 	.word	0x20001e48
 80147c4:	20001f18 	.word	0x20001f18
 80147c8:	20001e4c 	.word	0x20001e4c
 80147cc:	08028f28 	.word	0x08028f28

080147d0 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 80147d0:	4291      	cmp	r1, r2
{
 80147d2:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80147d4:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80147d6:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 80147d8:	d805      	bhi.n	80147e6 <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80147da:	1ad2      	subs	r2, r2, r3
 80147dc:	6983      	ldr	r3, [r0, #24]
 80147de:	429a      	cmp	r2, r3
 80147e0:	d30c      	bcc.n	80147fc <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 80147e2:	2001      	movs	r0, #1
}
 80147e4:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80147e6:	429a      	cmp	r2, r3
 80147e8:	d201      	bcs.n	80147ee <prvInsertTimerInActiveList+0x1e>
 80147ea:	4299      	cmp	r1, r3
 80147ec:	d2f9      	bcs.n	80147e2 <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80147ee:	4b07      	ldr	r3, [pc, #28]	; (801480c <prvInsertTimerInActiveList+0x3c>)
 80147f0:	1d01      	adds	r1, r0, #4
 80147f2:	6818      	ldr	r0, [r3, #0]
 80147f4:	f7fe fb3e 	bl	8012e74 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80147f8:	2000      	movs	r0, #0
}
 80147fa:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80147fc:	4b04      	ldr	r3, [pc, #16]	; (8014810 <prvInsertTimerInActiveList+0x40>)
 80147fe:	1d01      	adds	r1, r0, #4
 8014800:	6818      	ldr	r0, [r3, #0]
 8014802:	f7fe fb37 	bl	8012e74 <vListInsert>
 8014806:	2000      	movs	r0, #0
}
 8014808:	bd08      	pop	{r3, pc}
 801480a:	bf00      	nop
 801480c:	20001e44 	.word	0x20001e44
 8014810:	20001e48 	.word	0x20001e48

08014814 <prvInitialiseNewTimer>:
{
 8014814:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8014818:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 801481a:	b951      	cbnz	r1, 8014832 <prvInitialiseNewTimer+0x1e>
 801481c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014820:	b672      	cpsid	i
 8014822:	f383 8811 	msr	BASEPRI, r3
 8014826:	f3bf 8f6f 	isb	sy
 801482a:	f3bf 8f4f 	dsb	sy
 801482e:	b662      	cpsie	i
 8014830:	e7fe      	b.n	8014830 <prvInitialiseNewTimer+0x1c>
	if( pxNewTimer != NULL )
 8014832:	b1ac      	cbz	r4, 8014860 <prvInitialiseNewTimer+0x4c>
 8014834:	4681      	mov	r9, r0
 8014836:	461f      	mov	r7, r3
 8014838:	460d      	mov	r5, r1
 801483a:	4616      	mov	r6, r2
		prvCheckForValidListAndQueue();
 801483c:	f7ff ff92 	bl	8014764 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8014840:	9b06      	ldr	r3, [sp, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8014842:	1d20      	adds	r0, r4, #4
		pxNewTimer->pcTimerName = pcTimerName;
 8014844:	f8c4 9000 	str.w	r9, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8014848:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 801484a:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 801484c:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801484e:	f7fe fafd 	bl	8012e4c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8014852:	b12e      	cbz	r6, 8014860 <prvInitialiseNewTimer+0x4c>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8014854:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8014858:	f043 0304 	orr.w	r3, r3, #4
 801485c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8014860:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}

08014864 <xTimerCreateTimerTask>:
{
 8014864:	b510      	push	{r4, lr}
 8014866:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8014868:	f7ff ff7c 	bl	8014764 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 801486c:	4b13      	ldr	r3, [pc, #76]	; (80148bc <xTimerCreateTimerTask+0x58>)
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	b1cb      	cbz	r3, 80148a6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014872:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014874:	aa07      	add	r2, sp, #28
 8014876:	a906      	add	r1, sp, #24
 8014878:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801487a:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801487e:	f7ec f9af 	bl	8000be0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014882:	9805      	ldr	r0, [sp, #20]
 8014884:	9906      	ldr	r1, [sp, #24]
 8014886:	2202      	movs	r2, #2
 8014888:	4623      	mov	r3, r4
 801488a:	9200      	str	r2, [sp, #0]
 801488c:	9a07      	ldr	r2, [sp, #28]
 801488e:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8014892:	490b      	ldr	r1, [pc, #44]	; (80148c0 <xTimerCreateTimerTask+0x5c>)
 8014894:	480b      	ldr	r0, [pc, #44]	; (80148c4 <xTimerCreateTimerTask+0x60>)
 8014896:	f7ff fa13 	bl	8013cc0 <xTaskCreateStatic>
 801489a:	4b0b      	ldr	r3, [pc, #44]	; (80148c8 <xTimerCreateTimerTask+0x64>)
 801489c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 801489e:	b110      	cbz	r0, 80148a6 <xTimerCreateTimerTask+0x42>
}
 80148a0:	2001      	movs	r0, #1
 80148a2:	b008      	add	sp, #32
 80148a4:	bd10      	pop	{r4, pc}
 80148a6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80148aa:	b672      	cpsid	i
 80148ac:	f383 8811 	msr	BASEPRI, r3
 80148b0:	f3bf 8f6f 	isb	sy
 80148b4:	f3bf 8f4f 	dsb	sy
 80148b8:	b662      	cpsie	i
	configASSERT( xReturn );
 80148ba:	e7fe      	b.n	80148ba <xTimerCreateTimerTask+0x56>
 80148bc:	20001f60 	.word	0x20001f60
 80148c0:	08028f30 	.word	0x08028f30
 80148c4:	08014a55 	.word	0x08014a55
 80148c8:	20001f64 	.word	0x20001f64

080148cc <xTimerCreate>:
	{
 80148cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148d0:	4605      	mov	r5, r0
 80148d2:	b082      	sub	sp, #8
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80148d4:	2028      	movs	r0, #40	; 0x28
	{
 80148d6:	460e      	mov	r6, r1
 80148d8:	4617      	mov	r7, r2
 80148da:	4698      	mov	r8, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80148dc:	f000 fba8 	bl	8015030 <pvPortMalloc>
		if( pxNewTimer != NULL )
 80148e0:	4604      	mov	r4, r0
 80148e2:	b160      	cbz	r0, 80148fe <xTimerCreate+0x32>
			pxNewTimer->ucStatus = 0x00;
 80148e4:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80148e8:	4628      	mov	r0, r5
 80148ea:	9d08      	ldr	r5, [sp, #32]
 80148ec:	4643      	mov	r3, r8
			pxNewTimer->ucStatus = 0x00;
 80148ee:	f884 c024 	strb.w	ip, [r4, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80148f2:	463a      	mov	r2, r7
 80148f4:	4631      	mov	r1, r6
 80148f6:	9401      	str	r4, [sp, #4]
 80148f8:	9500      	str	r5, [sp, #0]
 80148fa:	f7ff ff8b 	bl	8014814 <prvInitialiseNewTimer>
	}
 80148fe:	4620      	mov	r0, r4
 8014900:	b002      	add	sp, #8
 8014902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014906:	bf00      	nop

08014908 <xTimerCreateStatic>:
	{
 8014908:	b570      	push	{r4, r5, r6, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 801490a:	2528      	movs	r5, #40	; 0x28
	{
 801490c:	b084      	sub	sp, #16
			volatile size_t xSize = sizeof( StaticTimer_t );
 801490e:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 8014910:	9d03      	ldr	r5, [sp, #12]
 8014912:	2d28      	cmp	r5, #40	; 0x28
	{
 8014914:	e9dd 6408 	ldrd	r6, r4, [sp, #32]
			configASSERT( xSize == sizeof( Timer_t ) );
 8014918:	d00a      	beq.n	8014930 <xTimerCreateStatic+0x28>
 801491a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801491e:	b672      	cpsid	i
 8014920:	f383 8811 	msr	BASEPRI, r3
 8014924:	f3bf 8f6f 	isb	sy
 8014928:	f3bf 8f4f 	dsb	sy
 801492c:	b662      	cpsie	i
 801492e:	e7fe      	b.n	801492e <xTimerCreateStatic+0x26>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014930:	9d03      	ldr	r5, [sp, #12]
		configASSERT( pxTimerBuffer );
 8014932:	b14c      	cbz	r4, 8014948 <xTimerCreateStatic+0x40>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8014934:	2502      	movs	r5, #2
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8014936:	e9cd 6400 	strd	r6, r4, [sp]
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 801493a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 801493e:	f7ff ff69 	bl	8014814 <prvInitialiseNewTimer>
	}
 8014942:	4620      	mov	r0, r4
 8014944:	b004      	add	sp, #16
 8014946:	bd70      	pop	{r4, r5, r6, pc}
 8014948:	f04f 0330 	mov.w	r3, #48	; 0x30
 801494c:	b672      	cpsid	i
 801494e:	f383 8811 	msr	BASEPRI, r3
 8014952:	f3bf 8f6f 	isb	sy
 8014956:	f3bf 8f4f 	dsb	sy
 801495a:	b662      	cpsie	i
		configASSERT( pxTimerBuffer );
 801495c:	e7fe      	b.n	801495c <xTimerCreateStatic+0x54>
 801495e:	bf00      	nop

08014960 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8014960:	b1b0      	cbz	r0, 8014990 <xTimerGenericCommand+0x30>
{
 8014962:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 8014964:	4d17      	ldr	r5, [pc, #92]	; (80149c4 <xTimerGenericCommand+0x64>)
 8014966:	4604      	mov	r4, r0
{
 8014968:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 801496a:	6828      	ldr	r0, [r5, #0]
 801496c:	b170      	cbz	r0, 801498c <xTimerGenericCommand+0x2c>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801496e:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8014970:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014972:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014976:	dc16      	bgt.n	80149a6 <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014978:	f7ff fd0c 	bl	8014394 <xTaskGetSchedulerState>
 801497c:	2802      	cmp	r0, #2
 801497e:	d019      	beq.n	80149b4 <xTimerGenericCommand+0x54>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014980:	2300      	movs	r3, #0
 8014982:	6828      	ldr	r0, [r5, #0]
 8014984:	4669      	mov	r1, sp
 8014986:	461a      	mov	r2, r3
 8014988:	f7fe fc0e 	bl	80131a8 <xQueueGenericSend>
}
 801498c:	b004      	add	sp, #16
 801498e:	bd70      	pop	{r4, r5, r6, pc}
 8014990:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014994:	b672      	cpsid	i
 8014996:	f383 8811 	msr	BASEPRI, r3
 801499a:	f3bf 8f6f 	isb	sy
 801499e:	f3bf 8f4f 	dsb	sy
 80149a2:	b662      	cpsie	i
	configASSERT( xTimer );
 80149a4:	e7fe      	b.n	80149a4 <xTimerGenericCommand+0x44>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80149a6:	461a      	mov	r2, r3
 80149a8:	4669      	mov	r1, sp
 80149aa:	2300      	movs	r3, #0
 80149ac:	f7fe fcf6 	bl	801339c <xQueueGenericSendFromISR>
}
 80149b0:	b004      	add	sp, #16
 80149b2:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80149b4:	6828      	ldr	r0, [r5, #0]
 80149b6:	2300      	movs	r3, #0
 80149b8:	9a08      	ldr	r2, [sp, #32]
 80149ba:	4669      	mov	r1, sp
 80149bc:	f7fe fbf4 	bl	80131a8 <xQueueGenericSend>
 80149c0:	e7e4      	b.n	801498c <xTimerGenericCommand+0x2c>
 80149c2:	bf00      	nop
 80149c4:	20001f60 	.word	0x20001f60

080149c8 <prvSwitchTimerLists>:
{
 80149c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149cc:	4e1f      	ldr	r6, [pc, #124]	; (8014a4c <prvSwitchTimerLists+0x84>)
 80149ce:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80149d0:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80149d4:	e00d      	b.n	80149f2 <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80149d6:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80149d8:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80149da:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80149dc:	1d25      	adds	r5, r4, #4
 80149de:	4628      	mov	r0, r5
 80149e0:	f7fe fa60 	bl	8012ea4 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80149e4:	6a23      	ldr	r3, [r4, #32]
 80149e6:	4620      	mov	r0, r4
 80149e8:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80149ea:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80149ee:	075b      	lsls	r3, r3, #29
 80149f0:	d40a      	bmi.n	8014a08 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80149f2:	6833      	ldr	r3, [r6, #0]
 80149f4:	681a      	ldr	r2, [r3, #0]
 80149f6:	2a00      	cmp	r2, #0
 80149f8:	d1ed      	bne.n	80149d6 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 80149fa:	4a15      	ldr	r2, [pc, #84]	; (8014a50 <prvSwitchTimerLists+0x88>)
 80149fc:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80149fe:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8014a00:	6031      	str	r1, [r6, #0]
}
 8014a02:	b002      	add	sp, #8
 8014a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014a08:	69a1      	ldr	r1, [r4, #24]
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014a0a:	2300      	movs	r3, #0
 8014a0c:	463a      	mov	r2, r7
 8014a0e:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014a10:	eb07 0c01 	add.w	ip, r7, r1
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014a14:	4619      	mov	r1, r3
			if( xReloadTime > xNextExpireTime )
 8014a16:	4567      	cmp	r7, ip
 8014a18:	d207      	bcs.n	8014a2a <prvSwitchTimerLists+0x62>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014a1a:	6830      	ldr	r0, [r6, #0]
 8014a1c:	4629      	mov	r1, r5
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014a1e:	f8c4 c004 	str.w	ip, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014a22:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014a24:	f7fe fa26 	bl	8012e74 <vListInsert>
 8014a28:	e7e3      	b.n	80149f2 <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014a2a:	f8cd 8000 	str.w	r8, [sp]
 8014a2e:	f7ff ff97 	bl	8014960 <xTimerGenericCommand>
				configASSERT( xResult );
 8014a32:	2800      	cmp	r0, #0
 8014a34:	d1dd      	bne.n	80149f2 <prvSwitchTimerLists+0x2a>
 8014a36:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014a3a:	b672      	cpsid	i
 8014a3c:	f383 8811 	msr	BASEPRI, r3
 8014a40:	f3bf 8f6f 	isb	sy
 8014a44:	f3bf 8f4f 	dsb	sy
 8014a48:	b662      	cpsie	i
 8014a4a:	e7fe      	b.n	8014a4a <prvSwitchTimerLists+0x82>
 8014a4c:	20001e44 	.word	0x20001e44
 8014a50:	20001e48 	.word	0x20001e48

08014a54 <prvTimerTask>:
{
 8014a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a58:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8014c74 <prvTimerTask+0x220>
 8014a5c:	b087      	sub	sp, #28
 8014a5e:	4e82      	ldr	r6, [pc, #520]	; (8014c68 <prvTimerTask+0x214>)
 8014a60:	f04f 0900 	mov.w	r9, #0
 8014a64:	4c81      	ldr	r4, [pc, #516]	; (8014c6c <prvTimerTask+0x218>)
 8014a66:	f8df a210 	ldr.w	sl, [pc, #528]	; 8014c78 <prvTimerTask+0x224>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8014a6e:	681d      	ldr	r5, [r3, #0]
 8014a70:	2d00      	cmp	r5, #0
 8014a72:	f000 809b 	beq.w	8014bac <prvTimerTask+0x158>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014a76:	68db      	ldr	r3, [r3, #12]
 8014a78:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 8014a7a:	f7ff f9db 	bl	8013e34 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8014a7e:	f7ff f9e1 	bl	8013e44 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8014a82:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8014a84:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8014a86:	4298      	cmp	r0, r3
 8014a88:	f0c0 8098 	bcc.w	8014bbc <prvTimerTask+0x168>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014a8c:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 8014a8e:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014a90:	f200 80b9 	bhi.w	8014c06 <prvTimerTask+0x1b2>
				( void ) xTaskResumeAll();
 8014a94:	f7ff fa96 	bl	8013fc4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a98:	f8d8 3000 	ldr.w	r3, [r8]
 8014a9c:	68db      	ldr	r3, [r3, #12]
 8014a9e:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014aa0:	1d38      	adds	r0, r7, #4
 8014aa2:	f7fe f9ff 	bl	8012ea4 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014aa6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014aaa:	0758      	lsls	r0, r3, #29
 8014aac:	f100 80ad 	bmi.w	8014c0a <prvTimerTask+0x1b6>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014ab0:	f023 0301 	bic.w	r3, r3, #1
 8014ab4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014ab8:	6a3b      	ldr	r3, [r7, #32]
 8014aba:	4638      	mov	r0, r7
 8014abc:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014abe:	2200      	movs	r2, #0
 8014ac0:	a902      	add	r1, sp, #8
 8014ac2:	6820      	ldr	r0, [r4, #0]
 8014ac4:	f7fe fd3a 	bl	801353c <xQueueReceive>
 8014ac8:	2800      	cmp	r0, #0
 8014aca:	d0ce      	beq.n	8014a6a <prvTimerTask+0x16>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014acc:	9b02      	ldr	r3, [sp, #8]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	db64      	blt.n	8014b9c <prvTimerTask+0x148>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014ad2:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014ad4:	696b      	ldr	r3, [r5, #20]
 8014ad6:	b113      	cbz	r3, 8014ade <prvTimerTask+0x8a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014ad8:	1d28      	adds	r0, r5, #4
 8014ada:	f7fe f9e3 	bl	8012ea4 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8014ade:	f7ff f9b1 	bl	8013e44 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8014ae2:	6831      	ldr	r1, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8014ae4:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
 8014ae6:	4288      	cmp	r0, r1
 8014ae8:	d36f      	bcc.n	8014bca <prvTimerTask+0x176>
	xLastTime = xTimeNow;
 8014aea:	9b02      	ldr	r3, [sp, #8]
 8014aec:	6037      	str	r7, [r6, #0]
			switch( xMessage.xMessageID )
 8014aee:	2b09      	cmp	r3, #9
 8014af0:	d8e5      	bhi.n	8014abe <prvTimerTask+0x6a>
 8014af2:	e8df f003 	tbb	[pc, r3]
 8014af6:	0505      	.short	0x0505
 8014af8:	4a324305 	.word	0x4a324305
 8014afc:	32430505 	.word	0x32430505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b00:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014b04:	463a      	mov	r2, r7
 8014b06:	9b03      	ldr	r3, [sp, #12]
 8014b08:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b0a:	f041 0101 	orr.w	r1, r1, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014b0e:	69af      	ldr	r7, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b10:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014b14:	19d9      	adds	r1, r3, r7
 8014b16:	f7ff fe5b 	bl	80147d0 <prvInsertTimerInActiveList>
 8014b1a:	2800      	cmp	r0, #0
 8014b1c:	d0cf      	beq.n	8014abe <prvTimerTask+0x6a>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014b1e:	6a2b      	ldr	r3, [r5, #32]
 8014b20:	4628      	mov	r0, r5
 8014b22:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014b24:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8014b28:	0759      	lsls	r1, r3, #29
 8014b2a:	d5c8      	bpl.n	8014abe <prvTimerTask+0x6a>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014b2c:	69aa      	ldr	r2, [r5, #24]
 8014b2e:	2300      	movs	r3, #0
 8014b30:	9f03      	ldr	r7, [sp, #12]
 8014b32:	4628      	mov	r0, r5
 8014b34:	4619      	mov	r1, r3
 8014b36:	f8cd 9000 	str.w	r9, [sp]
 8014b3a:	443a      	add	r2, r7
 8014b3c:	f7ff ff10 	bl	8014960 <xTimerGenericCommand>
							configASSERT( xResult );
 8014b40:	2800      	cmp	r0, #0
 8014b42:	d1bc      	bne.n	8014abe <prvTimerTask+0x6a>
 8014b44:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014b48:	b672      	cpsid	i
 8014b4a:	f383 8811 	msr	BASEPRI, r3
 8014b4e:	f3bf 8f6f 	isb	sy
 8014b52:	f3bf 8f4f 	dsb	sy
 8014b56:	b662      	cpsie	i
 8014b58:	e7fe      	b.n	8014b58 <prvTimerTask+0x104>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b5a:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014b5e:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b60:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014b64:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014b66:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014b6a:	2900      	cmp	r1, #0
 8014b6c:	d071      	beq.n	8014c52 <prvTimerTask+0x1fe>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014b6e:	4439      	add	r1, r7
 8014b70:	4628      	mov	r0, r5
 8014b72:	463b      	mov	r3, r7
 8014b74:	463a      	mov	r2, r7
 8014b76:	f7ff fe2b 	bl	80147d0 <prvInsertTimerInActiveList>
					break;
 8014b7a:	e7a0      	b.n	8014abe <prvTimerTask+0x6a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014b7c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8014b80:	f023 0301 	bic.w	r3, r3, #1
 8014b84:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					break;
 8014b88:	e799      	b.n	8014abe <prvTimerTask+0x6a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014b8a:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8014b8e:	079a      	lsls	r2, r3, #30
 8014b90:	d55b      	bpl.n	8014c4a <prvTimerTask+0x1f6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014b92:	f023 0301 	bic.w	r3, r3, #1
 8014b96:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8014b9a:	e790      	b.n	8014abe <prvTimerTask+0x6a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014b9c:	9b03      	ldr	r3, [sp, #12]
 8014b9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ba2:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014ba4:	9b02      	ldr	r3, [sp, #8]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	db89      	blt.n	8014abe <prvTimerTask+0x6a>
 8014baa:	e792      	b.n	8014ad2 <prvTimerTask+0x7e>
	vTaskSuspendAll();
 8014bac:	f7ff f942 	bl	8013e34 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8014bb0:	f7ff f948 	bl	8013e44 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8014bb4:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8014bb6:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8014bb8:	4283      	cmp	r3, r0
 8014bba:	d909      	bls.n	8014bd0 <prvTimerTask+0x17c>
		prvSwitchTimerLists();
 8014bbc:	f7ff ff04 	bl	80149c8 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8014bc0:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 8014bc4:	f7ff f9fe 	bl	8013fc4 <xTaskResumeAll>
 8014bc8:	e779      	b.n	8014abe <prvTimerTask+0x6a>
		prvSwitchTimerLists();
 8014bca:	f7ff fefd 	bl	80149c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8014bce:	e78c      	b.n	8014aea <prvTimerTask+0x96>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014bd0:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 8014bd4:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014bd8:	681a      	ldr	r2, [r3, #0]
 8014bda:	fab2 f282 	clz	r2, r2
 8014bde:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014be0:	eba5 010b 	sub.w	r1, r5, fp
 8014be4:	6820      	ldr	r0, [r4, #0]
 8014be6:	f7fe feb5 	bl	8013954 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014bea:	f7ff f9eb 	bl	8013fc4 <xTaskResumeAll>
 8014bee:	2800      	cmp	r0, #0
 8014bf0:	f47f af65 	bne.w	8014abe <prvTimerTask+0x6a>
					portYIELD_WITHIN_API();
 8014bf4:	4b1e      	ldr	r3, [pc, #120]	; (8014c70 <prvTimerTask+0x21c>)
 8014bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014bfa:	601a      	str	r2, [r3, #0]
 8014bfc:	f3bf 8f4f 	dsb	sy
 8014c00:	f3bf 8f6f 	isb	sy
 8014c04:	e75b      	b.n	8014abe <prvTimerTask+0x6a>
 8014c06:	2200      	movs	r2, #0
 8014c08:	e7ea      	b.n	8014be0 <prvTimerTask+0x18c>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014c0a:	69b9      	ldr	r1, [r7, #24]
 8014c0c:	465a      	mov	r2, fp
 8014c0e:	462b      	mov	r3, r5
 8014c10:	4638      	mov	r0, r7
 8014c12:	4429      	add	r1, r5
 8014c14:	f7ff fddc 	bl	80147d0 <prvInsertTimerInActiveList>
 8014c18:	2800      	cmp	r0, #0
 8014c1a:	f43f af4d 	beq.w	8014ab8 <prvTimerTask+0x64>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014c1e:	2300      	movs	r3, #0
 8014c20:	462a      	mov	r2, r5
 8014c22:	4638      	mov	r0, r7
 8014c24:	f8cd 9000 	str.w	r9, [sp]
 8014c28:	4619      	mov	r1, r3
 8014c2a:	f7ff fe99 	bl	8014960 <xTimerGenericCommand>
			configASSERT( xResult );
 8014c2e:	2800      	cmp	r0, #0
 8014c30:	f47f af42 	bne.w	8014ab8 <prvTimerTask+0x64>
 8014c34:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014c38:	b672      	cpsid	i
 8014c3a:	f383 8811 	msr	BASEPRI, r3
 8014c3e:	f3bf 8f6f 	isb	sy
 8014c42:	f3bf 8f4f 	dsb	sy
 8014c46:	b662      	cpsie	i
 8014c48:	e7fe      	b.n	8014c48 <prvTimerTask+0x1f4>
							vPortFree( pxTimer );
 8014c4a:	4628      	mov	r0, r5
 8014c4c:	f000 fa8e 	bl	801516c <vPortFree>
 8014c50:	e735      	b.n	8014abe <prvTimerTask+0x6a>
 8014c52:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014c56:	b672      	cpsid	i
 8014c58:	f383 8811 	msr	BASEPRI, r3
 8014c5c:	f3bf 8f6f 	isb	sy
 8014c60:	f3bf 8f4f 	dsb	sy
 8014c64:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014c66:	e7fe      	b.n	8014c66 <prvTimerTask+0x212>
 8014c68:	20001f14 	.word	0x20001f14
 8014c6c:	20001f60 	.word	0x20001f60
 8014c70:	e000ed04 	.word	0xe000ed04
 8014c74:	20001e44 	.word	0x20001e44
 8014c78:	20001e48 	.word	0x20001e48

08014c7c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014c7c:	4808      	ldr	r0, [pc, #32]	; (8014ca0 <prvPortStartFirstTask+0x24>)
 8014c7e:	6800      	ldr	r0, [r0, #0]
 8014c80:	6800      	ldr	r0, [r0, #0]
 8014c82:	f380 8808 	msr	MSP, r0
 8014c86:	f04f 0000 	mov.w	r0, #0
 8014c8a:	f380 8814 	msr	CONTROL, r0
 8014c8e:	b662      	cpsie	i
 8014c90:	b661      	cpsie	f
 8014c92:	f3bf 8f4f 	dsb	sy
 8014c96:	f3bf 8f6f 	isb	sy
 8014c9a:	df00      	svc	0
 8014c9c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014c9e:	0000      	.short	0x0000
 8014ca0:	e000ed08 	.word	0xe000ed08

08014ca4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014ca4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014cb4 <vPortEnableVFP+0x10>
 8014ca8:	6801      	ldr	r1, [r0, #0]
 8014caa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8014cae:	6001      	str	r1, [r0, #0]
 8014cb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014cb2:	0000      	.short	0x0000
 8014cb4:	e000ed88 	.word	0xe000ed88

08014cb8 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8014cb8:	4b10      	ldr	r3, [pc, #64]	; (8014cfc <prvTaskExitError+0x44>)
{
 8014cba:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8014cbc:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8014cbe:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8014cc0:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8014cc2:	3301      	adds	r3, #1
 8014cc4:	d00a      	beq.n	8014cdc <prvTaskExitError+0x24>
 8014cc6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014cca:	b672      	cpsid	i
 8014ccc:	f383 8811 	msr	BASEPRI, r3
 8014cd0:	f3bf 8f6f 	isb	sy
 8014cd4:	f3bf 8f4f 	dsb	sy
 8014cd8:	b662      	cpsie	i
 8014cda:	e7fe      	b.n	8014cda <prvTaskExitError+0x22>
 8014cdc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ce0:	b672      	cpsid	i
 8014ce2:	f383 8811 	msr	BASEPRI, r3
 8014ce6:	f3bf 8f6f 	isb	sy
 8014cea:	f3bf 8f4f 	dsb	sy
 8014cee:	b662      	cpsie	i
	while( ulDummy == 0 )
 8014cf0:	9b01      	ldr	r3, [sp, #4]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d0fc      	beq.n	8014cf0 <prvTaskExitError+0x38>
}
 8014cf6:	b002      	add	sp, #8
 8014cf8:	4770      	bx	lr
 8014cfa:	bf00      	nop
 8014cfc:	20000400 	.word	0x20000400

08014d00 <pxPortInitialiseStack>:
{
 8014d00:	b470      	push	{r4, r5, r6}
 8014d02:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014d04:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014d08:	4d08      	ldr	r5, [pc, #32]	; (8014d2c <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014d0a:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014d0e:	f021 0101 	bic.w	r1, r1, #1
}
 8014d12:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014d14:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014d16:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014d1a:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014d1e:	f843 4c24 	str.w	r4, [r3, #-36]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014d22:	f843 2c20 	str.w	r2, [r3, #-32]
}
 8014d26:	bc70      	pop	{r4, r5, r6}
 8014d28:	4770      	bx	lr
 8014d2a:	bf00      	nop
 8014d2c:	08014cb9 	.word	0x08014cb9

08014d30 <SVC_Handler>:
	__asm volatile (
 8014d30:	4b07      	ldr	r3, [pc, #28]	; (8014d50 <pxCurrentTCBConst2>)
 8014d32:	6819      	ldr	r1, [r3, #0]
 8014d34:	6808      	ldr	r0, [r1, #0]
 8014d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d3a:	f380 8809 	msr	PSP, r0
 8014d3e:	f3bf 8f6f 	isb	sy
 8014d42:	f04f 0000 	mov.w	r0, #0
 8014d46:	f380 8811 	msr	BASEPRI, r0
 8014d4a:	4770      	bx	lr
 8014d4c:	f3af 8000 	nop.w

08014d50 <pxCurrentTCBConst2>:
 8014d50:	20001d1c 	.word	0x20001d1c

08014d54 <vPortEnterCritical>:
 8014d54:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014d58:	b672      	cpsid	i
 8014d5a:	f383 8811 	msr	BASEPRI, r3
 8014d5e:	f3bf 8f6f 	isb	sy
 8014d62:	f3bf 8f4f 	dsb	sy
 8014d66:	b662      	cpsie	i
	uxCriticalNesting++;
 8014d68:	4a0b      	ldr	r2, [pc, #44]	; (8014d98 <vPortEnterCritical+0x44>)
 8014d6a:	6813      	ldr	r3, [r2, #0]
 8014d6c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8014d6e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8014d70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8014d72:	d000      	beq.n	8014d76 <vPortEnterCritical+0x22>
}
 8014d74:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014d76:	4b09      	ldr	r3, [pc, #36]	; (8014d9c <vPortEnterCritical+0x48>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014d7e:	d0f9      	beq.n	8014d74 <vPortEnterCritical+0x20>
 8014d80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014d84:	b672      	cpsid	i
 8014d86:	f383 8811 	msr	BASEPRI, r3
 8014d8a:	f3bf 8f6f 	isb	sy
 8014d8e:	f3bf 8f4f 	dsb	sy
 8014d92:	b662      	cpsie	i
 8014d94:	e7fe      	b.n	8014d94 <vPortEnterCritical+0x40>
 8014d96:	bf00      	nop
 8014d98:	20000400 	.word	0x20000400
 8014d9c:	e000ed04 	.word	0xe000ed04

08014da0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8014da0:	4a09      	ldr	r2, [pc, #36]	; (8014dc8 <vPortExitCritical+0x28>)
 8014da2:	6813      	ldr	r3, [r2, #0]
 8014da4:	b953      	cbnz	r3, 8014dbc <vPortExitCritical+0x1c>
 8014da6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014daa:	b672      	cpsid	i
 8014dac:	f383 8811 	msr	BASEPRI, r3
 8014db0:	f3bf 8f6f 	isb	sy
 8014db4:	f3bf 8f4f 	dsb	sy
 8014db8:	b662      	cpsie	i
 8014dba:	e7fe      	b.n	8014dba <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8014dbc:	3b01      	subs	r3, #1
 8014dbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014dc0:	b90b      	cbnz	r3, 8014dc6 <vPortExitCritical+0x26>
	__asm volatile
 8014dc2:	f383 8811 	msr	BASEPRI, r3
}
 8014dc6:	4770      	bx	lr
 8014dc8:	20000400 	.word	0x20000400
 8014dcc:	00000000 	.word	0x00000000

08014dd0 <PendSV_Handler>:
	__asm volatile
 8014dd0:	f3ef 8009 	mrs	r0, PSP
 8014dd4:	f3bf 8f6f 	isb	sy
 8014dd8:	4b15      	ldr	r3, [pc, #84]	; (8014e30 <pxCurrentTCBConst>)
 8014dda:	681a      	ldr	r2, [r3, #0]
 8014ddc:	f01e 0f10 	tst.w	lr, #16
 8014de0:	bf08      	it	eq
 8014de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dea:	6010      	str	r0, [r2, #0]
 8014dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014df0:	f04f 0030 	mov.w	r0, #48	; 0x30
 8014df4:	b672      	cpsid	i
 8014df6:	f380 8811 	msr	BASEPRI, r0
 8014dfa:	f3bf 8f4f 	dsb	sy
 8014dfe:	f3bf 8f6f 	isb	sy
 8014e02:	b662      	cpsie	i
 8014e04:	f7ff f992 	bl	801412c <vTaskSwitchContext>
 8014e08:	f04f 0000 	mov.w	r0, #0
 8014e0c:	f380 8811 	msr	BASEPRI, r0
 8014e10:	bc09      	pop	{r0, r3}
 8014e12:	6819      	ldr	r1, [r3, #0]
 8014e14:	6808      	ldr	r0, [r1, #0]
 8014e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e1a:	f01e 0f10 	tst.w	lr, #16
 8014e1e:	bf08      	it	eq
 8014e20:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014e24:	f380 8809 	msr	PSP, r0
 8014e28:	f3bf 8f6f 	isb	sy
 8014e2c:	4770      	bx	lr
 8014e2e:	bf00      	nop

08014e30 <pxCurrentTCBConst>:
 8014e30:	20001d1c 	.word	0x20001d1c

08014e34 <SysTick_Handler>:
{
 8014e34:	b508      	push	{r3, lr}
	__asm volatile
 8014e36:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014e3a:	b672      	cpsid	i
 8014e3c:	f383 8811 	msr	BASEPRI, r3
 8014e40:	f3bf 8f6f 	isb	sy
 8014e44:	f3bf 8f4f 	dsb	sy
 8014e48:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8014e4a:	f7ff f809 	bl	8013e60 <xTaskIncrementTick>
 8014e4e:	b118      	cbz	r0, 8014e58 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014e50:	4b03      	ldr	r3, [pc, #12]	; (8014e60 <SysTick_Handler+0x2c>)
 8014e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014e56:	601a      	str	r2, [r3, #0]
	__asm volatile
 8014e58:	2300      	movs	r3, #0
 8014e5a:	f383 8811 	msr	BASEPRI, r3
}
 8014e5e:	bd08      	pop	{r3, pc}
 8014e60:	e000ed04 	.word	0xe000ed04

08014e64 <vPortSetupTimerInterrupt>:
{
 8014e64:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014e66:	2300      	movs	r3, #0
 8014e68:	4a08      	ldr	r2, [pc, #32]	; (8014e8c <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014e6a:	4c09      	ldr	r4, [pc, #36]	; (8014e90 <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014e6c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014e6e:	4809      	ldr	r0, [pc, #36]	; (8014e94 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014e70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014e72:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014e74:	4c08      	ldr	r4, [pc, #32]	; (8014e98 <vPortSetupTimerInterrupt+0x34>)
 8014e76:	6803      	ldr	r3, [r0, #0]
 8014e78:	4808      	ldr	r0, [pc, #32]	; (8014e9c <vPortSetupTimerInterrupt+0x38>)
 8014e7a:	fba4 4303 	umull	r4, r3, r4, r3
}
 8014e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014e82:	099b      	lsrs	r3, r3, #6
 8014e84:	3b01      	subs	r3, #1
 8014e86:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014e88:	6011      	str	r1, [r2, #0]
}
 8014e8a:	4770      	bx	lr
 8014e8c:	e000e010 	.word	0xe000e010
 8014e90:	e000e018 	.word	0xe000e018
 8014e94:	20000274 	.word	0x20000274
 8014e98:	10624dd3 	.word	0x10624dd3
 8014e9c:	e000e014 	.word	0xe000e014

08014ea0 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014ea0:	4b2c      	ldr	r3, [pc, #176]	; (8014f54 <xPortStartScheduler+0xb4>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ea2:	482d      	ldr	r0, [pc, #180]	; (8014f58 <xPortStartScheduler+0xb8>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014ea4:	492d      	ldr	r1, [pc, #180]	; (8014f5c <xPortStartScheduler+0xbc>)
{
 8014ea6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014ea8:	781a      	ldrb	r2, [r3, #0]
{
 8014eaa:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014eac:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014eae:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014eb0:	b2d2      	uxtb	r2, r2
 8014eb2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014eb4:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014eb6:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014eb8:	600c      	str	r4, [r1, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014eba:	b2db      	uxtb	r3, r3
 8014ebc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ec0:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014ec4:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ec8:	f003 0330 	and.w	r3, r3, #48	; 0x30
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014ecc:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ece:	7003      	strb	r3, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014ed0:	d50f      	bpl.n	8014ef2 <xPortStartScheduler+0x52>
 8014ed2:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014ed4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8014ed8:	4610      	mov	r0, r2
 8014eda:	3a01      	subs	r2, #1
 8014edc:	005b      	lsls	r3, r3, #1
 8014ede:	b2db      	uxtb	r3, r3
 8014ee0:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014ee4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8014ee8:	061b      	lsls	r3, r3, #24
 8014eea:	d4f3      	bmi.n	8014ed4 <xPortStartScheduler+0x34>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014eec:	2803      	cmp	r0, #3
 8014eee:	d00b      	beq.n	8014f08 <xPortStartScheduler+0x68>
 8014ef0:	6008      	str	r0, [r1, #0]
	__asm volatile
 8014ef2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ef6:	b672      	cpsid	i
 8014ef8:	f383 8811 	msr	BASEPRI, r3
 8014efc:	f3bf 8f6f 	isb	sy
 8014f00:	f3bf 8f4f 	dsb	sy
 8014f04:	b662      	cpsie	i
 8014f06:	e7fe      	b.n	8014f06 <xPortStartScheduler+0x66>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f08:	9a01      	ldr	r2, [sp, #4]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014f0a:	f44f 7540 	mov.w	r5, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f0e:	4811      	ldr	r0, [pc, #68]	; (8014f54 <xPortStartScheduler+0xb4>)
	uxCriticalNesting = 0;
 8014f10:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014f12:	4b13      	ldr	r3, [pc, #76]	; (8014f60 <xPortStartScheduler+0xc0>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f14:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014f16:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f18:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014f1a:	681a      	ldr	r2, [r3, #0]
 8014f1c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8014f20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014f22:	681a      	ldr	r2, [r3, #0]
 8014f24:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8014f28:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8014f2a:	f7ff ff9b 	bl	8014e64 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8014f2e:	4b0d      	ldr	r3, [pc, #52]	; (8014f64 <xPortStartScheduler+0xc4>)
 8014f30:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8014f32:	f7ff feb7 	bl	8014ca4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014f36:	4a0c      	ldr	r2, [pc, #48]	; (8014f68 <xPortStartScheduler+0xc8>)
 8014f38:	6813      	ldr	r3, [r2, #0]
 8014f3a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014f3e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8014f40:	f7ff fe9c 	bl	8014c7c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8014f44:	f7ff f8f2 	bl	801412c <vTaskSwitchContext>
	prvTaskExitError();
 8014f48:	f7ff feb6 	bl	8014cb8 <prvTaskExitError>
}
 8014f4c:	4620      	mov	r0, r4
 8014f4e:	b003      	add	sp, #12
 8014f50:	bd30      	pop	{r4, r5, pc}
 8014f52:	bf00      	nop
 8014f54:	e000e400 	.word	0xe000e400
 8014f58:	20001f68 	.word	0x20001f68
 8014f5c:	20001f6c 	.word	0x20001f6c
 8014f60:	e000ed20 	.word	0xe000ed20
 8014f64:	20000400 	.word	0x20000400
 8014f68:	e000ef34 	.word	0xe000ef34

08014f6c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014f6c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014f70:	2b0f      	cmp	r3, #15
 8014f72:	d910      	bls.n	8014f96 <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014f74:	4912      	ldr	r1, [pc, #72]	; (8014fc0 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014f76:	4a13      	ldr	r2, [pc, #76]	; (8014fc4 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014f78:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014f7a:	7812      	ldrb	r2, [r2, #0]
 8014f7c:	429a      	cmp	r2, r3
 8014f7e:	d90a      	bls.n	8014f96 <vPortValidateInterruptPriority+0x2a>
 8014f80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014f84:	b672      	cpsid	i
 8014f86:	f383 8811 	msr	BASEPRI, r3
 8014f8a:	f3bf 8f6f 	isb	sy
 8014f8e:	f3bf 8f4f 	dsb	sy
 8014f92:	b662      	cpsie	i
 8014f94:	e7fe      	b.n	8014f94 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014f96:	4b0c      	ldr	r3, [pc, #48]	; (8014fc8 <vPortValidateInterruptPriority+0x5c>)
 8014f98:	4a0c      	ldr	r2, [pc, #48]	; (8014fcc <vPortValidateInterruptPriority+0x60>)
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	6812      	ldr	r2, [r2, #0]
 8014f9e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8014fa2:	4293      	cmp	r3, r2
 8014fa4:	d90a      	bls.n	8014fbc <vPortValidateInterruptPriority+0x50>
 8014fa6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014faa:	b672      	cpsid	i
 8014fac:	f383 8811 	msr	BASEPRI, r3
 8014fb0:	f3bf 8f6f 	isb	sy
 8014fb4:	f3bf 8f4f 	dsb	sy
 8014fb8:	b662      	cpsie	i
 8014fba:	e7fe      	b.n	8014fba <vPortValidateInterruptPriority+0x4e>
	}
 8014fbc:	4770      	bx	lr
 8014fbe:	bf00      	nop
 8014fc0:	e000e3f0 	.word	0xe000e3f0
 8014fc4:	20001f68 	.word	0x20001f68
 8014fc8:	e000ed0c 	.word	0xe000ed0c
 8014fcc:	20001f6c 	.word	0x20001f6c

08014fd0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014fd0:	4b15      	ldr	r3, [pc, #84]	; (8015028 <prvInsertBlockIntoFreeList+0x58>)
{
 8014fd2:	b410      	push	{r4}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014fd4:	461a      	mov	r2, r3
 8014fd6:	681b      	ldr	r3, [r3, #0]
 8014fd8:	4283      	cmp	r3, r0
 8014fda:	d3fb      	bcc.n	8014fd4 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014fdc:	6851      	ldr	r1, [r2, #4]
 8014fde:	1854      	adds	r4, r2, r1
 8014fe0:	42a0      	cmp	r0, r4
 8014fe2:	d00a      	beq.n	8014ffa <prvInsertBlockIntoFreeList+0x2a>
 8014fe4:	6841      	ldr	r1, [r0, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014fe6:	1844      	adds	r4, r0, r1
 8014fe8:	42a3      	cmp	r3, r4
 8014fea:	d00d      	beq.n	8015008 <prvInsertBlockIntoFreeList+0x38>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014fec:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014fee:	6003      	str	r3, [r0, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014ff0:	f85d 4b04 	ldr.w	r4, [sp], #4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014ff4:	bf18      	it	ne
 8014ff6:	6010      	strne	r0, [r2, #0]
}
 8014ff8:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014ffa:	6844      	ldr	r4, [r0, #4]
 8014ffc:	4610      	mov	r0, r2
 8014ffe:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015000:	1844      	adds	r4, r0, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015002:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015004:	42a3      	cmp	r3, r4
 8015006:	d1f1      	bne.n	8014fec <prvInsertBlockIntoFreeList+0x1c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015008:	4c08      	ldr	r4, [pc, #32]	; (801502c <prvInsertBlockIntoFreeList+0x5c>)
 801500a:	6824      	ldr	r4, [r4, #0]
 801500c:	42a3      	cmp	r3, r4
 801500e:	d0ed      	beq.n	8014fec <prvInsertBlockIntoFreeList+0x1c>
	if( pxIterator != pxBlockToInsert )
 8015010:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015012:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015016:	4421      	add	r1, r4
}
 8015018:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801501c:	e9c0 3100 	strd	r3, r1, [r0]
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015020:	bf18      	it	ne
 8015022:	6010      	strne	r0, [r2, #0]
}
 8015024:	4770      	bx	lr
 8015026:	bf00      	nop
 8015028:	20019f80 	.word	0x20019f80
 801502c:	20001f70 	.word	0x20001f70

08015030 <pvPortMalloc>:
{
 8015030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015034:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8015036:	f7fe fefd 	bl	8013e34 <vTaskSuspendAll>
		if( pxEnd == NULL )
 801503a:	4946      	ldr	r1, [pc, #280]	; (8015154 <pvPortMalloc+0x124>)
 801503c:	680b      	ldr	r3, [r1, #0]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d040      	beq.n	80150c4 <pvPortMalloc+0x94>
 8015042:	4b45      	ldr	r3, [pc, #276]	; (8015158 <pvPortMalloc+0x128>)
 8015044:	681f      	ldr	r7, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015046:	423c      	tst	r4, r7
 8015048:	d134      	bne.n	80150b4 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 801504a:	2c00      	cmp	r4, #0
 801504c:	d032      	beq.n	80150b4 <pvPortMalloc+0x84>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801504e:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 8015050:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015054:	d002      	beq.n	801505c <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015056:	f023 0307 	bic.w	r3, r3, #7
 801505a:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801505c:	b353      	cbz	r3, 80150b4 <pvPortMalloc+0x84>
 801505e:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8015168 <pvPortMalloc+0x138>
 8015062:	f8d8 5000 	ldr.w	r5, [r8]
 8015066:	429d      	cmp	r5, r3
 8015068:	d324      	bcc.n	80150b4 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 801506a:	483c      	ldr	r0, [pc, #240]	; (801515c <pvPortMalloc+0x12c>)
 801506c:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801506e:	e003      	b.n	8015078 <pvPortMalloc+0x48>
 8015070:	6826      	ldr	r6, [r4, #0]
 8015072:	b126      	cbz	r6, 801507e <pvPortMalloc+0x4e>
 8015074:	4620      	mov	r0, r4
 8015076:	4634      	mov	r4, r6
 8015078:	6862      	ldr	r2, [r4, #4]
 801507a:	429a      	cmp	r2, r3
 801507c:	d3f8      	bcc.n	8015070 <pvPortMalloc+0x40>
				if( pxBlock != pxEnd )
 801507e:	6809      	ldr	r1, [r1, #0]
 8015080:	42a1      	cmp	r1, r4
 8015082:	d017      	beq.n	80150b4 <pvPortMalloc+0x84>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015084:	eba2 0c03 	sub.w	ip, r2, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015088:	6806      	ldr	r6, [r0, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801508a:	6821      	ldr	r1, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801508c:	f1bc 0f10 	cmp.w	ip, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015090:	f106 0608 	add.w	r6, r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015094:	6001      	str	r1, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015096:	d93b      	bls.n	8015110 <pvPortMalloc+0xe0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015098:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801509a:	0742      	lsls	r2, r0, #29
 801509c:	d032      	beq.n	8015104 <pvPortMalloc+0xd4>
 801509e:	f04f 0330 	mov.w	r3, #48	; 0x30
 80150a2:	b672      	cpsid	i
 80150a4:	f383 8811 	msr	BASEPRI, r3
 80150a8:	f3bf 8f6f 	isb	sy
 80150ac:	f3bf 8f4f 	dsb	sy
 80150b0:	b662      	cpsie	i
 80150b2:	e7fe      	b.n	80150b2 <pvPortMalloc+0x82>
			vApplicationMallocFailedHook();
 80150b4:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 80150b6:	f7fe ff85 	bl	8013fc4 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 80150ba:	f7eb fd81 	bl	8000bc0 <vApplicationMallocFailedHook>
}
 80150be:	4630      	mov	r0, r6
 80150c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 80150c4:	4b26      	ldr	r3, [pc, #152]	; (8015160 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80150c6:	075d      	lsls	r5, r3, #29
 80150c8:	d13d      	bne.n	8015146 <pvPortMalloc+0x116>
 80150ca:	461a      	mov	r2, r3
 80150cc:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80150d0:	4610      	mov	r0, r2
	uxAddress -= xHeapStructSize;
 80150d2:	3b08      	subs	r3, #8
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80150d4:	4f23      	ldr	r7, [pc, #140]	; (8015164 <pvPortMalloc+0x134>)
	xStart.xBlockSize = ( size_t ) 0;
 80150d6:	2500      	movs	r5, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80150d8:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8015168 <pvPortMalloc+0x138>
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80150dc:	f023 0307 	bic.w	r3, r3, #7
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80150e0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80150e4:	1a9a      	subs	r2, r3, r2
	pxEnd = ( void * ) uxAddress;
 80150e6:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80150e8:	e9c3 5500 	strd	r5, r5, [r3]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80150ec:	603a      	str	r2, [r7, #0]
}
 80150ee:	4637      	mov	r7, r6
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80150f0:	f8cc 2000 	str.w	r2, [ip]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80150f4:	e9c0 3200 	strd	r3, r2, [r0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80150f8:	4b18      	ldr	r3, [pc, #96]	; (801515c <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80150fa:	4a17      	ldr	r2, [pc, #92]	; (8015158 <pvPortMalloc+0x128>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80150fc:	e9c3 0500 	strd	r0, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015100:	6016      	str	r6, [r2, #0]
}
 8015102:	e7a0      	b.n	8015046 <pvPortMalloc+0x16>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015104:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015108:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801510a:	f7ff ff61 	bl	8014fd0 <prvInsertBlockIntoFreeList>
 801510e:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015110:	4914      	ldr	r1, [pc, #80]	; (8015164 <pvPortMalloc+0x134>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015112:	1aad      	subs	r5, r5, r2
					pxBlock->pxNextFreeBlock = NULL;
 8015114:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015116:	433a      	orrs	r2, r7
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015118:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801511a:	f8c8 5000 	str.w	r5, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801511e:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 8015120:	e9c4 3200 	strd	r3, r2, [r4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015124:	bf38      	it	cc
 8015126:	600d      	strcc	r5, [r1, #0]
	( void ) xTaskResumeAll();
 8015128:	f7fe ff4c 	bl	8013fc4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801512c:	0773      	lsls	r3, r6, #29
 801512e:	d0c6      	beq.n	80150be <pvPortMalloc+0x8e>
 8015130:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015134:	b672      	cpsid	i
 8015136:	f383 8811 	msr	BASEPRI, r3
 801513a:	f3bf 8f6f 	isb	sy
 801513e:	f3bf 8f4f 	dsb	sy
 8015142:	b662      	cpsie	i
 8015144:	e7fe      	b.n	8015144 <pvPortMalloc+0x114>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015146:	1dda      	adds	r2, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015148:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 801514c:	f022 0207 	bic.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015150:	4610      	mov	r0, r2
 8015152:	e7be      	b.n	80150d2 <pvPortMalloc+0xa2>
 8015154:	20001f70 	.word	0x20001f70
 8015158:	20019f74 	.word	0x20019f74
 801515c:	20019f80 	.word	0x20019f80
 8015160:	20001f74 	.word	0x20001f74
 8015164:	20019f7c 	.word	0x20019f7c
 8015168:	20019f78 	.word	0x20019f78

0801516c <vPortFree>:
	if( pv != NULL )
 801516c:	b300      	cbz	r0, 80151b0 <vPortFree+0x44>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801516e:	4a1b      	ldr	r2, [pc, #108]	; (80151dc <vPortFree+0x70>)
 8015170:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8015174:	6812      	ldr	r2, [r2, #0]
 8015176:	4213      	tst	r3, r2
{
 8015178:	b510      	push	{r4, lr}
 801517a:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801517c:	d00d      	beq.n	801519a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801517e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8015182:	b1b1      	cbz	r1, 80151b2 <vPortFree+0x46>
 8015184:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015188:	b672      	cpsid	i
 801518a:	f383 8811 	msr	BASEPRI, r3
 801518e:	f3bf 8f6f 	isb	sy
 8015192:	f3bf 8f4f 	dsb	sy
 8015196:	b662      	cpsie	i
 8015198:	e7fe      	b.n	8015198 <vPortFree+0x2c>
 801519a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801519e:	b672      	cpsid	i
 80151a0:	f383 8811 	msr	BASEPRI, r3
 80151a4:	f3bf 8f6f 	isb	sy
 80151a8:	f3bf 8f4f 	dsb	sy
 80151ac:	b662      	cpsie	i
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80151ae:	e7fe      	b.n	80151ae <vPortFree+0x42>
 80151b0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80151b2:	ea23 0302 	bic.w	r3, r3, r2
 80151b6:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80151ba:	f7fe fe3b 	bl	8013e34 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80151be:	4a08      	ldr	r2, [pc, #32]	; (80151e0 <vPortFree+0x74>)
 80151c0:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80151c4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80151c8:	6811      	ldr	r1, [r2, #0]
 80151ca:	440b      	add	r3, r1
 80151cc:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80151ce:	f7ff feff 	bl	8014fd0 <prvInsertBlockIntoFreeList>
}
 80151d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80151d6:	f7fe bef5 	b.w	8013fc4 <xTaskResumeAll>
 80151da:	bf00      	nop
 80151dc:	20019f74 	.word	0x20019f74
 80151e0:	20019f78 	.word	0x20019f78

080151e4 <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 80151e4:	f003 b90e 	b.w	8018404 <pbuf_free>

080151e8 <tcpip_thread>:
{
 80151e8:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 80151ea:	483a      	ldr	r0, [pc, #232]	; (80152d4 <tcpip_thread+0xec>)
{
 80151ec:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 80151ee:	f00b fe7f 	bl	8020ef0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80151f2:	4b39      	ldr	r3, [pc, #228]	; (80152d8 <tcpip_thread+0xf0>)
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	b113      	cbz	r3, 80151fe <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 80151f8:	4a38      	ldr	r2, [pc, #224]	; (80152dc <tcpip_thread+0xf4>)
 80151fa:	6810      	ldr	r0, [r2, #0]
 80151fc:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80151fe:	4d35      	ldr	r5, [pc, #212]	; (80152d4 <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8015200:	4e37      	ldr	r6, [pc, #220]	; (80152e0 <tcpip_thread+0xf8>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015202:	4f38      	ldr	r7, [pc, #224]	; (80152e4 <tcpip_thread+0xfc>)
 8015204:	e010      	b.n	8015228 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 8015206:	b168      	cbz	r0, 8015224 <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 8015208:	4628      	mov	r0, r5
 801520a:	f00b fe77 	bl	8020efc <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801520e:	4622      	mov	r2, r4
 8015210:	a901      	add	r1, sp, #4
 8015212:	4630      	mov	r0, r6
 8015214:	f00b fe12 	bl	8020e3c <sys_arch_mbox_fetch>
 8015218:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 801521a:	4628      	mov	r0, r5
 801521c:	f00b fe68 	bl	8020ef0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8015220:	3401      	adds	r4, #1
 8015222:	d111      	bne.n	8015248 <tcpip_thread+0x60>
    sys_check_timeouts();
 8015224:	f008 f820 	bl	801d268 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 8015228:	f008 f842 	bl	801d2b0 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801522c:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 801522e:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8015230:	d1e9      	bne.n	8015206 <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8015232:	4628      	mov	r0, r5
 8015234:	f00b fe62 	bl	8020efc <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8015238:	2200      	movs	r2, #0
 801523a:	a901      	add	r1, sp, #4
 801523c:	4630      	mov	r0, r6
 801523e:	f00b fdfd 	bl	8020e3c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8015242:	4628      	mov	r0, r5
 8015244:	f00b fe54 	bl	8020ef0 <sys_mutex_lock>
    if (msg == NULL) {
 8015248:	9c01      	ldr	r4, [sp, #4]
 801524a:	b384      	cbz	r4, 80152ae <tcpip_thread+0xc6>
  switch (msg->type) {
 801524c:	7823      	ldrb	r3, [r4, #0]
 801524e:	2b04      	cmp	r3, #4
 8015250:	d838      	bhi.n	80152c4 <tcpip_thread+0xdc>
 8015252:	e8df f003 	tbb	[pc, r3]
 8015256:	1822      	.short	0x1822
 8015258:	070f      	.short	0x070f
 801525a:	03          	.byte	0x03
 801525b:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 801525c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8015260:	4798      	blx	r3
      break;
 8015262:	e7e1      	b.n	8015228 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8015264:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8015268:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801526a:	4621      	mov	r1, r4
 801526c:	2009      	movs	r0, #9
 801526e:	f002 fdf9 	bl	8017e64 <memp_free>
      break;
 8015272:	e7d9      	b.n	8015228 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 8015274:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8015278:	f007 ffd8 	bl	801d22c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801527c:	4621      	mov	r1, r4
 801527e:	2009      	movs	r0, #9
 8015280:	f002 fdf0 	bl	8017e64 <memp_free>
      break;
 8015284:	e7d0      	b.n	8015228 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 8015286:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 801528a:	6860      	ldr	r0, [r4, #4]
 801528c:	f007 ff96 	bl	801d1bc <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8015290:	4621      	mov	r1, r4
 8015292:	2009      	movs	r0, #9
 8015294:	f002 fde6 	bl	8017e64 <memp_free>
      break;
 8015298:	e7c6      	b.n	8015228 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801529a:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 801529e:	6860      	ldr	r0, [r4, #4]
 80152a0:	4798      	blx	r3
 80152a2:	b958      	cbnz	r0, 80152bc <tcpip_thread+0xd4>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80152a4:	4621      	mov	r1, r4
 80152a6:	200a      	movs	r0, #10
 80152a8:	f002 fddc 	bl	8017e64 <memp_free>
      break;
 80152ac:	e7bc      	b.n	8015228 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80152ae:	463b      	mov	r3, r7
 80152b0:	2291      	movs	r2, #145	; 0x91
 80152b2:	490d      	ldr	r1, [pc, #52]	; (80152e8 <tcpip_thread+0x100>)
 80152b4:	480d      	ldr	r0, [pc, #52]	; (80152ec <tcpip_thread+0x104>)
 80152b6:	f00d f9bd 	bl	8022634 <iprintf>
      continue;
 80152ba:	e7b5      	b.n	8015228 <tcpip_thread+0x40>
        pbuf_free(msg->msg.inp.p);
 80152bc:	6860      	ldr	r0, [r4, #4]
 80152be:	f003 f8a1 	bl	8018404 <pbuf_free>
 80152c2:	e7ef      	b.n	80152a4 <tcpip_thread+0xbc>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80152c4:	463b      	mov	r3, r7
 80152c6:	22cf      	movs	r2, #207	; 0xcf
 80152c8:	4907      	ldr	r1, [pc, #28]	; (80152e8 <tcpip_thread+0x100>)
 80152ca:	4808      	ldr	r0, [pc, #32]	; (80152ec <tcpip_thread+0x104>)
 80152cc:	f00d f9b2 	bl	8022634 <iprintf>
      break;
 80152d0:	e7aa      	b.n	8015228 <tcpip_thread+0x40>
 80152d2:	bf00      	nop
 80152d4:	2001f188 	.word	0x2001f188
 80152d8:	20019f88 	.word	0x20019f88
 80152dc:	20019f8c 	.word	0x20019f8c
 80152e0:	20019f90 	.word	0x20019f90
 80152e4:	08028f38 	.word	0x08028f38
 80152e8:	08028f68 	.word	0x08028f68
 80152ec:	08028ef8 	.word	0x08028ef8

080152f0 <tcpip_inpkt>:
{
 80152f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152f2:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80152f4:	4814      	ldr	r0, [pc, #80]	; (8015348 <tcpip_inpkt+0x58>)
{
 80152f6:	460e      	mov	r6, r1
 80152f8:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80152fa:	f00b fdc1 	bl	8020e80 <sys_mbox_valid>
 80152fe:	b188      	cbz	r0, 8015324 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8015300:	22fe      	movs	r2, #254	; 0xfe
 8015302:	4912      	ldr	r1, [pc, #72]	; (801534c <tcpip_inpkt+0x5c>)
 8015304:	200a      	movs	r0, #10
 8015306:	f002 fd89 	bl	8017e1c <memp_malloc_fn>
  if (msg == NULL) {
 801530a:	4604      	mov	r4, r0
 801530c:	b1c0      	cbz	r0, 8015340 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 801530e:	2300      	movs	r3, #0
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8015310:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 8015312:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 8015314:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 8015316:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801531a:	480b      	ldr	r0, [pc, #44]	; (8015348 <tcpip_inpkt+0x58>)
 801531c:	f00b fd7c 	bl	8020e18 <sys_mbox_trypost>
 8015320:	b938      	cbnz	r0, 8015332 <tcpip_inpkt+0x42>
}
 8015322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8015324:	4b09      	ldr	r3, [pc, #36]	; (801534c <tcpip_inpkt+0x5c>)
 8015326:	22fc      	movs	r2, #252	; 0xfc
 8015328:	4909      	ldr	r1, [pc, #36]	; (8015350 <tcpip_inpkt+0x60>)
 801532a:	480a      	ldr	r0, [pc, #40]	; (8015354 <tcpip_inpkt+0x64>)
 801532c:	f00d f982 	bl	8022634 <iprintf>
 8015330:	e7e6      	b.n	8015300 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8015332:	4621      	mov	r1, r4
 8015334:	200a      	movs	r0, #10
 8015336:	f002 fd95 	bl	8017e64 <memp_free>
    return ERR_MEM;
 801533a:	f04f 30ff 	mov.w	r0, #4294967295
}
 801533e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8015340:	f04f 30ff 	mov.w	r0, #4294967295
}
 8015344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015346:	bf00      	nop
 8015348:	20019f90 	.word	0x20019f90
 801534c:	08028f38 	.word	0x08028f38
 8015350:	08028f88 	.word	0x08028f88
 8015354:	08028ef8 	.word	0x08028ef8

08015358 <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8015358:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 801535c:	f013 0f18 	tst.w	r3, #24
 8015360:	d002      	beq.n	8015368 <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8015362:	4a03      	ldr	r2, [pc, #12]	; (8015370 <tcpip_input+0x18>)
 8015364:	f7ff bfc4 	b.w	80152f0 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ip_input);
 8015368:	4a02      	ldr	r2, [pc, #8]	; (8015374 <tcpip_input+0x1c>)
 801536a:	f7ff bfc1 	b.w	80152f0 <tcpip_inpkt>
 801536e:	bf00      	nop
 8015370:	08020c8d 	.word	0x08020c8d
 8015374:	0801fe01 	.word	0x0801fe01

08015378 <tcpip_try_callback>:
{
 8015378:	b570      	push	{r4, r5, r6, lr}
 801537a:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801537c:	4814      	ldr	r0, [pc, #80]	; (80153d0 <tcpip_try_callback+0x58>)
{
 801537e:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8015380:	f00b fd7e 	bl	8020e80 <sys_mbox_valid>
 8015384:	b188      	cbz	r0, 80153aa <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8015386:	f240 125f 	movw	r2, #351	; 0x15f
 801538a:	4912      	ldr	r1, [pc, #72]	; (80153d4 <tcpip_try_callback+0x5c>)
 801538c:	2009      	movs	r0, #9
 801538e:	f002 fd45 	bl	8017e1c <memp_malloc_fn>
  if (msg == NULL) {
 8015392:	4604      	mov	r4, r0
 8015394:	b1c0      	cbz	r0, 80153c8 <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 8015396:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8015398:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 801539a:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 801539e:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80153a0:	480b      	ldr	r0, [pc, #44]	; (80153d0 <tcpip_try_callback+0x58>)
 80153a2:	f00b fd39 	bl	8020e18 <sys_mbox_trypost>
 80153a6:	b940      	cbnz	r0, 80153ba <tcpip_try_callback+0x42>
}
 80153a8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80153aa:	4b0a      	ldr	r3, [pc, #40]	; (80153d4 <tcpip_try_callback+0x5c>)
 80153ac:	f240 125d 	movw	r2, #349	; 0x15d
 80153b0:	4909      	ldr	r1, [pc, #36]	; (80153d8 <tcpip_try_callback+0x60>)
 80153b2:	480a      	ldr	r0, [pc, #40]	; (80153dc <tcpip_try_callback+0x64>)
 80153b4:	f00d f93e 	bl	8022634 <iprintf>
 80153b8:	e7e5      	b.n	8015386 <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80153ba:	4621      	mov	r1, r4
 80153bc:	2009      	movs	r0, #9
 80153be:	f002 fd51 	bl	8017e64 <memp_free>
    return ERR_MEM;
 80153c2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80153c6:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 80153c8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80153cc:	bd70      	pop	{r4, r5, r6, pc}
 80153ce:	bf00      	nop
 80153d0:	20019f90 	.word	0x20019f90
 80153d4:	08028f38 	.word	0x08028f38
 80153d8:	08028f88 	.word	0x08028f88
 80153dc:	08028ef8 	.word	0x08028ef8

080153e0 <tcpip_init>:
{
 80153e0:	b530      	push	{r4, r5, lr}
 80153e2:	b083      	sub	sp, #12
 80153e4:	4605      	mov	r5, r0
 80153e6:	460c      	mov	r4, r1
  lwip_init();
 80153e8:	f001 ff9e 	bl	8017328 <lwip_init>
  tcpip_init_done = initfunc;
 80153ec:	4a15      	ldr	r2, [pc, #84]	; (8015444 <tcpip_init+0x64>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80153ee:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 80153f0:	4b15      	ldr	r3, [pc, #84]	; (8015448 <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80153f2:	4816      	ldr	r0, [pc, #88]	; (801544c <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 80153f4:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 80153f6:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80153f8:	f00b fce8 	bl	8020dcc <sys_mbox_new>
 80153fc:	b968      	cbnz	r0, 801541a <tcpip_init+0x3a>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80153fe:	4814      	ldr	r0, [pc, #80]	; (8015450 <tcpip_init+0x70>)
 8015400:	f00b fd50 	bl	8020ea4 <sys_mutex_new>
 8015404:	b9a8      	cbnz	r0, 8015432 <tcpip_init+0x52>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8015406:	2200      	movs	r2, #0
 8015408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801540c:	4911      	ldr	r1, [pc, #68]	; (8015454 <tcpip_init+0x74>)
 801540e:	9200      	str	r2, [sp, #0]
 8015410:	4811      	ldr	r0, [pc, #68]	; (8015458 <tcpip_init+0x78>)
 8015412:	f00b fd77 	bl	8020f04 <sys_thread_new>
}
 8015416:	b003      	add	sp, #12
 8015418:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801541a:	4b10      	ldr	r3, [pc, #64]	; (801545c <tcpip_init+0x7c>)
 801541c:	f240 2261 	movw	r2, #609	; 0x261
 8015420:	490f      	ldr	r1, [pc, #60]	; (8015460 <tcpip_init+0x80>)
 8015422:	4810      	ldr	r0, [pc, #64]	; (8015464 <tcpip_init+0x84>)
 8015424:	f00d f906 	bl	8022634 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8015428:	4809      	ldr	r0, [pc, #36]	; (8015450 <tcpip_init+0x70>)
 801542a:	f00b fd3b 	bl	8020ea4 <sys_mutex_new>
 801542e:	2800      	cmp	r0, #0
 8015430:	d0e9      	beq.n	8015406 <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8015432:	4b0a      	ldr	r3, [pc, #40]	; (801545c <tcpip_init+0x7c>)
 8015434:	f240 2265 	movw	r2, #613	; 0x265
 8015438:	490b      	ldr	r1, [pc, #44]	; (8015468 <tcpip_init+0x88>)
 801543a:	480a      	ldr	r0, [pc, #40]	; (8015464 <tcpip_init+0x84>)
 801543c:	f00d f8fa 	bl	8022634 <iprintf>
 8015440:	e7e1      	b.n	8015406 <tcpip_init+0x26>
 8015442:	bf00      	nop
 8015444:	20019f88 	.word	0x20019f88
 8015448:	20019f8c 	.word	0x20019f8c
 801544c:	20019f90 	.word	0x20019f90
 8015450:	2001f188 	.word	0x2001f188
 8015454:	080151e9 	.word	0x080151e9
 8015458:	08028fe0 	.word	0x08028fe0
 801545c:	08028f38 	.word	0x08028f38
 8015460:	08028f98 	.word	0x08028f98
 8015464:	08028ef8 	.word	0x08028ef8
 8015468:	08028fbc 	.word	0x08028fbc

0801546c <pbuf_free_callback>:
 * @param p The pbuf (chain) to be dereferenced.
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
 801546c:	4601      	mov	r1, r0
  return tcpip_try_callback(pbuf_free_int, p);
 801546e:	4801      	ldr	r0, [pc, #4]	; (8015474 <pbuf_free_callback+0x8>)
 8015470:	f7ff bf82 	b.w	8015378 <tcpip_try_callback>
 8015474:	080151e5 	.word	0x080151e5

08015478 <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8015478:	b300      	cbz	r0, 80154bc <fs_open+0x44>
{
 801547a:	b570      	push	{r4, r5, r6, lr}
 801547c:	460d      	mov	r5, r1
  if ((file == NULL) || (name == NULL)) {
 801547e:	b1d1      	cbz	r1, 80154b6 <fs_open+0x3e>
 8015480:	4606      	mov	r6, r0
 8015482:	4910      	ldr	r1, [pc, #64]	; (80154c4 <fs_open+0x4c>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8015484:	4c10      	ldr	r4, [pc, #64]	; (80154c8 <fs_open+0x50>)
 8015486:	e000      	b.n	801548a <fs_open+0x12>
 8015488:	6861      	ldr	r1, [r4, #4]
    if (!strcmp(name, (const char *)f->name)) {
 801548a:	4628      	mov	r0, r5
 801548c:	f7ea fed8 	bl	8000240 <strcmp>
 8015490:	b130      	cbz	r0, 80154a0 <fs_open+0x28>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8015492:	6824      	ldr	r4, [r4, #0]
 8015494:	2c00      	cmp	r4, #0
 8015496:	d1f7      	bne.n	8015488 <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 8015498:	f06f 0305 	mvn.w	r3, #5
}
 801549c:	4618      	mov	r0, r3
 801549e:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 80154a0:	68e2      	ldr	r2, [r4, #12]
      return ERR_OK;
 80154a2:	4603      	mov	r3, r0
      file->data = (const char *)f->data;
 80154a4:	68a1      	ldr	r1, [r4, #8]
      file->pextension = NULL;
 80154a6:	e9c6 2002 	strd	r2, r0, [r6, #8]
      file->len = f->len;
 80154aa:	e9c6 1200 	strd	r1, r2, [r6]
      file->flags = f->flags;
 80154ae:	7c22      	ldrb	r2, [r4, #16]
}
 80154b0:	4618      	mov	r0, r3
      file->flags = f->flags;
 80154b2:	7432      	strb	r2, [r6, #16]
}
 80154b4:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 80154b6:	f06f 030f 	mvn.w	r3, #15
 80154ba:	e7ef      	b.n	801549c <fs_open+0x24>
 80154bc:	f06f 030f 	mvn.w	r3, #15
}
 80154c0:	4618      	mov	r0, r3
 80154c2:	4770      	bx	lr
 80154c4:	08033e74 	.word	0x08033e74
 80154c8:	0803efe0 	.word	0x0803efe0

080154cc <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 80154cc:	4770      	bx	lr
 80154ce:	bf00      	nop

080154d0 <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 80154d0:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 80154d4:	1a10      	subs	r0, r2, r0
 80154d6:	4770      	bx	lr

080154d8 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80154d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 80154dc:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 80154de:	b364      	cbz	r4, 801553a <http_write+0x62>
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 80154e0:	8e45      	ldrh	r5, [r0, #50]	; 0x32
 80154e2:	4690      	mov	r8, r2
 80154e4:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 80154e8:	4606      	mov	r6, r0
 80154ea:	006d      	lsls	r5, r5, #1
 80154ec:	460f      	mov	r7, r1
 80154ee:	4699      	mov	r9, r3
 80154f0:	b2ad      	uxth	r5, r5
 80154f2:	4295      	cmp	r5, r2
 80154f4:	bf28      	it	cs
 80154f6:	4615      	movcs	r5, r2
 80154f8:	42ac      	cmp	r4, r5
 80154fa:	bf28      	it	cs
 80154fc:	462c      	movcs	r4, r5
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 80154fe:	464b      	mov	r3, r9
 8015500:	4622      	mov	r2, r4
 8015502:	4639      	mov	r1, r7
 8015504:	4630      	mov	r0, r6
 8015506:	f006 fc9f 	bl	801be48 <tcp_write>
    if (err == ERR_MEM) {
 801550a:	1c43      	adds	r3, r0, #1
 801550c:	d008      	beq.n	8015520 <http_write+0x48>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 801550e:	b978      	cbnz	r0, 8015530 <http_write+0x58>
 8015510:	f8a8 4000 	strh.w	r4, [r8]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8015514:	8b73      	ldrh	r3, [r6, #26]
 8015516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801551a:	8373      	strh	r3, [r6, #26]
#endif

  return err;
}
 801551c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((altcp_sndbuf(pcb) == 0) ||
 8015520:	f8b6 3064 	ldrh.w	r3, [r6, #100]	; 0x64
 8015524:	b123      	cbz	r3, 8015530 <http_write+0x58>
 8015526:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
        len /= 2;
 801552a:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 801552c:	2b08      	cmp	r3, #8
 801552e:	d901      	bls.n	8015534 <http_write+0x5c>
    *length = 0;
 8015530:	2400      	movs	r4, #0
 8015532:	e7ed      	b.n	8015510 <http_write+0x38>
  } while ((err == ERR_MEM) && (len > 1));
 8015534:	2c01      	cmp	r4, #1
 8015536:	d8e2      	bhi.n	80154fe <http_write+0x26>
 8015538:	e7fa      	b.n	8015530 <http_write+0x58>
    return ERR_OK;
 801553a:	4620      	mov	r0, r4
}
 801553c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08015540 <http_state_eof>:
{
 8015540:	b510      	push	{r4, lr}
 8015542:	4604      	mov	r4, r0
  if (hs->handle) {
 8015544:	6940      	ldr	r0, [r0, #20]
 8015546:	b118      	cbz	r0, 8015550 <http_state_eof+0x10>
    fs_close(hs->handle);
 8015548:	f7ff ffc0 	bl	80154cc <fs_close>
    hs->handle = NULL;
 801554c:	2300      	movs	r3, #0
 801554e:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8015550:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8015552:	b118      	cbz	r0, 801555c <http_state_eof+0x1c>
    HTTP_FREE_SSI_STATE(ssi);
 8015554:	f002 f89a 	bl	801768c <mem_free>
    hs->ssi = NULL;
 8015558:	2300      	movs	r3, #0
 801555a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 801555c:	6a20      	ldr	r0, [r4, #32]
 801555e:	b118      	cbz	r0, 8015568 <http_state_eof+0x28>
    pbuf_free(hs->req);
 8015560:	f002 ff50 	bl	8018404 <pbuf_free>
    hs->req = NULL;
 8015564:	2300      	movs	r3, #0
 8015566:	6223      	str	r3, [r4, #32]
}
 8015568:	bd10      	pop	{r4, pc}
 801556a:	bf00      	nop

0801556c <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 801556c:	b538      	push	{r3, r4, r5, lr}
  err_t err;

  *uri = "/404.html";
 801556e:	4b0e      	ldr	r3, [pc, #56]	; (80155a8 <http_get_404_file+0x3c>)
{
 8015570:	460d      	mov	r5, r1
  err = fs_open(&hs->file_handle, *uri);
 8015572:	4604      	mov	r4, r0
 8015574:	4619      	mov	r1, r3
  *uri = "/404.html";
 8015576:	602b      	str	r3, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 8015578:	f7ff ff7e 	bl	8015478 <fs_open>
  if (err != ERR_OK) {
 801557c:	b908      	cbnz	r0, 8015582 <http_get_404_file+0x16>
      }
    }
  }

  return &hs->file_handle;
}
 801557e:	4620      	mov	r0, r4
 8015580:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8015582:	490a      	ldr	r1, [pc, #40]	; (80155ac <http_get_404_file+0x40>)
    err = fs_open(&hs->file_handle, *uri);
 8015584:	4620      	mov	r0, r4
    *uri = "/404.htm";
 8015586:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 8015588:	f7ff ff76 	bl	8015478 <fs_open>
    if (err != ERR_OK) {
 801558c:	2800      	cmp	r0, #0
 801558e:	d0f6      	beq.n	801557e <http_get_404_file+0x12>
      *uri = "/404.shtml";
 8015590:	4907      	ldr	r1, [pc, #28]	; (80155b0 <http_get_404_file+0x44>)
      err = fs_open(&hs->file_handle, *uri);
 8015592:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8015594:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 8015596:	f7ff ff6f 	bl	8015478 <fs_open>
      if (err != ERR_OK) {
 801559a:	2800      	cmp	r0, #0
 801559c:	d0ef      	beq.n	801557e <http_get_404_file+0x12>
        *uri = NULL;
 801559e:	2300      	movs	r3, #0
        return NULL;
 80155a0:	461c      	mov	r4, r3
        *uri = NULL;
 80155a2:	602b      	str	r3, [r5, #0]
        return NULL;
 80155a4:	e7eb      	b.n	801557e <http_get_404_file+0x12>
 80155a6:	bf00      	nop
 80155a8:	0803eff4 	.word	0x0803eff4
 80155ac:	0803f000 	.word	0x0803f000
 80155b0:	0803f00c 	.word	0x0803f00c

080155b4 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 80155b4:	bb82      	cbnz	r2, 8015618 <http_accept+0x64>
{
 80155b6:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 80155b8:	fab1 f581 	clz	r5, r1
 80155bc:	460c      	mov	r4, r1
 80155be:	096d      	lsrs	r5, r5, #5
 80155c0:	b339      	cbz	r1, 8015612 <http_accept+0x5e>
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80155c2:	2101      	movs	r1, #1
 80155c4:	4620      	mov	r0, r4
 80155c6:	f003 fd5f 	bl	8019088 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 80155ca:	2034      	movs	r0, #52	; 0x34
 80155cc:	f002 fa38 	bl	8017a40 <mem_malloc>
  if (ret != NULL) {
 80155d0:	4606      	mov	r6, r0
 80155d2:	b1d8      	cbz	r0, 801560c <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 80155d4:	2234      	movs	r2, #52	; 0x34
 80155d6:	4629      	mov	r1, r5
 80155d8:	f00c f8ba 	bl	8021750 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 80155dc:	4631      	mov	r1, r6
 80155de:	4620      	mov	r0, r4
  hs->pcb = pcb;
 80155e0:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 80155e2:	f003 fd87 	bl	80190f4 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80155e6:	4620      	mov	r0, r4
 80155e8:	490d      	ldr	r1, [pc, #52]	; (8015620 <http_accept+0x6c>)
 80155ea:	f003 fd87 	bl	80190fc <tcp_recv>
  altcp_err(pcb, http_err);
 80155ee:	4620      	mov	r0, r4
 80155f0:	490c      	ldr	r1, [pc, #48]	; (8015624 <http_accept+0x70>)
 80155f2:	f003 fdbb 	bl	801916c <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80155f6:	2204      	movs	r2, #4
 80155f8:	4620      	mov	r0, r4
 80155fa:	490b      	ldr	r1, [pc, #44]	; (8015628 <http_accept+0x74>)
 80155fc:	f003 fdd8 	bl	80191b0 <tcp_poll>
  altcp_sent(pcb, http_sent);
 8015600:	4620      	mov	r0, r4
 8015602:	490a      	ldr	r1, [pc, #40]	; (801562c <http_accept+0x78>)
 8015604:	f003 fd96 	bl	8019134 <tcp_sent>

  return ERR_OK;
 8015608:	4628      	mov	r0, r5
}
 801560a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 801560c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8015610:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8015612:	f06f 0005 	mvn.w	r0, #5
}
 8015616:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8015618:	f06f 0005 	mvn.w	r0, #5
}
 801561c:	4770      	bx	lr
 801561e:	bf00      	nop
 8015620:	080161fd 	.word	0x080161fd
 8015624:	08016645 	.word	0x08016645
 8015628:	080161a5 	.word	0x080161a5
 801562c:	0801618d 	.word	0x0801618d

08015630 <http_init_file>:
{
 8015630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015634:	b089      	sub	sp, #36	; 0x24
 8015636:	4604      	mov	r4, r0
  if (file != NULL) {
 8015638:	460d      	mov	r5, r1
{
 801563a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
 801563e:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8015640:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (file != NULL) {
 8015644:	2900      	cmp	r1, #0
 8015646:	f000 80b0 	beq.w	80157aa <http_init_file+0x17a>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801564a:	680b      	ldr	r3, [r1, #0]
 801564c:	2b00      	cmp	r3, #0
 801564e:	f000 80b2 	beq.w	80157b6 <http_init_file+0x186>
    if (tag_check) {
 8015652:	2e00      	cmp	r6, #0
 8015654:	d171      	bne.n	801573a <http_init_file+0x10a>
    hs->handle = file;
 8015656:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8015658:	2f00      	cmp	r7, #0
 801565a:	d051      	beq.n	8015700 <http_init_file+0xd0>
  if (!params || (params[0] == '\0')) {
 801565c:	4b64      	ldr	r3, [pc, #400]	; (80157f0 <http_init_file+0x1c0>)
 801565e:	783a      	ldrb	r2, [r7, #0]
 8015660:	9305      	str	r3, [sp, #20]
 8015662:	2a00      	cmp	r2, #0
 8015664:	d045      	beq.n	80156f2 <http_init_file+0xc2>
 8015666:	f04f 0801 	mov.w	r8, #1
 801566a:	f8df b188 	ldr.w	fp, [pc, #392]	; 80157f4 <http_init_file+0x1c4>
        *pair = '\0';
 801566e:	f04f 0a00 	mov.w	sl, #0
 8015672:	4699      	mov	r9, r3
 8015674:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8015678:	463c      	mov	r4, r7
 801567a:	e014      	b.n	80156a6 <http_init_file+0x76>
 801567c:	2a0e      	cmp	r2, #14
      *pair = '\0';
 801567e:	f807 ab01 	strb.w	sl, [r7], #1
      pair++;
 8015682:	bfcc      	ite	gt
 8015684:	2500      	movgt	r5, #0
 8015686:	2501      	movle	r5, #1
    equals = strchr(equals, '=');
 8015688:	4620      	mov	r0, r4
 801568a:	213d      	movs	r1, #61	; 0x3d
 801568c:	f00d f9e4 	bl	8022a58 <strchr>
    if (equals) {
 8015690:	b318      	cbz	r0, 80156da <http_init_file+0xaa>
      *equals = '\0';
 8015692:	f800 ab01 	strb.w	sl, [r0], #1
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8015696:	f109 0904 	add.w	r9, r9, #4
      http_cgi_param_vals[loop] = equals + 1;
 801569a:	f849 0c04 	str.w	r0, [r9, #-4]
 801569e:	f108 0801 	add.w	r8, r8, #1
 80156a2:	463c      	mov	r4, r7
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80156a4:	b315      	cbz	r5, 80156ec <http_init_file+0xbc>
    pair = strchr(pair, '&');
 80156a6:	2126      	movs	r1, #38	; 0x26
 80156a8:	4620      	mov	r0, r4
    http_cgi_params[loop] = pair;
 80156aa:	f84b 4b04 	str.w	r4, [fp], #4
    pair = strchr(pair, '&');
 80156ae:	4646      	mov	r6, r8
 80156b0:	f00d f9d2 	bl	8022a58 <strchr>
    if (pair) {
 80156b4:	f108 32ff 	add.w	r2, r8, #4294967295
 80156b8:	4607      	mov	r7, r0
 80156ba:	2800      	cmp	r0, #0
 80156bc:	d1de      	bne.n	801567c <http_init_file+0x4c>
      pair = strchr(equals, ' ');
 80156be:	2120      	movs	r1, #32
 80156c0:	4620      	mov	r0, r4
        *pair = '\0';
 80156c2:	463d      	mov	r5, r7
      pair = strchr(equals, ' ');
 80156c4:	f00d f9c8 	bl	8022a58 <strchr>
      if (pair) {
 80156c8:	2800      	cmp	r0, #0
 80156ca:	d0dd      	beq.n	8015688 <http_init_file+0x58>
        *pair = '\0';
 80156cc:	7007      	strb	r7, [r0, #0]
    equals = strchr(equals, '=');
 80156ce:	213d      	movs	r1, #61	; 0x3d
 80156d0:	4620      	mov	r0, r4
 80156d2:	f00d f9c1 	bl	8022a58 <strchr>
    if (equals) {
 80156d6:	2800      	cmp	r0, #0
 80156d8:	d1db      	bne.n	8015692 <http_init_file+0x62>
      http_cgi_param_vals[loop] = NULL;
 80156da:	f8c9 0000 	str.w	r0, [r9]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80156de:	f108 0801 	add.w	r8, r8, #1
 80156e2:	f109 0904 	add.w	r9, r9, #4
 80156e6:	463c      	mov	r4, r7
 80156e8:	2d00      	cmp	r5, #0
 80156ea:	d1dc      	bne.n	80156a6 <http_init_file+0x76>
 80156ec:	4632      	mov	r2, r6
 80156ee:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 80156f2:	9b05      	ldr	r3, [sp, #20]
 80156f4:	4628      	mov	r0, r5
 80156f6:	9904      	ldr	r1, [sp, #16]
 80156f8:	9300      	str	r3, [sp, #0]
 80156fa:	4b3e      	ldr	r3, [pc, #248]	; (80157f4 <http_init_file+0x1c4>)
 80156fc:	f7f0 fdfa 	bl	80062f4 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8015700:	e9d5 3200 	ldrd	r3, r2, [r5]
 8015704:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8015706:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8015708:	db60      	blt.n	80157cc <http_init_file+0x19c>
    hs->retries = 0;
 801570a:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 801570c:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 801570e:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8015710:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8015714:	7c1b      	ldrb	r3, [r3, #16]
 8015716:	07d9      	lsls	r1, r3, #31
 8015718:	d52a      	bpl.n	8015770 <http_init_file+0x140>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 801571a:	9b03      	ldr	r3, [sp, #12]
 801571c:	2b00      	cmp	r3, #0
 801571e:	d136      	bne.n	801578e <http_init_file+0x15e>
  if (hs->keepalive) {
 8015720:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8015724:	b12b      	cbz	r3, 8015732 <http_init_file+0x102>
    if (hs->ssi != NULL) {
 8015726:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8015728:	2b00      	cmp	r3, #0
 801572a:	d058      	beq.n	80157de <http_init_file+0x1ae>
      hs->keepalive = 0;
 801572c:	2300      	movs	r3, #0
 801572e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8015732:	2000      	movs	r0, #0
 8015734:	b009      	add	sp, #36	; 0x24
 8015736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 801573a:	f44f 7090 	mov.w	r0, #288	; 0x120
 801573e:	f002 f97f 	bl	8017a40 <mem_malloc>
  if (ret != NULL) {
 8015742:	4606      	mov	r6, r0
 8015744:	2800      	cmp	r0, #0
 8015746:	d086      	beq.n	8015656 <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8015748:	f44f 7290 	mov.w	r2, #288	; 0x120
 801574c:	2100      	movs	r1, #0
 801574e:	f00b ffff 	bl	8021750 <memset>
        ssi->tag_index = 0;
 8015752:	2200      	movs	r2, #0
        ssi->tag_state = TAG_NONE;
 8015754:	f886 211e 	strb.w	r2, [r6, #286]	; 0x11e
        ssi->parse_left = file->len;
 8015758:	e9d5 3100 	ldrd	r3, r1, [r5]
        ssi->tag_index = 0;
 801575c:	8232      	strh	r2, [r6, #16]
        ssi->parsed = file->data;
 801575e:	6033      	str	r3, [r6, #0]
        ssi->parse_left = file->len;
 8015760:	e9c6 3102 	strd	r3, r1, [r6, #8]
        hs->ssi = ssi;
 8015764:	62e6      	str	r6, [r4, #44]	; 0x2c
    hs->handle = file;
 8015766:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8015768:	2f00      	cmp	r7, #0
 801576a:	f47f af77 	bne.w	801565c <http_init_file+0x2c>
 801576e:	e7c7      	b.n	8015700 <http_init_file+0xd0>
    LWIP_ASSERT("HTTP headers not included in file system",
 8015770:	4b21      	ldr	r3, [pc, #132]	; (80157f8 <http_init_file+0x1c8>)
 8015772:	f640 1243 	movw	r2, #2371	; 0x943
 8015776:	4921      	ldr	r1, [pc, #132]	; (80157fc <http_init_file+0x1cc>)
 8015778:	4821      	ldr	r0, [pc, #132]	; (8015800 <http_init_file+0x1d0>)
 801577a:	f00c ff5b 	bl	8022634 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 801577e:	9b03      	ldr	r3, [sp, #12]
 8015780:	2b00      	cmp	r3, #0
 8015782:	d0cd      	beq.n	8015720 <http_init_file+0xf0>
 8015784:	6963      	ldr	r3, [r4, #20]
 8015786:	7c1b      	ldrb	r3, [r3, #16]
 8015788:	07db      	lsls	r3, r3, #31
 801578a:	d5c9      	bpl.n	8015720 <http_init_file+0xf0>
 801578c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 801578e:	491d      	ldr	r1, [pc, #116]	; (8015804 <http_init_file+0x1d4>)
 8015790:	69a0      	ldr	r0, [r4, #24]
 8015792:	f000 ffe9 	bl	8016768 <lwip_strnstr>
      if (file_start != NULL) {
 8015796:	2800      	cmp	r0, #0
 8015798:	d0c2      	beq.n	8015720 <http_init_file+0xf0>
        int diff = file_start + 4 - hs->file;
 801579a:	3004      	adds	r0, #4
 801579c:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 801579e:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 80157a0:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 80157a2:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 80157a4:	1a9b      	subs	r3, r3, r2
 80157a6:	6263      	str	r3, [r4, #36]	; 0x24
 80157a8:	e7ba      	b.n	8015720 <http_init_file+0xf0>
    hs->file = NULL;
 80157aa:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 80157ae:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 80157b0:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 80157b4:	e7b4      	b.n	8015720 <http_init_file+0xf0>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 80157b6:	4b10      	ldr	r3, [pc, #64]	; (80157f8 <http_init_file+0x1c8>)
 80157b8:	f640 120b 	movw	r2, #2315	; 0x90b
 80157bc:	4912      	ldr	r1, [pc, #72]	; (8015808 <http_init_file+0x1d8>)
 80157be:	4810      	ldr	r0, [pc, #64]	; (8015800 <http_init_file+0x1d0>)
 80157c0:	f00c ff38 	bl	8022634 <iprintf>
    if (tag_check) {
 80157c4:	2e00      	cmp	r6, #0
 80157c6:	f43f af46 	beq.w	8015656 <http_init_file+0x26>
 80157ca:	e7b6      	b.n	801573a <http_init_file+0x10a>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80157cc:	f640 1234 	movw	r2, #2356	; 0x934
 80157d0:	4b09      	ldr	r3, [pc, #36]	; (80157f8 <http_init_file+0x1c8>)
 80157d2:	490e      	ldr	r1, [pc, #56]	; (801580c <http_init_file+0x1dc>)
 80157d4:	480a      	ldr	r0, [pc, #40]	; (8015800 <http_init_file+0x1d0>)
 80157d6:	f00c ff2d 	bl	8022634 <iprintf>
 80157da:	686a      	ldr	r2, [r5, #4]
 80157dc:	e795      	b.n	801570a <http_init_file+0xda>
      if ((hs->handle != NULL) &&
 80157de:	6963      	ldr	r3, [r4, #20]
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d0a6      	beq.n	8015732 <http_init_file+0x102>
 80157e4:	7c1b      	ldrb	r3, [r3, #16]
 80157e6:	f003 0303 	and.w	r3, r3, #3
 80157ea:	2b01      	cmp	r3, #1
 80157ec:	d1a1      	bne.n	8015732 <http_init_file+0x102>
 80157ee:	e79d      	b.n	801572c <http_init_file+0xfc>
 80157f0:	20019f94 	.word	0x20019f94
 80157f4:	20019fd4 	.word	0x20019fd4
 80157f8:	0803f018 	.word	0x0803f018
 80157fc:	0803f084 	.word	0x0803f084
 8015800:	08028ef8 	.word	0x08028ef8
 8015804:	08026ab0 	.word	0x08026ab0
 8015808:	0803f050 	.word	0x0803f050
 801580c:	0803f064 	.word	0x0803f064

08015810 <http_find_file>:
{
 8015810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015814:	ed2d 8b02 	vpush	{d8}
 8015818:	b087      	sub	sp, #28
 801581a:	4605      	mov	r5, r0
  size_t uri_len = strlen(uri);
 801581c:	4608      	mov	r0, r1
 801581e:	460c      	mov	r4, r1
{
 8015820:	4690      	mov	r8, r2
 8015822:	9105      	str	r1, [sp, #20]
  size_t uri_len = strlen(uri);
 8015824:	f7ea fd16 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8015828:	4606      	mov	r6, r0
 801582a:	b138      	cbz	r0, 801583c <http_find_file+0x2c>
 801582c:	1e43      	subs	r3, r0, #1
 801582e:	5ce2      	ldrb	r2, [r4, r3]
 8015830:	2a2f      	cmp	r2, #47	; 0x2f
 8015832:	d06a      	beq.n	801590a <http_find_file+0xfa>
 8015834:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 8015836:	f04f 0900 	mov.w	r9, #0
 801583a:	e001      	b.n	8015840 <http_find_file+0x30>
 801583c:	4681      	mov	r9, r0
 801583e:	462f      	mov	r7, r5
    params = (char *)strchr(uri, '?');
 8015840:	213f      	movs	r1, #63	; 0x3f
 8015842:	4620      	mov	r0, r4
 8015844:	f00d f908 	bl	8022a58 <strchr>
    if (params != NULL) {
 8015848:	4606      	mov	r6, r0
 801584a:	b118      	cbz	r0, 8015854 <http_find_file+0x44>
      *params = '\0';
 801584c:	2300      	movs	r3, #0
 801584e:	f806 3b01 	strb.w	r3, [r6], #1
      params++;
 8015852:	9c05      	ldr	r4, [sp, #20]
    err = fs_open(&hs->file_handle, uri);
 8015854:	4621      	mov	r1, r4
 8015856:	4628      	mov	r0, r5
 8015858:	f7ff fe0e 	bl	8015478 <fs_open>
    if (err == ERR_OK) {
 801585c:	b9b0      	cbnz	r0, 801588c <http_find_file+0x7c>
    if (file != NULL) {
 801585e:	b1e7      	cbz	r7, 801589a <http_find_file+0x8a>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8015860:	f897 9010 	ldrb.w	r9, [r7, #16]
 8015864:	9c05      	ldr	r4, [sp, #20]
 8015866:	f019 0908 	ands.w	r9, r9, #8
 801586a:	d01d      	beq.n	80158a8 <http_find_file+0x98>
        tag_check = 1;
 801586c:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8015870:	4623      	mov	r3, r4
 8015872:	4642      	mov	r2, r8
 8015874:	4639      	mov	r1, r7
 8015876:	4628      	mov	r0, r5
 8015878:	9601      	str	r6, [sp, #4]
 801587a:	f8cd 9000 	str.w	r9, [sp]
 801587e:	f7ff fed7 	bl	8015630 <http_init_file>
}
 8015882:	b007      	add	sp, #28
 8015884:	ecbd 8b02 	vpop	{d8}
 8015888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 801588c:	a905      	add	r1, sp, #20
 801588e:	4628      	mov	r0, r5
 8015890:	f7ff fe6c 	bl	801556c <http_get_404_file>
 8015894:	4607      	mov	r7, r0
    if (file != NULL) {
 8015896:	2f00      	cmp	r7, #0
 8015898:	d1e2      	bne.n	8015860 <http_find_file+0x50>
    file = http_get_404_file(hs, &uri);
 801589a:	a905      	add	r1, sp, #20
 801589c:	4628      	mov	r0, r5
 801589e:	f7ff fe65 	bl	801556c <http_get_404_file>
 80158a2:	9c05      	ldr	r4, [sp, #20]
 80158a4:	4607      	mov	r7, r0
 80158a6:	e7e3      	b.n	8015870 <http_find_file+0x60>
    char *param = (char *)strstr(uri, "?");
 80158a8:	213f      	movs	r1, #63	; 0x3f
 80158aa:	4620      	mov	r0, r4
 80158ac:	f00d f8d4 	bl	8022a58 <strchr>
    if (param != NULL) {
 80158b0:	4682      	mov	sl, r0
 80158b2:	b108      	cbz	r0, 80158b8 <http_find_file+0xa8>
      *param = 0;
 80158b4:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 80158b8:	212e      	movs	r1, #46	; 0x2e
 80158ba:	4620      	mov	r0, r4
 80158bc:	f00d f8cc 	bl	8022a58 <strchr>
 80158c0:	4603      	mov	r3, r0
 80158c2:	b138      	cbz	r0, 80158d4 <http_find_file+0xc4>
 80158c4:	1c58      	adds	r0, r3, #1
 80158c6:	212e      	movs	r1, #46	; 0x2e
 80158c8:	461c      	mov	r4, r3
 80158ca:	f00d f8c5 	bl	8022a58 <strchr>
 80158ce:	4603      	mov	r3, r0
 80158d0:	2800      	cmp	r0, #0
 80158d2:	d1f7      	bne.n	80158c4 <http_find_file+0xb4>
  u8_t tag_check = 0;
 80158d4:	4940      	ldr	r1, [pc, #256]	; (80159d8 <http_find_file+0x1c8>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 80158d6:	4620      	mov	r0, r4
 80158d8:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80159e8 <http_find_file+0x1d8>
 80158dc:	f000 ff6c 	bl	80167b8 <lwip_stricmp>
 80158e0:	b148      	cbz	r0, 80158f6 <http_find_file+0xe6>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 80158e2:	4b3e      	ldr	r3, [pc, #248]	; (80159dc <http_find_file+0x1cc>)
 80158e4:	459b      	cmp	fp, r3
 80158e6:	d008      	beq.n	80158fa <http_find_file+0xea>
 80158e8:	f85b 1b04 	ldr.w	r1, [fp], #4
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 80158ec:	4620      	mov	r0, r4
 80158ee:	f000 ff63 	bl	80167b8 <lwip_stricmp>
 80158f2:	2800      	cmp	r0, #0
 80158f4:	d1f5      	bne.n	80158e2 <http_find_file+0xd2>
        tag_check = 1;
 80158f6:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 80158fa:	f1ba 0f00 	cmp.w	sl, #0
 80158fe:	d002      	beq.n	8015906 <http_find_file+0xf6>
      *param = '?';
 8015900:	233f      	movs	r3, #63	; 0x3f
 8015902:	f88a 3000 	strb.w	r3, [sl]
 8015906:	9c05      	ldr	r4, [sp, #20]
 8015908:	e7b2      	b.n	8015870 <http_find_file+0x60>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801590a:	4a35      	ldr	r2, [pc, #212]	; (80159e0 <http_find_file+0x1d0>)
      ((uri != http_uri_buf) || (uri_len == 1))) {
 801590c:	4294      	cmp	r4, r2
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801590e:	9203      	str	r2, [sp, #12]
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8015910:	d106      	bne.n	8015920 <http_find_file+0x110>
 8015912:	f1a0 0001 	sub.w	r0, r0, #1
 8015916:	fab0 f080 	clz	r0, r0
 801591a:	0940      	lsrs	r0, r0, #5
 801591c:	2800      	cmp	r0, #0
 801591e:	d057      	beq.n	80159d0 <http_find_file+0x1c0>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8015920:	2b3f      	cmp	r3, #63	; 0x3f
 8015922:	bf28      	it	cs
 8015924:	233f      	movcs	r3, #63	; 0x3f
    if (copy_len > 0) {
 8015926:	2e01      	cmp	r6, #1
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8015928:	469a      	mov	sl, r3
    if (copy_len > 0) {
 801592a:	d008      	beq.n	801593e <http_find_file+0x12e>
      MEMCPY(http_uri_buf, uri, copy_len);
 801592c:	461a      	mov	r2, r3
 801592e:	4621      	mov	r1, r4
 8015930:	482b      	ldr	r0, [pc, #172]	; (80159e0 <http_find_file+0x1d0>)
 8015932:	f00b fee5 	bl	8021700 <memcpy>
      http_uri_buf[copy_len] = 0;
 8015936:	2300      	movs	r3, #0
 8015938:	9a03      	ldr	r2, [sp, #12]
 801593a:	f802 300a 	strb.w	r3, [r2, sl]
 801593e:	462f      	mov	r7, r5
{
 8015940:	f04f 0b00 	mov.w	fp, #0
        file_name = http_uri_buf;
 8015944:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80159e0 <http_find_file+0x1d0>
 8015948:	ee08 8a10 	vmov	s16, r8
      if (copy_len > 0) {
 801594c:	2e01      	cmp	r6, #1
        file_name = http_uri_buf;
 801594e:	46c8      	mov	r8, r9
      if (copy_len > 0) {
 8015950:	d012      	beq.n	8015978 <http_find_file+0x168>
        if (len_left > 0) {
 8015952:	f1da 033f 	rsbs	r3, sl, #63	; 0x3f
 8015956:	d113      	bne.n	8015980 <http_find_file+0x170>
      err = fs_open(&hs->file_handle, file_name);
 8015958:	4641      	mov	r1, r8
 801595a:	4628      	mov	r0, r5
 801595c:	f7ff fd8c 	bl	8015478 <fs_open>
      if (err == ERR_OK) {
 8015960:	b340      	cbz	r0, 80159b4 <http_find_file+0x1a4>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8015962:	f10b 0b01 	add.w	fp, fp, #1
 8015966:	f1bb 0f05 	cmp.w	fp, #5
 801596a:	d1ef      	bne.n	801594c <http_find_file+0x13c>
 801596c:	ee18 8a10 	vmov	r8, s16
 8015970:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8015972:	f04f 0900 	mov.w	r9, #0
 8015976:	e763      	b.n	8015840 <http_find_file+0x30>
        file_name = httpd_default_filenames[loop].name;
 8015978:	4b1a      	ldr	r3, [pc, #104]	; (80159e4 <http_find_file+0x1d4>)
 801597a:	f853 803b 	ldr.w	r8, [r3, fp, lsl #3]
 801597e:	e7eb      	b.n	8015958 <http_find_file+0x148>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8015980:	9304      	str	r3, [sp, #16]
 8015982:	4b18      	ldr	r3, [pc, #96]	; (80159e4 <http_find_file+0x1d4>)
 8015984:	f853 103b 	ldr.w	r1, [r3, fp, lsl #3]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8015988:	9b03      	ldr	r3, [sp, #12]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 801598a:	4608      	mov	r0, r1
 801598c:	9103      	str	r1, [sp, #12]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 801598e:	4453      	add	r3, sl
 8015990:	461c      	mov	r4, r3
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8015992:	f7ea fc5f 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8015996:	9b04      	ldr	r3, [sp, #16]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8015998:	4602      	mov	r2, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 801599a:	9903      	ldr	r1, [sp, #12]
 801599c:	4620      	mov	r0, r4
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 801599e:	429a      	cmp	r2, r3
 80159a0:	bf28      	it	cs
 80159a2:	461a      	movcs	r2, r3
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80159a4:	e9cd 9203 	strd	r9, r2, [sp, #12]
 80159a8:	f00b feaa 	bl	8021700 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 80159ac:	2300      	movs	r3, #0
 80159ae:	9a04      	ldr	r2, [sp, #16]
 80159b0:	54a3      	strb	r3, [r4, r2]
 80159b2:	e7d1      	b.n	8015958 <http_find_file+0x148>
        tag_check = httpd_default_filenames[loop].shtml;
 80159b4:	4a0b      	ldr	r2, [pc, #44]	; (80159e4 <http_find_file+0x1d4>)
 80159b6:	4644      	mov	r4, r8
 80159b8:	ee18 8a10 	vmov	r8, s16
 80159bc:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
        uri = file_name;
 80159c0:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 80159c2:	f893 9004 	ldrb.w	r9, [r3, #4]
  if (file == NULL) {
 80159c6:	2d00      	cmp	r5, #0
 80159c8:	f43f af3a 	beq.w	8015840 <http_find_file+0x30>
  char *params = NULL;
 80159cc:	4606      	mov	r6, r0
 80159ce:	e74f      	b.n	8015870 <http_find_file+0x60>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 80159d0:	4614      	mov	r4, r2
  u8_t tag_check = 0;
 80159d2:	4681      	mov	r9, r0
 80159d4:	462f      	mov	r7, r5
 80159d6:	e733      	b.n	8015840 <http_find_file+0x30>
 80159d8:	0803f0d8 	.word	0x0803f0d8
 80159dc:	0803f338 	.word	0x0803f338
 80159e0:	2001a014 	.word	0x2001a014
 80159e4:	0803f348 	.word	0x0803f348
 80159e8:	0803f328 	.word	0x0803f328

080159ec <http_post_rxpbuf>:
{
 80159ec:	b538      	push	{r3, r4, r5, lr}
 80159ee:	4604      	mov	r4, r0
  if (p != NULL) {
 80159f0:	b1c9      	cbz	r1, 8015a26 <http_post_rxpbuf+0x3a>
    if (hs->post_content_len_left < p->tot_len) {
 80159f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80159f4:	890a      	ldrh	r2, [r1, #8]
 80159f6:	4293      	cmp	r3, r2
 80159f8:	d31a      	bcc.n	8015a30 <http_post_rxpbuf+0x44>
      hs->post_content_len_left -= p->tot_len;
 80159fa:	1a9b      	subs	r3, r3, r2
    err = httpd_post_receive_data(hs, p);
 80159fc:	4620      	mov	r0, r4
 80159fe:	6323      	str	r3, [r4, #48]	; 0x30
 8015a00:	f7f0 fd82 	bl	8006508 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8015a04:	b178      	cbz	r0, 8015a26 <http_post_rxpbuf+0x3a>
    hs->post_content_len_left = 0;
 8015a06:	2300      	movs	r3, #0
 8015a08:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 8015a0a:	490a      	ldr	r1, [pc, #40]	; (8015a34 <http_post_rxpbuf+0x48>)
 8015a0c:	2500      	movs	r5, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8015a0e:	4620      	mov	r0, r4
 8015a10:	223f      	movs	r2, #63	; 0x3f
  http_uri_buf[0] = 0;
 8015a12:	700d      	strb	r5, [r1, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8015a14:	f7f0 fd88 	bl	8006528 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 8015a18:	462a      	mov	r2, r5
 8015a1a:	4620      	mov	r0, r4
 8015a1c:	4905      	ldr	r1, [pc, #20]	; (8015a34 <http_post_rxpbuf+0x48>)
}
 8015a1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8015a22:	f7ff bef5 	b.w	8015810 <http_find_file>
  if (hs->post_content_len_left == 0) {
 8015a26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d0ee      	beq.n	8015a0a <http_post_rxpbuf+0x1e>
}
 8015a2c:	2000      	movs	r0, #0
 8015a2e:	bd38      	pop	{r3, r4, r5, pc}
      hs->post_content_len_left = 0;
 8015a30:	2300      	movs	r3, #0
 8015a32:	e7e3      	b.n	80159fc <http_post_rxpbuf+0x10>
 8015a34:	2001a014 	.word	0x2001a014

08015a38 <http_find_error_file>:
  if (error_nr == 501) {
 8015a38:	f240 12f5 	movw	r2, #501	; 0x1f5
    uri3 = "/400.shtml";
 8015a3c:	4b17      	ldr	r3, [pc, #92]	; (8015a9c <http_find_error_file+0x64>)
 8015a3e:	4291      	cmp	r1, r2
 8015a40:	4917      	ldr	r1, [pc, #92]	; (8015aa0 <http_find_error_file+0x68>)
 8015a42:	4a18      	ldr	r2, [pc, #96]	; (8015aa4 <http_find_error_file+0x6c>)
 8015a44:	bf18      	it	ne
 8015a46:	460b      	movne	r3, r1
 8015a48:	4917      	ldr	r1, [pc, #92]	; (8015aa8 <http_find_error_file+0x70>)
{
 8015a4a:	b570      	push	{r4, r5, r6, lr}
 8015a4c:	b084      	sub	sp, #16
    uri3 = "/400.shtml";
 8015a4e:	4e17      	ldr	r6, [pc, #92]	; (8015aac <http_find_error_file+0x74>)
 8015a50:	bf18      	it	ne
 8015a52:	460e      	movne	r6, r1
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8015a54:	4619      	mov	r1, r3
 8015a56:	9303      	str	r3, [sp, #12]
{
 8015a58:	4604      	mov	r4, r0
    uri3 = "/400.shtml";
 8015a5a:	4d15      	ldr	r5, [pc, #84]	; (8015ab0 <http_find_error_file+0x78>)
 8015a5c:	bf08      	it	eq
 8015a5e:	4615      	moveq	r5, r2
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8015a60:	f7ff fd0a 	bl	8015478 <fs_open>
 8015a64:	9b03      	ldr	r3, [sp, #12]
 8015a66:	b128      	cbz	r0, 8015a74 <http_find_error_file+0x3c>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 8015a68:	4629      	mov	r1, r5
 8015a6a:	4620      	mov	r0, r4
 8015a6c:	f7ff fd04 	bl	8015478 <fs_open>
 8015a70:	b948      	cbnz	r0, 8015a86 <http_find_error_file+0x4e>
    uri = uri2;
 8015a72:	462b      	mov	r3, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8015a74:	2200      	movs	r2, #0
 8015a76:	4621      	mov	r1, r4
 8015a78:	4620      	mov	r0, r4
 8015a7a:	e9cd 2200 	strd	r2, r2, [sp]
 8015a7e:	f7ff fdd7 	bl	8015630 <http_init_file>
}
 8015a82:	b004      	add	sp, #16
 8015a84:	bd70      	pop	{r4, r5, r6, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 8015a86:	4631      	mov	r1, r6
 8015a88:	4620      	mov	r0, r4
 8015a8a:	f7ff fcf5 	bl	8015478 <fs_open>
 8015a8e:	b908      	cbnz	r0, 8015a94 <http_find_error_file+0x5c>
    uri = uri3;
 8015a90:	4633      	mov	r3, r6
 8015a92:	e7ef      	b.n	8015a74 <http_find_error_file+0x3c>
    return ERR_ARG;
 8015a94:	f06f 000f 	mvn.w	r0, #15
 8015a98:	e7f3      	b.n	8015a82 <http_find_error_file+0x4a>
 8015a9a:	bf00      	nop
 8015a9c:	0803f0c8 	.word	0x0803f0c8
 8015aa0:	0803f0ec 	.word	0x0803f0ec
 8015aa4:	0803f0bc 	.word	0x0803f0bc
 8015aa8:	0803f0d4 	.word	0x0803f0d4
 8015aac:	0803f0b0 	.word	0x0803f0b0
 8015ab0:	0803f0e0 	.word	0x0803f0e0

08015ab4 <http_close_or_abort_conn.constprop.0>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8015ab4:	b538      	push	{r3, r4, r5, lr}
 8015ab6:	4604      	mov	r4, r0
  if (hs != NULL) {
 8015ab8:	460d      	mov	r5, r1
 8015aba:	b391      	cbz	r1, 8015b22 <http_close_or_abort_conn.constprop.0+0x6e>
    if ((hs->post_content_len_left != 0)
 8015abc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015abe:	bb0b      	cbnz	r3, 8015b04 <http_close_or_abort_conn.constprop.0+0x50>
  altcp_arg(pcb, NULL);
 8015ac0:	2100      	movs	r1, #0
 8015ac2:	4620      	mov	r0, r4
 8015ac4:	f003 fb16 	bl	80190f4 <tcp_arg>
  altcp_recv(pcb, NULL);
 8015ac8:	2100      	movs	r1, #0
 8015aca:	4620      	mov	r0, r4
 8015acc:	f003 fb16 	bl	80190fc <tcp_recv>
  altcp_err(pcb, NULL);
 8015ad0:	2100      	movs	r1, #0
 8015ad2:	4620      	mov	r0, r4
 8015ad4:	f003 fb4a 	bl	801916c <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8015ad8:	2200      	movs	r2, #0
 8015ada:	4620      	mov	r0, r4
 8015adc:	4611      	mov	r1, r2
 8015ade:	f003 fb67 	bl	80191b0 <tcp_poll>
  altcp_sent(pcb, NULL);
 8015ae2:	2100      	movs	r1, #0
 8015ae4:	4620      	mov	r0, r4
 8015ae6:	f003 fb25 	bl	8019134 <tcp_sent>
    http_state_eof(hs);
 8015aea:	4628      	mov	r0, r5
 8015aec:	f7ff fd28 	bl	8015540 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8015af0:	4628      	mov	r0, r5
 8015af2:	f001 fdcb 	bl	801768c <mem_free>
  err = altcp_close(pcb);
 8015af6:	4620      	mov	r0, r4
 8015af8:	f004 f94e 	bl	8019d98 <tcp_close>
  if (err != ERR_OK) {
 8015afc:	4605      	mov	r5, r0
 8015afe:	b948      	cbnz	r0, 8015b14 <http_close_or_abort_conn.constprop.0+0x60>
}
 8015b00:	4628      	mov	r0, r5
 8015b02:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8015b04:	4911      	ldr	r1, [pc, #68]	; (8015b4c <http_close_or_abort_conn.constprop.0+0x98>)
 8015b06:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8015b08:	223f      	movs	r2, #63	; 0x3f
 8015b0a:	4628      	mov	r0, r5
      http_uri_buf[0] = 0;
 8015b0c:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8015b0e:	f7f0 fd0b 	bl	8006528 <httpd_post_finished>
 8015b12:	e7d5      	b.n	8015ac0 <http_close_or_abort_conn.constprop.0+0xc>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8015b14:	4620      	mov	r0, r4
 8015b16:	2204      	movs	r2, #4
 8015b18:	490d      	ldr	r1, [pc, #52]	; (8015b50 <http_close_or_abort_conn.constprop.0+0x9c>)
 8015b1a:	f003 fb49 	bl	80191b0 <tcp_poll>
}
 8015b1e:	4628      	mov	r0, r5
 8015b20:	bd38      	pop	{r3, r4, r5, pc}
  altcp_arg(pcb, NULL);
 8015b22:	f003 fae7 	bl	80190f4 <tcp_arg>
  altcp_recv(pcb, NULL);
 8015b26:	4629      	mov	r1, r5
 8015b28:	4620      	mov	r0, r4
 8015b2a:	f003 fae7 	bl	80190fc <tcp_recv>
  altcp_err(pcb, NULL);
 8015b2e:	4629      	mov	r1, r5
 8015b30:	4620      	mov	r0, r4
 8015b32:	f003 fb1b 	bl	801916c <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8015b36:	4629      	mov	r1, r5
 8015b38:	4620      	mov	r0, r4
 8015b3a:	462a      	mov	r2, r5
 8015b3c:	f003 fb38 	bl	80191b0 <tcp_poll>
  altcp_sent(pcb, NULL);
 8015b40:	4629      	mov	r1, r5
 8015b42:	4620      	mov	r0, r4
 8015b44:	f003 faf6 	bl	8019134 <tcp_sent>
  if (hs != NULL) {
 8015b48:	e7d5      	b.n	8015af6 <http_close_or_abort_conn.constprop.0+0x42>
 8015b4a:	bf00      	nop
 8015b4c:	2001a014 	.word	0x2001a014
 8015b50:	080161a5 	.word	0x080161a5

08015b54 <http_eof>:
{
 8015b54:	b538      	push	{r3, r4, r5, lr}
  if (hs->keepalive) {
 8015b56:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
 8015b5a:	b193      	cbz	r3, 8015b82 <http_eof+0x2e>
 8015b5c:	460c      	mov	r4, r1
 8015b5e:	4605      	mov	r5, r0
    http_state_eof(hs);
 8015b60:	4608      	mov	r0, r1
 8015b62:	f7ff fced 	bl	8015540 <http_state_eof>
  memset(hs, 0, sizeof(struct http_state));
 8015b66:	2234      	movs	r2, #52	; 0x34
 8015b68:	2100      	movs	r1, #0
 8015b6a:	4620      	mov	r0, r4
 8015b6c:	f00b fdf0 	bl	8021750 <memset>
    hs->keepalive = 1;
 8015b70:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8015b72:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 8015b74:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 8015b78:	8b6b      	ldrh	r3, [r5, #26]
 8015b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b7e:	836b      	strh	r3, [r5, #26]
}
 8015b80:	bd38      	pop	{r3, r4, r5, pc}
 8015b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_close_or_abort_conn(pcb, hs, 0);
 8015b86:	f7ff bf95 	b.w	8015ab4 <http_close_or_abort_conn.constprop.0>
 8015b8a:	bf00      	nop

08015b8c <http_send>:
{
 8015b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hs == NULL) {
 8015b90:	460d      	mov	r5, r1
{
 8015b92:	b087      	sub	sp, #28
  if (hs == NULL) {
 8015b94:	2900      	cmp	r1, #0
 8015b96:	f000 8157 	beq.w	8015e48 <http_send+0x2bc>
  if (hs->left == 0) {
 8015b9a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8015b9c:	4681      	mov	r9, r0
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	f000 8196 	beq.w	8015ed0 <http_send+0x344>
  if (hs->ssi) {
 8015ba4:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8015ba6:	2c00      	cmp	r4, #0
 8015ba8:	f000 812b 	beq.w	8015e02 <http_send+0x276>
  if (ssi->parsed > hs->file) {
 8015bac:	6826      	ldr	r6, [r4, #0]
 8015bae:	69a9      	ldr	r1, [r5, #24]
  len = altcp_sndbuf(pcb);
 8015bb0:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8015bb4:	428e      	cmp	r6, r1
  len = altcp_sndbuf(pcb);
 8015bb6:	f8ad 3016 	strh.w	r3, [sp, #22]
  if (ssi->parsed > hs->file) {
 8015bba:	f200 80bb 	bhi.w	8015d34 <http_send+0x1a8>
  u8_t data_to_send = 0;
 8015bbe:	2600      	movs	r6, #0
  err_t err = ERR_OK;
 8015bc0:	46b2      	mov	sl, r6
 8015bc2:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 8015bc6:	f04f 0b00 	mov.w	fp, #0
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8015bca:	2a04      	cmp	r2, #4
 8015bcc:	d003      	beq.n	8015bd6 <http_send+0x4a>
 8015bce:	68e1      	ldr	r1, [r4, #12]
 8015bd0:	2900      	cmp	r1, #0
 8015bd2:	f000 8089 	beq.w	8015ce8 <http_send+0x15c>
 8015bd6:	f1ba 0f00 	cmp.w	sl, #0
 8015bda:	f040 8215 	bne.w	8016008 <http_send+0x47c>
    if (len == 0) {
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	f000 8124 	beq.w	8015e2c <http_send+0x2a0>
    switch (ssi->tag_state) {
 8015be4:	2a04      	cmp	r2, #4
 8015be6:	d8f0      	bhi.n	8015bca <http_send+0x3e>
 8015be8:	e8df f002 	tbb	[pc, r2]
 8015bec:	253f6d5e 	.word	0x253f6d5e
 8015bf0:	03          	.byte	0x03
 8015bf1:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 8015bf2:	68a0      	ldr	r0, [r4, #8]
 8015bf4:	69a9      	ldr	r1, [r5, #24]
 8015bf6:	4288      	cmp	r0, r1
 8015bf8:	f240 80e8 	bls.w	8015dcc <http_send+0x240>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8015bfc:	6862      	ldr	r2, [r4, #4]
 8015bfe:	4291      	cmp	r1, r2
 8015c00:	f200 81e9 	bhi.w	8015fd6 <http_send+0x44a>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8015c04:	1a53      	subs	r3, r2, r1
 8015c06:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8015c0a:	4283      	cmp	r3, r0
 8015c0c:	f340 8121 	ble.w	8015e52 <http_send+0x2c6>
 8015c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015c14:	f8ad 3016 	strh.w	r3, [sp, #22]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015c18:	2300      	movs	r3, #0
 8015c1a:	f10d 0216 	add.w	r2, sp, #22
 8015c1e:	4648      	mov	r0, r9
 8015c20:	f7ff fc5a 	bl	80154d8 <http_write>
          if (err == ERR_OK) {
 8015c24:	2800      	cmp	r0, #0
 8015c26:	f000 81ea 	beq.w	8015ffe <http_send+0x472>
 8015c2a:	4682      	mov	sl, r0
 8015c2c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8015c30:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8015c34:	e7c9      	b.n	8015bca <http_send+0x3e>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8015c36:	6821      	ldr	r1, [r4, #0]
 8015c38:	8a20      	ldrh	r0, [r4, #16]
 8015c3a:	f891 e000 	ldrb.w	lr, [r1]
 8015c3e:	2800      	cmp	r0, #0
 8015c40:	f040 8096 	bne.w	8015d70 <http_send+0x1e4>
 8015c44:	f1ae 0709 	sub.w	r7, lr, #9
 8015c48:	b2ff      	uxtb	r7, r7
 8015c4a:	2f17      	cmp	r7, #23
 8015c4c:	f200 8090 	bhi.w	8015d70 <http_send+0x1e4>
 8015c50:	f8df c34c 	ldr.w	ip, [pc, #844]	; 8015fa0 <http_send+0x414>
 8015c54:	fa2c f707 	lsr.w	r7, ip, r7
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8015c58:	07ff      	lsls	r7, r7, #31
 8015c5a:	f140 8089 	bpl.w	8015d70 <http_send+0x1e4>
          ssi->parse_left--;
 8015c5e:	68e0      	ldr	r0, [r4, #12]
          ssi->parsed++;
 8015c60:	3101      	adds	r1, #1
          ssi->parse_left--;
 8015c62:	3801      	subs	r0, #1
          ssi->parsed++;
 8015c64:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 8015c66:	60e0      	str	r0, [r4, #12]
          break;
 8015c68:	e7af      	b.n	8015bca <http_send+0x3e>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8015c6a:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8015c6e:	f1bc 0f00 	cmp.w	ip, #0
 8015c72:	f040 8092 	bne.w	8015d9a <http_send+0x20e>
 8015c76:	6821      	ldr	r1, [r4, #0]
 8015c78:	780f      	ldrb	r7, [r1, #0]
 8015c7a:	f1a7 0009 	sub.w	r0, r7, #9
 8015c7e:	b2c0      	uxtb	r0, r0
 8015c80:	2817      	cmp	r0, #23
 8015c82:	f240 811d 	bls.w	8015ec0 <http_send+0x334>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8015c86:	48bf      	ldr	r0, [pc, #764]	; (8015f84 <http_send+0x3f8>)
 8015c88:	f894 e014 	ldrb.w	lr, [r4, #20]
 8015c8c:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
 8015c90:	6840      	ldr	r0, [r0, #4]
 8015c92:	7800      	ldrb	r0, [r0, #0]
 8015c94:	42b8      	cmp	r0, r7
 8015c96:	d067      	beq.n	8015d68 <http_send+0x1dc>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8015c98:	f10c 0001 	add.w	r0, ip, #1
 8015c9c:	44a4      	add	ip, r4
 8015c9e:	8220      	strh	r0, [r4, #16]
 8015ca0:	7808      	ldrb	r0, [r1, #0]
 8015ca2:	f88c 0016 	strb.w	r0, [ip, #22]
 8015ca6:	e7da      	b.n	8015c5e <http_send+0xd2>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 8015ca8:	6821      	ldr	r1, [r4, #0]
 8015caa:	7808      	ldrb	r0, [r1, #0]
 8015cac:	283c      	cmp	r0, #60	; 0x3c
 8015cae:	d002      	beq.n	8015cb6 <http_send+0x12a>
 8015cb0:	282f      	cmp	r0, #47	; 0x2f
 8015cb2:	d1d4      	bne.n	8015c5e <http_send+0xd2>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8015cb4:	2201      	movs	r2, #1
            ssi->tag_state = TAG_LEADIN;
 8015cb6:	2001      	movs	r0, #1
            ssi->tag_type = tag_type;
 8015cb8:	7522      	strb	r2, [r4, #20]
            ssi->tag_started = ssi->parsed;
 8015cba:	6061      	str	r1, [r4, #4]
            break;
 8015cbc:	4602      	mov	r2, r0
            ssi->tag_state = TAG_LEADIN;
 8015cbe:	f884 011e 	strb.w	r0, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8015cc2:	8220      	strh	r0, [r4, #16]
            break;
 8015cc4:	e7cb      	b.n	8015c5e <http_send+0xd2>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8015cc6:	49af      	ldr	r1, [pc, #700]	; (8015f84 <http_send+0x3f8>)
 8015cc8:	7d20      	ldrb	r0, [r4, #20]
 8015cca:	8a27      	ldrh	r7, [r4, #16]
 8015ccc:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 8015cd0:	5dc9      	ldrb	r1, [r1, r7]
 8015cd2:	2900      	cmp	r1, #0
 8015cd4:	f040 8086 	bne.w	8015de4 <http_send+0x258>
          ssi->tag_state = TAG_FOUND;
 8015cd8:	2202      	movs	r2, #2
          ssi->tag_index = 0;
 8015cda:	8221      	strh	r1, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8015cdc:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_state = TAG_FOUND;
 8015cde:	f884 211e 	strb.w	r2, [r4, #286]	; 0x11e
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8015ce2:	2900      	cmp	r1, #0
 8015ce4:	f47f af77 	bne.w	8015bd6 <http_send+0x4a>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 8015ce8:	6824      	ldr	r4, [r4, #0]
 8015cea:	69a9      	ldr	r1, [r5, #24]
 8015cec:	428c      	cmp	r4, r1
 8015cee:	f240 809d 	bls.w	8015e2c <http_send+0x2a0>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015cf2:	1a64      	subs	r4, r4, r1
 8015cf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015cf8:	2300      	movs	r3, #0
 8015cfa:	4648      	mov	r0, r9
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015cfc:	4294      	cmp	r4, r2
 8015cfe:	bfa8      	it	ge
 8015d00:	4614      	movge	r4, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015d02:	f10d 0216 	add.w	r2, sp, #22
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015d06:	f8ad 4016 	strh.w	r4, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015d0a:	f7ff fbe5 	bl	80154d8 <http_write>
    if (err == ERR_OK) {
 8015d0e:	2800      	cmp	r0, #0
 8015d10:	f040 808c 	bne.w	8015e2c <http_send+0x2a0>
    hs->file += len;
 8015d14:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    data_to_send = 1;
 8015d18:	2601      	movs	r6, #1
    hs->file += len;
 8015d1a:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8015d1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 8015d1e:	440a      	add	r2, r1
    hs->left -= len;
 8015d20:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 8015d22:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8015d24:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	f000 8084 	beq.w	8015e34 <http_send+0x2a8>
}
 8015d2c:	4630      	mov	r0, r6
 8015d2e:	b007      	add	sp, #28
 8015d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015d34:	1a76      	subs	r6, r6, r1
 8015d36:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	4648      	mov	r0, r9
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015d3e:	4296      	cmp	r6, r2
 8015d40:	bfa8      	it	ge
 8015d42:	4616      	movge	r6, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015d44:	f10d 0216 	add.w	r2, sp, #22
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8015d48:	f8ad 6016 	strh.w	r6, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015d4c:	f7ff fbc4 	bl	80154d8 <http_write>
    if (err == ERR_OK) {
 8015d50:	4682      	mov	sl, r0
 8015d52:	2800      	cmp	r0, #0
 8015d54:	f000 8149 	beq.w	8015fea <http_send+0x45e>
  u8_t data_to_send = 0;
 8015d58:	2600      	movs	r6, #0
    if (altcp_sndbuf(pcb) == 0) {
 8015d5a:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d064      	beq.n	8015e2c <http_send+0x2a0>
 8015d62:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8015d66:	e72c      	b.n	8015bc2 <http_send+0x36>
            ssi->tag_state = TAG_NONE;
 8015d68:	2200      	movs	r2, #0
 8015d6a:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
 8015d6e:	e776      	b.n	8015c5e <http_send+0xd2>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8015d70:	f894 c014 	ldrb.w	ip, [r4, #20]
 8015d74:	4f83      	ldr	r7, [pc, #524]	; (8015f84 <http_send+0x3f8>)
 8015d76:	eb07 07cc 	add.w	r7, r7, ip, lsl #3
 8015d7a:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8015d7e:	f81c 7000 	ldrb.w	r7, [ip, r0]
 8015d82:	4577      	cmp	r7, lr
 8015d84:	f000 80b3 	beq.w	8015eee <http_send+0x362>
          ssi->parse_left--;
 8015d88:	68e2      	ldr	r2, [r4, #12]
          ssi->parsed++;
 8015d8a:	3101      	adds	r1, #1
          ssi->tag_state = TAG_NONE;
 8015d8c:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8015d90:	1e50      	subs	r0, r2, #1
          ssi->parsed++;
 8015d92:	6021      	str	r1, [r4, #0]
          ssi->tag_state = TAG_NONE;
 8015d94:	2200      	movs	r2, #0
          ssi->parse_left--;
 8015d96:	60e0      	str	r0, [r4, #12]
          ssi->tag_state = TAG_NONE;
 8015d98:	e719      	b.n	8015bce <http_send+0x42>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8015d9a:	4f7a      	ldr	r7, [pc, #488]	; (8015f84 <http_send+0x3f8>)
 8015d9c:	f894 e014 	ldrb.w	lr, [r4, #20]
 8015da0:	6821      	ldr	r1, [r4, #0]
 8015da2:	eb07 0ece 	add.w	lr, r7, lr, lsl #3
 8015da6:	7808      	ldrb	r0, [r1, #0]
 8015da8:	f8de e004 	ldr.w	lr, [lr, #4]
 8015dac:	f89e 8000 	ldrb.w	r8, [lr]
 8015db0:	4580      	cmp	r8, r0
 8015db2:	d06b      	beq.n	8015e8c <http_send+0x300>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8015db4:	3809      	subs	r0, #9
 8015db6:	b2c0      	uxtb	r0, r0
 8015db8:	2817      	cmp	r0, #23
 8015dba:	d961      	bls.n	8015e80 <http_send+0x2f4>
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8015dbc:	f1bc 0f07 	cmp.w	ip, #7
 8015dc0:	f67f af6a 	bls.w	8015c98 <http_send+0x10c>
            ssi->tag_state = TAG_NONE;
 8015dc4:	2200      	movs	r2, #0
 8015dc6:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
        ssi->parse_left--;
 8015dca:	e748      	b.n	8015c5e <http_send+0xd2>
          if (ssi->tag_index < ssi->tag_insert_len) {
 8015dcc:	8a27      	ldrh	r7, [r4, #16]
 8015dce:	8a62      	ldrh	r2, [r4, #18]
 8015dd0:	4297      	cmp	r7, r2
 8015dd2:	f0c0 80e7 	bcc.w	8015fa4 <http_send+0x418>
              ssi->parsed = ssi->tag_end;
 8015dd6:	2200      	movs	r2, #0
              ssi->tag_index = 0;
 8015dd8:	f8a4 b010 	strh.w	fp, [r4, #16]
              ssi->tag_state = TAG_NONE;
 8015ddc:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 8015de0:	6020      	str	r0, [r4, #0]
 8015de2:	e6f4      	b.n	8015bce <http_send+0x42>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8015de4:	6820      	ldr	r0, [r4, #0]
 8015de6:	f890 c000 	ldrb.w	ip, [r0]
 8015dea:	458c      	cmp	ip, r1
 8015dec:	f000 80c7 	beq.w	8015f7e <http_send+0x3f2>
            ssi->tag_state = TAG_NONE;
 8015df0:	2200      	movs	r2, #0
 8015df2:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8015df6:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 8015df8:	3001      	adds	r0, #1
          ssi->parse_left--;
 8015dfa:	3901      	subs	r1, #1
          ssi->parsed++;
 8015dfc:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 8015dfe:	60e1      	str	r1, [r4, #12]
          ssi->parsed++;
 8015e00:	e6e3      	b.n	8015bca <http_send+0x3e>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8015e02:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8015e06:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8015e0a:	6a6e      	ldr	r6, [r5, #36]	; 0x24
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015e0c:	4623      	mov	r3, r4
 8015e0e:	f10d 0216 	add.w	r2, sp, #22
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8015e12:	4286      	cmp	r6, r0
 8015e14:	bf88      	it	hi
 8015e16:	460e      	movhi	r6, r1
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015e18:	69a9      	ldr	r1, [r5, #24]
 8015e1a:	4648      	mov	r0, r9
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8015e1c:	f8ad 6016 	strh.w	r6, [sp, #22]
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8015e20:	f7ff fb5a 	bl	80154d8 <http_write>
  if (err == ERR_OK) {
 8015e24:	2800      	cmp	r0, #0
 8015e26:	f43f af75 	beq.w	8015d14 <http_send+0x188>
  u8_t data_to_send = 0;
 8015e2a:	4626      	mov	r6, r4
 8015e2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	f47f af7c 	bne.w	8015d2c <http_send+0x1a0>
 8015e34:	6968      	ldr	r0, [r5, #20]
 8015e36:	f7ff fb4b 	bl	80154d0 <fs_bytes_left>
 8015e3a:	2800      	cmp	r0, #0
 8015e3c:	f73f af76 	bgt.w	8015d2c <http_send+0x1a0>
    http_eof(pcb, hs);
 8015e40:	4629      	mov	r1, r5
 8015e42:	4648      	mov	r0, r9
 8015e44:	f7ff fe86 	bl	8015b54 <http_eof>
      return 0;
 8015e48:	2600      	movs	r6, #0
}
 8015e4a:	4630      	mov	r0, r6
 8015e4c:	b007      	add	sp, #28
 8015e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e52:	b29b      	uxth	r3, r3
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8015e54:	f8ad 3016 	strh.w	r3, [sp, #22]
          if (len != 0) {
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	f47f aedd 	bne.w	8015c18 <http_send+0x8c>
            if (ssi->tag_started <= hs->file) {
 8015e5e:	4291      	cmp	r1, r2
 8015e60:	d305      	bcc.n	8015e6e <http_send+0x2e2>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8015e62:	68a0      	ldr	r0, [r4, #8]
 8015e64:	1a82      	subs	r2, r0, r2
 8015e66:	4413      	add	r3, r2
 8015e68:	b29b      	uxth	r3, r3
 8015e6a:	f8ad 3016 	strh.w	r3, [sp, #22]
            hs->left -= len;
 8015e6e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            hs->file += len;
 8015e70:	4419      	add	r1, r3
            data_to_send = 1;
 8015e72:	2601      	movs	r6, #1
            hs->left -= len;
 8015e74:	1ad2      	subs	r2, r2, r3
            hs->file += len;
 8015e76:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 8015e78:	626a      	str	r2, [r5, #36]	; 0x24
 8015e7a:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8015e7e:	e6a4      	b.n	8015bca <http_send+0x3e>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8015e80:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8015fa0 <http_send+0x414>
 8015e84:	fa28 f000 	lsr.w	r0, r8, r0
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8015e88:	07c0      	lsls	r0, r0, #31
 8015e8a:	d597      	bpl.n	8015dbc <http_send+0x230>
            ssi->tag_state = TAG_LEADOUT;
 8015e8c:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8015e8e:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8015e92:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8015e96:	f200 80c2 	bhi.w	801601e <http_send+0x492>
            ssi->tag_name[ssi->tag_index] = '\0';
 8015e9a:	eb04 030c 	add.w	r3, r4, ip
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8015e9e:	f884 c015 	strb.w	ip, [r4, #21]
            ssi->tag_name[ssi->tag_index] = '\0';
 8015ea2:	f883 b016 	strb.w	fp, [r3, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8015ea6:	f89e 3000 	ldrb.w	r3, [lr]
 8015eaa:	780a      	ldrb	r2, [r1, #0]
 8015eac:	429a      	cmp	r2, r3
 8015eae:	f000 80af 	beq.w	8016010 <http_send+0x484>
              ssi->tag_index = 0;
 8015eb2:	f8a4 b010 	strh.w	fp, [r4, #16]
 8015eb6:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8015eba:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8015ebe:	e6ce      	b.n	8015c5e <http_send+0xd2>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8015ec0:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8015fa0 <http_send+0x414>
 8015ec4:	fa2e f000 	lsr.w	r0, lr, r0
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8015ec8:	07c0      	lsls	r0, r0, #31
 8015eca:	f57f aedc 	bpl.w	8015c86 <http_send+0xfa>
 8015ece:	e6c6      	b.n	8015c5e <http_send+0xd2>
  if (hs->handle == NULL) {
 8015ed0:	6948      	ldr	r0, [r1, #20]
 8015ed2:	2800      	cmp	r0, #0
 8015ed4:	d0b4      	beq.n	8015e40 <http_send+0x2b4>
  bytes_left = fs_bytes_left(hs->handle);
 8015ed6:	f7ff fafb 	bl	80154d0 <fs_bytes_left>
  if (bytes_left <= 0) {
 8015eda:	2800      	cmp	r0, #0
 8015edc:	ddb0      	ble.n	8015e40 <http_send+0x2b4>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8015ede:	4b2a      	ldr	r3, [pc, #168]	; (8015f88 <http_send+0x3fc>)
 8015ee0:	f240 429d 	movw	r2, #1181	; 0x49d
 8015ee4:	4929      	ldr	r1, [pc, #164]	; (8015f8c <http_send+0x400>)
 8015ee6:	482a      	ldr	r0, [pc, #168]	; (8015f90 <http_send+0x404>)
 8015ee8:	f00c fba4 	bl	8022634 <iprintf>
  return 1;
 8015eec:	e65a      	b.n	8015ba4 <http_send+0x18>
          ssi->parse_left--;
 8015eee:	68e7      	ldr	r7, [r4, #12]
          ssi->tag_index++;
 8015ef0:	3001      	adds	r0, #1
          ssi->parsed++;
 8015ef2:	3101      	adds	r1, #1
          ssi->tag_index++;
 8015ef4:	b280      	uxth	r0, r0
          ssi->parse_left--;
 8015ef6:	3f01      	subs	r7, #1
          ssi->parsed++;
 8015ef8:	6021      	str	r1, [r4, #0]
          ssi->tag_index++;
 8015efa:	8220      	strh	r0, [r4, #16]
          ssi->parse_left--;
 8015efc:	60e7      	str	r7, [r4, #12]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 8015efe:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8015f02:	2900      	cmp	r1, #0
 8015f04:	f47f ae61 	bne.w	8015bca <http_send+0x3e>
  ssi = hs->ssi;
 8015f08:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8015f0c:	f1b8 0f00 	cmp.w	r8, #0
 8015f10:	f000 8116 	beq.w	8016140 <http_send+0x5b4>
  if (httpd_ssi_handler
 8015f14:	4b1f      	ldr	r3, [pc, #124]	; (8015f94 <http_send+0x408>)
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	9300      	str	r3, [sp, #0]
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	f000 808f 	beq.w	801603e <http_send+0x4b2>
      && httpd_tags && httpd_num_tags
 8015f20:	4b1d      	ldr	r3, [pc, #116]	; (8015f98 <http_send+0x40c>)
 8015f22:	681a      	ldr	r2, [r3, #0]
 8015f24:	2a00      	cmp	r2, #0
 8015f26:	f000 808a 	beq.w	801603e <http_send+0x4b2>
 8015f2a:	4b1c      	ldr	r3, [pc, #112]	; (8015f9c <http_send+0x410>)
 8015f2c:	681b      	ldr	r3, [r3, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8015f2e:	2b00      	cmp	r3, #0
      && httpd_tags && httpd_num_tags
 8015f30:	4619      	mov	r1, r3
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8015f32:	f340 8084 	ble.w	801603e <http_send+0x4b2>
 8015f36:	f108 0716 	add.w	r7, r8, #22
 8015f3a:	3a04      	subs	r2, #4
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	9401      	str	r4, [sp, #4]
 8015f40:	9602      	str	r6, [sp, #8]
 8015f42:	463e      	mov	r6, r7
 8015f44:	9503      	str	r5, [sp, #12]
 8015f46:	461c      	mov	r4, r3
 8015f48:	4617      	mov	r7, r2
 8015f4a:	460d      	mov	r5, r1
 8015f4c:	e003      	b.n	8015f56 <http_send+0x3ca>
 8015f4e:	3401      	adds	r4, #1
 8015f50:	42a5      	cmp	r5, r4
 8015f52:	f000 8106 	beq.w	8016162 <http_send+0x5d6>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8015f56:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8015f5a:	4630      	mov	r0, r6
 8015f5c:	f7ea f970 	bl	8000240 <strcmp>
 8015f60:	2800      	cmp	r0, #0
 8015f62:	d1f4      	bne.n	8015f4e <http_send+0x3c2>
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 8015f64:	4623      	mov	r3, r4
 8015f66:	22fe      	movs	r2, #254	; 0xfe
 8015f68:	f108 011f 	add.w	r1, r8, #31
 8015f6c:	9d03      	ldr	r5, [sp, #12]
 8015f6e:	4618      	mov	r0, r3
 8015f70:	9b00      	ldr	r3, [sp, #0]
 8015f72:	e9dd 4601 	ldrd	r4, r6, [sp, #4]
 8015f76:	4798      	blx	r3
 8015f78:	f8a8 0012 	strh.w	r0, [r8, #18]
          return;
 8015f7c:	e0a0      	b.n	80160c0 <http_send+0x534>
            ssi->tag_index++;
 8015f7e:	3701      	adds	r7, #1
 8015f80:	8227      	strh	r7, [r4, #16]
 8015f82:	e738      	b.n	8015df6 <http_send+0x26a>
 8015f84:	0803f338 	.word	0x0803f338
 8015f88:	0803f018 	.word	0x0803f018
 8015f8c:	0803f0f8 	.word	0x0803f0f8
 8015f90:	08028ef8 	.word	0x08028ef8
 8015f94:	2001a458 	.word	0x2001a458
 8015f98:	2001a45c 	.word	0x2001a45c
 8015f9c:	2001a054 	.word	0x2001a054
 8015fa0:	00800013 	.word	0x00800013
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8015fa4:	f107 011f 	add.w	r1, r7, #31
            len = (ssi->tag_insert_len - ssi->tag_index);
 8015fa8:	1bd7      	subs	r7, r2, r7
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8015faa:	2301      	movs	r3, #1
 8015fac:	f10d 0216 	add.w	r2, sp, #22
 8015fb0:	4421      	add	r1, r4
 8015fb2:	4648      	mov	r0, r9
            len = (ssi->tag_insert_len - ssi->tag_index);
 8015fb4:	f8ad 7016 	strh.w	r7, [sp, #22]
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8015fb8:	f7ff fa8e 	bl	80154d8 <http_write>
              ssi->tag_index += len;
 8015fbc:	f8bd 3016 	ldrh.w	r3, [sp, #22]
            if (err == ERR_OK) {
 8015fc0:	4682      	mov	sl, r0
 8015fc2:	2800      	cmp	r0, #0
 8015fc4:	f47f ae34 	bne.w	8015c30 <http_send+0xa4>
              ssi->tag_index += len;
 8015fc8:	8a21      	ldrh	r1, [r4, #16]
              data_to_send = 1;
 8015fca:	2601      	movs	r6, #1
 8015fcc:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
              ssi->tag_index += len;
 8015fd0:	4419      	add	r1, r3
 8015fd2:	8221      	strh	r1, [r4, #16]
 8015fd4:	e5f9      	b.n	8015bca <http_send+0x3e>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8015fd6:	f240 52ac 	movw	r2, #1452	; 0x5ac
 8015fda:	4964      	ldr	r1, [pc, #400]	; (801616c <http_send+0x5e0>)
 8015fdc:	4b64      	ldr	r3, [pc, #400]	; (8016170 <http_send+0x5e4>)
 8015fde:	4865      	ldr	r0, [pc, #404]	; (8016174 <http_send+0x5e8>)
 8015fe0:	f00c fb28 	bl	8022634 <iprintf>
 8015fe4:	6862      	ldr	r2, [r4, #4]
 8015fe6:	69a9      	ldr	r1, [r5, #24]
 8015fe8:	e60c      	b.n	8015c04 <http_send+0x78>
      hs->file += len;
 8015fea:	f8bd 1016 	ldrh.w	r1, [sp, #22]
      data_to_send = 1;
 8015fee:	2601      	movs	r6, #1
      hs->file += len;
 8015ff0:	69aa      	ldr	r2, [r5, #24]
      hs->left -= len;
 8015ff2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hs->file += len;
 8015ff4:	440a      	add	r2, r1
      hs->left -= len;
 8015ff6:	1a5b      	subs	r3, r3, r1
      hs->file += len;
 8015ff8:	61aa      	str	r2, [r5, #24]
      hs->left -= len;
 8015ffa:	626b      	str	r3, [r5, #36]	; 0x24
 8015ffc:	e6ad      	b.n	8015d5a <http_send+0x1ce>
 8015ffe:	6862      	ldr	r2, [r4, #4]
 8016000:	69a9      	ldr	r1, [r5, #24]
 8016002:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016006:	e72a      	b.n	8015e5e <http_send+0x2d2>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 8016008:	2a04      	cmp	r2, #4
 801600a:	f43f af0f 	beq.w	8015e2c <http_send+0x2a0>
 801600e:	e66b      	b.n	8015ce8 <http_send+0x15c>
              ssi->tag_index = 1;
 8016010:	2301      	movs	r3, #1
 8016012:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016016:	8223      	strh	r3, [r4, #16]
 8016018:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 801601c:	e61f      	b.n	8015c5e <http_send+0xd2>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801601e:	4b54      	ldr	r3, [pc, #336]	; (8016170 <http_send+0x5e4>)
 8016020:	f240 523a 	movw	r2, #1338	; 0x53a
 8016024:	4954      	ldr	r1, [pc, #336]	; (8016178 <http_send+0x5ec>)
 8016026:	4853      	ldr	r0, [pc, #332]	; (8016174 <http_send+0x5e8>)
 8016028:	f00c fb04 	bl	8022634 <iprintf>
 801602c:	7d23      	ldrb	r3, [r4, #20]
 801602e:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8016032:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 8016036:	6821      	ldr	r1, [r4, #0]
 8016038:	f8d7 e004 	ldr.w	lr, [r7, #4]
 801603c:	e72d      	b.n	8015e9a <http_send+0x30e>
 801603e:	f108 0716 	add.w	r7, r8, #22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8016042:	4638      	mov	r0, r7
 8016044:	f7ea f906 	bl	8000254 <strlen>
 8016048:	28e4      	cmp	r0, #228	; 0xe4
 801604a:	d869      	bhi.n	8016120 <http_send+0x594>
 801604c:	2809      	cmp	r0, #9
 801604e:	bf28      	it	cs
 8016050:	2009      	movcs	r0, #9
 8016052:	f100 0331 	add.w	r3, r0, #49	; 0x31
 8016056:	4686      	mov	lr, r0
 8016058:	9300      	str	r3, [sp, #0]
 801605a:	f100 0319 	add.w	r3, r0, #25
 801605e:	9301      	str	r3, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016060:	f8df c124 	ldr.w	ip, [pc, #292]	; 8016188 <http_send+0x5fc>
 8016064:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016068:	f8bc c000 	ldrh.w	ip, [ip]
 801606c:	f8c8 001f 	str.w	r0, [r8, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016070:	f108 0031 	add.w	r0, r8, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016074:	f8a8 c02f 	strh.w	ip, [r8, #47]	; 0x2f
 8016078:	f8c8 1023 	str.w	r1, [r8, #35]	; 0x23
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 801607c:	4639      	mov	r1, r7
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 801607e:	f8c8 2027 	str.w	r2, [r8, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016082:	4672      	mov	r2, lr
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016084:	f8c8 302b 	str.w	r3, [r8, #43]	; 0x2b
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016088:	f00b fb3a 	bl	8021700 <memcpy>
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 801608c:	9a01      	ldr	r2, [sp, #4]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 801608e:	4b3b      	ldr	r3, [pc, #236]	; (801617c <http_send+0x5f0>)
 8016090:	9900      	ldr	r1, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016092:	4442      	add	r2, r8
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016094:	6818      	ldr	r0, [r3, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016096:	4694      	mov	ip, r2
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016098:	889f      	ldrh	r7, [r3, #4]
 801609a:	eb08 0201 	add.w	r2, r8, r1
 801609e:	799b      	ldrb	r3, [r3, #6]
 80160a0:	f848 0001 	str.w	r0, [r8, r1]
  len = strlen(ssi->tag_insert);
 80160a4:	f108 001f 	add.w	r0, r8, #31
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 80160a8:	8097      	strh	r7, [r2, #4]
 80160aa:	7193      	strb	r3, [r2, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 80160ac:	f88c b01f 	strb.w	fp, [ip, #31]
  len = strlen(ssi->tag_insert);
 80160b0:	f7ea f8d0 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 80160b4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 80160b8:	4607      	mov	r7, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 80160ba:	d239      	bcs.n	8016130 <http_send+0x5a4>
  ssi->tag_insert_len = (u16_t)len;
 80160bc:	f8a8 7012 	strh.w	r7, [r8, #18]
            ssi->tag_state = TAG_SENDING;
 80160c0:	2204      	movs	r2, #4
            ssi->parsed = ssi->tag_started;
 80160c2:	e9d4 3700 	ldrd	r3, r7, [r4]
            ssi->tag_state = TAG_SENDING;
 80160c6:	f884 211e 	strb.w	r2, [r4, #286]	; 0x11e
            if (ssi->tag_end > hs->file) {
 80160ca:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_index = 0;
 80160cc:	f8a4 b010 	strh.w	fp, [r4, #16]
            if (ssi->tag_end > hs->file) {
 80160d0:	428b      	cmp	r3, r1
            ssi->tag_end = ssi->parsed;
 80160d2:	60a3      	str	r3, [r4, #8]
            ssi->parsed = ssi->tag_started;
 80160d4:	6027      	str	r7, [r4, #0]
            if (ssi->tag_end > hs->file) {
 80160d6:	d802      	bhi.n	80160de <http_send+0x552>
 80160d8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80160dc:	e57b      	b.n	8015bd6 <http_send+0x4a>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80160de:	1a7f      	subs	r7, r7, r1
 80160e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80160e4:	2300      	movs	r3, #0
 80160e6:	4648      	mov	r0, r9
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80160e8:	4297      	cmp	r7, r2
 80160ea:	bfa8      	it	ge
 80160ec:	4617      	movge	r7, r2
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80160ee:	f10d 0216 	add.w	r2, sp, #22
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80160f2:	f8ad 7016 	strh.w	r7, [sp, #22]
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80160f6:	f7ff f9ef 	bl	80154d8 <http_write>
              if (err == ERR_OK) {
 80160fa:	4682      	mov	sl, r0
 80160fc:	2800      	cmp	r0, #0
 80160fe:	f47f ad95 	bne.w	8015c2c <http_send+0xa0>
                if (ssi->tag_started <= hs->file) {
 8016102:	6861      	ldr	r1, [r4, #4]
 8016104:	69aa      	ldr	r2, [r5, #24]
 8016106:	4291      	cmp	r1, r2
 8016108:	d922      	bls.n	8016150 <http_send+0x5c4>
 801610a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
                hs->left -= len;
 801610e:	6a69      	ldr	r1, [r5, #36]	; 0x24
                hs->file += len;
 8016110:	441a      	add	r2, r3
                data_to_send = 1;
 8016112:	2601      	movs	r6, #1
                hs->left -= len;
 8016114:	1ac9      	subs	r1, r1, r3
                hs->file += len;
 8016116:	61aa      	str	r2, [r5, #24]
                hs->left -= len;
 8016118:	6269      	str	r1, [r5, #36]	; 0x24
 801611a:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 801611e:	e554      	b.n	8015bca <http_send+0x3e>
 8016120:	233a      	movs	r3, #58	; 0x3a
 8016122:	f04f 0c22 	mov.w	ip, #34	; 0x22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8016126:	f04f 0e09 	mov.w	lr, #9
 801612a:	e9cd 3c00 	strd	r3, ip, [sp]
 801612e:	e797      	b.n	8016060 <http_send+0x4d4>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8016130:	4b0f      	ldr	r3, [pc, #60]	; (8016170 <http_send+0x5e4>)
 8016132:	f240 323f 	movw	r2, #831	; 0x33f
 8016136:	4912      	ldr	r1, [pc, #72]	; (8016180 <http_send+0x5f4>)
 8016138:	480e      	ldr	r0, [pc, #56]	; (8016174 <http_send+0x5e8>)
 801613a:	f00c fa7b 	bl	8022634 <iprintf>
 801613e:	e7bd      	b.n	80160bc <http_send+0x530>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8016140:	4b0b      	ldr	r3, [pc, #44]	; (8016170 <http_send+0x5e4>)
 8016142:	f240 3206 	movw	r2, #774	; 0x306
 8016146:	490f      	ldr	r1, [pc, #60]	; (8016184 <http_send+0x5f8>)
 8016148:	480a      	ldr	r0, [pc, #40]	; (8016174 <http_send+0x5e8>)
 801614a:	f00c fa73 	bl	8022634 <iprintf>
 801614e:	e6e1      	b.n	8015f14 <http_send+0x388>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8016150:	68a3      	ldr	r3, [r4, #8]
 8016152:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8016156:	1a5b      	subs	r3, r3, r1
 8016158:	4403      	add	r3, r0
 801615a:	b29b      	uxth	r3, r3
 801615c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016160:	e7d5      	b.n	801610e <http_send+0x582>
 8016162:	4637      	mov	r7, r6
 8016164:	9c01      	ldr	r4, [sp, #4]
 8016166:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 801616a:	e76a      	b.n	8016042 <http_send+0x4b6>
 801616c:	0803f180 	.word	0x0803f180
 8016170:	0803f018 	.word	0x0803f018
 8016174:	08028ef8 	.word	0x08028ef8
 8016178:	0803f130 	.word	0x0803f130
 801617c:	0803f168 	.word	0x0803f168
 8016180:	0803f170 	.word	0x0803f170
 8016184:	0803f148 	.word	0x0803f148
 8016188:	0803f154 	.word	0x0803f154

0801618c <http_sent>:
{
 801618c:	b508      	push	{r3, lr}
  if (hs == NULL) {
 801618e:	4603      	mov	r3, r0
 8016190:	b130      	cbz	r0, 80161a0 <http_sent+0x14>
  hs->retries = 0;
 8016192:	2200      	movs	r2, #0
 8016194:	4608      	mov	r0, r1
  http_send(pcb, hs);
 8016196:	4619      	mov	r1, r3
  hs->retries = 0;
 8016198:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 801619c:	f7ff fcf6 	bl	8015b8c <http_send>
}
 80161a0:	2000      	movs	r0, #0
 80161a2:	bd08      	pop	{r3, pc}

080161a4 <http_poll>:
{
 80161a4:	b510      	push	{r4, lr}
 80161a6:	460c      	mov	r4, r1
  if (hs == NULL) {
 80161a8:	b1a8      	cbz	r0, 80161d6 <http_poll+0x32>
    hs->retries++;
 80161aa:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80161ae:	3301      	adds	r3, #1
 80161b0:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80161b2:	2b04      	cmp	r3, #4
    hs->retries++;
 80161b4:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80161b8:	d019      	beq.n	80161ee <http_poll+0x4a>
    if (hs->handle) {
 80161ba:	6943      	ldr	r3, [r0, #20]
 80161bc:	b123      	cbz	r3, 80161c8 <http_poll+0x24>
      if (http_send(pcb, hs)) {
 80161be:	4601      	mov	r1, r0
 80161c0:	4620      	mov	r0, r4
 80161c2:	f7ff fce3 	bl	8015b8c <http_send>
 80161c6:	b908      	cbnz	r0, 80161cc <http_poll+0x28>
  return ERR_OK;
 80161c8:	2000      	movs	r0, #0
}
 80161ca:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 80161cc:	4620      	mov	r0, r4
 80161ce:	f006 fca1 	bl	801cb14 <tcp_output>
  return ERR_OK;
 80161d2:	2000      	movs	r0, #0
 80161d4:	e7f9      	b.n	80161ca <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 80161d6:	4601      	mov	r1, r0
 80161d8:	4620      	mov	r0, r4
 80161da:	f7ff fc6b 	bl	8015ab4 <http_close_or_abort_conn.constprop.0>
    if (closed == ERR_MEM) {
 80161de:	3001      	adds	r0, #1
 80161e0:	d1f2      	bne.n	80161c8 <http_poll+0x24>
      altcp_abort(pcb);
 80161e2:	4620      	mov	r0, r4
 80161e4:	f003 fbd2 	bl	801998c <tcp_abort>
      return ERR_ABRT;
 80161e8:	f06f 000c 	mvn.w	r0, #12
}
 80161ec:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 80161ee:	4601      	mov	r1, r0
 80161f0:	4620      	mov	r0, r4
 80161f2:	f7ff fc5f 	bl	8015ab4 <http_close_or_abort_conn.constprop.0>
      return ERR_OK;
 80161f6:	2000      	movs	r0, #0
}
 80161f8:	bd10      	pop	{r4, pc}
 80161fa:	bf00      	nop

080161fc <http_recv>:
{
 80161fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016200:	4605      	mov	r5, r0
 8016202:	b08d      	sub	sp, #52	; 0x34
 8016204:	460e      	mov	r6, r1
 8016206:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8016208:	b9ab      	cbnz	r3, 8016236 <http_recv+0x3a>
 801620a:	fab2 f782 	clz	r7, r2
 801620e:	097f      	lsrs	r7, r7, #5
 8016210:	b1ca      	cbz	r2, 8016246 <http_recv+0x4a>
 8016212:	b188      	cbz	r0, 8016238 <http_recv+0x3c>
    altcp_recved(pcb, p->tot_len);
 8016214:	8911      	ldrh	r1, [r2, #8]
 8016216:	4630      	mov	r0, r6
 8016218:	f002 fee2 	bl	8018fe0 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 801621c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801621e:	2b00      	cmp	r3, #0
 8016220:	f040 8140 	bne.w	80164a4 <http_recv+0x2a8>
    if (hs->handle == NULL) {
 8016224:	696b      	ldr	r3, [r5, #20]
 8016226:	b1b3      	cbz	r3, 8016256 <http_recv+0x5a>
      pbuf_free(p);
 8016228:	4620      	mov	r0, r4
 801622a:	f002 f8eb 	bl	8018404 <pbuf_free>
}
 801622e:	2000      	movs	r0, #0
 8016230:	b00d      	add	sp, #52	; 0x34
 8016232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8016236:	b132      	cbz	r2, 8016246 <http_recv+0x4a>
      altcp_recved(pcb, p->tot_len);
 8016238:	4630      	mov	r0, r6
 801623a:	8921      	ldrh	r1, [r4, #8]
 801623c:	f002 fed0 	bl	8018fe0 <tcp_recved>
      pbuf_free(p);
 8016240:	4620      	mov	r0, r4
 8016242:	f002 f8df 	bl	8018404 <pbuf_free>
  return http_close_or_abort_conn(pcb, hs, 0);
 8016246:	4629      	mov	r1, r5
 8016248:	4630      	mov	r0, r6
 801624a:	f7ff fc33 	bl	8015ab4 <http_close_or_abort_conn.constprop.0>
}
 801624e:	2000      	movs	r0, #0
 8016250:	b00d      	add	sp, #52	; 0x34
 8016252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8016256:	69ab      	ldr	r3, [r5, #24]
        if (hs->req != NULL) {
 8016258:	6a28      	ldr	r0, [r5, #32]
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 801625a:	2b00      	cmp	r3, #0
 801625c:	f040 8179 	bne.w	8016552 <http_recv+0x356>
  if (hs->req == NULL) {
 8016260:	2800      	cmp	r0, #0
 8016262:	f000 813a 	beq.w	80164da <http_recv+0x2de>
    pbuf_cat(hs->req, p);
 8016266:	4621      	mov	r1, r4
 8016268:	f002 fa4e 	bl	8018708 <pbuf_cat>
  pbuf_ref(p);
 801626c:	4620      	mov	r0, r4
 801626e:	f002 fa37 	bl	80186e0 <pbuf_ref>
  if (hs->req->next != NULL) {
 8016272:	6a28      	ldr	r0, [r5, #32]
 8016274:	6803      	ldr	r3, [r0, #0]
 8016276:	2b00      	cmp	r3, #0
 8016278:	f000 8131 	beq.w	80164de <http_recv+0x2e2>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801627c:	8907      	ldrh	r7, [r0, #8]
 801627e:	f240 32ff 	movw	r2, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8016282:	49bf      	ldr	r1, [pc, #764]	; (8016580 <http_recv+0x384>)
 8016284:	2300      	movs	r3, #0
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8016286:	4297      	cmp	r7, r2
    data = httpd_req_buf;
 8016288:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801628a:	bf28      	it	cs
 801628c:	4617      	movcs	r7, r2
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 801628e:	463a      	mov	r2, r7
 8016290:	f002 fb50 	bl	8018934 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8016294:	2f06      	cmp	r7, #6
 8016296:	f240 80f3 	bls.w	8016480 <http_recv+0x284>
    crlf = lwip_strnstr(data, CRLF, data_len);
 801629a:	463a      	mov	r2, r7
 801629c:	49b9      	ldr	r1, [pc, #740]	; (8016584 <http_recv+0x388>)
 801629e:	4640      	mov	r0, r8
 80162a0:	f000 fa62 	bl	8016768 <lwip_strnstr>
    if (crlf != NULL) {
 80162a4:	2800      	cmp	r0, #0
 80162a6:	f000 80eb 	beq.w	8016480 <http_recv+0x284>
      if (!strncmp(data, "GET ", 4)) {
 80162aa:	2204      	movs	r2, #4
 80162ac:	49b6      	ldr	r1, [pc, #728]	; (8016588 <http_recv+0x38c>)
 80162ae:	4640      	mov	r0, r8
 80162b0:	f00d f944 	bl	802353c <strncmp>
 80162b4:	4682      	mov	sl, r0
 80162b6:	2800      	cmp	r0, #0
 80162b8:	f040 811c 	bne.w	80164f4 <http_recv+0x2f8>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80162bc:	1f3a      	subs	r2, r7, #4
 80162be:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 80162c2:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80162c6:	49b1      	ldr	r1, [pc, #708]	; (801658c <http_recv+0x390>)
 80162c8:	b292      	uxth	r2, r2
 80162ca:	4658      	mov	r0, fp
        sp1 = data + 3;
 80162cc:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80162ce:	9205      	str	r2, [sp, #20]
 80162d0:	f000 fa4a 	bl	8016768 <lwip_strnstr>
      if (sp2 == NULL) {
 80162d4:	9a05      	ldr	r2, [sp, #20]
 80162d6:	4681      	mov	r9, r0
 80162d8:	2800      	cmp	r0, #0
 80162da:	f000 8127 	beq.w	801652c <http_recv+0x330>
      int is_09 = 0;
 80162de:	4653      	mov	r3, sl
      if ((sp2 != 0) && (sp2 > sp1)) {
 80162e0:	9305      	str	r3, [sp, #20]
 80162e2:	f1b9 0f00 	cmp.w	r9, #0
 80162e6:	f000 80cb 	beq.w	8016480 <http_recv+0x284>
 80162ea:	9b04      	ldr	r3, [sp, #16]
 80162ec:	4599      	cmp	r9, r3
 80162ee:	f240 80c7 	bls.w	8016480 <http_recv+0x284>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 80162f2:	463a      	mov	r2, r7
 80162f4:	49a6      	ldr	r1, [pc, #664]	; (8016590 <http_recv+0x394>)
 80162f6:	4640      	mov	r0, r8
 80162f8:	f000 fa36 	bl	8016768 <lwip_strnstr>
 80162fc:	2800      	cmp	r0, #0
 80162fe:	f000 80bf 	beq.w	8016480 <http_recv+0x284>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8016302:	9b05      	ldr	r3, [sp, #20]
 8016304:	2b00      	cmp	r3, #0
 8016306:	f000 8131 	beq.w	801656c <http_recv+0x370>
            hs->keepalive = 0;
 801630a:	2000      	movs	r0, #0
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 801630c:	eba9 020b 	sub.w	r2, r9, fp
 8016310:	f885 0029 	strb.w	r0, [r5, #41]	; 0x29
          *sp1 = 0;
 8016314:	2100      	movs	r1, #0
 8016316:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 8016318:	b292      	uxth	r2, r2
          *sp1 = 0;
 801631a:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 801631c:	eb0b 0002 	add.w	r0, fp, r2
 8016320:	f80b 1002 	strb.w	r1, [fp, r2]
 8016324:	9006      	str	r0, [sp, #24]
          if (is_post) {
 8016326:	f1ba 0f00 	cmp.w	sl, #0
 801632a:	f000 8118 	beq.w	801655e <http_recv+0x362>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801632e:	f109 0301 	add.w	r3, r9, #1
 8016332:	4997      	ldr	r1, [pc, #604]	; (8016590 <http_recv+0x394>)
            struct pbuf *q = hs->req;
 8016334:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8016338:	eba3 0208 	sub.w	r2, r3, r8
 801633c:	4618      	mov	r0, r3
 801633e:	9305      	str	r3, [sp, #20]
 8016340:	1aba      	subs	r2, r7, r2
 8016342:	f000 fa11 	bl	8016768 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8016346:	9007      	str	r0, [sp, #28]
 8016348:	2800      	cmp	r0, #0
 801634a:	f000 816d 	beq.w	8016628 <http_recv+0x42c>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 801634e:	9b05      	ldr	r3, [sp, #20]
 8016350:	4990      	ldr	r1, [pc, #576]	; (8016594 <http_recv+0x398>)
 8016352:	1ac2      	subs	r2, r0, r3
 8016354:	4618      	mov	r0, r3
 8016356:	f000 fa07 	bl	8016768 <lwip_strnstr>
    if (scontent_len != NULL) {
 801635a:	9008      	str	r0, [sp, #32]
 801635c:	2800      	cmp	r0, #0
 801635e:	f000 8135 	beq.w	80165cc <http_recv+0x3d0>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8016362:	f100 0310 	add.w	r3, r0, #16
 8016366:	220a      	movs	r2, #10
 8016368:	4986      	ldr	r1, [pc, #536]	; (8016584 <http_recv+0x388>)
 801636a:	4618      	mov	r0, r3
 801636c:	9309      	str	r3, [sp, #36]	; 0x24
 801636e:	f000 f9fb 	bl	8016768 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 8016372:	2800      	cmp	r0, #0
 8016374:	f000 812a 	beq.w	80165cc <http_recv+0x3d0>
        content_len = atoi(content_len_num);
 8016378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801637a:	4618      	mov	r0, r3
 801637c:	f00b f85e 	bl	802143c <atoi>
        if (content_len == 0) {
 8016380:	1e01      	subs	r1, r0, #0
 8016382:	9109      	str	r1, [sp, #36]	; 0x24
 8016384:	f040 8120 	bne.w	80165c8 <http_recv+0x3cc>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8016388:	9b08      	ldr	r3, [sp, #32]
 801638a:	7c1b      	ldrb	r3, [r3, #16]
 801638c:	2b30      	cmp	r3, #48	; 0x30
 801638e:	f040 811d 	bne.w	80165cc <http_recv+0x3d0>
 8016392:	9b08      	ldr	r3, [sp, #32]
 8016394:	7c5b      	ldrb	r3, [r3, #17]
 8016396:	2b0d      	cmp	r3, #13
 8016398:	f040 8118 	bne.w	80165cc <http_recv+0x3d0>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801639c:	9b07      	ldr	r3, [sp, #28]
          u8_t post_auto_wnd = 1;
 801639e:	f04f 0c01 	mov.w	ip, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80163a2:	9a05      	ldr	r2, [sp, #20]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80163a4:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80163a8:	3304      	adds	r3, #4
          u8_t post_auto_wnd = 1;
 80163aa:	f88d c02f 	strb.w	ip, [sp, #47]	; 0x2f
          http_uri_buf[0] = 0;
 80163ae:	f04f 0c00 	mov.w	ip, #0
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80163b2:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80163b4:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80163b8:	1a9b      	subs	r3, r3, r2
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80163ba:	f04f 0b3f 	mov.w	fp, #63	; 0x3f
 80163be:	9a05      	ldr	r2, [sp, #20]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80163c0:	4547      	cmp	r7, r8
 80163c2:	bfb4      	ite	lt
 80163c4:	46b8      	movlt	r8, r7
 80163c6:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80163ca:	429f      	cmp	r7, r3
 80163cc:	bfa8      	it	ge
 80163ce:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80163d0:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 80163d2:	4f71      	ldr	r7, [pc, #452]	; (8016598 <http_recv+0x39c>)
 80163d4:	f887 c000 	strb.w	ip, [r7]
          *crlfcrlf = 0;
 80163d8:	9f07      	ldr	r7, [sp, #28]
 80163da:	f887 c000 	strb.w	ip, [r7]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80163de:	4f6e      	ldr	r7, [pc, #440]	; (8016598 <http_recv+0x39c>)
 80163e0:	9003      	str	r0, [sp, #12]
 80163e2:	4628      	mov	r0, r5
 80163e4:	9701      	str	r7, [sp, #4]
 80163e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80163e8:	f8cd b008 	str.w	fp, [sp, #8]
 80163ec:	9700      	str	r7, [sp, #0]
 80163ee:	f7f0 f893 	bl	8006518 <httpd_post_begin>
          if (err == ERR_OK) {
 80163f2:	2800      	cmp	r0, #0
 80163f4:	f040 80f8 	bne.w	80165e8 <http_recv+0x3ec>
            hs->post_content_len_left = (u32_t)content_len;
 80163f8:	632f      	str	r7, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 80163fa:	f1ba 0f00 	cmp.w	sl, #0
 80163fe:	f000 80d7 	beq.w	80165b0 <http_recv+0x3b4>
 8016402:	4652      	mov	r2, sl
 8016404:	e005      	b.n	8016412 <http_recv+0x216>
              q = q->next;
 8016406:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 8016408:	fa1f f883 	uxth.w	r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 801640c:	2a00      	cmp	r2, #0
 801640e:	f000 80cf 	beq.w	80165b0 <http_recv+0x3b4>
 8016412:	8953      	ldrh	r3, [r2, #10]
 8016414:	4543      	cmp	r3, r8
              start_offset -= q->len;
 8016416:	eba8 0303 	sub.w	r3, r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 801641a:	d9f4      	bls.n	8016406 <http_recv+0x20a>
 801641c:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 801641e:	4641      	mov	r1, r8
 8016420:	4610      	mov	r0, r2
 8016422:	f001 ffb3 	bl	801838c <pbuf_remove_header>
              pbuf_ref(q);
 8016426:	4650      	mov	r0, sl
 8016428:	f002 f95a 	bl	80186e0 <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 801642c:	4651      	mov	r1, sl
 801642e:	4628      	mov	r0, r5
 8016430:	f7ff fadc 	bl	80159ec <http_post_rxpbuf>
 8016434:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 8016436:	2f00      	cmp	r7, #0
 8016438:	f000 80bc 	beq.w	80165b4 <http_recv+0x3b8>
              *sp1 = ' ';
 801643c:	2320      	movs	r3, #32
 801643e:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8016440:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 8016444:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8016446:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8016448:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801644c:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 801644e:	d022      	beq.n	8016496 <http_recv+0x29a>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8016450:	2f00      	cmp	r7, #0
 8016452:	d048      	beq.n	80164e6 <http_recv+0x2ea>
 8016454:	1d7a      	adds	r2, r7, #5
 8016456:	f43f aee7 	beq.w	8016228 <http_recv+0x2c>
 801645a:	f027 0308 	bic.w	r3, r7, #8
 801645e:	b25b      	sxtb	r3, r3
 8016460:	3310      	adds	r3, #16
 8016462:	d12e      	bne.n	80164c2 <http_recv+0x2c6>
        if (hs->req != NULL) {
 8016464:	6a28      	ldr	r0, [r5, #32]
 8016466:	b3a0      	cbz	r0, 80164d2 <http_recv+0x2d6>
          pbuf_free(hs->req);
 8016468:	f001 ffcc 	bl	8018404 <pbuf_free>
          hs->req = NULL;
 801646c:	2300      	movs	r3, #0
 801646e:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8016470:	4620      	mov	r0, r4
 8016472:	f001 ffc7 	bl	8018404 <pbuf_free>
      if (parsed == ERR_OK) {
 8016476:	b1df      	cbz	r7, 80164b0 <http_recv+0x2b4>
      } else if (parsed == ERR_ARG) {
 8016478:	3710      	adds	r7, #16
 801647a:	f43f aee4 	beq.w	8016246 <http_recv+0x4a>
 801647e:	e6e6      	b.n	801624e <http_recv+0x52>
  clen = pbuf_clen(hs->req);
 8016480:	6a28      	ldr	r0, [r5, #32]
 8016482:	f002 f923 	bl	80186cc <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8016486:	6a2b      	ldr	r3, [r5, #32]
 8016488:	891b      	ldrh	r3, [r3, #8]
 801648a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801648e:	d202      	bcs.n	8016496 <http_recv+0x29a>
 8016490:	2805      	cmp	r0, #5
 8016492:	f67f aec9 	bls.w	8016228 <http_recv+0x2c>
    return http_find_error_file(hs, 400);
 8016496:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801649a:	4628      	mov	r0, r5
 801649c:	f7ff facc 	bl	8015a38 <http_find_error_file>
 80164a0:	4607      	mov	r7, r0
 80164a2:	e7d5      	b.n	8016450 <http_recv+0x254>
    http_post_rxpbuf(hs, p);
 80164a4:	4621      	mov	r1, r4
 80164a6:	4628      	mov	r0, r5
    hs->retries = 0;
 80164a8:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 80164ac:	f7ff fa9e 	bl	80159ec <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 80164b0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	f47f aecb 	bne.w	801624e <http_recv+0x52>
      http_send(pcb, hs);
 80164b8:	4629      	mov	r1, r5
 80164ba:	4630      	mov	r0, r6
 80164bc:	f7ff fb66 	bl	8015b8c <http_send>
 80164c0:	e6c5      	b.n	801624e <http_recv+0x52>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80164c2:	4b36      	ldr	r3, [pc, #216]	; (801659c <http_recv+0x3a0>)
 80164c4:	f640 2204 	movw	r2, #2564	; 0xa04
 80164c8:	4935      	ldr	r1, [pc, #212]	; (80165a0 <http_recv+0x3a4>)
 80164ca:	4836      	ldr	r0, [pc, #216]	; (80165a4 <http_recv+0x3a8>)
 80164cc:	f00c f8b2 	bl	8022634 <iprintf>
 80164d0:	e7c8      	b.n	8016464 <http_recv+0x268>
      pbuf_free(p);
 80164d2:	4620      	mov	r0, r4
 80164d4:	f001 ff96 	bl	8018404 <pbuf_free>
      if (parsed == ERR_OK) {
 80164d8:	e7ce      	b.n	8016478 <http_recv+0x27c>
    hs->req = p;
 80164da:	622c      	str	r4, [r5, #32]
 80164dc:	e6c6      	b.n	801626c <http_recv+0x70>
    data = (char *)p->payload;
 80164de:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 80164e2:	8967      	ldrh	r7, [r4, #10]
    if (p->len != p->tot_len) {
 80164e4:	e6d6      	b.n	8016294 <http_recv+0x98>
      if (parsed != ERR_INPROGRESS) {
 80164e6:	1d7b      	adds	r3, r7, #5
 80164e8:	f43f ae9e 	beq.w	8016228 <http_recv+0x2c>
        if (hs->req != NULL) {
 80164ec:	6a28      	ldr	r0, [r5, #32]
 80164ee:	2800      	cmp	r0, #0
 80164f0:	d0be      	beq.n	8016470 <http_recv+0x274>
 80164f2:	e7b9      	b.n	8016468 <http_recv+0x26c>
      } else if (!strncmp(data, "POST ", 5)) {
 80164f4:	2205      	movs	r2, #5
 80164f6:	492c      	ldr	r1, [pc, #176]	; (80165a8 <http_recv+0x3ac>)
 80164f8:	4640      	mov	r0, r8
 80164fa:	f00d f81f 	bl	802353c <strncmp>
 80164fe:	9005      	str	r0, [sp, #20]
 8016500:	b9e8      	cbnz	r0, 801653e <http_recv+0x342>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8016502:	f1a7 0a05 	sub.w	sl, r7, #5
 8016506:	f108 0b05 	add.w	fp, r8, #5
        sp1 = data + 4;
 801650a:	f108 0304 	add.w	r3, r8, #4
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 801650e:	491f      	ldr	r1, [pc, #124]	; (801658c <http_recv+0x390>)
 8016510:	fa1f fa8a 	uxth.w	sl, sl
 8016514:	4658      	mov	r0, fp
        sp1 = data + 4;
 8016516:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8016518:	4652      	mov	r2, sl
 801651a:	f000 f925 	bl	8016768 <lwip_strnstr>
      if (sp2 == NULL) {
 801651e:	4681      	mov	r9, r0
 8016520:	2800      	cmp	r0, #0
 8016522:	d05b      	beq.n	80165dc <http_recv+0x3e0>
        is_post = 1;
 8016524:	f04f 0a01 	mov.w	sl, #1
 8016528:	9b05      	ldr	r3, [sp, #20]
 801652a:	e6d9      	b.n	80162e0 <http_recv+0xe4>
        is_09 = 1;
 801652c:	2301      	movs	r3, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 801652e:	4915      	ldr	r1, [pc, #84]	; (8016584 <http_recv+0x388>)
 8016530:	4658      	mov	r0, fp
        is_09 = 1;
 8016532:	9305      	str	r3, [sp, #20]
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8016534:	f000 f918 	bl	8016768 <lwip_strnstr>
 8016538:	9b05      	ldr	r3, [sp, #20]
 801653a:	4681      	mov	r9, r0
        if (is_post) {
 801653c:	e6d0      	b.n	80162e0 <http_recv+0xe4>
        data[4] = 0;
 801653e:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8016540:	f240 11f5 	movw	r1, #501	; 0x1f5
 8016544:	4628      	mov	r0, r5
        data[4] = 0;
 8016546:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 801654a:	f7ff fa75 	bl	8015a38 <http_find_error_file>
 801654e:	4607      	mov	r7, r0
 8016550:	e77e      	b.n	8016450 <http_recv+0x254>
        if (hs->req != NULL) {
 8016552:	2800      	cmp	r0, #0
 8016554:	f43f ae68 	beq.w	8016228 <http_recv+0x2c>
 8016558:	f06f 0707 	mvn.w	r7, #7
 801655c:	e784      	b.n	8016468 <http_recv+0x26c>
            return http_find_file(hs, uri, is_09);
 801655e:	461a      	mov	r2, r3
 8016560:	4659      	mov	r1, fp
 8016562:	4628      	mov	r0, r5
 8016564:	f7ff f954 	bl	8015810 <http_find_file>
 8016568:	4607      	mov	r7, r0
 801656a:	e771      	b.n	8016450 <http_recv+0x254>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 801656c:	463a      	mov	r2, r7
 801656e:	490f      	ldr	r1, [pc, #60]	; (80165ac <http_recv+0x3b0>)
 8016570:	4640      	mov	r0, r8
 8016572:	f000 f8f9 	bl	8016768 <lwip_strnstr>
 8016576:	9b05      	ldr	r3, [sp, #20]
 8016578:	2800      	cmp	r0, #0
 801657a:	d047      	beq.n	801660c <http_recv+0x410>
            hs->keepalive = 1;
 801657c:	2001      	movs	r0, #1
 801657e:	e6c5      	b.n	801630c <http_recv+0x110>
 8016580:	2001a058 	.word	0x2001a058
 8016584:	08027f80 	.word	0x08027f80
 8016588:	0803f198 	.word	0x0803f198
 801658c:	080288f0 	.word	0x080288f0
 8016590:	08026ab0 	.word	0x08026ab0
 8016594:	0803f1d8 	.word	0x0803f1d8
 8016598:	2001a014 	.word	0x2001a014
 801659c:	0803f018 	.word	0x0803f018
 80165a0:	0803f1ec 	.word	0x0803f1ec
 80165a4:	08028ef8 	.word	0x08028ef8
 80165a8:	0803f1a0 	.word	0x0803f1a0
 80165ac:	0803f1a8 	.word	0x0803f1a8
            } else if (hs->post_content_len_left == 0) {
 80165b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80165b2:	b303      	cbz	r3, 80165f6 <http_recv+0x3fa>
        if (hs->req != NULL) {
 80165b4:	6a28      	ldr	r0, [r5, #32]
 80165b6:	b398      	cbz	r0, 8016620 <http_recv+0x424>
          pbuf_free(hs->req);
 80165b8:	f001 ff24 	bl	8018404 <pbuf_free>
          hs->req = NULL;
 80165bc:	2300      	movs	r3, #0
      pbuf_free(p);
 80165be:	4620      	mov	r0, r4
          hs->req = NULL;
 80165c0:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 80165c2:	f001 ff1f 	bl	8018404 <pbuf_free>
      if (parsed == ERR_OK) {
 80165c6:	e773      	b.n	80164b0 <http_recv+0x2b4>
        if (content_len >= 0) {
 80165c8:	f6bf aee8 	bge.w	801639c <http_recv+0x1a0>
              *sp1 = ' ';
 80165cc:	2320      	movs	r3, #32
 80165ce:	9a04      	ldr	r2, [sp, #16]
 80165d0:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 80165d2:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 80165d4:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 80165d8:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 80165da:	e75c      	b.n	8016496 <http_recv+0x29a>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 80165dc:	4652      	mov	r2, sl
 80165de:	4658      	mov	r0, fp
 80165e0:	4915      	ldr	r1, [pc, #84]	; (8016638 <http_recv+0x43c>)
 80165e2:	f000 f8c1 	bl	8016768 <lwip_strnstr>
        if (is_post) {
 80165e6:	e756      	b.n	8016496 <http_recv+0x29a>
            return http_find_file(hs, http_uri_buf, 0);
 80165e8:	2200      	movs	r2, #0
 80165ea:	4914      	ldr	r1, [pc, #80]	; (801663c <http_recv+0x440>)
 80165ec:	4628      	mov	r0, r5
 80165ee:	f7ff f90f 	bl	8015810 <http_find_file>
 80165f2:	4607      	mov	r7, r0
 80165f4:	e71f      	b.n	8016436 <http_recv+0x23a>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 80165f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80165f8:	2241      	movs	r2, #65	; 0x41
 80165fa:	4608      	mov	r0, r1
 80165fc:	f001 ff70 	bl	80184e0 <pbuf_alloc>
 8016600:	4601      	mov	r1, r0
              return http_post_rxpbuf(hs, q);
 8016602:	4628      	mov	r0, r5
 8016604:	f7ff f9f2 	bl	80159ec <http_post_rxpbuf>
 8016608:	4607      	mov	r7, r0
 801660a:	e714      	b.n	8016436 <http_recv+0x23a>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 801660c:	463a      	mov	r2, r7
 801660e:	490c      	ldr	r1, [pc, #48]	; (8016640 <http_recv+0x444>)
 8016610:	4640      	mov	r0, r8
 8016612:	f000 f8a9 	bl	8016768 <lwip_strnstr>
            hs->keepalive = 1;
 8016616:	3800      	subs	r0, #0
 8016618:	9b05      	ldr	r3, [sp, #20]
 801661a:	bf18      	it	ne
 801661c:	2001      	movne	r0, #1
 801661e:	e675      	b.n	801630c <http_recv+0x110>
      pbuf_free(p);
 8016620:	4620      	mov	r0, r4
 8016622:	f001 feef 	bl	8018404 <pbuf_free>
      if (parsed == ERR_OK) {
 8016626:	e743      	b.n	80164b0 <http_recv+0x2b4>
              *sp1 = ' ';
 8016628:	2320      	movs	r3, #32
 801662a:	9a04      	ldr	r2, [sp, #16]
 801662c:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801662e:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8016630:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8016634:	7013      	strb	r3, [r2, #0]
      if (parsed != ERR_INPROGRESS) {
 8016636:	e5f7      	b.n	8016228 <http_recv+0x2c>
 8016638:	08027f80 	.word	0x08027f80
 801663c:	2001a014 	.word	0x2001a014
 8016640:	0803f1c0 	.word	0x0803f1c0

08016644 <http_err>:
  if (hs != NULL) {
 8016644:	b140      	cbz	r0, 8016658 <http_err+0x14>
{
 8016646:	b510      	push	{r4, lr}
 8016648:	4604      	mov	r4, r0
    http_state_eof(hs);
 801664a:	f7fe ff79 	bl	8015540 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 801664e:	4620      	mov	r0, r4
}
 8016650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8016654:	f001 b81a 	b.w	801768c <mem_free>
 8016658:	4770      	bx	lr
 801665a:	bf00      	nop

0801665c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801665c:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 801665e:	202e      	movs	r0, #46	; 0x2e
 8016660:	f003 fad4 	bl	8019c0c <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8016664:	b358      	cbz	r0, 80166be <httpd_init+0x62>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 8016666:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8016668:	2101      	movs	r1, #1
 801666a:	f002 fd0d 	bl	8019088 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801666e:	2250      	movs	r2, #80	; 0x50
 8016670:	4917      	ldr	r1, [pc, #92]	; (80166d0 <httpd_init+0x74>)
 8016672:	4620      	mov	r0, r4
 8016674:	f002 fba8 	bl	8018dc8 <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8016678:	b958      	cbnz	r0, 8016692 <httpd_init+0x36>
    pcb = altcp_listen(pcb);
 801667a:	4620      	mov	r0, r4
 801667c:	21ff      	movs	r1, #255	; 0xff
 801667e:	f002 fc73 	bl	8018f68 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8016682:	4604      	mov	r4, r0
 8016684:	b198      	cbz	r0, 80166ae <httpd_init+0x52>
    altcp_accept(pcb, http_accept);
 8016686:	4620      	mov	r0, r4
 8016688:	4912      	ldr	r1, [pc, #72]	; (80166d4 <httpd_init+0x78>)
}
 801668a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 801668e:	f002 bd89 	b.w	80191a4 <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8016692:	4b11      	ldr	r3, [pc, #68]	; (80166d8 <httpd_init+0x7c>)
 8016694:	f640 2257 	movw	r2, #2647	; 0xa57
 8016698:	4910      	ldr	r1, [pc, #64]	; (80166dc <httpd_init+0x80>)
 801669a:	4811      	ldr	r0, [pc, #68]	; (80166e0 <httpd_init+0x84>)
 801669c:	f00b ffca 	bl	8022634 <iprintf>
    pcb = altcp_listen(pcb);
 80166a0:	4620      	mov	r0, r4
 80166a2:	21ff      	movs	r1, #255	; 0xff
 80166a4:	f002 fc60 	bl	8018f68 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 80166a8:	4604      	mov	r4, r0
 80166aa:	2800      	cmp	r0, #0
 80166ac:	d1eb      	bne.n	8016686 <httpd_init+0x2a>
 80166ae:	4b0a      	ldr	r3, [pc, #40]	; (80166d8 <httpd_init+0x7c>)
 80166b0:	f640 2259 	movw	r2, #2649	; 0xa59
 80166b4:	490b      	ldr	r1, [pc, #44]	; (80166e4 <httpd_init+0x88>)
 80166b6:	480a      	ldr	r0, [pc, #40]	; (80166e0 <httpd_init+0x84>)
 80166b8:	f00b ffbc 	bl	8022634 <iprintf>
 80166bc:	e7e3      	b.n	8016686 <httpd_init+0x2a>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80166be:	4b06      	ldr	r3, [pc, #24]	; (80166d8 <httpd_init+0x7c>)
 80166c0:	f640 2272 	movw	r2, #2674	; 0xa72
 80166c4:	4908      	ldr	r1, [pc, #32]	; (80166e8 <httpd_init+0x8c>)
 80166c6:	4806      	ldr	r0, [pc, #24]	; (80166e0 <httpd_init+0x84>)
}
 80166c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80166cc:	f00b bfb2 	b.w	8022634 <iprintf>
 80166d0:	08041be0 	.word	0x08041be0
 80166d4:	080155b5 	.word	0x080155b5
 80166d8:	0803f018 	.word	0x0803f018
 80166dc:	0803f234 	.word	0x0803f234
 80166e0:	08028ef8 	.word	0x08028ef8
 80166e4:	0803f250 	.word	0x0803f250
 80166e8:	0803f218 	.word	0x0803f218

080166ec <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 80166ec:	b570      	push	{r4, r5, r6, lr}
 80166ee:	460d      	mov	r5, r1
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 80166f0:	4606      	mov	r6, r0
{
 80166f2:	4614      	mov	r4, r2
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 80166f4:	b1c8      	cbz	r0, 801672a <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 80166f6:	4b11      	ldr	r3, [pc, #68]	; (801673c <http_set_ssi_handler+0x50>)
 80166f8:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 80166fa:	b175      	cbz	r5, 801671a <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 80166fc:	2c00      	cmp	r4, #0
 80166fe:	dd04      	ble.n	801670a <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 8016700:	4a0f      	ldr	r2, [pc, #60]	; (8016740 <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 8016702:	4b10      	ldr	r3, [pc, #64]	; (8016744 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 8016704:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 8016706:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 8016708:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 801670a:	4b0f      	ldr	r3, [pc, #60]	; (8016748 <http_set_ssi_handler+0x5c>)
 801670c:	f640 229f 	movw	r2, #2719	; 0xa9f
 8016710:	490e      	ldr	r1, [pc, #56]	; (801674c <http_set_ssi_handler+0x60>)
 8016712:	480f      	ldr	r0, [pc, #60]	; (8016750 <http_set_ssi_handler+0x64>)
 8016714:	f00b ff8e 	bl	8022634 <iprintf>
 8016718:	e7f2      	b.n	8016700 <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 801671a:	4b0b      	ldr	r3, [pc, #44]	; (8016748 <http_set_ssi_handler+0x5c>)
 801671c:	f640 229e 	movw	r2, #2718	; 0xa9e
 8016720:	490c      	ldr	r1, [pc, #48]	; (8016754 <http_set_ssi_handler+0x68>)
 8016722:	480b      	ldr	r0, [pc, #44]	; (8016750 <http_set_ssi_handler+0x64>)
 8016724:	f00b ff86 	bl	8022634 <iprintf>
 8016728:	e7e8      	b.n	80166fc <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801672a:	4b07      	ldr	r3, [pc, #28]	; (8016748 <http_set_ssi_handler+0x5c>)
 801672c:	f640 2297 	movw	r2, #2711	; 0xa97
 8016730:	4909      	ldr	r1, [pc, #36]	; (8016758 <http_set_ssi_handler+0x6c>)
 8016732:	4807      	ldr	r0, [pc, #28]	; (8016750 <http_set_ssi_handler+0x64>)
 8016734:	f00b ff7e 	bl	8022634 <iprintf>
 8016738:	e7dd      	b.n	80166f6 <http_set_ssi_handler+0xa>
 801673a:	bf00      	nop
 801673c:	2001a458 	.word	0x2001a458
 8016740:	2001a45c 	.word	0x2001a45c
 8016744:	2001a054 	.word	0x2001a054
 8016748:	0803f018 	.word	0x0803f018
 801674c:	0803f298 	.word	0x0803f298
 8016750:	08028ef8 	.word	0x08028ef8
 8016754:	0803f288 	.word	0x0803f288
 8016758:	0803f270 	.word	0x0803f270

0801675c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 801675c:	ba40      	rev16	r0, r0
}
 801675e:	b280      	uxth	r0, r0
 8016760:	4770      	bx	lr
 8016762:	bf00      	nop

08016764 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8016764:	ba00      	rev	r0, r0
 8016766:	4770      	bx	lr

08016768 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8016768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801676c:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 801676e:	4608      	mov	r0, r1
{
 8016770:	4688      	mov	r8, r1
 8016772:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 8016774:	f7e9 fd6e 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 8016778:	b1c0      	cbz	r0, 80167ac <lwip_strnstr+0x44>
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801677a:	4605      	mov	r5, r0
 801677c:	7820      	ldrb	r0, [r4, #0]
 801677e:	b1b0      	cbz	r0, 80167ae <lwip_strnstr+0x46>
 8016780:	4426      	add	r6, r4
 8016782:	1962      	adds	r2, r4, r5
 8016784:	4296      	cmp	r6, r2
 8016786:	d314      	bcc.n	80167b2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8016788:	f898 7000 	ldrb.w	r7, [r8]
 801678c:	e005      	b.n	801679a <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801678e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8016792:	1962      	adds	r2, r4, r5
 8016794:	b158      	cbz	r0, 80167ae <lwip_strnstr+0x46>
 8016796:	4296      	cmp	r6, r2
 8016798:	d30b      	bcc.n	80167b2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801679a:	4287      	cmp	r7, r0
 801679c:	d1f7      	bne.n	801678e <lwip_strnstr+0x26>
 801679e:	462a      	mov	r2, r5
 80167a0:	4641      	mov	r1, r8
 80167a2:	4620      	mov	r0, r4
 80167a4:	f00c feca 	bl	802353c <strncmp>
 80167a8:	2800      	cmp	r0, #0
 80167aa:	d1f0      	bne.n	801678e <lwip_strnstr+0x26>
 80167ac:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 80167ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 80167b2:	2000      	movs	r0, #0
}
 80167b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080167b8 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 80167b8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 80167bc:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 80167c0:	4293      	cmp	r3, r2
 80167c2:	d01c      	beq.n	80167fe <lwip_stricmp+0x46>
{
 80167c4:	b430      	push	{r4, r5}
 80167c6:	f043 0420 	orr.w	r4, r3, #32
 80167ca:	f042 0520 	orr.w	r5, r2, #32
 80167ce:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80167d2:	2a19      	cmp	r2, #25
 80167d4:	d810      	bhi.n	80167f8 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 80167d6:	42ac      	cmp	r4, r5
 80167d8:	d10e      	bne.n	80167f8 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 80167da:	b1a3      	cbz	r3, 8016806 <lwip_stricmp+0x4e>
    c1 = *str1++;
 80167dc:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 80167e0:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 80167e4:	4293      	cmp	r3, r2
 80167e6:	d0f8      	beq.n	80167da <lwip_stricmp+0x22>
 80167e8:	f043 0420 	orr.w	r4, r3, #32
 80167ec:	f042 0520 	orr.w	r5, r2, #32
 80167f0:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80167f4:	2a19      	cmp	r2, #25
 80167f6:	d9ee      	bls.n	80167d6 <lwip_stricmp+0x1e>
        return 1;
 80167f8:	2001      	movs	r0, #1
  return 0;
}
 80167fa:	bc30      	pop	{r4, r5}
 80167fc:	4770      	bx	lr
  } while (c1 != 0);
 80167fe:	2b00      	cmp	r3, #0
 8016800:	d1da      	bne.n	80167b8 <lwip_stricmp>
  return 0;
 8016802:	4618      	mov	r0, r3
}
 8016804:	4770      	bx	lr
  return 0;
 8016806:	4618      	mov	r0, r3
}
 8016808:	bc30      	pop	{r4, r5}
 801680a:	4770      	bx	lr

0801680c <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 801680c:	b4f0      	push	{r4, r5, r6, r7}
 801680e:	4604      	mov	r4, r0
 8016810:	e004      	b.n	801681c <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8016812:	4566      	cmp	r6, ip
 8016814:	d111      	bne.n	801683a <lwip_strnicmp+0x2e>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 8016816:	42f8      	cmn	r0, r7
 8016818:	d012      	beq.n	8016840 <lwip_strnicmp+0x34>
 801681a:	b18b      	cbz	r3, 8016840 <lwip_strnicmp+0x34>
    c1 = *str1++;
 801681c:	f814 3b01 	ldrb.w	r3, [r4], #1
    c2 = *str2++;
 8016820:	f811 5b01 	ldrb.w	r5, [r1], #1
      char c1_upc = c1 | 0x20;
 8016824:	f043 0620 	orr.w	r6, r3, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8016828:	1b17      	subs	r7, r2, r4
    if (c1 != c2) {
 801682a:	42ab      	cmp	r3, r5
        if (c1_upc != c2_upc) {
 801682c:	f045 0c20 	orr.w	ip, r5, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8016830:	f1a6 0561 	sub.w	r5, r6, #97	; 0x61
    if (c1 != c2) {
 8016834:	d0ef      	beq.n	8016816 <lwip_strnicmp+0xa>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8016836:	2d19      	cmp	r5, #25
 8016838:	d9eb      	bls.n	8016812 <lwip_strnicmp+0x6>
        return 1;
 801683a:	2001      	movs	r0, #1
  return 0;
}
 801683c:	bcf0      	pop	{r4, r5, r6, r7}
 801683e:	4770      	bx	lr
  return 0;
 8016840:	2000      	movs	r0, #0
}
 8016842:	bcf0      	pop	{r4, r5, r6, r7}
 8016844:	4770      	bx	lr
 8016846:	bf00      	nop

08016848 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8016848:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801684c:	4605      	mov	r5, r0
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801684e:	4f24      	ldr	r7, [pc, #144]	; (80168e0 <dns_call_found+0x98>)
 8016850:	eb00 1000 	add.w	r0, r0, r0, lsl #4
 8016854:	4c23      	ldr	r4, [pc, #140]	; (80168e4 <dns_call_found+0x9c>)
      /* flush this entry */
      dns_requests[i].found = NULL;
 8016856:	f04f 0900 	mov.w	r9, #0
{
 801685a:	468a      	mov	sl, r1
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801685c:	eb07 1000 	add.w	r0, r7, r0, lsl #4
 8016860:	f104 0830 	add.w	r8, r4, #48	; 0x30
 8016864:	012e      	lsls	r6, r5, #4
 8016866:	f100 0b10 	add.w	fp, r0, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 801686a:	6823      	ldr	r3, [r4, #0]
 801686c:	b143      	cbz	r3, 8016880 <dns_call_found+0x38>
 801686e:	7a22      	ldrb	r2, [r4, #8]
 8016870:	42aa      	cmp	r2, r5
 8016872:	d105      	bne.n	8016880 <dns_call_found+0x38>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8016874:	6862      	ldr	r2, [r4, #4]
 8016876:	4651      	mov	r1, sl
 8016878:	4658      	mov	r0, fp
 801687a:	4798      	blx	r3
      dns_requests[i].found = NULL;
 801687c:	f8c4 9000 	str.w	r9, [r4]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8016880:	340c      	adds	r4, #12
 8016882:	4544      	cmp	r4, r8
 8016884:	d1f1      	bne.n	801686a <dns_call_found+0x22>
 8016886:	1973      	adds	r3, r6, r5
 8016888:	2400      	movs	r4, #0
 801688a:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 801688e:	4f14      	ldr	r7, [pc, #80]	; (80168e0 <dns_call_found+0x98>)
 8016890:	7bd9      	ldrb	r1, [r3, #15]
 8016892:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 8016894:	b2e3      	uxtb	r3, r4
 8016896:	3401      	adds	r4, #1
 8016898:	429d      	cmp	r5, r3
 801689a:	d002      	beq.n	80168a2 <dns_call_found+0x5a>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 801689c:	7a93      	ldrb	r3, [r2, #10]
 801689e:	2b02      	cmp	r3, #2
 80168a0:	d015      	beq.n	80168ce <dns_call_found+0x86>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80168a2:	2c04      	cmp	r4, #4
 80168a4:	f502 7288 	add.w	r2, r2, #272	; 0x110
 80168a8:	d1f4      	bne.n	8016894 <dns_call_found+0x4c>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 80168aa:	2903      	cmp	r1, #3
 80168ac:	d80d      	bhi.n	80168ca <dns_call_found+0x82>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80168ae:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 80168b0:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80168e8 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80168b4:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 80168b8:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 80168bc:	f007 f87e 	bl	801d9bc <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80168c0:	2200      	movs	r2, #0
 80168c2:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80168c4:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80168c6:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 80168ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 80168ce:	7bd3      	ldrb	r3, [r2, #15]
 80168d0:	428b      	cmp	r3, r1
 80168d2:	d1e6      	bne.n	80168a2 <dns_call_found+0x5a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80168d4:	4435      	add	r5, r6
 80168d6:	2304      	movs	r3, #4
 80168d8:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 80168dc:	73fb      	strb	r3, [r7, #15]
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 80168de:	e7f4      	b.n	80168ca <dns_call_found+0x82>
 80168e0:	2001a4b0 	.word	0x2001a4b0
 80168e4:	2001a474 	.word	0x2001a474
 80168e8:	2001a464 	.word	0x2001a464

080168ec <dns_send>:
{
 80168ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80168f0:	0103      	lsls	r3, r0, #4
{
 80168f2:	b087      	sub	sp, #28
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80168f4:	eb00 1400 	add.w	r4, r0, r0, lsl #4
{
 80168f8:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80168fa:	9301      	str	r3, [sp, #4]
 80168fc:	4b60      	ldr	r3, [pc, #384]	; (8016a80 <dns_send+0x194>)
 80168fe:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8016902:	7ae3      	ldrb	r3, [r4, #11]
 8016904:	2b01      	cmp	r3, #1
 8016906:	d907      	bls.n	8016918 <dns_send+0x2c>
 8016908:	4b5e      	ldr	r3, [pc, #376]	; (8016a84 <dns_send+0x198>)
 801690a:	f240 22fa 	movw	r2, #762	; 0x2fa
 801690e:	495e      	ldr	r1, [pc, #376]	; (8016a88 <dns_send+0x19c>)
 8016910:	485e      	ldr	r0, [pc, #376]	; (8016a8c <dns_send+0x1a0>)
 8016912:	f00b fe8f 	bl	8022634 <iprintf>
 8016916:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8016918:	4a5d      	ldr	r2, [pc, #372]	; (8016a90 <dns_send+0x1a4>)
 801691a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801691e:	2c00      	cmp	r4, #0
 8016920:	f000 8099 	beq.w	8016a56 <dns_send+0x16a>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8016924:	9b01      	ldr	r3, [sp, #4]
 8016926:	4e56      	ldr	r6, [pc, #344]	; (8016a80 <dns_send+0x194>)
 8016928:	eb03 0409 	add.w	r4, r3, r9
 801692c:	0124      	lsls	r4, r4, #4
 801692e:	f104 0510 	add.w	r5, r4, #16
 8016932:	4435      	add	r5, r6
 8016934:	4628      	mov	r0, r5
 8016936:	f7e9 fc8d 	bl	8000254 <strlen>
 801693a:	4601      	mov	r1, r0
 801693c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016940:	2036      	movs	r0, #54	; 0x36
 8016942:	3112      	adds	r1, #18
 8016944:	b289      	uxth	r1, r1
 8016946:	f001 fdcb 	bl	80184e0 <pbuf_alloc>
  if (p != NULL) {
 801694a:	4680      	mov	r8, r0
 801694c:	2800      	cmp	r0, #0
 801694e:	f000 8093 	beq.w	8016a78 <dns_send+0x18c>
    hdr.id = lwip_htons(entry->txid);
 8016952:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8016954:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 8016956:	260c      	movs	r6, #12
    --hostname;
 8016958:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 801695a:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 801695c:	f64f 7afe 	movw	sl, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8016960:	9304      	str	r3, [sp, #16]
 8016962:	9303      	str	r3, [sp, #12]
 8016964:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 8016966:	f7ff fef9 	bl	801675c <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 801696a:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 801696c:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 8016970:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8016974:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 8016978:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801697c:	4640      	mov	r0, r8
 801697e:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 8016980:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8016984:	f002 f822 	bl	80189cc <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8016988:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 801698a:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801698c:	2b2e      	cmp	r3, #46	; 0x2e
 801698e:	d051      	beq.n	8016a34 <dns_send+0x148>
 8016990:	2b00      	cmp	r3, #0
 8016992:	d04f      	beq.n	8016a34 <dns_send+0x148>
      ++hostname;
 8016994:	463d      	mov	r5, r7
 8016996:	f1c7 0101 	rsb	r1, r7, #1
        ++n;
 801699a:	186c      	adds	r4, r5, r1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801699c:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80169a0:	2b2e      	cmp	r3, #46	; 0x2e
 80169a2:	b2e4      	uxtb	r4, r4
 80169a4:	d001      	beq.n	80169aa <dns_send+0xbe>
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d1f7      	bne.n	801699a <dns_send+0xae>
 80169aa:	4623      	mov	r3, r4
 80169ac:	eba5 0b07 	sub.w	fp, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 80169b0:	4433      	add	r3, r6
 80169b2:	fa1f fb8b 	uxth.w	fp, fp
 80169b6:	4553      	cmp	r3, sl
 80169b8:	dc44      	bgt.n	8016a44 <dns_send+0x158>
      pbuf_put_at(p, query_idx, n);
 80169ba:	4622      	mov	r2, r4
 80169bc:	4631      	mov	r1, r6
 80169be:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 80169c0:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 80169c2:	f002 f8cf 	bl	8018b64 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80169c6:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 80169c8:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80169ca:	465a      	mov	r2, fp
 80169cc:	4639      	mov	r1, r7
 80169ce:	b29b      	uxth	r3, r3
 80169d0:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 80169d2:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80169d4:	f002 f860 	bl	8018a98 <pbuf_take_at>
    } while (*hostname != 0);
 80169d8:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 80169da:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 80169dc:	2a00      	cmp	r2, #0
 80169de:	d1d3      	bne.n	8016988 <dns_send+0x9c>
    pbuf_put_at(p, query_idx, 0);
 80169e0:	4631      	mov	r1, r6
 80169e2:	4640      	mov	r0, r8
 80169e4:	f002 f8be 	bl	8018b64 <pbuf_put_at>
    query_idx++;
 80169e8:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 80169ea:	f04f 2401 	mov.w	r4, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 80169ee:	2204      	movs	r2, #4
 80169f0:	b29b      	uxth	r3, r3
 80169f2:	a902      	add	r1, sp, #8
 80169f4:	4640      	mov	r0, r8
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 80169f6:	9402      	str	r4, [sp, #8]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 80169f8:	f002 f84e 	bl	8018a98 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 80169fc:	9b01      	ldr	r3, [sp, #4]
 80169fe:	4a20      	ldr	r2, [pc, #128]	; (8016a80 <dns_send+0x194>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8016a00:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 8016a02:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8016a04:	4d22      	ldr	r5, [pc, #136]	; (8016a90 <dns_send+0x1a4>)
 8016a06:	4823      	ldr	r0, [pc, #140]	; (8016a94 <dns_send+0x1a8>)
      dst = &dns_servers[entry->server_idx];
 8016a08:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8016a0a:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 8016a0c:	eb02 1b09 	add.w	fp, r2, r9, lsl #4
 8016a10:	f89b 200b 	ldrb.w	r2, [fp, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8016a14:	f89b 400f 	ldrb.w	r4, [fp, #15]
 8016a18:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8016a1c:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8016a20:	f006 ff26 	bl	801d870 <udp_sendto>
 8016a24:	4605      	mov	r5, r0
    pbuf_free(p);
 8016a26:	4640      	mov	r0, r8
 8016a28:	f001 fcec 	bl	8018404 <pbuf_free>
}
 8016a2c:	4628      	mov	r0, r5
 8016a2e:	b007      	add	sp, #28
 8016a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8016a34:	f04f 0b00 	mov.w	fp, #0
      ++hostname;
 8016a38:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8016a3a:	465b      	mov	r3, fp
 8016a3c:	465c      	mov	r4, fp
      if (query_idx + n + 1 > 0xFFFF) {
 8016a3e:	4433      	add	r3, r6
 8016a40:	4553      	cmp	r3, sl
 8016a42:	ddba      	ble.n	80169ba <dns_send+0xce>
  return ERR_VAL;
 8016a44:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 8016a48:	4640      	mov	r0, r8
 8016a4a:	f001 fcdb 	bl	8018404 <pbuf_free>
}
 8016a4e:	4628      	mov	r0, r5
 8016a50:	b007      	add	sp, #28
 8016a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 8016a56:	4648      	mov	r0, r9
 8016a58:	4621      	mov	r1, r4
 8016a5a:	f7ff fef5 	bl	8016848 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 8016a5e:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 8016a60:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 8016a62:	444b      	add	r3, r9
}
 8016a64:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 8016a66:	4699      	mov	r9, r3
 8016a68:	4b05      	ldr	r3, [pc, #20]	; (8016a80 <dns_send+0x194>)
 8016a6a:	eb03 1b09 	add.w	fp, r3, r9, lsl #4
 8016a6e:	f88b 400a 	strb.w	r4, [fp, #10]
}
 8016a72:	b007      	add	sp, #28
 8016a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 8016a78:	f04f 35ff 	mov.w	r5, #4294967295
 8016a7c:	e7d6      	b.n	8016a2c <dns_send+0x140>
 8016a7e:	bf00      	nop
 8016a80:	2001a4b0 	.word	0x2001a4b0
 8016a84:	0803f370 	.word	0x0803f370
 8016a88:	0803f3a0 	.word	0x0803f3a0
 8016a8c:	08028ef8 	.word	0x08028ef8
 8016a90:	2001a4a8 	.word	0x2001a4a8
 8016a94:	2001a464 	.word	0x2001a464

08016a98 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8016a98:	2803      	cmp	r0, #3
{
 8016a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a9e:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8016aa0:	d835      	bhi.n	8016b0e <dns_check_entry+0x76>

  switch (entry->state) {
 8016aa2:	4e39      	ldr	r6, [pc, #228]	; (8016b88 <dns_check_entry+0xf0>)
 8016aa4:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 8016aa8:	0125      	lsls	r5, r4, #4
 8016aaa:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8016aae:	7a9b      	ldrb	r3, [r3, #10]
 8016ab0:	2b03      	cmp	r3, #3
 8016ab2:	d860      	bhi.n	8016b76 <dns_check_entry+0xde>
 8016ab4:	e8df f003 	tbb	[pc, r3]
 8016ab8:	0237100e 	.word	0x0237100e
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8016abc:	192b      	adds	r3, r5, r4
 8016abe:	011b      	lsls	r3, r3, #4
 8016ac0:	58f2      	ldr	r2, [r6, r3]
 8016ac2:	b112      	cbz	r2, 8016aca <dns_check_entry+0x32>
 8016ac4:	3a01      	subs	r2, #1
 8016ac6:	50f2      	str	r2, [r6, r3]
 8016ac8:	b922      	cbnz	r2, 8016ad4 <dns_check_entry+0x3c>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8016aca:	442c      	add	r4, r5
 8016acc:	2300      	movs	r3, #0
 8016ace:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8016ad2:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 8016ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ad8:	4f2c      	ldr	r7, [pc, #176]	; (8016b8c <dns_check_entry+0xf4>)
  txid = (u16_t)DNS_RAND_TXID();
 8016ada:	f00b fe4f 	bl	802277c <rand>
 8016ade:	4b2a      	ldr	r3, [pc, #168]	; (8016b88 <dns_check_entry+0xf0>)
 8016ae0:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8016ae2:	7a9a      	ldrb	r2, [r3, #10]
 8016ae4:	2a02      	cmp	r2, #2
 8016ae6:	d01a      	beq.n	8016b1e <dns_check_entry+0x86>
 8016ae8:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8016aec:	429f      	cmp	r7, r3
 8016aee:	d1f8      	bne.n	8016ae2 <dns_check_entry+0x4a>
      entry->txid = dns_create_txid();
 8016af0:	4425      	add	r5, r4
      err = dns_send(i);
 8016af2:	4620      	mov	r0, r4
      entry->tmr = 1;
 8016af4:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 8016af6:	2402      	movs	r4, #2
 8016af8:	eb06 1305 	add.w	r3, r6, r5, lsl #4
      entry->txid = dns_create_txid();
 8016afc:	461d      	mov	r5, r3
 8016afe:	3308      	adds	r3, #8
 8016b00:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 8016b02:	805c      	strh	r4, [r3, #2]
      entry->tmr = 1;
 8016b04:	809a      	strh	r2, [r3, #4]
}
 8016b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 8016b0a:	f7ff beef 	b.w	80168ec <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8016b0e:	4b20      	ldr	r3, [pc, #128]	; (8016b90 <dns_check_entry+0xf8>)
 8016b10:	f240 421c 	movw	r2, #1052	; 0x41c
 8016b14:	491f      	ldr	r1, [pc, #124]	; (8016b94 <dns_check_entry+0xfc>)
 8016b16:	4820      	ldr	r0, [pc, #128]	; (8016b98 <dns_check_entry+0x100>)
 8016b18:	f00b fd8c 	bl	8022634 <iprintf>
 8016b1c:	e7c1      	b.n	8016aa2 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8016b1e:	891a      	ldrh	r2, [r3, #8]
 8016b20:	428a      	cmp	r2, r1
 8016b22:	d1e1      	bne.n	8016ae8 <dns_check_entry+0x50>
 8016b24:	e7d9      	b.n	8016ada <dns_check_entry+0x42>
      if (--entry->tmr == 0) {
 8016b26:	192a      	adds	r2, r5, r4
 8016b28:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 8016b2c:	7b13      	ldrb	r3, [r2, #12]
 8016b2e:	3b01      	subs	r3, #1
 8016b30:	b2db      	uxtb	r3, r3
 8016b32:	7313      	strb	r3, [r2, #12]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d1cd      	bne.n	8016ad4 <dns_check_entry+0x3c>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8016b38:	7b53      	ldrb	r3, [r2, #13]
 8016b3a:	3301      	adds	r3, #1
 8016b3c:	b2db      	uxtb	r3, r3
 8016b3e:	2b04      	cmp	r3, #4
 8016b40:	7353      	strb	r3, [r2, #13]
 8016b42:	d005      	beq.n	8016b50 <dns_check_entry+0xb8>
          entry->tmr = entry->retries;
 8016b44:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 8016b46:	4620      	mov	r0, r4
}
 8016b48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 8016b4c:	f7ff bece 	b.w	80168ec <dns_send>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8016b50:	7ad3      	ldrb	r3, [r2, #11]
 8016b52:	b933      	cbnz	r3, 8016b62 <dns_check_entry+0xca>
 8016b54:	4b11      	ldr	r3, [pc, #68]	; (8016b9c <dns_check_entry+0x104>)
 8016b56:	685b      	ldr	r3, [r3, #4]
 8016b58:	b11b      	cbz	r3, 8016b62 <dns_check_entry+0xca>
            entry->server_idx++;
 8016b5a:	2301      	movs	r3, #1
 8016b5c:	72d3      	strb	r3, [r2, #11]
            entry->tmr = 1;
 8016b5e:	8193      	strh	r3, [r2, #12]
 8016b60:	e7f1      	b.n	8016b46 <dns_check_entry+0xae>
            dns_call_found(i, NULL);
 8016b62:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 8016b64:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 8016b66:	2100      	movs	r1, #0
 8016b68:	f7ff fe6e 	bl	8016848 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 8016b6c:	2300      	movs	r3, #0
 8016b6e:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8016b72:	72b3      	strb	r3, [r6, #10]
            break;
 8016b74:	e7ae      	b.n	8016ad4 <dns_check_entry+0x3c>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8016b76:	4b06      	ldr	r3, [pc, #24]	; (8016b90 <dns_check_entry+0xf8>)
 8016b78:	f240 425b 	movw	r2, #1115	; 0x45b
 8016b7c:	4908      	ldr	r1, [pc, #32]	; (8016ba0 <dns_check_entry+0x108>)
 8016b7e:	4806      	ldr	r0, [pc, #24]	; (8016b98 <dns_check_entry+0x100>)
}
 8016b80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8016b84:	f00b bd56 	b.w	8022634 <iprintf>
 8016b88:	2001a4b0 	.word	0x2001a4b0
 8016b8c:	2001a8f0 	.word	0x2001a8f0
 8016b90:	0803f370 	.word	0x0803f370
 8016b94:	0803f3b8 	.word	0x0803f3b8
 8016b98:	08028ef8 	.word	0x08028ef8
 8016b9c:	2001a4a8 	.word	0x2001a4a8
 8016ba0:	0803f3d4 	.word	0x0803f3d4

08016ba4 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8016ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ba8:	4699      	mov	r9, r3
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8016baa:	8913      	ldrh	r3, [r2, #8]
{
 8016bac:	b08d      	sub	sp, #52	; 0x34
 8016bae:	4614      	mov	r4, r2
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8016bb0:	2b0f      	cmp	r3, #15
 8016bb2:	d805      	bhi.n	8016bc0 <dns_recv+0x1c>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 8016bb4:	4620      	mov	r0, r4
 8016bb6:	f001 fc25 	bl	8018404 <pbuf_free>
  return;
}
 8016bba:	b00d      	add	sp, #52	; 0x34
 8016bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8016bc0:	2300      	movs	r3, #0
 8016bc2:	220c      	movs	r2, #12
 8016bc4:	a906      	add	r1, sp, #24
 8016bc6:	4620      	mov	r0, r4
 8016bc8:	f001 feb4 	bl	8018934 <pbuf_copy_partial>
 8016bcc:	280c      	cmp	r0, #12
 8016bce:	4605      	mov	r5, r0
 8016bd0:	d1f0      	bne.n	8016bb4 <dns_recv+0x10>
    txid = lwip_htons(hdr.id);
 8016bd2:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8016ec8 <dns_recv+0x324>
 8016bd6:	2600      	movs	r6, #0
 8016bd8:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8016bdc:	f7ff fdbe 	bl	801675c <lwip_htons>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8016be0:	4643      	mov	r3, r8
 8016be2:	b2f7      	uxtb	r7, r6
      if ((entry->state == DNS_STATE_ASKING) &&
 8016be4:	7a9a      	ldrb	r2, [r3, #10]
 8016be6:	2a02      	cmp	r2, #2
 8016be8:	d008      	beq.n	8016bfc <dns_recv+0x58>
 8016bea:	3601      	adds	r6, #1
 8016bec:	f503 7388 	add.w	r3, r3, #272	; 0x110
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8016bf0:	2e04      	cmp	r6, #4
 8016bf2:	d0df      	beq.n	8016bb4 <dns_recv+0x10>
      if ((entry->state == DNS_STATE_ASKING) &&
 8016bf4:	7a9a      	ldrb	r2, [r3, #10]
 8016bf6:	b2f7      	uxtb	r7, r6
 8016bf8:	2a02      	cmp	r2, #2
 8016bfa:	d1f6      	bne.n	8016bea <dns_recv+0x46>
 8016bfc:	891a      	ldrh	r2, [r3, #8]
 8016bfe:	4282      	cmp	r2, r0
 8016c00:	d1f3      	bne.n	8016bea <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 8016c02:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8016c06:	f7ff fda9 	bl	801675c <lwip_htons>
 8016c0a:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 8016c0c:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8016c10:	f7ff fda4 	bl	801675c <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8016c14:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 8016c18:	9000      	str	r0, [sp, #0]
        if (nquestions != 1) {
 8016c1a:	09db      	lsrs	r3, r3, #7
 8016c1c:	d0ca      	beq.n	8016bb4 <dns_recv+0x10>
 8016c1e:	f1ba 0f01 	cmp.w	sl, #1
 8016c22:	d1c7      	bne.n	8016bb4 <dns_recv+0x10>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8016c24:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 8016c28:	49a5      	ldr	r1, [pc, #660]	; (8016ec0 <dns_recv+0x31c>)
 8016c2a:	f8d9 2000 	ldr.w	r2, [r9]
 8016c2e:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 8016c32:	7adb      	ldrb	r3, [r3, #11]
 8016c34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8016c38:	429a      	cmp	r2, r3
 8016c3a:	d1bb      	bne.n	8016bb4 <dns_recv+0x10>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8016c3c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8016c40:	9602      	str	r6, [sp, #8]
 8016c42:	9703      	str	r7, [sp, #12]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8016c44:	f64f 7bff 	movw	fp, #65535	; 0xffff
 8016c48:	fb03 f306 	mul.w	r3, r3, r6
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8016c4c:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8016ecc <dns_recv+0x328>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8016c50:	462e      	mov	r6, r5
 8016c52:	4627      	mov	r7, r4
 8016c54:	f103 0210 	add.w	r2, r3, #16
 8016c58:	9301      	str	r3, [sp, #4]
 8016c5a:	4442      	add	r2, r8
 8016c5c:	4615      	mov	r5, r2
    n = pbuf_try_get_at(p, response_offset);
 8016c5e:	4631      	mov	r1, r6
 8016c60:	4638      	mov	r0, r7
 8016c62:	f001 ff6f 	bl	8018b44 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8016c66:	2800      	cmp	r0, #0
 8016c68:	db2d      	blt.n	8016cc6 <dns_recv+0x122>
 8016c6a:	455e      	cmp	r6, fp
 8016c6c:	d02b      	beq.n	8016cc6 <dns_recv+0x122>
    if ((n & 0xc0) == 0xc0) {
 8016c6e:	f000 03c0 	and.w	r3, r0, #192	; 0xc0
    response_offset++;
 8016c72:	1c71      	adds	r1, r6, #1
    if ((n & 0xc0) == 0xc0) {
 8016c74:	2bc0      	cmp	r3, #192	; 0xc0
    response_offset++;
 8016c76:	b28e      	uxth	r6, r1
    if ((n & 0xc0) == 0xc0) {
 8016c78:	d025      	beq.n	8016cc6 <dns_recv+0x122>
      while (n > 0) {
 8016c7a:	b330      	cbz	r0, 8016cca <dns_recv+0x126>
 8016c7c:	46aa      	mov	sl, r5
 8016c7e:	182c      	adds	r4, r5, r0
 8016c80:	e01b      	b.n	8016cba <dns_recv+0x116>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8016c82:	f81a 0b01 	ldrb.w	r0, [sl], #1
        response_offset++;
 8016c86:	b2db      	uxtb	r3, r3
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8016c88:	f819 2000 	ldrb.w	r2, [r9, r0]
 8016c8c:	4601      	mov	r1, r0
        ++query;
 8016c8e:	4655      	mov	r5, sl
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8016c90:	f002 0203 	and.w	r2, r2, #3
 8016c94:	2a01      	cmp	r2, #1
 8016c96:	f819 2003 	ldrb.w	r2, [r9, r3]
 8016c9a:	f002 0203 	and.w	r2, r2, #3
 8016c9e:	bf08      	it	eq
 8016ca0:	f100 0120 	addeq.w	r1, r0, #32
        response_offset++;
 8016ca4:	1c70      	adds	r0, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8016ca6:	2a01      	cmp	r2, #1
 8016ca8:	bf08      	it	eq
 8016caa:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 8016cac:	4299      	cmp	r1, r3
 8016cae:	d10a      	bne.n	8016cc6 <dns_recv+0x122>
 8016cb0:	455e      	cmp	r6, fp
        response_offset++;
 8016cb2:	b286      	uxth	r6, r0
        if (response_offset == 0xFFFF) {
 8016cb4:	d007      	beq.n	8016cc6 <dns_recv+0x122>
      while (n > 0) {
 8016cb6:	4554      	cmp	r4, sl
 8016cb8:	d007      	beq.n	8016cca <dns_recv+0x126>
        int c = pbuf_try_get_at(p, response_offset);
 8016cba:	4631      	mov	r1, r6
 8016cbc:	4638      	mov	r0, r7
 8016cbe:	f001 ff41 	bl	8018b44 <pbuf_try_get_at>
        if (c < 0) {
 8016cc2:	1e03      	subs	r3, r0, #0
 8016cc4:	dadd      	bge.n	8016c82 <dns_recv+0xde>
 8016cc6:	463c      	mov	r4, r7
 8016cc8:	e774      	b.n	8016bb4 <dns_recv+0x10>
    n = pbuf_try_get_at(p, response_offset);
 8016cca:	4631      	mov	r1, r6
 8016ccc:	4638      	mov	r0, r7
 8016cce:	f001 ff39 	bl	8018b44 <pbuf_try_get_at>
    if (n < 0) {
 8016cd2:	2800      	cmp	r0, #0
      ++query;
 8016cd4:	f105 0501 	add.w	r5, r5, #1
    if (n < 0) {
 8016cd8:	dbf5      	blt.n	8016cc6 <dns_recv+0x122>
  } while (n != 0);
 8016cda:	d1c0      	bne.n	8016c5e <dns_recv+0xba>
 8016cdc:	4635      	mov	r5, r6
  if (response_offset == 0xFFFF) {
 8016cde:	f64f 79ff 	movw	r9, #65535	; 0xffff
 8016ce2:	463c      	mov	r4, r7
 8016ce4:	9e02      	ldr	r6, [sp, #8]
 8016ce6:	454d      	cmp	r5, r9
 8016ce8:	9f03      	ldr	r7, [sp, #12]
 8016cea:	f43f af63 	beq.w	8016bb4 <dns_recv+0x10>
  return (u16_t)(response_offset + 1);
 8016cee:	f105 0a01 	add.w	sl, r5, #1
 8016cf2:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 8016cf6:	45ca      	cmp	sl, r9
 8016cf8:	f43f af5c 	beq.w	8016bb4 <dns_recv+0x10>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8016cfc:	4653      	mov	r3, sl
 8016cfe:	2204      	movs	r2, #4
 8016d00:	a904      	add	r1, sp, #16
 8016d02:	4620      	mov	r0, r4
 8016d04:	f001 fe16 	bl	8018934 <pbuf_copy_partial>
 8016d08:	2804      	cmp	r0, #4
 8016d0a:	f47f af53 	bne.w	8016bb4 <dns_recv+0x10>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8016d0e:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8016d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016d16:	f47f af4d 	bne.w	8016bb4 <dns_recv+0x10>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8016d1a:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8016d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016d22:	f47f af47 	bne.w	8016bb4 <dns_recv+0x10>
 8016d26:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8016d2a:	459a      	cmp	sl, r3
 8016d2c:	f63f af42 	bhi.w	8016bb4 <dns_recv+0x10>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8016d30:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8016d34:	071b      	lsls	r3, r3, #28
 8016d36:	f040 80ac 	bne.w	8016e92 <dns_recv+0x2ee>
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8016d3a:	3505      	adds	r5, #5
 8016d3c:	f8dd a000 	ldr.w	sl, [sp]
 8016d40:	b2ad      	uxth	r5, r5
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8016d42:	f1ba 0f00 	cmp.w	sl, #0
 8016d46:	f000 8096 	beq.w	8016e76 <dns_recv+0x2d2>
 8016d4a:	8923      	ldrh	r3, [r4, #8]
 8016d4c:	42ab      	cmp	r3, r5
 8016d4e:	d80a      	bhi.n	8016d66 <dns_recv+0x1c2>
 8016d50:	e091      	b.n	8016e76 <dns_recv+0x2d2>
      if (offset + n >= p->tot_len) {
 8016d52:	8922      	ldrh	r2, [r4, #8]
 8016d54:	4293      	cmp	r3, r2
 8016d56:	f6bf af2d 	bge.w	8016bb4 <dns_recv+0x10>
    n = pbuf_try_get_at(p, offset);
 8016d5a:	f001 fef3 	bl	8018b44 <pbuf_try_get_at>
    if (n < 0) {
 8016d5e:	2800      	cmp	r0, #0
 8016d60:	f6ff af28 	blt.w	8016bb4 <dns_recv+0x10>
  } while (n != 0);
 8016d64:	d018      	beq.n	8016d98 <dns_recv+0x1f4>
    n = pbuf_try_get_at(p, offset++);
 8016d66:	4629      	mov	r1, r5
 8016d68:	4620      	mov	r0, r4
 8016d6a:	f001 feeb 	bl	8018b44 <pbuf_try_get_at>
 8016d6e:	f105 0b01 	add.w	fp, r5, #1
 8016d72:	4603      	mov	r3, r0
    n = pbuf_try_get_at(p, offset);
 8016d74:	4620      	mov	r0, r4
    n = pbuf_try_get_at(p, offset++);
 8016d76:	fa1f fb8b 	uxth.w	fp, fp
    if ((n < 0) || (offset == 0)) {
 8016d7a:	2b00      	cmp	r3, #0
    if ((n & 0xc0) == 0xc0) {
 8016d7c:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 8016d80:	445b      	add	r3, fp
    if ((n < 0) || (offset == 0)) {
 8016d82:	f6ff af17 	blt.w	8016bb4 <dns_recv+0x10>
      offset = (u16_t)(offset + n);
 8016d86:	b29d      	uxth	r5, r3
    if ((n < 0) || (offset == 0)) {
 8016d88:	f1bb 0f00 	cmp.w	fp, #0
 8016d8c:	f43f af12 	beq.w	8016bb4 <dns_recv+0x10>
    if ((n & 0xc0) == 0xc0) {
 8016d90:	2ac0      	cmp	r2, #192	; 0xc0
    n = pbuf_try_get_at(p, offset);
 8016d92:	4629      	mov	r1, r5
    if ((n & 0xc0) == 0xc0) {
 8016d94:	d1dd      	bne.n	8016d52 <dns_recv+0x1ae>
    n = pbuf_try_get_at(p, offset++);
 8016d96:	465d      	mov	r5, fp
  if (offset == 0xFFFF) {
 8016d98:	454d      	cmp	r5, r9
 8016d9a:	f43f af0b 	beq.w	8016bb4 <dns_recv+0x10>
  return (u16_t)(offset + 1);
 8016d9e:	f105 0b01 	add.w	fp, r5, #1
 8016da2:	fa1f fb8b 	uxth.w	fp, fp
            if (res_idx == 0xFFFF) {
 8016da6:	45cb      	cmp	fp, r9
 8016da8:	f43f af04 	beq.w	8016bb4 <dns_recv+0x10>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8016dac:	465b      	mov	r3, fp
 8016dae:	220a      	movs	r2, #10
 8016db0:	a909      	add	r1, sp, #36	; 0x24
 8016db2:	4620      	mov	r0, r4
 8016db4:	f001 fdbe 	bl	8018934 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8016db8:	280a      	cmp	r0, #10
 8016dba:	f47f aefb 	bne.w	8016bb4 <dns_recv+0x10>
 8016dbe:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8016dc2:	459b      	cmp	fp, r3
 8016dc4:	f63f aef6 	bhi.w	8016bb4 <dns_recv+0x10>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8016dc8:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8016dcc:	350b      	adds	r5, #11
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8016dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8016dd2:	b2ad      	uxth	r5, r5
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8016dd4:	d013      	beq.n	8016dfe <dns_recv+0x25a>
 8016dd6:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8016dda:	f7ff fcbf 	bl	801675c <lwip_htons>
 8016dde:	4428      	add	r0, r5
 8016de0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8016de4:	f6bf aee6 	bge.w	8016bb4 <dns_recv+0x10>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8016de8:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 8016dec:	f10a 3aff 	add.w	sl, sl, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8016df0:	f7ff fcb4 	bl	801675c <lwip_htons>
 8016df4:	4405      	add	r5, r0
            --nanswers;
 8016df6:	fa1f fa8a 	uxth.w	sl, sl
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8016dfa:	b2ad      	uxth	r5, r5
            --nanswers;
 8016dfc:	e7a1      	b.n	8016d42 <dns_recv+0x19e>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8016dfe:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8016e02:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8016e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016e0a:	d1e6      	bne.n	8016dda <dns_recv+0x236>
 8016e0c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8016e10:	d1e3      	bne.n	8016dda <dns_recv+0x236>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8016e12:	462b      	mov	r3, r5
 8016e14:	2204      	movs	r2, #4
 8016e16:	a905      	add	r1, sp, #20
 8016e18:	4620      	mov	r0, r4
 8016e1a:	f001 fd8b 	bl	8018934 <pbuf_copy_partial>
 8016e1e:	2804      	cmp	r0, #4
 8016e20:	f47f aec8 	bne.w	8016bb4 <dns_recv+0x10>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8016e24:	f44f 7288 	mov.w	r2, #272	; 0x110
 8016e28:	9b05      	ldr	r3, [sp, #20]
                  pbuf_free(p);
 8016e2a:	4620      	mov	r0, r4
  if (entry->ttl > DNS_MAX_TTL) {
 8016e2c:	4d25      	ldr	r5, [pc, #148]	; (8016ec4 <dns_recv+0x320>)
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8016e2e:	fb02 f606 	mul.w	r6, r2, r6
 8016e32:	eb08 0406 	add.w	r4, r8, r6
 8016e36:	6063      	str	r3, [r4, #4]
                  pbuf_free(p);
 8016e38:	f001 fae4 	bl	8018404 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 8016e3c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8016e3e:	f7ff fc91 	bl	8016764 <lwip_htonl>
 8016e42:	4603      	mov	r3, r0
  dns_call_found(idx, &entry->ipaddr);
 8016e44:	9901      	ldr	r1, [sp, #4]
  entry->state = DNS_STATE_DONE;
 8016e46:	2203      	movs	r2, #3
  entry->ttl = ttl;
 8016e48:	42ab      	cmp	r3, r5
  dns_call_found(idx, &entry->ipaddr);
 8016e4a:	4638      	mov	r0, r7
 8016e4c:	f101 0104 	add.w	r1, r1, #4
  entry->state = DNS_STATE_DONE;
 8016e50:	72a2      	strb	r2, [r4, #10]
  entry->ttl = ttl;
 8016e52:	bf28      	it	cs
 8016e54:	462b      	movcs	r3, r5
  dns_call_found(idx, &entry->ipaddr);
 8016e56:	4441      	add	r1, r8
  entry->ttl = ttl;
 8016e58:	f848 3006 	str.w	r3, [r8, r6]
  dns_call_found(idx, &entry->ipaddr);
 8016e5c:	f7ff fcf4 	bl	8016848 <dns_call_found>
  if (entry->ttl == 0) {
 8016e60:	f858 3006 	ldr.w	r3, [r8, r6]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	f47f aea8 	bne.w	8016bba <dns_recv+0x16>
    if (entry->state == DNS_STATE_DONE) {
 8016e6a:	7aa2      	ldrb	r2, [r4, #10]
 8016e6c:	2a03      	cmp	r2, #3
 8016e6e:	f47f aea4 	bne.w	8016bba <dns_recv+0x16>
      entry->state = DNS_STATE_UNUSED;
 8016e72:	72a3      	strb	r3, [r4, #10]
                  return;
 8016e74:	e6a1      	b.n	8016bba <dns_recv+0x16>
        pbuf_free(p);
 8016e76:	4620      	mov	r0, r4
 8016e78:	f001 fac4 	bl	8018404 <pbuf_free>
        dns_call_found(i, NULL);
 8016e7c:	4638      	mov	r0, r7
 8016e7e:	2100      	movs	r1, #0
 8016e80:	f7ff fce2 	bl	8016848 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8016e84:	f44f 7388 	mov.w	r3, #272	; 0x110
 8016e88:	2200      	movs	r2, #0
 8016e8a:	fb03 8606 	mla	r6, r3, r6, r8
 8016e8e:	72b2      	strb	r2, [r6, #10]
        return;
 8016e90:	e693      	b.n	8016bba <dns_recv+0x16>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8016e92:	f44f 7388 	mov.w	r3, #272	; 0x110
 8016e96:	fb03 8306 	mla	r3, r3, r6, r8
 8016e9a:	7adb      	ldrb	r3, [r3, #11]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d1ea      	bne.n	8016e76 <dns_recv+0x2d2>
 8016ea0:	4b07      	ldr	r3, [pc, #28]	; (8016ec0 <dns_recv+0x31c>)
 8016ea2:	685b      	ldr	r3, [r3, #4]
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d0e6      	beq.n	8016e76 <dns_recv+0x2d2>
            entry->tmr     = 1;
 8016ea8:	f44f 7388 	mov.w	r3, #272	; 0x110
 8016eac:	f240 3201 	movw	r2, #769	; 0x301
            dns_check_entry(i);
 8016eb0:	4638      	mov	r0, r7
            entry->tmr     = 1;
 8016eb2:	fb03 8606 	mla	r6, r3, r6, r8
 8016eb6:	81b2      	strh	r2, [r6, #12]
            dns_check_entry(i);
 8016eb8:	f7ff fdee 	bl	8016a98 <dns_check_entry>
            goto ignore_packet;
 8016ebc:	e67a      	b.n	8016bb4 <dns_recv+0x10>
 8016ebe:	bf00      	nop
 8016ec0:	2001a4a8 	.word	0x2001a4a8
 8016ec4:	00093a80 	.word	0x00093a80
 8016ec8:	2001a4b0 	.word	0x2001a4b0
 8016ecc:	08041e3d 	.word	0x08041e3d

08016ed0 <dns_init>:
}
 8016ed0:	4770      	bx	lr
 8016ed2:	bf00      	nop

08016ed4 <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 8016ed4:	2801      	cmp	r0, #1
 8016ed6:	d900      	bls.n	8016eda <dns_setserver+0x6>
}
 8016ed8:	4770      	bx	lr
    if (dnsserver != NULL) {
 8016eda:	b121      	cbz	r1, 8016ee6 <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 8016edc:	680a      	ldr	r2, [r1, #0]
 8016ede:	4b05      	ldr	r3, [pc, #20]	; (8016ef4 <dns_setserver+0x20>)
 8016ee0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8016ee4:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 8016ee6:	4a04      	ldr	r2, [pc, #16]	; (8016ef8 <dns_setserver+0x24>)
 8016ee8:	4b02      	ldr	r3, [pc, #8]	; (8016ef4 <dns_setserver+0x20>)
 8016eea:	6812      	ldr	r2, [r2, #0]
 8016eec:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8016ef0:	4770      	bx	lr
 8016ef2:	bf00      	nop
 8016ef4:	2001a4a8 	.word	0x2001a4a8
 8016ef8:	08041be0 	.word	0x08041be0

08016efc <dns_tmr>:
{
 8016efc:	b508      	push	{r3, lr}
    dns_check_entry(i);
 8016efe:	2000      	movs	r0, #0
 8016f00:	f7ff fdca 	bl	8016a98 <dns_check_entry>
 8016f04:	2001      	movs	r0, #1
 8016f06:	f7ff fdc7 	bl	8016a98 <dns_check_entry>
 8016f0a:	2002      	movs	r0, #2
 8016f0c:	f7ff fdc4 	bl	8016a98 <dns_check_entry>
 8016f10:	2003      	movs	r0, #3
}
 8016f12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 8016f16:	f7ff bdbf 	b.w	8016a98 <dns_check_entry>
 8016f1a:	bf00      	nop

08016f1c <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 8016f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f20:	b083      	sub	sp, #12
 8016f22:	9201      	str	r2, [sp, #4]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8016f24:	2900      	cmp	r1, #0
 8016f26:	f000 810b 	beq.w	8017140 <dns_gethostbyname_addrtype+0x224>
 8016f2a:	fab0 f480 	clz	r4, r0
 8016f2e:	4607      	mov	r7, r0
 8016f30:	0964      	lsrs	r4, r4, #5
 8016f32:	2800      	cmp	r0, #0
 8016f34:	f000 8104 	beq.w	8017140 <dns_gethostbyname_addrtype+0x224>
      (!hostname) || (!hostname[0])) {
 8016f38:	7802      	ldrb	r2, [r0, #0]
 8016f3a:	2a00      	cmp	r2, #0
 8016f3c:	f000 8100 	beq.w	8017140 <dns_gethostbyname_addrtype+0x224>
 8016f40:	4688      	mov	r8, r1
 8016f42:	4699      	mov	r9, r3
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8016f44:	f7e9 f986 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8016f48:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 8016f4a:	4605      	mov	r5, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8016f4c:	f200 80f8 	bhi.w	8017140 <dns_gethostbyname_addrtype+0x224>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8016f50:	4641      	mov	r1, r8
 8016f52:	4638      	mov	r0, r7
 8016f54:	f009 f964 	bl	8020220 <ip4addr_aton>
 8016f58:	b118      	cbz	r0, 8016f62 <dns_gethostbyname_addrtype+0x46>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 8016f5a:	4620      	mov	r0, r4
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 8016f5c:	b003      	add	sp, #12
 8016f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f62:	4c89      	ldr	r4, [pc, #548]	; (8017188 <dns_gethostbyname_addrtype+0x26c>)
  if (ipaddr_aton(hostname, addr)) {
 8016f64:	4606      	mov	r6, r0
 8016f66:	46a2      	mov	sl, r4
 8016f68:	46a3      	mov	fp, r4
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8016f6a:	f89b 300a 	ldrb.w	r3, [fp, #10]
 8016f6e:	2b03      	cmp	r3, #3
 8016f70:	d037      	beq.n	8016fe2 <dns_gethostbyname_addrtype+0xc6>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8016f72:	3601      	adds	r6, #1
 8016f74:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
 8016f78:	2e04      	cmp	r6, #4
 8016f7a:	d1f6      	bne.n	8016f6a <dns_gethostbyname_addrtype+0x4e>
    if (ip_addr_isany_val(dns_servers[0])) {
 8016f7c:	4a83      	ldr	r2, [pc, #524]	; (801718c <dns_gethostbyname_addrtype+0x270>)
 8016f7e:	6812      	ldr	r2, [r2, #0]
 8016f80:	2a00      	cmp	r2, #0
 8016f82:	f000 80f9 	beq.w	8017178 <dns_gethostbyname_addrtype+0x25c>
 8016f86:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8017188 <dns_gethostbyname_addrtype+0x26c>
 8016f8a:	2600      	movs	r6, #0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8016f8c:	f898 300a 	ldrb.w	r3, [r8, #10]
 8016f90:	fa5f fb86 	uxtb.w	fp, r6
 8016f94:	2b02      	cmp	r3, #2
 8016f96:	d03e      	beq.n	8017016 <dns_gethostbyname_addrtype+0xfa>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8016f98:	3601      	adds	r6, #1
 8016f9a:	f508 7888 	add.w	r8, r8, #272	; 0x110
 8016f9e:	2e04      	cmp	r6, #4
 8016fa0:	d1f4      	bne.n	8016f8c <dns_gethostbyname_addrtype+0x70>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8016fa2:	2200      	movs	r2, #0
 8016fa4:	4b7a      	ldr	r3, [pc, #488]	; (8017190 <dns_gethostbyname_addrtype+0x274>)
  lseq = 0;
 8016fa6:	4694      	mov	ip, r2
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8016fa8:	7818      	ldrb	r0, [r3, #0]
    if (entry->state == DNS_STATE_UNUSED) {
 8016faa:	7aa3      	ldrb	r3, [r4, #10]
 8016fac:	fa5f f882 	uxtb.w	r8, r2
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	d043      	beq.n	801703c <dns_gethostbyname_addrtype+0x120>
    if (entry->state == DNS_STATE_DONE) {
 8016fb4:	2b03      	cmp	r3, #3
 8016fb6:	f102 0201 	add.w	r2, r2, #1
 8016fba:	d024      	beq.n	8017006 <dns_gethostbyname_addrtype+0xea>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8016fbc:	2a04      	cmp	r2, #4
 8016fbe:	f504 7488 	add.w	r4, r4, #272	; 0x110
 8016fc2:	d1f2      	bne.n	8016faa <dns_gethostbyname_addrtype+0x8e>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 8016fc4:	2e04      	cmp	r6, #4
 8016fc6:	d007      	beq.n	8016fd8 <dns_gethostbyname_addrtype+0xbc>
 8016fc8:	eb06 1406 	add.w	r4, r6, r6, lsl #4
 8016fcc:	eb0a 1404 	add.w	r4, sl, r4, lsl #4
 8016fd0:	7aa2      	ldrb	r2, [r4, #10]
 8016fd2:	2a03      	cmp	r2, #3
 8016fd4:	f000 80b2 	beq.w	801713c <dns_gethostbyname_addrtype+0x220>
      return ERR_MEM;
 8016fd8:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016fdc:	b003      	add	sp, #12
 8016fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 8016fe2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016fe6:	f10b 0110 	add.w	r1, fp, #16
 8016fea:	4638      	mov	r0, r7
 8016fec:	f7ff fc0e 	bl	801680c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8016ff0:	2800      	cmp	r0, #0
 8016ff2:	d1be      	bne.n	8016f72 <dns_gethostbyname_addrtype+0x56>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8016ff4:	eb06 1606 	add.w	r6, r6, r6, lsl #4
 8016ff8:	eb0a 1a06 	add.w	sl, sl, r6, lsl #4
 8016ffc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017000:	f8c8 3000 	str.w	r3, [r8]
 8017004:	e7aa      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8017006:	7ba3      	ldrb	r3, [r4, #14]
 8017008:	1ac3      	subs	r3, r0, r3
 801700a:	b2db      	uxtb	r3, r3
      if (age > lseq) {
 801700c:	4563      	cmp	r3, ip
 801700e:	d9d5      	bls.n	8016fbc <dns_gethostbyname_addrtype+0xa0>
 8017010:	4646      	mov	r6, r8
 8017012:	469c      	mov	ip, r3
 8017014:	e7d2      	b.n	8016fbc <dns_gethostbyname_addrtype+0xa0>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8017016:	f44f 7280 	mov.w	r2, #256	; 0x100
 801701a:	f108 0110 	add.w	r1, r8, #16
 801701e:	4638      	mov	r0, r7
 8017020:	f7ff fbf4 	bl	801680c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8017024:	2800      	cmp	r0, #0
 8017026:	d1b7      	bne.n	8016f98 <dns_gethostbyname_addrtype+0x7c>
 8017028:	4b5a      	ldr	r3, [pc, #360]	; (8017194 <dns_gethostbyname_addrtype+0x278>)
        if (dns_requests[r].found == 0) {
 801702a:	681a      	ldr	r2, [r3, #0]
 801702c:	330c      	adds	r3, #12
 801702e:	2a00      	cmp	r2, #0
 8017030:	f000 8093 	beq.w	801715a <dns_gethostbyname_addrtype+0x23e>
 8017034:	3001      	adds	r0, #1
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017036:	2804      	cmp	r0, #4
 8017038:	d1f7      	bne.n	801702a <dns_gethostbyname_addrtype+0x10e>
 801703a:	e7ad      	b.n	8016f98 <dns_gethostbyname_addrtype+0x7c>
    entry = &dns_table[i];
 801703c:	eb02 1402 	add.w	r4, r2, r2, lsl #4
 8017040:	eb0a 1404 	add.w	r4, sl, r4, lsl #4
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017044:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8017194 <dns_gethostbyname_addrtype+0x278>
      entry = &dns_table[i];
 8017048:	2600      	movs	r6, #0
 801704a:	4652      	mov	r2, sl
    if (dns_requests[r].found == NULL) {
 801704c:	6813      	ldr	r3, [r2, #0]
 801704e:	320c      	adds	r2, #12
 8017050:	b12b      	cbz	r3, 801705e <dns_gethostbyname_addrtype+0x142>
 8017052:	3601      	adds	r6, #1
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017054:	2e04      	cmp	r6, #4
 8017056:	d1f9      	bne.n	801704c <dns_gethostbyname_addrtype+0x130>
      return ERR_MEM;
 8017058:	f04f 30ff 	mov.w	r0, #4294967295
 801705c:	e7be      	b.n	8016fdc <dns_gethostbyname_addrtype+0xc0>
  req->dns_table_idx = i;
 801705e:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8017062:	469b      	mov	fp, r3
  entry->seqno = dns_seqno;
 8017064:	73a0      	strb	r0, [r4, #14]
  entry->state = DNS_STATE_NEW;
 8017066:	2001      	movs	r0, #1
  req->found = found;
 8017068:	4613      	mov	r3, r2
 801706a:	9a01      	ldr	r2, [sp, #4]
  MEMCPY(entry->name, name, namelen);
 801706c:	4639      	mov	r1, r7
  entry->state = DNS_STATE_NEW;
 801706e:	72a0      	strb	r0, [r4, #10]
  req->found = found;
 8017070:	f84a 2023 	str.w	r2, [sl, r3, lsl #2]
  req->dns_table_idx = i;
 8017074:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  MEMCPY(entry->name, name, namelen);
 8017078:	462a      	mov	r2, r5
 801707a:	f104 0010 	add.w	r0, r4, #16
  req->dns_table_idx = i;
 801707e:	f883 8008 	strb.w	r8, [r3, #8]
  entry->name[namelen] = 0;
 8017082:	4425      	add	r5, r4
  req->arg   = callback_arg;
 8017084:	f8c3 9004 	str.w	r9, [r3, #4]
  entry->name[namelen] = 0;
 8017088:	465f      	mov	r7, fp
  MEMCPY(entry->name, name, namelen);
 801708a:	f00a fb39 	bl	8021700 <memcpy>
  entry->name[namelen] = 0;
 801708e:	f885 b010 	strb.w	fp, [r5, #16]
  req->dns_table_idx = i;
 8017092:	0073      	lsls	r3, r6, #1
 8017094:	9301      	str	r3, [sp, #4]
 8017096:	4b40      	ldr	r3, [pc, #256]	; (8017198 <dns_gethostbyname_addrtype+0x27c>)
    if (dns_pcbs[i] == NULL) {
 8017098:	f853 2b04 	ldr.w	r2, [r3], #4
 801709c:	b2fd      	uxtb	r5, r7
 801709e:	b312      	cbz	r2, 80170e6 <dns_gethostbyname_addrtype+0x1ca>
 80170a0:	3701      	adds	r7, #1
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 80170a2:	2f04      	cmp	r7, #4
 80170a4:	d1f8      	bne.n	8017098 <dns_gethostbyname_addrtype+0x17c>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80170a6:	483d      	ldr	r0, [pc, #244]	; (801719c <dns_gethostbyname_addrtype+0x280>)
 80170a8:	2304      	movs	r3, #4
 80170aa:	7805      	ldrb	r5, [r0, #0]
 80170ac:	3501      	adds	r5, #1
 80170ae:	b2ed      	uxtb	r5, r5
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 80170b0:	2d03      	cmp	r5, #3
 80170b2:	462a      	mov	r2, r5
 80170b4:	d901      	bls.n	80170ba <dns_gethostbyname_addrtype+0x19e>
 80170b6:	2500      	movs	r5, #0
      idx = 0;
 80170b8:	462a      	mov	r2, r5
    if (dns_pcbs[idx] != NULL) {
 80170ba:	4f37      	ldr	r7, [pc, #220]	; (8017198 <dns_gethostbyname_addrtype+0x27c>)
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80170bc:	1c69      	adds	r1, r5, #1
 80170be:	3b01      	subs	r3, #1
    if (dns_pcbs[idx] != NULL) {
 80170c0:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80170c4:	2a00      	cmp	r2, #0
 80170c6:	d13e      	bne.n	8017146 <dns_gethostbyname_addrtype+0x22a>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80170c8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 80170cc:	b2cd      	uxtb	r5, r1
 80170ce:	d1ef      	bne.n	80170b0 <dns_gethostbyname_addrtype+0x194>
    req->found = NULL;
 80170d0:	9a01      	ldr	r2, [sp, #4]
    return ERR_MEM;
 80170d2:	f04f 30ff 	mov.w	r0, #4294967295
    entry->state = DNS_STATE_UNUSED;
 80170d6:	72a3      	strb	r3, [r4, #10]
    req->found = NULL;
 80170d8:	4432      	add	r2, r6
 80170da:	4616      	mov	r6, r2
  entry->pcb_idx = dns_alloc_pcb();
 80170dc:	2204      	movs	r2, #4
    req->found = NULL;
 80170de:	f84a 3026 	str.w	r3, [sl, r6, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 80170e2:	73e2      	strb	r2, [r4, #15]
    return ERR_MEM;
 80170e4:	e73a      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 80170e6:	202e      	movs	r0, #46	; 0x2e
 80170e8:	f006 fca2 	bl	801da30 <udp_new_ip_type>
  if (pcb == NULL) {
 80170ec:	4681      	mov	r9, r0
 80170ee:	2800      	cmp	r0, #0
 80170f0:	d045      	beq.n	801717e <dns_gethostbyname_addrtype+0x262>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 80170f2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 80171a4 <dns_gethostbyname_addrtype+0x288>
    u16_t port = (u16_t)DNS_RAND_TXID();
 80170f6:	f00b fb41 	bl	802277c <rand>
 80170fa:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 80170fc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8017100:	d3f9      	bcc.n	80170f6 <dns_gethostbyname_addrtype+0x1da>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8017102:	4659      	mov	r1, fp
 8017104:	4648      	mov	r0, r9
 8017106:	f006 fa1f 	bl	801d548 <udp_bind>
  } while (err == ERR_USE);
 801710a:	f110 0f08 	cmn.w	r0, #8
 801710e:	d0f2      	beq.n	80170f6 <dns_gethostbyname_addrtype+0x1da>
  if (err != ERR_OK) {
 8017110:	b9d8      	cbnz	r0, 801714a <dns_gethostbyname_addrtype+0x22e>
  udp_recv(pcb, dns_recv, NULL);
 8017112:	4602      	mov	r2, r0
 8017114:	4922      	ldr	r1, [pc, #136]	; (80171a0 <dns_gethostbyname_addrtype+0x284>)
 8017116:	4648      	mov	r0, r9
 8017118:	f006 fc3e 	bl	801d998 <udp_recv>
      dns_last_pcb_idx = i;
 801711c:	4b1f      	ldr	r3, [pc, #124]	; (801719c <dns_gethostbyname_addrtype+0x280>)
    dns_pcbs[i] = dns_alloc_random_port();
 801711e:	4a1e      	ldr	r2, [pc, #120]	; (8017198 <dns_gethostbyname_addrtype+0x27c>)
      dns_last_pcb_idx = i;
 8017120:	701d      	strb	r5, [r3, #0]
    dns_pcbs[i] = dns_alloc_random_port();
 8017122:	f842 9027 	str.w	r9, [r2, r7, lsl #2]
  dns_seqno++;
 8017126:	4a1a      	ldr	r2, [pc, #104]	; (8017190 <dns_gethostbyname_addrtype+0x274>)
  dns_check_entry(i);
 8017128:	4640      	mov	r0, r8
  entry->pcb_idx = dns_alloc_pcb();
 801712a:	73e5      	strb	r5, [r4, #15]
  dns_seqno++;
 801712c:	7813      	ldrb	r3, [r2, #0]
 801712e:	3301      	adds	r3, #1
 8017130:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8017132:	f7ff fcb1 	bl	8016a98 <dns_check_entry>
  return ERR_INPROGRESS;
 8017136:	f06f 0004 	mvn.w	r0, #4
 801713a:	e70f      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
      entry = &dns_table[i];
 801713c:	46b0      	mov	r8, r6
 801713e:	e781      	b.n	8017044 <dns_gethostbyname_addrtype+0x128>
    return ERR_ARG;
 8017140:	f06f 000f 	mvn.w	r0, #15
 8017144:	e70a      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
      dns_last_pcb_idx = idx;
 8017146:	7005      	strb	r5, [r0, #0]
      return idx;
 8017148:	e7ed      	b.n	8017126 <dns_gethostbyname_addrtype+0x20a>
    udp_remove(pcb);
 801714a:	4648      	mov	r0, r9
 801714c:	f006 fc36 	bl	801d9bc <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 8017150:	2300      	movs	r3, #0
 8017152:	4a11      	ldr	r2, [pc, #68]	; (8017198 <dns_gethostbyname_addrtype+0x27c>)
 8017154:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8017158:	e7a5      	b.n	80170a6 <dns_gethostbyname_addrtype+0x18a>
          dns_requests[r].found = found;
 801715a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 801715e:	4a0d      	ldr	r2, [pc, #52]	; (8017194 <dns_gethostbyname_addrtype+0x278>)
 8017160:	9901      	ldr	r1, [sp, #4]
          return ERR_INPROGRESS;
 8017162:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].found = found;
 8017166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801716a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
          dns_requests[r].arg = callback_arg;
 801716e:	f8c3 9004 	str.w	r9, [r3, #4]
          dns_requests[r].dns_table_idx = i;
 8017172:	f883 b008 	strb.w	fp, [r3, #8]
          return ERR_INPROGRESS;
 8017176:	e6f1      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
      return ERR_VAL;
 8017178:	f06f 0005 	mvn.w	r0, #5
 801717c:	e6ee      	b.n	8016f5c <dns_gethostbyname_addrtype+0x40>
    dns_pcbs[i] = dns_alloc_random_port();
 801717e:	4b06      	ldr	r3, [pc, #24]	; (8017198 <dns_gethostbyname_addrtype+0x27c>)
 8017180:	f843 9027 	str.w	r9, [r3, r7, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8017184:	e78f      	b.n	80170a6 <dns_gethostbyname_addrtype+0x18a>
 8017186:	bf00      	nop
 8017188:	2001a4b0 	.word	0x2001a4b0
 801718c:	2001a4a8 	.word	0x2001a4a8
 8017190:	2001a4a4 	.word	0x2001a4a4
 8017194:	2001a474 	.word	0x2001a474
 8017198:	2001a464 	.word	0x2001a464
 801719c:	2001a460 	.word	0x2001a460
 80171a0:	08016ba5 	.word	0x08016ba5
 80171a4:	08041be0 	.word	0x08041be0

080171a8 <dns_gethostbyname>:
{
 80171a8:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80171aa:	2400      	movs	r4, #0
{
 80171ac:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80171ae:	9400      	str	r4, [sp, #0]
 80171b0:	f7ff feb4 	bl	8016f1c <dns_gethostbyname_addrtype>
}
 80171b4:	b002      	add	sp, #8
 80171b6:	bd10      	pop	{r4, pc}

080171b8 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 80171b8:	2300      	movs	r3, #0
{
 80171ba:	b470      	push	{r4, r5, r6}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 80171bc:	4299      	cmp	r1, r3
{
 80171be:	b083      	sub	sp, #12
  int odd = ((mem_ptr_t)pb & 1);
 80171c0:	f000 0601 	and.w	r6, r0, #1
  u16_t t = 0;
 80171c4:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 80171c8:	dd05      	ble.n	80171d6 <lwip_standard_chksum+0x1e>
 80171ca:	b126      	cbz	r6, 80171d6 <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 80171cc:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 80171d0:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 80171d2:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 80171d6:	2901      	cmp	r1, #1
 80171d8:	dd26      	ble.n	8017228 <lwip_standard_chksum+0x70>
 80171da:	3902      	subs	r1, #2
  u32_t sum = 0;
 80171dc:	2300      	movs	r3, #0
 80171de:	084d      	lsrs	r5, r1, #1
 80171e0:	1c6c      	adds	r4, r5, #1
 80171e2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    sum += *ps++;
 80171e6:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 80171ea:	4284      	cmp	r4, r0
    sum += *ps++;
 80171ec:	4413      	add	r3, r2
  while (len > 1) {
 80171ee:	d1fa      	bne.n	80171e6 <lwip_standard_chksum+0x2e>
 80171f0:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 80171f4:	eb01 0145 	add.w	r1, r1, r5, lsl #1
    len -= 2;
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80171f8:	2901      	cmp	r1, #1
 80171fa:	d102      	bne.n	8017202 <lwip_standard_chksum+0x4a>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80171fc:	7822      	ldrb	r2, [r4, #0]
 80171fe:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 8017202:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8017206:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8017208:	b298      	uxth	r0, r3
 801720a:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 801720e:	b298      	uxth	r0, r3
 8017210:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 8017214:	b126      	cbz	r6, 8017220 <lwip_standard_chksum+0x68>
    sum = SWAP_BYTES_IN_WORD(sum);
 8017216:	0203      	lsls	r3, r0, #8
 8017218:	f3c0 2007 	ubfx	r0, r0, #8, #8
 801721c:	b29b      	uxth	r3, r3
 801721e:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8017220:	b280      	uxth	r0, r0
 8017222:	b003      	add	sp, #12
 8017224:	bc70      	pop	{r4, r5, r6}
 8017226:	4770      	bx	lr
  ps = (const u16_t *)(const void *)pb;
 8017228:	4604      	mov	r4, r0
  u32_t sum = 0;
 801722a:	2300      	movs	r3, #0
 801722c:	e7e4      	b.n	80171f8 <lwip_standard_chksum+0x40>
 801722e:	bf00      	nop

08017230 <inet_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                   const ip4_addr_t *src, const ip4_addr_t *dest)
{
 8017230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017234:	9c06      	ldr	r4, [sp, #24]
 8017236:	4688      	mov	r8, r1
 8017238:	4617      	mov	r7, r2
  u32_t addr;

  addr = ip4_addr_get_u32(src);
  acc = (addr & 0xffffUL);
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
  addr = ip4_addr_get_u32(dest);
 801723a:	6826      	ldr	r6, [r4, #0]
  addr = ip4_addr_get_u32(src);
 801723c:	681c      	ldr	r4, [r3, #0]
  acc = (u32_t)(acc + (addr & 0xffffUL));
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 801723e:	0c33      	lsrs	r3, r6, #16
 8017240:	fa13 f686 	uxtah	r6, r3, r6
 8017244:	fa16 f684 	uxtah	r6, r6, r4
 8017248:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  /* fold down to 16 bits */
  acc = FOLD_U32T(acc);
 801724c:	b2b4      	uxth	r4, r6
 801724e:	eb04 4616 	add.w	r6, r4, r6, lsr #16
  acc = FOLD_U32T(acc);
 8017252:	b2b4      	uxth	r4, r6
 8017254:	eb04 4416 	add.w	r4, r4, r6, lsr #16
  for (q = p; q != NULL; q = q->next) {
 8017258:	b1f0      	cbz	r0, 8017298 <inet_chksum_pseudo+0x68>
 801725a:	4605      	mov	r5, r0
  int swapped = 0;
 801725c:	2600      	movs	r6, #0
    acc += LWIP_CHKSUM(q->payload, q->len);
 801725e:	8969      	ldrh	r1, [r5, #10]
 8017260:	6868      	ldr	r0, [r5, #4]
 8017262:	f7ff ffa9 	bl	80171b8 <lwip_standard_chksum>
 8017266:	4420      	add	r0, r4
    if (q->len % 2 != 0) {
 8017268:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801726a:	b284      	uxth	r4, r0
    if (q->len % 2 != 0) {
 801726c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8017270:	eb04 4410 	add.w	r4, r4, r0, lsr #16
      acc = SWAP_BYTES_IN_WORD(acc);
 8017274:	ea4f 2004 	mov.w	r0, r4, lsl #8
 8017278:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 801727c:	d003      	beq.n	8017286 <inet_chksum_pseudo+0x56>
      acc = SWAP_BYTES_IN_WORD(acc);
 801727e:	b284      	uxth	r4, r0
 8017280:	f086 0601 	eor.w	r6, r6, #1
 8017284:	431c      	orrs	r4, r3
  for (q = p; q != NULL; q = q->next) {
 8017286:	682d      	ldr	r5, [r5, #0]
 8017288:	2d00      	cmp	r5, #0
 801728a:	d1e8      	bne.n	801725e <inet_chksum_pseudo+0x2e>
  if (swapped) {
 801728c:	b126      	cbz	r6, 8017298 <inet_chksum_pseudo+0x68>
    acc = SWAP_BYTES_IN_WORD(acc);
 801728e:	0223      	lsls	r3, r4, #8
 8017290:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8017294:	b29b      	uxth	r3, r3
 8017296:	431c      	orrs	r4, r3
  acc += (u32_t)lwip_htons((u16_t)proto);
 8017298:	4640      	mov	r0, r8
 801729a:	f7ff fa5f 	bl	801675c <lwip_htons>
 801729e:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 80172a0:	4638      	mov	r0, r7
 80172a2:	f7ff fa5b 	bl	801675c <lwip_htons>
 80172a6:	4428      	add	r0, r5
 80172a8:	4404      	add	r4, r0
  acc = FOLD_U32T(acc);
 80172aa:	b2a0      	uxth	r0, r4
 80172ac:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 80172b0:	b2a0      	uxth	r0, r4
 80172b2:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  return (u16_t)~(acc & 0xffffUL);
 80172b6:	43c0      	mvns	r0, r0

  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
}
 80172b8:	b280      	uxth	r0, r0
 80172ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172be:	bf00      	nop

080172c0 <ip_chksum_pseudo>:
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
 80172c0:	f7ff bfb6 	b.w	8017230 <inet_chksum_pseudo>

080172c4 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 80172c4:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 80172c6:	f7ff ff77 	bl	80171b8 <lwip_standard_chksum>
 80172ca:	43c0      	mvns	r0, r0
}
 80172cc:	b280      	uxth	r0, r0
 80172ce:	bd08      	pop	{r3, pc}

080172d0 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 80172d0:	b330      	cbz	r0, 8017320 <inet_chksum_pbuf+0x50>
{
 80172d2:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 80172d4:	2600      	movs	r6, #0
 80172d6:	4605      	mov	r5, r0
  acc = 0;
 80172d8:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 80172da:	8969      	ldrh	r1, [r5, #10]
 80172dc:	6868      	ldr	r0, [r5, #4]
 80172de:	f7ff ff6b 	bl	80171b8 <lwip_standard_chksum>
 80172e2:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 80172e4:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 80172e6:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 80172e8:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 80172ec:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 80172f0:	ea4f 2004 	mov.w	r0, r4, lsl #8
 80172f4:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 80172f8:	d003      	beq.n	8017302 <inet_chksum_pbuf+0x32>
      acc = SWAP_BYTES_IN_WORD(acc);
 80172fa:	b284      	uxth	r4, r0
 80172fc:	f086 0601 	eor.w	r6, r6, #1
 8017300:	431c      	orrs	r4, r3
  for (q = p; q != NULL; q = q->next) {
 8017302:	682d      	ldr	r5, [r5, #0]
 8017304:	2d00      	cmp	r5, #0
 8017306:	d1e8      	bne.n	80172da <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 8017308:	b13e      	cbz	r6, 801731a <inet_chksum_pbuf+0x4a>
    acc = SWAP_BYTES_IN_WORD(acc);
 801730a:	0220      	lsls	r0, r4, #8
 801730c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8017310:	b280      	uxth	r0, r0
 8017312:	4320      	orrs	r0, r4
 8017314:	43c0      	mvns	r0, r0
 8017316:	b280      	uxth	r0, r0
  }
  return (u16_t)~(acc & 0xffffUL);
}
 8017318:	bd70      	pop	{r4, r5, r6, pc}
 801731a:	43e0      	mvns	r0, r4
 801731c:	b280      	uxth	r0, r0
 801731e:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8017320:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8017324:	4770      	bx	lr
 8017326:	bf00      	nop

08017328 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8017328:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 801732a:	f001 fcb9 	bl	8018ca0 <stats_init>
#if !NO_SYS
  sys_init();
 801732e:	f009 fdad 	bl	8020e8c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8017332:	f000 f96f 	bl	8017614 <mem_init>
  memp_init();
 8017336:	f000 fd55 	bl	8017de4 <memp_init>
  pbuf_init();
  netif_init();
 801733a:	f000 fe17 	bl	8017f6c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801733e:	f005 ffc9 	bl	801d2d4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8017342:	f001 fd17 	bl	8018d74 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8017346:	f7ff fdc3 	bl	8016ed0 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801734a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801734e:	f005 bf53 	b.w	801d1f8 <sys_timeouts_init>
 8017352:	bf00      	nop

08017354 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8017354:	f242 7310 	movw	r3, #10000	; 0x2710
  pmem = ptr_to_mem(mem->prev);
 8017358:	8841      	ldrh	r1, [r0, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801735a:	4299      	cmp	r1, r3
{
 801735c:	b430      	push	{r4, r5}
  nmem = ptr_to_mem(mem->next);
 801735e:	8805      	ldrh	r5, [r0, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8017360:	d80d      	bhi.n	801737e <mem_link_valid+0x2a>
 8017362:	429d      	cmp	r5, r3
 8017364:	bf94      	ite	ls
 8017366:	2200      	movls	r2, #0
 8017368:	2201      	movhi	r2, #1
 801736a:	b942      	cbnz	r2, 801737e <mem_link_valid+0x2a>
  return (mem_size_t)((u8_t *)mem - ram);
 801736c:	4b0c      	ldr	r3, [pc, #48]	; (80173a0 <mem_link_valid+0x4c>)
 801736e:	681c      	ldr	r4, [r3, #0]
 8017370:	1b03      	subs	r3, r0, r4
 8017372:	b29b      	uxth	r3, r3
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8017374:	4299      	cmp	r1, r3
 8017376:	d005      	beq.n	8017384 <mem_link_valid+0x30>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8017378:	5a61      	ldrh	r1, [r4, r1]
 801737a:	4299      	cmp	r1, r3
 801737c:	d002      	beq.n	8017384 <mem_link_valid+0x30>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
    return 0;
 801737e:	2000      	movs	r0, #0
  }
  return 1;
}
 8017380:	bc30      	pop	{r4, r5}
 8017382:	4770      	bx	lr
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8017384:	4a07      	ldr	r2, [pc, #28]	; (80173a4 <mem_link_valid+0x50>)
  return (struct mem *)(void *)&ram[ptr];
 8017386:	442c      	add	r4, r5
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8017388:	6812      	ldr	r2, [r2, #0]
 801738a:	42a2      	cmp	r2, r4
 801738c:	d006      	beq.n	801739c <mem_link_valid+0x48>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801738e:	8860      	ldrh	r0, [r4, #2]
 8017390:	1ac0      	subs	r0, r0, r3
 8017392:	fab0 f080 	clz	r0, r0
}
 8017396:	bc30      	pop	{r4, r5}
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8017398:	0940      	lsrs	r0, r0, #5
}
 801739a:	4770      	bx	lr
  return 1;
 801739c:	2001      	movs	r0, #1
 801739e:	e7ef      	b.n	8017380 <mem_link_valid+0x2c>
 80173a0:	2001a8fc 	.word	0x2001a8fc
 80173a4:	2001a900 	.word	0x2001a900

080173a8 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 80173a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 80173ac:	4f5f      	ldr	r7, [pc, #380]	; (801752c <mem_sanity+0x184>)
 80173ae:	683e      	ldr	r6, [r7, #0]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 80173b0:	7935      	ldrb	r5, [r6, #4]
 80173b2:	2d01      	cmp	r5, #1
 80173b4:	d907      	bls.n	80173c6 <mem_sanity+0x1e>
 80173b6:	4b5e      	ldr	r3, [pc, #376]	; (8017530 <mem_sanity+0x188>)
 80173b8:	f240 223f 	movw	r2, #575	; 0x23f
 80173bc:	495d      	ldr	r1, [pc, #372]	; (8017534 <mem_sanity+0x18c>)
 80173be:	485e      	ldr	r0, [pc, #376]	; (8017538 <mem_sanity+0x190>)
 80173c0:	f00b f938 	bl	8022634 <iprintf>
 80173c4:	7935      	ldrb	r5, [r6, #4]
  last_used = mem->used;
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 80173c6:	8873      	ldrh	r3, [r6, #2]
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	f040 80a7 	bne.w	801751c <mem_sanity+0x174>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80173ce:	8834      	ldrh	r4, [r6, #0]
 80173d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80173d4:	429c      	cmp	r4, r3
 80173d6:	f200 8098 	bhi.w	801750a <mem_sanity+0x162>
  return (struct mem *)(void *)&ram[ptr];
 80173da:	683b      	ldr	r3, [r7, #0]
 80173dc:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 80173de:	429c      	cmp	r4, r3
 80173e0:	d961      	bls.n	80174a6 <mem_sanity+0xfe>
 80173e2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8017554 <mem_sanity+0x1ac>
       ((u8_t *)mem > ram) && (mem < ram_end);
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 80173e6:	f8df a148 	ldr.w	sl, [pc, #328]	; 8017530 <mem_sanity+0x188>
 80173ea:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8017558 <mem_sanity+0x1b0>
 80173ee:	4e52      	ldr	r6, [pc, #328]	; (8017538 <mem_sanity+0x190>)
 80173f0:	e012      	b.n	8017418 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 80173f2:	2b01      	cmp	r3, #1
 80173f4:	d006      	beq.n	8017404 <mem_sanity+0x5c>
 80173f6:	4653      	mov	r3, sl
 80173f8:	f240 2251 	movw	r2, #593	; 0x251
 80173fc:	494f      	ldr	r1, [pc, #316]	; (801753c <mem_sanity+0x194>)
 80173fe:	4630      	mov	r0, r6
 8017400:	f00b f918 	bl	8022634 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8017404:	4620      	mov	r0, r4
 8017406:	f7ff ffa5 	bl	8017354 <mem_link_valid>
 801740a:	b380      	cbz	r0, 801746e <mem_sanity+0xc6>
  return (struct mem *)(void *)&ram[ptr];
 801740c:	683b      	ldr	r3, [r7, #0]
 801740e:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 8017410:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 8017412:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 8017414:	42a3      	cmp	r3, r4
 8017416:	d246      	bcs.n	80174a6 <mem_sanity+0xfe>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8017418:	f8d8 2000 	ldr.w	r2, [r8]
 801741c:	42a2      	cmp	r2, r4
 801741e:	d942      	bls.n	80174a6 <mem_sanity+0xfe>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8017420:	1ce2      	adds	r2, r4, #3
 8017422:	f022 0203 	bic.w	r2, r2, #3
 8017426:	4294      	cmp	r4, r2
 8017428:	d006      	beq.n	8017438 <mem_sanity+0x90>
 801742a:	4653      	mov	r3, sl
 801742c:	f240 2249 	movw	r2, #585	; 0x249
 8017430:	4649      	mov	r1, r9
 8017432:	4630      	mov	r0, r6
 8017434:	f00b f8fe 	bl	8022634 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8017438:	8862      	ldrh	r2, [r4, #2]
 801743a:	f242 7310 	movw	r3, #10000	; 0x2710
 801743e:	429a      	cmp	r2, r3
 8017440:	d81d      	bhi.n	801747e <mem_sanity+0xd6>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8017442:	8822      	ldrh	r2, [r4, #0]
 8017444:	f242 7310 	movw	r3, #10000	; 0x2710
 8017448:	429a      	cmp	r2, r3
 801744a:	d824      	bhi.n	8017496 <mem_sanity+0xee>
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801744c:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801744e:	2d00      	cmp	r5, #0
 8017450:	d0cf      	beq.n	80173f2 <mem_sanity+0x4a>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 8017452:	2b01      	cmp	r3, #1
 8017454:	d9d6      	bls.n	8017404 <mem_sanity+0x5c>
 8017456:	4653      	mov	r3, sl
 8017458:	f240 2253 	movw	r2, #595	; 0x253
 801745c:	4938      	ldr	r1, [pc, #224]	; (8017540 <mem_sanity+0x198>)
 801745e:	4630      	mov	r0, r6
 8017460:	f00b f8e8 	bl	8022634 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8017464:	4620      	mov	r0, r4
 8017466:	f7ff ff75 	bl	8017354 <mem_link_valid>
 801746a:	2800      	cmp	r0, #0
 801746c:	d1ce      	bne.n	801740c <mem_sanity+0x64>
 801746e:	4653      	mov	r3, sl
 8017470:	f240 2256 	movw	r2, #598	; 0x256
 8017474:	4933      	ldr	r1, [pc, #204]	; (8017544 <mem_sanity+0x19c>)
 8017476:	4630      	mov	r0, r6
 8017478:	f00b f8dc 	bl	8022634 <iprintf>
 801747c:	e7c6      	b.n	801740c <mem_sanity+0x64>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 801747e:	4653      	mov	r3, sl
 8017480:	f240 224a 	movw	r2, #586	; 0x24a
 8017484:	4930      	ldr	r1, [pc, #192]	; (8017548 <mem_sanity+0x1a0>)
 8017486:	4630      	mov	r0, r6
 8017488:	f00b f8d4 	bl	8022634 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801748c:	8822      	ldrh	r2, [r4, #0]
 801748e:	f242 7310 	movw	r3, #10000	; 0x2710
 8017492:	429a      	cmp	r2, r3
 8017494:	d9da      	bls.n	801744c <mem_sanity+0xa4>
 8017496:	4653      	mov	r3, sl
 8017498:	f240 224b 	movw	r2, #587	; 0x24b
 801749c:	492b      	ldr	r1, [pc, #172]	; (801754c <mem_sanity+0x1a4>)
 801749e:	4630      	mov	r0, r6
 80174a0:	f00b f8c8 	bl	8022634 <iprintf>
 80174a4:	e7d2      	b.n	801744c <mem_sanity+0xa4>
  return (struct mem *)(void *)&ram[ptr];
 80174a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80174aa:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 80174ac:	4294      	cmp	r4, r2
 80174ae:	d006      	beq.n	80174be <mem_sanity+0x116>
 80174b0:	4b1f      	ldr	r3, [pc, #124]	; (8017530 <mem_sanity+0x188>)
 80174b2:	f240 225b 	movw	r2, #603	; 0x25b
 80174b6:	4926      	ldr	r1, [pc, #152]	; (8017550 <mem_sanity+0x1a8>)
 80174b8:	481f      	ldr	r0, [pc, #124]	; (8017538 <mem_sanity+0x190>)
 80174ba:	f00b f8bb 	bl	8022634 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 80174be:	7923      	ldrb	r3, [r4, #4]
 80174c0:	2b01      	cmp	r3, #1
 80174c2:	d006      	beq.n	80174d2 <mem_sanity+0x12a>
 80174c4:	4b1a      	ldr	r3, [pc, #104]	; (8017530 <mem_sanity+0x188>)
 80174c6:	f44f 7217 	mov.w	r2, #604	; 0x25c
 80174ca:	491a      	ldr	r1, [pc, #104]	; (8017534 <mem_sanity+0x18c>)
 80174cc:	481a      	ldr	r0, [pc, #104]	; (8017538 <mem_sanity+0x190>)
 80174ce:	f00b f8b1 	bl	8022634 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 80174d2:	8862      	ldrh	r2, [r4, #2]
 80174d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80174d8:	429a      	cmp	r2, r3
 80174da:	d006      	beq.n	80174ea <mem_sanity+0x142>
 80174dc:	4b14      	ldr	r3, [pc, #80]	; (8017530 <mem_sanity+0x188>)
 80174de:	f240 225d 	movw	r2, #605	; 0x25d
 80174e2:	4919      	ldr	r1, [pc, #100]	; (8017548 <mem_sanity+0x1a0>)
 80174e4:	4814      	ldr	r0, [pc, #80]	; (8017538 <mem_sanity+0x190>)
 80174e6:	f00b f8a5 	bl	8022634 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80174ea:	8822      	ldrh	r2, [r4, #0]
 80174ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80174f0:	429a      	cmp	r2, r3
 80174f2:	d101      	bne.n	80174f8 <mem_sanity+0x150>
}
 80174f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80174f8:	4b0d      	ldr	r3, [pc, #52]	; (8017530 <mem_sanity+0x188>)
 80174fa:	f240 225e 	movw	r2, #606	; 0x25e
 80174fe:	4913      	ldr	r1, [pc, #76]	; (801754c <mem_sanity+0x1a4>)
 8017500:	480d      	ldr	r0, [pc, #52]	; (8017538 <mem_sanity+0x190>)
}
 8017502:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8017506:	f00b b895 	b.w	8022634 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801750a:	4b09      	ldr	r3, [pc, #36]	; (8017530 <mem_sanity+0x188>)
 801750c:	f240 2242 	movw	r2, #578	; 0x242
 8017510:	490e      	ldr	r1, [pc, #56]	; (801754c <mem_sanity+0x1a4>)
 8017512:	4809      	ldr	r0, [pc, #36]	; (8017538 <mem_sanity+0x190>)
 8017514:	f00b f88e 	bl	8022634 <iprintf>
 8017518:	8834      	ldrh	r4, [r6, #0]
 801751a:	e75e      	b.n	80173da <mem_sanity+0x32>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801751c:	4b04      	ldr	r3, [pc, #16]	; (8017530 <mem_sanity+0x188>)
 801751e:	f240 2241 	movw	r2, #577	; 0x241
 8017522:	4909      	ldr	r1, [pc, #36]	; (8017548 <mem_sanity+0x1a0>)
 8017524:	4804      	ldr	r0, [pc, #16]	; (8017538 <mem_sanity+0x190>)
 8017526:	f00b f885 	bl	8022634 <iprintf>
 801752a:	e750      	b.n	80173ce <mem_sanity+0x26>
 801752c:	2001a8fc 	.word	0x2001a8fc
 8017530:	0803f3f4 	.word	0x0803f3f4
 8017534:	0803f424 	.word	0x0803f424
 8017538:	08028ef8 	.word	0x08028ef8
 801753c:	0803f48c 	.word	0x0803f48c
 8017540:	0803f4a4 	.word	0x0803f4a4
 8017544:	0803f4c0 	.word	0x0803f4c0
 8017548:	0803f43c 	.word	0x0803f43c
 801754c:	0803f458 	.word	0x0803f458
 8017550:	0803f4d8 	.word	0x0803f4d8
 8017554:	2001a900 	.word	0x2001a900
 8017558:	0803f474 	.word	0x0803f474

0801755c <mem_overflow_check_raw>:
{
 801755c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017560:	1e4c      	subs	r4, r1, #1
 8017562:	310f      	adds	r1, #15
 8017564:	b0a3      	sub	sp, #140	; 0x8c
 8017566:	4606      	mov	r6, r0
 8017568:	4615      	mov	r5, r2
 801756a:	4698      	mov	r8, r3
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801756c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80175e8 <mem_overflow_check_raw+0x8c>
 8017570:	4404      	add	r4, r0
 8017572:	180f      	adds	r7, r1, r0
      LWIP_ASSERT(errstr, 0);
 8017574:	f8df b074 	ldr.w	fp, [pc, #116]	; 80175ec <mem_overflow_check_raw+0x90>
 8017578:	f8df a074 	ldr.w	sl, [pc, #116]	; 80175f0 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801757c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8017580:	464a      	mov	r2, r9
 8017582:	2180      	movs	r1, #128	; 0x80
 8017584:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 8017586:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8017588:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801758a:	d009      	beq.n	80175a0 <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801758c:	f8cd 8000 	str.w	r8, [sp]
 8017590:	f00b f994 	bl	80228bc <sniprintf>
      LWIP_ASSERT(errstr, 0);
 8017594:	465b      	mov	r3, fp
 8017596:	a902      	add	r1, sp, #8
 8017598:	226d      	movs	r2, #109	; 0x6d
 801759a:	4650      	mov	r0, sl
 801759c:	f00b f84a 	bl	8022634 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 80175a0:	42bc      	cmp	r4, r7
 80175a2:	d1eb      	bne.n	801757c <mem_overflow_check_raw+0x20>
 80175a4:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80175a8:	4f0e      	ldr	r7, [pc, #56]	; (80175e4 <mem_overflow_check_raw+0x88>)
 80175aa:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 80175ac:	f8df a03c 	ldr.w	sl, [pc, #60]	; 80175ec <mem_overflow_check_raw+0x90>
 80175b0:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80175f0 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 80175b4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80175b8:	463a      	mov	r2, r7
 80175ba:	2180      	movs	r1, #128	; 0x80
 80175bc:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 80175be:	28cd      	cmp	r0, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80175c0:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 80175c2:	d009      	beq.n	80175d8 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80175c4:	f8cd 8000 	str.w	r8, [sp]
 80175c8:	f00b f978 	bl	80228bc <sniprintf>
      LWIP_ASSERT(errstr, 0);
 80175cc:	4653      	mov	r3, sl
 80175ce:	a902      	add	r1, sp, #8
 80175d0:	2278      	movs	r2, #120	; 0x78
 80175d2:	4648      	mov	r0, r9
 80175d4:	f00b f82e 	bl	8022634 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 80175d8:	42b4      	cmp	r4, r6
 80175da:	d1eb      	bne.n	80175b4 <mem_overflow_check_raw+0x58>
}
 80175dc:	b023      	add	sp, #140	; 0x8c
 80175de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175e2:	bf00      	nop
 80175e4:	0803f50c 	.word	0x0803f50c
 80175e8:	0803f4ec 	.word	0x0803f4ec
 80175ec:	0803f3f4 	.word	0x0803f3f4
 80175f0:	08028ef8 	.word	0x08028ef8

080175f4 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 80175f4:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 80175f8:	1842      	adds	r2, r0, r1
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 80175fa:	f840 3c10 	str.w	r3, [r0, #-16]
 80175fe:	f840 3c0c 	str.w	r3, [r0, #-12]
 8017602:	f840 3c08 	str.w	r3, [r0, #-8]
 8017606:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801760a:	5043      	str	r3, [r0, r1]
 801760c:	6053      	str	r3, [r2, #4]
 801760e:	6093      	str	r3, [r2, #8]
 8017610:	60d3      	str	r3, [r2, #12]
}
 8017612:	4770      	bx	lr

08017614 <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8017614:	4b13      	ldr	r3, [pc, #76]	; (8017664 <mem_init+0x50>)
  mem->used = 0;
 8017616:	2200      	movs	r2, #0
  ram_end->used = 1;
 8017618:	2101      	movs	r1, #1
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801761a:	4813      	ldr	r0, [pc, #76]	; (8017668 <mem_init+0x54>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801761c:	f023 0303 	bic.w	r3, r3, #3
{
 8017620:	b570      	push	{r4, r5, r6, lr}
  mem->next = MEM_SIZE_ALIGNED;
 8017622:	f242 7410 	movw	r4, #10000	; 0x2710
  mem->used = 0;
 8017626:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8017628:	4e10      	ldr	r6, [pc, #64]	; (801766c <mem_init+0x58>)
  return (struct mem *)(void *)&ram[ptr];
 801762a:	191a      	adds	r2, r3, r4
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801762c:	4d10      	ldr	r5, [pc, #64]	; (8017670 <mem_init+0x5c>)
  mem->next = MEM_SIZE_ALIGNED;
 801762e:	601c      	str	r4, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 8017630:	511e      	str	r6, [r3, r4]
  ram_end->used = 1;
 8017632:	7111      	strb	r1, [r2, #4]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8017634:	6002      	str	r2, [r0, #0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8017636:	602b      	str	r3, [r5, #0]
  MEM_SANITY();
 8017638:	f7ff feb6 	bl	80173a8 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 801763c:	682a      	ldr	r2, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 801763e:	490d      	ldr	r1, [pc, #52]	; (8017674 <mem_init+0x60>)
  lfree = (struct mem *)(void *)ram;
 8017640:	4b0d      	ldr	r3, [pc, #52]	; (8017678 <mem_init+0x64>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8017642:	480e      	ldr	r0, [pc, #56]	; (801767c <mem_init+0x68>)
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8017644:	f8a1 40aa 	strh.w	r4, [r1, #170]	; 0xaa
  lfree = (struct mem *)(void *)ram;
 8017648:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801764a:	f009 fc2b 	bl	8020ea4 <sys_mutex_new>
 801764e:	b900      	cbnz	r0, 8017652 <mem_init+0x3e>
}
 8017650:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8017652:	4b0b      	ldr	r3, [pc, #44]	; (8017680 <mem_init+0x6c>)
 8017654:	f240 221f 	movw	r2, #543	; 0x21f
 8017658:	490a      	ldr	r1, [pc, #40]	; (8017684 <mem_init+0x70>)
 801765a:	480b      	ldr	r0, [pc, #44]	; (8017688 <mem_init+0x74>)
}
 801765c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8017660:	f00a bfe8 	b.w	8022634 <iprintf>
 8017664:	2001f1a7 	.word	0x2001f1a7
 8017668:	2001a900 	.word	0x2001a900
 801766c:	27102710 	.word	0x27102710
 8017670:	2001a8fc 	.word	0x2001a8fc
 8017674:	2002e0b4 	.word	0x2002e0b4
 8017678:	2001a8f0 	.word	0x2001a8f0
 801767c:	2001a8f8 	.word	0x2001a8f8
 8017680:	0803f3f4 	.word	0x0803f3f4
 8017684:	0803f52c 	.word	0x0803f52c
 8017688:	08028ef8 	.word	0x08028ef8

0801768c <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801768c:	2800      	cmp	r0, #0
 801768e:	f000 8087 	beq.w	80177a0 <mem_free+0x114>
{
 8017692:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8017696:	f010 0803 	ands.w	r8, r0, #3
 801769a:	4604      	mov	r4, r0
 801769c:	f040 8081 	bne.w	80177a2 <mem_free+0x116>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80176a0:	4e5e      	ldr	r6, [pc, #376]	; (801781c <mem_free+0x190>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80176a2:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80176a6:	6833      	ldr	r3, [r6, #0]
 80176a8:	42ab      	cmp	r3, r5
 80176aa:	d805      	bhi.n	80176b8 <mem_free+0x2c>
 80176ac:	4f5c      	ldr	r7, [pc, #368]	; (8017820 <mem_free+0x194>)
 80176ae:	f100 030c 	add.w	r3, r0, #12
 80176b2:	683a      	ldr	r2, [r7, #0]
 80176b4:	429a      	cmp	r2, r3
 80176b6:	d20e      	bcs.n	80176d6 <mem_free+0x4a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80176b8:	4b5a      	ldr	r3, [pc, #360]	; (8017824 <mem_free+0x198>)
 80176ba:	f240 227f 	movw	r2, #639	; 0x27f
 80176be:	495a      	ldr	r1, [pc, #360]	; (8017828 <mem_free+0x19c>)
    MEM_STATS_INC_LOCKED(illegal);
    return;
  }

  if (!mem_link_valid(mem)) {
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80176c0:	485a      	ldr	r0, [pc, #360]	; (801782c <mem_free+0x1a0>)
 80176c2:	f00a ffb7 	bl	8022634 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80176c6:	4a5a      	ldr	r2, [pc, #360]	; (8017830 <mem_free+0x1a4>)
 80176c8:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 80176cc:	3301      	adds	r3, #1
 80176ce:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80176d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80176d6:	4b57      	ldr	r3, [pc, #348]	; (8017834 <mem_free+0x1a8>)
 80176d8:	4a57      	ldr	r2, [pc, #348]	; (8017838 <mem_free+0x1ac>)
 80176da:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 80176de:	f7ff ff3d 	bl	801755c <mem_overflow_check_raw>
  if (!mem->used) {
 80176e2:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	f000 8088 	beq.w	80177fc <mem_free+0x170>
  if (!mem_link_valid(mem)) {
 80176ec:	4628      	mov	r0, r5
 80176ee:	f7ff fe31 	bl	8017354 <mem_link_valid>
 80176f2:	2800      	cmp	r0, #0
 80176f4:	f000 8087 	beq.w	8017806 <mem_free+0x17a>
  if (mem < lfree) {
 80176f8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 801785c <mem_free+0x1d0>
  mem->used = 0;
 80176fc:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 8017700:	f8d9 3000 	ldr.w	r3, [r9]
 8017704:	42ab      	cmp	r3, r5
 8017706:	d901      	bls.n	801770c <mem_free+0x80>
    lfree = mem;
 8017708:	f8c9 5000 	str.w	r5, [r9]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 801770c:	4848      	ldr	r0, [pc, #288]	; (8017830 <mem_free+0x1a4>)
 801770e:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8017712:	f8b0 20ac 	ldrh.w	r2, [r0, #172]	; 0xac
 8017716:	6831      	ldr	r1, [r6, #0]
 8017718:	1ad2      	subs	r2, r2, r3
 801771a:	eba5 0c01 	sub.w	ip, r5, r1
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801771e:	42a9      	cmp	r1, r5
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8017720:	4462      	add	r2, ip
 8017722:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8017726:	d84b      	bhi.n	80177c0 <mem_free+0x134>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8017728:	683a      	ldr	r2, [r7, #0]
 801772a:	4295      	cmp	r5, r2
 801772c:	d252      	bcs.n	80177d4 <mem_free+0x148>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801772e:	f242 7210 	movw	r2, #10000	; 0x2710
 8017732:	4293      	cmp	r3, r2
 8017734:	d83a      	bhi.n	80177ac <mem_free+0x120>
  return (struct mem *)(void *)&ram[ptr];
 8017736:	6832      	ldr	r2, [r6, #0]
 8017738:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801773a:	429d      	cmp	r5, r3
 801773c:	d013      	beq.n	8017766 <mem_free+0xda>
 801773e:	7919      	ldrb	r1, [r3, #4]
 8017740:	b989      	cbnz	r1, 8017766 <mem_free+0xda>
 8017742:	6839      	ldr	r1, [r7, #0]
 8017744:	428b      	cmp	r3, r1
 8017746:	d00e      	beq.n	8017766 <mem_free+0xda>
    if (lfree == nmem) {
 8017748:	f8d9 1000 	ldr.w	r1, [r9]
 801774c:	428b      	cmp	r3, r1
 801774e:	d062      	beq.n	8017816 <mem_free+0x18a>
    mem->next = nmem->next;
 8017750:	8818      	ldrh	r0, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8017752:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = nmem->next;
 8017756:	f824 0c18 	strh.w	r0, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801775a:	881b      	ldrh	r3, [r3, #0]
 801775c:	428b      	cmp	r3, r1
 801775e:	d002      	beq.n	8017766 <mem_free+0xda>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8017760:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 8017762:	1aa9      	subs	r1, r5, r2
 8017764:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 8017766:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 801776a:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 801776c:	429d      	cmp	r5, r3
 801776e:	d010      	beq.n	8017792 <mem_free+0x106>
 8017770:	7918      	ldrb	r0, [r3, #4]
 8017772:	b970      	cbnz	r0, 8017792 <mem_free+0x106>
    if (lfree == mem) {
 8017774:	f8d9 0000 	ldr.w	r0, [r9]
 8017778:	4285      	cmp	r5, r0
 801777a:	d049      	beq.n	8017810 <mem_free+0x184>
    pmem->next = mem->next;
 801777c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8017780:	f242 7010 	movw	r0, #10000	; 0x2710
    pmem->next = mem->next;
 8017784:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8017786:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801778a:	4283      	cmp	r3, r0
 801778c:	d001      	beq.n	8017792 <mem_free+0x106>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801778e:	441a      	add	r2, r3
 8017790:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 8017792:	f7ff fe09 	bl	80173a8 <mem_sanity>
  mem_free_count = 1;
 8017796:	4b29      	ldr	r3, [pc, #164]	; (801783c <mem_free+0x1b0>)
 8017798:	2201      	movs	r2, #1
 801779a:	701a      	strb	r2, [r3, #0]
}
 801779c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177a0:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80177a2:	4b20      	ldr	r3, [pc, #128]	; (8017824 <mem_free+0x198>)
 80177a4:	f240 2273 	movw	r2, #627	; 0x273
 80177a8:	4925      	ldr	r1, [pc, #148]	; (8017840 <mem_free+0x1b4>)
 80177aa:	e789      	b.n	80176c0 <mem_free+0x34>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80177ac:	4b1d      	ldr	r3, [pc, #116]	; (8017824 <mem_free+0x198>)
 80177ae:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80177b2:	4924      	ldr	r1, [pc, #144]	; (8017844 <mem_free+0x1b8>)
 80177b4:	481d      	ldr	r0, [pc, #116]	; (801782c <mem_free+0x1a0>)
 80177b6:	f00a ff3d 	bl	8022634 <iprintf>
 80177ba:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 80177be:	e7ba      	b.n	8017736 <mem_free+0xaa>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80177c0:	4b18      	ldr	r3, [pc, #96]	; (8017824 <mem_free+0x198>)
 80177c2:	f240 12df 	movw	r2, #479	; 0x1df
 80177c6:	4920      	ldr	r1, [pc, #128]	; (8017848 <mem_free+0x1bc>)
 80177c8:	4818      	ldr	r0, [pc, #96]	; (801782c <mem_free+0x1a0>)
 80177ca:	f00a ff33 	bl	8022634 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80177ce:	683b      	ldr	r3, [r7, #0]
 80177d0:	429d      	cmp	r5, r3
 80177d2:	d306      	bcc.n	80177e2 <mem_free+0x156>
 80177d4:	4b13      	ldr	r3, [pc, #76]	; (8017824 <mem_free+0x198>)
 80177d6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80177da:	491c      	ldr	r1, [pc, #112]	; (801784c <mem_free+0x1c0>)
 80177dc:	4813      	ldr	r0, [pc, #76]	; (801782c <mem_free+0x1a0>)
 80177de:	f00a ff29 	bl	8022634 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80177e2:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 80177e6:	b133      	cbz	r3, 80177f6 <mem_free+0x16a>
 80177e8:	4b0e      	ldr	r3, [pc, #56]	; (8017824 <mem_free+0x198>)
 80177ea:	f240 12e1 	movw	r2, #481	; 0x1e1
 80177ee:	4918      	ldr	r1, [pc, #96]	; (8017850 <mem_free+0x1c4>)
 80177f0:	480e      	ldr	r0, [pc, #56]	; (801782c <mem_free+0x1a0>)
 80177f2:	f00a ff1f 	bl	8022634 <iprintf>
 80177f6:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 80177fa:	e798      	b.n	801772e <mem_free+0xa2>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80177fc:	4b09      	ldr	r3, [pc, #36]	; (8017824 <mem_free+0x198>)
 80177fe:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8017802:	4914      	ldr	r1, [pc, #80]	; (8017854 <mem_free+0x1c8>)
 8017804:	e75c      	b.n	80176c0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8017806:	4b07      	ldr	r3, [pc, #28]	; (8017824 <mem_free+0x198>)
 8017808:	f240 2295 	movw	r2, #661	; 0x295
 801780c:	4912      	ldr	r1, [pc, #72]	; (8017858 <mem_free+0x1cc>)
 801780e:	e757      	b.n	80176c0 <mem_free+0x34>
      lfree = pmem;
 8017810:	f8c9 3000 	str.w	r3, [r9]
 8017814:	e7b2      	b.n	801777c <mem_free+0xf0>
      lfree = mem;
 8017816:	f8c9 5000 	str.w	r5, [r9]
 801781a:	e799      	b.n	8017750 <mem_free+0xc4>
 801781c:	2001a8fc 	.word	0x2001a8fc
 8017820:	2001a900 	.word	0x2001a900
 8017824:	0803f3f4 	.word	0x0803f3f4
 8017828:	0803f56c 	.word	0x0803f56c
 801782c:	08028ef8 	.word	0x08028ef8
 8017830:	2002e0b4 	.word	0x2002e0b4
 8017834:	08026ab4 	.word	0x08026ab4
 8017838:	0803f588 	.word	0x0803f588
 801783c:	2001a8f4 	.word	0x2001a8f4
 8017840:	0803f548 	.word	0x0803f548
 8017844:	0803f63c 	.word	0x0803f63c
 8017848:	0803f5ec 	.word	0x0803f5ec
 801784c:	0803f604 	.word	0x0803f604
 8017850:	0803f620 	.word	0x0803f620
 8017854:	0803f590 	.word	0x0803f590
 8017858:	0803f5b8 	.word	0x0803f5b8
 801785c:	2001a8f0 	.word	0x2001a8f0

08017860 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8017860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8017864:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8017866:	f242 7310 	movw	r3, #10000	; 0x2710
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801786a:	f024 0403 	bic.w	r4, r4, #3
 801786e:	b2a4      	uxth	r4, r4
  if (newsize < MIN_SIZE_ALIGNED) {
 8017870:	2c0c      	cmp	r4, #12
 8017872:	bf38      	it	cc
 8017874:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8017876:	3420      	adds	r4, #32
 8017878:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801787a:	429c      	cmp	r4, r3
 801787c:	f200 8086 	bhi.w	801798c <mem_trim+0x12c>
 8017880:	42a1      	cmp	r1, r4
 8017882:	460e      	mov	r6, r1
 8017884:	f200 8082 	bhi.w	801798c <mem_trim+0x12c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8017888:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8017a3c <mem_trim+0x1dc>
 801788c:	4605      	mov	r5, r0
 801788e:	f8d9 3000 	ldr.w	r3, [r9]
 8017892:	4283      	cmp	r3, r0
 8017894:	d803      	bhi.n	801789e <mem_trim+0x3e>
 8017896:	4b5e      	ldr	r3, [pc, #376]	; (8017a10 <mem_trim+0x1b0>)
 8017898:	681b      	ldr	r3, [r3, #0]
 801789a:	4283      	cmp	r3, r0
 801789c:	d817      	bhi.n	80178ce <mem_trim+0x6e>
 801789e:	4b5d      	ldr	r3, [pc, #372]	; (8017a14 <mem_trim+0x1b4>)
 80178a0:	f240 22d1 	movw	r2, #721	; 0x2d1
 80178a4:	495c      	ldr	r1, [pc, #368]	; (8017a18 <mem_trim+0x1b8>)
 80178a6:	485d      	ldr	r0, [pc, #372]	; (8017a1c <mem_trim+0x1bc>)
 80178a8:	f00a fec4 	bl	8022634 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80178ac:	f8d9 3000 	ldr.w	r3, [r9]
 80178b0:	42ab      	cmp	r3, r5
 80178b2:	d908      	bls.n	80178c6 <mem_trim+0x66>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80178b4:	4a5a      	ldr	r2, [pc, #360]	; (8017a20 <mem_trim+0x1c0>)
    return rmem;
 80178b6:	4628      	mov	r0, r5
    MEM_STATS_INC_LOCKED(illegal);
 80178b8:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 80178bc:	3301      	adds	r3, #1
 80178be:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 80178c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80178c6:	4b52      	ldr	r3, [pc, #328]	; (8017a10 <mem_trim+0x1b0>)
 80178c8:	681b      	ldr	r3, [r3, #0]
 80178ca:	429d      	cmp	r5, r3
 80178cc:	d2f2      	bcs.n	80178b4 <mem_trim+0x54>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80178ce:	4b55      	ldr	r3, [pc, #340]	; (8017a24 <mem_trim+0x1c4>)
 80178d0:	4628      	mov	r0, r5
 80178d2:	4a55      	ldr	r2, [pc, #340]	; (8017a28 <mem_trim+0x1c8>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80178d4:	f1a5 0718 	sub.w	r7, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80178d8:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 80178dc:	f7ff fe3e 	bl	801755c <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 80178e0:	f8d9 2000 	ldr.w	r2, [r9]
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80178e4:	f835 1c18 	ldrh.w	r1, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 80178e8:	1abf      	subs	r7, r7, r2
 80178ea:	f1a1 0828 	sub.w	r8, r1, #40	; 0x28
 80178ee:	b2bf      	uxth	r7, r7
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80178f0:	fa1f f888 	uxth.w	r8, r8
 80178f4:	eba8 0307 	sub.w	r3, r8, r7
 80178f8:	b29b      	uxth	r3, r3
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80178fa:	429c      	cmp	r4, r3
 80178fc:	d83d      	bhi.n	801797a <mem_trim+0x11a>
  if (newsize == size) {
 80178fe:	d06c      	beq.n	80179da <mem_trim+0x17a>
  return (struct mem *)(void *)&ram[ptr];
 8017900:	eb02 0a01 	add.w	sl, r2, r1
  if (mem2->used == 0) {
 8017904:	f89a 0004 	ldrb.w	r0, [sl, #4]
 8017908:	2800      	cmp	r0, #0
 801790a:	d142      	bne.n	8017992 <mem_trim+0x132>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801790c:	f242 7310 	movw	r3, #10000	; 0x2710
 8017910:	4299      	cmp	r1, r3
 8017912:	d066      	beq.n	80179e2 <mem_trim+0x182>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8017914:	f107 0308 	add.w	r3, r7, #8
    if (lfree == mem2) {
 8017918:	4844      	ldr	r0, [pc, #272]	; (8017a2c <mem_trim+0x1cc>)
    next = mem2->next;
 801791a:	f8ba c000 	ldrh.w	ip, [sl]
    if (lfree == mem2) {
 801791e:	6801      	ldr	r1, [r0, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8017920:	4423      	add	r3, r4
    if (lfree == mem2) {
 8017922:	4551      	cmp	r1, sl
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8017924:	b29b      	uxth	r3, r3
  return (struct mem *)(void *)&ram[ptr];
 8017926:	eb02 0103 	add.w	r1, r2, r3
    if (lfree == mem2) {
 801792a:	d058      	beq.n	80179de <mem_trim+0x17e>
    mem2->used = 0;
 801792c:	f04f 0e00 	mov.w	lr, #0
    mem2->next = next;
 8017930:	f8a1 c000 	strh.w	ip, [r1]
    mem2->prev = ptr;
 8017934:	804f      	strh	r7, [r1, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8017936:	f242 7010 	movw	r0, #10000	; 0x2710
    mem2->used = 0;
 801793a:	f881 e004 	strb.w	lr, [r1, #4]
    mem->next = ptr2;
 801793e:	f825 3c18 	strh.w	r3, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8017942:	8809      	ldrh	r1, [r1, #0]
 8017944:	4281      	cmp	r1, r0
 8017946:	d001      	beq.n	801794c <mem_trim+0xec>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8017948:	440a      	add	r2, r1
 801794a:	8053      	strh	r3, [r2, #2]
    MEM_STATS_DEC_USED(used, (size - newsize));
 801794c:	4b34      	ldr	r3, [pc, #208]	; (8017a20 <mem_trim+0x1c0>)
 801794e:	eba7 0708 	sub.w	r7, r7, r8
 8017952:	f8b3 80ac 	ldrh.w	r8, [r3, #172]	; 0xac
 8017956:	4447      	add	r7, r8
 8017958:	443c      	add	r4, r7
 801795a:	f8a3 40ac 	strh.w	r4, [r3, #172]	; 0xac
  mem_overflow_init_raw(p, user_size);
 801795e:	4628      	mov	r0, r5
 8017960:	4631      	mov	r1, r6
  mem->user_size = user_size;
 8017962:	f825 6c12 	strh.w	r6, [r5, #-18]
  mem_overflow_init_raw(p, user_size);
 8017966:	f7ff fe45 	bl	80175f4 <mem_overflow_init_raw>
  MEM_SANITY();
 801796a:	f7ff fd1d 	bl	80173a8 <mem_sanity>
  mem_free_count = 1;
 801796e:	4b30      	ldr	r3, [pc, #192]	; (8017a30 <mem_trim+0x1d0>)
 8017970:	2201      	movs	r2, #1
  return rmem;
 8017972:	4628      	mov	r0, r5
  mem_free_count = 1;
 8017974:	701a      	strb	r2, [r3, #0]
}
 8017976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801797a:	4b26      	ldr	r3, [pc, #152]	; (8017a14 <mem_trim+0x1b4>)
 801797c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8017980:	492c      	ldr	r1, [pc, #176]	; (8017a34 <mem_trim+0x1d4>)
 8017982:	4826      	ldr	r0, [pc, #152]	; (8017a1c <mem_trim+0x1bc>)
 8017984:	f00a fe56 	bl	8022634 <iprintf>
    return NULL;
 8017988:	2000      	movs	r0, #0
 801798a:	e79a      	b.n	80178c2 <mem_trim+0x62>
    return NULL;
 801798c:	2000      	movs	r0, #0
}
 801798e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8017992:	f104 0014 	add.w	r0, r4, #20
 8017996:	4298      	cmp	r0, r3
 8017998:	d8e1      	bhi.n	801795e <mem_trim+0xfe>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801799a:	f107 0a08 	add.w	sl, r7, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801799e:	f242 7310 	movw	r3, #10000	; 0x2710
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80179a2:	44a2      	add	sl, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80179a4:	4299      	cmp	r1, r3
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80179a6:	fa1f fa8a 	uxth.w	sl, sl
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80179aa:	d024      	beq.n	80179f6 <mem_trim+0x196>
    if (mem2 < lfree) {
 80179ac:	481f      	ldr	r0, [pc, #124]	; (8017a2c <mem_trim+0x1cc>)
  return (struct mem *)(void *)&ram[ptr];
 80179ae:	eb02 030a 	add.w	r3, r2, sl
    if (mem2 < lfree) {
 80179b2:	f8d0 c000 	ldr.w	ip, [r0]
 80179b6:	459c      	cmp	ip, r3
 80179b8:	d900      	bls.n	80179bc <mem_trim+0x15c>
      lfree = mem2;
 80179ba:	6003      	str	r3, [r0, #0]
    mem2->used = 0;
 80179bc:	2000      	movs	r0, #0
    mem2->next = mem->next;
 80179be:	8019      	strh	r1, [r3, #0]
    mem2->prev = ptr;
 80179c0:	805f      	strh	r7, [r3, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80179c2:	f242 7110 	movw	r1, #10000	; 0x2710
    mem2->used = 0;
 80179c6:	7118      	strb	r0, [r3, #4]
    mem->next = ptr2;
 80179c8:	f825 ac18 	strh.w	sl, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80179cc:	881b      	ldrh	r3, [r3, #0]
 80179ce:	428b      	cmp	r3, r1
 80179d0:	d0bc      	beq.n	801794c <mem_trim+0xec>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80179d2:	441a      	add	r2, r3
 80179d4:	f8a2 a002 	strh.w	sl, [r2, #2]
 80179d8:	e7b8      	b.n	801794c <mem_trim+0xec>
 80179da:	4628      	mov	r0, r5
 80179dc:	e771      	b.n	80178c2 <mem_trim+0x62>
      lfree = ptr_to_mem(ptr2);
 80179de:	6001      	str	r1, [r0, #0]
 80179e0:	e7a4      	b.n	801792c <mem_trim+0xcc>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80179e2:	f240 22f5 	movw	r2, #757	; 0x2f5
 80179e6:	4b0b      	ldr	r3, [pc, #44]	; (8017a14 <mem_trim+0x1b4>)
 80179e8:	4913      	ldr	r1, [pc, #76]	; (8017a38 <mem_trim+0x1d8>)
 80179ea:	480c      	ldr	r0, [pc, #48]	; (8017a1c <mem_trim+0x1bc>)
 80179ec:	f00a fe22 	bl	8022634 <iprintf>
 80179f0:	f8d9 2000 	ldr.w	r2, [r9]
 80179f4:	e78e      	b.n	8017914 <mem_trim+0xb4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80179f6:	f240 3216 	movw	r2, #790	; 0x316
 80179fa:	490f      	ldr	r1, [pc, #60]	; (8017a38 <mem_trim+0x1d8>)
 80179fc:	4b05      	ldr	r3, [pc, #20]	; (8017a14 <mem_trim+0x1b4>)
 80179fe:	4807      	ldr	r0, [pc, #28]	; (8017a1c <mem_trim+0x1bc>)
 8017a00:	f00a fe18 	bl	8022634 <iprintf>
 8017a04:	f8d9 2000 	ldr.w	r2, [r9]
 8017a08:	f835 1c18 	ldrh.w	r1, [r5, #-24]
 8017a0c:	e7ce      	b.n	80179ac <mem_trim+0x14c>
 8017a0e:	bf00      	nop
 8017a10:	2001a900 	.word	0x2001a900
 8017a14:	0803f3f4 	.word	0x0803f3f4
 8017a18:	0803f668 	.word	0x0803f668
 8017a1c:	08028ef8 	.word	0x08028ef8
 8017a20:	2002e0b4 	.word	0x2002e0b4
 8017a24:	08026ab4 	.word	0x08026ab4
 8017a28:	0803f588 	.word	0x0803f588
 8017a2c:	2001a8f0 	.word	0x2001a8f0
 8017a30:	2001a8f4 	.word	0x2001a8f4
 8017a34:	0803f680 	.word	0x0803f680
 8017a38:	0803f6a0 	.word	0x0803f6a0
 8017a3c:	2001a8fc 	.word	0x2001a8fc

08017a40 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8017a40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8017a44:	4680      	mov	r8, r0
 8017a46:	2800      	cmp	r0, #0
 8017a48:	f000 80cb 	beq.w	8017be2 <mem_malloc+0x1a2>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8017a4c:	f100 0a03 	add.w	sl, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8017a50:	f242 7410 	movw	r4, #10000	; 0x2710
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8017a54:	f02a 0a03 	bic.w	sl, sl, #3
 8017a58:	fa1f fa8a 	uxth.w	sl, sl
  if (size < MIN_SIZE_ALIGNED) {
 8017a5c:	f1ba 0f0c 	cmp.w	sl, #12
 8017a60:	bf38      	it	cc
 8017a62:	f04f 0a0c 	movcc.w	sl, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8017a66:	f10a 0720 	add.w	r7, sl, #32
 8017a6a:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8017a6c:	42a7      	cmp	r7, r4
 8017a6e:	f200 80b8 	bhi.w	8017be2 <mem_malloc+0x1a2>
 8017a72:	42b8      	cmp	r0, r7
 8017a74:	bf94      	ite	ls
 8017a76:	2500      	movls	r5, #0
 8017a78:	2501      	movhi	r5, #1
 8017a7a:	2d00      	cmp	r5, #0
 8017a7c:	f040 80b1 	bne.w	8017be2 <mem_malloc+0x1a2>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8017a80:	4871      	ldr	r0, [pc, #452]	; (8017c48 <mem_malloc+0x208>)
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8017a82:	f06f 0b07 	mvn.w	fp, #7
  sys_mutex_lock(&mem_mutex);
 8017a86:	f009 fa33 	bl	8020ef0 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 8017a8a:	4b70      	ldr	r3, [pc, #448]	; (8017c4c <mem_malloc+0x20c>)
      mem_free_count = 0;
 8017a8c:	46ae      	mov	lr, r5
 8017a8e:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8017c78 <mem_malloc+0x238>
 8017a92:	eba4 0c07 	sub.w	ip, r4, r7
  return (mem_size_t)((u8_t *)mem - ram);
 8017a96:	6818      	ldr	r0, [r3, #0]
 8017a98:	4d6d      	ldr	r5, [pc, #436]	; (8017c50 <mem_malloc+0x210>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8017a9a:	f8d9 6000 	ldr.w	r6, [r9]
  return (mem_size_t)((u8_t *)mem - ram);
 8017a9e:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8017aa0:	b2b3      	uxth	r3, r6
 8017aa2:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 8017aa4:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8017aa6:	d97e      	bls.n	8017ba6 <mem_malloc+0x166>
      mem_free_count = 0;
 8017aa8:	f885 e000 	strb.w	lr, [r5]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8017aac:	ebab 0203 	sub.w	r2, fp, r3
      if (mem_free_count != 0) {
 8017ab0:	7829      	ldrb	r1, [r5, #0]
  return (struct mem *)(void *)&ram[ptr];
 8017ab2:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 8017ab4:	2900      	cmp	r1, #0
 8017ab6:	d1f0      	bne.n	8017a9a <mem_malloc+0x5a>
      if ((!mem->used) &&
 8017ab8:	7923      	ldrb	r3, [r4, #4]
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d16f      	bne.n	8017b9e <mem_malloc+0x15e>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8017abe:	8821      	ldrh	r1, [r4, #0]
 8017ac0:	440a      	add	r2, r1
 8017ac2:	460b      	mov	r3, r1
      if ((!mem->used) &&
 8017ac4:	42ba      	cmp	r2, r7
 8017ac6:	d3ec      	bcc.n	8017aa2 <mem_malloc+0x62>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8017ac8:	f107 0314 	add.w	r3, r7, #20
 8017acc:	429a      	cmp	r2, r3
 8017ace:	d377      	bcc.n	8017bc0 <mem_malloc+0x180>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8017ad0:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8017ad4:	f242 7310 	movw	r3, #10000	; 0x2710
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8017ad8:	44b2      	add	sl, r6
 8017ada:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8017ade:	459a      	cmp	sl, r3
 8017ae0:	f000 80a7 	beq.w	8017c32 <mem_malloc+0x1f2>
  return (struct mem *)(void *)&ram[ptr];
 8017ae4:	eb00 030a 	add.w	r3, r0, sl
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
          mem2->used = 0;
 8017ae8:	2200      	movs	r2, #0
          mem2->next = mem->next;
          mem2->prev = ptr;
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
          mem->used = 1;
 8017aea:	f04f 0c01 	mov.w	ip, #1
          mem2->used = 0;
 8017aee:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8017af0:	f242 7210 	movw	r2, #10000	; 0x2710
          mem2->next = mem->next;
 8017af4:	f820 100a 	strh.w	r1, [r0, sl]
          mem2->prev = ptr;
 8017af8:	805e      	strh	r6, [r3, #2]
          mem->next = ptr2;
 8017afa:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 8017afe:	f884 c004 	strb.w	ip, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8017b02:	f830 300a 	ldrh.w	r3, [r0, sl]
 8017b06:	4293      	cmp	r3, r2
 8017b08:	d002      	beq.n	8017b10 <mem_malloc+0xd0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8017b0a:	4418      	add	r0, r3
 8017b0c:	f8a0 a002 	strh.w	sl, [r0, #2]
          }
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 8017b10:	4a50      	ldr	r2, [pc, #320]	; (8017c54 <mem_malloc+0x214>)
 8017b12:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8017b16:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 8017b1a:	3308      	adds	r3, #8
 8017b1c:	443b      	add	r3, r7
 8017b1e:	b29b      	uxth	r3, r3
 8017b20:	4299      	cmp	r1, r3
 8017b22:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 8017b26:	d359      	bcc.n	8017bdc <mem_malloc+0x19c>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8017b28:	f8d9 3000 	ldr.w	r3, [r9]
          struct mem *cur = lfree;
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8017b2c:	4e4a      	ldr	r6, [pc, #296]	; (8017c58 <mem_malloc+0x218>)
        if (mem == lfree) {
 8017b2e:	42a3      	cmp	r3, r4
 8017b30:	d11e      	bne.n	8017b70 <mem_malloc+0x130>
  return (struct mem *)(void *)&ram[ptr];
 8017b32:	4b46      	ldr	r3, [pc, #280]	; (8017c4c <mem_malloc+0x20c>)
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
            mem_free_count = 0;
 8017b34:	2000      	movs	r0, #0
          while (cur->used && cur != ram_end) {
 8017b36:	6831      	ldr	r1, [r6, #0]
  return (struct mem *)(void *)&ram[ptr];
 8017b38:	f8d3 c000 	ldr.w	ip, [r3]
          struct mem *cur = lfree;
 8017b3c:	f8d9 3000 	ldr.w	r3, [r9]
          while (cur->used && cur != ram_end) {
 8017b40:	791a      	ldrb	r2, [r3, #4]
 8017b42:	b942      	cbnz	r2, 8017b56 <mem_malloc+0x116>
 8017b44:	e009      	b.n	8017b5a <mem_malloc+0x11a>
            mem_free_count = 0;
 8017b46:	7028      	strb	r0, [r5, #0]
            LWIP_MEM_ALLOC_UNPROTECT();
            /* prevent high interrupt latency... */
            LWIP_MEM_ALLOC_PROTECT();
            if (mem_free_count != 0) {
 8017b48:	782a      	ldrb	r2, [r5, #0]
 8017b4a:	2a00      	cmp	r2, #0
 8017b4c:	d14d      	bne.n	8017bea <mem_malloc+0x1aa>
  return (struct mem *)(void *)&ram[ptr];
 8017b4e:	881b      	ldrh	r3, [r3, #0]
 8017b50:	4463      	add	r3, ip
          while (cur->used && cur != ram_end) {
 8017b52:	791a      	ldrb	r2, [r3, #4]
 8017b54:	b10a      	cbz	r2, 8017b5a <mem_malloc+0x11a>
 8017b56:	4299      	cmp	r1, r3
 8017b58:	d1f5      	bne.n	8017b46 <mem_malloc+0x106>
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
          }
          lfree = cur;
 8017b5a:	f8c9 3000 	str.w	r3, [r9]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8017b5e:	f8d9 3000 	ldr.w	r3, [r9]
 8017b62:	4299      	cmp	r1, r3
 8017b64:	d004      	beq.n	8017b70 <mem_malloc+0x130>
 8017b66:	f8d9 3000 	ldr.w	r3, [r9]
 8017b6a:	791b      	ldrb	r3, [r3, #4]
 8017b6c:	2b00      	cmp	r3, #0
 8017b6e:	d158      	bne.n	8017c22 <mem_malloc+0x1e2>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8017b70:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 8017b72:	4835      	ldr	r0, [pc, #212]	; (8017c48 <mem_malloc+0x208>)
 8017b74:	f009 f9c2 	bl	8020efc <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8017b78:	6833      	ldr	r3, [r6, #0]
 8017b7a:	4427      	add	r7, r4
 8017b7c:	42bb      	cmp	r3, r7
 8017b7e:	d348      	bcc.n	8017c12 <mem_malloc+0x1d2>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8017b80:	07a3      	lsls	r3, r4, #30
 8017b82:	d137      	bne.n	8017bf4 <mem_malloc+0x1b4>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8017b84:	f104 0518 	add.w	r5, r4, #24
  mem_overflow_init_raw(p, user_size);
 8017b88:	4641      	mov	r1, r8
  mem->user_size = user_size;
 8017b8a:	f8a4 8006 	strh.w	r8, [r4, #6]
  mem_overflow_init_raw(p, user_size);
 8017b8e:	4628      	mov	r0, r5
 8017b90:	f7ff fd30 	bl	80175f4 <mem_overflow_init_raw>
                    (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
 8017b94:	f7ff fc08 	bl	80173a8 <mem_sanity>
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 8017b98:	4628      	mov	r0, r5
 8017b9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b9e:	8826      	ldrh	r6, [r4, #0]
 8017ba0:	4633      	mov	r3, r6
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8017ba2:	459c      	cmp	ip, r3
 8017ba4:	d880      	bhi.n	8017aa8 <mem_malloc+0x68>
  MEM_STATS_INC(err);
 8017ba6:	4a2b      	ldr	r2, [pc, #172]	; (8017c54 <mem_malloc+0x214>)
  return NULL;
 8017ba8:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 8017baa:	4827      	ldr	r0, [pc, #156]	; (8017c48 <mem_malloc+0x208>)
  MEM_STATS_INC(err);
 8017bac:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 8017bb0:	3301      	adds	r3, #1
 8017bb2:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 8017bb6:	f009 f9a1 	bl	8020efc <sys_mutex_unlock>
}
 8017bba:	4628      	mov	r0, r5
 8017bbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8017bc0:	4a24      	ldr	r2, [pc, #144]	; (8017c54 <mem_malloc+0x214>)
          mem->used = 1;
 8017bc2:	2301      	movs	r3, #1
 8017bc4:	7123      	strb	r3, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8017bc6:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8017bca:	f8b2 00ae 	ldrh.w	r0, [r2, #174]	; 0xae
 8017bce:	440b      	add	r3, r1
 8017bd0:	1b9b      	subs	r3, r3, r6
 8017bd2:	b29b      	uxth	r3, r3
 8017bd4:	4298      	cmp	r0, r3
 8017bd6:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 8017bda:	d2a5      	bcs.n	8017b28 <mem_malloc+0xe8>
 8017bdc:	f8a2 30ae 	strh.w	r3, [r2, #174]	; 0xae
 8017be0:	e7a2      	b.n	8017b28 <mem_malloc+0xe8>
    return NULL;
 8017be2:	2500      	movs	r5, #0
}
 8017be4:	4628      	mov	r0, r5
 8017be6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (mem == lfree) {
 8017bea:	f8d9 3000 	ldr.w	r3, [r9]
 8017bee:	42a3      	cmp	r3, r4
 8017bf0:	d0a4      	beq.n	8017b3c <mem_malloc+0xfc>
 8017bf2:	e7bd      	b.n	8017b70 <mem_malloc+0x130>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8017bf4:	4b19      	ldr	r3, [pc, #100]	; (8017c5c <mem_malloc+0x21c>)
 8017bf6:	f240 32bb 	movw	r2, #955	; 0x3bb
 8017bfa:	4919      	ldr	r1, [pc, #100]	; (8017c60 <mem_malloc+0x220>)
 8017bfc:	4819      	ldr	r0, [pc, #100]	; (8017c64 <mem_malloc+0x224>)
 8017bfe:	f00a fd19 	bl	8022634 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8017c02:	4b16      	ldr	r3, [pc, #88]	; (8017c5c <mem_malloc+0x21c>)
 8017c04:	f240 32bd 	movw	r2, #957	; 0x3bd
 8017c08:	4917      	ldr	r1, [pc, #92]	; (8017c68 <mem_malloc+0x228>)
 8017c0a:	4816      	ldr	r0, [pc, #88]	; (8017c64 <mem_malloc+0x224>)
 8017c0c:	f00a fd12 	bl	8022634 <iprintf>
 8017c10:	e7b8      	b.n	8017b84 <mem_malloc+0x144>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8017c12:	4b12      	ldr	r3, [pc, #72]	; (8017c5c <mem_malloc+0x21c>)
 8017c14:	f240 32b9 	movw	r2, #953	; 0x3b9
 8017c18:	4914      	ldr	r1, [pc, #80]	; (8017c6c <mem_malloc+0x22c>)
 8017c1a:	4812      	ldr	r0, [pc, #72]	; (8017c64 <mem_malloc+0x224>)
 8017c1c:	f00a fd0a 	bl	8022634 <iprintf>
 8017c20:	e7ae      	b.n	8017b80 <mem_malloc+0x140>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8017c22:	4b0e      	ldr	r3, [pc, #56]	; (8017c5c <mem_malloc+0x21c>)
 8017c24:	f240 32b5 	movw	r2, #949	; 0x3b5
 8017c28:	4911      	ldr	r1, [pc, #68]	; (8017c70 <mem_malloc+0x230>)
 8017c2a:	480e      	ldr	r0, [pc, #56]	; (8017c64 <mem_malloc+0x224>)
 8017c2c:	f00a fd02 	bl	8022634 <iprintf>
 8017c30:	e79e      	b.n	8017b70 <mem_malloc+0x130>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8017c32:	4b0a      	ldr	r3, [pc, #40]	; (8017c5c <mem_malloc+0x21c>)
 8017c34:	f240 3287 	movw	r2, #903	; 0x387
 8017c38:	490e      	ldr	r1, [pc, #56]	; (8017c74 <mem_malloc+0x234>)
 8017c3a:	480a      	ldr	r0, [pc, #40]	; (8017c64 <mem_malloc+0x224>)
 8017c3c:	f00a fcfa 	bl	8022634 <iprintf>
 8017c40:	4b02      	ldr	r3, [pc, #8]	; (8017c4c <mem_malloc+0x20c>)
 8017c42:	8821      	ldrh	r1, [r4, #0]
 8017c44:	6818      	ldr	r0, [r3, #0]
 8017c46:	e74d      	b.n	8017ae4 <mem_malloc+0xa4>
 8017c48:	2001a8f8 	.word	0x2001a8f8
 8017c4c:	2001a8fc 	.word	0x2001a8fc
 8017c50:	2001a8f4 	.word	0x2001a8f4
 8017c54:	2002e0b4 	.word	0x2002e0b4
 8017c58:	2001a900 	.word	0x2001a900
 8017c5c:	0803f3f4 	.word	0x0803f3f4
 8017c60:	0803f700 	.word	0x0803f700
 8017c64:	08028ef8 	.word	0x08028ef8
 8017c68:	0803f730 	.word	0x0803f730
 8017c6c:	0803f6d0 	.word	0x0803f6d0
 8017c70:	0803f6b4 	.word	0x0803f6b4
 8017c74:	0803f6a0 	.word	0x0803f6a0
 8017c78:	2001a8f0 	.word	0x2001a8f0

08017c7c <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 8017c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017c80:	4f12      	ldr	r7, [pc, #72]	; (8017ccc <memp_overflow_check_all+0x50>)
 8017c82:	2308      	movs	r3, #8
 8017c84:	4c12      	ldr	r4, [pc, #72]	; (8017cd0 <memp_overflow_check_all+0x54>)
 8017c86:	f107 083c 	add.w	r8, r7, #60	; 0x3c
 8017c8a:	4d12      	ldr	r5, [pc, #72]	; (8017cd4 <memp_overflow_check_all+0x58>)
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8017c8c:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8017cd8 <memp_overflow_check_all+0x5c>
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 8017c90:	3403      	adds	r4, #3
 8017c92:	f024 0403 	bic.w	r4, r4, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8017c96:	b183      	cbz	r3, 8017cba <memp_overflow_check_all+0x3e>
 8017c98:	8929      	ldrh	r1, [r5, #8]
 8017c9a:	2600      	movs	r6, #0
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8017c9c:	3601      	adds	r6, #1
 8017c9e:	f104 001c 	add.w	r0, r4, #28
 8017ca2:	682b      	ldr	r3, [r5, #0]
 8017ca4:	464a      	mov	r2, r9
 8017ca6:	f7ff fc59 	bl	801755c <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8017caa:	8929      	ldrh	r1, [r5, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8017cac:	b2b3      	uxth	r3, r6
 8017cae:	8968      	ldrh	r0, [r5, #10]
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8017cb0:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8017cb4:	4298      	cmp	r0, r3
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8017cb6:	4414      	add	r4, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8017cb8:	d8f0      	bhi.n	8017c9c <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 8017cba:	45b8      	cmp	r8, r7
 8017cbc:	d004      	beq.n	8017cc8 <memp_overflow_check_all+0x4c>
 8017cbe:	f857 5b04 	ldr.w	r5, [r7], #4
 8017cc2:	68ec      	ldr	r4, [r5, #12]
 8017cc4:	896b      	ldrh	r3, [r5, #10]
 8017cc6:	e7e3      	b.n	8017c90 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 8017cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017ccc:	0803fa10 	.word	0x0803fa10
 8017cd0:	200222a8 	.word	0x200222a8
 8017cd4:	0803f958 	.word	0x0803f958
 8017cd8:	0803f754 	.word	0x0803f754

08017cdc <do_memp_malloc_pool_fn.isra.0>:

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8017cdc:	b570      	push	{r4, r5, r6, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8017cde:	680c      	ldr	r4, [r1, #0]
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8017ce0:	4605      	mov	r5, r0
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8017ce2:	b19c      	cbz	r4, 8017d0c <do_memp_malloc_pool_fn.isra.0+0x30>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8017ce4:	6826      	ldr	r6, [r4, #0]
#if MEMP_OVERFLOW_CHECK
    memp->next = NULL;
 8017ce6:	2000      	movs	r0, #0
    *desc->tab = memp->next;
 8017ce8:	600e      	str	r6, [r1, #0]
    memp->next = NULL;
 8017cea:	6020      	str	r0, [r4, #0]
#endif /* MEMP_OVERFLOW_CHECK */
#endif /* !MEMP_MEM_MALLOC */
#if MEMP_OVERFLOW_CHECK
    memp->file = file;
    memp->line = line;
 8017cec:	e9c4 2301 	strd	r2, r3, [r4, #4]
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8017cf0:	07a3      	lsls	r3, r4, #30
 8017cf2:	d111      	bne.n	8017d18 <do_memp_malloc_pool_fn.isra.0+0x3c>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 8017cf4:	682a      	ldr	r2, [r5, #0]
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8017cf6:	341c      	adds	r4, #28
    desc->stats->used++;
 8017cf8:	8893      	ldrh	r3, [r2, #4]
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 8017cfa:	4620      	mov	r0, r4
    if (desc->stats->used > desc->stats->max) {
 8017cfc:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 8017cfe:	3301      	adds	r3, #1
 8017d00:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 8017d02:	4299      	cmp	r1, r3
    desc->stats->used++;
 8017d04:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 8017d06:	bf38      	it	cc
 8017d08:	80d3      	strhcc	r3, [r2, #6]
}
 8017d0a:	bd70      	pop	{r4, r5, r6, pc}
    desc->stats->err++;
 8017d0c:	6802      	ldr	r2, [r0, #0]
}
 8017d0e:	4620      	mov	r0, r4
    desc->stats->err++;
 8017d10:	8813      	ldrh	r3, [r2, #0]
 8017d12:	3301      	adds	r3, #1
 8017d14:	8013      	strh	r3, [r2, #0]
}
 8017d16:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8017d18:	4b03      	ldr	r3, [pc, #12]	; (8017d28 <do_memp_malloc_pool_fn.isra.0+0x4c>)
 8017d1a:	f44f 728c 	mov.w	r2, #280	; 0x118
 8017d1e:	4903      	ldr	r1, [pc, #12]	; (8017d2c <do_memp_malloc_pool_fn.isra.0+0x50>)
 8017d20:	4803      	ldr	r0, [pc, #12]	; (8017d30 <do_memp_malloc_pool_fn.isra.0+0x54>)
 8017d22:	f00a fc87 	bl	8022634 <iprintf>
 8017d26:	e7e5      	b.n	8017cf4 <do_memp_malloc_pool_fn.isra.0+0x18>
 8017d28:	0803f75c 	.word	0x0803f75c
 8017d2c:	0803f78c 	.word	0x0803f78c
 8017d30:	08028ef8 	.word	0x08028ef8

08017d34 <do_memp_free_pool.isra.0>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8017d34:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 8017d36:	b570      	push	{r4, r5, r6, lr}
 8017d38:	4614      	mov	r4, r2
 8017d3a:	4606      	mov	r6, r0
 8017d3c:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8017d3e:	d116      	bne.n	8017d6e <do_memp_free_pool.isra.0+0x3a>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 8017d40:	6830      	ldr	r0, [r6, #0]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8017d42:	f1a4 031c 	sub.w	r3, r4, #28
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8017d46:	6829      	ldr	r1, [r5, #0]
  desc->stats->used--;
 8017d48:	8882      	ldrh	r2, [r0, #4]
  memp->next = *desc->tab;
 8017d4a:	680d      	ldr	r5, [r1, #0]
  desc->stats->used--;
 8017d4c:	3a01      	subs	r2, #1
 8017d4e:	8082      	strh	r2, [r0, #4]
  memp->next = *desc->tab;
 8017d50:	f844 5c1c 	str.w	r5, [r4, #-28]
  *desc->tab = memp;
 8017d54:	600b      	str	r3, [r1, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8017d56:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 8017d5a:	b13a      	cbz	r2, 8017d6c <do_memp_free_pool.isra.0+0x38>
      if (t == h) {
 8017d5c:	4293      	cmp	r3, r2
 8017d5e:	d00e      	beq.n	8017d7e <do_memp_free_pool.isra.0+0x4a>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8017d60:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8017d62:	681b      	ldr	r3, [r3, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8017d64:	b112      	cbz	r2, 8017d6c <do_memp_free_pool.isra.0+0x38>
 8017d66:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d1f6      	bne.n	8017d5a <do_memp_free_pool.isra.0+0x26>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8017d6c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 8017d6e:	4b08      	ldr	r3, [pc, #32]	; (8017d90 <do_memp_free_pool.isra.0+0x5c>)
 8017d70:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8017d74:	4907      	ldr	r1, [pc, #28]	; (8017d94 <do_memp_free_pool.isra.0+0x60>)
 8017d76:	4808      	ldr	r0, [pc, #32]	; (8017d98 <do_memp_free_pool.isra.0+0x64>)
 8017d78:	f00a fc5c 	bl	8022634 <iprintf>
 8017d7c:	e7e0      	b.n	8017d40 <do_memp_free_pool.isra.0+0xc>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8017d7e:	4b04      	ldr	r3, [pc, #16]	; (8017d90 <do_memp_free_pool.isra.0+0x5c>)
 8017d80:	f240 1285 	movw	r2, #389	; 0x185
 8017d84:	4905      	ldr	r1, [pc, #20]	; (8017d9c <do_memp_free_pool.isra.0+0x68>)
 8017d86:	4804      	ldr	r0, [pc, #16]	; (8017d98 <do_memp_free_pool.isra.0+0x64>)
}
 8017d88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8017d8c:	f00a bc52 	b.w	8022634 <iprintf>
 8017d90:	0803f75c 	.word	0x0803f75c
 8017d94:	0803f7b0 	.word	0x0803f7b0
 8017d98:	08028ef8 	.word	0x08028ef8
 8017d9c:	0803f7d0 	.word	0x0803f7d0

08017da0 <memp_init_pool>:
{
 8017da0:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 8017da2:	2200      	movs	r2, #0
{
 8017da4:	4605      	mov	r5, r0
  *desc->tab = NULL;
 8017da6:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
  for (i = 0; i < desc->num; ++i) {
 8017daa:	8940      	ldrh	r0, [r0, #10]
  *desc->tab = NULL;
 8017dac:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8017dae:	b1a8      	cbz	r0, 8017ddc <memp_init_pool+0x3c>
 8017db0:	3403      	adds	r4, #3
 8017db2:	8929      	ldrh	r1, [r5, #8]
 8017db4:	4616      	mov	r6, r2
 8017db6:	f024 0403 	bic.w	r4, r4, #3
 8017dba:	e001      	b.n	8017dc0 <memp_init_pool+0x20>
 8017dbc:	692b      	ldr	r3, [r5, #16]
 8017dbe:	681a      	ldr	r2, [r3, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8017dc0:	f104 001c 	add.w	r0, r4, #28
    memp->next = *desc->tab;
 8017dc4:	6022      	str	r2, [r4, #0]
    *desc->tab = memp;
 8017dc6:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8017dc8:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8017dca:	f7ff fc13 	bl	80175f4 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8017dce:	8929      	ldrh	r1, [r5, #8]
  for (i = 0; i < desc->num; ++i) {
 8017dd0:	8968      	ldrh	r0, [r5, #10]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 8017dd2:	f101 032c 	add.w	r3, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 8017dd6:	42b0      	cmp	r0, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8017dd8:	441c      	add	r4, r3
  for (i = 0; i < desc->num; ++i) {
 8017dda:	dcef      	bgt.n	8017dbc <memp_init_pool+0x1c>
  desc->stats->avail = desc->num;
 8017ddc:	686b      	ldr	r3, [r5, #4]
 8017dde:	8058      	strh	r0, [r3, #2]
}
 8017de0:	bd70      	pop	{r4, r5, r6, pc}
 8017de2:	bf00      	nop

08017de4 <memp_init>:
{
 8017de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017de6:	4c0a      	ldr	r4, [pc, #40]	; (8017e10 <memp_init+0x2c>)
 8017de8:	4e0a      	ldr	r6, [pc, #40]	; (8017e14 <memp_init+0x30>)
 8017dea:	f104 0740 	add.w	r7, r4, #64	; 0x40
 8017dee:	4d0a      	ldr	r5, [pc, #40]	; (8017e18 <memp_init+0x34>)
 8017df0:	e001      	b.n	8017df6 <memp_init+0x12>
 8017df2:	f856 5b04 	ldr.w	r5, [r6], #4
    memp_init_pool(memp_pools[i]);
 8017df6:	4628      	mov	r0, r5
 8017df8:	f7ff ffd2 	bl	8017da0 <memp_init_pool>
    lwip_stats.memp[i] = memp_pools[i]->stats;
 8017dfc:	686b      	ldr	r3, [r5, #4]
 8017dfe:	f844 3b04 	str.w	r3, [r4], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8017e02:	42bc      	cmp	r4, r7
 8017e04:	d1f5      	bne.n	8017df2 <memp_init+0xe>
}
 8017e06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  memp_overflow_check_all();
 8017e0a:	f7ff bf37 	b.w	8017c7c <memp_overflow_check_all>
 8017e0e:	bf00      	nop
 8017e10:	2002e168 	.word	0x2002e168
 8017e14:	0803fa10 	.word	0x0803fa10
 8017e18:	0803f958 	.word	0x0803f958

08017e1c <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8017e1c:	280f      	cmp	r0, #15
{
 8017e1e:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8017e20:	d80f      	bhi.n	8017e42 <memp_malloc_fn+0x26>
  memp_overflow_check_all();
 8017e22:	460d      	mov	r5, r1
 8017e24:	4616      	mov	r6, r2
 8017e26:	4604      	mov	r4, r0
 8017e28:	f7ff ff28 	bl	8017c7c <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 8017e2c:	4909      	ldr	r1, [pc, #36]	; (8017e54 <memp_malloc_fn+0x38>)
 8017e2e:	4633      	mov	r3, r6
 8017e30:	462a      	mov	r2, r5
 8017e32:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
}
 8017e36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 8017e3a:	6901      	ldr	r1, [r0, #16]
 8017e3c:	3004      	adds	r0, #4
 8017e3e:	f7ff bf4d 	b.w	8017cdc <do_memp_malloc_pool_fn.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8017e42:	4b05      	ldr	r3, [pc, #20]	; (8017e58 <memp_malloc_fn+0x3c>)
 8017e44:	f240 1257 	movw	r2, #343	; 0x157
 8017e48:	4904      	ldr	r1, [pc, #16]	; (8017e5c <memp_malloc_fn+0x40>)
 8017e4a:	4805      	ldr	r0, [pc, #20]	; (8017e60 <memp_malloc_fn+0x44>)
 8017e4c:	f00a fbf2 	bl	8022634 <iprintf>
}
 8017e50:	2000      	movs	r0, #0
 8017e52:	bd70      	pop	{r4, r5, r6, pc}
 8017e54:	0803fa0c 	.word	0x0803fa0c
 8017e58:	0803f75c 	.word	0x0803f75c
 8017e5c:	0803f7dc 	.word	0x0803f7dc
 8017e60:	08028ef8 	.word	0x08028ef8

08017e64 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8017e64:	280f      	cmp	r0, #15
 8017e66:	d811      	bhi.n	8017e8c <memp_free+0x28>
{
 8017e68:	b570      	push	{r4, r5, r6, lr}
 8017e6a:	460d      	mov	r5, r1

  if (mem == NULL) {
 8017e6c:	b169      	cbz	r1, 8017e8a <memp_free+0x26>
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 8017e6e:	4604      	mov	r4, r0
 8017e70:	f7ff ff04 	bl	8017c7c <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8017e74:	4b09      	ldr	r3, [pc, #36]	; (8017e9c <memp_free+0x38>)
 8017e76:	462a      	mov	r2, r5
 8017e78:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8017e7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 8017e80:	f100 0110 	add.w	r1, r0, #16
 8017e84:	3004      	adds	r0, #4
 8017e86:	f7ff bf55 	b.w	8017d34 <do_memp_free_pool.isra.0>
}
 8017e8a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8017e8c:	4b04      	ldr	r3, [pc, #16]	; (8017ea0 <memp_free+0x3c>)
 8017e8e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8017e92:	4904      	ldr	r1, [pc, #16]	; (8017ea4 <memp_free+0x40>)
 8017e94:	4804      	ldr	r0, [pc, #16]	; (8017ea8 <memp_free+0x44>)
 8017e96:	f00a bbcd 	b.w	8022634 <iprintf>
 8017e9a:	bf00      	nop
 8017e9c:	0803fa0c 	.word	0x0803fa0c
 8017ea0:	0803f75c 	.word	0x0803f75c
 8017ea4:	0803f7fc 	.word	0x0803f7fc
 8017ea8:	08028ef8 	.word	0x08028ef8

08017eac <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 8017eac:	f06f 000b 	mvn.w	r0, #11
 8017eb0:	4770      	bx	lr
 8017eb2:	bf00      	nop

08017eb4 <netif_issue_reports>:
{
 8017eb4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8017eb6:	4604      	mov	r4, r0
{
 8017eb8:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8017eba:	b160      	cbz	r0, 8017ed6 <netif_issue_reports+0x22>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8017ebc:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8017ec0:	f003 0205 	and.w	r2, r3, #5
 8017ec4:	2a05      	cmp	r2, #5
 8017ec6:	d105      	bne.n	8017ed4 <netif_issue_reports+0x20>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8017ec8:	07ea      	lsls	r2, r5, #31
 8017eca:	d503      	bpl.n	8017ed4 <netif_issue_reports+0x20>
 8017ecc:	6862      	ldr	r2, [r4, #4]
 8017ece:	b10a      	cbz	r2, 8017ed4 <netif_issue_reports+0x20>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8017ed0:	071b      	lsls	r3, r3, #28
 8017ed2:	d408      	bmi.n	8017ee6 <netif_issue_reports+0x32>
}
 8017ed4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8017ed6:	4b07      	ldr	r3, [pc, #28]	; (8017ef4 <netif_issue_reports+0x40>)
 8017ed8:	f240 326d 	movw	r2, #877	; 0x36d
 8017edc:	4906      	ldr	r1, [pc, #24]	; (8017ef8 <netif_issue_reports+0x44>)
 8017ede:	4807      	ldr	r0, [pc, #28]	; (8017efc <netif_issue_reports+0x48>)
 8017ee0:	f00a fba8 	bl	8022634 <iprintf>
 8017ee4:	e7ea      	b.n	8017ebc <netif_issue_reports+0x8>
      etharp_gratuitous(netif);
 8017ee6:	1d21      	adds	r1, r4, #4
 8017ee8:	4620      	mov	r0, r4
}
 8017eea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 8017eee:	f007 bdb7 	b.w	801fa60 <etharp_request>
 8017ef2:	bf00      	nop
 8017ef4:	0803fa4c 	.word	0x0803fa4c
 8017ef8:	0803fa80 	.word	0x0803fa80
 8017efc:	08028ef8 	.word	0x08028ef8

08017f00 <netif_do_set_ipaddr>:
{
 8017f00:	b570      	push	{r4, r5, r6, lr}
 8017f02:	4605      	mov	r5, r0
 8017f04:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8017f06:	460c      	mov	r4, r1
{
 8017f08:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8017f0a:	b309      	cbz	r1, 8017f50 <netif_do_set_ipaddr+0x50>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8017f0c:	686b      	ldr	r3, [r5, #4]
 8017f0e:	6822      	ldr	r2, [r4, #0]
 8017f10:	429a      	cmp	r2, r3
 8017f12:	d102      	bne.n	8017f1a <netif_do_set_ipaddr+0x1a>
  return 0; /* address unchanged */
 8017f14:	2000      	movs	r0, #0
}
 8017f16:	b002      	add	sp, #8
 8017f18:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8017f1a:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8017f1c:	4630      	mov	r0, r6
 8017f1e:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 8017f20:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8017f22:	f002 f8f9 	bl	801a118 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8017f26:	a901      	add	r1, sp, #4
 8017f28:	4630      	mov	r0, r6
 8017f2a:	f005 fd83 	bl	801da34 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8017f2e:	a901      	add	r1, sp, #4
 8017f30:	4630      	mov	r0, r6
 8017f32:	f000 fe99 	bl	8018c68 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8017f36:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8017f38:	2101      	movs	r1, #1
 8017f3a:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8017f3c:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8017f3e:	f7ff ffb9 	bl	8017eb4 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 8017f42:	69eb      	ldr	r3, [r5, #28]
 8017f44:	b10b      	cbz	r3, 8017f4a <netif_do_set_ipaddr+0x4a>
 8017f46:	4628      	mov	r0, r5
 8017f48:	4798      	blx	r3
    return 1; /* address changed */
 8017f4a:	2001      	movs	r0, #1
}
 8017f4c:	b002      	add	sp, #8
 8017f4e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8017f50:	4b03      	ldr	r3, [pc, #12]	; (8017f60 <netif_do_set_ipaddr+0x60>)
 8017f52:	f240 12cb 	movw	r2, #459	; 0x1cb
 8017f56:	4903      	ldr	r1, [pc, #12]	; (8017f64 <netif_do_set_ipaddr+0x64>)
 8017f58:	4803      	ldr	r0, [pc, #12]	; (8017f68 <netif_do_set_ipaddr+0x68>)
 8017f5a:	f00a fb6b 	bl	8022634 <iprintf>
 8017f5e:	e7d5      	b.n	8017f0c <netif_do_set_ipaddr+0xc>
 8017f60:	0803fa4c 	.word	0x0803fa4c
 8017f64:	0803faa4 	.word	0x0803faa4
 8017f68:	08028ef8 	.word	0x08028ef8

08017f6c <netif_init>:
}
 8017f6c:	4770      	bx	lr
 8017f6e:	bf00      	nop

08017f70 <netif_set_addr>:
{
 8017f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 8017f72:	4e15      	ldr	r6, [pc, #84]	; (8017fc8 <netif_set_addr+0x58>)
{
 8017f74:	b083      	sub	sp, #12
 8017f76:	4604      	mov	r4, r0
    ipaddr = IP4_ADDR_ANY4;
 8017f78:	2900      	cmp	r1, #0
 8017f7a:	bf14      	ite	ne
 8017f7c:	460f      	movne	r7, r1
 8017f7e:	4637      	moveq	r7, r6
    netmask = IP4_ADDR_ANY4;
 8017f80:	2a00      	cmp	r2, #0
 8017f82:	bf14      	ite	ne
 8017f84:	4615      	movne	r5, r2
 8017f86:	4635      	moveq	r5, r6
    gw = IP4_ADDR_ANY4;
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	bf18      	it	ne
 8017f8c:	461e      	movne	r6, r3
  remove = ip4_addr_isany(ipaddr);
 8017f8e:	683b      	ldr	r3, [r7, #0]
 8017f90:	b16b      	cbz	r3, 8017fae <netif_set_addr+0x3e>
 8017f92:	2100      	movs	r1, #0
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8017f94:	682b      	ldr	r3, [r5, #0]
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8017f96:	68a2      	ldr	r2, [r4, #8]
 8017f98:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8017f9a:	68e2      	ldr	r2, [r4, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8017f9c:	bf18      	it	ne
 8017f9e:	60a3      	strne	r3, [r4, #8]
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8017fa0:	6833      	ldr	r3, [r6, #0]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8017fa2:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8017fa4:	bf18      	it	ne
 8017fa6:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 8017fa8:	b139      	cbz	r1, 8017fba <netif_set_addr+0x4a>
}
 8017faa:	b003      	add	sp, #12
 8017fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8017fae:	4639      	mov	r1, r7
 8017fb0:	aa01      	add	r2, sp, #4
 8017fb2:	f7ff ffa5 	bl	8017f00 <netif_do_set_ipaddr>
 8017fb6:	2101      	movs	r1, #1
 8017fb8:	e7ec      	b.n	8017f94 <netif_set_addr+0x24>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8017fba:	4639      	mov	r1, r7
 8017fbc:	aa01      	add	r2, sp, #4
 8017fbe:	4620      	mov	r0, r4
 8017fc0:	f7ff ff9e 	bl	8017f00 <netif_do_set_ipaddr>
}
 8017fc4:	b003      	add	sp, #12
 8017fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fc8:	08041be0 	.word	0x08041be0

08017fcc <netif_add>:
{
 8017fcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fd0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8017fd2:	4606      	mov	r6, r0
 8017fd4:	2800      	cmp	r0, #0
 8017fd6:	d07d      	beq.n	80180d4 <netif_add+0x108>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8017fd8:	2f00      	cmp	r7, #0
 8017fda:	f000 8084 	beq.w	80180e6 <netif_add+0x11a>
  if (ipaddr == NULL) {
 8017fde:	4688      	mov	r8, r1
  netif->num = netif_num;
 8017fe0:	f8df a12c 	ldr.w	sl, [pc, #300]	; 8018110 <netif_add+0x144>
  netif->state = state;
 8017fe4:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8017fe6:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8017fe8:	4d43      	ldr	r5, [pc, #268]	; (80180f8 <netif_add+0x12c>)
  netif->state = state;
 8017fea:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 8017fec:	f89a e000 	ldrb.w	lr, [sl]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8017ff0:	42a3      	cmp	r3, r4
 8017ff2:	bf08      	it	eq
 8017ff4:	462b      	moveq	r3, r5
  netif->input = input;
 8017ff6:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 8017ff8:	42a2      	cmp	r2, r4
 8017ffa:	bf08      	it	eq
 8017ffc:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 8017ffe:	f8df c114 	ldr.w	ip, [pc, #276]	; 8018114 <netif_add+0x148>
  netif->input = input;
 8018002:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018004:	45a0      	cmp	r8, r4
 8018006:	bf14      	ite	ne
 8018008:	4641      	movne	r1, r8
 801800a:	4629      	moveq	r1, r5
  netif->num = netif_num;
 801800c:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38
  ip_addr_set_zero_ip4(&netif->gw);
 8018010:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 8018012:	8584      	strh	r4, [r0, #44]	; 0x2c
  netif->flags = 0;
 8018014:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8018018:	6284      	str	r4, [r0, #40]	; 0x28
  netif->output = netif_null_output_ip4;
 801801a:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 801801e:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 8018022:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018026:	f7ff ffa3 	bl	8017f70 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801802a:	4630      	mov	r0, r6
 801802c:	47b8      	blx	r7
 801802e:	2800      	cmp	r0, #0
 8018030:	d14d      	bne.n	80180ce <netif_add+0x102>
 8018032:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 8018036:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8018118 <netif_add+0x14c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801803a:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 8018104 <netif_add+0x138>
 801803e:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 801811c <netif_add+0x150>
 8018042:	4f2e      	ldr	r7, [pc, #184]	; (80180fc <netif_add+0x130>)
      if (netif->num == 255) {
 8018044:	2aff      	cmp	r2, #255	; 0xff
 8018046:	d102      	bne.n	801804e <netif_add+0x82>
        netif->num = 0;
 8018048:	2300      	movs	r3, #0
 801804a:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801804e:	f8d8 4000 	ldr.w	r4, [r8]
 8018052:	b3cc      	cbz	r4, 80180c8 <netif_add+0xfc>
      num_netifs = 0;
 8018054:	2500      	movs	r5, #0
 8018056:	e007      	b.n	8018068 <netif_add+0x9c>
        if (netif2->num == netif->num) {
 8018058:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801805c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8018060:	429a      	cmp	r2, r3
 8018062:	d014      	beq.n	801808e <netif_add+0xc2>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8018064:	6824      	ldr	r4, [r4, #0]
 8018066:	b1fc      	cbz	r4, 80180a8 <netif_add+0xdc>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018068:	42a6      	cmp	r6, r4
        num_netifs++;
 801806a:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 801806e:	d013      	beq.n	8018098 <netif_add+0xcc>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8018070:	2dff      	cmp	r5, #255	; 0xff
 8018072:	ddf1      	ble.n	8018058 <netif_add+0x8c>
 8018074:	465b      	mov	r3, fp
 8018076:	f240 128d 	movw	r2, #397	; 0x18d
 801807a:	4921      	ldr	r1, [pc, #132]	; (8018100 <netif_add+0x134>)
 801807c:	4638      	mov	r0, r7
 801807e:	f00a fad9 	bl	8022634 <iprintf>
        if (netif2->num == netif->num) {
 8018082:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8018086:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 801808a:	429a      	cmp	r2, r3
 801808c:	d1ea      	bne.n	8018064 <netif_add+0x98>
          netif->num++;
 801808e:	3201      	adds	r2, #1
 8018090:	b2d2      	uxtb	r2, r2
 8018092:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
    } while (netif2 != NULL);
 8018096:	e7d5      	b.n	8018044 <netif_add+0x78>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018098:	465b      	mov	r3, fp
 801809a:	f240 128b 	movw	r2, #395	; 0x18b
 801809e:	4649      	mov	r1, r9
 80180a0:	4638      	mov	r0, r7
 80180a2:	f00a fac7 	bl	8022634 <iprintf>
 80180a6:	e7e3      	b.n	8018070 <netif_add+0xa4>
 80180a8:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 80180ac:	2bfe      	cmp	r3, #254	; 0xfe
 80180ae:	d009      	beq.n	80180c4 <netif_add+0xf8>
    netif_num = (u8_t)(netif->num + 1);
 80180b0:	3301      	adds	r3, #1
 80180b2:	b2db      	uxtb	r3, r3
  return netif;
 80180b4:	4630      	mov	r0, r6
  netif->next = netif_list;
 80180b6:	6034      	str	r4, [r6, #0]
 80180b8:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 80180bc:	f8c8 6000 	str.w	r6, [r8]
}
 80180c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netif_num = 0;
 80180c4:	2300      	movs	r3, #0
 80180c6:	e7f5      	b.n	80180b4 <netif_add+0xe8>
 80180c8:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 80180cc:	e7ee      	b.n	80180ac <netif_add+0xe0>
    return NULL;
 80180ce:	4620      	mov	r0, r4
}
 80180d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80180d4:	4b0b      	ldr	r3, [pc, #44]	; (8018104 <netif_add+0x138>)
 80180d6:	f240 1227 	movw	r2, #295	; 0x127
 80180da:	490b      	ldr	r1, [pc, #44]	; (8018108 <netif_add+0x13c>)
 80180dc:	4807      	ldr	r0, [pc, #28]	; (80180fc <netif_add+0x130>)
 80180de:	f00a faa9 	bl	8022634 <iprintf>
 80180e2:	4630      	mov	r0, r6
 80180e4:	e7ec      	b.n	80180c0 <netif_add+0xf4>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80180e6:	4b07      	ldr	r3, [pc, #28]	; (8018104 <netif_add+0x138>)
 80180e8:	f44f 7294 	mov.w	r2, #296	; 0x128
 80180ec:	4907      	ldr	r1, [pc, #28]	; (801810c <netif_add+0x140>)
 80180ee:	4803      	ldr	r0, [pc, #12]	; (80180fc <netif_add+0x130>)
 80180f0:	f00a faa0 	bl	8022634 <iprintf>
 80180f4:	4638      	mov	r0, r7
 80180f6:	e7e3      	b.n	80180c0 <netif_add+0xf4>
 80180f8:	08041be0 	.word	0x08041be0
 80180fc:	08028ef8 	.word	0x08028ef8
 8018100:	0803fb08 	.word	0x0803fb08
 8018104:	0803fa4c 	.word	0x0803fa4c
 8018108:	0803fab4 	.word	0x0803fab4
 801810c:	0803fad0 	.word	0x0803fad0
 8018110:	2001aa04 	.word	0x2001aa04
 8018114:	08017ead 	.word	0x08017ead
 8018118:	2002e0a8 	.word	0x2002e0a8
 801811c:	0803faf4 	.word	0x0803faf4

08018120 <netif_set_default>:
  netif_default = netif;
 8018120:	4b01      	ldr	r3, [pc, #4]	; (8018128 <netif_set_default+0x8>)
 8018122:	6018      	str	r0, [r3, #0]
}
 8018124:	4770      	bx	lr
 8018126:	bf00      	nop
 8018128:	2002e0ac 	.word	0x2002e0ac

0801812c <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801812c:	b198      	cbz	r0, 8018156 <netif_set_up+0x2a>
{
 801812e:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8018130:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8018134:	4604      	mov	r4, r0
 8018136:	07da      	lsls	r2, r3, #31
 8018138:	d40c      	bmi.n	8018154 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801813a:	f043 0301 	orr.w	r3, r3, #1
    NETIF_STATUS_CALLBACK(netif);
 801813e:	69c2      	ldr	r2, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 8018140:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 8018144:	b102      	cbz	r2, 8018148 <netif_set_up+0x1c>
 8018146:	4790      	blx	r2
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8018148:	4620      	mov	r0, r4
 801814a:	2103      	movs	r1, #3
}
 801814c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8018150:	f7ff beb0 	b.w	8017eb4 <netif_issue_reports>
}
 8018154:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8018156:	4b03      	ldr	r3, [pc, #12]	; (8018164 <netif_set_up+0x38>)
 8018158:	f44f 7254 	mov.w	r2, #848	; 0x350
 801815c:	4902      	ldr	r1, [pc, #8]	; (8018168 <netif_set_up+0x3c>)
 801815e:	4803      	ldr	r0, [pc, #12]	; (801816c <netif_set_up+0x40>)
 8018160:	f00a ba68 	b.w	8022634 <iprintf>
 8018164:	0803fa4c 	.word	0x0803fa4c
 8018168:	0803fb38 	.word	0x0803fb38
 801816c:	08028ef8 	.word	0x08028ef8

08018170 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8018170:	b1a8      	cbz	r0, 801819e <netif_set_down+0x2e>
{
 8018172:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 8018174:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8018178:	4604      	mov	r4, r0
 801817a:	07da      	lsls	r2, r3, #31
 801817c:	d50b      	bpl.n	8018196 <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 801817e:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8018182:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 8018184:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8018188:	d406      	bmi.n	8018198 <netif_set_down+0x28>
    NETIF_STATUS_CALLBACK(netif);
 801818a:	69e3      	ldr	r3, [r4, #28]
 801818c:	b11b      	cbz	r3, 8018196 <netif_set_down+0x26>
 801818e:	4620      	mov	r0, r4
}
 8018190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 8018194:	4718      	bx	r3
}
 8018196:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 8018198:	f007 f998 	bl	801f4cc <etharp_cleanup_netif>
 801819c:	e7f5      	b.n	801818a <netif_set_down+0x1a>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801819e:	4b03      	ldr	r3, [pc, #12]	; (80181ac <netif_set_down+0x3c>)
 80181a0:	f240 329b 	movw	r2, #923	; 0x39b
 80181a4:	4902      	ldr	r1, [pc, #8]	; (80181b0 <netif_set_down+0x40>)
 80181a6:	4803      	ldr	r0, [pc, #12]	; (80181b4 <netif_set_down+0x44>)
 80181a8:	f00a ba44 	b.w	8022634 <iprintf>
 80181ac:	0803fa4c 	.word	0x0803fa4c
 80181b0:	0803fb54 	.word	0x0803fb54
 80181b4:	08028ef8 	.word	0x08028ef8

080181b8 <netif_set_status_callback>:
  if (netif) {
 80181b8:	b100      	cbz	r0, 80181bc <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 80181ba:	61c1      	str	r1, [r0, #28]
}
 80181bc:	4770      	bx	lr
 80181be:	bf00      	nop

080181c0 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80181c0:	b1b8      	cbz	r0, 80181f2 <netif_set_link_up+0x32>
{
 80181c2:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80181c4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80181c8:	4604      	mov	r4, r0
 80181ca:	075a      	lsls	r2, r3, #29
 80181cc:	d500      	bpl.n	80181d0 <netif_set_link_up+0x10>
}
 80181ce:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80181d0:	f043 0304 	orr.w	r3, r3, #4
 80181d4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 80181d8:	f006 fc4a 	bl	801ea70 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80181dc:	2103      	movs	r1, #3
 80181de:	4620      	mov	r0, r4
 80181e0:	f7ff fe68 	bl	8017eb4 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 80181e4:	6a23      	ldr	r3, [r4, #32]
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	d0f1      	beq.n	80181ce <netif_set_link_up+0xe>
 80181ea:	4620      	mov	r0, r4
}
 80181ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 80181f0:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80181f2:	4b03      	ldr	r3, [pc, #12]	; (8018200 <netif_set_link_up+0x40>)
 80181f4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80181f8:	4902      	ldr	r1, [pc, #8]	; (8018204 <netif_set_link_up+0x44>)
 80181fa:	4803      	ldr	r0, [pc, #12]	; (8018208 <netif_set_link_up+0x48>)
 80181fc:	f00a ba1a 	b.w	8022634 <iprintf>
 8018200:	0803fa4c 	.word	0x0803fa4c
 8018204:	0803fb74 	.word	0x0803fb74
 8018208:	08028ef8 	.word	0x08028ef8

0801820c <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801820c:	b158      	cbz	r0, 8018226 <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801820e:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8018212:	0751      	lsls	r1, r2, #29
 8018214:	d506      	bpl.n	8018224 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8018216:	f022 0204 	bic.w	r2, r2, #4
    NETIF_LINK_CALLBACK(netif);
 801821a:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801821c:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 8018220:	b101      	cbz	r1, 8018224 <netif_set_link_down+0x18>
 8018222:	4708      	bx	r1
}
 8018224:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8018226:	4b03      	ldr	r3, [pc, #12]	; (8018234 <netif_set_link_down+0x28>)
 8018228:	f240 4206 	movw	r2, #1030	; 0x406
 801822c:	4902      	ldr	r1, [pc, #8]	; (8018238 <netif_set_link_down+0x2c>)
 801822e:	4803      	ldr	r0, [pc, #12]	; (801823c <netif_set_link_down+0x30>)
 8018230:	f00a ba00 	b.w	8022634 <iprintf>
 8018234:	0803fa4c 	.word	0x0803fa4c
 8018238:	0803fb98 	.word	0x0803fb98
 801823c:	08028ef8 	.word	0x08028ef8

08018240 <netif_set_link_callback>:
  if (netif) {
 8018240:	b100      	cbz	r0, 8018244 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 8018242:	6201      	str	r1, [r0, #32]
}
 8018244:	4770      	bx	lr
 8018246:	bf00      	nop

08018248 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8018248:	4602      	mov	r2, r0
 801824a:	b158      	cbz	r0, 8018264 <netif_get_by_index+0x1c>
    NETIF_FOREACH(netif) {
 801824c:	4b06      	ldr	r3, [pc, #24]	; (8018268 <netif_get_by_index+0x20>)
 801824e:	6818      	ldr	r0, [r3, #0]
 8018250:	b910      	cbnz	r0, 8018258 <netif_get_by_index+0x10>
 8018252:	e007      	b.n	8018264 <netif_get_by_index+0x1c>
 8018254:	6800      	ldr	r0, [r0, #0]
 8018256:	b130      	cbz	r0, 8018266 <netif_get_by_index+0x1e>
      if (idx == netif_get_index(netif)) {
 8018258:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 801825c:	3301      	adds	r3, #1
 801825e:	b2db      	uxtb	r3, r3
 8018260:	4293      	cmp	r3, r2
 8018262:	d1f7      	bne.n	8018254 <netif_get_by_index+0xc>
      }
    }
  }

  return NULL;
}
 8018264:	4770      	bx	lr
 8018266:	4770      	bx	lr
 8018268:	2002e0a8 	.word	0x2002e0a8

0801826c <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801826c:	4907      	ldr	r1, [pc, #28]	; (801828c <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801826e:	2200      	movs	r2, #0
 8018270:	4b07      	ldr	r3, [pc, #28]	; (8018290 <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8018272:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8018274:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8018276:	b910      	cbnz	r0, 801827e <pbuf_free_ooseq_callback+0x12>
 8018278:	e006      	b.n	8018288 <pbuf_free_ooseq_callback+0x1c>
 801827a:	68c0      	ldr	r0, [r0, #12]
 801827c:	b120      	cbz	r0, 8018288 <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 801827e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8018280:	2b00      	cmp	r3, #0
 8018282:	d0fa      	beq.n	801827a <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8018284:	f001 bf72 	b.w	801a16c <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 8018288:	4770      	bx	lr
 801828a:	bf00      	nop
 801828c:	2002e1c0 	.word	0x2002e1c0
 8018290:	2002e0b0 	.word	0x2002e0b0

08018294 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8018294:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8018296:	b310      	cbz	r0, 80182de <pbuf_add_header_impl+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8018298:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801829c:	d21d      	bcs.n	80182da <pbuf_add_header_impl+0x46>
    return 1;
  }
  if (header_size_increment == 0) {
 801829e:	b1a1      	cbz	r1, 80182ca <pbuf_add_header_impl+0x36>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 80182a0:	b28d      	uxth	r5, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80182a2:	8904      	ldrh	r4, [r0, #8]
 80182a4:	4603      	mov	r3, r0
 80182a6:	442c      	add	r4, r5
 80182a8:	b2a4      	uxth	r4, r4
 80182aa:	42a5      	cmp	r5, r4
 80182ac:	d815      	bhi.n	80182da <pbuf_add_header_impl+0x46>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80182ae:	f990 000c 	ldrsb.w	r0, [r0, #12]
 80182b2:	2800      	cmp	r0, #0
 80182b4:	db0b      	blt.n	80182ce <pbuf_add_header_impl+0x3a>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80182b6:	b182      	cbz	r2, 80182da <pbuf_add_header_impl+0x46>
      payload = (u8_t *)p->payload - header_size_increment;
 80182b8:	6858      	ldr	r0, [r3, #4]
 80182ba:	1a41      	subs	r1, r0, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 80182bc:	895a      	ldrh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 80182be:	2000      	movs	r0, #0
  p->payload = payload;
 80182c0:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80182c2:	4415      	add	r5, r2
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80182c4:	811c      	strh	r4, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 80182c6:	815d      	strh	r5, [r3, #10]
}
 80182c8:	bd38      	pop	{r3, r4, r5, pc}
    return 0;
 80182ca:	4608      	mov	r0, r1
}
 80182cc:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 80182ce:	6858      	ldr	r0, [r3, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80182d0:	f103 0210 	add.w	r2, r3, #16
    payload = (u8_t *)p->payload - header_size_increment;
 80182d4:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80182d6:	4291      	cmp	r1, r2
 80182d8:	d2f0      	bcs.n	80182bc <pbuf_add_header_impl+0x28>
    return 1;
 80182da:	2001      	movs	r0, #1
}
 80182dc:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 80182de:	4b04      	ldr	r3, [pc, #16]	; (80182f0 <pbuf_add_header_impl+0x5c>)
 80182e0:	f240 12df 	movw	r2, #479	; 0x1df
 80182e4:	4903      	ldr	r1, [pc, #12]	; (80182f4 <pbuf_add_header_impl+0x60>)
 80182e6:	4804      	ldr	r0, [pc, #16]	; (80182f8 <pbuf_add_header_impl+0x64>)
 80182e8:	f00a f9a4 	bl	8022634 <iprintf>
    return 1;
 80182ec:	2001      	movs	r0, #1
}
 80182ee:	bd38      	pop	{r3, r4, r5, pc}
 80182f0:	0803fbbc 	.word	0x0803fbbc
 80182f4:	08041654 	.word	0x08041654
 80182f8:	08028ef8 	.word	0x08028ef8

080182fc <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80182fc:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8018300:	2b01      	cmp	r3, #1
{
 8018302:	b570      	push	{r4, r5, r6, lr}
 8018304:	4614      	mov	r4, r2
 8018306:	4606      	mov	r6, r0
 8018308:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801830a:	d110      	bne.n	801832e <pbuf_alloc_reference+0x32>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801830c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8018310:	490b      	ldr	r1, [pc, #44]	; (8018340 <pbuf_alloc_reference+0x44>)
 8018312:	200e      	movs	r0, #14
 8018314:	f7ff fd82 	bl	8017e1c <memp_malloc_fn>
  if (p == NULL) {
 8018318:	b140      	cbz	r0, 801832c <pbuf_alloc_reference+0x30>
  p->next = NULL;
 801831a:	2300      	movs	r3, #0
  p->ref = 1;
 801831c:	2201      	movs	r2, #1
  p->payload = payload;
 801831e:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 8018320:	8105      	strh	r5, [r0, #8]
  p->len = len;
 8018322:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 8018324:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 8018326:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 8018328:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 801832a:	81c2      	strh	r2, [r0, #14]
}
 801832c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801832e:	4b04      	ldr	r3, [pc, #16]	; (8018340 <pbuf_alloc_reference+0x44>)
 8018330:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8018334:	4903      	ldr	r1, [pc, #12]	; (8018344 <pbuf_alloc_reference+0x48>)
 8018336:	4804      	ldr	r0, [pc, #16]	; (8018348 <pbuf_alloc_reference+0x4c>)
 8018338:	f00a f97c 	bl	8022634 <iprintf>
 801833c:	e7e6      	b.n	801830c <pbuf_alloc_reference+0x10>
 801833e:	bf00      	nop
 8018340:	0803fbbc 	.word	0x0803fbbc
 8018344:	0803fbec 	.word	0x0803fbec
 8018348:	08028ef8 	.word	0x08028ef8

0801834c <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801834c:	3003      	adds	r0, #3
{
 801834e:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8018350:	f020 0403 	bic.w	r4, r0, #3
{
 8018354:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 8018358:	4618      	mov	r0, r3
 801835a:	9b03      	ldr	r3, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801835c:	190e      	adds	r6, r1, r4
 801835e:	42ae      	cmp	r6, r5
 8018360:	d80d      	bhi.n	801837e <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 8018362:	b103      	cbz	r3, 8018366 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8018364:	4423      	add	r3, r4
  p->next = NULL;
 8018366:	2600      	movs	r6, #0
  p->flags = flags;
 8018368:	2502      	movs	r5, #2
  p->ref = 1;
 801836a:	2401      	movs	r4, #1
  p->type_internal = (u8_t)type;
 801836c:	7302      	strb	r2, [r0, #12]
  p->next = NULL;
 801836e:	6006      	str	r6, [r0, #0]
  p->flags = flags;
 8018370:	7345      	strb	r5, [r0, #13]
  p->ref = 1;
 8018372:	81c4      	strh	r4, [r0, #14]
  p->payload = payload;
 8018374:	6043      	str	r3, [r0, #4]
  p->tot_len = tot_len;
 8018376:	8101      	strh	r1, [r0, #8]
  p->len = len;
 8018378:	8141      	strh	r1, [r0, #10]
}
 801837a:	bc70      	pop	{r4, r5, r6}
 801837c:	4770      	bx	lr
    return NULL;
 801837e:	2000      	movs	r0, #0
}
 8018380:	bc70      	pop	{r4, r5, r6}
 8018382:	4770      	bx	lr

08018384 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8018384:	2200      	movs	r2, #0
 8018386:	f7ff bf85 	b.w	8018294 <pbuf_add_header_impl>
 801838a:	bf00      	nop

0801838c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801838c:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801838e:	b1a0      	cbz	r0, 80183ba <pbuf_remove_header+0x2e>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8018390:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8018394:	d21a      	bcs.n	80183cc <pbuf_remove_header+0x40>
    return 1;
  }
  if (header_size_decrement == 0) {
 8018396:	b171      	cbz	r1, 80183b6 <pbuf_remove_header+0x2a>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8018398:	b28c      	uxth	r4, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801839a:	8942      	ldrh	r2, [r0, #10]
 801839c:	4603      	mov	r3, r0
 801839e:	42a2      	cmp	r2, r4
 80183a0:	d316      	bcc.n	80183d0 <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80183a2:	6840      	ldr	r0, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80183a4:	1b12      	subs	r2, r2, r4
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80183a6:	891d      	ldrh	r5, [r3, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80183a8:	4401      	add	r1, r0
  p->len = (u16_t)(p->len - increment_magnitude);
 80183aa:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80183ac:	1b2c      	subs	r4, r5, r4

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80183ae:	2000      	movs	r0, #0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80183b0:	6059      	str	r1, [r3, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80183b2:	811c      	strh	r4, [r3, #8]
}
 80183b4:	bd38      	pop	{r3, r4, r5, pc}
    return 0;
 80183b6:	4608      	mov	r0, r1
}
 80183b8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 80183ba:	4b0a      	ldr	r3, [pc, #40]	; (80183e4 <pbuf_remove_header+0x58>)
 80183bc:	f240 224b 	movw	r2, #587	; 0x24b
 80183c0:	4909      	ldr	r1, [pc, #36]	; (80183e8 <pbuf_remove_header+0x5c>)
 80183c2:	480a      	ldr	r0, [pc, #40]	; (80183ec <pbuf_remove_header+0x60>)
 80183c4:	f00a f936 	bl	8022634 <iprintf>
    return 1;
 80183c8:	2001      	movs	r0, #1
}
 80183ca:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 80183cc:	2001      	movs	r0, #1
}
 80183ce:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80183d0:	4b04      	ldr	r3, [pc, #16]	; (80183e4 <pbuf_remove_header+0x58>)
 80183d2:	f240 2255 	movw	r2, #597	; 0x255
 80183d6:	4906      	ldr	r1, [pc, #24]	; (80183f0 <pbuf_remove_header+0x64>)
 80183d8:	4804      	ldr	r0, [pc, #16]	; (80183ec <pbuf_remove_header+0x60>)
 80183da:	f00a f92b 	bl	8022634 <iprintf>
 80183de:	2001      	movs	r0, #1
}
 80183e0:	bd38      	pop	{r3, r4, r5, pc}
 80183e2:	bf00      	nop
 80183e4:	0803fbbc 	.word	0x0803fbbc
 80183e8:	08041654 	.word	0x08041654
 80183ec:	08028ef8 	.word	0x08028ef8
 80183f0:	0803fc00 	.word	0x0803fc00

080183f4 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 80183f4:	1e0b      	subs	r3, r1, #0
 80183f6:	db02      	blt.n	80183fe <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80183f8:	2201      	movs	r2, #1
 80183fa:	f7ff bf4b 	b.w	8018294 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80183fe:	4259      	negs	r1, r3
 8018400:	f7ff bfc4 	b.w	801838c <pbuf_remove_header>

08018404 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8018404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8018408:	4604      	mov	r4, r0
 801840a:	2800      	cmp	r0, #0
 801840c:	d052      	beq.n	80184b4 <pbuf_free+0xb0>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801840e:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8018410:	4f2d      	ldr	r7, [pc, #180]	; (80184c8 <pbuf_free+0xc4>)
 8018412:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80184dc <pbuf_free+0xd8>
 8018416:	4e2d      	ldr	r6, [pc, #180]	; (80184cc <pbuf_free+0xc8>)
 8018418:	e00a      	b.n	8018430 <pbuf_free+0x2c>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801841a:	6923      	ldr	r3, [r4, #16]
 801841c:	2b00      	cmp	r3, #0
 801841e:	d03b      	beq.n	8018498 <pbuf_free+0x94>
        pc->custom_free_function(p);
 8018420:	4620      	mov	r0, r4
 8018422:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 8018424:	3501      	adds	r5, #1
 8018426:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 8018428:	f1b9 0f00 	cmp.w	r9, #0
 801842c:	d01b      	beq.n	8018466 <pbuf_free+0x62>
 801842e:	464c      	mov	r4, r9
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8018430:	7ba3      	ldrb	r3, [r4, #14]
 8018432:	b1db      	cbz	r3, 801846c <pbuf_free+0x68>
    ref = --(p->ref);
 8018434:	3b01      	subs	r3, #1
 8018436:	b2db      	uxtb	r3, r3
 8018438:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801843a:	b9a3      	cbnz	r3, 8018466 <pbuf_free+0x62>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801843c:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801843e:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8018442:	079b      	lsls	r3, r3, #30
 8018444:	d4e9      	bmi.n	801841a <pbuf_free+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 8018446:	7b23      	ldrb	r3, [r4, #12]
 8018448:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801844c:	2b02      	cmp	r3, #2
 801844e:	d01e      	beq.n	801848e <pbuf_free+0x8a>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8018450:	2b01      	cmp	r3, #1
 8018452:	d02a      	beq.n	80184aa <pbuf_free+0xa6>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8018454:	b99b      	cbnz	r3, 801847e <pbuf_free+0x7a>
      count++;
 8018456:	3501      	adds	r5, #1
          mem_free(p);
 8018458:	4620      	mov	r0, r4
 801845a:	f7ff f917 	bl	801768c <mem_free>
      count++;
 801845e:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 8018460:	f1b9 0f00 	cmp.w	r9, #0
 8018464:	d1e3      	bne.n	801842e <pbuf_free+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 8018466:	4628      	mov	r0, r5
 8018468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801846c:	463b      	mov	r3, r7
 801846e:	f240 22f1 	movw	r2, #753	; 0x2f1
 8018472:	4641      	mov	r1, r8
 8018474:	4630      	mov	r0, r6
 8018476:	f00a f8dd 	bl	8022634 <iprintf>
 801847a:	7ba3      	ldrb	r3, [r4, #14]
 801847c:	e7da      	b.n	8018434 <pbuf_free+0x30>
          LWIP_ASSERT("invalid pbuf type", 0);
 801847e:	463b      	mov	r3, r7
 8018480:	f240 320f 	movw	r2, #783	; 0x30f
 8018484:	4912      	ldr	r1, [pc, #72]	; (80184d0 <pbuf_free+0xcc>)
 8018486:	4630      	mov	r0, r6
 8018488:	f00a f8d4 	bl	8022634 <iprintf>
 801848c:	e7ca      	b.n	8018424 <pbuf_free+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 801848e:	4621      	mov	r1, r4
 8018490:	200f      	movs	r0, #15
 8018492:	f7ff fce7 	bl	8017e64 <memp_free>
 8018496:	e7c5      	b.n	8018424 <pbuf_free+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8018498:	463b      	mov	r3, r7
 801849a:	f240 22ff 	movw	r2, #767	; 0x2ff
 801849e:	490d      	ldr	r1, [pc, #52]	; (80184d4 <pbuf_free+0xd0>)
 80184a0:	4630      	mov	r0, r6
 80184a2:	f00a f8c7 	bl	8022634 <iprintf>
 80184a6:	6923      	ldr	r3, [r4, #16]
 80184a8:	e7ba      	b.n	8018420 <pbuf_free+0x1c>
          memp_free(MEMP_PBUF, p);
 80184aa:	4621      	mov	r1, r4
 80184ac:	200e      	movs	r0, #14
 80184ae:	f7ff fcd9 	bl	8017e64 <memp_free>
 80184b2:	e7b7      	b.n	8018424 <pbuf_free+0x20>
    return 0;
 80184b4:	4605      	mov	r5, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 80184b6:	4b04      	ldr	r3, [pc, #16]	; (80184c8 <pbuf_free+0xc4>)
 80184b8:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80184bc:	4906      	ldr	r1, [pc, #24]	; (80184d8 <pbuf_free+0xd4>)
 80184be:	4803      	ldr	r0, [pc, #12]	; (80184cc <pbuf_free+0xc8>)
 80184c0:	f00a f8b8 	bl	8022634 <iprintf>
    return 0;
 80184c4:	e7cf      	b.n	8018466 <pbuf_free+0x62>
 80184c6:	bf00      	nop
 80184c8:	0803fbbc 	.word	0x0803fbbc
 80184cc:	08028ef8 	.word	0x08028ef8
 80184d0:	0803fc5c 	.word	0x0803fc5c
 80184d4:	0803fc38 	.word	0x0803fc38
 80184d8:	08041654 	.word	0x08041654
 80184dc:	0803fc20 	.word	0x0803fc20

080184e0 <pbuf_alloc>:
  switch (type) {
 80184e0:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 80184e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184e8:	4689      	mov	r9, r1
  u16_t offset = (u16_t)layer;
 80184ea:	fa1f fa80 	uxth.w	sl, r0
  switch (type) {
 80184ee:	d03d      	beq.n	801856c <pbuf_alloc+0x8c>
 80184f0:	d80e      	bhi.n	8018510 <pbuf_alloc+0x30>
 80184f2:	f022 0440 	bic.w	r4, r2, #64	; 0x40
 80184f6:	2c01      	cmp	r4, #1
 80184f8:	d033      	beq.n	8018562 <pbuf_alloc+0x82>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80184fa:	4b41      	ldr	r3, [pc, #260]	; (8018600 <pbuf_alloc+0x120>)
 80184fc:	f240 1227 	movw	r2, #295	; 0x127
 8018500:	4940      	ldr	r1, [pc, #256]	; (8018604 <pbuf_alloc+0x124>)
      return NULL;
 8018502:	2500      	movs	r5, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8018504:	4840      	ldr	r0, [pc, #256]	; (8018608 <pbuf_alloc+0x128>)
 8018506:	f00a f895 	bl	8022634 <iprintf>
}
 801850a:	4628      	mov	r0, r5
 801850c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (type) {
 8018510:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 8018514:	d1f1      	bne.n	80184fa <pbuf_alloc+0x1a>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8018516:	f10a 0303 	add.w	r3, sl, #3
 801851a:	1cca      	adds	r2, r1, #3
 801851c:	4606      	mov	r6, r0
 801851e:	f022 0203 	bic.w	r2, r2, #3
 8018522:	f023 0303 	bic.w	r3, r3, #3
 8018526:	4413      	add	r3, r2
 8018528:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801852a:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801852e:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8018530:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8018532:	d34d      	bcc.n	80185d0 <pbuf_alloc+0xf0>
 8018534:	4282      	cmp	r2, r0
 8018536:	d84b      	bhi.n	80185d0 <pbuf_alloc+0xf0>
      p = (struct pbuf *)mem_malloc(alloc_len);
 8018538:	f7ff fa82 	bl	8017a40 <mem_malloc>
      if (p == NULL) {
 801853c:	4605      	mov	r5, r0
 801853e:	2800      	cmp	r0, #0
 8018540:	d0e3      	beq.n	801850a <pbuf_alloc+0x2a>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8018542:	1983      	adds	r3, r0, r6
  p->next = NULL;
 8018544:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 8018546:	4a31      	ldr	r2, [pc, #196]	; (801860c <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8018548:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 801854a:	f8a0 9008 	strh.w	r9, [r0, #8]
  p->len = len;
 801854e:	f8a0 900a 	strh.w	r9, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8018552:	f023 0303 	bic.w	r3, r3, #3
  p->next = NULL;
 8018556:	6001      	str	r1, [r0, #0]
  p->type_internal = (u8_t)type;
 8018558:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 801855a:	6043      	str	r3, [r0, #4]
}
 801855c:	4628      	mov	r0, r5
 801855e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 8018562:	2000      	movs	r0, #0
}
 8018564:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 8018568:	f7ff bec8 	b.w	80182fc <pbuf_alloc_reference>
  switch (type) {
 801856c:	2400      	movs	r4, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801856e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8018600 <pbuf_alloc+0x120>
  p->type_internal = (u8_t)type;
 8018572:	4f27      	ldr	r7, [pc, #156]	; (8018610 <pbuf_alloc+0x130>)
  switch (type) {
 8018574:	4625      	mov	r5, r4
 8018576:	e009      	b.n	801858c <pbuf_alloc+0xac>
          last->next = q;
 8018578:	6030      	str	r0, [r6, #0]
        rem_len = (u16_t)(rem_len - qlen);
 801857a:	eba9 0303 	sub.w	r3, r9, r3
        offset = 0;
 801857e:	f04f 0a00 	mov.w	sl, #0
        rem_len = (u16_t)(rem_len - qlen);
 8018582:	fa1f f983 	uxth.w	r9, r3
      } while (rem_len > 0);
 8018586:	f1b9 0f00 	cmp.w	r9, #0
 801858a:	d0be      	beq.n	801850a <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801858c:	22f3      	movs	r2, #243	; 0xf3
 801858e:	4641      	mov	r1, r8
 8018590:	200f      	movs	r0, #15
 8018592:	4626      	mov	r6, r4
 8018594:	f7ff fc42 	bl	8017e1c <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8018598:	f10a 0203 	add.w	r2, sl, #3
  p->next = NULL;
 801859c:	2100      	movs	r1, #0
        if (q == NULL) {
 801859e:	4604      	mov	r4, r0
 80185a0:	b1d0      	cbz	r0, 80185d8 <pbuf_alloc+0xf8>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80185a2:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80185a6:	eb00 020a 	add.w	r2, r0, sl
  p->next = NULL;
 80185aa:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80185ac:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80185b0:	3213      	adds	r2, #19
  p->tot_len = tot_len;
 80185b2:	f8a0 9008 	strh.w	r9, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80185b6:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80185b8:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 80185bc:	60c7      	str	r7, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80185be:	454b      	cmp	r3, r9
  p->payload = payload;
 80185c0:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80185c2:	bf28      	it	cs
 80185c4:	464b      	movcs	r3, r9
  p->len = len;
 80185c6:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 80185c8:	2d00      	cmp	r5, #0
 80185ca:	d1d5      	bne.n	8018578 <pbuf_alloc+0x98>
 80185cc:	4605      	mov	r5, r0
 80185ce:	e7d4      	b.n	801857a <pbuf_alloc+0x9a>
          return NULL;
 80185d0:	2500      	movs	r5, #0
}
 80185d2:	4628      	mov	r0, r5
 80185d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  queued = pbuf_free_ooseq_pending;
 80185d8:	4e0e      	ldr	r6, [pc, #56]	; (8018614 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 80185da:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 80185dc:	7833      	ldrb	r3, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 80185de:	7032      	strb	r2, [r6, #0]
  if (!queued) {
 80185e0:	b133      	cbz	r3, 80185f0 <pbuf_alloc+0x110>
          if (p) {
 80185e2:	2d00      	cmp	r5, #0
 80185e4:	d0f4      	beq.n	80185d0 <pbuf_alloc+0xf0>
            pbuf_free(p);
 80185e6:	4628      	mov	r0, r5
          return NULL;
 80185e8:	2500      	movs	r5, #0
            pbuf_free(p);
 80185ea:	f7ff ff0b 	bl	8018404 <pbuf_free>
 80185ee:	e78c      	b.n	801850a <pbuf_alloc+0x2a>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80185f0:	4601      	mov	r1, r0
 80185f2:	4809      	ldr	r0, [pc, #36]	; (8018618 <pbuf_alloc+0x138>)
 80185f4:	f7fc fec0 	bl	8015378 <tcpip_try_callback>
 80185f8:	2800      	cmp	r0, #0
 80185fa:	d0f2      	beq.n	80185e2 <pbuf_alloc+0x102>
 80185fc:	7034      	strb	r4, [r6, #0]
 80185fe:	e7f0      	b.n	80185e2 <pbuf_alloc+0x102>
 8018600:	0803fbbc 	.word	0x0803fbbc
 8018604:	0803fc70 	.word	0x0803fc70
 8018608:	08028ef8 	.word	0x08028ef8
 801860c:	00010080 	.word	0x00010080
 8018610:	00010082 	.word	0x00010082
 8018614:	2002e0b0 	.word	0x2002e0b0
 8018618:	0801826d 	.word	0x0801826d

0801861c <pbuf_realloc>:
{
 801861c:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801861e:	4604      	mov	r4, r0
{
 8018620:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8018622:	2800      	cmp	r0, #0
 8018624:	d02d      	beq.n	8018682 <pbuf_realloc+0x66>
  if (new_len >= p->tot_len) {
 8018626:	8922      	ldrh	r2, [r4, #8]
 8018628:	42aa      	cmp	r2, r5
 801862a:	d929      	bls.n	8018680 <pbuf_realloc+0x64>
  while (rem_len > q->len) {
 801862c:	8963      	ldrh	r3, [r4, #10]
 801862e:	429d      	cmp	r5, r3
 8018630:	d90d      	bls.n	801864e <pbuf_realloc+0x32>
 8018632:	1aa9      	subs	r1, r5, r2
 8018634:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8018636:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 8018638:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801863a:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 801863c:	b29d      	uxth	r5, r3
    q = q->next;
 801863e:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8018640:	2c00      	cmp	r4, #0
 8018642:	d02f      	beq.n	80186a4 <pbuf_realloc+0x88>
  while (rem_len > q->len) {
 8018644:	8963      	ldrh	r3, [r4, #10]
 8018646:	42ab      	cmp	r3, r5
 8018648:	d201      	bcs.n	801864e <pbuf_realloc+0x32>
 801864a:	8922      	ldrh	r2, [r4, #8]
 801864c:	e7f3      	b.n	8018636 <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801864e:	7b22      	ldrb	r2, [r4, #12]
 8018650:	0712      	lsls	r2, r2, #28
 8018652:	d10d      	bne.n	8018670 <pbuf_realloc+0x54>
 8018654:	42ab      	cmp	r3, r5
 8018656:	d00b      	beq.n	8018670 <pbuf_realloc+0x54>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8018658:	7b63      	ldrb	r3, [r4, #13]
 801865a:	079b      	lsls	r3, r3, #30
 801865c:	d408      	bmi.n	8018670 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801865e:	6863      	ldr	r3, [r4, #4]
 8018660:	4620      	mov	r0, r4
 8018662:	1b1b      	subs	r3, r3, r4
 8018664:	18e9      	adds	r1, r5, r3
 8018666:	b289      	uxth	r1, r1
 8018668:	f7ff f8fa 	bl	8017860 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801866c:	4604      	mov	r4, r0
 801866e:	b180      	cbz	r0, 8018692 <pbuf_realloc+0x76>
  if (q->next != NULL) {
 8018670:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 8018672:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 8018674:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 8018676:	b108      	cbz	r0, 801867c <pbuf_realloc+0x60>
    pbuf_free(q->next);
 8018678:	f7ff fec4 	bl	8018404 <pbuf_free>
  q->next = NULL;
 801867c:	2300      	movs	r3, #0
 801867e:	6023      	str	r3, [r4, #0]
}
 8018680:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8018682:	4b0d      	ldr	r3, [pc, #52]	; (80186b8 <pbuf_realloc+0x9c>)
 8018684:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8018688:	490c      	ldr	r1, [pc, #48]	; (80186bc <pbuf_realloc+0xa0>)
 801868a:	480d      	ldr	r0, [pc, #52]	; (80186c0 <pbuf_realloc+0xa4>)
 801868c:	f009 ffd2 	bl	8022634 <iprintf>
 8018690:	e7c9      	b.n	8018626 <pbuf_realloc+0xa>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8018692:	4b09      	ldr	r3, [pc, #36]	; (80186b8 <pbuf_realloc+0x9c>)
 8018694:	f240 12bd 	movw	r2, #445	; 0x1bd
 8018698:	490a      	ldr	r1, [pc, #40]	; (80186c4 <pbuf_realloc+0xa8>)
 801869a:	4809      	ldr	r0, [pc, #36]	; (80186c0 <pbuf_realloc+0xa4>)
 801869c:	f009 ffca 	bl	8022634 <iprintf>
  q->len = rem_len;
 80186a0:	8164      	strh	r4, [r4, #10]
 80186a2:	deff      	udf	#255	; 0xff
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80186a4:	4b04      	ldr	r3, [pc, #16]	; (80186b8 <pbuf_realloc+0x9c>)
 80186a6:	f240 12af 	movw	r2, #431	; 0x1af
 80186aa:	4907      	ldr	r1, [pc, #28]	; (80186c8 <pbuf_realloc+0xac>)
 80186ac:	4804      	ldr	r0, [pc, #16]	; (80186c0 <pbuf_realloc+0xa4>)
 80186ae:	f009 ffc1 	bl	8022634 <iprintf>
  while (rem_len > q->len) {
 80186b2:	8963      	ldrh	r3, [r4, #10]
 80186b4:	deff      	udf	#255	; 0xff
 80186b6:	bf00      	nop
 80186b8:	0803fbbc 	.word	0x0803fbbc
 80186bc:	0803fc8c 	.word	0x0803fc8c
 80186c0:	08028ef8 	.word	0x08028ef8
 80186c4:	0803fcbc 	.word	0x0803fcbc
 80186c8:	0803fca4 	.word	0x0803fca4

080186cc <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 80186cc:	4603      	mov	r3, r0
 80186ce:	b130      	cbz	r0, 80186de <pbuf_clen+0x12>
  len = 0;
 80186d0:	2000      	movs	r0, #0
    ++len;
 80186d2:	3001      	adds	r0, #1
    p = p->next;
 80186d4:	681b      	ldr	r3, [r3, #0]
    ++len;
 80186d6:	b280      	uxth	r0, r0
  while (p != NULL) {
 80186d8:	2b00      	cmp	r3, #0
 80186da:	d1fa      	bne.n	80186d2 <pbuf_clen+0x6>
 80186dc:	4770      	bx	lr
  }
  return len;
}
 80186de:	4770      	bx	lr

080186e0 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 80186e0:	b120      	cbz	r0, 80186ec <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80186e2:	7b83      	ldrb	r3, [r0, #14]
 80186e4:	3301      	adds	r3, #1
 80186e6:	b2db      	uxtb	r3, r3
 80186e8:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80186ea:	b103      	cbz	r3, 80186ee <pbuf_ref+0xe>
  }
}
 80186ec:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80186ee:	4b03      	ldr	r3, [pc, #12]	; (80186fc <pbuf_ref+0x1c>)
 80186f0:	f240 3242 	movw	r2, #834	; 0x342
 80186f4:	4902      	ldr	r1, [pc, #8]	; (8018700 <pbuf_ref+0x20>)
 80186f6:	4803      	ldr	r0, [pc, #12]	; (8018704 <pbuf_ref+0x24>)
 80186f8:	f009 bf9c 	b.w	8022634 <iprintf>
 80186fc:	0803fbbc 	.word	0x0803fbbc
 8018700:	0803fcd8 	.word	0x0803fcd8
 8018704:	08028ef8 	.word	0x08028ef8

08018708 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8018708:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801870a:	b338      	cbz	r0, 801875c <pbuf_cat+0x54>
 801870c:	460e      	mov	r6, r1
 801870e:	b329      	cbz	r1, 801875c <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8018710:	6804      	ldr	r4, [r0, #0]
 8018712:	b90c      	cbnz	r4, 8018718 <pbuf_cat+0x10>
 8018714:	e02b      	b.n	801876e <pbuf_cat+0x66>
 8018716:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8018718:	8903      	ldrh	r3, [r0, #8]
 801871a:	8935      	ldrh	r5, [r6, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801871c:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801871e:	442b      	add	r3, r5
 8018720:	8103      	strh	r3, [r0, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8018722:	4620      	mov	r0, r4
 8018724:	2a00      	cmp	r2, #0
 8018726:	d1f6      	bne.n	8018716 <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8018728:	8963      	ldrh	r3, [r4, #10]
 801872a:	8922      	ldrh	r2, [r4, #8]
 801872c:	429a      	cmp	r2, r3
 801872e:	d010      	beq.n	8018752 <pbuf_cat+0x4a>
 8018730:	4b10      	ldr	r3, [pc, #64]	; (8018774 <pbuf_cat+0x6c>)
 8018732:	f240 3262 	movw	r2, #866	; 0x362
 8018736:	4910      	ldr	r1, [pc, #64]	; (8018778 <pbuf_cat+0x70>)
 8018738:	4810      	ldr	r0, [pc, #64]	; (801877c <pbuf_cat+0x74>)
 801873a:	f009 ff7b 	bl	8022634 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801873e:	6823      	ldr	r3, [r4, #0]
 8018740:	b133      	cbz	r3, 8018750 <pbuf_cat+0x48>
 8018742:	4b0c      	ldr	r3, [pc, #48]	; (8018774 <pbuf_cat+0x6c>)
 8018744:	f240 3263 	movw	r2, #867	; 0x363
 8018748:	490d      	ldr	r1, [pc, #52]	; (8018780 <pbuf_cat+0x78>)
 801874a:	480c      	ldr	r0, [pc, #48]	; (801877c <pbuf_cat+0x74>)
 801874c:	f009 ff72 	bl	8022634 <iprintf>
 8018750:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8018752:	8932      	ldrh	r2, [r6, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8018754:	6026      	str	r6, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8018756:	4413      	add	r3, r2
 8018758:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801875a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801875c:	4b05      	ldr	r3, [pc, #20]	; (8018774 <pbuf_cat+0x6c>)
 801875e:	f240 3259 	movw	r2, #857	; 0x359
 8018762:	4908      	ldr	r1, [pc, #32]	; (8018784 <pbuf_cat+0x7c>)
 8018764:	4805      	ldr	r0, [pc, #20]	; (801877c <pbuf_cat+0x74>)
}
 8018766:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801876a:	f009 bf63 	b.w	8022634 <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 801876e:	4604      	mov	r4, r0
 8018770:	e7da      	b.n	8018728 <pbuf_cat+0x20>
 8018772:	bf00      	nop
 8018774:	0803fbbc 	.word	0x0803fbbc
 8018778:	0803fd24 	.word	0x0803fd24
 801877c:	08028ef8 	.word	0x08028ef8
 8018780:	0803fd54 	.word	0x0803fd54
 8018784:	0803fcec 	.word	0x0803fcec

08018788 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8018788:	b510      	push	{r4, lr}
 801878a:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 801878c:	f7ff ffbc 	bl	8018708 <pbuf_cat>
  if (p != NULL) {
 8018790:	b124      	cbz	r4, 801879c <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8018792:	7ba3      	ldrb	r3, [r4, #14]
 8018794:	3301      	adds	r3, #1
 8018796:	b2db      	uxtb	r3, r3
 8018798:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801879a:	b103      	cbz	r3, 801879e <pbuf_chain+0x16>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801879c:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801879e:	4b04      	ldr	r3, [pc, #16]	; (80187b0 <pbuf_chain+0x28>)
 80187a0:	f240 3242 	movw	r2, #834	; 0x342
 80187a4:	4903      	ldr	r1, [pc, #12]	; (80187b4 <pbuf_chain+0x2c>)
 80187a6:	4804      	ldr	r0, [pc, #16]	; (80187b8 <pbuf_chain+0x30>)
}
 80187a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80187ac:	f009 bf42 	b.w	8022634 <iprintf>
 80187b0:	0803fbbc 	.word	0x0803fbbc
 80187b4:	0803fcd8 	.word	0x0803fcd8
 80187b8:	08028ef8 	.word	0x08028ef8

080187bc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80187bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80187c0:	2800      	cmp	r0, #0
 80187c2:	f000 809a 	beq.w	80188fa <pbuf_copy+0x13e>
 80187c6:	fab1 f681 	clz	r6, r1
 80187ca:	4688      	mov	r8, r1
 80187cc:	0976      	lsrs	r6, r6, #5
 80187ce:	2900      	cmp	r1, #0
 80187d0:	f000 8093 	beq.w	80188fa <pbuf_copy+0x13e>
 80187d4:	8902      	ldrh	r2, [r0, #8]
 80187d6:	4605      	mov	r5, r0
 80187d8:	890b      	ldrh	r3, [r1, #8]
 80187da:	429a      	cmp	r2, r3
 80187dc:	f0c0 808d 	bcc.w	80188fa <pbuf_copy+0x13e>
 80187e0:	8944      	ldrh	r4, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 80187e2:	4637      	mov	r7, r6
 80187e4:	894b      	ldrh	r3, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80187e6:	f8df a130 	ldr.w	sl, [pc, #304]	; 8018918 <pbuf_copy+0x15c>
 80187ea:	f8df b144 	ldr.w	fp, [pc, #324]	; 8018930 <pbuf_copy+0x174>
 80187ee:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8018920 <pbuf_copy+0x164>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80187f2:	1b9a      	subs	r2, r3, r6
 80187f4:	1be4      	subs	r4, r4, r7
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80187f6:	6868      	ldr	r0, [r5, #4]
 80187f8:	4294      	cmp	r4, r2
 80187fa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80187fe:	4438      	add	r0, r7
 8018800:	bf28      	it	cs
 8018802:	4614      	movcs	r4, r2
 8018804:	4431      	add	r1, r6
 8018806:	4622      	mov	r2, r4
    offset_to += len;
 8018808:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801880a:	f008 ff79 	bl	8021700 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801880e:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 8018810:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8018812:	429f      	cmp	r7, r3
 8018814:	d838      	bhi.n	8018888 <pbuf_copy+0xcc>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8018816:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 801881a:	429e      	cmp	r6, r3
 801881c:	d82a      	bhi.n	8018874 <pbuf_copy+0xb8>
    if (offset_from >= p_from->len) {
 801881e:	429e      	cmp	r6, r3
 8018820:	d318      	bcc.n	8018854 <pbuf_copy+0x98>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 8018822:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 8018824:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 8018828:	429f      	cmp	r7, r3
 801882a:	d04c      	beq.n	80188c6 <pbuf_copy+0x10a>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801882c:	f1b8 0f00 	cmp.w	r8, #0
 8018830:	d145      	bne.n	80188be <pbuf_copy+0x102>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8018832:	892a      	ldrh	r2, [r5, #8]
 8018834:	896b      	ldrh	r3, [r5, #10]
 8018836:	429a      	cmp	r2, r3
 8018838:	d14d      	bne.n	80188d6 <pbuf_copy+0x11a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801883a:	6828      	ldr	r0, [r5, #0]
 801883c:	b140      	cbz	r0, 8018850 <pbuf_copy+0x94>
 801883e:	4b36      	ldr	r3, [pc, #216]	; (8018918 <pbuf_copy+0x15c>)
 8018840:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8018844:	4935      	ldr	r1, [pc, #212]	; (801891c <pbuf_copy+0x160>)
 8018846:	4836      	ldr	r0, [pc, #216]	; (8018920 <pbuf_copy+0x164>)
 8018848:	f009 fef4 	bl	8022634 <iprintf>
 801884c:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 8018850:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 8018854:	896a      	ldrh	r2, [r5, #10]
 8018856:	42ba      	cmp	r2, r7
 8018858:	d040      	beq.n	80188dc <pbuf_copy+0x120>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801885a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801885e:	429a      	cmp	r2, r3
 8018860:	d01a      	beq.n	8018898 <pbuf_copy+0xdc>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8018862:	896c      	ldrh	r4, [r5, #10]
 8018864:	2d00      	cmp	r5, #0
 8018866:	d0c4      	beq.n	80187f2 <pbuf_copy+0x36>
 8018868:	892b      	ldrh	r3, [r5, #8]
 801886a:	42a3      	cmp	r3, r4
 801886c:	d04f      	beq.n	801890e <pbuf_copy+0x152>
 801886e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8018872:	e7be      	b.n	80187f2 <pbuf_copy+0x36>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8018874:	4653      	mov	r3, sl
 8018876:	f240 32da 	movw	r2, #986	; 0x3da
 801887a:	492a      	ldr	r1, [pc, #168]	; (8018924 <pbuf_copy+0x168>)
 801887c:	4648      	mov	r0, r9
 801887e:	f009 fed9 	bl	8022634 <iprintf>
 8018882:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8018886:	e7ca      	b.n	801881e <pbuf_copy+0x62>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8018888:	4653      	mov	r3, sl
 801888a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801888e:	4659      	mov	r1, fp
 8018890:	4648      	mov	r0, r9
 8018892:	f009 fecf 	bl	8022634 <iprintf>
 8018896:	e7be      	b.n	8018816 <pbuf_copy+0x5a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8018898:	f8d8 2000 	ldr.w	r2, [r8]
 801889c:	2a00      	cmp	r2, #0
 801889e:	d0e0      	beq.n	8018862 <pbuf_copy+0xa6>
 80188a0:	4b1d      	ldr	r3, [pc, #116]	; (8018918 <pbuf_copy+0x15c>)
 80188a2:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80188a6:	491d      	ldr	r1, [pc, #116]	; (801891c <pbuf_copy+0x160>)
 80188a8:	481d      	ldr	r0, [pc, #116]	; (8018920 <pbuf_copy+0x164>)
 80188aa:	f009 fec3 	bl	8022634 <iprintf>
 80188ae:	f06f 0005 	mvn.w	r0, #5
}
 80188b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80188b6:	f1b8 0f00 	cmp.w	r8, #0
 80188ba:	d00a      	beq.n	80188d2 <pbuf_copy+0x116>
      offset_to = 0;
 80188bc:	2700      	movs	r7, #0
 80188be:	2600      	movs	r6, #0
 80188c0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 80188c4:	e7c9      	b.n	801885a <pbuf_copy+0x9e>
      p_to = p_to->next;
 80188c6:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80188c8:	2d00      	cmp	r5, #0
 80188ca:	d1f4      	bne.n	80188b6 <pbuf_copy+0xfa>
 80188cc:	f1b8 0f00 	cmp.w	r8, #0
 80188d0:	d108      	bne.n	80188e4 <pbuf_copy+0x128>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80188d2:	2d00      	cmp	r5, #0
 80188d4:	d1ad      	bne.n	8018832 <pbuf_copy+0x76>
  return ERR_OK;
 80188d6:	2000      	movs	r0, #0
}
 80188d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 80188dc:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80188de:	b10d      	cbz	r5, 80188e4 <pbuf_copy+0x128>
      offset_to = 0;
 80188e0:	2700      	movs	r7, #0
 80188e2:	e7ed      	b.n	80188c0 <pbuf_copy+0x104>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80188e4:	4b0c      	ldr	r3, [pc, #48]	; (8018918 <pbuf_copy+0x15c>)
 80188e6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80188ea:	490f      	ldr	r1, [pc, #60]	; (8018928 <pbuf_copy+0x16c>)
 80188ec:	480c      	ldr	r0, [pc, #48]	; (8018920 <pbuf_copy+0x164>)
 80188ee:	f009 fea1 	bl	8022634 <iprintf>
 80188f2:	f06f 000f 	mvn.w	r0, #15
}
 80188f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80188fa:	4b07      	ldr	r3, [pc, #28]	; (8018918 <pbuf_copy+0x15c>)
 80188fc:	f240 32c9 	movw	r2, #969	; 0x3c9
 8018900:	490a      	ldr	r1, [pc, #40]	; (801892c <pbuf_copy+0x170>)
 8018902:	4807      	ldr	r0, [pc, #28]	; (8018920 <pbuf_copy+0x164>)
 8018904:	f009 fe96 	bl	8022634 <iprintf>
 8018908:	f06f 000f 	mvn.w	r0, #15
 801890c:	e7a0      	b.n	8018850 <pbuf_copy+0x94>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801890e:	682b      	ldr	r3, [r5, #0]
 8018910:	2b00      	cmp	r3, #0
 8018912:	d0ac      	beq.n	801886e <pbuf_copy+0xb2>
 8018914:	e793      	b.n	801883e <pbuf_copy+0x82>
 8018916:	bf00      	nop
 8018918:	0803fbbc 	.word	0x0803fbbc
 801891c:	0803fdd8 	.word	0x0803fdd8
 8018920:	08028ef8 	.word	0x08028ef8
 8018924:	0803fdac 	.word	0x0803fdac
 8018928:	0803fdc8 	.word	0x0803fdc8
 801892c:	0803fd64 	.word	0x0803fd64
 8018930:	0803fd94 	.word	0x0803fd94

08018934 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8018934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8018938:	4605      	mov	r5, r0
 801893a:	b350      	cbz	r0, 8018992 <pbuf_copy_partial+0x5e>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801893c:	460f      	mov	r7, r1
 801893e:	b399      	cbz	r1, 80189a8 <pbuf_copy_partial+0x74>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8018940:	4690      	mov	r8, r2
 8018942:	b37a      	cbz	r2, 80189a4 <pbuf_copy_partial+0x70>
  u16_t left = 0;
 8018944:	2600      	movs	r6, #0
 8018946:	e005      	b.n	8018954 <pbuf_copy_partial+0x20>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8018948:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801894a:	682d      	ldr	r5, [r5, #0]
 801894c:	f1b8 0f00 	cmp.w	r8, #0
 8018950:	d01c      	beq.n	801898c <pbuf_copy_partial+0x58>
 8018952:	b1dd      	cbz	r5, 801898c <pbuf_copy_partial+0x58>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018954:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 8018956:	896c      	ldrh	r4, [r5, #10]
 8018958:	b11b      	cbz	r3, 8018962 <pbuf_copy_partial+0x2e>
 801895a:	429c      	cmp	r4, r3
      offset = (u16_t)(offset - p->len);
 801895c:	eba3 0204 	sub.w	r2, r3, r4
    if ((offset != 0) && (offset >= p->len)) {
 8018960:	d9f2      	bls.n	8018948 <pbuf_copy_partial+0x14>
      buf_copy_len = (u16_t)(p->len - offset);
 8018962:	1ae4      	subs	r4, r4, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018964:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 8018966:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018968:	4419      	add	r1, r3
 801896a:	4544      	cmp	r4, r8
 801896c:	bf28      	it	cs
 801896e:	4644      	movcs	r4, r8
 8018970:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8018972:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 8018974:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018978:	f008 fec2 	bl	8021700 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801897c:	b2b6      	uxth	r6, r6
      offset = 0;
 801897e:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 8018980:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8018984:	682d      	ldr	r5, [r5, #0]
 8018986:	f1b8 0f00 	cmp.w	r8, #0
 801898a:	d1e2      	bne.n	8018952 <pbuf_copy_partial+0x1e>
    }
  }
  return copied_total;
}
 801898c:	4630      	mov	r0, r6
 801898e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8018992:	4606      	mov	r6, r0
 8018994:	4b09      	ldr	r3, [pc, #36]	; (80189bc <pbuf_copy_partial+0x88>)
 8018996:	f240 420a 	movw	r2, #1034	; 0x40a
 801899a:	4909      	ldr	r1, [pc, #36]	; (80189c0 <pbuf_copy_partial+0x8c>)
 801899c:	4809      	ldr	r0, [pc, #36]	; (80189c4 <pbuf_copy_partial+0x90>)
 801899e:	f009 fe49 	bl	8022634 <iprintf>
 80189a2:	e7f3      	b.n	801898c <pbuf_copy_partial+0x58>
  u16_t left = 0;
 80189a4:	4616      	mov	r6, r2
 80189a6:	e7f1      	b.n	801898c <pbuf_copy_partial+0x58>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80189a8:	4b04      	ldr	r3, [pc, #16]	; (80189bc <pbuf_copy_partial+0x88>)
 80189aa:	f240 420b 	movw	r2, #1035	; 0x40b
 80189ae:	4906      	ldr	r1, [pc, #24]	; (80189c8 <pbuf_copy_partial+0x94>)
 80189b0:	463e      	mov	r6, r7
 80189b2:	4804      	ldr	r0, [pc, #16]	; (80189c4 <pbuf_copy_partial+0x90>)
 80189b4:	f009 fe3e 	bl	8022634 <iprintf>
 80189b8:	e7e8      	b.n	801898c <pbuf_copy_partial+0x58>
 80189ba:	bf00      	nop
 80189bc:	0803fbbc 	.word	0x0803fbbc
 80189c0:	0803fe04 	.word	0x0803fe04
 80189c4:	08028ef8 	.word	0x08028ef8
 80189c8:	0803fe24 	.word	0x0803fe24

080189cc <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80189cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80189d0:	2800      	cmp	r0, #0
 80189d2:	d049      	beq.n	8018a68 <pbuf_take+0x9c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80189d4:	460f      	mov	r7, r1
 80189d6:	2900      	cmp	r1, #0
 80189d8:	d03c      	beq.n	8018a54 <pbuf_take+0x88>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 80189da:	8903      	ldrh	r3, [r0, #8]
 80189dc:	4604      	mov	r4, r0
 80189de:	4690      	mov	r8, r2
 80189e0:	4293      	cmp	r3, r2
 80189e2:	d32d      	bcc.n	8018a40 <pbuf_take+0x74>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 80189e4:	b34a      	cbz	r2, 8018a3a <pbuf_take+0x6e>
 80189e6:	4615      	mov	r5, r2
  size_t copied_total = 0;
 80189e8:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 80189ea:	f8df b094 	ldr.w	fp, [pc, #148]	; 8018a80 <pbuf_take+0xb4>
 80189ee:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8018a94 <pbuf_take+0xc8>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 80189f2:	8962      	ldrh	r2, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80189f4:	19b9      	adds	r1, r7, r6
 80189f6:	6860      	ldr	r0, [r4, #4]
 80189f8:	42aa      	cmp	r2, r5
 80189fa:	bf28      	it	cs
 80189fc:	462a      	movcs	r2, r5
 80189fe:	4691      	mov	r9, r2
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 8018a00:	4416      	add	r6, r2
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8018a02:	f008 fe7d 	bl	8021700 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 8018a06:	6824      	ldr	r4, [r4, #0]
 8018a08:	ebb5 0509 	subs.w	r5, r5, r9
 8018a0c:	d009      	beq.n	8018a22 <pbuf_take+0x56>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8018a0e:	2c00      	cmp	r4, #0
 8018a10:	d1ef      	bne.n	80189f2 <pbuf_take+0x26>
 8018a12:	465b      	mov	r3, fp
 8018a14:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8018a18:	4651      	mov	r1, sl
 8018a1a:	4818      	ldr	r0, [pc, #96]	; (8018a7c <pbuf_take+0xb0>)
 8018a1c:	f009 fe0a 	bl	8022634 <iprintf>
 8018a20:	e7e7      	b.n	80189f2 <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8018a22:	45b0      	cmp	r8, r6
 8018a24:	d009      	beq.n	8018a3a <pbuf_take+0x6e>
 8018a26:	4b16      	ldr	r3, [pc, #88]	; (8018a80 <pbuf_take+0xb4>)
 8018a28:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8018a2c:	4915      	ldr	r1, [pc, #84]	; (8018a84 <pbuf_take+0xb8>)
 8018a2e:	4813      	ldr	r0, [pc, #76]	; (8018a7c <pbuf_take+0xb0>)
 8018a30:	f009 fe00 	bl	8022634 <iprintf>
  return ERR_OK;
 8018a34:	4628      	mov	r0, r5
}
 8018a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 8018a3a:	2000      	movs	r0, #0
}
 8018a3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8018a40:	4b0f      	ldr	r3, [pc, #60]	; (8018a80 <pbuf_take+0xb4>)
 8018a42:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8018a46:	4910      	ldr	r1, [pc, #64]	; (8018a88 <pbuf_take+0xbc>)
 8018a48:	480c      	ldr	r0, [pc, #48]	; (8018a7c <pbuf_take+0xb0>)
 8018a4a:	f009 fdf3 	bl	8022634 <iprintf>
 8018a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8018a52:	e7f3      	b.n	8018a3c <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8018a54:	4b0a      	ldr	r3, [pc, #40]	; (8018a80 <pbuf_take+0xb4>)
 8018a56:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8018a5a:	490c      	ldr	r1, [pc, #48]	; (8018a8c <pbuf_take+0xc0>)
 8018a5c:	4807      	ldr	r0, [pc, #28]	; (8018a7c <pbuf_take+0xb0>)
 8018a5e:	f009 fde9 	bl	8022634 <iprintf>
 8018a62:	f06f 000f 	mvn.w	r0, #15
 8018a66:	e7e9      	b.n	8018a3c <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8018a68:	4b05      	ldr	r3, [pc, #20]	; (8018a80 <pbuf_take+0xb4>)
 8018a6a:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8018a6e:	4908      	ldr	r1, [pc, #32]	; (8018a90 <pbuf_take+0xc4>)
 8018a70:	4802      	ldr	r0, [pc, #8]	; (8018a7c <pbuf_take+0xb0>)
 8018a72:	f009 fddf 	bl	8022634 <iprintf>
 8018a76:	f06f 000f 	mvn.w	r0, #15
 8018a7a:	e7df      	b.n	8018a3c <pbuf_take+0x70>
 8018a7c:	08028ef8 	.word	0x08028ef8
 8018a80:	0803fbbc 	.word	0x0803fbbc
 8018a84:	0803feb4 	.word	0x0803feb4
 8018a88:	0803fe7c 	.word	0x0803fe7c
 8018a8c:	0803fe60 	.word	0x0803fe60
 8018a90:	0803fe48 	.word	0x0803fe48
 8018a94:	0803fe9c 	.word	0x0803fe9c

08018a98 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8018a98:	b390      	cbz	r0, 8018b00 <pbuf_take_at+0x68>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8018a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a9e:	460f      	mov	r7, r1
 8018aa0:	4604      	mov	r4, r0
 8018aa2:	e002      	b.n	8018aaa <pbuf_take_at+0x12>
    q = q->next;
 8018aa4:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8018aa6:	b283      	uxth	r3, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 8018aa8:	b334      	cbz	r4, 8018af8 <pbuf_take_at+0x60>
 8018aaa:	8965      	ldrh	r5, [r4, #10]
 8018aac:	429d      	cmp	r5, r3
    offset_left = (u16_t)(offset_left - q->len);
 8018aae:	eba3 0005 	sub.w	r0, r3, r5
  while ((q != NULL) && (q->len <= offset_left)) {
 8018ab2:	d9f7      	bls.n	8018aa4 <pbuf_take_at+0xc>
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8018ab4:	8921      	ldrh	r1, [r4, #8]
 8018ab6:	189e      	adds	r6, r3, r2
 8018ab8:	42b1      	cmp	r1, r6
 8018aba:	db1d      	blt.n	8018af8 <pbuf_take_at+0x60>
    u16_t remaining_len = len;
    const u8_t *src_ptr = (const u8_t *)dataptr;
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 8018abc:	1ae9      	subs	r1, r5, r3
 8018abe:	428a      	cmp	r2, r1
 8018ac0:	dc07      	bgt.n	8018ad2 <pbuf_take_at+0x3a>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8018ac2:	6860      	ldr	r0, [r4, #4]
 8018ac4:	4639      	mov	r1, r7
 8018ac6:	4418      	add	r0, r3
 8018ac8:	f008 fe1a 	bl	8021700 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
    src_ptr += first_copy_len;
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
 8018acc:	2000      	movs	r0, #0
  }
  return ERR_MEM;
}
 8018ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8018ad2:	fa1f f881 	uxth.w	r8, r1
 8018ad6:	6860      	ldr	r0, [r4, #4]
 8018ad8:	4639      	mov	r1, r7
 8018ada:	4642      	mov	r2, r8
 8018adc:	4418      	add	r0, r3
 8018ade:	f008 fe0f 	bl	8021700 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8018ae2:	1b70      	subs	r0, r6, r5
 8018ae4:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 8018ae6:	2a00      	cmp	r2, #0
 8018ae8:	d0f0      	beq.n	8018acc <pbuf_take_at+0x34>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8018aea:	eb07 0108 	add.w	r1, r7, r8
 8018aee:	6820      	ldr	r0, [r4, #0]
}
 8018af0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 8018af4:	f7ff bf6a 	b.w	80189cc <pbuf_take>
  return ERR_MEM;
 8018af8:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_MEM;
 8018b00:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018b04:	4770      	bx	lr
 8018b06:	bf00      	nop

08018b08 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8018b08:	b538      	push	{r3, r4, r5, lr}
 8018b0a:	4615      	mov	r5, r2
 8018b0c:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8018b0e:	8929      	ldrh	r1, [r5, #8]
 8018b10:	f7ff fce6 	bl	80184e0 <pbuf_alloc>
  if (q == NULL) {
 8018b14:	4604      	mov	r4, r0
 8018b16:	b118      	cbz	r0, 8018b20 <pbuf_clone+0x18>
    return NULL;
  }
  err = pbuf_copy(q, p);
 8018b18:	4629      	mov	r1, r5
 8018b1a:	f7ff fe4f 	bl	80187bc <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8018b1e:	b908      	cbnz	r0, 8018b24 <pbuf_clone+0x1c>
  return q;
}
 8018b20:	4620      	mov	r0, r4
 8018b22:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8018b24:	4b04      	ldr	r3, [pc, #16]	; (8018b38 <pbuf_clone+0x30>)
 8018b26:	f240 5224 	movw	r2, #1316	; 0x524
 8018b2a:	4904      	ldr	r1, [pc, #16]	; (8018b3c <pbuf_clone+0x34>)
 8018b2c:	4804      	ldr	r0, [pc, #16]	; (8018b40 <pbuf_clone+0x38>)
 8018b2e:	f009 fd81 	bl	8022634 <iprintf>
}
 8018b32:	4620      	mov	r0, r4
 8018b34:	bd38      	pop	{r3, r4, r5, pc}
 8018b36:	bf00      	nop
 8018b38:	0803fbbc 	.word	0x0803fbbc
 8018b3c:	0803fecc 	.word	0x0803fecc
 8018b40:	08028ef8 	.word	0x08028ef8

08018b44 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b44:	b140      	cbz	r0, 8018b58 <pbuf_try_get_at+0x14>
 8018b46:	8943      	ldrh	r3, [r0, #10]
 8018b48:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 8018b4a:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b4e:	d806      	bhi.n	8018b5e <pbuf_try_get_at+0x1a>
    q = q->next;
 8018b50:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8018b52:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b54:	2800      	cmp	r0, #0
 8018b56:	d1f6      	bne.n	8018b46 <pbuf_try_get_at+0x2>

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
  }
  return -1;
 8018b58:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018b5c:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 8018b5e:	6843      	ldr	r3, [r0, #4]
 8018b60:	5c58      	ldrb	r0, [r3, r1]
 8018b62:	4770      	bx	lr

08018b64 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b64:	b918      	cbnz	r0, 8018b6e <pbuf_put_at+0xa>
 8018b66:	e00a      	b.n	8018b7e <pbuf_put_at+0x1a>
    q = q->next;
 8018b68:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8018b6a:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b6c:	b130      	cbz	r0, 8018b7c <pbuf_put_at+0x18>
 8018b6e:	8943      	ldrh	r3, [r0, #10]
 8018b70:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 8018b72:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8018b76:	d9f7      	bls.n	8018b68 <pbuf_put_at+0x4>
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
 8018b78:	6843      	ldr	r3, [r0, #4]
 8018b7a:	545a      	strb	r2, [r3, r1]
  }
}
 8018b7c:	4770      	bx	lr
 8018b7e:	4770      	bx	lr

08018b80 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8018b80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8018b84:	4e33      	ldr	r6, [pc, #204]	; (8018c54 <raw_input+0xd4>)
{
 8018b86:	4681      	mov	r9, r0
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8018b88:	6831      	ldr	r1, [r6, #0]
 8018b8a:	6970      	ldr	r0, [r6, #20]
 8018b8c:	f007 fb2c 	bl	80201e8 <ip4_addr_isbroadcast_u32>
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 8018b90:	4a31      	ldr	r2, [pc, #196]	; (8018c58 <raw_input+0xd8>)
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8018b92:	f8d9 3004 	ldr.w	r3, [r9, #4]
  pcb = raw_pcbs;
 8018b96:	6814      	ldr	r4, [r2, #0]
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8018b98:	7a5d      	ldrb	r5, [r3, #9]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8018b9a:	2c00      	cmp	r4, #0
 8018b9c:	d04d      	beq.n	8018c3a <raw_input+0xba>
 8018b9e:	4680      	mov	r8, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 8018ba0:	2000      	movs	r0, #0
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
#endif
        ret = RAW_INPUT_DELIVERED;
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8018ba2:	f106 0b10 	add.w	fp, r6, #16
 8018ba6:	46ca      	mov	sl, r9
  prev = NULL;
 8018ba8:	4606      	mov	r6, r0
 8018baa:	e004      	b.n	8018bb6 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 8018bac:	68e3      	ldr	r3, [r4, #12]
  while (pcb != NULL) {
 8018bae:	4626      	mov	r6, r4
 8018bb0:	2b00      	cmp	r3, #0
 8018bb2:	d037      	beq.n	8018c24 <raw_input+0xa4>
 8018bb4:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8018bb6:	7c23      	ldrb	r3, [r4, #16]
 8018bb8:	42ab      	cmp	r3, r5
 8018bba:	d1f7      	bne.n	8018bac <raw_input+0x2c>
 8018bbc:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018bbe:	b13a      	cbz	r2, 8018bd0 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018bc0:	4b24      	ldr	r3, [pc, #144]	; (8018c54 <raw_input+0xd4>)
 8018bc2:	685b      	ldr	r3, [r3, #4]
 8018bc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8018bc8:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018bca:	b2db      	uxtb	r3, r3
 8018bcc:	429a      	cmp	r2, r3
 8018bce:	d1ed      	bne.n	8018bac <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8018bd0:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 8018bd2:	f1b8 0f00 	cmp.w	r8, #0
 8018bd6:	d027      	beq.n	8018c28 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8018bd8:	2b00      	cmp	r3, #0
 8018bda:	d1e7      	bne.n	8018bac <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8018bdc:	7c63      	ldrb	r3, [r4, #17]
 8018bde:	07db      	lsls	r3, r3, #31
 8018be0:	d504      	bpl.n	8018bec <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8018be2:	4b1c      	ldr	r3, [pc, #112]	; (8018c54 <raw_input+0xd4>)
 8018be4:	6862      	ldr	r2, [r4, #4]
 8018be6:	691b      	ldr	r3, [r3, #16]
 8018be8:	429a      	cmp	r2, r3
 8018bea:	d1df      	bne.n	8018bac <raw_input+0x2c>
      if (pcb->recv != NULL) {
 8018bec:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8018bf0:	f1b9 0f00 	cmp.w	r9, #0
 8018bf4:	d0da      	beq.n	8018bac <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8018bf6:	465b      	mov	r3, fp
 8018bf8:	4652      	mov	r2, sl
 8018bfa:	4621      	mov	r1, r4
 8018bfc:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 8018bfe:	f8da 7004 	ldr.w	r7, [sl, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8018c02:	47c8      	blx	r9
        if (eaten != 0) {
 8018c04:	b9d8      	cbnz	r0, 8018c3e <raw_input+0xbe>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8018c06:	f8da 3004 	ldr.w	r3, [sl, #4]
 8018c0a:	42bb      	cmp	r3, r7
 8018c0c:	d013      	beq.n	8018c36 <raw_input+0xb6>
 8018c0e:	4b13      	ldr	r3, [pc, #76]	; (8018c5c <raw_input+0xdc>)
 8018c10:	22c0      	movs	r2, #192	; 0xc0
 8018c12:	4913      	ldr	r1, [pc, #76]	; (8018c60 <raw_input+0xe0>)
 8018c14:	4626      	mov	r6, r4
 8018c16:	4813      	ldr	r0, [pc, #76]	; (8018c64 <raw_input+0xe4>)
 8018c18:	f009 fd0c 	bl	8022634 <iprintf>
    pcb = pcb->next;
 8018c1c:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 8018c1e:	2002      	movs	r0, #2
  while (pcb != NULL) {
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d1c7      	bne.n	8018bb4 <raw_input+0x34>
  }
  return ret;
}
 8018c24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 8018c28:	2b00      	cmp	r3, #0
 8018c2a:	d0d7      	beq.n	8018bdc <raw_input+0x5c>
 8018c2c:	4a09      	ldr	r2, [pc, #36]	; (8018c54 <raw_input+0xd4>)
 8018c2e:	6952      	ldr	r2, [r2, #20]
 8018c30:	4293      	cmp	r3, r2
 8018c32:	d1bb      	bne.n	8018bac <raw_input+0x2c>
 8018c34:	e7d2      	b.n	8018bdc <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 8018c36:	2002      	movs	r0, #2
 8018c38:	e7b8      	b.n	8018bac <raw_input+0x2c>
  raw_input_state_t ret = RAW_INPUT_NONE;
 8018c3a:	4620      	mov	r0, r4
 8018c3c:	e7f2      	b.n	8018c24 <raw_input+0xa4>
          if (prev != NULL) {
 8018c3e:	b13e      	cbz	r6, 8018c50 <raw_input+0xd0>
            pcb->next = raw_pcbs;
 8018c40:	4905      	ldr	r1, [pc, #20]	; (8018c58 <raw_input+0xd8>)
          return RAW_INPUT_EATEN;
 8018c42:	2001      	movs	r0, #1
            prev->next = pcb->next;
 8018c44:	68e2      	ldr	r2, [r4, #12]
            pcb->next = raw_pcbs;
 8018c46:	680b      	ldr	r3, [r1, #0]
            prev->next = pcb->next;
 8018c48:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 8018c4a:	600c      	str	r4, [r1, #0]
            pcb->next = raw_pcbs;
 8018c4c:	60e3      	str	r3, [r4, #12]
            raw_pcbs = pcb;
 8018c4e:	e7e9      	b.n	8018c24 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 8018c50:	2001      	movs	r0, #1
 8018c52:	e7e7      	b.n	8018c24 <raw_input+0xa4>
 8018c54:	2001f18c 	.word	0x2001f18c
 8018c58:	2001aa08 	.word	0x2001aa08
 8018c5c:	0803fee0 	.word	0x0803fee0
 8018c60:	0803ff10 	.word	0x0803ff10
 8018c64:	08028ef8 	.word	0x08028ef8

08018c68 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018c68:	b110      	cbz	r0, 8018c70 <raw_netif_ip_addr_changed+0x8>
 8018c6a:	6802      	ldr	r2, [r0, #0]
 8018c6c:	b101      	cbz	r1, 8018c70 <raw_netif_ip_addr_changed+0x8>
 8018c6e:	b902      	cbnz	r2, 8018c72 <raw_netif_ip_addr_changed+0xa>
 8018c70:	4770      	bx	lr
 8018c72:	680b      	ldr	r3, [r1, #0]
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d0fb      	beq.n	8018c70 <raw_netif_ip_addr_changed+0x8>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8018c78:	4b08      	ldr	r3, [pc, #32]	; (8018c9c <raw_netif_ip_addr_changed+0x34>)
 8018c7a:	681b      	ldr	r3, [r3, #0]
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d0f7      	beq.n	8018c70 <raw_netif_ip_addr_changed+0x8>
{
 8018c80:	b410      	push	{r4}
 8018c82:	e000      	b.n	8018c86 <raw_netif_ip_addr_changed+0x1e>
 8018c84:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8018c86:	681c      	ldr	r4, [r3, #0]
 8018c88:	4294      	cmp	r4, r2
 8018c8a:	d101      	bne.n	8018c90 <raw_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8018c8c:	680a      	ldr	r2, [r1, #0]
 8018c8e:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8018c90:	68db      	ldr	r3, [r3, #12]
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	d1f6      	bne.n	8018c84 <raw_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 8018c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018c9a:	4770      	bx	lr
 8018c9c:	2001aa08 	.word	0x2001aa08

08018ca0 <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 8018ca0:	4770      	bx	lr
 8018ca2:	bf00      	nop

08018ca4 <tcp_new_port>:
 */
static u16_t
tcp_new_port(void)
{
  u8_t i;
  u16_t n = 0;
 8018ca4:	f8df c060 	ldr.w	ip, [pc, #96]	; 8018d08 <tcp_new_port+0x64>
{
 8018ca8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8018cac:	b4f0      	push	{r4, r5, r6, r7}
 8018cae:	f8bc 0000 	ldrh.w	r0, [ip]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8018cb2:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8018cb6:	4f11      	ldr	r7, [pc, #68]	; (8018cfc <tcp_new_port+0x58>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8018cb8:	4d11      	ldr	r5, [pc, #68]	; (8018d00 <tcp_new_port+0x5c>)
  tcp_port++;
 8018cba:	3001      	adds	r0, #1
 8018cbc:	4c11      	ldr	r4, [pc, #68]	; (8018d04 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8018cbe:	462b      	mov	r3, r5
  tcp_port++;
 8018cc0:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8018cc2:	42b0      	cmp	r0, r6
 8018cc4:	bf08      	it	eq
 8018cc6:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8018cca:	681b      	ldr	r3, [r3, #0]
 8018ccc:	b913      	cbnz	r3, 8018cd4 <tcp_new_port+0x30>
 8018cce:	e00c      	b.n	8018cea <tcp_new_port+0x46>
 8018cd0:	68db      	ldr	r3, [r3, #12]
 8018cd2:	b153      	cbz	r3, 8018cea <tcp_new_port+0x46>
      if (pcb->local_port == tcp_port) {
 8018cd4:	8ada      	ldrh	r2, [r3, #22]
 8018cd6:	4282      	cmp	r2, r0
 8018cd8:	d1fa      	bne.n	8018cd0 <tcp_new_port+0x2c>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8018cda:	3901      	subs	r1, #1
 8018cdc:	b289      	uxth	r1, r1
 8018cde:	2900      	cmp	r1, #0
 8018ce0:	d1eb      	bne.n	8018cba <tcp_new_port+0x16>
 8018ce2:	f8ac 0000 	strh.w	r0, [ip]
          return 0;
 8018ce6:	4608      	mov	r0, r1
 8018ce8:	e006      	b.n	8018cf8 <tcp_new_port+0x54>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8018cea:	42bc      	cmp	r4, r7
 8018cec:	d002      	beq.n	8018cf4 <tcp_new_port+0x50>
 8018cee:	f854 3b04 	ldr.w	r3, [r4], #4
 8018cf2:	e7ea      	b.n	8018cca <tcp_new_port+0x26>
 8018cf4:	f8ac 0000 	strh.w	r0, [ip]
        goto again;
      }
    }
  }
  return tcp_port;
}
 8018cf8:	bcf0      	pop	{r4, r5, r6, r7}
 8018cfa:	4770      	bx	lr
 8018cfc:	08040650 	.word	0x08040650
 8018d00:	2002e1c8 	.word	0x2002e1c8
 8018d04:	08040644 	.word	0x08040644
 8018d08:	20000408 	.word	0x20000408

08018d0c <tcp_close_shutdown_fin>:
{
 8018d0c:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8018d0e:	4604      	mov	r4, r0
 8018d10:	b310      	cbz	r0, 8018d58 <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 8018d12:	7d23      	ldrb	r3, [r4, #20]
 8018d14:	2b04      	cmp	r3, #4
 8018d16:	d005      	beq.n	8018d24 <tcp_close_shutdown_fin+0x18>
 8018d18:	2b07      	cmp	r3, #7
 8018d1a:	d00e      	beq.n	8018d3a <tcp_close_shutdown_fin+0x2e>
 8018d1c:	2b03      	cmp	r3, #3
 8018d1e:	d001      	beq.n	8018d24 <tcp_close_shutdown_fin+0x18>
 8018d20:	2000      	movs	r0, #0
}
 8018d22:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8018d24:	4620      	mov	r0, r4
 8018d26:	f003 fd83 	bl	801c830 <tcp_send_fin>
      if (err == ERR_OK) {
 8018d2a:	b950      	cbnz	r0, 8018d42 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 8018d2c:	2305      	movs	r3, #5
 8018d2e:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 8018d30:	4620      	mov	r0, r4
 8018d32:	f003 feef 	bl	801cb14 <tcp_output>
 8018d36:	2000      	movs	r0, #0
}
 8018d38:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8018d3a:	4620      	mov	r0, r4
 8018d3c:	f003 fd78 	bl	801c830 <tcp_send_fin>
      if (err == ERR_OK) {
 8018d40:	b138      	cbz	r0, 8018d52 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 8018d42:	1c43      	adds	r3, r0, #1
 8018d44:	d1ed      	bne.n	8018d22 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8018d46:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 8018d48:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8018d4a:	f043 0308 	orr.w	r3, r3, #8
 8018d4e:	8363      	strh	r3, [r4, #26]
}
 8018d50:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 8018d52:	2309      	movs	r3, #9
 8018d54:	7523      	strb	r3, [r4, #20]
  if (err == ERR_OK) {
 8018d56:	e7eb      	b.n	8018d30 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8018d58:	4b03      	ldr	r3, [pc, #12]	; (8018d68 <tcp_close_shutdown_fin+0x5c>)
 8018d5a:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8018d5e:	4903      	ldr	r1, [pc, #12]	; (8018d6c <tcp_close_shutdown_fin+0x60>)
 8018d60:	4803      	ldr	r0, [pc, #12]	; (8018d70 <tcp_close_shutdown_fin+0x64>)
 8018d62:	f009 fc67 	bl	8022634 <iprintf>
 8018d66:	e7d4      	b.n	8018d12 <tcp_close_shutdown_fin+0x6>
 8018d68:	0803ff5c 	.word	0x0803ff5c
 8018d6c:	0803ff8c 	.word	0x0803ff8c
 8018d70:	08028ef8 	.word	0x08028ef8

08018d74 <tcp_init>:
{
 8018d74:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8018d76:	f009 fd01 	bl	802277c <rand>
 8018d7a:	4b02      	ldr	r3, [pc, #8]	; (8018d84 <tcp_init+0x10>)
 8018d7c:	4a02      	ldr	r2, [pc, #8]	; (8018d88 <tcp_init+0x14>)
 8018d7e:	4303      	orrs	r3, r0
 8018d80:	8013      	strh	r3, [r2, #0]
}
 8018d82:	bd08      	pop	{r3, pc}
 8018d84:	ffffc000 	.word	0xffffc000
 8018d88:	20000408 	.word	0x20000408

08018d8c <tcp_free>:
{
 8018d8c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8018d8e:	7d03      	ldrb	r3, [r0, #20]
{
 8018d90:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8018d92:	2b01      	cmp	r3, #1
 8018d94:	d005      	beq.n	8018da2 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 8018d96:	4621      	mov	r1, r4
 8018d98:	2002      	movs	r0, #2
}
 8018d9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8018d9e:	f7ff b861 	b.w	8017e64 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8018da2:	4906      	ldr	r1, [pc, #24]	; (8018dbc <tcp_free+0x30>)
 8018da4:	22d4      	movs	r2, #212	; 0xd4
 8018da6:	4b06      	ldr	r3, [pc, #24]	; (8018dc0 <tcp_free+0x34>)
 8018da8:	4806      	ldr	r0, [pc, #24]	; (8018dc4 <tcp_free+0x38>)
 8018daa:	f009 fc43 	bl	8022634 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 8018dae:	4621      	mov	r1, r4
 8018db0:	2002      	movs	r0, #2
}
 8018db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8018db6:	f7ff b855 	b.w	8017e64 <memp_free>
 8018dba:	bf00      	nop
 8018dbc:	0803ff98 	.word	0x0803ff98
 8018dc0:	0803ff5c 	.word	0x0803ff5c
 8018dc4:	08028ef8 	.word	0x08028ef8

08018dc8 <tcp_bind>:
{
 8018dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 8018dca:	4e26      	ldr	r6, [pc, #152]	; (8018e64 <tcp_bind+0x9c>)
 8018dcc:	2900      	cmp	r1, #0
 8018dce:	bf18      	it	ne
 8018dd0:	460e      	movne	r6, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8018dd2:	2800      	cmp	r0, #0
 8018dd4:	d03b      	beq.n	8018e4e <tcp_bind+0x86>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8018dd6:	7d03      	ldrb	r3, [r0, #20]
 8018dd8:	4607      	mov	r7, r0
 8018dda:	bb73      	cbnz	r3, 8018e3a <tcp_bind+0x72>
  if (port == 0) {
 8018ddc:	b312      	cbz	r2, 8018e24 <tcp_bind+0x5c>
 8018dde:	4922      	ldr	r1, [pc, #136]	; (8018e68 <tcp_bind+0xa0>)
 8018de0:	4b22      	ldr	r3, [pc, #136]	; (8018e6c <tcp_bind+0xa4>)
 8018de2:	f101 000c 	add.w	r0, r1, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8018de6:	681b      	ldr	r3, [r3, #0]
 8018de8:	b913      	cbnz	r3, 8018df0 <tcp_bind+0x28>
 8018dea:	e00d      	b.n	8018e08 <tcp_bind+0x40>
 8018dec:	68db      	ldr	r3, [r3, #12]
 8018dee:	b15b      	cbz	r3, 8018e08 <tcp_bind+0x40>
        if (cpcb->local_port == port) {
 8018df0:	8adc      	ldrh	r4, [r3, #22]
 8018df2:	4294      	cmp	r4, r2
 8018df4:	d1fa      	bne.n	8018dec <tcp_bind+0x24>
                (ip_addr_isany(&cpcb->local_ip) ||
 8018df6:	681c      	ldr	r4, [r3, #0]
 8018df8:	b11c      	cbz	r4, 8018e02 <tcp_bind+0x3a>
                 ip_addr_isany(ipaddr) ||
 8018dfa:	6835      	ldr	r5, [r6, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8018dfc:	b10d      	cbz	r5, 8018e02 <tcp_bind+0x3a>
 8018dfe:	42ac      	cmp	r4, r5
 8018e00:	d1f4      	bne.n	8018dec <tcp_bind+0x24>
              return ERR_USE;
 8018e02:	f06f 0007 	mvn.w	r0, #7
}
 8018e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 8018e08:	4281      	cmp	r1, r0
 8018e0a:	d113      	bne.n	8018e34 <tcp_bind+0x6c>
  if (!ip_addr_isany(ipaddr)
 8018e0c:	6833      	ldr	r3, [r6, #0]
 8018e0e:	b103      	cbz	r3, 8018e12 <tcp_bind+0x4a>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8018e10:	603b      	str	r3, [r7, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8018e12:	4b17      	ldr	r3, [pc, #92]	; (8018e70 <tcp_bind+0xa8>)
  pcb->local_port = port;
 8018e14:	82fa      	strh	r2, [r7, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8018e16:	681a      	ldr	r2, [r3, #0]
 8018e18:	601f      	str	r7, [r3, #0]
 8018e1a:	60fa      	str	r2, [r7, #12]
 8018e1c:	f004 f9ae 	bl	801d17c <tcp_timer_needed>
  return ERR_OK;
 8018e20:	2000      	movs	r0, #0
}
 8018e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 8018e24:	f7ff ff3e 	bl	8018ca4 <tcp_new_port>
    if (port == 0) {
 8018e28:	4602      	mov	r2, r0
 8018e2a:	2800      	cmp	r0, #0
 8018e2c:	d1ee      	bne.n	8018e0c <tcp_bind+0x44>
      return ERR_BUF;
 8018e2e:	f06f 0001 	mvn.w	r0, #1
}
 8018e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e34:	f851 3b04 	ldr.w	r3, [r1], #4
 8018e38:	e7d5      	b.n	8018de6 <tcp_bind+0x1e>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8018e3a:	4b0e      	ldr	r3, [pc, #56]	; (8018e74 <tcp_bind+0xac>)
 8018e3c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018e40:	490d      	ldr	r1, [pc, #52]	; (8018e78 <tcp_bind+0xb0>)
 8018e42:	480e      	ldr	r0, [pc, #56]	; (8018e7c <tcp_bind+0xb4>)
 8018e44:	f009 fbf6 	bl	8022634 <iprintf>
 8018e48:	f06f 0005 	mvn.w	r0, #5
}
 8018e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8018e4e:	4b09      	ldr	r3, [pc, #36]	; (8018e74 <tcp_bind+0xac>)
 8018e50:	f240 22a9 	movw	r2, #681	; 0x2a9
 8018e54:	490a      	ldr	r1, [pc, #40]	; (8018e80 <tcp_bind+0xb8>)
 8018e56:	4809      	ldr	r0, [pc, #36]	; (8018e7c <tcp_bind+0xb4>)
 8018e58:	f009 fbec 	bl	8022634 <iprintf>
 8018e5c:	f06f 000f 	mvn.w	r0, #15
}
 8018e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e62:	bf00      	nop
 8018e64:	08041be0 	.word	0x08041be0
 8018e68:	08040644 	.word	0x08040644
 8018e6c:	2002e1c8 	.word	0x2002e1c8
 8018e70:	2002e1cc 	.word	0x2002e1cc
 8018e74:	0803ff5c 	.word	0x0803ff5c
 8018e78:	0803ffc4 	.word	0x0803ffc4
 8018e7c:	08028ef8 	.word	0x08028ef8
 8018e80:	0803ffac 	.word	0x0803ffac

08018e84 <tcp_listen_with_backlog_and_err>:
{
 8018e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8018e86:	4604      	mov	r4, r0
{
 8018e88:	4617      	mov	r7, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8018e8a:	2800      	cmp	r0, #0
 8018e8c:	d052      	beq.n	8018f34 <tcp_listen_with_backlog_and_err+0xb0>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8018e8e:	7d05      	ldrb	r5, [r0, #20]
 8018e90:	2d00      	cmp	r5, #0
 8018e92:	d13c      	bne.n	8018f0e <tcp_listen_with_backlog_and_err+0x8a>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8018e94:	f240 3272 	movw	r2, #882	; 0x372
 8018e98:	492c      	ldr	r1, [pc, #176]	; (8018f4c <tcp_listen_with_backlog_and_err+0xc8>)
 8018e9a:	2003      	movs	r0, #3
 8018e9c:	f7fe ffbe 	bl	8017e1c <memp_malloc_fn>
  if (lpcb == NULL) {
 8018ea0:	4606      	mov	r6, r0
 8018ea2:	2800      	cmp	r0, #0
 8018ea4:	d043      	beq.n	8018f2e <tcp_listen_with_backlog_and_err+0xaa>
  lpcb->callback_arg = pcb->callback_arg;
 8018ea6:	6921      	ldr	r1, [r4, #16]
  lpcb->state = LISTEN;
 8018ea8:	2201      	movs	r2, #1
  lpcb->local_port = pcb->local_port;
 8018eaa:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 8018eac:	7502      	strb	r2, [r0, #20]
  lpcb->callback_arg = pcb->callback_arg;
 8018eae:	6101      	str	r1, [r0, #16]
  lpcb->local_port = pcb->local_port;
 8018eb0:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 8018eb2:	7d62      	ldrb	r2, [r4, #21]
 8018eb4:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 8018eb6:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8018eb8:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 8018eba:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 8018ebc:	7ae2      	ldrb	r2, [r4, #11]
 8018ebe:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 8018ec0:	7aa2      	ldrb	r2, [r4, #10]
 8018ec2:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8018ec4:	6822      	ldr	r2, [r4, #0]
 8018ec6:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 8018ec8:	b163      	cbz	r3, 8018ee4 <tcp_listen_with_backlog_and_err+0x60>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8018eca:	4a21      	ldr	r2, [pc, #132]	; (8018f50 <tcp_listen_with_backlog_and_err+0xcc>)
 8018ecc:	6813      	ldr	r3, [r2, #0]
 8018ece:	42a3      	cmp	r3, r4
 8018ed0:	d018      	beq.n	8018f04 <tcp_listen_with_backlog_and_err+0x80>
 8018ed2:	b12b      	cbz	r3, 8018ee0 <tcp_listen_with_backlog_and_err+0x5c>
 8018ed4:	68d9      	ldr	r1, [r3, #12]
 8018ed6:	42a1      	cmp	r1, r4
 8018ed8:	d024      	beq.n	8018f24 <tcp_listen_with_backlog_and_err+0xa0>
 8018eda:	460b      	mov	r3, r1
 8018edc:	2b00      	cmp	r3, #0
 8018ede:	d1f9      	bne.n	8018ed4 <tcp_listen_with_backlog_and_err+0x50>
 8018ee0:	2300      	movs	r3, #0
 8018ee2:	60e3      	str	r3, [r4, #12]
  tcp_free(pcb);
 8018ee4:	4620      	mov	r0, r4
 8018ee6:	f7ff ff51 	bl	8018d8c <tcp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8018eea:	4b1a      	ldr	r3, [pc, #104]	; (8018f54 <tcp_listen_with_backlog_and_err+0xd0>)
  lpcb->accept = tcp_accept_null;
 8018eec:	491a      	ldr	r1, [pc, #104]	; (8018f58 <tcp_listen_with_backlog_and_err+0xd4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8018eee:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 8018ef0:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8018ef2:	60f2      	str	r2, [r6, #12]
 8018ef4:	601e      	str	r6, [r3, #0]
 8018ef6:	f004 f941 	bl	801d17c <tcp_timer_needed>
  res = ERR_OK;
 8018efa:	2300      	movs	r3, #0
  if (err != NULL) {
 8018efc:	b107      	cbz	r7, 8018f00 <tcp_listen_with_backlog_and_err+0x7c>
    *err = res;
 8018efe:	703b      	strb	r3, [r7, #0]
}
 8018f00:	4630      	mov	r0, r6
 8018f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8018f04:	68e3      	ldr	r3, [r4, #12]
 8018f06:	6013      	str	r3, [r2, #0]
 8018f08:	2300      	movs	r3, #0
 8018f0a:	60e3      	str	r3, [r4, #12]
 8018f0c:	e7ea      	b.n	8018ee4 <tcp_listen_with_backlog_and_err+0x60>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8018f0e:	4b0f      	ldr	r3, [pc, #60]	; (8018f4c <tcp_listen_with_backlog_and_err+0xc8>)
 8018f10:	f240 325a 	movw	r2, #858	; 0x35a
 8018f14:	4911      	ldr	r1, [pc, #68]	; (8018f5c <tcp_listen_with_backlog_and_err+0xd8>)
  struct tcp_pcb_listen *lpcb = NULL;
 8018f16:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8018f18:	4811      	ldr	r0, [pc, #68]	; (8018f60 <tcp_listen_with_backlog_and_err+0xdc>)
 8018f1a:	f009 fb8b 	bl	8022634 <iprintf>
 8018f1e:	f06f 030e 	mvn.w	r3, #14
 8018f22:	e7eb      	b.n	8018efc <tcp_listen_with_backlog_and_err+0x78>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8018f24:	68e2      	ldr	r2, [r4, #12]
 8018f26:	60da      	str	r2, [r3, #12]
 8018f28:	2300      	movs	r3, #0
 8018f2a:	60e3      	str	r3, [r4, #12]
 8018f2c:	e7da      	b.n	8018ee4 <tcp_listen_with_backlog_and_err+0x60>
    res = ERR_MEM;
 8018f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8018f32:	e7e3      	b.n	8018efc <tcp_listen_with_backlog_and_err+0x78>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8018f34:	4b05      	ldr	r3, [pc, #20]	; (8018f4c <tcp_listen_with_backlog_and_err+0xc8>)
 8018f36:	f240 3259 	movw	r2, #857	; 0x359
 8018f3a:	490a      	ldr	r1, [pc, #40]	; (8018f64 <tcp_listen_with_backlog_and_err+0xe0>)
  struct tcp_pcb_listen *lpcb = NULL;
 8018f3c:	4606      	mov	r6, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8018f3e:	4808      	ldr	r0, [pc, #32]	; (8018f60 <tcp_listen_with_backlog_and_err+0xdc>)
 8018f40:	f009 fb78 	bl	8022634 <iprintf>
 8018f44:	f06f 030f 	mvn.w	r3, #15
 8018f48:	e7d8      	b.n	8018efc <tcp_listen_with_backlog_and_err+0x78>
 8018f4a:	bf00      	nop
 8018f4c:	0803ff5c 	.word	0x0803ff5c
 8018f50:	2002e1cc 	.word	0x2002e1cc
 8018f54:	2002e1c8 	.word	0x2002e1c8
 8018f58:	08019995 	.word	0x08019995
 8018f5c:	0804001c 	.word	0x0804001c
 8018f60:	08028ef8 	.word	0x08028ef8
 8018f64:	0803ffec 	.word	0x0803ffec

08018f68 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8018f68:	2200      	movs	r2, #0
 8018f6a:	f7ff bf8b 	b.w	8018e84 <tcp_listen_with_backlog_and_err>
 8018f6e:	bf00      	nop

08018f70 <tcp_update_rcv_ann_wnd>:
{
 8018f70:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8018f72:	4604      	mov	r4, r0
 8018f74:	b1a8      	cbz	r0, 8018fa2 <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8018f76:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8018f78:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8018f7a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8018f7c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8018f7e:	1a88      	subs	r0, r1, r2
 8018f80:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8018f84:	4428      	add	r0, r5
 8018f86:	bf94      	ite	ls
 8018f88:	1ac3      	subls	r3, r0, r3
 8018f8a:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 8018f8e:	2b00      	cmp	r3, #0
 8018f90:	db01      	blt.n	8018f96 <tcp_update_rcv_ann_wnd+0x26>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8018f92:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 8018f94:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8018f96:	1aab      	subs	r3, r5, r2
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	dd0a      	ble.n	8018fb2 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 8018f9c:	2000      	movs	r0, #0
 8018f9e:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 8018fa0:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8018fa2:	4b0b      	ldr	r3, [pc, #44]	; (8018fd0 <tcp_update_rcv_ann_wnd+0x60>)
 8018fa4:	f240 32a6 	movw	r2, #934	; 0x3a6
 8018fa8:	490a      	ldr	r1, [pc, #40]	; (8018fd4 <tcp_update_rcv_ann_wnd+0x64>)
 8018faa:	480b      	ldr	r0, [pc, #44]	; (8018fd8 <tcp_update_rcv_ann_wnd+0x68>)
 8018fac:	f009 fb42 	bl	8022634 <iprintf>
 8018fb0:	e7e1      	b.n	8018f76 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8018fb2:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8018fb4:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8018fb8:	d202      	bcs.n	8018fc0 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 8018fba:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8018fbc:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 8018fbe:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8018fc0:	4b03      	ldr	r3, [pc, #12]	; (8018fd0 <tcp_update_rcv_ann_wnd+0x60>)
 8018fc2:	f240 32b6 	movw	r2, #950	; 0x3b6
 8018fc6:	4905      	ldr	r1, [pc, #20]	; (8018fdc <tcp_update_rcv_ann_wnd+0x6c>)
 8018fc8:	4803      	ldr	r0, [pc, #12]	; (8018fd8 <tcp_update_rcv_ann_wnd+0x68>)
 8018fca:	f009 fb33 	bl	8022634 <iprintf>
 8018fce:	e7f4      	b.n	8018fba <tcp_update_rcv_ann_wnd+0x4a>
 8018fd0:	0803ff5c 	.word	0x0803ff5c
 8018fd4:	08040054 	.word	0x08040054
 8018fd8:	08028ef8 	.word	0x08028ef8
 8018fdc:	08040078 	.word	0x08040078

08018fe0 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8018fe0:	b340      	cbz	r0, 8019034 <tcp_recved+0x54>
{
 8018fe2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8018fe4:	7d03      	ldrb	r3, [r0, #20]
 8018fe6:	4605      	mov	r5, r0
 8018fe8:	460c      	mov	r4, r1
 8018fea:	2b01      	cmp	r3, #1
 8018fec:	d01a      	beq.n	8019024 <tcp_recved+0x44>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8018fee:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8018ff0:	1919      	adds	r1, r3, r4
 8018ff2:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8018ff4:	428b      	cmp	r3, r1
 8018ff6:	d802      	bhi.n	8018ffe <tcp_recved+0x1e>
 8018ff8:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 8018ffc:	d901      	bls.n	8019002 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8018ffe:	f44f 6106 	mov.w	r1, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8019002:	4628      	mov	r0, r5
 8019004:	8529      	strh	r1, [r5, #40]	; 0x28
 8019006:	f7ff ffb3 	bl	8018f70 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801900a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801900e:	d200      	bcs.n	8019012 <tcp_recved+0x32>
}
 8019010:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 8019012:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 8019014:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 8019016:	f043 0302 	orr.w	r3, r3, #2
 801901a:	836b      	strh	r3, [r5, #26]
}
 801901c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 8019020:	f003 bd78 	b.w	801cb14 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8019024:	4b07      	ldr	r3, [pc, #28]	; (8019044 <tcp_recved+0x64>)
 8019026:	f240 32d2 	movw	r2, #978	; 0x3d2
 801902a:	4907      	ldr	r1, [pc, #28]	; (8019048 <tcp_recved+0x68>)
 801902c:	4807      	ldr	r0, [pc, #28]	; (801904c <tcp_recved+0x6c>)
 801902e:	f009 fb01 	bl	8022634 <iprintf>
 8019032:	e7dc      	b.n	8018fee <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8019034:	4b03      	ldr	r3, [pc, #12]	; (8019044 <tcp_recved+0x64>)
 8019036:	f240 32cf 	movw	r2, #975	; 0x3cf
 801903a:	4905      	ldr	r1, [pc, #20]	; (8019050 <tcp_recved+0x70>)
 801903c:	4803      	ldr	r0, [pc, #12]	; (801904c <tcp_recved+0x6c>)
 801903e:	f009 baf9 	b.w	8022634 <iprintf>
 8019042:	bf00      	nop
 8019044:	0803ff5c 	.word	0x0803ff5c
 8019048:	080400ac 	.word	0x080400ac
 801904c:	08028ef8 	.word	0x08028ef8
 8019050:	08040094 	.word	0x08040094

08019054 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 8019054:	b158      	cbz	r0, 801906e <tcp_seg_free+0x1a>
{
 8019056:	b510      	push	{r4, lr}
 8019058:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 801905a:	6840      	ldr	r0, [r0, #4]
 801905c:	b108      	cbz	r0, 8019062 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 801905e:	f7ff f9d1 	bl	8018404 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8019062:	4621      	mov	r1, r4
 8019064:	2004      	movs	r0, #4
  }
}
 8019066:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 801906a:	f7fe befb 	b.w	8017e64 <memp_free>
 801906e:	4770      	bx	lr

08019070 <tcp_segs_free>:
  while (seg != NULL) {
 8019070:	b140      	cbz	r0, 8019084 <tcp_segs_free+0x14>
{
 8019072:	b510      	push	{r4, lr}
 8019074:	4604      	mov	r4, r0
    struct tcp_seg *next = seg->next;
 8019076:	4620      	mov	r0, r4
 8019078:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801907a:	f7ff ffeb 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 801907e:	2c00      	cmp	r4, #0
 8019080:	d1f9      	bne.n	8019076 <tcp_segs_free+0x6>
}
 8019082:	bd10      	pop	{r4, pc}
 8019084:	4770      	bx	lr
 8019086:	bf00      	nop

08019088 <tcp_setprio>:
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8019088:	b108      	cbz	r0, 801908e <tcp_setprio+0x6>

  pcb->prio = prio;
 801908a:	7541      	strb	r1, [r0, #21]
}
 801908c:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801908e:	4b03      	ldr	r3, [pc, #12]	; (801909c <tcp_setprio+0x14>)
 8019090:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 8019094:	4902      	ldr	r1, [pc, #8]	; (80190a0 <tcp_setprio+0x18>)
 8019096:	4803      	ldr	r0, [pc, #12]	; (80190a4 <tcp_setprio+0x1c>)
 8019098:	f009 bacc 	b.w	8022634 <iprintf>
 801909c:	0803ff5c 	.word	0x0803ff5c
 80190a0:	080400d4 	.word	0x080400d4
 80190a4:	08028ef8 	.word	0x08028ef8

080190a8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80190a8:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80190aa:	4605      	mov	r5, r0
 80190ac:	b1a0      	cbz	r0, 80190d8 <tcp_seg_copy+0x30>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80190ae:	f240 6284 	movw	r2, #1668	; 0x684
 80190b2:	490d      	ldr	r1, [pc, #52]	; (80190e8 <tcp_seg_copy+0x40>)
 80190b4:	2004      	movs	r0, #4
 80190b6:	f7fe feb1 	bl	8017e1c <memp_malloc_fn>
  if (cseg == NULL) {
 80190ba:	4604      	mov	r4, r0
 80190bc:	b150      	cbz	r0, 80190d4 <tcp_seg_copy+0x2c>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80190be:	6828      	ldr	r0, [r5, #0]
 80190c0:	6869      	ldr	r1, [r5, #4]
 80190c2:	68aa      	ldr	r2, [r5, #8]
 80190c4:	68eb      	ldr	r3, [r5, #12]
 80190c6:	6020      	str	r0, [r4, #0]
 80190c8:	6061      	str	r1, [r4, #4]
 80190ca:	60a2      	str	r2, [r4, #8]
  pbuf_ref(cseg->p);
 80190cc:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80190ce:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 80190d0:	f7ff fb06 	bl	80186e0 <pbuf_ref>
  return cseg;
}
 80190d4:	4620      	mov	r0, r4
 80190d6:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80190d8:	4b03      	ldr	r3, [pc, #12]	; (80190e8 <tcp_seg_copy+0x40>)
 80190da:	f240 6282 	movw	r2, #1666	; 0x682
 80190de:	4903      	ldr	r1, [pc, #12]	; (80190ec <tcp_seg_copy+0x44>)
 80190e0:	4803      	ldr	r0, [pc, #12]	; (80190f0 <tcp_seg_copy+0x48>)
 80190e2:	f009 faa7 	bl	8022634 <iprintf>
 80190e6:	e7e2      	b.n	80190ae <tcp_seg_copy+0x6>
 80190e8:	0803ff5c 	.word	0x0803ff5c
 80190ec:	080400f0 	.word	0x080400f0
 80190f0:	08028ef8 	.word	0x08028ef8

080190f4 <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80190f4:	b100      	cbz	r0, 80190f8 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 80190f6:	6101      	str	r1, [r0, #16]
  }
}
 80190f8:	4770      	bx	lr
 80190fa:	bf00      	nop

080190fc <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80190fc:	b140      	cbz	r0, 8019110 <tcp_recv+0x14>
{
 80190fe:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8019100:	7d03      	ldrb	r3, [r0, #20]
 8019102:	4604      	mov	r4, r0
 8019104:	460d      	mov	r5, r1
 8019106:	2b01      	cmp	r3, #1
 8019108:	d003      	beq.n	8019112 <tcp_recv+0x16>
    pcb->recv = recv;
 801910a:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  }
}
 801910e:	bd38      	pop	{r3, r4, r5, pc}
 8019110:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8019112:	4b05      	ldr	r3, [pc, #20]	; (8019128 <tcp_recv+0x2c>)
 8019114:	f240 72df 	movw	r2, #2015	; 0x7df
 8019118:	4904      	ldr	r1, [pc, #16]	; (801912c <tcp_recv+0x30>)
 801911a:	4805      	ldr	r0, [pc, #20]	; (8019130 <tcp_recv+0x34>)
 801911c:	f009 fa8a 	bl	8022634 <iprintf>
    pcb->recv = recv;
 8019120:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 8019124:	bd38      	pop	{r3, r4, r5, pc}
 8019126:	bf00      	nop
 8019128:	0803ff5c 	.word	0x0803ff5c
 801912c:	0804010c 	.word	0x0804010c
 8019130:	08028ef8 	.word	0x08028ef8

08019134 <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019134:	b140      	cbz	r0, 8019148 <tcp_sent+0x14>
{
 8019136:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8019138:	7d03      	ldrb	r3, [r0, #20]
 801913a:	4604      	mov	r4, r0
 801913c:	460d      	mov	r5, r1
 801913e:	2b01      	cmp	r3, #1
 8019140:	d003      	beq.n	801914a <tcp_sent+0x16>
    pcb->sent = sent;
 8019142:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  }
}
 8019146:	bd38      	pop	{r3, r4, r5, pc}
 8019148:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801914a:	4b05      	ldr	r3, [pc, #20]	; (8019160 <tcp_sent+0x2c>)
 801914c:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8019150:	4904      	ldr	r1, [pc, #16]	; (8019164 <tcp_sent+0x30>)
 8019152:	4805      	ldr	r0, [pc, #20]	; (8019168 <tcp_sent+0x34>)
 8019154:	f009 fa6e 	bl	8022634 <iprintf>
    pcb->sent = sent;
 8019158:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 801915c:	bd38      	pop	{r3, r4, r5, pc}
 801915e:	bf00      	nop
 8019160:	0803ff5c 	.word	0x0803ff5c
 8019164:	08040134 	.word	0x08040134
 8019168:	08028ef8 	.word	0x08028ef8

0801916c <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801916c:	b140      	cbz	r0, 8019180 <tcp_err+0x14>
{
 801916e:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8019170:	7d03      	ldrb	r3, [r0, #20]
 8019172:	4604      	mov	r4, r0
 8019174:	460d      	mov	r5, r1
 8019176:	2b01      	cmp	r3, #1
 8019178:	d003      	beq.n	8019182 <tcp_err+0x16>
    pcb->errf = err;
 801917a:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  }
}
 801917e:	bd38      	pop	{r3, r4, r5, pc}
 8019180:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8019182:	4b05      	ldr	r3, [pc, #20]	; (8019198 <tcp_err+0x2c>)
 8019184:	f640 020d 	movw	r2, #2061	; 0x80d
 8019188:	4904      	ldr	r1, [pc, #16]	; (801919c <tcp_err+0x30>)
 801918a:	4805      	ldr	r0, [pc, #20]	; (80191a0 <tcp_err+0x34>)
 801918c:	f009 fa52 	bl	8022634 <iprintf>
    pcb->errf = err;
 8019190:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 8019194:	bd38      	pop	{r3, r4, r5, pc}
 8019196:	bf00      	nop
 8019198:	0803ff5c 	.word	0x0803ff5c
 801919c:	0804015c 	.word	0x0804015c
 80191a0:	08028ef8 	.word	0x08028ef8

080191a4 <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80191a4:	b118      	cbz	r0, 80191ae <tcp_accept+0xa>
 80191a6:	7d03      	ldrb	r3, [r0, #20]
 80191a8:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 80191aa:	bf08      	it	eq
 80191ac:	6181      	streq	r1, [r0, #24]
  }
}
 80191ae:	4770      	bx	lr

080191b0 <tcp_poll>:
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80191b0:	b1a8      	cbz	r0, 80191de <tcp_poll+0x2e>
{
 80191b2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80191b4:	7d03      	ldrb	r3, [r0, #20]
 80191b6:	460e      	mov	r6, r1
 80191b8:	4604      	mov	r4, r0
 80191ba:	4615      	mov	r5, r2
 80191bc:	2b01      	cmp	r3, #1
 80191be:	d003      	beq.n	80191c8 <tcp_poll+0x18>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80191c0:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80191c4:	7765      	strb	r5, [r4, #29]
}
 80191c6:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80191c8:	4b08      	ldr	r3, [pc, #32]	; (80191ec <tcp_poll+0x3c>)
 80191ca:	f640 023e 	movw	r2, #2110	; 0x83e
 80191ce:	4908      	ldr	r1, [pc, #32]	; (80191f0 <tcp_poll+0x40>)
 80191d0:	4808      	ldr	r0, [pc, #32]	; (80191f4 <tcp_poll+0x44>)
 80191d2:	f009 fa2f 	bl	8022634 <iprintf>
  pcb->poll = poll;
 80191d6:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 80191da:	7765      	strb	r5, [r4, #29]
}
 80191dc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80191de:	4b03      	ldr	r3, [pc, #12]	; (80191ec <tcp_poll+0x3c>)
 80191e0:	f640 023d 	movw	r2, #2109	; 0x83d
 80191e4:	4904      	ldr	r1, [pc, #16]	; (80191f8 <tcp_poll+0x48>)
 80191e6:	4803      	ldr	r0, [pc, #12]	; (80191f4 <tcp_poll+0x44>)
 80191e8:	f009 ba24 	b.w	8022634 <iprintf>
 80191ec:	0803ff5c 	.word	0x0803ff5c
 80191f0:	0804019c 	.word	0x0804019c
 80191f4:	08028ef8 	.word	0x08028ef8
 80191f8:	08040184 	.word	0x08040184

080191fc <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80191fc:	2800      	cmp	r0, #0
 80191fe:	d02f      	beq.n	8019260 <tcp_pcb_purge+0x64>
{
 8019200:	b570      	push	{r4, r5, r6, lr}

  if (pcb->state != CLOSED &&
 8019202:	7d03      	ldrb	r3, [r0, #20]
 8019204:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 8019206:	2b0a      	cmp	r3, #10
 8019208:	d001      	beq.n	801920e <tcp_pcb_purge+0x12>
 801920a:	2b01      	cmp	r3, #1
 801920c:	d800      	bhi.n	8019210 <tcp_pcb_purge+0x14>
    pcb->unacked = pcb->unsent = NULL;
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
#endif /* TCP_OVERSIZE */
  }
}
 801920e:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 8019210:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8019212:	b118      	cbz	r0, 801921c <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 8019214:	f7ff f8f6 	bl	8018404 <pbuf_free>
      pcb->refused_data = NULL;
 8019218:	2300      	movs	r3, #0
 801921a:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 801921c:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801921e:	b134      	cbz	r4, 801922e <tcp_pcb_purge+0x32>
    struct tcp_seg *next = seg->next;
 8019220:	4620      	mov	r0, r4
 8019222:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 8019224:	f7ff ff16 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 8019228:	2c00      	cmp	r4, #0
 801922a:	d1f9      	bne.n	8019220 <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 801922c:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 801922e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 8019232:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 8019234:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 8019236:	b12c      	cbz	r4, 8019244 <tcp_pcb_purge+0x48>
    struct tcp_seg *next = seg->next;
 8019238:	4620      	mov	r0, r4
 801923a:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801923c:	f7ff ff0a 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 8019240:	2c00      	cmp	r4, #0
 8019242:	d1f9      	bne.n	8019238 <tcp_pcb_purge+0x3c>
    tcp_segs_free(pcb->unacked);
 8019244:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 8019246:	b12c      	cbz	r4, 8019254 <tcp_pcb_purge+0x58>
    struct tcp_seg *next = seg->next;
 8019248:	4620      	mov	r0, r4
 801924a:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801924c:	f7ff ff02 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 8019250:	2c00      	cmp	r4, #0
 8019252:	d1f9      	bne.n	8019248 <tcp_pcb_purge+0x4c>
    pcb->unacked = pcb->unsent = NULL;
 8019254:	2300      	movs	r3, #0
 8019256:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 801925a:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 801925e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8019260:	4b03      	ldr	r3, [pc, #12]	; (8019270 <tcp_pcb_purge+0x74>)
 8019262:	f640 0251 	movw	r2, #2129	; 0x851
 8019266:	4903      	ldr	r1, [pc, #12]	; (8019274 <tcp_pcb_purge+0x78>)
 8019268:	4803      	ldr	r0, [pc, #12]	; (8019278 <tcp_pcb_purge+0x7c>)
 801926a:	f009 b9e3 	b.w	8022634 <iprintf>
 801926e:	bf00      	nop
 8019270:	0803ff5c 	.word	0x0803ff5c
 8019274:	080401bc 	.word	0x080401bc
 8019278:	08028ef8 	.word	0x08028ef8

0801927c <tcp_slowtmr>:
{
 801927c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 8019280:	4fb8      	ldr	r7, [pc, #736]	; (8019564 <tcp_slowtmr+0x2e8>)
{
 8019282:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 8019284:	f8df 9300 	ldr.w	r9, [pc, #768]	; 8019588 <tcp_slowtmr+0x30c>
  ++tcp_ticks;
 8019288:	683a      	ldr	r2, [r7, #0]
  ++tcp_timer_ctr;
 801928a:	f899 3000 	ldrb.w	r3, [r9]
  ++tcp_ticks;
 801928e:	3201      	adds	r2, #1
 8019290:	f8df b2f8 	ldr.w	fp, [pc, #760]	; 801958c <tcp_slowtmr+0x310>
  ++tcp_timer_ctr;
 8019294:	3301      	adds	r3, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8019296:	f8df a2f8 	ldr.w	sl, [pc, #760]	; 8019590 <tcp_slowtmr+0x314>
  ++tcp_ticks;
 801929a:	603a      	str	r2, [r7, #0]
  ++tcp_timer_ctr;
 801929c:	f889 3000 	strb.w	r3, [r9]
  pcb = tcp_active_pcbs;
 80192a0:	f8db 4000 	ldr.w	r4, [fp]
  while (pcb != NULL) {
 80192a4:	2c00      	cmp	r4, #0
 80192a6:	f000 8081 	beq.w	80193ac <tcp_slowtmr+0x130>
  prev = NULL;
 80192aa:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80192ae:	7d23      	ldrb	r3, [r4, #20]
 80192b0:	2b00      	cmp	r3, #0
 80192b2:	f000 80f7 	beq.w	80194a4 <tcp_slowtmr+0x228>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80192b6:	2b01      	cmp	r3, #1
 80192b8:	f000 80ff 	beq.w	80194ba <tcp_slowtmr+0x23e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80192bc:	2b0a      	cmp	r3, #10
 80192be:	f000 8107 	beq.w	80194d0 <tcp_slowtmr+0x254>
    if (pcb->last_timer == tcp_timer_ctr) {
 80192c2:	f899 2000 	ldrb.w	r2, [r9]
 80192c6:	7fa3      	ldrb	r3, [r4, #30]
 80192c8:	4293      	cmp	r3, r2
 80192ca:	f000 810e 	beq.w	80194ea <tcp_slowtmr+0x26e>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80192ce:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 80192d0:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80192d2:	2b02      	cmp	r3, #2
 80192d4:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 80192d8:	f000 810d 	beq.w	80194f6 <tcp_slowtmr+0x27a>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80192dc:	2a0b      	cmp	r2, #11
 80192de:	f240 80c8 	bls.w	8019472 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 80192e2:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 80192e4:	2b06      	cmp	r3, #6
 80192e6:	f000 80b7 	beq.w	8019458 <tcp_slowtmr+0x1dc>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80192ea:	7a66      	ldrb	r6, [r4, #9]
 80192ec:	f016 0208 	ands.w	r2, r6, #8
 80192f0:	9205      	str	r2, [sp, #20]
 80192f2:	d01b      	beq.n	801932c <tcp_slowtmr+0xb0>
 80192f4:	2b04      	cmp	r3, #4
 80192f6:	d007      	beq.n	8019308 <tcp_slowtmr+0x8c>
 80192f8:	f1a3 0307 	sub.w	r3, r3, #7
 80192fc:	fab3 f383 	clz	r3, r3
 8019300:	095b      	lsrs	r3, r3, #5
 8019302:	2b00      	cmp	r3, #0
 8019304:	f000 80b3 	beq.w	801946e <tcp_slowtmr+0x1f2>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8019308:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801930c:	4b96      	ldr	r3, [pc, #600]	; (8019568 <tcp_slowtmr+0x2ec>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801930e:	683a      	ldr	r2, [r7, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8019310:	4403      	add	r3, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8019312:	6a21      	ldr	r1, [r4, #32]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8019314:	4e95      	ldr	r6, [pc, #596]	; (801956c <tcp_slowtmr+0x2f0>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8019316:	1a52      	subs	r2, r2, r1
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8019318:	fba6 6303 	umull	r6, r3, r6, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801931c:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8019320:	f240 8145 	bls.w	80195ae <tcp_slowtmr+0x332>
        ++pcb_remove;
 8019324:	3501      	adds	r5, #1
        ++pcb_reset;
 8019326:	2301      	movs	r3, #1
        ++pcb_remove;
 8019328:	b2ed      	uxtb	r5, r5
        ++pcb_reset;
 801932a:	9305      	str	r3, [sp, #20]
    if (pcb->ooseq != NULL &&
 801932c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 801932e:	b14e      	cbz	r6, 8019344 <tcp_slowtmr+0xc8>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8019330:	6839      	ldr	r1, [r7, #0]
 8019332:	6a20      	ldr	r0, [r4, #32]
 8019334:	f9b4 2040 	ldrsh.w	r2, [r4, #64]	; 0x40
 8019338:	1a09      	subs	r1, r1, r0
 801933a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    if (pcb->ooseq != NULL &&
 801933e:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8019342:	d255      	bcs.n	80193f0 <tcp_slowtmr+0x174>
    if (pcb->state == SYN_RCVD) {
 8019344:	7d23      	ldrb	r3, [r4, #20]
 8019346:	2b03      	cmp	r3, #3
 8019348:	d05c      	beq.n	8019404 <tcp_slowtmr+0x188>
    if (pcb->state == LAST_ACK) {
 801934a:	2b09      	cmp	r3, #9
 801934c:	d15f      	bne.n	801940e <tcp_slowtmr+0x192>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801934e:	683b      	ldr	r3, [r7, #0]
 8019350:	6a22      	ldr	r2, [r4, #32]
 8019352:	1a9b      	subs	r3, r3, r2
 8019354:	2bf0      	cmp	r3, #240	; 0xf0
 8019356:	d95a      	bls.n	801940e <tcp_slowtmr+0x192>
      tcp_pcb_purge(pcb);
 8019358:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 801935a:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 801935e:	f7ff ff4d 	bl	80191fc <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8019362:	f8db 3000 	ldr.w	r3, [fp]
      if (prev != NULL) {
 8019366:	f1b8 0f00 	cmp.w	r8, #0
 801936a:	f000 8159 	beq.w	8019620 <tcp_slowtmr+0x3a4>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801936e:	42a3      	cmp	r3, r4
 8019370:	f000 81b2 	beq.w	80196d8 <tcp_slowtmr+0x45c>
        prev->next = pcb->next;
 8019374:	68e3      	ldr	r3, [r4, #12]
 8019376:	f8c8 300c 	str.w	r3, [r8, #12]
      if (pcb_reset) {
 801937a:	9b05      	ldr	r3, [sp, #20]
 801937c:	2b00      	cmp	r3, #0
 801937e:	f040 812f 	bne.w	80195e0 <tcp_slowtmr+0x364>
      err_arg = pcb->callback_arg;
 8019382:	6922      	ldr	r2, [r4, #16]
      tcp_free(pcb2);
 8019384:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 8019386:	4e7a      	ldr	r6, [pc, #488]	; (8019570 <tcp_slowtmr+0x2f4>)
      pcb = pcb->next;
 8019388:	68e4      	ldr	r4, [r4, #12]
      err_arg = pcb->callback_arg;
 801938a:	9205      	str	r2, [sp, #20]
      tcp_free(pcb2);
 801938c:	f7ff fcfe 	bl	8018d8c <tcp_free>
      tcp_active_pcbs_changed = 0;
 8019390:	2300      	movs	r3, #0
 8019392:	7033      	strb	r3, [r6, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8019394:	b145      	cbz	r5, 80193a8 <tcp_slowtmr+0x12c>
 8019396:	9a05      	ldr	r2, [sp, #20]
 8019398:	f06f 010c 	mvn.w	r1, #12
 801939c:	4610      	mov	r0, r2
 801939e:	47a8      	blx	r5
      if (tcp_active_pcbs_changed) {
 80193a0:	7833      	ldrb	r3, [r6, #0]
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	f47f af7c 	bne.w	80192a0 <tcp_slowtmr+0x24>
  while (pcb != NULL) {
 80193a8:	2c00      	cmp	r4, #0
 80193aa:	d180      	bne.n	80192ae <tcp_slowtmr+0x32>
  pcb = tcp_tw_pcbs;
 80193ac:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 8019594 <tcp_slowtmr+0x318>
 80193b0:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 80193b4:	b1cc      	cbz	r4, 80193ea <tcp_slowtmr+0x16e>
  prev = NULL;
 80193b6:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80193b8:	f8df 81d4 	ldr.w	r8, [pc, #468]	; 8019590 <tcp_slowtmr+0x314>
 80193bc:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 8019598 <tcp_slowtmr+0x31c>
 80193c0:	4e6c      	ldr	r6, [pc, #432]	; (8019574 <tcp_slowtmr+0x2f8>)
 80193c2:	7d23      	ldrb	r3, [r4, #20]
 80193c4:	2b0a      	cmp	r3, #10
 80193c6:	d006      	beq.n	80193d6 <tcp_slowtmr+0x15a>
 80193c8:	4643      	mov	r3, r8
 80193ca:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80193ce:	4651      	mov	r1, sl
 80193d0:	4630      	mov	r0, r6
 80193d2:	f009 f92f 	bl	8022634 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80193d6:	683b      	ldr	r3, [r7, #0]
 80193d8:	6a22      	ldr	r2, [r4, #32]
 80193da:	1a9b      	subs	r3, r3, r2
 80193dc:	2bf0      	cmp	r3, #240	; 0xf0
 80193de:	f200 80ab 	bhi.w	8019538 <tcp_slowtmr+0x2bc>
      pcb = pcb->next;
 80193e2:	4625      	mov	r5, r4
 80193e4:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 80193e6:	2c00      	cmp	r4, #0
 80193e8:	d1eb      	bne.n	80193c2 <tcp_slowtmr+0x146>
}
 80193ea:	b007      	add	sp, #28
 80193ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 80193f0:	4630      	mov	r0, r6
 80193f2:	6836      	ldr	r6, [r6, #0]
    tcp_seg_free(seg);
 80193f4:	f7ff fe2e 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 80193f8:	2e00      	cmp	r6, #0
 80193fa:	d1f9      	bne.n	80193f0 <tcp_slowtmr+0x174>
    if (pcb->state == SYN_RCVD) {
 80193fc:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 80193fe:	6766      	str	r6, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 8019400:	2b03      	cmp	r3, #3
 8019402:	d1a2      	bne.n	801934a <tcp_slowtmr+0xce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8019404:	683b      	ldr	r3, [r7, #0]
 8019406:	6a22      	ldr	r2, [r4, #32]
 8019408:	1a9b      	subs	r3, r3, r2
 801940a:	2b28      	cmp	r3, #40	; 0x28
 801940c:	d8a4      	bhi.n	8019358 <tcp_slowtmr+0xdc>
    if (pcb_remove) {
 801940e:	2d00      	cmp	r5, #0
 8019410:	d1a2      	bne.n	8019358 <tcp_slowtmr+0xdc>
      ++prev->polltmr;
 8019412:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8019414:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 8019416:	3301      	adds	r3, #1
      pcb = pcb->next;
 8019418:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 801941a:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 801941c:	429a      	cmp	r2, r3
      ++prev->polltmr;
 801941e:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8019420:	d814      	bhi.n	801944c <tcp_slowtmr+0x1d0>
        tcp_active_pcbs_changed = 0;
 8019422:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8019570 <tcp_slowtmr+0x2f4>
        TCP_EVENT_POLL(prev, err);
 8019426:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801942a:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801942c:	f888 5000 	strb.w	r5, [r8]
        TCP_EVENT_POLL(prev, err);
 8019430:	2b00      	cmp	r3, #0
 8019432:	f000 80b3 	beq.w	801959c <tcp_slowtmr+0x320>
 8019436:	4621      	mov	r1, r4
 8019438:	6920      	ldr	r0, [r4, #16]
 801943a:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801943c:	f898 3000 	ldrb.w	r3, [r8]
 8019440:	2b00      	cmp	r3, #0
 8019442:	f47f af2d 	bne.w	80192a0 <tcp_slowtmr+0x24>
        if (err == ERR_OK) {
 8019446:	2800      	cmp	r0, #0
 8019448:	f000 80a8 	beq.w	801959c <tcp_slowtmr+0x320>
 801944c:	46a0      	mov	r8, r4
      pcb = pcb->next;
 801944e:	4634      	mov	r4, r6
  while (pcb != NULL) {
 8019450:	2c00      	cmp	r4, #0
 8019452:	f47f af2c 	bne.w	80192ae <tcp_slowtmr+0x32>
 8019456:	e7a9      	b.n	80193ac <tcp_slowtmr+0x130>
      if (pcb->flags & TF_RXCLOSED) {
 8019458:	8b63      	ldrh	r3, [r4, #26]
 801945a:	06db      	lsls	r3, r3, #27
 801945c:	d506      	bpl.n	801946c <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801945e:	683b      	ldr	r3, [r7, #0]
 8019460:	6a22      	ldr	r2, [r4, #32]
 8019462:	1a9b      	subs	r3, r3, r2
 8019464:	2b28      	cmp	r3, #40	; 0x28
 8019466:	d901      	bls.n	801946c <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 8019468:	3501      	adds	r5, #1
 801946a:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 801946c:	2300      	movs	r3, #0
 801946e:	9305      	str	r3, [sp, #20]
 8019470:	e75c      	b.n	801932c <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 8019472:	f894 5099 	ldrb.w	r5, [r4, #153]	; 0x99
 8019476:	2d00      	cmp	r5, #0
 8019478:	d043      	beq.n	8019502 <tcp_slowtmr+0x286>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801947a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801947c:	b133      	cbz	r3, 801948c <tcp_slowtmr+0x210>
 801947e:	4653      	mov	r3, sl
 8019480:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8019484:	493c      	ldr	r1, [pc, #240]	; (8019578 <tcp_slowtmr+0x2fc>)
 8019486:	483b      	ldr	r0, [pc, #236]	; (8019574 <tcp_slowtmr+0x2f8>)
 8019488:	f009 f8d4 	bl	8022634 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801948c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801948e:	2b00      	cmp	r3, #0
 8019490:	f000 8139 	beq.w	8019706 <tcp_slowtmr+0x48a>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8019494:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 8019498:	2b0b      	cmp	r3, #11
 801949a:	f240 80ae 	bls.w	80195fa <tcp_slowtmr+0x37e>
 801949e:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 80194a0:	2501      	movs	r5, #1
 80194a2:	e71f      	b.n	80192e4 <tcp_slowtmr+0x68>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80194a4:	4653      	mov	r3, sl
 80194a6:	f240 42be 	movw	r2, #1214	; 0x4be
 80194aa:	4934      	ldr	r1, [pc, #208]	; (801957c <tcp_slowtmr+0x300>)
 80194ac:	4831      	ldr	r0, [pc, #196]	; (8019574 <tcp_slowtmr+0x2f8>)
 80194ae:	f009 f8c1 	bl	8022634 <iprintf>
 80194b2:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80194b4:	2b01      	cmp	r3, #1
 80194b6:	f47f af01 	bne.w	80192bc <tcp_slowtmr+0x40>
 80194ba:	4653      	mov	r3, sl
 80194bc:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80194c0:	492f      	ldr	r1, [pc, #188]	; (8019580 <tcp_slowtmr+0x304>)
 80194c2:	482c      	ldr	r0, [pc, #176]	; (8019574 <tcp_slowtmr+0x2f8>)
 80194c4:	f009 f8b6 	bl	8022634 <iprintf>
 80194c8:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80194ca:	2b0a      	cmp	r3, #10
 80194cc:	f47f aef9 	bne.w	80192c2 <tcp_slowtmr+0x46>
 80194d0:	4653      	mov	r3, sl
 80194d2:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80194d6:	492b      	ldr	r1, [pc, #172]	; (8019584 <tcp_slowtmr+0x308>)
 80194d8:	4826      	ldr	r0, [pc, #152]	; (8019574 <tcp_slowtmr+0x2f8>)
 80194da:	f009 f8ab 	bl	8022634 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80194de:	f899 2000 	ldrb.w	r2, [r9]
 80194e2:	7fa3      	ldrb	r3, [r4, #30]
 80194e4:	4293      	cmp	r3, r2
 80194e6:	f47f aef2 	bne.w	80192ce <tcp_slowtmr+0x52>
      continue;
 80194ea:	46a0      	mov	r8, r4
      pcb = pcb->next;
 80194ec:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 80194ee:	2c00      	cmp	r4, #0
 80194f0:	f47f aedd 	bne.w	80192ae <tcp_slowtmr+0x32>
 80194f4:	e75a      	b.n	80193ac <tcp_slowtmr+0x130>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80194f6:	2a05      	cmp	r2, #5
 80194f8:	d9bb      	bls.n	8019472 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 80194fa:	2300      	movs	r3, #0
      ++pcb_remove;
 80194fc:	2501      	movs	r5, #1
    pcb_reset = 0;
 80194fe:	9305      	str	r3, [sp, #20]
 8019500:	e714      	b.n	801932c <tcp_slowtmr+0xb0>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8019502:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 8019506:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 801950a:	b291      	uxth	r1, r2
 801950c:	4281      	cmp	r1, r0
 801950e:	d802      	bhi.n	8019516 <tcp_slowtmr+0x29a>
          ++pcb->rtime;
 8019510:	1c4a      	adds	r2, r1, #1
 8019512:	b212      	sxth	r2, r2
 8019514:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 8019516:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801951a:	4291      	cmp	r1, r2
 801951c:	f73f aee2 	bgt.w	80192e4 <tcp_slowtmr+0x68>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8019520:	4620      	mov	r0, r4
 8019522:	f003 f9b7 	bl	801c894 <tcp_rexmit_rto_prepare>
 8019526:	2800      	cmp	r0, #0
 8019528:	f000 80a2 	beq.w	8019670 <tcp_slowtmr+0x3f4>
 801952c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801952e:	2b00      	cmp	r3, #0
 8019530:	f000 809a 	beq.w	8019668 <tcp_slowtmr+0x3ec>
 8019534:	7d23      	ldrb	r3, [r4, #20]
 8019536:	e6d5      	b.n	80192e4 <tcp_slowtmr+0x68>
      tcp_pcb_purge(pcb);
 8019538:	4620      	mov	r0, r4
 801953a:	f7ff fe5f 	bl	80191fc <tcp_pcb_purge>
      if (prev != NULL) {
 801953e:	2d00      	cmp	r5, #0
 8019540:	f000 80d2 	beq.w	80196e8 <tcp_slowtmr+0x46c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8019544:	f8d9 3000 	ldr.w	r3, [r9]
 8019548:	42a3      	cmp	r3, r4
 801954a:	f000 80f2 	beq.w	8019732 <tcp_slowtmr+0x4b6>
        prev->next = pcb->next;
 801954e:	68e3      	ldr	r3, [r4, #12]
 8019550:	60eb      	str	r3, [r5, #12]
 8019552:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 8019554:	4620      	mov	r0, r4
      pcb = pcb->next;
 8019556:	461c      	mov	r4, r3
      tcp_free(pcb2);
 8019558:	f7ff fc18 	bl	8018d8c <tcp_free>
  while (pcb != NULL) {
 801955c:	2c00      	cmp	r4, #0
 801955e:	f47f af30 	bne.w	80193c2 <tcp_slowtmr+0x146>
 8019562:	e742      	b.n	80193ea <tcp_slowtmr+0x16e>
 8019564:	2002e1c4 	.word	0x2002e1c4
 8019568:	000a4cb8 	.word	0x000a4cb8
 801956c:	10624dd3 	.word	0x10624dd3
 8019570:	2002e1bc 	.word	0x2002e1bc
 8019574:	08028ef8 	.word	0x08028ef8
 8019578:	08040260 	.word	0x08040260
 801957c:	080401d8 	.word	0x080401d8
 8019580:	08040204 	.word	0x08040204
 8019584:	08040230 	.word	0x08040230
 8019588:	2001aa0d 	.word	0x2001aa0d
 801958c:	2002e1c0 	.word	0x2002e1c0
 8019590:	0803ff5c 	.word	0x0803ff5c
 8019594:	2002e1d0 	.word	0x2002e1d0
 8019598:	08040324 	.word	0x08040324
          tcp_output(prev);
 801959c:	4620      	mov	r0, r4
 801959e:	46a0      	mov	r8, r4
      pcb = pcb->next;
 80195a0:	4634      	mov	r4, r6
          tcp_output(prev);
 80195a2:	f003 fab7 	bl	801cb14 <tcp_output>
  while (pcb != NULL) {
 80195a6:	2c00      	cmp	r4, #0
 80195a8:	f47f ae81 	bne.w	80192ae <tcp_slowtmr+0x32>
 80195ac:	e6fe      	b.n	80193ac <tcp_slowtmr+0x130>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80195ae:	4965      	ldr	r1, [pc, #404]	; (8019744 <tcp_slowtmr+0x4c8>)
 80195b0:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 80195b4:	fb01 0303 	mla	r3, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 80195b8:	4963      	ldr	r1, [pc, #396]	; (8019748 <tcp_slowtmr+0x4cc>)
 80195ba:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80195be:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 80195c2:	f67f af53 	bls.w	801946c <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 80195c6:	4620      	mov	r0, r4
 80195c8:	f003 fcdc 	bl	801cf84 <tcp_keepalive>
        if (err == ERR_OK) {
 80195cc:	2800      	cmp	r0, #0
 80195ce:	f47f af4d 	bne.w	801946c <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 80195d2:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 80195d6:	9005      	str	r0, [sp, #20]
          pcb->keep_cnt_sent++;
 80195d8:	3301      	adds	r3, #1
 80195da:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 80195de:	e6a5      	b.n	801932c <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80195e0:	8b26      	ldrh	r6, [r4, #24]
 80195e2:	1d20      	adds	r0, r4, #4
 80195e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80195e6:	4623      	mov	r3, r4
 80195e8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80195ea:	9602      	str	r6, [sp, #8]
 80195ec:	8ae6      	ldrh	r6, [r4, #22]
 80195ee:	9000      	str	r0, [sp, #0]
 80195f0:	4620      	mov	r0, r4
 80195f2:	9601      	str	r6, [sp, #4]
 80195f4:	f003 fa0e 	bl	801ca14 <tcp_rst>
 80195f8:	e6c3      	b.n	8019382 <tcp_slowtmr+0x106>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80195fa:	4a54      	ldr	r2, [pc, #336]	; (801974c <tcp_slowtmr+0x4d0>)
 80195fc:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
          if (pcb->persist_cnt < backoff_cnt) {
 8019600:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8019604:	440a      	add	r2, r1
 8019606:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 801960a:	4293      	cmp	r3, r2
 801960c:	d215      	bcs.n	801963a <tcp_slowtmr+0x3be>
            pcb->persist_cnt++;
 801960e:	3301      	adds	r3, #1
 8019610:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 8019612:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 8019614:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8019618:	d20f      	bcs.n	801963a <tcp_slowtmr+0x3be>
 801961a:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 801961c:	2500      	movs	r5, #0
 801961e:	e661      	b.n	80192e4 <tcp_slowtmr+0x68>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8019620:	42a3      	cmp	r3, r4
 8019622:	d006      	beq.n	8019632 <tcp_slowtmr+0x3b6>
 8019624:	4653      	mov	r3, sl
 8019626:	f240 5271 	movw	r2, #1393	; 0x571
 801962a:	4949      	ldr	r1, [pc, #292]	; (8019750 <tcp_slowtmr+0x4d4>)
 801962c:	4849      	ldr	r0, [pc, #292]	; (8019754 <tcp_slowtmr+0x4d8>)
 801962e:	f009 f801 	bl	8022634 <iprintf>
        tcp_active_pcbs = pcb->next;
 8019632:	68e3      	ldr	r3, [r4, #12]
 8019634:	f8cb 3000 	str.w	r3, [fp]
 8019638:	e69f      	b.n	801937a <tcp_slowtmr+0xfe>
            if (pcb->snd_wnd == 0) {
 801963a:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 801963e:	2d00      	cmp	r5, #0
 8019640:	d169      	bne.n	8019716 <tcp_slowtmr+0x49a>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8019642:	4620      	mov	r0, r4
 8019644:	f003 fcc8 	bl	801cfd8 <tcp_zero_window_probe>
 8019648:	2800      	cmp	r0, #0
 801964a:	f47f af73 	bne.w	8019534 <tcp_slowtmr+0x2b8>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801964e:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 8019652:	2500      	movs	r5, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8019654:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 8019656:	f884 5098 	strb.w	r5, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801965a:	f63f af6b 	bhi.w	8019534 <tcp_slowtmr+0x2b8>
                pcb->persist_backoff++;
 801965e:	1c5a      	adds	r2, r3, #1
 8019660:	7d23      	ldrb	r3, [r4, #20]
 8019662:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
 8019666:	e63d      	b.n	80192e4 <tcp_slowtmr+0x68>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8019668:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801966a:	2b00      	cmp	r3, #0
 801966c:	f43f af62 	beq.w	8019534 <tcp_slowtmr+0x2b8>
            if (pcb->state != SYN_SENT) {
 8019670:	7d23      	ldrb	r3, [r4, #20]
 8019672:	2b02      	cmp	r3, #2
 8019674:	d014      	beq.n	80196a0 <tcp_slowtmr+0x424>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8019676:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801967a:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801967e:	4e36      	ldr	r6, [pc, #216]	; (8019758 <tcp_slowtmr+0x4dc>)
 8019680:	2a0c      	cmp	r2, #12
 8019682:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 8019686:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 801968a:	bf28      	it	cs
 801968c:	220c      	movcs	r2, #12
 801968e:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 8019692:	5cb2      	ldrb	r2, [r6, r2]
 8019694:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8019696:	428b      	cmp	r3, r1
 8019698:	bfa8      	it	ge
 801969a:	460b      	movge	r3, r1
 801969c:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80196a0:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            pcb->rtime = 0;
 80196a4:	2100      	movs	r1, #0
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80196a6:	8e60      	ldrh	r0, [r4, #50]	; 0x32
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80196a8:	f8b4 6048 	ldrh.w	r6, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80196ac:	0042      	lsls	r2, r0, #1
            pcb->cwnd = pcb->mss;
 80196ae:	f8a4 0048 	strh.w	r0, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 80196b2:	42b3      	cmp	r3, r6
            tcp_rexmit_rto_commit(pcb);
 80196b4:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80196b6:	b292      	uxth	r2, r2
            pcb->rtime = 0;
 80196b8:	8621      	strh	r1, [r4, #48]	; 0x30
            pcb->ssthresh = eff_wnd >> 1;
 80196ba:	bf28      	it	cs
 80196bc:	4633      	movcs	r3, r6
            pcb->bytes_acked = 0;
 80196be:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80196c2:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            pcb->ssthresh = eff_wnd >> 1;
 80196c6:	ea4f 0353 	mov.w	r3, r3, lsr #1
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80196ca:	bf88      	it	hi
 80196cc:	4613      	movhi	r3, r2
 80196ce:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            tcp_rexmit_rto_commit(pcb);
 80196d2:	f003 fc1d 	bl	801cf10 <tcp_rexmit_rto_commit>
 80196d6:	e72d      	b.n	8019534 <tcp_slowtmr+0x2b8>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80196d8:	4653      	mov	r3, sl
 80196da:	f240 526d 	movw	r2, #1389	; 0x56d
 80196de:	491f      	ldr	r1, [pc, #124]	; (801975c <tcp_slowtmr+0x4e0>)
 80196e0:	481c      	ldr	r0, [pc, #112]	; (8019754 <tcp_slowtmr+0x4d8>)
 80196e2:	f008 ffa7 	bl	8022634 <iprintf>
 80196e6:	e645      	b.n	8019374 <tcp_slowtmr+0xf8>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80196e8:	f8d9 3000 	ldr.w	r3, [r9]
 80196ec:	42a3      	cmp	r3, r4
 80196ee:	d006      	beq.n	80196fe <tcp_slowtmr+0x482>
 80196f0:	4643      	mov	r3, r8
 80196f2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80196f6:	491a      	ldr	r1, [pc, #104]	; (8019760 <tcp_slowtmr+0x4e4>)
 80196f8:	4630      	mov	r0, r6
 80196fa:	f008 ff9b 	bl	8022634 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80196fe:	68e3      	ldr	r3, [r4, #12]
 8019700:	f8c9 3000 	str.w	r3, [r9]
 8019704:	e726      	b.n	8019554 <tcp_slowtmr+0x2d8>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8019706:	4653      	mov	r3, sl
 8019708:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801970c:	4915      	ldr	r1, [pc, #84]	; (8019764 <tcp_slowtmr+0x4e8>)
 801970e:	4811      	ldr	r0, [pc, #68]	; (8019754 <tcp_slowtmr+0x4d8>)
 8019710:	f008 ff90 	bl	8022634 <iprintf>
 8019714:	e6be      	b.n	8019494 <tcp_slowtmr+0x218>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8019716:	4629      	mov	r1, r5
 8019718:	4620      	mov	r0, r4
 801971a:	f002 fee5 	bl	801c4e8 <tcp_split_unsent_seg>
 801971e:	2800      	cmp	r0, #0
 8019720:	d195      	bne.n	801964e <tcp_slowtmr+0x3d2>
                if (tcp_output(pcb) == ERR_OK) {
 8019722:	4620      	mov	r0, r4
 8019724:	f003 f9f6 	bl	801cb14 <tcp_output>
 8019728:	2800      	cmp	r0, #0
 801972a:	d190      	bne.n	801964e <tcp_slowtmr+0x3d2>
    pcb_remove = 0;
 801972c:	4605      	mov	r5, r0
 801972e:	7d23      	ldrb	r3, [r4, #20]
 8019730:	e5d8      	b.n	80192e4 <tcp_slowtmr+0x68>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8019732:	4643      	mov	r3, r8
 8019734:	f240 52af 	movw	r2, #1455	; 0x5af
 8019738:	490b      	ldr	r1, [pc, #44]	; (8019768 <tcp_slowtmr+0x4ec>)
 801973a:	4630      	mov	r0, r6
 801973c:	f008 ff7a 	bl	8022634 <iprintf>
 8019740:	e705      	b.n	801954e <tcp_slowtmr+0x2d2>
 8019742:	bf00      	nop
 8019744:	000124f8 	.word	0x000124f8
 8019748:	10624dd3 	.word	0x10624dd3
 801974c:	08040650 	.word	0x08040650
 8019750:	080402f8 	.word	0x080402f8
 8019754:	08028ef8 	.word	0x08028ef8
 8019758:	08040630 	.word	0x08040630
 801975c:	080402cc 	.word	0x080402cc
 8019760:	0804037c 	.word	0x0804037c
 8019764:	08040294 	.word	0x08040294
 8019768:	08040354 	.word	0x08040354

0801976c <tcp_pcb_remove>:
{
 801976c:	b538      	push	{r3, r4, r5, lr}
 801976e:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8019770:	460c      	mov	r4, r1
 8019772:	2900      	cmp	r1, #0
 8019774:	d04a      	beq.n	801980c <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8019776:	2d00      	cmp	r5, #0
 8019778:	d051      	beq.n	801981e <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 801977a:	682b      	ldr	r3, [r5, #0]
 801977c:	42a3      	cmp	r3, r4
 801977e:	d032      	beq.n	80197e6 <tcp_pcb_remove+0x7a>
 8019780:	b12b      	cbz	r3, 801978e <tcp_pcb_remove+0x22>
 8019782:	68da      	ldr	r2, [r3, #12]
 8019784:	42a2      	cmp	r2, r4
 8019786:	d03e      	beq.n	8019806 <tcp_pcb_remove+0x9a>
 8019788:	4613      	mov	r3, r2
 801978a:	2b00      	cmp	r3, #0
 801978c:	d1f9      	bne.n	8019782 <tcp_pcb_remove+0x16>
 801978e:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 8019790:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 8019792:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 8019794:	f7ff fd32 	bl	80191fc <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 8019798:	7d23      	ldrb	r3, [r4, #20]
 801979a:	2b0a      	cmp	r3, #10
 801979c:	d02d      	beq.n	80197fa <tcp_pcb_remove+0x8e>
 801979e:	2b01      	cmp	r3, #1
 80197a0:	d01d      	beq.n	80197de <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 80197a2:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 80197a4:	07da      	lsls	r2, r3, #31
 80197a6:	d421      	bmi.n	80197ec <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80197a8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80197aa:	b133      	cbz	r3, 80197ba <tcp_pcb_remove+0x4e>
 80197ac:	4b20      	ldr	r3, [pc, #128]	; (8019830 <tcp_pcb_remove+0xc4>)
 80197ae:	f640 0293 	movw	r2, #2195	; 0x893
 80197b2:	4920      	ldr	r1, [pc, #128]	; (8019834 <tcp_pcb_remove+0xc8>)
 80197b4:	4820      	ldr	r0, [pc, #128]	; (8019838 <tcp_pcb_remove+0xcc>)
 80197b6:	f008 ff3d 	bl	8022634 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80197ba:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80197bc:	b133      	cbz	r3, 80197cc <tcp_pcb_remove+0x60>
 80197be:	4b1c      	ldr	r3, [pc, #112]	; (8019830 <tcp_pcb_remove+0xc4>)
 80197c0:	f640 0294 	movw	r2, #2196	; 0x894
 80197c4:	491d      	ldr	r1, [pc, #116]	; (801983c <tcp_pcb_remove+0xd0>)
 80197c6:	481c      	ldr	r0, [pc, #112]	; (8019838 <tcp_pcb_remove+0xcc>)
 80197c8:	f008 ff34 	bl	8022634 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80197cc:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80197ce:	b133      	cbz	r3, 80197de <tcp_pcb_remove+0x72>
 80197d0:	4b17      	ldr	r3, [pc, #92]	; (8019830 <tcp_pcb_remove+0xc4>)
 80197d2:	f640 0296 	movw	r2, #2198	; 0x896
 80197d6:	491a      	ldr	r1, [pc, #104]	; (8019840 <tcp_pcb_remove+0xd4>)
 80197d8:	4817      	ldr	r0, [pc, #92]	; (8019838 <tcp_pcb_remove+0xcc>)
 80197da:	f008 ff2b 	bl	8022634 <iprintf>
  pcb->state = CLOSED;
 80197de:	2300      	movs	r3, #0
 80197e0:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 80197e2:	82e3      	strh	r3, [r4, #22]
}
 80197e4:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 80197e6:	68e3      	ldr	r3, [r4, #12]
 80197e8:	602b      	str	r3, [r5, #0]
 80197ea:	e7d0      	b.n	801978e <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 80197ec:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 80197f0:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 80197f2:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 80197f4:	f003 f98e 	bl	801cb14 <tcp_output>
 80197f8:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 80197fa:	2b01      	cmp	r3, #1
 80197fc:	d0ef      	beq.n	80197de <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80197fe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8019800:	2b00      	cmp	r3, #0
 8019802:	d1d3      	bne.n	80197ac <tcp_pcb_remove+0x40>
 8019804:	e7d9      	b.n	80197ba <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 8019806:	68e2      	ldr	r2, [r4, #12]
 8019808:	60da      	str	r2, [r3, #12]
 801980a:	e7c0      	b.n	801978e <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801980c:	4b08      	ldr	r3, [pc, #32]	; (8019830 <tcp_pcb_remove+0xc4>)
 801980e:	f640 0283 	movw	r2, #2179	; 0x883
 8019812:	490c      	ldr	r1, [pc, #48]	; (8019844 <tcp_pcb_remove+0xd8>)
 8019814:	4808      	ldr	r0, [pc, #32]	; (8019838 <tcp_pcb_remove+0xcc>)
 8019816:	f008 ff0d 	bl	8022634 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801981a:	2d00      	cmp	r5, #0
 801981c:	d1ad      	bne.n	801977a <tcp_pcb_remove+0xe>
 801981e:	4b04      	ldr	r3, [pc, #16]	; (8019830 <tcp_pcb_remove+0xc4>)
 8019820:	f640 0284 	movw	r2, #2180	; 0x884
 8019824:	4908      	ldr	r1, [pc, #32]	; (8019848 <tcp_pcb_remove+0xdc>)
 8019826:	4804      	ldr	r0, [pc, #16]	; (8019838 <tcp_pcb_remove+0xcc>)
 8019828:	f008 ff04 	bl	8022634 <iprintf>
 801982c:	e7a5      	b.n	801977a <tcp_pcb_remove+0xe>
 801982e:	bf00      	nop
 8019830:	0803ff5c 	.word	0x0803ff5c
 8019834:	080403e0 	.word	0x080403e0
 8019838:	08028ef8 	.word	0x08028ef8
 801983c:	080403f8 	.word	0x080403f8
 8019840:	08040414 	.word	0x08040414
 8019844:	080403a4 	.word	0x080403a4
 8019848:	080403c0 	.word	0x080403c0

0801984c <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801984c:	2800      	cmp	r0, #0
 801984e:	f000 8082 	beq.w	8019956 <tcp_abandon+0x10a>
{
 8019852:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8019856:	7d03      	ldrb	r3, [r0, #20]
{
 8019858:	b085      	sub	sp, #20
 801985a:	4605      	mov	r5, r0
 801985c:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801985e:	2b01      	cmp	r3, #1
 8019860:	d065      	beq.n	801992e <tcp_abandon+0xe2>
  if (pcb->state == TIME_WAIT) {
 8019862:	2b0a      	cmp	r3, #10
 8019864:	d06d      	beq.n	8019942 <tcp_abandon+0xf6>
    seqno = pcb->snd_nxt;
 8019866:	f8d5 a050 	ldr.w	sl, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 801986a:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 801986e:	f8d5 7090 	ldr.w	r7, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 8019872:	f8d5 9010 	ldr.w	r9, [r5, #16]
    if (pcb->state == CLOSED) {
 8019876:	b97b      	cbnz	r3, 8019898 <tcp_abandon+0x4c>
      if (pcb->local_port != 0) {
 8019878:	f8b5 8016 	ldrh.w	r8, [r5, #22]
 801987c:	f1b8 0f00 	cmp.w	r8, #0
 8019880:	d038      	beq.n	80198f4 <tcp_abandon+0xa8>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019882:	4a3a      	ldr	r2, [pc, #232]	; (801996c <tcp_abandon+0x120>)
 8019884:	6813      	ldr	r3, [r2, #0]
 8019886:	42ab      	cmp	r3, r5
 8019888:	d036      	beq.n	80198f8 <tcp_abandon+0xac>
 801988a:	2b00      	cmp	r3, #0
 801988c:	d036      	beq.n	80198fc <tcp_abandon+0xb0>
 801988e:	68da      	ldr	r2, [r3, #12]
 8019890:	42aa      	cmp	r2, r5
 8019892:	d067      	beq.n	8019964 <tcp_abandon+0x118>
 8019894:	4613      	mov	r3, r2
 8019896:	e7f8      	b.n	801988a <tcp_abandon+0x3e>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8019898:	4629      	mov	r1, r5
 801989a:	4835      	ldr	r0, [pc, #212]	; (8019970 <tcp_abandon+0x124>)
      local_port = pcb->local_port;
 801989c:	f8b5 8016 	ldrh.w	r8, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80198a0:	f7ff ff64 	bl	801976c <tcp_pcb_remove>
 80198a4:	4b33      	ldr	r3, [pc, #204]	; (8019974 <tcp_abandon+0x128>)
 80198a6:	2201      	movs	r2, #1
 80198a8:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 80198aa:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 80198ac:	b12c      	cbz	r4, 80198ba <tcp_abandon+0x6e>
    struct tcp_seg *next = seg->next;
 80198ae:	4620      	mov	r0, r4
 80198b0:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 80198b2:	f7ff fbcf 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 80198b6:	2c00      	cmp	r4, #0
 80198b8:	d1f9      	bne.n	80198ae <tcp_abandon+0x62>
    if (pcb->unsent != NULL) {
 80198ba:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 80198bc:	b12c      	cbz	r4, 80198ca <tcp_abandon+0x7e>
    struct tcp_seg *next = seg->next;
 80198be:	4620      	mov	r0, r4
 80198c0:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 80198c2:	f7ff fbc7 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 80198c6:	2c00      	cmp	r4, #0
 80198c8:	d1f9      	bne.n	80198be <tcp_abandon+0x72>
    if (pcb->ooseq != NULL) {
 80198ca:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 80198cc:	b12c      	cbz	r4, 80198da <tcp_abandon+0x8e>
    struct tcp_seg *next = seg->next;
 80198ce:	4620      	mov	r0, r4
 80198d0:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 80198d2:	f7ff fbbf 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 80198d6:	2c00      	cmp	r4, #0
 80198d8:	d1f9      	bne.n	80198ce <tcp_abandon+0x82>
    if (send_rst) {
 80198da:	b9a6      	cbnz	r6, 8019906 <tcp_abandon+0xba>
    tcp_free(pcb);
 80198dc:	4628      	mov	r0, r5
 80198de:	f7ff fa55 	bl	8018d8c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80198e2:	b30f      	cbz	r7, 8019928 <tcp_abandon+0xdc>
 80198e4:	4648      	mov	r0, r9
 80198e6:	f06f 010c 	mvn.w	r1, #12
 80198ea:	463b      	mov	r3, r7
}
 80198ec:	b005      	add	sp, #20
 80198ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80198f2:	4718      	bx	r3
    int send_rst = 0;
 80198f4:	461e      	mov	r6, r3
 80198f6:	e7d8      	b.n	80198aa <tcp_abandon+0x5e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80198f8:	68eb      	ldr	r3, [r5, #12]
 80198fa:	6013      	str	r3, [r2, #0]
 80198fc:	2300      	movs	r3, #0
    u16_t local_port = 0;
 80198fe:	4698      	mov	r8, r3
    int send_rst = 0;
 8019900:	461e      	mov	r6, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019902:	60eb      	str	r3, [r5, #12]
 8019904:	e7d1      	b.n	80198aa <tcp_abandon+0x5e>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8019906:	8b28      	ldrh	r0, [r5, #24]
 8019908:	1d2b      	adds	r3, r5, #4
 801990a:	465a      	mov	r2, fp
 801990c:	4651      	mov	r1, sl
 801990e:	9002      	str	r0, [sp, #8]
 8019910:	4628      	mov	r0, r5
 8019912:	9300      	str	r3, [sp, #0]
 8019914:	462b      	mov	r3, r5
 8019916:	f8cd 8004 	str.w	r8, [sp, #4]
 801991a:	f003 f87b 	bl	801ca14 <tcp_rst>
    tcp_free(pcb);
 801991e:	4628      	mov	r0, r5
 8019920:	f7ff fa34 	bl	8018d8c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8019924:	2f00      	cmp	r7, #0
 8019926:	d1dd      	bne.n	80198e4 <tcp_abandon+0x98>
}
 8019928:	b005      	add	sp, #20
 801992a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801992e:	4b12      	ldr	r3, [pc, #72]	; (8019978 <tcp_abandon+0x12c>)
 8019930:	f44f 7210 	mov.w	r2, #576	; 0x240
 8019934:	4911      	ldr	r1, [pc, #68]	; (801997c <tcp_abandon+0x130>)
 8019936:	4812      	ldr	r0, [pc, #72]	; (8019980 <tcp_abandon+0x134>)
 8019938:	f008 fe7c 	bl	8022634 <iprintf>
 801993c:	7d2b      	ldrb	r3, [r5, #20]
  if (pcb->state == TIME_WAIT) {
 801993e:	2b0a      	cmp	r3, #10
 8019940:	d191      	bne.n	8019866 <tcp_abandon+0x1a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8019942:	4629      	mov	r1, r5
 8019944:	480f      	ldr	r0, [pc, #60]	; (8019984 <tcp_abandon+0x138>)
 8019946:	f7ff ff11 	bl	801976c <tcp_pcb_remove>
    tcp_free(pcb);
 801994a:	4628      	mov	r0, r5
}
 801994c:	b005      	add	sp, #20
 801994e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 8019952:	f7ff ba1b 	b.w	8018d8c <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8019956:	4b08      	ldr	r3, [pc, #32]	; (8019978 <tcp_abandon+0x12c>)
 8019958:	f240 223d 	movw	r2, #573	; 0x23d
 801995c:	490a      	ldr	r1, [pc, #40]	; (8019988 <tcp_abandon+0x13c>)
 801995e:	4808      	ldr	r0, [pc, #32]	; (8019980 <tcp_abandon+0x134>)
 8019960:	f008 be68 	b.w	8022634 <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019964:	68ea      	ldr	r2, [r5, #12]
 8019966:	60da      	str	r2, [r3, #12]
 8019968:	e7c8      	b.n	80198fc <tcp_abandon+0xb0>
 801996a:	bf00      	nop
 801996c:	2002e1cc 	.word	0x2002e1cc
 8019970:	2002e1c0 	.word	0x2002e1c0
 8019974:	2002e1bc 	.word	0x2002e1bc
 8019978:	0803ff5c 	.word	0x0803ff5c
 801997c:	08040448 	.word	0x08040448
 8019980:	08028ef8 	.word	0x08028ef8
 8019984:	2002e1d0 	.word	0x2002e1d0
 8019988:	0804042c 	.word	0x0804042c

0801998c <tcp_abort>:
  tcp_abandon(pcb, 1);
 801998c:	2101      	movs	r1, #1
 801998e:	f7ff bf5d 	b.w	801984c <tcp_abandon>
 8019992:	bf00      	nop

08019994 <tcp_accept_null>:
{
 8019994:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8019996:	460c      	mov	r4, r1
 8019998:	b131      	cbz	r1, 80199a8 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 801999a:	4620      	mov	r0, r4
 801999c:	2101      	movs	r1, #1
 801999e:	f7ff ff55 	bl	801984c <tcp_abandon>
}
 80199a2:	f06f 000c 	mvn.w	r0, #12
 80199a6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 80199a8:	4b06      	ldr	r3, [pc, #24]	; (80199c4 <tcp_accept_null+0x30>)
 80199aa:	f240 320f 	movw	r2, #783	; 0x30f
 80199ae:	4906      	ldr	r1, [pc, #24]	; (80199c8 <tcp_accept_null+0x34>)
 80199b0:	4806      	ldr	r0, [pc, #24]	; (80199cc <tcp_accept_null+0x38>)
 80199b2:	f008 fe3f 	bl	8022634 <iprintf>
  tcp_abandon(pcb, 1);
 80199b6:	4620      	mov	r0, r4
 80199b8:	2101      	movs	r1, #1
 80199ba:	f7ff ff47 	bl	801984c <tcp_abandon>
}
 80199be:	f06f 000c 	mvn.w	r0, #12
 80199c2:	bd10      	pop	{r4, pc}
 80199c4:	0803ff5c 	.word	0x0803ff5c
 80199c8:	0804047c 	.word	0x0804047c
 80199cc:	08028ef8 	.word	0x08028ef8

080199d0 <tcp_netif_ip_addr_changed_pcblist>:
{
 80199d0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80199d2:	4605      	mov	r5, r0
{
 80199d4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80199d6:	b178      	cbz	r0, 80199f8 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 80199d8:	b134      	cbz	r4, 80199e8 <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80199da:	6822      	ldr	r2, [r4, #0]
 80199dc:	682b      	ldr	r3, [r5, #0]
 80199de:	429a      	cmp	r2, r3
 80199e0:	d003      	beq.n	80199ea <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 80199e2:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 80199e4:	2c00      	cmp	r4, #0
 80199e6:	d1f8      	bne.n	80199da <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 80199e8:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 80199ea:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 80199ec:	4620      	mov	r0, r4
 80199ee:	2101      	movs	r1, #1
      pcb = next;
 80199f0:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 80199f2:	f7ff ff2b 	bl	801984c <tcp_abandon>
      pcb = next;
 80199f6:	e7ef      	b.n	80199d8 <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80199f8:	4b03      	ldr	r3, [pc, #12]	; (8019a08 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 80199fa:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80199fe:	4903      	ldr	r1, [pc, #12]	; (8019a0c <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 8019a00:	4803      	ldr	r0, [pc, #12]	; (8019a10 <tcp_netif_ip_addr_changed_pcblist+0x40>)
 8019a02:	f008 fe17 	bl	8022634 <iprintf>
 8019a06:	e7e7      	b.n	80199d8 <tcp_netif_ip_addr_changed_pcblist+0x8>
 8019a08:	0803ff5c 	.word	0x0803ff5c
 8019a0c:	0804049c 	.word	0x0804049c
 8019a10:	08028ef8 	.word	0x08028ef8

08019a14 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019a14:	4b0f      	ldr	r3, [pc, #60]	; (8019a54 <tcp_kill_state+0x40>)
 8019a16:	6819      	ldr	r1, [r3, #0]
 8019a18:	b1d1      	cbz	r1, 8019a50 <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019a1a:	4b0f      	ldr	r3, [pc, #60]	; (8019a58 <tcp_kill_state+0x44>)
  inactivity = 0;
 8019a1c:	2200      	movs	r2, #0
{
 8019a1e:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019a20:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 8019a22:	4614      	mov	r4, r2
 8019a24:	e001      	b.n	8019a2a <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019a26:	68c9      	ldr	r1, [r1, #12]
 8019a28:	b159      	cbz	r1, 8019a42 <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 8019a2a:	7d0b      	ldrb	r3, [r1, #20]
 8019a2c:	4283      	cmp	r3, r0
 8019a2e:	d1fa      	bne.n	8019a26 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019a30:	6a0b      	ldr	r3, [r1, #32]
 8019a32:	1aeb      	subs	r3, r5, r3
 8019a34:	4293      	cmp	r3, r2
 8019a36:	d3f6      	bcc.n	8019a26 <tcp_kill_state+0x12>
 8019a38:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019a3a:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019a3c:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019a3e:	2900      	cmp	r1, #0
 8019a40:	d1f3      	bne.n	8019a2a <tcp_kill_state+0x16>
  if (inactive != NULL) {
 8019a42:	b11c      	cbz	r4, 8019a4c <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 8019a44:	4620      	mov	r0, r4
}
 8019a46:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 8019a48:	f7ff bf00 	b.w	801984c <tcp_abandon>
}
 8019a4c:	bc30      	pop	{r4, r5}
 8019a4e:	4770      	bx	lr
 8019a50:	4770      	bx	lr
 8019a52:	bf00      	nop
 8019a54:	2002e1c0 	.word	0x2002e1c0
 8019a58:	2002e1c4 	.word	0x2002e1c4

08019a5c <tcp_alloc>:
{
 8019a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019a5e:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 8019a62:	4605      	mov	r5, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019a64:	495c      	ldr	r1, [pc, #368]	; (8019bd8 <tcp_alloc+0x17c>)
 8019a66:	2002      	movs	r0, #2
 8019a68:	f7fe f9d8 	bl	8017e1c <memp_malloc_fn>
  if (pcb == NULL) {
 8019a6c:	b328      	cbz	r0, 8019aba <tcp_alloc+0x5e>
 8019a6e:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8019a70:	229c      	movs	r2, #156	; 0x9c
 8019a72:	2100      	movs	r1, #0
 8019a74:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 8019a76:	f44f 6486 	mov.w	r4, #1072	; 0x430
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8019a7a:	f007 fe69 	bl	8021750 <memset>
    pcb->tmr = tcp_ticks;
 8019a7e:	4957      	ldr	r1, [pc, #348]	; (8019bdc <tcp_alloc+0x180>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8019a80:	4603      	mov	r3, r0
    pcb->last_timer = tcp_timer_ctr;
 8019a82:	4a57      	ldr	r2, [pc, #348]	; (8019be0 <tcp_alloc+0x184>)
    pcb->tmr = tcp_ticks;
 8019a84:	6808      	ldr	r0, [r1, #0]
    pcb->ttl = TCP_TTL;
 8019a86:	21ff      	movs	r1, #255	; 0xff
    pcb->last_timer = tcp_timer_ctr;
 8019a88:	7816      	ldrb	r6, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8019a8a:	2206      	movs	r2, #6
    pcb->tmr = tcp_ticks;
 8019a8c:	6218      	str	r0, [r3, #32]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8019a8e:	4855      	ldr	r0, [pc, #340]	; (8019be4 <tcp_alloc+0x188>)
    pcb->prio = prio;
 8019a90:	755d      	strb	r5, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8019a92:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->rtime = -1;
 8019a96:	4d54      	ldr	r5, [pc, #336]	; (8019be8 <tcp_alloc+0x18c>)
    pcb->cwnd = 1;
 8019a98:	4c54      	ldr	r4, [pc, #336]	; (8019bec <tcp_alloc+0x190>)
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8019a9a:	6298      	str	r0, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8019a9c:	72d9      	strb	r1, [r3, #11]
    pcb->recv = tcp_recv_null;
 8019a9e:	4854      	ldr	r0, [pc, #336]	; (8019bf0 <tcp_alloc+0x194>)
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8019aa0:	4954      	ldr	r1, [pc, #336]	; (8019bf4 <tcp_alloc+0x198>)
    pcb->last_timer = tcp_timer_ctr;
 8019aa2:	779e      	strb	r6, [r3, #30]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8019aa4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8019aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8019aaa:	631d      	str	r5, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8019aac:	649c      	str	r4, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 8019aae:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8019ab2:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8019ab6:	4618      	mov	r0, r3
 8019ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8019aba:	4e4f      	ldr	r6, [pc, #316]	; (8019bf8 <tcp_alloc+0x19c>)
 8019abc:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 8019abe:	b15c      	cbz	r4, 8019ad8 <tcp_alloc+0x7c>
    struct tcp_pcb *next = pcb->next;
 8019ac0:	4620      	mov	r0, r4
 8019ac2:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 8019ac4:	8b43      	ldrh	r3, [r0, #26]
 8019ac6:	0719      	lsls	r1, r3, #28
 8019ac8:	d5f9      	bpl.n	8019abe <tcp_alloc+0x62>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8019aca:	f023 0308 	bic.w	r3, r3, #8
 8019ace:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 8019ad0:	f7ff f91c 	bl	8018d0c <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 8019ad4:	2c00      	cmp	r4, #0
 8019ad6:	d1f3      	bne.n	8019ac0 <tcp_alloc+0x64>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019ad8:	4b48      	ldr	r3, [pc, #288]	; (8019bfc <tcp_alloc+0x1a0>)
 8019ada:	681b      	ldr	r3, [r3, #0]
 8019adc:	b193      	cbz	r3, 8019b04 <tcp_alloc+0xa8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019ade:	4a3f      	ldr	r2, [pc, #252]	; (8019bdc <tcp_alloc+0x180>)
 8019ae0:	4618      	mov	r0, r3
 8019ae2:	6a19      	ldr	r1, [r3, #32]
 8019ae4:	6814      	ldr	r4, [r2, #0]
 8019ae6:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019ae8:	68db      	ldr	r3, [r3, #12]
 8019aea:	b143      	cbz	r3, 8019afe <tcp_alloc+0xa2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019aec:	6a1a      	ldr	r2, [r3, #32]
 8019aee:	1aa2      	subs	r2, r4, r2
 8019af0:	428a      	cmp	r2, r1
 8019af2:	d3f9      	bcc.n	8019ae8 <tcp_alloc+0x8c>
 8019af4:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019af6:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019af8:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	d1f6      	bne.n	8019aec <tcp_alloc+0x90>
  tcp_abandon(pcb, 1);
 8019afe:	2101      	movs	r1, #1
 8019b00:	f7ff fea4 	bl	801984c <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019b04:	f240 7239 	movw	r2, #1849	; 0x739
 8019b08:	4933      	ldr	r1, [pc, #204]	; (8019bd8 <tcp_alloc+0x17c>)
 8019b0a:	2002      	movs	r0, #2
 8019b0c:	f7fe f986 	bl	8017e1c <memp_malloc_fn>
    if (pcb == NULL) {
 8019b10:	4603      	mov	r3, r0
 8019b12:	b130      	cbz	r0, 8019b22 <tcp_alloc+0xc6>
 8019b14:	4a3a      	ldr	r2, [pc, #232]	; (8019c00 <tcp_alloc+0x1a4>)
 8019b16:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8019b1a:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8019b1c:	3a01      	subs	r2, #1
 8019b1e:	800a      	strh	r2, [r1, #0]
 8019b20:	e7a6      	b.n	8019a70 <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 8019b22:	2009      	movs	r0, #9
 8019b24:	f7ff ff76 	bl	8019a14 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019b28:	f240 723f 	movw	r2, #1855	; 0x73f
 8019b2c:	492a      	ldr	r1, [pc, #168]	; (8019bd8 <tcp_alloc+0x17c>)
 8019b2e:	2002      	movs	r0, #2
 8019b30:	f7fe f974 	bl	8017e1c <memp_malloc_fn>
      if (pcb == NULL) {
 8019b34:	4603      	mov	r3, r0
 8019b36:	b138      	cbz	r0, 8019b48 <tcp_alloc+0xec>
 8019b38:	4a31      	ldr	r2, [pc, #196]	; (8019c00 <tcp_alloc+0x1a4>)
 8019b3a:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8019b3e:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8019b40:	3a01      	subs	r2, #1
 8019b42:	b292      	uxth	r2, r2
 8019b44:	800a      	strh	r2, [r1, #0]
 8019b46:	e7e9      	b.n	8019b1c <tcp_alloc+0xc0>
        tcp_kill_state(CLOSING);
 8019b48:	2008      	movs	r0, #8
 8019b4a:	f7ff ff63 	bl	8019a14 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019b4e:	f240 7245 	movw	r2, #1861	; 0x745
 8019b52:	4921      	ldr	r1, [pc, #132]	; (8019bd8 <tcp_alloc+0x17c>)
 8019b54:	2002      	movs	r0, #2
 8019b56:	f7fe f961 	bl	8017e1c <memp_malloc_fn>
        if (pcb == NULL) {
 8019b5a:	4603      	mov	r3, r0
 8019b5c:	b138      	cbz	r0, 8019b6e <tcp_alloc+0x112>
 8019b5e:	4a28      	ldr	r2, [pc, #160]	; (8019c00 <tcp_alloc+0x1a4>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8019b60:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8019b64:	880a      	ldrh	r2, [r1, #0]
 8019b66:	3a01      	subs	r2, #1
 8019b68:	b292      	uxth	r2, r2
 8019b6a:	800a      	strh	r2, [r1, #0]
 8019b6c:	e7e8      	b.n	8019b40 <tcp_alloc+0xe4>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8019b6e:	062a      	lsls	r2, r5, #24
 8019b70:	d42f      	bmi.n	8019bd2 <tcp_alloc+0x176>
  if (mprio == 0) {
 8019b72:	b1ed      	cbz	r5, 8019bb0 <tcp_alloc+0x154>
 8019b74:	462a      	mov	r2, r5
  mprio--;
 8019b76:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b78:	6832      	ldr	r2, [r6, #0]
  mprio--;
 8019b7a:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b7c:	b1c2      	cbz	r2, 8019bb0 <tcp_alloc+0x154>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8019b7e:	4817      	ldr	r0, [pc, #92]	; (8019bdc <tcp_alloc+0x180>)
  inactivity = 0;
 8019b80:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8019b82:	6806      	ldr	r6, [r0, #0]
 8019b84:	e005      	b.n	8019b92 <tcp_alloc+0x136>
 8019b86:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 8019b88:	1b37      	subs	r7, r6, r4
    if ((pcb->prio < mprio) ||
 8019b8a:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 8019b8c:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b8e:	68d2      	ldr	r2, [r2, #12]
 8019b90:	b14a      	cbz	r2, 8019ba6 <tcp_alloc+0x14a>
    if ((pcb->prio < mprio) ||
 8019b92:	7d50      	ldrb	r0, [r2, #21]
 8019b94:	4281      	cmp	r1, r0
 8019b96:	d8f6      	bhi.n	8019b86 <tcp_alloc+0x12a>
 8019b98:	d1f9      	bne.n	8019b8e <tcp_alloc+0x132>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8019b9a:	6a14      	ldr	r4, [r2, #32]
 8019b9c:	eba6 0c04 	sub.w	ip, r6, r4
 8019ba0:	4567      	cmp	r7, ip
 8019ba2:	d8f4      	bhi.n	8019b8e <tcp_alloc+0x132>
 8019ba4:	e7f0      	b.n	8019b88 <tcp_alloc+0x12c>
  if (inactive != NULL) {
 8019ba6:	b11b      	cbz	r3, 8019bb0 <tcp_alloc+0x154>
  tcp_abandon(pcb, 1);
 8019ba8:	4618      	mov	r0, r3
 8019baa:	2101      	movs	r1, #1
 8019bac:	f7ff fe4e 	bl	801984c <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019bb0:	f240 724b 	movw	r2, #1867	; 0x74b
 8019bb4:	4908      	ldr	r1, [pc, #32]	; (8019bd8 <tcp_alloc+0x17c>)
 8019bb6:	2002      	movs	r0, #2
 8019bb8:	f7fe f930 	bl	8017e1c <memp_malloc_fn>
          if (pcb != NULL) {
 8019bbc:	4603      	mov	r3, r0
 8019bbe:	2800      	cmp	r0, #0
 8019bc0:	f43f af79 	beq.w	8019ab6 <tcp_alloc+0x5a>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8019bc4:	4a0e      	ldr	r2, [pc, #56]	; (8019c00 <tcp_alloc+0x1a4>)
 8019bc6:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 8019bca:	8801      	ldrh	r1, [r0, #0]
 8019bcc:	3901      	subs	r1, #1
 8019bce:	8001      	strh	r1, [r0, #0]
 8019bd0:	e7c6      	b.n	8019b60 <tcp_alloc+0x104>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8019bd2:	227f      	movs	r2, #127	; 0x7f
 8019bd4:	e7cf      	b.n	8019b76 <tcp_alloc+0x11a>
 8019bd6:	bf00      	nop
 8019bd8:	0803ff5c 	.word	0x0803ff5c
 8019bdc:	2002e1c4 	.word	0x2002e1c4
 8019be0:	2001aa0d 	.word	0x2001aa0d
 8019be4:	08600860 	.word	0x08600860
 8019be8:	0218ffff 	.word	0x0218ffff
 8019bec:	04300001 	.word	0x04300001
 8019bf0:	08019dd5 	.word	0x08019dd5
 8019bf4:	006ddd00 	.word	0x006ddd00
 8019bf8:	2002e1c0 	.word	0x2002e1c0
 8019bfc:	2002e1d0 	.word	0x2002e1d0
 8019c00:	2002e0b4 	.word	0x2002e0b4

08019c04 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 8019c04:	2040      	movs	r0, #64	; 0x40
 8019c06:	f7ff bf29 	b.w	8019a5c <tcp_alloc>
 8019c0a:	bf00      	nop

08019c0c <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8019c0c:	2040      	movs	r0, #64	; 0x40
 8019c0e:	f7ff bf25 	b.w	8019a5c <tcp_alloc>
 8019c12:	bf00      	nop

08019c14 <tcp_close_shutdown>:
{
 8019c14:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8019c16:	4604      	mov	r4, r0
{
 8019c18:	b085      	sub	sp, #20
 8019c1a:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8019c1c:	2800      	cmp	r0, #0
 8019c1e:	d062      	beq.n	8019ce6 <tcp_close_shutdown+0xd2>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8019c20:	7d23      	ldrb	r3, [r4, #20]
 8019c22:	b11d      	cbz	r5, 8019c2c <tcp_close_shutdown+0x18>
 8019c24:	2b04      	cmp	r3, #4
 8019c26:	d00c      	beq.n	8019c42 <tcp_close_shutdown+0x2e>
 8019c28:	2b07      	cmp	r3, #7
 8019c2a:	d00a      	beq.n	8019c42 <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 8019c2c:	2b01      	cmp	r3, #1
 8019c2e:	d062      	beq.n	8019cf6 <tcp_close_shutdown+0xe2>
 8019c30:	2b02      	cmp	r3, #2
 8019c32:	d02d      	beq.n	8019c90 <tcp_close_shutdown+0x7c>
 8019c34:	b323      	cbz	r3, 8019c80 <tcp_close_shutdown+0x6c>
      return tcp_close_shutdown_fin(pcb);
 8019c36:	4620      	mov	r0, r4
}
 8019c38:	b005      	add	sp, #20
 8019c3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 8019c3e:	f7ff b865 	b.w	8018d0c <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8019c42:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8019c44:	2a00      	cmp	r2, #0
 8019c46:	d030      	beq.n	8019caa <tcp_close_shutdown+0x96>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8019c48:	8b63      	ldrh	r3, [r4, #26]
 8019c4a:	06db      	lsls	r3, r3, #27
 8019c4c:	d57c      	bpl.n	8019d48 <tcp_close_shutdown+0x134>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8019c4e:	8b20      	ldrh	r0, [r4, #24]
 8019c50:	1d22      	adds	r2, r4, #4
 8019c52:	8ae1      	ldrh	r1, [r4, #22]
 8019c54:	4623      	mov	r3, r4
 8019c56:	9002      	str	r0, [sp, #8]
 8019c58:	4620      	mov	r0, r4
 8019c5a:	e9cd 2100 	strd	r2, r1, [sp]
 8019c5e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8019c60:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8019c62:	f002 fed7 	bl	801ca14 <tcp_rst>
      tcp_pcb_purge(pcb);
 8019c66:	4620      	mov	r0, r4
 8019c68:	f7ff fac8 	bl	80191fc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8019c6c:	4a3f      	ldr	r2, [pc, #252]	; (8019d6c <tcp_close_shutdown+0x158>)
 8019c6e:	6813      	ldr	r3, [r2, #0]
 8019c70:	42a3      	cmp	r3, r4
 8019c72:	d02a      	beq.n	8019cca <tcp_close_shutdown+0xb6>
 8019c74:	b35b      	cbz	r3, 8019cce <tcp_close_shutdown+0xba>
 8019c76:	68da      	ldr	r2, [r3, #12]
 8019c78:	42a2      	cmp	r2, r4
 8019c7a:	d062      	beq.n	8019d42 <tcp_close_shutdown+0x12e>
 8019c7c:	4613      	mov	r3, r2
 8019c7e:	e7f9      	b.n	8019c74 <tcp_close_shutdown+0x60>
      if (pcb->local_port != 0) {
 8019c80:	8ae3      	ldrh	r3, [r4, #22]
 8019c82:	b9bb      	cbnz	r3, 8019cb4 <tcp_close_shutdown+0xa0>
        tcp_free(pcb);
 8019c84:	4620      	mov	r0, r4
 8019c86:	f7ff f881 	bl	8018d8c <tcp_free>
}
 8019c8a:	2000      	movs	r0, #0
 8019c8c:	b005      	add	sp, #20
 8019c8e:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8019c90:	4621      	mov	r1, r4
 8019c92:	4836      	ldr	r0, [pc, #216]	; (8019d6c <tcp_close_shutdown+0x158>)
 8019c94:	f7ff fd6a 	bl	801976c <tcp_pcb_remove>
 8019c98:	4b35      	ldr	r3, [pc, #212]	; (8019d70 <tcp_close_shutdown+0x15c>)
 8019c9a:	2201      	movs	r2, #1
      tcp_free(pcb);
 8019c9c:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8019c9e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8019ca0:	f7ff f874 	bl	8018d8c <tcp_free>
}
 8019ca4:	2000      	movs	r0, #0
 8019ca6:	b005      	add	sp, #20
 8019ca8:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8019caa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8019cac:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 8019cb0:	d0bc      	beq.n	8019c2c <tcp_close_shutdown+0x18>
 8019cb2:	e7c9      	b.n	8019c48 <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019cb4:	4a2f      	ldr	r2, [pc, #188]	; (8019d74 <tcp_close_shutdown+0x160>)
 8019cb6:	6813      	ldr	r3, [r2, #0]
 8019cb8:	42a3      	cmp	r3, r4
 8019cba:	d03d      	beq.n	8019d38 <tcp_close_shutdown+0x124>
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d03d      	beq.n	8019d3c <tcp_close_shutdown+0x128>
 8019cc0:	68da      	ldr	r2, [r3, #12]
 8019cc2:	42a2      	cmp	r2, r4
 8019cc4:	d04f      	beq.n	8019d66 <tcp_close_shutdown+0x152>
 8019cc6:	4613      	mov	r3, r2
 8019cc8:	e7f8      	b.n	8019cbc <tcp_close_shutdown+0xa8>
      TCP_RMV_ACTIVE(pcb);
 8019cca:	68e3      	ldr	r3, [r4, #12]
 8019ccc:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 8019cce:	4b2a      	ldr	r3, [pc, #168]	; (8019d78 <tcp_close_shutdown+0x164>)
      TCP_RMV_ACTIVE(pcb);
 8019cd0:	2000      	movs	r0, #0
 8019cd2:	4a27      	ldr	r2, [pc, #156]	; (8019d70 <tcp_close_shutdown+0x15c>)
 8019cd4:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 8019cd6:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 8019cd8:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 8019cda:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 8019cdc:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 8019cde:	d1d1      	bne.n	8019c84 <tcp_close_shutdown+0x70>
        tcp_trigger_input_pcb_close();
 8019ce0:	f001 fed2 	bl	801ba88 <tcp_trigger_input_pcb_close>
 8019ce4:	e7d1      	b.n	8019c8a <tcp_close_shutdown+0x76>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8019ce6:	4b25      	ldr	r3, [pc, #148]	; (8019d7c <tcp_close_shutdown+0x168>)
 8019ce8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8019cec:	4924      	ldr	r1, [pc, #144]	; (8019d80 <tcp_close_shutdown+0x16c>)
 8019cee:	4825      	ldr	r0, [pc, #148]	; (8019d84 <tcp_close_shutdown+0x170>)
 8019cf0:	f008 fca0 	bl	8022634 <iprintf>
 8019cf4:	e794      	b.n	8019c20 <tcp_close_shutdown+0xc>
 8019cf6:	4924      	ldr	r1, [pc, #144]	; (8019d88 <tcp_close_shutdown+0x174>)
      pcb->listener = NULL;
 8019cf8:	2000      	movs	r0, #0
  switch (pcb->state) {
 8019cfa:	4b1e      	ldr	r3, [pc, #120]	; (8019d74 <tcp_close_shutdown+0x160>)
 8019cfc:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8019d00:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8019d02:	b133      	cbz	r3, 8019d12 <tcp_close_shutdown+0xfe>
    if (pcb->listener == lpcb) {
 8019d04:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8019d06:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 8019d08:	bf08      	it	eq
 8019d0a:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8019d0c:	68db      	ldr	r3, [r3, #12]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d1f8      	bne.n	8019d04 <tcp_close_shutdown+0xf0>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8019d12:	428d      	cmp	r5, r1
 8019d14:	d002      	beq.n	8019d1c <tcp_close_shutdown+0x108>
 8019d16:	f851 3b04 	ldr.w	r3, [r1], #4
 8019d1a:	e7f1      	b.n	8019d00 <tcp_close_shutdown+0xec>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8019d1c:	4621      	mov	r1, r4
 8019d1e:	481b      	ldr	r0, [pc, #108]	; (8019d8c <tcp_close_shutdown+0x178>)
 8019d20:	f7ff fd24 	bl	801976c <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8019d24:	7d23      	ldrb	r3, [r4, #20]
 8019d26:	2b01      	cmp	r3, #1
 8019d28:	d016      	beq.n	8019d58 <tcp_close_shutdown+0x144>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8019d2a:	4621      	mov	r1, r4
 8019d2c:	2003      	movs	r0, #3
 8019d2e:	f7fe f899 	bl	8017e64 <memp_free>
}
 8019d32:	2000      	movs	r0, #0
 8019d34:	b005      	add	sp, #20
 8019d36:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019d38:	68e3      	ldr	r3, [r4, #12]
 8019d3a:	6013      	str	r3, [r2, #0]
 8019d3c:	2300      	movs	r3, #0
 8019d3e:	60e3      	str	r3, [r4, #12]
 8019d40:	e7a0      	b.n	8019c84 <tcp_close_shutdown+0x70>
      TCP_RMV_ACTIVE(pcb);
 8019d42:	68e2      	ldr	r2, [r4, #12]
 8019d44:	60da      	str	r2, [r3, #12]
 8019d46:	e7c2      	b.n	8019cce <tcp_close_shutdown+0xba>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8019d48:	4b0c      	ldr	r3, [pc, #48]	; (8019d7c <tcp_close_shutdown+0x168>)
 8019d4a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8019d4e:	4910      	ldr	r1, [pc, #64]	; (8019d90 <tcp_close_shutdown+0x17c>)
 8019d50:	480c      	ldr	r0, [pc, #48]	; (8019d84 <tcp_close_shutdown+0x170>)
 8019d52:	f008 fc6f 	bl	8022634 <iprintf>
 8019d56:	e77a      	b.n	8019c4e <tcp_close_shutdown+0x3a>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8019d58:	4b08      	ldr	r3, [pc, #32]	; (8019d7c <tcp_close_shutdown+0x168>)
 8019d5a:	22df      	movs	r2, #223	; 0xdf
 8019d5c:	490d      	ldr	r1, [pc, #52]	; (8019d94 <tcp_close_shutdown+0x180>)
 8019d5e:	4809      	ldr	r0, [pc, #36]	; (8019d84 <tcp_close_shutdown+0x170>)
 8019d60:	f008 fc68 	bl	8022634 <iprintf>
 8019d64:	e7e1      	b.n	8019d2a <tcp_close_shutdown+0x116>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8019d66:	68e2      	ldr	r2, [r4, #12]
 8019d68:	60da      	str	r2, [r3, #12]
 8019d6a:	e7e7      	b.n	8019d3c <tcp_close_shutdown+0x128>
 8019d6c:	2002e1c0 	.word	0x2002e1c0
 8019d70:	2002e1bc 	.word	0x2002e1bc
 8019d74:	2002e1cc 	.word	0x2002e1cc
 8019d78:	2002e1d4 	.word	0x2002e1d4
 8019d7c:	0803ff5c 	.word	0x0803ff5c
 8019d80:	080404d0 	.word	0x080404d0
 8019d84:	08028ef8 	.word	0x08028ef8
 8019d88:	08040648 	.word	0x08040648
 8019d8c:	2002e1c8 	.word	0x2002e1c8
 8019d90:	080404f0 	.word	0x080404f0
 8019d94:	0804050c 	.word	0x0804050c

08019d98 <tcp_close>:
{
 8019d98:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8019d9a:	b158      	cbz	r0, 8019db4 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 8019d9c:	7d03      	ldrb	r3, [r0, #20]
 8019d9e:	2b01      	cmp	r3, #1
 8019da0:	d003      	beq.n	8019daa <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 8019da2:	8b43      	ldrh	r3, [r0, #26]
 8019da4:	f043 0310 	orr.w	r3, r3, #16
 8019da8:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 8019daa:	2101      	movs	r1, #1
}
 8019dac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 8019db0:	f7ff bf30 	b.w	8019c14 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8019db4:	4b04      	ldr	r3, [pc, #16]	; (8019dc8 <tcp_close+0x30>)
 8019db6:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8019dba:	4904      	ldr	r1, [pc, #16]	; (8019dcc <tcp_close+0x34>)
 8019dbc:	4804      	ldr	r0, [pc, #16]	; (8019dd0 <tcp_close+0x38>)
 8019dbe:	f008 fc39 	bl	8022634 <iprintf>
}
 8019dc2:	f06f 000f 	mvn.w	r0, #15
 8019dc6:	bd08      	pop	{r3, pc}
 8019dc8:	0803ff5c 	.word	0x0803ff5c
 8019dcc:	08040528 	.word	0x08040528
 8019dd0:	08028ef8 	.word	0x08028ef8

08019dd4 <tcp_recv_null>:
{
 8019dd4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8019dd6:	b189      	cbz	r1, 8019dfc <tcp_recv_null+0x28>
  if (p != NULL) {
 8019dd8:	4614      	mov	r4, r2
 8019dda:	4608      	mov	r0, r1
 8019ddc:	b13a      	cbz	r2, 8019dee <tcp_recv_null+0x1a>
    tcp_recved(pcb, p->tot_len);
 8019dde:	8911      	ldrh	r1, [r2, #8]
 8019de0:	f7ff f8fe 	bl	8018fe0 <tcp_recved>
    pbuf_free(p);
 8019de4:	4620      	mov	r0, r4
 8019de6:	f7fe fb0d 	bl	8018404 <pbuf_free>
  return ERR_OK;
 8019dea:	2000      	movs	r0, #0
}
 8019dec:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 8019dee:	b10b      	cbz	r3, 8019df4 <tcp_recv_null+0x20>
  return ERR_OK;
 8019df0:	4610      	mov	r0, r2
}
 8019df2:	bd10      	pop	{r4, pc}
 8019df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 8019df8:	f7ff bfce 	b.w	8019d98 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8019dfc:	4b04      	ldr	r3, [pc, #16]	; (8019e10 <tcp_recv_null+0x3c>)
 8019dfe:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8019e02:	4904      	ldr	r1, [pc, #16]	; (8019e14 <tcp_recv_null+0x40>)
 8019e04:	4804      	ldr	r0, [pc, #16]	; (8019e18 <tcp_recv_null+0x44>)
 8019e06:	f008 fc15 	bl	8022634 <iprintf>
 8019e0a:	f06f 000f 	mvn.w	r0, #15
}
 8019e0e:	bd10      	pop	{r4, pc}
 8019e10:	0803ff5c 	.word	0x0803ff5c
 8019e14:	08040540 	.word	0x08040540
 8019e18:	08028ef8 	.word	0x08028ef8

08019e1c <tcp_process_refused_data>:
{
 8019e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8019e1e:	2800      	cmp	r0, #0
 8019e20:	d035      	beq.n	8019e8e <tcp_process_refused_data+0x72>
    u8_t refused_flags = pcb->refused_data->flags;
 8019e22:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 8019e24:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8019e26:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 8019e2a:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 8019e2c:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 8019e2e:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8019e30:	b31d      	cbz	r5, 8019e7a <tcp_process_refused_data+0x5e>
 8019e32:	4601      	mov	r1, r0
 8019e34:	4632      	mov	r2, r6
 8019e36:	6900      	ldr	r0, [r0, #16]
 8019e38:	47a8      	blx	r5
 8019e3a:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 8019e3c:	b135      	cbz	r5, 8019e4c <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 8019e3e:	350d      	adds	r5, #13
 8019e40:	d017      	beq.n	8019e72 <tcp_process_refused_data+0x56>
      return ERR_INPROGRESS;
 8019e42:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 8019e46:	67a6      	str	r6, [r4, #120]	; 0x78
}
 8019e48:	4628      	mov	r0, r5
 8019e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8019e4c:	06bb      	lsls	r3, r7, #26
 8019e4e:	d5fb      	bpl.n	8019e48 <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8019e50:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8019e52:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8019e56:	d001      	beq.n	8019e5c <tcp_process_refused_data+0x40>
          pcb->rcv_wnd++;
 8019e58:	3301      	adds	r3, #1
 8019e5a:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 8019e5c:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 8019e60:	2e00      	cmp	r6, #0
 8019e62:	d0f1      	beq.n	8019e48 <tcp_process_refused_data+0x2c>
 8019e64:	2300      	movs	r3, #0
 8019e66:	4621      	mov	r1, r4
 8019e68:	6920      	ldr	r0, [r4, #16]
 8019e6a:	461a      	mov	r2, r3
 8019e6c:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 8019e6e:	300d      	adds	r0, #13
 8019e70:	d1ea      	bne.n	8019e48 <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 8019e72:	f06f 050c 	mvn.w	r5, #12
}
 8019e76:	4628      	mov	r0, r5
 8019e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8019e7a:	462b      	mov	r3, r5
 8019e7c:	4628      	mov	r0, r5
 8019e7e:	4632      	mov	r2, r6
 8019e80:	4621      	mov	r1, r4
 8019e82:	f7ff ffa7 	bl	8019dd4 <tcp_recv_null>
 8019e86:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 8019e88:	2d00      	cmp	r5, #0
 8019e8a:	d1d8      	bne.n	8019e3e <tcp_process_refused_data+0x22>
 8019e8c:	e7de      	b.n	8019e4c <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8019e8e:	4b05      	ldr	r3, [pc, #20]	; (8019ea4 <tcp_process_refused_data+0x88>)
 8019e90:	f240 6209 	movw	r2, #1545	; 0x609
 8019e94:	4904      	ldr	r1, [pc, #16]	; (8019ea8 <tcp_process_refused_data+0x8c>)
 8019e96:	f06f 050f 	mvn.w	r5, #15
 8019e9a:	4804      	ldr	r0, [pc, #16]	; (8019eac <tcp_process_refused_data+0x90>)
 8019e9c:	f008 fbca 	bl	8022634 <iprintf>
 8019ea0:	e7d2      	b.n	8019e48 <tcp_process_refused_data+0x2c>
 8019ea2:	bf00      	nop
 8019ea4:	0803ff5c 	.word	0x0803ff5c
 8019ea8:	0804055c 	.word	0x0804055c
 8019eac:	08028ef8 	.word	0x08028ef8

08019eb0 <tcp_fasttmr>:
{
 8019eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 8019eb4:	4d1c      	ldr	r5, [pc, #112]	; (8019f28 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 8019eb6:	2700      	movs	r7, #0
 8019eb8:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8019f30 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 8019ebc:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 8019ebe:	4e1b      	ldr	r6, [pc, #108]	; (8019f2c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 8019ec0:	3301      	adds	r3, #1
 8019ec2:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8019ec4:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 8019ec8:	b1bc      	cbz	r4, 8019efa <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 8019eca:	782a      	ldrb	r2, [r5, #0]
 8019ecc:	7fa3      	ldrb	r3, [r4, #30]
 8019ece:	4293      	cmp	r3, r2
 8019ed0:	d015      	beq.n	8019efe <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 8019ed2:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 8019ed4:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 8019ed6:	07d9      	lsls	r1, r3, #31
 8019ed8:	d41a      	bmi.n	8019f10 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 8019eda:	071a      	lsls	r2, r3, #28
 8019edc:	d411      	bmi.n	8019f02 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 8019ede:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 8019ee0:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 8019ee4:	b133      	cbz	r3, 8019ef4 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 8019ee6:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 8019ee8:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 8019eea:	f7ff ff97 	bl	8019e1c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8019eee:	7833      	ldrb	r3, [r6, #0]
 8019ef0:	2b00      	cmp	r3, #0
 8019ef2:	d1e7      	bne.n	8019ec4 <tcp_fasttmr+0x14>
      pcb = next;
 8019ef4:	464c      	mov	r4, r9
  while (pcb != NULL) {
 8019ef6:	2c00      	cmp	r4, #0
 8019ef8:	d1e7      	bne.n	8019eca <tcp_fasttmr+0x1a>
}
 8019efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 8019efe:	68e4      	ldr	r4, [r4, #12]
 8019f00:	e7e2      	b.n	8019ec8 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8019f02:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 8019f06:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8019f08:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 8019f0a:	f7fe feff 	bl	8018d0c <tcp_close_shutdown_fin>
 8019f0e:	e7e6      	b.n	8019ede <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 8019f10:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 8019f14:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 8019f16:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 8019f18:	f002 fdfc 	bl	801cb14 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f1c:	8b63      	ldrh	r3, [r4, #26]
 8019f1e:	f023 0303 	bic.w	r3, r3, #3
 8019f22:	b29b      	uxth	r3, r3
 8019f24:	8363      	strh	r3, [r4, #26]
 8019f26:	e7d8      	b.n	8019eda <tcp_fasttmr+0x2a>
 8019f28:	2001aa0d 	.word	0x2001aa0d
 8019f2c:	2002e1bc 	.word	0x2002e1bc
 8019f30:	2002e1c0 	.word	0x2002e1c0

08019f34 <tcp_tmr>:
{
 8019f34:	b508      	push	{r3, lr}
  tcp_fasttmr();
 8019f36:	f7ff ffbb 	bl	8019eb0 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 8019f3a:	4a06      	ldr	r2, [pc, #24]	; (8019f54 <tcp_tmr+0x20>)
 8019f3c:	7813      	ldrb	r3, [r2, #0]
 8019f3e:	3301      	adds	r3, #1
 8019f40:	b2db      	uxtb	r3, r3
 8019f42:	7013      	strb	r3, [r2, #0]
 8019f44:	07db      	lsls	r3, r3, #31
 8019f46:	d400      	bmi.n	8019f4a <tcp_tmr+0x16>
}
 8019f48:	bd08      	pop	{r3, pc}
 8019f4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 8019f4e:	f7ff b995 	b.w	801927c <tcp_slowtmr>
 8019f52:	bf00      	nop
 8019f54:	2001aa0c 	.word	0x2001aa0c

08019f58 <tcp_next_iss>:
{
 8019f58:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8019f5a:	b130      	cbz	r0, 8019f6a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 8019f5c:	4b07      	ldr	r3, [pc, #28]	; (8019f7c <tcp_next_iss+0x24>)
 8019f5e:	4a08      	ldr	r2, [pc, #32]	; (8019f80 <tcp_next_iss+0x28>)
 8019f60:	6818      	ldr	r0, [r3, #0]
 8019f62:	6812      	ldr	r2, [r2, #0]
 8019f64:	4410      	add	r0, r2
 8019f66:	6018      	str	r0, [r3, #0]
}
 8019f68:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8019f6a:	4b06      	ldr	r3, [pc, #24]	; (8019f84 <tcp_next_iss+0x2c>)
 8019f6c:	f640 02af 	movw	r2, #2223	; 0x8af
 8019f70:	4905      	ldr	r1, [pc, #20]	; (8019f88 <tcp_next_iss+0x30>)
 8019f72:	4806      	ldr	r0, [pc, #24]	; (8019f8c <tcp_next_iss+0x34>)
 8019f74:	f008 fb5e 	bl	8022634 <iprintf>
 8019f78:	e7f0      	b.n	8019f5c <tcp_next_iss+0x4>
 8019f7a:	bf00      	nop
 8019f7c:	20000404 	.word	0x20000404
 8019f80:	2002e1c4 	.word	0x2002e1c4
 8019f84:	0803ff5c 	.word	0x0803ff5c
 8019f88:	08040584 	.word	0x08040584
 8019f8c:	08028ef8 	.word	0x08028ef8

08019f90 <tcp_eff_send_mss_netif>:
{
 8019f90:	b538      	push	{r3, r4, r5, lr}
 8019f92:	4605      	mov	r5, r0
 8019f94:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8019f96:	b172      	cbz	r2, 8019fb6 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 8019f98:	b144      	cbz	r4, 8019fac <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 8019f9a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 8019f9c:	b133      	cbz	r3, 8019fac <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8019f9e:	2b28      	cmp	r3, #40	; 0x28
 8019fa0:	d906      	bls.n	8019fb0 <tcp_eff_send_mss_netif+0x20>
 8019fa2:	3b28      	subs	r3, #40	; 0x28
 8019fa4:	b29b      	uxth	r3, r3
 8019fa6:	429d      	cmp	r5, r3
 8019fa8:	bf28      	it	cs
 8019faa:	461d      	movcs	r5, r3
}
 8019fac:	4628      	mov	r0, r5
 8019fae:	bd38      	pop	{r3, r4, r5, pc}
 8019fb0:	2500      	movs	r5, #0
 8019fb2:	4628      	mov	r0, r5
 8019fb4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8019fb6:	4b04      	ldr	r3, [pc, #16]	; (8019fc8 <tcp_eff_send_mss_netif+0x38>)
 8019fb8:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8019fbc:	4903      	ldr	r1, [pc, #12]	; (8019fcc <tcp_eff_send_mss_netif+0x3c>)
 8019fbe:	4804      	ldr	r0, [pc, #16]	; (8019fd0 <tcp_eff_send_mss_netif+0x40>)
 8019fc0:	f008 fb38 	bl	8022634 <iprintf>
 8019fc4:	e7e8      	b.n	8019f98 <tcp_eff_send_mss_netif+0x8>
 8019fc6:	bf00      	nop
 8019fc8:	0803ff5c 	.word	0x0803ff5c
 8019fcc:	080405a0 	.word	0x080405a0
 8019fd0:	08028ef8 	.word	0x08028ef8

08019fd4 <tcp_connect>:
{
 8019fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8019fd6:	2800      	cmp	r0, #0
 8019fd8:	f000 8082 	beq.w	801a0e0 <tcp_connect+0x10c>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8019fdc:	2900      	cmp	r1, #0
 8019fde:	d075      	beq.n	801a0cc <tcp_connect+0xf8>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8019fe0:	461e      	mov	r6, r3
 8019fe2:	7d03      	ldrb	r3, [r0, #20]
 8019fe4:	4604      	mov	r4, r0
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d160      	bne.n	801a0ac <tcp_connect+0xd8>
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8019fea:	680b      	ldr	r3, [r1, #0]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8019fec:	7a00      	ldrb	r0, [r0, #8]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8019fee:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
 8019ff0:	8322      	strh	r2, [r4, #24]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8019ff2:	2800      	cmp	r0, #0
 8019ff4:	d042      	beq.n	801a07c <tcp_connect+0xa8>
    netif = netif_get_by_index(pcb->netif_idx);
 8019ff6:	f7fe f927 	bl	8018248 <netif_get_by_index>
 8019ffa:	4605      	mov	r5, r0
  if (netif == NULL) {
 8019ffc:	2d00      	cmp	r5, #0
 8019ffe:	d062      	beq.n	801a0c6 <tcp_connect+0xf2>
  if (ip_addr_isany(&pcb->local_ip)) {
 801a000:	6823      	ldr	r3, [r4, #0]
 801a002:	b90b      	cbnz	r3, 801a008 <tcp_connect+0x34>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801a004:	686b      	ldr	r3, [r5, #4]
 801a006:	6023      	str	r3, [r4, #0]
  old_local_port = pcb->local_port;
 801a008:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 801a00a:	b927      	cbnz	r7, 801a016 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801a00c:	f7fe fe4a 	bl	8018ca4 <tcp_new_port>
 801a010:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 801a012:	2800      	cmp	r0, #0
 801a014:	d054      	beq.n	801a0c0 <tcp_connect+0xec>
  iss = tcp_next_iss(pcb);
 801a016:	4620      	mov	r0, r4
 801a018:	f7ff ff9e 	bl	8019f58 <tcp_next_iss>
  pcb->rcv_nxt = 0;
 801a01c:	2300      	movs	r3, #0
  pcb->lastack = iss - 1;
 801a01e:	1e42      	subs	r2, r0, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801a020:	4629      	mov	r1, r5
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801a022:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 801a114 <tcp_connect+0x140>
  pcb->snd_wnd = TCP_WND;
 801a026:	f44f 6506 	mov.w	r5, #2144	; 0x860
  pcb->snd_nxt = iss;
 801a02a:	6520      	str	r0, [r4, #80]	; 0x50
  pcb->mss = INITIAL_MSS;
 801a02c:	f44f 7006 	mov.w	r0, #536	; 0x218
  pcb->rcv_nxt = 0;
 801a030:	6263      	str	r3, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801a032:	62e3      	str	r3, [r4, #44]	; 0x2c
  pcb->lastack = iss - 1;
 801a034:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801a036:	f8c4 c028 	str.w	ip, [r4, #40]	; 0x28
  pcb->snd_wnd = TCP_WND;
 801a03a:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  pcb->mss = INITIAL_MSS;
 801a03e:	8660      	strh	r0, [r4, #50]	; 0x32
  pcb->snd_lbb = iss - 1;
 801a040:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801a044:	1d22      	adds	r2, r4, #4
 801a046:	f7ff ffa3 	bl	8019f90 <tcp_eff_send_mss_netif>
  pcb->cwnd = 1;
 801a04a:	2301      	movs	r3, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801a04c:	8660      	strh	r0, [r4, #50]	; 0x32
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801a04e:	2102      	movs	r1, #2
 801a050:	4620      	mov	r0, r4
  pcb->connected = connected;
 801a052:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 801a056:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801a05a:	f002 fb35 	bl	801c6c8 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 801a05e:	4605      	mov	r5, r0
 801a060:	b9f8      	cbnz	r0, 801a0a2 <tcp_connect+0xce>
    pcb->state = SYN_SENT;
 801a062:	2302      	movs	r3, #2
 801a064:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 801a066:	b187      	cbz	r7, 801a08a <tcp_connect+0xb6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801a068:	4a22      	ldr	r2, [pc, #136]	; (801a0f4 <tcp_connect+0x120>)
 801a06a:	6813      	ldr	r3, [r2, #0]
 801a06c:	42a3      	cmp	r3, r4
 801a06e:	d00a      	beq.n	801a086 <tcp_connect+0xb2>
 801a070:	b15b      	cbz	r3, 801a08a <tcp_connect+0xb6>
 801a072:	68da      	ldr	r2, [r3, #12]
 801a074:	42a2      	cmp	r2, r4
 801a076:	d016      	beq.n	801a0a6 <tcp_connect+0xd2>
 801a078:	4613      	mov	r3, r2
 801a07a:	e7f9      	b.n	801a070 <tcp_connect+0x9c>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801a07c:	1d20      	adds	r0, r4, #4
 801a07e:	f005 fe87 	bl	801fd90 <ip4_route>
 801a082:	4605      	mov	r5, r0
 801a084:	e7ba      	b.n	8019ffc <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801a086:	68e3      	ldr	r3, [r4, #12]
 801a088:	6013      	str	r3, [r2, #0]
    TCP_REG_ACTIVE(pcb);
 801a08a:	4b1b      	ldr	r3, [pc, #108]	; (801a0f8 <tcp_connect+0x124>)
 801a08c:	681a      	ldr	r2, [r3, #0]
 801a08e:	601c      	str	r4, [r3, #0]
 801a090:	60e2      	str	r2, [r4, #12]
 801a092:	f003 f873 	bl	801d17c <tcp_timer_needed>
 801a096:	4b19      	ldr	r3, [pc, #100]	; (801a0fc <tcp_connect+0x128>)
 801a098:	2201      	movs	r2, #1
    tcp_output(pcb);
 801a09a:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 801a09c:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 801a09e:	f002 fd39 	bl	801cb14 <tcp_output>
}
 801a0a2:	4628      	mov	r0, r5
 801a0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801a0a6:	68e2      	ldr	r2, [r4, #12]
 801a0a8:	60da      	str	r2, [r3, #12]
 801a0aa:	e7ee      	b.n	801a08a <tcp_connect+0xb6>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801a0ac:	4b14      	ldr	r3, [pc, #80]	; (801a100 <tcp_connect+0x12c>)
 801a0ae:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801a0b2:	4914      	ldr	r1, [pc, #80]	; (801a104 <tcp_connect+0x130>)
 801a0b4:	f06f 0509 	mvn.w	r5, #9
 801a0b8:	4813      	ldr	r0, [pc, #76]	; (801a108 <tcp_connect+0x134>)
 801a0ba:	f008 fabb 	bl	8022634 <iprintf>
 801a0be:	e7f0      	b.n	801a0a2 <tcp_connect+0xce>
      return ERR_BUF;
 801a0c0:	f06f 0501 	mvn.w	r5, #1
 801a0c4:	e7ed      	b.n	801a0a2 <tcp_connect+0xce>
    return ERR_RTE;
 801a0c6:	f06f 0503 	mvn.w	r5, #3
 801a0ca:	e7ea      	b.n	801a0a2 <tcp_connect+0xce>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801a0cc:	4b0c      	ldr	r3, [pc, #48]	; (801a100 <tcp_connect+0x12c>)
 801a0ce:	f240 4236 	movw	r2, #1078	; 0x436
 801a0d2:	490e      	ldr	r1, [pc, #56]	; (801a10c <tcp_connect+0x138>)
 801a0d4:	f06f 050f 	mvn.w	r5, #15
 801a0d8:	480b      	ldr	r0, [pc, #44]	; (801a108 <tcp_connect+0x134>)
 801a0da:	f008 faab 	bl	8022634 <iprintf>
 801a0de:	e7e0      	b.n	801a0a2 <tcp_connect+0xce>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801a0e0:	4b07      	ldr	r3, [pc, #28]	; (801a100 <tcp_connect+0x12c>)
 801a0e2:	f240 4235 	movw	r2, #1077	; 0x435
 801a0e6:	490a      	ldr	r1, [pc, #40]	; (801a110 <tcp_connect+0x13c>)
 801a0e8:	f06f 050f 	mvn.w	r5, #15
 801a0ec:	4806      	ldr	r0, [pc, #24]	; (801a108 <tcp_connect+0x134>)
 801a0ee:	f008 faa1 	bl	8022634 <iprintf>
 801a0f2:	e7d6      	b.n	801a0a2 <tcp_connect+0xce>
 801a0f4:	2002e1cc 	.word	0x2002e1cc
 801a0f8:	2002e1c0 	.word	0x2002e1c0
 801a0fc:	2002e1bc 	.word	0x2002e1bc
 801a100:	0803ff5c 	.word	0x0803ff5c
 801a104:	08040600 	.word	0x08040600
 801a108:	08028ef8 	.word	0x08028ef8
 801a10c:	080405e4 	.word	0x080405e4
 801a110:	080405c8 	.word	0x080405c8
 801a114:	08600860 	.word	0x08600860

0801a118 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 801a118:	b308      	cbz	r0, 801a15e <tcp_netif_ip_addr_changed+0x46>
{
 801a11a:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 801a11c:	6803      	ldr	r3, [r0, #0]
 801a11e:	4604      	mov	r4, r0
 801a120:	b903      	cbnz	r3, 801a124 <tcp_netif_ip_addr_changed+0xc>
}
 801a122:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801a124:	4b0e      	ldr	r3, [pc, #56]	; (801a160 <tcp_netif_ip_addr_changed+0x48>)
 801a126:	460d      	mov	r5, r1
 801a128:	6819      	ldr	r1, [r3, #0]
 801a12a:	f7ff fc51 	bl	80199d0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801a12e:	4b0d      	ldr	r3, [pc, #52]	; (801a164 <tcp_netif_ip_addr_changed+0x4c>)
 801a130:	4620      	mov	r0, r4
 801a132:	6819      	ldr	r1, [r3, #0]
 801a134:	f7ff fc4c 	bl	80199d0 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 801a138:	2d00      	cmp	r5, #0
 801a13a:	d0f2      	beq.n	801a122 <tcp_netif_ip_addr_changed+0xa>
 801a13c:	682b      	ldr	r3, [r5, #0]
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d0ef      	beq.n	801a122 <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801a142:	4b09      	ldr	r3, [pc, #36]	; (801a168 <tcp_netif_ip_addr_changed+0x50>)
 801a144:	681b      	ldr	r3, [r3, #0]
 801a146:	2b00      	cmp	r3, #0
 801a148:	d0eb      	beq.n	801a122 <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801a14a:	6819      	ldr	r1, [r3, #0]
 801a14c:	6822      	ldr	r2, [r4, #0]
 801a14e:	4291      	cmp	r1, r2
 801a150:	d101      	bne.n	801a156 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801a152:	682a      	ldr	r2, [r5, #0]
 801a154:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801a156:	68db      	ldr	r3, [r3, #12]
 801a158:	2b00      	cmp	r3, #0
 801a15a:	d1f6      	bne.n	801a14a <tcp_netif_ip_addr_changed+0x32>
}
 801a15c:	bd38      	pop	{r3, r4, r5, pc}
 801a15e:	4770      	bx	lr
 801a160:	2002e1c0 	.word	0x2002e1c0
 801a164:	2002e1cc 	.word	0x2002e1cc
 801a168:	2002e1c8 	.word	0x2002e1c8

0801a16c <tcp_free_ooseq>:
{
 801a16c:	b538      	push	{r3, r4, r5, lr}
  if (pcb->ooseq) {
 801a16e:	6f44      	ldr	r4, [r0, #116]	; 0x74
 801a170:	b13c      	cbz	r4, 801a182 <tcp_free_ooseq+0x16>
 801a172:	4605      	mov	r5, r0
    struct tcp_seg *next = seg->next;
 801a174:	4620      	mov	r0, r4
 801a176:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a178:	f7fe ff6c 	bl	8019054 <tcp_seg_free>
  while (seg != NULL) {
 801a17c:	2c00      	cmp	r4, #0
 801a17e:	d1f9      	bne.n	801a174 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801a180:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801a182:	bd38      	pop	{r3, r4, r5, pc}

0801a184 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801a184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801a188:	4606      	mov	r6, r0
 801a18a:	2800      	cmp	r0, #0
 801a18c:	f000 8082 	beq.w	801a294 <tcp_parseopt+0x110>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801a190:	4b4b      	ldr	r3, [pc, #300]	; (801a2c0 <tcp_parseopt+0x13c>)
 801a192:	8818      	ldrh	r0, [r3, #0]
 801a194:	2800      	cmp	r0, #0
 801a196:	d039      	beq.n	801a20c <tcp_parseopt+0x88>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a198:	4a4a      	ldr	r2, [pc, #296]	; (801a2c4 <tcp_parseopt+0x140>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a19a:	2300      	movs	r3, #0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a19c:	4d4a      	ldr	r5, [pc, #296]	; (801a2c8 <tcp_parseopt+0x144>)
 801a19e:	8817      	ldrh	r7, [r2, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a1a0:	4619      	mov	r1, r3
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801a1a2:	4c4a      	ldr	r4, [pc, #296]	; (801a2cc <tcp_parseopt+0x148>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a1a4:	461a      	mov	r2, r3
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a1a6:	fa5f f887 	uxtb.w	r8, r7
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a1aa:	f8df 9130 	ldr.w	r9, [pc, #304]	; 801a2dc <tcp_parseopt+0x158>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1ae:	682d      	ldr	r5, [r5, #0]
    return tcphdr_opt2[idx];
 801a1b0:	ea6f 0e08 	mvn.w	lr, r8
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801a1b4:	f8d4 c000 	ldr.w	ip, [r4]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a1b8:	f8a9 3000 	strh.w	r3, [r9]
 801a1bc:	f102 0414 	add.w	r4, r2, #20
 801a1c0:	4464      	add	r4, ip
 801a1c2:	4290      	cmp	r0, r2
  u16_t optidx = tcp_optidx++;
 801a1c4:	f102 0301 	add.w	r3, r2, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a1c8:	d91d      	bls.n	801a206 <tcp_parseopt+0x82>
  u16_t optidx = tcp_optidx++;
 801a1ca:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1cc:	b1ad      	cbz	r5, 801a1fa <tcp_parseopt+0x76>
    return tcphdr_opt2[idx];
 801a1ce:	eb0e 0103 	add.w	r1, lr, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1d2:	4297      	cmp	r7, r2
    return tcphdr_opt2[idx];
 801a1d4:	b2c9      	uxtb	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1d6:	d810      	bhi.n	801a1fa <tcp_parseopt+0x76>
    return tcphdr_opt2[idx];
 801a1d8:	5c69      	ldrb	r1, [r5, r1]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 801a1da:	2901      	cmp	r1, #1
 801a1dc:	d010      	beq.n	801a200 <tcp_parseopt+0x7c>
 801a1de:	2902      	cmp	r1, #2
 801a1e0:	d01a      	beq.n	801a218 <tcp_parseopt+0x94>
 801a1e2:	b1a9      	cbz	r1, 801a210 <tcp_parseopt+0x8c>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1e4:	b10d      	cbz	r5, 801a1ea <tcp_parseopt+0x66>
 801a1e6:	42bb      	cmp	r3, r7
 801a1e8:	d244      	bcs.n	801a274 <tcp_parseopt+0xf0>
    return opts[optidx];
 801a1ea:	4463      	add	r3, ip
 801a1ec:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 801a1ee:	2b01      	cmp	r3, #1
 801a1f0:	d961      	bls.n	801a2b6 <tcp_parseopt+0x132>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801a1f2:	441a      	add	r2, r3
 801a1f4:	b292      	uxth	r2, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801a1f6:	2101      	movs	r1, #1
 801a1f8:	e7e0      	b.n	801a1bc <tcp_parseopt+0x38>
    return opts[optidx];
 801a1fa:	7821      	ldrb	r1, [r4, #0]
      switch (opt) {
 801a1fc:	2901      	cmp	r1, #1
 801a1fe:	d1ee      	bne.n	801a1de <tcp_parseopt+0x5a>
 801a200:	3401      	adds	r4, #1
  u16_t optidx = tcp_optidx++;
 801a202:	461a      	mov	r2, r3
 801a204:	e7dd      	b.n	801a1c2 <tcp_parseopt+0x3e>
 801a206:	b109      	cbz	r1, 801a20c <tcp_parseopt+0x88>
 801a208:	f8a9 2000 	strh.w	r2, [r9]
      }
    }
  }
}
 801a20c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a210:	f8a9 3000 	strh.w	r3, [r9]
 801a214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  u16_t optidx = tcp_optidx++;
 801a218:	1c91      	adds	r1, r2, #2
 801a21a:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a21c:	b10d      	cbz	r5, 801a222 <tcp_parseopt+0x9e>
 801a21e:	42bb      	cmp	r3, r7
 801a220:	d223      	bcs.n	801a26a <tcp_parseopt+0xe6>
    return opts[optidx];
 801a222:	4463      	add	r3, ip
 801a224:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801a226:	2b04      	cmp	r3, #4
 801a228:	d142      	bne.n	801a2b0 <tcp_parseopt+0x12c>
 801a22a:	1c4b      	adds	r3, r1, #1
 801a22c:	4283      	cmp	r3, r0
 801a22e:	da3f      	bge.n	801a2b0 <tcp_parseopt+0x12c>
  u16_t optidx = tcp_optidx++;
 801a230:	1cd3      	adds	r3, r2, #3
 801a232:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a234:	2d00      	cmp	r5, #0
 801a236:	d035      	beq.n	801a2a4 <tcp_parseopt+0x120>
 801a238:	428f      	cmp	r7, r1
 801a23a:	d820      	bhi.n	801a27e <tcp_parseopt+0xfa>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a23c:	eba1 0108 	sub.w	r1, r1, r8
  u16_t optidx = tcp_optidx++;
 801a240:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a242:	429f      	cmp	r7, r3
    return tcphdr_opt2[idx];
 801a244:	b2c9      	uxtb	r1, r1
  u16_t optidx = tcp_optidx++;
 801a246:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a248:	5c6c      	ldrb	r4, [r5, r1]
 801a24a:	ea4f 2404 	mov.w	r4, r4, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a24e:	d81e      	bhi.n	801a28e <tcp_parseopt+0x10a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a250:	eba3 0108 	sub.w	r1, r3, r8
    return tcphdr_opt2[idx];
 801a254:	b2c9      	uxtb	r1, r1
 801a256:	5c6b      	ldrb	r3, [r5, r1]
          mss |= tcp_get_next_optbyte();
 801a258:	4323      	orrs	r3, r4
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801a25a:	1e59      	subs	r1, r3, #1
 801a25c:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 801a260:	bf28      	it	cs
 801a262:	f44f 7306 	movcs.w	r3, #536	; 0x218
 801a266:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 801a268:	e7c5      	b.n	801a1f6 <tcp_parseopt+0x72>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a26a:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801a26e:	b2db      	uxtb	r3, r3
 801a270:	5ceb      	ldrb	r3, [r5, r3]
 801a272:	e7d8      	b.n	801a226 <tcp_parseopt+0xa2>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a274:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801a278:	b2db      	uxtb	r3, r3
 801a27a:	5ceb      	ldrb	r3, [r5, r3]
 801a27c:	e7b7      	b.n	801a1ee <tcp_parseopt+0x6a>
    return opts[optidx];
 801a27e:	4461      	add	r1, ip
  u16_t optidx = tcp_optidx++;
 801a280:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a282:	429f      	cmp	r7, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a284:	7d0c      	ldrb	r4, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801a286:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a288:	ea4f 2404 	mov.w	r4, r4, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a28c:	d9e0      	bls.n	801a250 <tcp_parseopt+0xcc>
    return opts[optidx];
 801a28e:	4463      	add	r3, ip
 801a290:	7d1b      	ldrb	r3, [r3, #20]
 801a292:	e7e1      	b.n	801a258 <tcp_parseopt+0xd4>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801a294:	4b0e      	ldr	r3, [pc, #56]	; (801a2d0 <tcp_parseopt+0x14c>)
 801a296:	f240 727d 	movw	r2, #1917	; 0x77d
 801a29a:	490e      	ldr	r1, [pc, #56]	; (801a2d4 <tcp_parseopt+0x150>)
 801a29c:	480e      	ldr	r0, [pc, #56]	; (801a2d8 <tcp_parseopt+0x154>)
 801a29e:	f008 f9c9 	bl	8022634 <iprintf>
 801a2a2:	e775      	b.n	801a190 <tcp_parseopt+0xc>
    return opts[optidx];
 801a2a4:	4461      	add	r1, ip
  u16_t optidx = tcp_optidx++;
 801a2a6:	3204      	adds	r2, #4
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a2a8:	7d0c      	ldrb	r4, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801a2aa:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a2ac:	0224      	lsls	r4, r4, #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a2ae:	e7ee      	b.n	801a28e <tcp_parseopt+0x10a>
 801a2b0:	f8a9 1000 	strh.w	r1, [r9]
 801a2b4:	e7aa      	b.n	801a20c <tcp_parseopt+0x88>
  u16_t optidx = tcp_optidx++;
 801a2b6:	3202      	adds	r2, #2
 801a2b8:	f8a9 2000 	strh.w	r2, [r9]
 801a2bc:	e7a6      	b.n	801a20c <tcp_parseopt+0x88>
 801a2be:	bf00      	nop
 801a2c0:	2001aa48 	.word	0x2001aa48
 801a2c4:	2001aa40 	.word	0x2001aa40
 801a2c8:	2001aa44 	.word	0x2001aa44
 801a2cc:	2001aa3c 	.word	0x2001aa3c
 801a2d0:	08040658 	.word	0x08040658
 801a2d4:	0804068c 	.word	0x0804068c
 801a2d8:	08028ef8 	.word	0x08028ef8
 801a2dc:	2001aa38 	.word	0x2001aa38

0801a2e0 <tcp_oos_insert_segment>:
{
 801a2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801a2e2:	4605      	mov	r5, r0
{
 801a2e4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801a2e6:	2800      	cmp	r0, #0
 801a2e8:	d03e      	beq.n	801a368 <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801a2ea:	68eb      	ldr	r3, [r5, #12]
 801a2ec:	8998      	ldrh	r0, [r3, #12]
 801a2ee:	f7fc fa35 	bl	801675c <lwip_htons>
 801a2f2:	07c2      	lsls	r2, r0, #31
 801a2f4:	d432      	bmi.n	801a35c <tcp_oos_insert_segment+0x7c>
 801a2f6:	4e20      	ldr	r6, [pc, #128]	; (801a378 <tcp_oos_insert_segment+0x98>)
 801a2f8:	e005      	b.n	801a306 <tcp_oos_insert_segment+0x26>
      next = next->next;
 801a2fa:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 801a2fc:	4620      	mov	r0, r4
 801a2fe:	f7fe fea9 	bl	8019054 <tcp_seg_free>
    while (next &&
 801a302:	463c      	mov	r4, r7
 801a304:	b1ef      	cbz	r7, 801a342 <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801a306:	68e1      	ldr	r1, [r4, #12]
 801a308:	8923      	ldrh	r3, [r4, #8]
 801a30a:	6848      	ldr	r0, [r1, #4]
 801a30c:	6837      	ldr	r7, [r6, #0]
 801a30e:	892a      	ldrh	r2, [r5, #8]
 801a310:	4403      	add	r3, r0
 801a312:	443a      	add	r2, r7
 801a314:	1ad3      	subs	r3, r2, r3
    while (next &&
 801a316:	2b00      	cmp	r3, #0
 801a318:	db15      	blt.n	801a346 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801a31a:	8988      	ldrh	r0, [r1, #12]
 801a31c:	f7fc fa1e 	bl	801675c <lwip_htons>
 801a320:	07c3      	lsls	r3, r0, #31
 801a322:	d5ea      	bpl.n	801a2fa <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801a324:	68eb      	ldr	r3, [r5, #12]
 801a326:	2001      	movs	r0, #1
 801a328:	899f      	ldrh	r7, [r3, #12]
 801a32a:	f7fc fa17 	bl	801675c <lwip_htons>
 801a32e:	68eb      	ldr	r3, [r5, #12]
 801a330:	4338      	orrs	r0, r7
      next = next->next;
 801a332:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801a334:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 801a336:	4620      	mov	r0, r4
 801a338:	f7fe fe8c 	bl	8019054 <tcp_seg_free>
    while (next &&
 801a33c:	463c      	mov	r4, r7
 801a33e:	2f00      	cmp	r7, #0
 801a340:	d1e1      	bne.n	801a306 <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 801a342:	602c      	str	r4, [r5, #0]
}
 801a344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801a346:	1a12      	subs	r2, r2, r0
    if (next &&
 801a348:	2a00      	cmp	r2, #0
 801a34a:	ddfa      	ble.n	801a342 <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801a34c:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 801a34e:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801a350:	b289      	uxth	r1, r1
 801a352:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801a354:	f7fe f962 	bl	801861c <pbuf_realloc>
  cseg->next = next;
 801a358:	602c      	str	r4, [r5, #0]
}
 801a35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 801a35c:	4620      	mov	r0, r4
    next = NULL;
 801a35e:	2400      	movs	r4, #0
    tcp_segs_free(next);
 801a360:	f7fe fe86 	bl	8019070 <tcp_segs_free>
  cseg->next = next;
 801a364:	602c      	str	r4, [r5, #0]
}
 801a366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801a368:	4b04      	ldr	r3, [pc, #16]	; (801a37c <tcp_oos_insert_segment+0x9c>)
 801a36a:	f240 421f 	movw	r2, #1055	; 0x41f
 801a36e:	4904      	ldr	r1, [pc, #16]	; (801a380 <tcp_oos_insert_segment+0xa0>)
 801a370:	4804      	ldr	r0, [pc, #16]	; (801a384 <tcp_oos_insert_segment+0xa4>)
 801a372:	f008 f95f 	bl	8022634 <iprintf>
 801a376:	e7b8      	b.n	801a2ea <tcp_oos_insert_segment+0xa>
 801a378:	2001aa34 	.word	0x2001aa34
 801a37c:	08040658 	.word	0x08040658
 801a380:	080406a8 	.word	0x080406a8
 801a384:	08028ef8 	.word	0x08028ef8

0801a388 <tcp_input_delayed_close>:
{
 801a388:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801a38a:	4604      	mov	r4, r0
 801a38c:	b1c8      	cbz	r0, 801a3c2 <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 801a38e:	4b11      	ldr	r3, [pc, #68]	; (801a3d4 <tcp_input_delayed_close+0x4c>)
 801a390:	781b      	ldrb	r3, [r3, #0]
 801a392:	f013 0310 	ands.w	r3, r3, #16
 801a396:	d101      	bne.n	801a39c <tcp_input_delayed_close+0x14>
  return 0;
 801a398:	4618      	mov	r0, r3
}
 801a39a:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 801a39c:	8b63      	ldrh	r3, [r4, #26]
 801a39e:	06db      	lsls	r3, r3, #27
 801a3a0:	d406      	bmi.n	801a3b0 <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801a3a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 801a3a6:	b11b      	cbz	r3, 801a3b0 <tcp_input_delayed_close+0x28>
 801a3a8:	f06f 010e 	mvn.w	r1, #14
 801a3ac:	6920      	ldr	r0, [r4, #16]
 801a3ae:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801a3b0:	4621      	mov	r1, r4
 801a3b2:	4809      	ldr	r0, [pc, #36]	; (801a3d8 <tcp_input_delayed_close+0x50>)
 801a3b4:	f7ff f9da 	bl	801976c <tcp_pcb_remove>
    tcp_free(pcb);
 801a3b8:	4620      	mov	r0, r4
 801a3ba:	f7fe fce7 	bl	8018d8c <tcp_free>
 801a3be:	2001      	movs	r0, #1
}
 801a3c0:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801a3c2:	4b06      	ldr	r3, [pc, #24]	; (801a3dc <tcp_input_delayed_close+0x54>)
 801a3c4:	f240 225a 	movw	r2, #602	; 0x25a
 801a3c8:	4905      	ldr	r1, [pc, #20]	; (801a3e0 <tcp_input_delayed_close+0x58>)
 801a3ca:	4806      	ldr	r0, [pc, #24]	; (801a3e4 <tcp_input_delayed_close+0x5c>)
 801a3cc:	f008 f932 	bl	8022634 <iprintf>
 801a3d0:	e7dd      	b.n	801a38e <tcp_input_delayed_close+0x6>
 801a3d2:	bf00      	nop
 801a3d4:	2001aa30 	.word	0x2001aa30
 801a3d8:	2002e1c0 	.word	0x2002e1c0
 801a3dc:	08040658 	.word	0x08040658
 801a3e0:	080406d0 	.word	0x080406d0
 801a3e4:	08028ef8 	.word	0x08028ef8

0801a3e8 <tcp_free_acked_segments.isra.0>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 801a3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3ec:	b083      	sub	sp, #12
 801a3ee:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 801a3f0:	2900      	cmp	r1, #0
 801a3f2:	d03a      	beq.n	801a46a <tcp_free_acked_segments.isra.0+0x82>
 801a3f4:	4607      	mov	r7, r0
 801a3f6:	460c      	mov	r4, r1
 801a3f8:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 801a4b8 <tcp_free_acked_segments.isra.0+0xd0>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a3fc:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801a4ac <tcp_free_acked_segments.isra.0+0xc4>
 801a400:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 801a4bc <tcp_free_acked_segments.isra.0+0xd4>
 801a404:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 801a4b4 <tcp_free_acked_segments.isra.0+0xcc>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801a408:	68e3      	ldr	r3, [r4, #12]
 801a40a:	6858      	ldr	r0, [r3, #4]
 801a40c:	f7fc f9aa 	bl	8016764 <lwip_htonl>
 801a410:	68e3      	ldr	r3, [r4, #12]
 801a412:	4605      	mov	r5, r0
 801a414:	8926      	ldrh	r6, [r4, #8]
 801a416:	8998      	ldrh	r0, [r3, #12]
 801a418:	f7fc f9a0 	bl	801675c <lwip_htons>
 801a41c:	f8d8 3000 	ldr.w	r3, [r8]
 801a420:	f010 0003 	ands.w	r0, r0, #3
 801a424:	eba5 0503 	sub.w	r5, r5, r3
 801a428:	bf18      	it	ne
 801a42a:	2001      	movne	r0, #1
 801a42c:	4435      	add	r5, r6
 801a42e:	4428      	add	r0, r5
  while (seg_list != NULL &&
 801a430:	2800      	cmp	r0, #0
 801a432:	dc33      	bgt.n	801a49c <tcp_free_acked_segments.isra.0+0xb4>
    seg_list = seg_list->next;
 801a434:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 801a438:	f7fe f948 	bl	80186cc <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a43c:	883b      	ldrh	r3, [r7, #0]
    clen = pbuf_clen(next->p);
 801a43e:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a440:	4298      	cmp	r0, r3
 801a442:	d822      	bhi.n	801a48a <tcp_free_acked_segments.isra.0+0xa2>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a444:	4a18      	ldr	r2, [pc, #96]	; (801a4a8 <tcp_free_acked_segments.isra.0+0xc0>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801a446:	1b5d      	subs	r5, r3, r5
    tcp_seg_free(next);
 801a448:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a44a:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801a44c:	803d      	strh	r5, [r7, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a44e:	8923      	ldrh	r3, [r4, #8]
 801a450:	4634      	mov	r4, r6
 801a452:	440b      	add	r3, r1
 801a454:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 801a456:	f7fe fdfd 	bl	8019054 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 801a45a:	883b      	ldrh	r3, [r7, #0]
 801a45c:	b11b      	cbz	r3, 801a466 <tcp_free_acked_segments.isra.0+0x7e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801a45e:	9b01      	ldr	r3, [sp, #4]
 801a460:	ea56 0503 	orrs.w	r5, r6, r3
 801a464:	d006      	beq.n	801a474 <tcp_free_acked_segments.isra.0+0x8c>
  while (seg_list != NULL &&
 801a466:	2e00      	cmp	r6, #0
 801a468:	d1ce      	bne.n	801a408 <tcp_free_acked_segments.isra.0+0x20>
 801a46a:	2500      	movs	r5, #0
}
 801a46c:	4628      	mov	r0, r5
 801a46e:	b003      	add	sp, #12
 801a470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 801a474:	4b0d      	ldr	r3, [pc, #52]	; (801a4ac <tcp_free_acked_segments.isra.0+0xc4>)
 801a476:	f240 4261 	movw	r2, #1121	; 0x461
 801a47a:	490d      	ldr	r1, [pc, #52]	; (801a4b0 <tcp_free_acked_segments.isra.0+0xc8>)
 801a47c:	480d      	ldr	r0, [pc, #52]	; (801a4b4 <tcp_free_acked_segments.isra.0+0xcc>)
 801a47e:	f008 f8d9 	bl	8022634 <iprintf>
}
 801a482:	4628      	mov	r0, r5
 801a484:	b003      	add	sp, #12
 801a486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a48a:	465b      	mov	r3, fp
 801a48c:	f240 4257 	movw	r2, #1111	; 0x457
 801a490:	4651      	mov	r1, sl
 801a492:	4648      	mov	r0, r9
 801a494:	f008 f8ce 	bl	8022634 <iprintf>
 801a498:	883b      	ldrh	r3, [r7, #0]
 801a49a:	e7d3      	b.n	801a444 <tcp_free_acked_segments.isra.0+0x5c>
 801a49c:	4625      	mov	r5, r4
}
 801a49e:	4628      	mov	r0, r5
 801a4a0:	b003      	add	sp, #12
 801a4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4a6:	bf00      	nop
 801a4a8:	2001aa28 	.word	0x2001aa28
 801a4ac:	08040658 	.word	0x08040658
 801a4b0:	08040720 	.word	0x08040720
 801a4b4:	08028ef8 	.word	0x08028ef8
 801a4b8:	2001aa10 	.word	0x2001aa10
 801a4bc:	080406f8 	.word	0x080406f8

0801a4c0 <tcp_receive>:
{
 801a4c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801a4c4:	4604      	mov	r4, r0
 801a4c6:	2800      	cmp	r0, #0
 801a4c8:	f000 8205 	beq.w	801a8d6 <tcp_receive+0x416>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801a4cc:	7d23      	ldrb	r3, [r4, #20]
 801a4ce:	2b03      	cmp	r3, #3
 801a4d0:	f240 8124 	bls.w	801a71c <tcp_receive+0x25c>
  if (flags & TCP_ACK) {
 801a4d4:	4bc2      	ldr	r3, [pc, #776]	; (801a7e0 <tcp_receive+0x320>)
 801a4d6:	781b      	ldrb	r3, [r3, #0]
 801a4d8:	06dd      	lsls	r5, r3, #27
 801a4da:	f100 809b 	bmi.w	801a614 <tcp_receive+0x154>
 801a4de:	4fc1      	ldr	r7, [pc, #772]	; (801a7e4 <tcp_receive+0x324>)
 801a4e0:	4ec1      	ldr	r6, [pc, #772]	; (801a7e8 <tcp_receive+0x328>)
 801a4e2:	8839      	ldrh	r1, [r7, #0]
 801a4e4:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801a4e6:	2900      	cmp	r1, #0
 801a4e8:	f000 8083 	beq.w	801a5f2 <tcp_receive+0x132>
 801a4ec:	7d22      	ldrb	r2, [r4, #20]
 801a4ee:	2a06      	cmp	r2, #6
 801a4f0:	d87f      	bhi.n	801a5f2 <tcp_receive+0x132>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a4f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801a4f4:	eba0 0803 	sub.w	r8, r0, r3
 801a4f8:	f1b8 0f01 	cmp.w	r8, #1
 801a4fc:	d405      	bmi.n	801a50a <tcp_receive+0x4a>
 801a4fe:	1c42      	adds	r2, r0, #1
 801a500:	1ad2      	subs	r2, r2, r3
 801a502:	1a51      	subs	r1, r2, r1
 801a504:	2900      	cmp	r1, #0
 801a506:	f340 81f7 	ble.w	801a8f8 <tcp_receive+0x438>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801a50a:	1a1a      	subs	r2, r3, r0
 801a50c:	2a00      	cmp	r2, #0
 801a50e:	f2c0 81ee 	blt.w	801a8ee <tcp_receive+0x42e>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a512:	f103 0c01 	add.w	ip, r3, #1
 801a516:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801a518:	ebac 0200 	sub.w	r2, ip, r0
 801a51c:	1a52      	subs	r2, r2, r1
 801a51e:	2a00      	cmp	r2, #0
 801a520:	dc3c      	bgt.n	801a59c <tcp_receive+0xdc>
      if (pcb->rcv_nxt == seqno) {
 801a522:	4298      	cmp	r0, r3
 801a524:	f000 8476 	beq.w	801ae14 <tcp_receive+0x954>
        if (pcb->ooseq == NULL) {
 801a528:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801a52a:	2d00      	cmp	r5, #0
 801a52c:	f000 837b 	beq.w	801ac26 <tcp_receive+0x766>
            if (seqno == next->tcphdr->seqno) {
 801a530:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 801a532:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801a536:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 801a53a:	6842      	ldr	r2, [r0, #4]
 801a53c:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801a53e:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 801a542:	d01a      	beq.n	801a57a <tcp_receive+0xba>
              if (prev == NULL) {
 801a544:	f1b8 0f00 	cmp.w	r8, #0
 801a548:	f000 8160 	beq.w	801a80c <tcp_receive+0x34c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801a54c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801a550:	6849      	ldr	r1, [r1, #4]
 801a552:	ebae 0101 	sub.w	r1, lr, r1
 801a556:	2900      	cmp	r1, #0
 801a558:	db03      	blt.n	801a562 <tcp_receive+0xa2>
 801a55a:	f1b9 0f00 	cmp.w	r9, #0
 801a55e:	f340 836b 	ble.w	801ac38 <tcp_receive+0x778>
              if (next->next == NULL &&
 801a562:	6829      	ldr	r1, [r5, #0]
 801a564:	46a8      	mov	r8, r5
 801a566:	2900      	cmp	r1, #0
 801a568:	f000 815c 	beq.w	801a824 <tcp_receive+0x364>
 801a56c:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 801a56e:	68e8      	ldr	r0, [r5, #12]
 801a570:	6842      	ldr	r2, [r0, #4]
 801a572:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801a574:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 801a578:	d1e4      	bne.n	801a544 <tcp_receive+0x84>
              if (inseg.len > next->len) {
 801a57a:	489c      	ldr	r0, [pc, #624]	; (801a7ec <tcp_receive+0x32c>)
 801a57c:	892b      	ldrh	r3, [r5, #8]
 801a57e:	8902      	ldrh	r2, [r0, #8]
 801a580:	429a      	cmp	r2, r3
 801a582:	d90b      	bls.n	801a59c <tcp_receive+0xdc>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a584:	f7fe fd90 	bl	80190a8 <tcp_seg_copy>
                if (cseg != NULL) {
 801a588:	b140      	cbz	r0, 801a59c <tcp_receive+0xdc>
                  if (prev != NULL) {
 801a58a:	f1b8 0f00 	cmp.w	r8, #0
 801a58e:	f000 8415 	beq.w	801adbc <tcp_receive+0x8fc>
                    prev->next = cseg;
 801a592:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801a596:	4629      	mov	r1, r5
 801a598:	f7ff fea2 	bl	801a2e0 <tcp_oos_insert_segment>
        tcp_send_empty_ack(pcb);
 801a59c:	4620      	mov	r0, r4
}
 801a59e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 801a5a2:	f002 ba83 	b.w	801caac <tcp_send_empty_ack>
      if (tcplen == 0) {
 801a5a6:	4f8f      	ldr	r7, [pc, #572]	; (801a7e4 <tcp_receive+0x324>)
 801a5a8:	8839      	ldrh	r1, [r7, #0]
 801a5aa:	2900      	cmp	r1, #0
 801a5ac:	f040 8104 	bne.w	801a7b8 <tcp_receive+0x2f8>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801a5b0:	f8b4 9060 	ldrh.w	r9, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a5b4:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801a5b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a5b8:	4448      	add	r0, r9
 801a5ba:	4560      	cmp	r0, ip
 801a5bc:	f040 80fc 	bne.w	801a7b8 <tcp_receive+0x2f8>
          if (pcb->rtime >= 0) {
 801a5c0:	8e20      	ldrh	r0, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 801a5c2:	0400      	lsls	r0, r0, #16
 801a5c4:	f100 80f8 	bmi.w	801a7b8 <tcp_receive+0x2f8>
 801a5c8:	4590      	cmp	r8, r2
 801a5ca:	f040 80f5 	bne.w	801a7b8 <tcp_receive+0x2f8>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801a5ce:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 801a5d2:	28ff      	cmp	r0, #255	; 0xff
 801a5d4:	f000 8393 	beq.w	801acfe <tcp_receive+0x83e>
                ++pcb->dupacks;
 801a5d8:	3001      	adds	r0, #1
 801a5da:	b2c0      	uxtb	r0, r0
              if (pcb->dupacks > 3) {
 801a5dc:	2803      	cmp	r0, #3
                ++pcb->dupacks;
 801a5de:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 801a5e2:	f200 838c 	bhi.w	801acfe <tcp_receive+0x83e>
              if (pcb->dupacks >= 3) {
 801a5e6:	f000 8396 	beq.w	801ad16 <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801a5ea:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801a5ec:	2800      	cmp	r0, #0
 801a5ee:	f040 80b8 	bne.w	801a762 <tcp_receive+0x2a2>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801a5f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801a5f4:	1a99      	subs	r1, r3, r2
 801a5f6:	2900      	cmp	r1, #0
 801a5f8:	db06      	blt.n	801a608 <tcp_receive+0x148>
 801a5fa:	f1c2 0201 	rsb	r2, r2, #1
 801a5fe:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801a600:	1a52      	subs	r2, r2, r1
 801a602:	4413      	add	r3, r2
 801a604:	2b00      	cmp	r3, #0
 801a606:	dd03      	ble.n	801a610 <tcp_receive+0x150>
      tcp_ack_now(pcb);
 801a608:	8b63      	ldrh	r3, [r4, #26]
 801a60a:	f043 0302 	orr.w	r3, r3, #2
 801a60e:	8363      	strh	r3, [r4, #26]
}
 801a610:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a614:	4e74      	ldr	r6, [pc, #464]	; (801a7e8 <tcp_receive+0x328>)
 801a616:	6d62      	ldr	r2, [r4, #84]	; 0x54
 801a618:	6833      	ldr	r3, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a61a:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a61e:	1ad1      	subs	r1, r2, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a620:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a624:	2900      	cmp	r1, #0
 801a626:	f2c0 8081 	blt.w	801a72c <tcp_receive+0x26c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a62a:	4d71      	ldr	r5, [pc, #452]	; (801a7f0 <tcp_receive+0x330>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a62c:	429a      	cmp	r2, r3
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a62e:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a630:	f000 80c6 	beq.w	801a7c0 <tcp_receive+0x300>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a634:	4594      	cmp	ip, r2
 801a636:	f000 80cc 	beq.w	801a7d2 <tcp_receive+0x312>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801a63a:	f8d4 8044 	ldr.w	r8, [r4, #68]	; 0x44
 801a63e:	eba2 0108 	sub.w	r1, r2, r8
 801a642:	2900      	cmp	r1, #0
 801a644:	ddaf      	ble.n	801a5a6 <tcp_receive+0xe6>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a646:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801a648:	1ad3      	subs	r3, r2, r3
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	dc7e      	bgt.n	801a74c <tcp_receive+0x28c>
      if (pcb->flags & TF_INFR) {
 801a64e:	8b63      	ldrh	r3, [r4, #26]
 801a650:	0758      	lsls	r0, r3, #29
 801a652:	d509      	bpl.n	801a668 <tcp_receive+0x1a8>
        tcp_clear_flags(pcb, TF_INFR);
 801a654:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 801a658:	f8b4 704a 	ldrh.w	r7, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 801a65c:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 801a65e:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 801a660:	f8a4 7048 	strh.w	r7, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 801a664:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a668:	f9b4 703c 	ldrsh.w	r7, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 801a66c:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a66e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 801a670:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 801a672:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a674:	eb03 03e7 	add.w	r3, r3, r7, asr #3
      pcb->nrtx = 0;
 801a678:	f8a4 0042 	strh.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 801a67c:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a67e:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 801a682:	d913      	bls.n	801a6ac <tcp_receive+0x1ec>
        if (pcb->cwnd < pcb->ssthresh) {
 801a684:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801a688:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 801a68a:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801a68e:	4293      	cmp	r3, r2
 801a690:	f200 81ca 	bhi.w	801aa28 <tcp_receive+0x568>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801a694:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 801a698:	4419      	add	r1, r3
 801a69a:	b289      	uxth	r1, r1
 801a69c:	428b      	cmp	r3, r1
 801a69e:	f200 82ac 	bhi.w	801abfa <tcp_receive+0x73a>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801a6a2:	428a      	cmp	r2, r1
 801a6a4:	f240 82ab 	bls.w	801abfe <tcp_receive+0x73e>
 801a6a8:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801a6ac:	f104 0766 	add.w	r7, r4, #102	; 0x66
 801a6b0:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 801a6b4:	4638      	mov	r0, r7
 801a6b6:	f7ff fe97 	bl	801a3e8 <tcp_free_acked_segments.isra.0>
 801a6ba:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a6bc:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801a6be:	4638      	mov	r0, r7
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801a6c0:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a6c2:	f7ff fe91 	bl	801a3e8 <tcp_free_acked_segments.isra.0>
      if (pcb->unacked == NULL) {
 801a6c6:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->polltmr = 0;
 801a6c8:	2100      	movs	r1, #0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a6ca:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 801a6cc:	fab2 f382 	clz	r3, r2
      pcb->polltmr = 0;
 801a6d0:	7721      	strb	r1, [r4, #28]
      if (pcb->unacked == NULL) {
 801a6d2:	095b      	lsrs	r3, r3, #5
 801a6d4:	425b      	negs	r3, r3
 801a6d6:	8623      	strh	r3, [r4, #48]	; 0x30
      if (pcb->unsent == NULL) {
 801a6d8:	2800      	cmp	r0, #0
 801a6da:	f000 81a2 	beq.w	801aa22 <tcp_receive+0x562>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801a6de:	4945      	ldr	r1, [pc, #276]	; (801a7f4 <tcp_receive+0x334>)
 801a6e0:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 801a6e4:	880f      	ldrh	r7, [r1, #0]
      if (pcb->flags & TF_RTO) {
 801a6e6:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801a6e8:	443b      	add	r3, r7
 801a6ea:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 801a6ee:	050b      	lsls	r3, r1, #20
 801a6f0:	f140 80f9 	bpl.w	801a8e6 <tcp_receive+0x426>
        if (pcb->unacked == NULL) {
 801a6f4:	2a00      	cmp	r2, #0
 801a6f6:	f000 81ac 	beq.w	801aa52 <tcp_receive+0x592>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801a6fa:	68d3      	ldr	r3, [r2, #12]
 801a6fc:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801a6fe:	6858      	ldr	r0, [r3, #4]
 801a700:	f7fc f830 	bl	8016764 <lwip_htonl>
 801a704:	1a38      	subs	r0, r7, r0
 801a706:	2800      	cmp	r0, #0
 801a708:	f300 80ed 	bgt.w	801a8e6 <tcp_receive+0x426>
          tcp_clear_flags(pcb, TF_RTO);
 801a70c:	8b62      	ldrh	r2, [r4, #26]
 801a70e:	4f35      	ldr	r7, [pc, #212]	; (801a7e4 <tcp_receive+0x324>)
 801a710:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801a714:	6833      	ldr	r3, [r6, #0]
 801a716:	8839      	ldrh	r1, [r7, #0]
 801a718:	8362      	strh	r2, [r4, #26]
 801a71a:	e01d      	b.n	801a758 <tcp_receive+0x298>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801a71c:	4b36      	ldr	r3, [pc, #216]	; (801a7f8 <tcp_receive+0x338>)
 801a71e:	f240 427c 	movw	r2, #1148	; 0x47c
 801a722:	4936      	ldr	r1, [pc, #216]	; (801a7fc <tcp_receive+0x33c>)
 801a724:	4836      	ldr	r0, [pc, #216]	; (801a800 <tcp_receive+0x340>)
 801a726:	f007 ff85 	bl	8022634 <iprintf>
 801a72a:	e6d3      	b.n	801a4d4 <tcp_receive+0x14>
 801a72c:	4a35      	ldr	r2, [pc, #212]	; (801a804 <tcp_receive+0x344>)
 801a72e:	4d30      	ldr	r5, [pc, #192]	; (801a7f0 <tcp_receive+0x330>)
 801a730:	6811      	ldr	r1, [r2, #0]
 801a732:	682a      	ldr	r2, [r5, #0]
 801a734:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801a736:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801a73a:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801a73e:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 801a740:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 801a744:	bf38      	it	cc
 801a746:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 801a74a:	e776      	b.n	801a63a <tcp_receive+0x17a>
      tcp_send_empty_ack(pcb);
 801a74c:	4f25      	ldr	r7, [pc, #148]	; (801a7e4 <tcp_receive+0x324>)
 801a74e:	4620      	mov	r0, r4
 801a750:	f002 f9ac 	bl	801caac <tcp_send_empty_ack>
 801a754:	6833      	ldr	r3, [r6, #0]
 801a756:	8839      	ldrh	r1, [r7, #0]
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801a758:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801a75a:	2800      	cmp	r0, #0
 801a75c:	f43f aec3 	beq.w	801a4e6 <tcp_receive+0x26>
 801a760:	682a      	ldr	r2, [r5, #0]
 801a762:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 801a764:	1aaa      	subs	r2, r5, r2
 801a766:	2a00      	cmp	r2, #0
 801a768:	f6bf aebd 	bge.w	801a4e6 <tcp_receive+0x26>
      m = (s16_t)(m - (pcb->sa >> 3));
 801a76c:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801a770:	b280      	uxth	r0, r0
 801a772:	4a25      	ldr	r2, [pc, #148]	; (801a808 <tcp_receive+0x348>)
      m = (s16_t)(m - (pcb->sa >> 3));
 801a774:	f3c5 0ccf 	ubfx	ip, r5, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801a778:	f8b2 e000 	ldrh.w	lr, [r2]
      m = (s16_t)(m - (pcb->sa >> 3));
 801a77c:	ebae 020c 	sub.w	r2, lr, ip
 801a780:	1a12      	subs	r2, r2, r0
 801a782:	b292      	uxth	r2, r2
      pcb->sa = (s16_t)(pcb->sa + m);
 801a784:	4415      	add	r5, r2
      if (m < 0) {
 801a786:	f412 4f00 	tst.w	r2, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 801a78a:	b22d      	sxth	r5, r5
 801a78c:	87a5      	strh	r5, [r4, #60]	; 0x3c
      if (m < 0) {
 801a78e:	d003      	beq.n	801a798 <tcp_receive+0x2d8>
        m = (s16_t) - m;
 801a790:	ebac 0c0e 	sub.w	ip, ip, lr
 801a794:	4460      	add	r0, ip
 801a796:	b282      	uxth	r2, r0
      m = (s16_t)(m - (pcb->sv >> 2));
 801a798:	f9b4 003e 	ldrsh.w	r0, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 801a79c:	f04f 0c00 	mov.w	ip, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 801a7a0:	eba0 00a0 	sub.w	r0, r0, r0, asr #2
      pcb->rttest = 0;
 801a7a4:	f8c4 c034 	str.w	ip, [r4, #52]	; 0x34
      pcb->sv = (s16_t)(pcb->sv + m);
 801a7a8:	4410      	add	r0, r2
 801a7aa:	b280      	uxth	r0, r0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a7ac:	eb00 02e5 	add.w	r2, r0, r5, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 801a7b0:	87e0      	strh	r0, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a7b2:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->rttest = 0;
 801a7b6:	e696      	b.n	801a4e6 <tcp_receive+0x26>
        pcb->dupacks = 0;
 801a7b8:	2200      	movs	r2, #0
 801a7ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a7be:	e7cb      	b.n	801a758 <tcp_receive+0x298>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a7c0:	ebac 0102 	sub.w	r1, ip, r2
 801a7c4:	2900      	cmp	r1, #0
 801a7c6:	f6bf af35 	bge.w	801a634 <tcp_receive+0x174>
 801a7ca:	490e      	ldr	r1, [pc, #56]	; (801a804 <tcp_receive+0x344>)
 801a7cc:	6809      	ldr	r1, [r1, #0]
 801a7ce:	89c9      	ldrh	r1, [r1, #14]
 801a7d0:	e7b1      	b.n	801a736 <tcp_receive+0x276>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a7d2:	490c      	ldr	r1, [pc, #48]	; (801a804 <tcp_receive+0x344>)
 801a7d4:	6809      	ldr	r1, [r1, #0]
 801a7d6:	89c9      	ldrh	r1, [r1, #14]
 801a7d8:	458e      	cmp	lr, r1
 801a7da:	f4bf af2e 	bcs.w	801a63a <tcp_receive+0x17a>
 801a7de:	e7aa      	b.n	801a736 <tcp_receive+0x276>
 801a7e0:	2001aa14 	.word	0x2001aa14
 801a7e4:	2001aa4a 	.word	0x2001aa4a
 801a7e8:	2001aa34 	.word	0x2001aa34
 801a7ec:	2001aa18 	.word	0x2001aa18
 801a7f0:	2001aa10 	.word	0x2001aa10
 801a7f4:	2001aa28 	.word	0x2001aa28
 801a7f8:	08040658 	.word	0x08040658
 801a7fc:	0804075c 	.word	0x0804075c
 801a800:	08028ef8 	.word	0x08028ef8
 801a804:	2001aa3c 	.word	0x2001aa3c
 801a808:	2002e1c4 	.word	0x2002e1c4
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801a80c:	1a99      	subs	r1, r3, r2
 801a80e:	2900      	cmp	r1, #0
 801a810:	f6bf aea7 	bge.w	801a562 <tcp_receive+0xa2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a814:	48a1      	ldr	r0, [pc, #644]	; (801aa9c <tcp_receive+0x5dc>)
 801a816:	f7fe fc47 	bl	80190a8 <tcp_seg_copy>
                  if (cseg != NULL) {
 801a81a:	2800      	cmp	r0, #0
 801a81c:	f43f aebe 	beq.w	801a59c <tcp_receive+0xdc>
                    pcb->ooseq = cseg;
 801a820:	6760      	str	r0, [r4, #116]	; 0x74
 801a822:	e6b8      	b.n	801a596 <tcp_receive+0xd6>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801a824:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 801a826:	2b00      	cmp	r3, #0
 801a828:	f77f aeb8 	ble.w	801a59c <tcp_receive+0xdc>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801a82c:	8980      	ldrh	r0, [r0, #12]
 801a82e:	f7fb ff95 	bl	801675c <lwip_htons>
 801a832:	07c2      	lsls	r2, r0, #31
 801a834:	f53f aeb2 	bmi.w	801a59c <tcp_receive+0xdc>
                next->next = tcp_seg_copy(&inseg);
 801a838:	4898      	ldr	r0, [pc, #608]	; (801aa9c <tcp_receive+0x5dc>)
 801a83a:	f7fe fc35 	bl	80190a8 <tcp_seg_copy>
 801a83e:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 801a840:	2800      	cmp	r0, #0
 801a842:	f43f aeab 	beq.w	801a59c <tcp_receive+0xdc>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801a846:	68eb      	ldr	r3, [r5, #12]
 801a848:	892a      	ldrh	r2, [r5, #8]
 801a84a:	6859      	ldr	r1, [r3, #4]
 801a84c:	6833      	ldr	r3, [r6, #0]
 801a84e:	440a      	add	r2, r1
 801a850:	1ad2      	subs	r2, r2, r3
 801a852:	2a00      	cmp	r2, #0
 801a854:	dd05      	ble.n	801a862 <tcp_receive+0x3a2>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801a856:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 801a858:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801a85a:	b299      	uxth	r1, r3
 801a85c:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 801a85e:	f7fd fedd 	bl	801861c <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801a862:	6832      	ldr	r2, [r6, #0]
 801a864:	883b      	ldrh	r3, [r7, #0]
 801a866:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a868:	4413      	add	r3, r2
 801a86a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801a86c:	1a5b      	subs	r3, r3, r1
 801a86e:	1a9b      	subs	r3, r3, r2
 801a870:	2b00      	cmp	r3, #0
 801a872:	f77f ae93 	ble.w	801a59c <tcp_receive+0xdc>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801a876:	682b      	ldr	r3, [r5, #0]
 801a878:	68db      	ldr	r3, [r3, #12]
 801a87a:	8998      	ldrh	r0, [r3, #12]
 801a87c:	f7fb ff6e 	bl	801675c <lwip_htons>
 801a880:	07c3      	lsls	r3, r0, #31
 801a882:	f100 82b3 	bmi.w	801adec <tcp_receive+0x92c>
 801a886:	682a      	ldr	r2, [r5, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801a888:	6830      	ldr	r0, [r6, #0]
 801a88a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801a88c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a88e:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 801a890:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801a892:	4419      	add	r1, r3
 801a894:	b289      	uxth	r1, r1
 801a896:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801a898:	f7fd fec0 	bl	801861c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801a89c:	682b      	ldr	r3, [r5, #0]
 801a89e:	68da      	ldr	r2, [r3, #12]
 801a8a0:	891d      	ldrh	r5, [r3, #8]
 801a8a2:	8990      	ldrh	r0, [r2, #12]
 801a8a4:	f7fb ff5a 	bl	801675c <lwip_htons>
 801a8a8:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8ac:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 801a8ae:	bf18      	it	ne
 801a8b0:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8b2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801a8b4:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 801a8b6:	442b      	add	r3, r5
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8b8:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 801a8ba:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8bc:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 801a8be:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8c0:	4291      	cmp	r1, r2
 801a8c2:	f43f ae6b 	beq.w	801a59c <tcp_receive+0xdc>
 801a8c6:	4b76      	ldr	r3, [pc, #472]	; (801aaa0 <tcp_receive+0x5e0>)
 801a8c8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801a8cc:	4975      	ldr	r1, [pc, #468]	; (801aaa4 <tcp_receive+0x5e4>)
 801a8ce:	4876      	ldr	r0, [pc, #472]	; (801aaa8 <tcp_receive+0x5e8>)
 801a8d0:	f007 feb0 	bl	8022634 <iprintf>
 801a8d4:	e662      	b.n	801a59c <tcp_receive+0xdc>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801a8d6:	4b72      	ldr	r3, [pc, #456]	; (801aaa0 <tcp_receive+0x5e0>)
 801a8d8:	f240 427b 	movw	r2, #1147	; 0x47b
 801a8dc:	4973      	ldr	r1, [pc, #460]	; (801aaac <tcp_receive+0x5ec>)
 801a8de:	4872      	ldr	r0, [pc, #456]	; (801aaa8 <tcp_receive+0x5e8>)
 801a8e0:	f007 fea8 	bl	8022634 <iprintf>
 801a8e4:	e5f2      	b.n	801a4cc <tcp_receive+0xc>
 801a8e6:	4f72      	ldr	r7, [pc, #456]	; (801aab0 <tcp_receive+0x5f0>)
 801a8e8:	6833      	ldr	r3, [r6, #0]
 801a8ea:	8839      	ldrh	r1, [r7, #0]
 801a8ec:	e734      	b.n	801a758 <tcp_receive+0x298>
        tcp_ack_now(pcb);
 801a8ee:	8b63      	ldrh	r3, [r4, #26]
 801a8f0:	f043 0302 	orr.w	r3, r3, #2
 801a8f4:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a8f6:	e651      	b.n	801a59c <tcp_receive+0xdc>
      struct pbuf *p = inseg.p;
 801a8f8:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 801aa9c <tcp_receive+0x5dc>
 801a8fc:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801a900:	2d00      	cmp	r5, #0
 801a902:	f000 816b 	beq.w	801abdc <tcp_receive+0x71c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801a906:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801a90a:	4598      	cmp	r8, r3
 801a90c:	f200 80be 	bhi.w	801aa8c <tcp_receive+0x5cc>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a910:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 801a914:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a918:	891b      	ldrh	r3, [r3, #8]
 801a91a:	4543      	cmp	r3, r8
 801a91c:	f0c0 80ab 	bcc.w	801aa76 <tcp_receive+0x5b6>
      inseg.len -= off;
 801a920:	f8b9 2008 	ldrh.w	r2, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a924:	eba3 0308 	sub.w	r3, r3, r8
      while (p->len < off) {
 801a928:	8969      	ldrh	r1, [r5, #10]
      inseg.len -= off;
 801a92a:	eba2 0208 	sub.w	r2, r2, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a92e:	b29b      	uxth	r3, r3
      while (p->len < off) {
 801a930:	4541      	cmp	r1, r8
      inseg.len -= off;
 801a932:	f8a9 2008 	strh.w	r2, [r9, #8]
      while (p->len < off) {
 801a936:	d20a      	bcs.n	801a94e <tcp_receive+0x48e>
        p->len = 0;
 801a938:	2200      	movs	r2, #0
        off -= p->len;
 801a93a:	eba8 0101 	sub.w	r1, r8, r1
        p->len = 0;
 801a93e:	816a      	strh	r2, [r5, #10]
        p->tot_len = new_tot_len;
 801a940:	812b      	strh	r3, [r5, #8]
        p = p->next;
 801a942:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 801a944:	fa1f f881 	uxth.w	r8, r1
      while (p->len < off) {
 801a948:	8969      	ldrh	r1, [r5, #10]
 801a94a:	4541      	cmp	r1, r8
 801a94c:	d3f5      	bcc.n	801a93a <tcp_receive+0x47a>
      pbuf_remove_header(p, off);
 801a94e:	4641      	mov	r1, r8
 801a950:	4628      	mov	r0, r5
 801a952:	f7fd fd1b 	bl	801838c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a958:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a95c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a95e:	6033      	str	r3, [r6, #0]
 801a960:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a962:	2a00      	cmp	r2, #0
 801a964:	f43f ae1a 	beq.w	801a59c <tcp_receive+0xdc>
        tcplen = TCP_TCPLEN(&inseg);
 801a968:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801a96c:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801a970:	8998      	ldrh	r0, [r3, #12]
 801a972:	f7fb fef3 	bl	801675c <lwip_htons>
 801a976:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 801a97a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 801a97c:	bf18      	it	ne
 801a97e:	2301      	movne	r3, #1
 801a980:	442b      	add	r3, r5
 801a982:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 801a984:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 801a986:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 801a988:	f0c0 8180 	bcc.w	801ac8c <tcp_receive+0x7cc>
        if (pcb->ooseq != NULL) {
 801a98c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801a98e:	2b00      	cmp	r3, #0
 801a990:	f000 809b 	beq.w	801aaca <tcp_receive+0x60a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a994:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801a998:	8998      	ldrh	r0, [r3, #12]
 801a99a:	f7fb fedf 	bl	801675c <lwip_htons>
 801a99e:	07c0      	lsls	r0, r0, #31
 801a9a0:	f100 8090 	bmi.w	801aac4 <tcp_receive+0x604>
            struct tcp_seg *next = pcb->ooseq;
 801a9a4:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 801a9a6:	b955      	cbnz	r5, 801a9be <tcp_receive+0x4fe>
 801a9a8:	e1f3      	b.n	801ad92 <tcp_receive+0x8d2>
              next = next->next;
 801a9aa:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 801a9ae:	4628      	mov	r0, r5
 801a9b0:	f7fe fb50 	bl	8019054 <tcp_seg_free>
            while (next &&
 801a9b4:	4645      	mov	r5, r8
 801a9b6:	f1b8 0f00 	cmp.w	r8, #0
 801a9ba:	f000 81ea 	beq.w	801ad92 <tcp_receive+0x8d2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801a9be:	68e8      	ldr	r0, [r5, #12]
 801a9c0:	892b      	ldrh	r3, [r5, #8]
 801a9c2:	f8d0 c004 	ldr.w	ip, [r0, #4]
 801a9c6:	883a      	ldrh	r2, [r7, #0]
 801a9c8:	f8d6 e000 	ldr.w	lr, [r6]
 801a9cc:	4463      	add	r3, ip
 801a9ce:	eb02 010e 	add.w	r1, r2, lr
 801a9d2:	1acb      	subs	r3, r1, r3
            while (next &&
 801a9d4:	2b00      	cmp	r3, #0
 801a9d6:	f2c0 81a4 	blt.w	801ad22 <tcp_receive+0x862>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a9da:	8980      	ldrh	r0, [r0, #12]
 801a9dc:	f7fb febe 	bl	801675c <lwip_htons>
 801a9e0:	07c1      	lsls	r1, r0, #31
 801a9e2:	d5e2      	bpl.n	801a9aa <tcp_receive+0x4ea>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801a9e4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801a9e8:	8998      	ldrh	r0, [r3, #12]
 801a9ea:	f7fb feb7 	bl	801675c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a9ee:	0782      	lsls	r2, r0, #30
 801a9f0:	d4db      	bmi.n	801a9aa <tcp_receive+0x4ea>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801a9f2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801a9f6:	2001      	movs	r0, #1
 801a9f8:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801a9fc:	f7fb feae 	bl	801675c <lwip_htons>
 801aa00:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801aa04:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 801aa08:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801aa0c:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801aa0e:	b280      	uxth	r0, r0
 801aa10:	f7fb fea4 	bl	801675c <lwip_htons>
 801aa14:	f010 0003 	ands.w	r0, r0, #3
 801aa18:	bf18      	it	ne
 801aa1a:	2001      	movne	r0, #1
 801aa1c:	4440      	add	r0, r8
 801aa1e:	8038      	strh	r0, [r7, #0]
 801aa20:	e7c3      	b.n	801a9aa <tcp_receive+0x4ea>
        pcb->unsent_oversize = 0;
 801aa22:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 801aa26:	e65a      	b.n	801a6de <tcp_receive+0x21e>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801aa28:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801aa2a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801aa2c:	f410 6f00 	tst.w	r0, #2048	; 0x800
 801aa30:	bf14      	ite	ne
 801aa32:	2001      	movne	r0, #1
 801aa34:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801aa36:	fb13 f300 	smulbb	r3, r3, r0
 801aa3a:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 801aa3c:	428b      	cmp	r3, r1
 801aa3e:	bf94      	ite	ls
 801aa40:	18d1      	addls	r1, r2, r3
 801aa42:	1851      	addhi	r1, r2, r1
 801aa44:	b289      	uxth	r1, r1
 801aa46:	428a      	cmp	r2, r1
 801aa48:	f200 80d0 	bhi.w	801abec <tcp_receive+0x72c>
 801aa4c:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 801aa50:	e62c      	b.n	801a6ac <tcp_receive+0x1ec>
          if ((pcb->unsent == NULL) ||
 801aa52:	b148      	cbz	r0, 801aa68 <tcp_receive+0x5a8>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801aa54:	68c3      	ldr	r3, [r0, #12]
 801aa56:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801aa58:	6858      	ldr	r0, [r3, #4]
 801aa5a:	f7fb fe83 	bl	8016764 <lwip_htonl>
 801aa5e:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 801aa60:	2800      	cmp	r0, #0
 801aa62:	f73f af40 	bgt.w	801a8e6 <tcp_receive+0x426>
 801aa66:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 801aa68:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 801aa6c:	4f10      	ldr	r7, [pc, #64]	; (801aab0 <tcp_receive+0x5f0>)
 801aa6e:	6833      	ldr	r3, [r6, #0]
 801aa70:	8361      	strh	r1, [r4, #26]
 801aa72:	8839      	ldrh	r1, [r7, #0]
 801aa74:	e670      	b.n	801a758 <tcp_receive+0x298>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801aa76:	4b0a      	ldr	r3, [pc, #40]	; (801aaa0 <tcp_receive+0x5e0>)
 801aa78:	f240 5297 	movw	r2, #1431	; 0x597
 801aa7c:	490d      	ldr	r1, [pc, #52]	; (801aab4 <tcp_receive+0x5f4>)
 801aa7e:	480a      	ldr	r0, [pc, #40]	; (801aaa8 <tcp_receive+0x5e8>)
 801aa80:	f007 fdd8 	bl	8022634 <iprintf>
 801aa84:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801aa88:	891b      	ldrh	r3, [r3, #8]
 801aa8a:	e749      	b.n	801a920 <tcp_receive+0x460>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801aa8c:	4b04      	ldr	r3, [pc, #16]	; (801aaa0 <tcp_receive+0x5e0>)
 801aa8e:	f240 5295 	movw	r2, #1429	; 0x595
 801aa92:	4909      	ldr	r1, [pc, #36]	; (801aab8 <tcp_receive+0x5f8>)
 801aa94:	4804      	ldr	r0, [pc, #16]	; (801aaa8 <tcp_receive+0x5e8>)
 801aa96:	f007 fdcd 	bl	8022634 <iprintf>
 801aa9a:	e739      	b.n	801a910 <tcp_receive+0x450>
 801aa9c:	2001aa18 	.word	0x2001aa18
 801aaa0:	08040658 	.word	0x08040658
 801aaa4:	080407a8 	.word	0x080407a8
 801aaa8:	08028ef8 	.word	0x08028ef8
 801aaac:	08040740 	.word	0x08040740
 801aab0:	2001aa4a 	.word	0x2001aa4a
 801aab4:	08040798 	.word	0x08040798
 801aab8:	08040788 	.word	0x08040788
              pcb->ooseq = pcb->ooseq->next;
 801aabc:	6803      	ldr	r3, [r0, #0]
 801aabe:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801aac0:	f7fe fac8 	bl	8019054 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801aac4:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801aac6:	2800      	cmp	r0, #0
 801aac8:	d1f8      	bne.n	801aabc <tcp_receive+0x5fc>
 801aaca:	883a      	ldrh	r2, [r7, #0]
 801aacc:	6831      	ldr	r1, [r6, #0]
 801aace:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801aad0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 801aad2:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801aad4:	4293      	cmp	r3, r2
 801aad6:	f0c0 80cf 	bcc.w	801ac78 <tcp_receive+0x7b8>
        pcb->rcv_wnd -= tcplen;
 801aada:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 801aadc:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 801aade:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 801aae0:	f7fe fa46 	bl	8018f70 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 801aae4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801aae8:	891a      	ldrh	r2, [r3, #8]
 801aaea:	b122      	cbz	r2, 801aaf6 <tcp_receive+0x636>
          recv_data = inseg.p;
 801aaec:	49b5      	ldr	r1, [pc, #724]	; (801adc4 <tcp_receive+0x904>)
          inseg.p = NULL;
 801aaee:	2200      	movs	r2, #0
          recv_data = inseg.p;
 801aaf0:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 801aaf2:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801aaf6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801aafa:	8998      	ldrh	r0, [r3, #12]
 801aafc:	f7fb fe2e 	bl	801675c <lwip_htons>
 801ab00:	07c5      	lsls	r5, r0, #31
 801ab02:	d504      	bpl.n	801ab0e <tcp_receive+0x64e>
          recv_flags |= TF_GOT_FIN;
 801ab04:	4ab0      	ldr	r2, [pc, #704]	; (801adc8 <tcp_receive+0x908>)
 801ab06:	7813      	ldrb	r3, [r2, #0]
 801ab08:	f043 0320 	orr.w	r3, r3, #32
 801ab0c:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 801ab0e:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801ab10:	2d00      	cmp	r5, #0
 801ab12:	d07f      	beq.n	801ac14 <tcp_receive+0x754>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801ab14:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 801add0 <tcp_receive+0x910>
 801ab18:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 801ade8 <tcp_receive+0x928>
 801ab1c:	4fab      	ldr	r7, [pc, #684]	; (801adcc <tcp_receive+0x90c>)
 801ab1e:	e033      	b.n	801ab88 <tcp_receive+0x6c8>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801ab20:	68eb      	ldr	r3, [r5, #12]
 801ab22:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801ab26:	8998      	ldrh	r0, [r3, #12]
 801ab28:	f7fb fe18 	bl	801675c <lwip_htons>
 801ab2c:	f010 0303 	ands.w	r3, r0, #3
 801ab30:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801ab32:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801ab34:	bf18      	it	ne
 801ab36:	2301      	movne	r3, #1
 801ab38:	4453      	add	r3, sl
 801ab3a:	1ad3      	subs	r3, r2, r3
 801ab3c:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801ab3e:	f7fe fa17 	bl	8018f70 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 801ab42:	6869      	ldr	r1, [r5, #4]
 801ab44:	890b      	ldrh	r3, [r1, #8]
 801ab46:	b13b      	cbz	r3, 801ab58 <tcp_receive+0x698>
            if (recv_data) {
 801ab48:	4b9e      	ldr	r3, [pc, #632]	; (801adc4 <tcp_receive+0x904>)
 801ab4a:	6818      	ldr	r0, [r3, #0]
 801ab4c:	2800      	cmp	r0, #0
 801ab4e:	d052      	beq.n	801abf6 <tcp_receive+0x736>
              pbuf_cat(recv_data, cseg->p);
 801ab50:	f7fd fdda 	bl	8018708 <pbuf_cat>
            cseg->p = NULL;
 801ab54:	2300      	movs	r3, #0
 801ab56:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801ab58:	68eb      	ldr	r3, [r5, #12]
 801ab5a:	8998      	ldrh	r0, [r3, #12]
 801ab5c:	f7fb fdfe 	bl	801675c <lwip_htons>
 801ab60:	07c0      	lsls	r0, r0, #31
 801ab62:	d509      	bpl.n	801ab78 <tcp_receive+0x6b8>
            recv_flags |= TF_GOT_FIN;
 801ab64:	4a98      	ldr	r2, [pc, #608]	; (801adc8 <tcp_receive+0x908>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801ab66:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 801ab68:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801ab6a:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 801ab6c:	f043 0320 	orr.w	r3, r3, #32
 801ab70:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801ab72:	d101      	bne.n	801ab78 <tcp_receive+0x6b8>
              pcb->state = CLOSE_WAIT;
 801ab74:	2307      	movs	r3, #7
 801ab76:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 801ab78:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 801ab7a:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 801ab7c:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 801ab7e:	f7fe fa69 	bl	8019054 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801ab82:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801ab84:	2d00      	cmp	r5, #0
 801ab86:	d045      	beq.n	801ac14 <tcp_receive+0x754>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801ab88:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 801ab8a:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801ab8c:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 801ab8e:	428b      	cmp	r3, r1
 801ab90:	d140      	bne.n	801ac14 <tcp_receive+0x754>
          seqno = pcb->ooseq->tcphdr->seqno;
 801ab92:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801ab94:	8990      	ldrh	r0, [r2, #12]
 801ab96:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801ab9a:	f7fb fddf 	bl	801675c <lwip_htons>
 801ab9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aba0:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801aba4:	68ea      	ldr	r2, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801aba6:	4453      	add	r3, sl
 801aba8:	bf18      	it	ne
 801abaa:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801abac:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801abb0:	4418      	add	r0, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801abb2:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801abb6:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801abb8:	8990      	ldrh	r0, [r2, #12]
 801abba:	f7fb fdcf 	bl	801675c <lwip_htons>
 801abbe:	f010 0003 	ands.w	r0, r0, #3
 801abc2:	bf18      	it	ne
 801abc4:	2001      	movne	r0, #1
 801abc6:	4458      	add	r0, fp
 801abc8:	4582      	cmp	sl, r0
 801abca:	d2a9      	bcs.n	801ab20 <tcp_receive+0x660>
 801abcc:	464b      	mov	r3, r9
 801abce:	f240 622b 	movw	r2, #1579	; 0x62b
 801abd2:	4641      	mov	r1, r8
 801abd4:	4638      	mov	r0, r7
 801abd6:	f007 fd2d 	bl	8022634 <iprintf>
 801abda:	e7a1      	b.n	801ab20 <tcp_receive+0x660>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801abdc:	4b7c      	ldr	r3, [pc, #496]	; (801add0 <tcp_receive+0x910>)
 801abde:	f240 5294 	movw	r2, #1428	; 0x594
 801abe2:	497c      	ldr	r1, [pc, #496]	; (801add4 <tcp_receive+0x914>)
 801abe4:	4879      	ldr	r0, [pc, #484]	; (801adcc <tcp_receive+0x90c>)
 801abe6:	f007 fd25 	bl	8022634 <iprintf>
 801abea:	e68c      	b.n	801a906 <tcp_receive+0x446>
          TCP_WND_INC(pcb->cwnd, increase);
 801abec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801abf0:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801abf4:	e55a      	b.n	801a6ac <tcp_receive+0x1ec>
              recv_data = cseg->p;
 801abf6:	6019      	str	r1, [r3, #0]
 801abf8:	e7ac      	b.n	801ab54 <tcp_receive+0x694>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801abfa:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801abfe:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801ac00:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801ac02:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801ac04:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801ac08:	b29b      	uxth	r3, r3
 801ac0a:	429a      	cmp	r2, r3
 801ac0c:	d8ee      	bhi.n	801abec <tcp_receive+0x72c>
 801ac0e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801ac12:	e54b      	b.n	801a6ac <tcp_receive+0x1ec>
        tcp_ack(pcb);
 801ac14:	8b63      	ldrh	r3, [r4, #26]
 801ac16:	07d9      	lsls	r1, r3, #31
 801ac18:	d50a      	bpl.n	801ac30 <tcp_receive+0x770>
 801ac1a:	f023 0301 	bic.w	r3, r3, #1
 801ac1e:	f043 0302 	orr.w	r3, r3, #2
 801ac22:	8363      	strh	r3, [r4, #26]
 801ac24:	e4f4      	b.n	801a610 <tcp_receive+0x150>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801ac26:	486c      	ldr	r0, [pc, #432]	; (801add8 <tcp_receive+0x918>)
 801ac28:	f7fe fa3e 	bl	80190a8 <tcp_seg_copy>
 801ac2c:	6760      	str	r0, [r4, #116]	; 0x74
 801ac2e:	e4b5      	b.n	801a59c <tcp_receive+0xdc>
        tcp_ack(pcb);
 801ac30:	f043 0301 	orr.w	r3, r3, #1
 801ac34:	8363      	strh	r3, [r4, #26]
 801ac36:	e4eb      	b.n	801a610 <tcp_receive+0x150>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801ac38:	4867      	ldr	r0, [pc, #412]	; (801add8 <tcp_receive+0x918>)
 801ac3a:	f7fe fa35 	bl	80190a8 <tcp_seg_copy>
                  if (cseg != NULL) {
 801ac3e:	4607      	mov	r7, r0
 801ac40:	2800      	cmp	r0, #0
 801ac42:	f43f acab 	beq.w	801a59c <tcp_receive+0xdc>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801ac46:	f8d8 200c 	ldr.w	r2, [r8, #12]
 801ac4a:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801ac4e:	6851      	ldr	r1, [r2, #4]
 801ac50:	6832      	ldr	r2, [r6, #0]
 801ac52:	440b      	add	r3, r1
 801ac54:	1a9b      	subs	r3, r3, r2
 801ac56:	2b00      	cmp	r3, #0
 801ac58:	dd07      	ble.n	801ac6a <tcp_receive+0x7aa>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801ac5a:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 801ac5c:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801ac60:	b291      	uxth	r1, r2
 801ac62:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 801ac66:	f7fd fcd9 	bl	801861c <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 801ac6a:	4629      	mov	r1, r5
 801ac6c:	4638      	mov	r0, r7
                    prev->next = cseg;
 801ac6e:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801ac72:	f7ff fb35 	bl	801a2e0 <tcp_oos_insert_segment>
 801ac76:	e491      	b.n	801a59c <tcp_receive+0xdc>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801ac78:	4b55      	ldr	r3, [pc, #340]	; (801add0 <tcp_receive+0x910>)
 801ac7a:	f240 6207 	movw	r2, #1543	; 0x607
 801ac7e:	4957      	ldr	r1, [pc, #348]	; (801addc <tcp_receive+0x91c>)
 801ac80:	4852      	ldr	r0, [pc, #328]	; (801adcc <tcp_receive+0x90c>)
 801ac82:	f007 fcd7 	bl	8022634 <iprintf>
 801ac86:	883a      	ldrh	r2, [r7, #0]
 801ac88:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ac8a:	e726      	b.n	801aada <tcp_receive+0x61a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ac8c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801ac90:	8998      	ldrh	r0, [r3, #12]
 801ac92:	f7fb fd63 	bl	801675c <lwip_htons>
 801ac96:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801ac98:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ac9c:	d47d      	bmi.n	801ad9a <tcp_receive+0x8da>
 801ac9e:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 801aca0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801aca2:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801aca6:	f7fb fd59 	bl	801675c <lwip_htons>
 801acaa:	0785      	lsls	r5, r0, #30
            inseg.len -= 1;
 801acac:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801acb0:	d503      	bpl.n	801acba <tcp_receive+0x7fa>
            inseg.len -= 1;
 801acb2:	3901      	subs	r1, #1
 801acb4:	b289      	uxth	r1, r1
 801acb6:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 801acba:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801acbe:	f7fd fcad 	bl	801861c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801acc2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801acc6:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801acca:	8998      	ldrh	r0, [r3, #12]
 801accc:	f7fb fd46 	bl	801675c <lwip_htons>
 801acd0:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801acd4:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 801acd6:	bf18      	it	ne
 801acd8:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801acda:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 801acdc:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801acde:	442b      	add	r3, r5
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ace0:	4401      	add	r1, r0
          tcplen = TCP_TCPLEN(&inseg);
 801ace2:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ace4:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 801ace6:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ace8:	428a      	cmp	r2, r1
 801acea:	f43f ae4f 	beq.w	801a98c <tcp_receive+0x4cc>
 801acee:	4b38      	ldr	r3, [pc, #224]	; (801add0 <tcp_receive+0x910>)
 801acf0:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801acf4:	493a      	ldr	r1, [pc, #232]	; (801ade0 <tcp_receive+0x920>)
 801acf6:	4835      	ldr	r0, [pc, #212]	; (801adcc <tcp_receive+0x90c>)
 801acf8:	f007 fc9c 	bl	8022634 <iprintf>
 801acfc:	e646      	b.n	801a98c <tcp_receive+0x4cc>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801acfe:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801ad02:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801ad06:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 801ad08:	4413      	add	r3, r2
 801ad0a:	b29b      	uxth	r3, r3
 801ad0c:	429a      	cmp	r2, r3
 801ad0e:	bf88      	it	hi
 801ad10:	460b      	movhi	r3, r1
 801ad12:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 801ad16:	4620      	mov	r0, r4
 801ad18:	f001 fe42 	bl	801c9a0 <tcp_rexmit_fast>
      if (!found_dupack) {
 801ad1c:	8839      	ldrh	r1, [r7, #0]
 801ad1e:	6833      	ldr	r3, [r6, #0]
 801ad20:	e51a      	b.n	801a758 <tcp_receive+0x298>
                TCP_SEQ_GT(seqno + tcplen,
 801ad22:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 801ad26:	2b00      	cmp	r3, #0
 801ad28:	dc01      	bgt.n	801ad2e <tcp_receive+0x86e>
            pcb->ooseq = next;
 801ad2a:	6765      	str	r5, [r4, #116]	; 0x74
 801ad2c:	e6d0      	b.n	801aad0 <tcp_receive+0x610>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ad2e:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801ad32:	ebac 0c0e 	sub.w	ip, ip, lr
 801ad36:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ad3a:	8998      	ldrh	r0, [r3, #12]
 801ad3c:	f7fb fd0e 	bl	801675c <lwip_htons>
 801ad40:	0783      	lsls	r3, r0, #30
 801ad42:	d504      	bpl.n	801ad4e <tcp_receive+0x88e>
                inseg.len -= 1;
 801ad44:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 801ad48:	3b01      	subs	r3, #1
 801ad4a:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 801ad4e:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 801ad52:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801ad56:	f7fd fc61 	bl	801861c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801ad5a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801ad5e:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 801ad62:	8998      	ldrh	r0, [r3, #12]
 801ad64:	f7fb fcfa 	bl	801675c <lwip_htons>
 801ad68:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801ad6c:	6831      	ldr	r1, [r6, #0]
              tcplen = TCP_TCPLEN(&inseg);
 801ad6e:	bf18      	it	ne
 801ad70:	2001      	movne	r0, #1
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801ad72:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 801ad74:	eb08 0200 	add.w	r2, r8, r0
 801ad78:	b292      	uxth	r2, r2
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801ad7a:	1850      	adds	r0, r2, r1
              tcplen = TCP_TCPLEN(&inseg);
 801ad7c:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801ad7e:	6859      	ldr	r1, [r3, #4]
 801ad80:	4288      	cmp	r0, r1
 801ad82:	d0d2      	beq.n	801ad2a <tcp_receive+0x86a>
 801ad84:	4b12      	ldr	r3, [pc, #72]	; (801add0 <tcp_receive+0x910>)
 801ad86:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801ad8a:	4916      	ldr	r1, [pc, #88]	; (801ade4 <tcp_receive+0x924>)
 801ad8c:	480f      	ldr	r0, [pc, #60]	; (801adcc <tcp_receive+0x90c>)
 801ad8e:	f007 fc51 	bl	8022634 <iprintf>
 801ad92:	883a      	ldrh	r2, [r7, #0]
 801ad94:	6831      	ldr	r1, [r6, #0]
 801ad96:	4411      	add	r1, r2
 801ad98:	e7c7      	b.n	801ad2a <tcp_receive+0x86a>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801ad9a:	899d      	ldrh	r5, [r3, #12]
 801ad9c:	4628      	mov	r0, r5
 801ad9e:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 801ada2:	f7fb fcdb 	bl	801675c <lwip_htons>
 801ada6:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801adaa:	f7fb fcd7 	bl	801675c <lwip_htons>
 801adae:	f8d9 200c 	ldr.w	r2, [r9, #12]
 801adb2:	ea45 0300 	orr.w	r3, r5, r0
 801adb6:	b298      	uxth	r0, r3
 801adb8:	8193      	strh	r3, [r2, #12]
 801adba:	e771      	b.n	801aca0 <tcp_receive+0x7e0>
                    pcb->ooseq = cseg;
 801adbc:	6760      	str	r0, [r4, #116]	; 0x74
                  tcp_oos_insert_segment(cseg, next);
 801adbe:	f7ff bbea 	b.w	801a596 <tcp_receive+0xd6>
 801adc2:	bf00      	nop
 801adc4:	2001aa2c 	.word	0x2001aa2c
 801adc8:	2001aa30 	.word	0x2001aa30
 801adcc:	08028ef8 	.word	0x08028ef8
 801add0:	08040658 	.word	0x08040658
 801add4:	08040778 	.word	0x08040778
 801add8:	2001aa18 	.word	0x2001aa18
 801addc:	0804081c 	.word	0x0804081c
 801ade0:	080407a8 	.word	0x080407a8
 801ade4:	080407e0 	.word	0x080407e0
 801ade8:	0804083c 	.word	0x0804083c
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801adec:	682b      	ldr	r3, [r5, #0]
 801adee:	68db      	ldr	r3, [r3, #12]
 801adf0:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801adf4:	4640      	mov	r0, r8
 801adf6:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801adfa:	f7fb fcaf 	bl	801675c <lwip_htons>
 801adfe:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801ae02:	f7fb fcab 	bl	801675c <lwip_htons>
 801ae06:	682a      	ldr	r2, [r5, #0]
 801ae08:	ea48 0800 	orr.w	r8, r8, r0
 801ae0c:	68d3      	ldr	r3, [r2, #12]
 801ae0e:	f8a3 800c 	strh.w	r8, [r3, #12]
 801ae12:	e539      	b.n	801a888 <tcp_receive+0x3c8>
 801ae14:	f8df 9004 	ldr.w	r9, [pc, #4]	; 801ae1c <tcp_receive+0x95c>
 801ae18:	e5a6      	b.n	801a968 <tcp_receive+0x4a8>
 801ae1a:	bf00      	nop
 801ae1c:	2001aa18 	.word	0x2001aa18

0801ae20 <tcp_input>:
{
 801ae20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801ae24:	4604      	mov	r4, r0
{
 801ae26:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801ae28:	2800      	cmp	r0, #0
 801ae2a:	f000 80fd 	beq.w	801b028 <tcp_input+0x208>
  TCP_STATS_INC(tcp.recv);
 801ae2e:	4d82      	ldr	r5, [pc, #520]	; (801b038 <tcp_input+0x218>)
  if (p->len < TCP_HLEN) {
 801ae30:	8962      	ldrh	r2, [r4, #10]
  TCP_STATS_INC(tcp.recv);
 801ae32:	f8b5 3092 	ldrh.w	r3, [r5, #146]	; 0x92
  tcphdr = (struct tcp_hdr *)p->payload;
 801ae36:	6861      	ldr	r1, [r4, #4]
  if (p->len < TCP_HLEN) {
 801ae38:	2a13      	cmp	r2, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 801ae3a:	4f80      	ldr	r7, [pc, #512]	; (801b03c <tcp_input+0x21c>)
  TCP_STATS_INC(tcp.recv);
 801ae3c:	f103 0301 	add.w	r3, r3, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 801ae40:	6039      	str	r1, [r7, #0]
  TCP_STATS_INC(tcp.recv);
 801ae42:	f8a5 3092 	strh.w	r3, [r5, #146]	; 0x92
  if (p->len < TCP_HLEN) {
 801ae46:	d80f      	bhi.n	801ae68 <tcp_input+0x48>
      TCP_STATS_INC(tcp.lenerr);
 801ae48:	f8b5 309a 	ldrh.w	r3, [r5, #154]	; 0x9a
 801ae4c:	3301      	adds	r3, #1
 801ae4e:	f8a5 309a 	strh.w	r3, [r5, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 801ae52:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
  pbuf_free(p);
 801ae56:	4620      	mov	r0, r4
  TCP_STATS_INC(tcp.drop);
 801ae58:	3301      	adds	r3, #1
 801ae5a:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
}
 801ae5e:	b007      	add	sp, #28
 801ae60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801ae64:	f7fd bace 	b.w	8018404 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ae68:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 801b068 <tcp_input+0x248>
 801ae6c:	f8d8 1000 	ldr.w	r1, [r8]
 801ae70:	f8d8 0014 	ldr.w	r0, [r8, #20]
 801ae74:	f005 f9b8 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801ae78:	b9b8      	cbnz	r0, 801aeaa <tcp_input+0x8a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801ae7a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801ae7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ae82:	2be0      	cmp	r3, #224	; 0xe0
 801ae84:	d011      	beq.n	801aeaa <tcp_input+0x8a>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801ae86:	f108 0014 	add.w	r0, r8, #20
 801ae8a:	8922      	ldrh	r2, [r4, #8]
 801ae8c:	2106      	movs	r1, #6
 801ae8e:	f108 0310 	add.w	r3, r8, #16
 801ae92:	9000      	str	r0, [sp, #0]
 801ae94:	4620      	mov	r0, r4
 801ae96:	f7fc fa13 	bl	80172c0 <ip_chksum_pseudo>
    if (chksum != 0) {
 801ae9a:	4606      	mov	r6, r0
 801ae9c:	b158      	cbz	r0, 801aeb6 <tcp_input+0x96>
      TCP_STATS_INC(tcp.chkerr);
 801ae9e:	f8b5 3098 	ldrh.w	r3, [r5, #152]	; 0x98
 801aea2:	3301      	adds	r3, #1
 801aea4:	f8a5 3098 	strh.w	r3, [r5, #152]	; 0x98
      goto dropped;
 801aea8:	e7d3      	b.n	801ae52 <tcp_input+0x32>
    TCP_STATS_INC(tcp.proterr);
 801aeaa:	f8b5 30a0 	ldrh.w	r3, [r5, #160]	; 0xa0
 801aeae:	3301      	adds	r3, #1
 801aeb0:	f8a5 30a0 	strh.w	r3, [r5, #160]	; 0xa0
    goto dropped;
 801aeb4:	e7cd      	b.n	801ae52 <tcp_input+0x32>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801aeb6:	683b      	ldr	r3, [r7, #0]
 801aeb8:	8998      	ldrh	r0, [r3, #12]
 801aeba:	f7fb fc4f 	bl	801675c <lwip_htons>
 801aebe:	0a80      	lsrs	r0, r0, #10
 801aec0:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801aec4:	2913      	cmp	r1, #19
 801aec6:	d9bf      	bls.n	801ae48 <tcp_input+0x28>
 801aec8:	8923      	ldrh	r3, [r4, #8]
 801aeca:	b28a      	uxth	r2, r1
 801aecc:	428b      	cmp	r3, r1
 801aece:	d3bb      	bcc.n	801ae48 <tcp_input+0x28>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801aed0:	f1a2 0314 	sub.w	r3, r2, #20
  if (p->len >= hdrlen_bytes) {
 801aed4:	8960      	ldrh	r0, [r4, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801aed6:	f8df 9194 	ldr.w	r9, [pc, #404]	; 801b06c <tcp_input+0x24c>
  tcphdr_opt2 = NULL;
 801aeda:	f8df a194 	ldr.w	sl, [pc, #404]	; 801b070 <tcp_input+0x250>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801aede:	b29b      	uxth	r3, r3
  if (p->len >= hdrlen_bytes) {
 801aee0:	4290      	cmp	r0, r2
  tcphdr_opt2 = NULL;
 801aee2:	f8ca 6000 	str.w	r6, [sl]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801aee6:	f8a9 3000 	strh.w	r3, [r9]
  if (p->len >= hdrlen_bytes) {
 801aeea:	f080 81b6 	bcs.w	801b25a <tcp_input+0x43a>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801aeee:	6823      	ldr	r3, [r4, #0]
 801aef0:	2b00      	cmp	r3, #0
 801aef2:	f000 838f 	beq.w	801b614 <tcp_input+0x7f4>
    pbuf_remove_header(p, TCP_HLEN);
 801aef6:	2114      	movs	r1, #20
 801aef8:	4620      	mov	r0, r4
 801aefa:	f7fd fa47 	bl	801838c <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 801aefe:	8966      	ldrh	r6, [r4, #10]
 801af00:	4b4f      	ldr	r3, [pc, #316]	; (801b040 <tcp_input+0x220>)
    pbuf_remove_header(p, tcphdr_opt1len);
 801af02:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801af04:	f8b9 9000 	ldrh.w	r9, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 801af08:	4631      	mov	r1, r6
    tcphdr_opt1len = p->len;
 801af0a:	801e      	strh	r6, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 801af0c:	f7fd fa3e 	bl	801838c <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801af10:	eba9 0b06 	sub.w	fp, r9, r6
    if (opt2len > p->next->len) {
 801af14:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801af16:	fa1f fb8b 	uxth.w	fp, fp
    if (opt2len > p->next->len) {
 801af1a:	8943      	ldrh	r3, [r0, #10]
 801af1c:	455b      	cmp	r3, fp
 801af1e:	d393      	bcc.n	801ae48 <tcp_input+0x28>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801af20:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 801af22:	4659      	mov	r1, fp
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801af24:	f8ca 3000 	str.w	r3, [sl]
    pbuf_remove_header(p->next, opt2len);
 801af28:	f7fd fa30 	bl	801838c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801af2c:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801af2e:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801af30:	4433      	add	r3, r6
 801af32:	eba3 0309 	sub.w	r3, r3, r9
 801af36:	b29b      	uxth	r3, r3
 801af38:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801af3a:	2a00      	cmp	r2, #0
 801af3c:	f040 8371 	bne.w	801b622 <tcp_input+0x802>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801af40:	6822      	ldr	r2, [r4, #0]
 801af42:	8912      	ldrh	r2, [r2, #8]
 801af44:	429a      	cmp	r2, r3
 801af46:	d005      	beq.n	801af54 <tcp_input+0x134>
 801af48:	4b3e      	ldr	r3, [pc, #248]	; (801b044 <tcp_input+0x224>)
 801af4a:	22e0      	movs	r2, #224	; 0xe0
 801af4c:	493e      	ldr	r1, [pc, #248]	; (801b048 <tcp_input+0x228>)
 801af4e:	483f      	ldr	r0, [pc, #252]	; (801b04c <tcp_input+0x22c>)
 801af50:	f007 fb70 	bl	8022634 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801af54:	683e      	ldr	r6, [r7, #0]
 801af56:	8830      	ldrh	r0, [r6, #0]
 801af58:	f7fb fc00 	bl	801675c <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801af5c:	f8d7 9000 	ldr.w	r9, [r7]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801af60:	8030      	strh	r0, [r6, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801af62:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 801af66:	f7fb fbf9 	bl	801675c <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801af6a:	683e      	ldr	r6, [r7, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801af6c:	f8a9 0002 	strh.w	r0, [r9, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801af70:	6870      	ldr	r0, [r6, #4]
 801af72:	f7fb fbf7 	bl	8016764 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801af76:	f8d7 9000 	ldr.w	r9, [r7]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801af7a:	4b35      	ldr	r3, [pc, #212]	; (801b050 <tcp_input+0x230>)
 801af7c:	6070      	str	r0, [r6, #4]
 801af7e:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801af80:	f8d9 0008 	ldr.w	r0, [r9, #8]
 801af84:	f7fb fbee 	bl	8016764 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801af88:	683e      	ldr	r6, [r7, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801af8a:	4b32      	ldr	r3, [pc, #200]	; (801b054 <tcp_input+0x234>)
 801af8c:	f8c9 0008 	str.w	r0, [r9, #8]
 801af90:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801af92:	89f0      	ldrh	r0, [r6, #14]
 801af94:	f7fb fbe2 	bl	801675c <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801af98:	683b      	ldr	r3, [r7, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801af9a:	81f0      	strh	r0, [r6, #14]
  flags = TCPH_FLAGS(tcphdr);
 801af9c:	8998      	ldrh	r0, [r3, #12]
 801af9e:	f7fb fbdd 	bl	801675c <lwip_htons>
 801afa2:	492d      	ldr	r1, [pc, #180]	; (801b058 <tcp_input+0x238>)
 801afa4:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  if (flags & (TCP_FIN | TCP_SYN)) {
 801afa8:	0786      	lsls	r6, r0, #30
  tcplen = p->tot_len;
 801afaa:	8923      	ldrh	r3, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 801afac:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801afae:	f000 8150 	beq.w	801b252 <tcp_input+0x432>
    tcplen++;
 801afb2:	1c5a      	adds	r2, r3, #1
 801afb4:	4929      	ldr	r1, [pc, #164]	; (801b05c <tcp_input+0x23c>)
 801afb6:	b292      	uxth	r2, r2
 801afb8:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 801afba:	4293      	cmp	r3, r2
    tcplen++;
 801afbc:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 801afbe:	f63f af43 	bhi.w	801ae48 <tcp_input+0x28>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801afc2:	4b27      	ldr	r3, [pc, #156]	; (801b060 <tcp_input+0x240>)
 801afc4:	681e      	ldr	r6, [r3, #0]
 801afc6:	2e00      	cmp	r6, #0
 801afc8:	f000 80f6 	beq.w	801b1b8 <tcp_input+0x398>
  prev = NULL;
 801afcc:	f04f 0900 	mov.w	r9, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801afd0:	4b1c      	ldr	r3, [pc, #112]	; (801b044 <tcp_input+0x224>)
 801afd2:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 801b074 <tcp_input+0x254>
 801afd6:	f8df a074 	ldr.w	sl, [pc, #116]	; 801b04c <tcp_input+0x22c>
 801afda:	e01a      	b.n	801b012 <tcp_input+0x1f2>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801afdc:	2a0a      	cmp	r2, #10
 801afde:	f000 80e3 	beq.w	801b1a8 <tcp_input+0x388>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801afe2:	2a01      	cmp	r2, #1
 801afe4:	f000 80d9 	beq.w	801b19a <tcp_input+0x37a>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801afe8:	7a31      	ldrb	r1, [r6, #8]
 801afea:	b139      	cbz	r1, 801affc <tcp_input+0x1dc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801afec:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801aff0:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801aff4:	3201      	adds	r2, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801aff6:	b2d2      	uxtb	r2, r2
 801aff8:	4291      	cmp	r1, r2
 801affa:	d104      	bne.n	801b006 <tcp_input+0x1e6>
    if (pcb->remote_port == tcphdr->src &&
 801affc:	683a      	ldr	r2, [r7, #0]
 801affe:	8b30      	ldrh	r0, [r6, #24]
 801b000:	8811      	ldrh	r1, [r2, #0]
 801b002:	4288      	cmp	r0, r1
 801b004:	d038      	beq.n	801b078 <tcp_input+0x258>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801b006:	68f2      	ldr	r2, [r6, #12]
 801b008:	46b1      	mov	r9, r6
 801b00a:	2a00      	cmp	r2, #0
 801b00c:	f000 80d4 	beq.w	801b1b8 <tcp_input+0x398>
 801b010:	4616      	mov	r6, r2
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801b012:	7d32      	ldrb	r2, [r6, #20]
 801b014:	2a00      	cmp	r2, #0
 801b016:	d1e1      	bne.n	801afdc <tcp_input+0x1bc>
 801b018:	22fb      	movs	r2, #251	; 0xfb
 801b01a:	4659      	mov	r1, fp
 801b01c:	4650      	mov	r0, sl
 801b01e:	f007 fb09 	bl	8022634 <iprintf>
 801b022:	7d32      	ldrb	r2, [r6, #20]
 801b024:	4b07      	ldr	r3, [pc, #28]	; (801b044 <tcp_input+0x224>)
 801b026:	e7d9      	b.n	801afdc <tcp_input+0x1bc>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801b028:	4b06      	ldr	r3, [pc, #24]	; (801b044 <tcp_input+0x224>)
 801b02a:	2283      	movs	r2, #131	; 0x83
 801b02c:	490d      	ldr	r1, [pc, #52]	; (801b064 <tcp_input+0x244>)
 801b02e:	4807      	ldr	r0, [pc, #28]	; (801b04c <tcp_input+0x22c>)
 801b030:	f007 fb00 	bl	8022634 <iprintf>
 801b034:	e6fb      	b.n	801ae2e <tcp_input+0xe>
 801b036:	bf00      	nop
 801b038:	2002e0b4 	.word	0x2002e0b4
 801b03c:	2001aa3c 	.word	0x2001aa3c
 801b040:	2001aa40 	.word	0x2001aa40
 801b044:	08040658 	.word	0x08040658
 801b048:	08040898 	.word	0x08040898
 801b04c:	08028ef8 	.word	0x08028ef8
 801b050:	2001aa34 	.word	0x2001aa34
 801b054:	2001aa10 	.word	0x2001aa10
 801b058:	2001aa14 	.word	0x2001aa14
 801b05c:	2001aa4a 	.word	0x2001aa4a
 801b060:	2002e1c0 	.word	0x2002e1c0
 801b064:	08040864 	.word	0x08040864
 801b068:	2001f18c 	.word	0x2001f18c
 801b06c:	2001aa48 	.word	0x2001aa48
 801b070:	2001aa44 	.word	0x2001aa44
 801b074:	080408b8 	.word	0x080408b8
    if (pcb->remote_port == tcphdr->src &&
 801b078:	8852      	ldrh	r2, [r2, #2]
 801b07a:	8af1      	ldrh	r1, [r6, #22]
 801b07c:	4291      	cmp	r1, r2
 801b07e:	d1c2      	bne.n	801b006 <tcp_input+0x1e6>
        pcb->local_port == tcphdr->dest &&
 801b080:	6871      	ldr	r1, [r6, #4]
 801b082:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b086:	4291      	cmp	r1, r2
 801b088:	d1bd      	bne.n	801b006 <tcp_input+0x1e6>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801b08a:	6831      	ldr	r1, [r6, #0]
 801b08c:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801b090:	4291      	cmp	r1, r2
 801b092:	d1b8      	bne.n	801b006 <tcp_input+0x1e6>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801b094:	68f3      	ldr	r3, [r6, #12]
 801b096:	42b3      	cmp	r3, r6
 801b098:	d076      	beq.n	801b188 <tcp_input+0x368>
      if (prev != NULL) {
 801b09a:	f1b9 0f00 	cmp.w	r9, #0
 801b09e:	f000 8442 	beq.w	801b926 <tcp_input+0xb06>
        pcb->next = tcp_active_pcbs;
 801b0a2:	4979      	ldr	r1, [pc, #484]	; (801b288 <tcp_input+0x468>)
        prev->next = pcb->next;
 801b0a4:	f8c9 300c 	str.w	r3, [r9, #12]
        pcb->next = tcp_active_pcbs;
 801b0a8:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 801b0aa:	600e      	str	r6, [r1, #0]
 801b0ac:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 801b0ae:	60f2      	str	r2, [r6, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801b0b0:	42b3      	cmp	r3, r6
 801b0b2:	f000 843f 	beq.w	801b934 <tcp_input+0xb14>
    inseg.next = NULL;
 801b0b6:	f8df 8200 	ldr.w	r8, [pc, #512]	; 801b2b8 <tcp_input+0x498>
 801b0ba:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 801b0bc:	683a      	ldr	r2, [r7, #0]
    inseg.len = p->tot_len;
 801b0be:	8921      	ldrh	r1, [r4, #8]
    inseg.tcphdr = tcphdr;
 801b0c0:	f8c8 200c 	str.w	r2, [r8, #12]
    if (flags & TCP_PSH) {
 801b0c4:	4a71      	ldr	r2, [pc, #452]	; (801b28c <tcp_input+0x46c>)
    recv_data = NULL;
 801b0c6:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 801b2bc <tcp_input+0x49c>
    recv_flags = 0;
 801b0ca:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 801b2c0 <tcp_input+0x4a0>
    recv_acked = 0;
 801b0ce:	f8df b1f4 	ldr.w	fp, [pc, #500]	; 801b2c4 <tcp_input+0x4a4>
    if (flags & TCP_PSH) {
 801b0d2:	7812      	ldrb	r2, [r2, #0]
    inseg.next = NULL;
 801b0d4:	f8c8 3000 	str.w	r3, [r8]
    recv_data = NULL;
 801b0d8:	f8c9 3000 	str.w	r3, [r9]
    recv_flags = 0;
 801b0dc:	f88a 3000 	strb.w	r3, [sl]
    recv_acked = 0;
 801b0e0:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 801b0e4:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 801b0e6:	f8c8 4004 	str.w	r4, [r8, #4]
    inseg.len = p->tot_len;
 801b0ea:	f8a8 1008 	strh.w	r1, [r8, #8]
    if (flags & TCP_PSH) {
 801b0ee:	d503      	bpl.n	801b0f8 <tcp_input+0x2d8>
      p->flags |= PBUF_FLAG_PUSH;
 801b0f0:	7b63      	ldrb	r3, [r4, #13]
 801b0f2:	f043 0301 	orr.w	r3, r3, #1
 801b0f6:	7363      	strb	r3, [r4, #13]
    if (pcb->refused_data != NULL) {
 801b0f8:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801b0fa:	b173      	cbz	r3, 801b11a <tcp_input+0x2fa>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801b0fc:	4630      	mov	r0, r6
 801b0fe:	f7fe fe8d 	bl	8019e1c <tcp_process_refused_data>
 801b102:	300d      	adds	r0, #13
 801b104:	f000 8295 	beq.w	801b632 <tcp_input+0x812>
 801b108:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801b10a:	b123      	cbz	r3, 801b116 <tcp_input+0x2f6>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801b10c:	9b05      	ldr	r3, [sp, #20]
 801b10e:	881b      	ldrh	r3, [r3, #0]
 801b110:	2b00      	cmp	r3, #0
 801b112:	f040 828e 	bne.w	801b632 <tcp_input+0x812>
 801b116:	4b5d      	ldr	r3, [pc, #372]	; (801b28c <tcp_input+0x46c>)
 801b118:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 801b11a:	4c5d      	ldr	r4, [pc, #372]	; (801b290 <tcp_input+0x470>)
  if (flags & TCP_RST) {
 801b11c:	0753      	lsls	r3, r2, #29
    tcp_input_pcb = pcb;
 801b11e:	6026      	str	r6, [r4, #0]
  if (flags & TCP_RST) {
 801b120:	f140 8166 	bpl.w	801b3f0 <tcp_input+0x5d0>
    if (pcb->state == SYN_SENT) {
 801b124:	7d31      	ldrb	r1, [r6, #20]
 801b126:	2902      	cmp	r1, #2
 801b128:	f000 8362 	beq.w	801b7f0 <tcp_input+0x9d0>
      if (seqno == pcb->rcv_nxt) {
 801b12c:	4b59      	ldr	r3, [pc, #356]	; (801b294 <tcp_input+0x474>)
 801b12e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801b130:	681b      	ldr	r3, [r3, #0]
 801b132:	429a      	cmp	r2, r3
 801b134:	f000 845f 	beq.w	801b9f6 <tcp_input+0xbd6>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b138:	1a9b      	subs	r3, r3, r2
 801b13a:	d404      	bmi.n	801b146 <tcp_input+0x326>
 801b13c:	8d32      	ldrh	r2, [r6, #40]	; 0x28
 801b13e:	1a9b      	subs	r3, r3, r2
 801b140:	2b00      	cmp	r3, #0
 801b142:	f340 8350 	ble.w	801b7e6 <tcp_input+0x9c6>
      if (recv_flags & TF_RESET) {
 801b146:	f89a 3000 	ldrb.w	r3, [sl]
 801b14a:	0719      	lsls	r1, r3, #28
 801b14c:	f140 827c 	bpl.w	801b648 <tcp_input+0x828>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801b150:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 801b154:	b11b      	cbz	r3, 801b15e <tcp_input+0x33e>
 801b156:	f06f 010d 	mvn.w	r1, #13
 801b15a:	6930      	ldr	r0, [r6, #16]
 801b15c:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801b15e:	484a      	ldr	r0, [pc, #296]	; (801b288 <tcp_input+0x468>)
 801b160:	4631      	mov	r1, r6
 801b162:	f7fe fb03 	bl	801976c <tcp_pcb_remove>
        tcp_free(pcb);
 801b166:	4630      	mov	r0, r6
 801b168:	f7fd fe10 	bl	8018d8c <tcp_free>
    tcp_input_pcb = NULL;
 801b16c:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 801b16e:	f8d8 0004 	ldr.w	r0, [r8, #4]
    tcp_input_pcb = NULL;
 801b172:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 801b174:	f8c9 5000 	str.w	r5, [r9]
    if (inseg.p != NULL) {
 801b178:	b118      	cbz	r0, 801b182 <tcp_input+0x362>
      pbuf_free(inseg.p);
 801b17a:	f7fd f943 	bl	8018404 <pbuf_free>
      inseg.p = NULL;
 801b17e:	f8c8 5004 	str.w	r5, [r8, #4]
}
 801b182:	b007      	add	sp, #28
 801b184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801b188:	4b43      	ldr	r3, [pc, #268]	; (801b298 <tcp_input+0x478>)
 801b18a:	f240 120d 	movw	r2, #269	; 0x10d
 801b18e:	4943      	ldr	r1, [pc, #268]	; (801b29c <tcp_input+0x47c>)
 801b190:	4843      	ldr	r0, [pc, #268]	; (801b2a0 <tcp_input+0x480>)
 801b192:	f007 fa4f 	bl	8022634 <iprintf>
 801b196:	68f3      	ldr	r3, [r6, #12]
 801b198:	e77f      	b.n	801b09a <tcp_input+0x27a>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801b19a:	22fd      	movs	r2, #253	; 0xfd
 801b19c:	4941      	ldr	r1, [pc, #260]	; (801b2a4 <tcp_input+0x484>)
 801b19e:	4650      	mov	r0, sl
 801b1a0:	f007 fa48 	bl	8022634 <iprintf>
 801b1a4:	4b3c      	ldr	r3, [pc, #240]	; (801b298 <tcp_input+0x478>)
 801b1a6:	e71f      	b.n	801afe8 <tcp_input+0x1c8>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801b1a8:	22fc      	movs	r2, #252	; 0xfc
 801b1aa:	493f      	ldr	r1, [pc, #252]	; (801b2a8 <tcp_input+0x488>)
 801b1ac:	4650      	mov	r0, sl
 801b1ae:	f007 fa41 	bl	8022634 <iprintf>
 801b1b2:	7d32      	ldrb	r2, [r6, #20]
 801b1b4:	4b38      	ldr	r3, [pc, #224]	; (801b298 <tcp_input+0x478>)
 801b1b6:	e714      	b.n	801afe2 <tcp_input+0x1c2>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801b1b8:	4b3c      	ldr	r3, [pc, #240]	; (801b2ac <tcp_input+0x48c>)
 801b1ba:	681e      	ldr	r6, [r3, #0]
 801b1bc:	2e00      	cmp	r6, #0
 801b1be:	d052      	beq.n	801b266 <tcp_input+0x446>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801b1c0:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 801b298 <tcp_input+0x478>
 801b1c4:	f8df a100 	ldr.w	sl, [pc, #256]	; 801b2c8 <tcp_input+0x4a8>
 801b1c8:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 801b2a0 <tcp_input+0x480>
 801b1cc:	e002      	b.n	801b1d4 <tcp_input+0x3b4>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801b1ce:	68f6      	ldr	r6, [r6, #12]
 801b1d0:	2e00      	cmp	r6, #0
 801b1d2:	d048      	beq.n	801b266 <tcp_input+0x446>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801b1d4:	7d30      	ldrb	r0, [r6, #20]
 801b1d6:	465b      	mov	r3, fp
 801b1d8:	f240 121f 	movw	r2, #287	; 0x11f
 801b1dc:	4651      	mov	r1, sl
 801b1de:	280a      	cmp	r0, #10
 801b1e0:	4648      	mov	r0, r9
 801b1e2:	d001      	beq.n	801b1e8 <tcp_input+0x3c8>
 801b1e4:	f007 fa26 	bl	8022634 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b1e8:	7a32      	ldrb	r2, [r6, #8]
 801b1ea:	b13a      	cbz	r2, 801b1fc <tcp_input+0x3dc>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b1ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b1f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b1f4:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b1f6:	b2db      	uxtb	r3, r3
 801b1f8:	429a      	cmp	r2, r3
 801b1fa:	d1e8      	bne.n	801b1ce <tcp_input+0x3ae>
      if (pcb->remote_port == tcphdr->src &&
 801b1fc:	683b      	ldr	r3, [r7, #0]
 801b1fe:	8b31      	ldrh	r1, [r6, #24]
 801b200:	881a      	ldrh	r2, [r3, #0]
 801b202:	4291      	cmp	r1, r2
 801b204:	d1e3      	bne.n	801b1ce <tcp_input+0x3ae>
          pcb->local_port == tcphdr->dest &&
 801b206:	885a      	ldrh	r2, [r3, #2]
      if (pcb->remote_port == tcphdr->src &&
 801b208:	8af3      	ldrh	r3, [r6, #22]
 801b20a:	4293      	cmp	r3, r2
 801b20c:	d1df      	bne.n	801b1ce <tcp_input+0x3ae>
          pcb->local_port == tcphdr->dest &&
 801b20e:	6870      	ldr	r0, [r6, #4]
 801b210:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b214:	4290      	cmp	r0, r2
 801b216:	d1da      	bne.n	801b1ce <tcp_input+0x3ae>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801b218:	6830      	ldr	r0, [r6, #0]
 801b21a:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801b21e:	4290      	cmp	r0, r2
 801b220:	d1d5      	bne.n	801b1ce <tcp_input+0x3ae>
  if (flags & TCP_RST) {
 801b222:	4a1a      	ldr	r2, [pc, #104]	; (801b28c <tcp_input+0x46c>)
 801b224:	7812      	ldrb	r2, [r2, #0]
 801b226:	0750      	lsls	r0, r2, #29
 801b228:	d411      	bmi.n	801b24e <tcp_input+0x42e>
  if (flags & TCP_SYN) {
 801b22a:	0797      	lsls	r7, r2, #30
 801b22c:	f140 838e 	bpl.w	801b94c <tcp_input+0xb2c>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801b230:	4a18      	ldr	r2, [pc, #96]	; (801b294 <tcp_input+0x474>)
 801b232:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801b234:	6812      	ldr	r2, [r2, #0]
 801b236:	1a10      	subs	r0, r2, r0
 801b238:	d404      	bmi.n	801b244 <tcp_input+0x424>
 801b23a:	8d35      	ldrh	r5, [r6, #40]	; 0x28
 801b23c:	1b40      	subs	r0, r0, r5
 801b23e:	2800      	cmp	r0, #0
 801b240:	f340 83e4 	ble.w	801ba0c <tcp_input+0xbec>
  if ((tcplen > 0)) {
 801b244:	9b05      	ldr	r3, [sp, #20]
 801b246:	881b      	ldrh	r3, [r3, #0]
 801b248:	2b00      	cmp	r3, #0
 801b24a:	f040 83e6 	bne.w	801ba1a <tcp_input+0xbfa>
        pbuf_free(p);
 801b24e:	4620      	mov	r0, r4
 801b250:	e605      	b.n	801ae5e <tcp_input+0x3e>
  tcplen = p->tot_len;
 801b252:	4a17      	ldr	r2, [pc, #92]	; (801b2b0 <tcp_input+0x490>)
 801b254:	9205      	str	r2, [sp, #20]
 801b256:	8013      	strh	r3, [r2, #0]
 801b258:	e6b3      	b.n	801afc2 <tcp_input+0x1a2>
    tcphdr_opt1len = tcphdr_optlen;
 801b25a:	4a16      	ldr	r2, [pc, #88]	; (801b2b4 <tcp_input+0x494>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801b25c:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 801b25e:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801b260:	f7fd f894 	bl	801838c <pbuf_remove_header>
 801b264:	e676      	b.n	801af54 <tcp_input+0x134>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801b266:	f8df a064 	ldr.w	sl, [pc, #100]	; 801b2cc <tcp_input+0x4ac>
 801b26a:	f8da e000 	ldr.w	lr, [sl]
 801b26e:	f1be 0f00 	cmp.w	lr, #0
 801b272:	f000 8239 	beq.w	801b6e8 <tcp_input+0x8c8>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b276:	f8d8 0004 	ldr.w	r0, [r8, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801b27a:	4676      	mov	r6, lr
      if (lpcb->local_port == tcphdr->dest) {
 801b27c:	6839      	ldr	r1, [r7, #0]
    prev = NULL;
 801b27e:	2200      	movs	r2, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801b280:	f8d8 c014 	ldr.w	ip, [r8, #20]
 801b284:	4681      	mov	r9, r0
 801b286:	e029      	b.n	801b2dc <tcp_input+0x4bc>
 801b288:	2002e1c0 	.word	0x2002e1c0
 801b28c:	2001aa14 	.word	0x2001aa14
 801b290:	2002e1d4 	.word	0x2002e1d4
 801b294:	2001aa34 	.word	0x2001aa34
 801b298:	08040658 	.word	0x08040658
 801b29c:	08040934 	.word	0x08040934
 801b2a0:	08028ef8 	.word	0x08028ef8
 801b2a4:	0804090c 	.word	0x0804090c
 801b2a8:	080408e0 	.word	0x080408e0
 801b2ac:	2002e1d0 	.word	0x2002e1d0
 801b2b0:	2001aa4a 	.word	0x2001aa4a
 801b2b4:	2001aa40 	.word	0x2001aa40
 801b2b8:	2001aa18 	.word	0x2001aa18
 801b2bc:	2001aa2c 	.word	0x2001aa2c
 801b2c0:	2001aa30 	.word	0x2001aa30
 801b2c4:	2001aa28 	.word	0x2001aa28
 801b2c8:	0804098c 	.word	0x0804098c
 801b2cc:	2002e1c8 	.word	0x2002e1c8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801b2d0:	68f3      	ldr	r3, [r6, #12]
 801b2d2:	4632      	mov	r2, r6
 801b2d4:	461e      	mov	r6, r3
 801b2d6:	2b00      	cmp	r3, #0
 801b2d8:	f000 8207 	beq.w	801b6ea <tcp_input+0x8ca>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801b2dc:	7a30      	ldrb	r0, [r6, #8]
 801b2de:	b128      	cbz	r0, 801b2ec <tcp_input+0x4cc>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b2e0:	f899 3038 	ldrb.w	r3, [r9, #56]	; 0x38
 801b2e4:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801b2e6:	b2db      	uxtb	r3, r3
 801b2e8:	4298      	cmp	r0, r3
 801b2ea:	d1f1      	bne.n	801b2d0 <tcp_input+0x4b0>
      if (lpcb->local_port == tcphdr->dest) {
 801b2ec:	884b      	ldrh	r3, [r1, #2]
 801b2ee:	8af0      	ldrh	r0, [r6, #22]
 801b2f0:	4298      	cmp	r0, r3
 801b2f2:	d1ed      	bne.n	801b2d0 <tcp_input+0x4b0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801b2f4:	6830      	ldr	r0, [r6, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801b2f6:	b108      	cbz	r0, 801b2fc <tcp_input+0x4dc>
 801b2f8:	4560      	cmp	r0, ip
 801b2fa:	d1e9      	bne.n	801b2d0 <tcp_input+0x4b0>
      if (prev != NULL) {
 801b2fc:	2a00      	cmp	r2, #0
 801b2fe:	f000 828c 	beq.w	801b81a <tcp_input+0x9fa>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801b302:	68f0      	ldr	r0, [r6, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801b304:	f8ca 6000 	str.w	r6, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801b308:	60d0      	str	r0, [r2, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801b30a:	f8c6 e00c 	str.w	lr, [r6, #12]
  if (flags & TCP_RST) {
 801b30e:	4aab      	ldr	r2, [pc, #684]	; (801b5bc <tcp_input+0x79c>)
 801b310:	7812      	ldrb	r2, [r2, #0]
 801b312:	0750      	lsls	r0, r2, #29
 801b314:	d49b      	bmi.n	801b24e <tcp_input+0x42e>
  if (flags & TCP_ACK) {
 801b316:	f012 0910 	ands.w	r9, r2, #16
 801b31a:	f040 8284 	bne.w	801b826 <tcp_input+0xa06>
  } else if (flags & TCP_SYN) {
 801b31e:	0792      	lsls	r2, r2, #30
 801b320:	d595      	bpl.n	801b24e <tcp_input+0x42e>
    npcb = tcp_alloc(pcb->prio);
 801b322:	7d70      	ldrb	r0, [r6, #21]
 801b324:	f7fe fb9a 	bl	8019a5c <tcp_alloc>
    if (npcb == NULL) {
 801b328:	4682      	mov	sl, r0
 801b32a:	2800      	cmp	r0, #0
 801b32c:	f000 82ea 	beq.w	801b904 <tcp_input+0xae4>
    npcb->remote_port = tcphdr->src;
 801b330:	683d      	ldr	r5, [r7, #0]
    npcb->state = SYN_RCVD;
 801b332:	f04f 0c03 	mov.w	ip, #3
    npcb->rcv_nxt = seqno + 1;
 801b336:	4ba2      	ldr	r3, [pc, #648]	; (801b5c0 <tcp_input+0x7a0>)
    npcb->remote_port = tcphdr->src;
 801b338:	782a      	ldrb	r2, [r5, #0]
 801b33a:	786d      	ldrb	r5, [r5, #1]
    npcb->rcv_nxt = seqno + 1;
 801b33c:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 801b33e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    npcb->local_port = pcb->local_port;
 801b342:	8af5      	ldrh	r5, [r6, #22]
    npcb->rcv_nxt = seqno + 1;
 801b344:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 801b346:	8302      	strh	r2, [r0, #24]
    npcb->rcv_nxt = seqno + 1;
 801b348:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801b34a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801b34c:	e9d8 1204 	ldrd	r1, r2, [r8, #16]
    npcb->state = SYN_RCVD;
 801b350:	f880 c014 	strb.w	ip, [r0, #20]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801b354:	6041      	str	r1, [r0, #4]
    npcb->local_port = pcb->local_port;
 801b356:	82c5      	strh	r5, [r0, #22]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801b358:	1d05      	adds	r5, r0, #4
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801b35a:	6002      	str	r2, [r0, #0]
    iss = tcp_next_iss(npcb);
 801b35c:	f7fe fdfc 	bl	8019f58 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801b360:	4b97      	ldr	r3, [pc, #604]	; (801b5c0 <tcp_input+0x7a0>)
    TCP_REG_ACTIVE(npcb);
 801b362:	4998      	ldr	r1, [pc, #608]	; (801b5c4 <tcp_input+0x7a4>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801b364:	681a      	ldr	r2, [r3, #0]
    npcb->callback_arg = pcb->callback_arg;
 801b366:	6933      	ldr	r3, [r6, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801b368:	3a01      	subs	r2, #1
    npcb->listener = pcb;
 801b36a:	f8ca 607c 	str.w	r6, [sl, #124]	; 0x7c
    npcb->snd_wl2 = iss;
 801b36e:	f8ca 0058 	str.w	r0, [sl, #88]	; 0x58
    npcb->snd_nxt = iss;
 801b372:	f8ca 0050 	str.w	r0, [sl, #80]	; 0x50
    npcb->lastack = iss;
 801b376:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
    npcb->snd_lbb = iss;
 801b37a:	f8ca 005c 	str.w	r0, [sl, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801b37e:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801b382:	f8ca 3010 	str.w	r3, [sl, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801b386:	7a73      	ldrb	r3, [r6, #9]
    TCP_REG_ACTIVE(npcb);
 801b388:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801b38a:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 801b38e:	f8c1 a000 	str.w	sl, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801b392:	f88a 3009 	strb.w	r3, [sl, #9]
    npcb->netif_idx = pcb->netif_idx;
 801b396:	7a33      	ldrb	r3, [r6, #8]
    TCP_REG_ACTIVE(npcb);
 801b398:	f8ca 200c 	str.w	r2, [sl, #12]
    npcb->netif_idx = pcb->netif_idx;
 801b39c:	f88a 3008 	strb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 801b3a0:	f001 feec 	bl	801d17c <tcp_timer_needed>
 801b3a4:	2201      	movs	r2, #1
 801b3a6:	4b88      	ldr	r3, [pc, #544]	; (801b5c8 <tcp_input+0x7a8>)
    tcp_parseopt(npcb);
 801b3a8:	4650      	mov	r0, sl
    TCP_REG_ACTIVE(npcb);
 801b3aa:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801b3ac:	f7fe feea 	bl	801a184 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801b3b0:	683b      	ldr	r3, [r7, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801b3b2:	4628      	mov	r0, r5
 801b3b4:	9505      	str	r5, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 801b3b6:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801b3b8:	f8ba 6032 	ldrh.w	r6, [sl, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801b3bc:	f8aa 3060 	strh.w	r3, [sl, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801b3c0:	f8aa 3062 	strh.w	r3, [sl, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801b3c4:	f004 fce4 	bl	801fd90 <ip4_route>
 801b3c8:	9a05      	ldr	r2, [sp, #20]
 801b3ca:	4601      	mov	r1, r0
 801b3cc:	4630      	mov	r0, r6
 801b3ce:	f7fe fddf 	bl	8019f90 <tcp_eff_send_mss_netif>
 801b3d2:	4603      	mov	r3, r0
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801b3d4:	2112      	movs	r1, #18
 801b3d6:	4650      	mov	r0, sl
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801b3d8:	f8aa 3032 	strh.w	r3, [sl, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801b3dc:	f001 f974 	bl	801c6c8 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 801b3e0:	2800      	cmp	r0, #0
 801b3e2:	f040 82ba 	bne.w	801b95a <tcp_input+0xb3a>
    tcp_output(npcb);
 801b3e6:	4650      	mov	r0, sl
 801b3e8:	f001 fb94 	bl	801cb14 <tcp_output>
        pbuf_free(p);
 801b3ec:	4620      	mov	r0, r4
 801b3ee:	e536      	b.n	801ae5e <tcp_input+0x3e>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801b3f0:	0795      	lsls	r5, r2, #30
 801b3f2:	d504      	bpl.n	801b3fe <tcp_input+0x5de>
 801b3f4:	7d33      	ldrb	r3, [r6, #20]
 801b3f6:	3b02      	subs	r3, #2
 801b3f8:	2b01      	cmp	r3, #1
 801b3fa:	f200 81f4 	bhi.w	801b7e6 <tcp_input+0x9c6>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801b3fe:	8b73      	ldrh	r3, [r6, #26]
 801b400:	06d8      	lsls	r0, r3, #27
 801b402:	d402      	bmi.n	801b40a <tcp_input+0x5ea>
    pcb->tmr = tcp_ticks;
 801b404:	4b71      	ldr	r3, [pc, #452]	; (801b5cc <tcp_input+0x7ac>)
 801b406:	681b      	ldr	r3, [r3, #0]
 801b408:	6233      	str	r3, [r6, #32]
  pcb->persist_probe = 0;
 801b40a:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 801b40c:	4630      	mov	r0, r6
  pcb->persist_probe = 0;
 801b40e:	f8a6 309a 	strh.w	r3, [r6, #154]	; 0x9a
  tcp_parseopt(pcb);
 801b412:	f7fe feb7 	bl	801a184 <tcp_parseopt>
  switch (pcb->state) {
 801b416:	7d33      	ldrb	r3, [r6, #20]
 801b418:	3b02      	subs	r3, #2
 801b41a:	2b07      	cmp	r3, #7
 801b41c:	f63f ae93 	bhi.w	801b146 <tcp_input+0x326>
 801b420:	e8df f003 	tbb	[pc, r3]
 801b424:	8b0413a4 	.word	0x8b0413a4
 801b428:	344d0470 	.word	0x344d0470
      tcp_receive(pcb);
 801b42c:	4630      	mov	r0, r6
 801b42e:	f7ff f847 	bl	801a4c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801b432:	f89a 3000 	ldrb.w	r3, [sl]
 801b436:	0699      	lsls	r1, r3, #26
 801b438:	f57f ae85 	bpl.w	801b146 <tcp_input+0x326>
        tcp_ack_now(pcb);
 801b43c:	8b73      	ldrh	r3, [r6, #26]
        pcb->state = CLOSE_WAIT;
 801b43e:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 801b440:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 801b444:	7532      	strb	r2, [r6, #20]
        tcp_ack_now(pcb);
 801b446:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801b448:	e67d      	b.n	801b146 <tcp_input+0x326>
      if (flags & TCP_ACK) {
 801b44a:	4b5c      	ldr	r3, [pc, #368]	; (801b5bc <tcp_input+0x79c>)
 801b44c:	781b      	ldrb	r3, [r3, #0]
 801b44e:	06da      	lsls	r2, r3, #27
 801b450:	f140 8228 	bpl.w	801b8a4 <tcp_input+0xa84>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b454:	6c73      	ldr	r3, [r6, #68]	; 0x44
 801b456:	4a5e      	ldr	r2, [pc, #376]	; (801b5d0 <tcp_input+0x7b0>)
 801b458:	43db      	mvns	r3, r3
 801b45a:	6811      	ldr	r1, [r2, #0]
 801b45c:	42cb      	cmn	r3, r1
 801b45e:	d404      	bmi.n	801b46a <tcp_input+0x64a>
 801b460:	6d33      	ldr	r3, [r6, #80]	; 0x50
 801b462:	1acb      	subs	r3, r1, r3
 801b464:	2b00      	cmp	r3, #0
 801b466:	f340 8287 	ble.w	801b978 <tcp_input+0xb58>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b46a:	9a05      	ldr	r2, [sp, #20]
 801b46c:	4630      	mov	r0, r6
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801b46e:	683b      	ldr	r3, [r7, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b470:	8815      	ldrh	r5, [r2, #0]
 801b472:	4a53      	ldr	r2, [pc, #332]	; (801b5c0 <tcp_input+0x7a0>)
 801b474:	881f      	ldrh	r7, [r3, #0]
 801b476:	6812      	ldr	r2, [r2, #0]
 801b478:	9702      	str	r7, [sp, #8]
 801b47a:	442a      	add	r2, r5
 801b47c:	885b      	ldrh	r3, [r3, #2]
 801b47e:	4d55      	ldr	r5, [pc, #340]	; (801b5d4 <tcp_input+0x7b4>)
 801b480:	e9cd 5300 	strd	r5, r3, [sp]
 801b484:	1d2b      	adds	r3, r5, #4
 801b486:	f001 fac5 	bl	801ca14 <tcp_rst>
    if (err != ERR_ABRT) {
 801b48a:	e65c      	b.n	801b146 <tcp_input+0x326>
      tcp_receive(pcb);
 801b48c:	4630      	mov	r0, r6
 801b48e:	f7ff f817 	bl	801a4c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801b492:	4b4a      	ldr	r3, [pc, #296]	; (801b5bc <tcp_input+0x79c>)
 801b494:	781b      	ldrb	r3, [r3, #0]
 801b496:	06d8      	lsls	r0, r3, #27
 801b498:	f57f ae55 	bpl.w	801b146 <tcp_input+0x326>
 801b49c:	4b4c      	ldr	r3, [pc, #304]	; (801b5d0 <tcp_input+0x7b0>)
 801b49e:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	429a      	cmp	r2, r3
 801b4a4:	f47f ae4f 	bne.w	801b146 <tcp_input+0x326>
 801b4a8:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801b4aa:	2b00      	cmp	r3, #0
 801b4ac:	f47f ae4b 	bne.w	801b146 <tcp_input+0x326>
        recv_flags |= TF_CLOSED;
 801b4b0:	f89a 3000 	ldrb.w	r3, [sl]
 801b4b4:	f043 0310 	orr.w	r3, r3, #16
 801b4b8:	f88a 3000 	strb.w	r3, [sl]
    if (err != ERR_ABRT) {
 801b4bc:	e643      	b.n	801b146 <tcp_input+0x326>
      tcp_receive(pcb);
 801b4be:	4630      	mov	r0, r6
 801b4c0:	f7fe fffe 	bl	801a4c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801b4c4:	4b3d      	ldr	r3, [pc, #244]	; (801b5bc <tcp_input+0x79c>)
 801b4c6:	781b      	ldrb	r3, [r3, #0]
 801b4c8:	06dd      	lsls	r5, r3, #27
 801b4ca:	f57f ae3c 	bpl.w	801b146 <tcp_input+0x326>
 801b4ce:	4b40      	ldr	r3, [pc, #256]	; (801b5d0 <tcp_input+0x7b0>)
 801b4d0:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801b4d2:	681b      	ldr	r3, [r3, #0]
 801b4d4:	429a      	cmp	r2, r3
 801b4d6:	f47f ae36 	bne.w	801b146 <tcp_input+0x326>
 801b4da:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801b4dc:	2b00      	cmp	r3, #0
 801b4de:	f47f ae32 	bne.w	801b146 <tcp_input+0x326>
        tcp_pcb_purge(pcb);
 801b4e2:	4630      	mov	r0, r6
 801b4e4:	f7fd fe8a 	bl	80191fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801b4e8:	4b36      	ldr	r3, [pc, #216]	; (801b5c4 <tcp_input+0x7a4>)
 801b4ea:	681b      	ldr	r3, [r3, #0]
 801b4ec:	42b3      	cmp	r3, r6
 801b4ee:	f000 8082 	beq.w	801b5f6 <tcp_input+0x7d6>
 801b4f2:	2b00      	cmp	r3, #0
 801b4f4:	f000 8082 	beq.w	801b5fc <tcp_input+0x7dc>
 801b4f8:	68da      	ldr	r2, [r3, #12]
 801b4fa:	42b2      	cmp	r2, r6
 801b4fc:	f000 8223 	beq.w	801b946 <tcp_input+0xb26>
 801b500:	4613      	mov	r3, r2
 801b502:	e7f6      	b.n	801b4f2 <tcp_input+0x6d2>
      tcp_receive(pcb);
 801b504:	4630      	mov	r0, r6
 801b506:	f7fe ffdb 	bl	801a4c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801b50a:	f89a 3000 	ldrb.w	r3, [sl]
 801b50e:	069f      	lsls	r7, r3, #26
 801b510:	f57f ae19 	bpl.w	801b146 <tcp_input+0x326>
        tcp_ack_now(pcb);
 801b514:	8b73      	ldrh	r3, [r6, #26]
        tcp_pcb_purge(pcb);
 801b516:	4630      	mov	r0, r6
        tcp_ack_now(pcb);
 801b518:	f043 0302 	orr.w	r3, r3, #2
 801b51c:	8373      	strh	r3, [r6, #26]
        tcp_pcb_purge(pcb);
 801b51e:	f7fd fe6d 	bl	80191fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801b522:	4b28      	ldr	r3, [pc, #160]	; (801b5c4 <tcp_input+0x7a4>)
 801b524:	681b      	ldr	r3, [r3, #0]
 801b526:	42b3      	cmp	r3, r6
 801b528:	d065      	beq.n	801b5f6 <tcp_input+0x7d6>
 801b52a:	2b00      	cmp	r3, #0
 801b52c:	d066      	beq.n	801b5fc <tcp_input+0x7dc>
 801b52e:	68da      	ldr	r2, [r3, #12]
 801b530:	42b2      	cmp	r2, r6
 801b532:	f000 8208 	beq.w	801b946 <tcp_input+0xb26>
 801b536:	4613      	mov	r3, r2
 801b538:	e7f7      	b.n	801b52a <tcp_input+0x70a>
      tcp_receive(pcb);
 801b53a:	4630      	mov	r0, r6
 801b53c:	f7fe ffc0 	bl	801a4c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801b540:	f89a 3000 	ldrb.w	r3, [sl]
 801b544:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b548:	4b1c      	ldr	r3, [pc, #112]	; (801b5bc <tcp_input+0x79c>)
 801b54a:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 801b54c:	f000 819a 	beq.w	801b884 <tcp_input+0xa64>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b550:	06da      	lsls	r2, r3, #27
 801b552:	d504      	bpl.n	801b55e <tcp_input+0x73e>
 801b554:	4b1e      	ldr	r3, [pc, #120]	; (801b5d0 <tcp_input+0x7b0>)
 801b556:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801b558:	681b      	ldr	r3, [r3, #0]
 801b55a:	429a      	cmp	r2, r3
 801b55c:	d03c      	beq.n	801b5d8 <tcp_input+0x7b8>
          tcp_ack_now(pcb);
 801b55e:	8b73      	ldrh	r3, [r6, #26]
          pcb->state = CLOSING;
 801b560:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 801b562:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 801b566:	7532      	strb	r2, [r6, #20]
          tcp_ack_now(pcb);
 801b568:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801b56a:	e5ec      	b.n	801b146 <tcp_input+0x326>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801b56c:	4b13      	ldr	r3, [pc, #76]	; (801b5bc <tcp_input+0x79c>)
 801b56e:	781b      	ldrb	r3, [r3, #0]
 801b570:	f003 0212 	and.w	r2, r3, #18
 801b574:	2a12      	cmp	r2, #18
 801b576:	f000 80dd 	beq.w	801b734 <tcp_input+0x914>
      else if (flags & TCP_ACK) {
 801b57a:	06d9      	lsls	r1, r3, #27
 801b57c:	f57f ade3 	bpl.w	801b146 <tcp_input+0x326>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b580:	9a05      	ldr	r2, [sp, #20]
 801b582:	4630      	mov	r0, r6
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801b584:	683b      	ldr	r3, [r7, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b586:	8811      	ldrh	r1, [r2, #0]
 801b588:	4a0d      	ldr	r2, [pc, #52]	; (801b5c0 <tcp_input+0x7a0>)
 801b58a:	881d      	ldrh	r5, [r3, #0]
 801b58c:	6812      	ldr	r2, [r2, #0]
 801b58e:	9502      	str	r5, [sp, #8]
 801b590:	440a      	add	r2, r1
 801b592:	885b      	ldrh	r3, [r3, #2]
 801b594:	490e      	ldr	r1, [pc, #56]	; (801b5d0 <tcp_input+0x7b0>)
 801b596:	6809      	ldr	r1, [r1, #0]
 801b598:	9301      	str	r3, [sp, #4]
 801b59a:	4b0e      	ldr	r3, [pc, #56]	; (801b5d4 <tcp_input+0x7b4>)
 801b59c:	9300      	str	r3, [sp, #0]
 801b59e:	3304      	adds	r3, #4
 801b5a0:	f001 fa38 	bl	801ca14 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801b5a4:	f896 3042 	ldrb.w	r3, [r6, #66]	; 0x42
 801b5a8:	2b05      	cmp	r3, #5
 801b5aa:	f63f adcc 	bhi.w	801b146 <tcp_input+0x326>
          pcb->rtime = 0;
 801b5ae:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 801b5b0:	4630      	mov	r0, r6
          pcb->rtime = 0;
 801b5b2:	8633      	strh	r3, [r6, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801b5b4:	f001 fcca 	bl	801cf4c <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 801b5b8:	e5c5      	b.n	801b146 <tcp_input+0x326>
 801b5ba:	bf00      	nop
 801b5bc:	2001aa14 	.word	0x2001aa14
 801b5c0:	2001aa34 	.word	0x2001aa34
 801b5c4:	2002e1c0 	.word	0x2002e1c0
 801b5c8:	2002e1bc 	.word	0x2002e1bc
 801b5cc:	2002e1c4 	.word	0x2002e1c4
 801b5d0:	2001aa10 	.word	0x2001aa10
 801b5d4:	2001f19c 	.word	0x2001f19c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b5d8:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801b5da:	2b00      	cmp	r3, #0
 801b5dc:	d1bf      	bne.n	801b55e <tcp_input+0x73e>
          tcp_ack_now(pcb);
 801b5de:	8b73      	ldrh	r3, [r6, #26]
          tcp_pcb_purge(pcb);
 801b5e0:	4630      	mov	r0, r6
          tcp_ack_now(pcb);
 801b5e2:	f043 0302 	orr.w	r3, r3, #2
 801b5e6:	8373      	strh	r3, [r6, #26]
          tcp_pcb_purge(pcb);
 801b5e8:	f7fd fe08 	bl	80191fc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801b5ec:	4bb4      	ldr	r3, [pc, #720]	; (801b8c0 <tcp_input+0xaa0>)
 801b5ee:	681b      	ldr	r3, [r3, #0]
 801b5f0:	42b3      	cmp	r3, r6
 801b5f2:	f040 81b9 	bne.w	801b968 <tcp_input+0xb48>
        TCP_RMV_ACTIVE(pcb);
 801b5f6:	68f3      	ldr	r3, [r6, #12]
 801b5f8:	4ab1      	ldr	r2, [pc, #708]	; (801b8c0 <tcp_input+0xaa0>)
 801b5fa:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b5fc:	4bb1      	ldr	r3, [pc, #708]	; (801b8c4 <tcp_input+0xaa4>)
        pcb->state = TIME_WAIT;
 801b5fe:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 801b600:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b602:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801b604:	7530      	strb	r0, [r6, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b606:	60f2      	str	r2, [r6, #12]
        TCP_RMV_ACTIVE(pcb);
 801b608:	4aaf      	ldr	r2, [pc, #700]	; (801b8c8 <tcp_input+0xaa8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b60a:	601e      	str	r6, [r3, #0]
        TCP_RMV_ACTIVE(pcb);
 801b60c:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b60e:	f001 fdb5 	bl	801d17c <tcp_timer_needed>
    if (err != ERR_ABRT) {
 801b612:	e598      	b.n	801b146 <tcp_input+0x326>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801b614:	4bad      	ldr	r3, [pc, #692]	; (801b8cc <tcp_input+0xaac>)
 801b616:	22c2      	movs	r2, #194	; 0xc2
 801b618:	49ad      	ldr	r1, [pc, #692]	; (801b8d0 <tcp_input+0xab0>)
 801b61a:	48ae      	ldr	r0, [pc, #696]	; (801b8d4 <tcp_input+0xab4>)
 801b61c:	f007 f80a 	bl	8022634 <iprintf>
 801b620:	e469      	b.n	801aef6 <tcp_input+0xd6>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801b622:	4baa      	ldr	r3, [pc, #680]	; (801b8cc <tcp_input+0xaac>)
 801b624:	22df      	movs	r2, #223	; 0xdf
 801b626:	49ac      	ldr	r1, [pc, #688]	; (801b8d8 <tcp_input+0xab8>)
 801b628:	48aa      	ldr	r0, [pc, #680]	; (801b8d4 <tcp_input+0xab4>)
 801b62a:	f007 f803 	bl	8022634 <iprintf>
 801b62e:	8923      	ldrh	r3, [r4, #8]
 801b630:	e486      	b.n	801af40 <tcp_input+0x120>
        if (pcb->rcv_ann_wnd == 0) {
 801b632:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
 801b634:	2b00      	cmp	r3, #0
 801b636:	f000 80ec 	beq.w	801b812 <tcp_input+0x9f2>
        TCP_STATS_INC(tcp.drop);
 801b63a:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
 801b63e:	4ca7      	ldr	r4, [pc, #668]	; (801b8dc <tcp_input+0xabc>)
 801b640:	3301      	adds	r3, #1
 801b642:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
        goto aborted;
 801b646:	e591      	b.n	801b16c <tcp_input+0x34c>
        if (recv_acked > 0) {
 801b648:	f8bb 2000 	ldrh.w	r2, [fp]
 801b64c:	b15a      	cbz	r2, 801b666 <tcp_input+0x846>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801b64e:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 801b652:	b12b      	cbz	r3, 801b660 <tcp_input+0x840>
 801b654:	4631      	mov	r1, r6
 801b656:	6930      	ldr	r0, [r6, #16]
 801b658:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801b65a:	300d      	adds	r0, #13
 801b65c:	f43f ad86 	beq.w	801b16c <tcp_input+0x34c>
          recv_acked = 0;
 801b660:	2300      	movs	r3, #0
 801b662:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 801b666:	4630      	mov	r0, r6
 801b668:	f7fe fe8e 	bl	801a388 <tcp_input_delayed_close>
 801b66c:	2800      	cmp	r0, #0
 801b66e:	f47f ad7d 	bne.w	801b16c <tcp_input+0x34c>
        if (recv_data != NULL) {
 801b672:	f8d9 3000 	ldr.w	r3, [r9]
 801b676:	b1fb      	cbz	r3, 801b6b8 <tcp_input+0x898>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801b678:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801b67a:	b133      	cbz	r3, 801b68a <tcp_input+0x86a>
 801b67c:	4b93      	ldr	r3, [pc, #588]	; (801b8cc <tcp_input+0xaac>)
 801b67e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801b682:	4997      	ldr	r1, [pc, #604]	; (801b8e0 <tcp_input+0xac0>)
 801b684:	4893      	ldr	r0, [pc, #588]	; (801b8d4 <tcp_input+0xab4>)
 801b686:	f006 ffd5 	bl	8022634 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801b68a:	8b73      	ldrh	r3, [r6, #26]
 801b68c:	f013 0310 	ands.w	r3, r3, #16
 801b690:	f040 80f0 	bne.w	801b874 <tcp_input+0xa54>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801b694:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
 801b698:	2d00      	cmp	r5, #0
 801b69a:	f000 812b 	beq.w	801b8f4 <tcp_input+0xad4>
 801b69e:	f8d9 2000 	ldr.w	r2, [r9]
 801b6a2:	4631      	mov	r1, r6
 801b6a4:	6930      	ldr	r0, [r6, #16]
 801b6a6:	47a8      	blx	r5
          if (err == ERR_ABRT) {
 801b6a8:	f110 0f0d 	cmn.w	r0, #13
 801b6ac:	f43f ad5e 	beq.w	801b16c <tcp_input+0x34c>
          if (err != ERR_OK) {
 801b6b0:	b110      	cbz	r0, 801b6b8 <tcp_input+0x898>
            pcb->refused_data = recv_data;
 801b6b2:	f8d9 3000 	ldr.w	r3, [r9]
 801b6b6:	67b3      	str	r3, [r6, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 801b6b8:	f89a 3000 	ldrb.w	r3, [sl]
 801b6bc:	069a      	lsls	r2, r3, #26
 801b6be:	d507      	bpl.n	801b6d0 <tcp_input+0x8b0>
          if (pcb->refused_data != NULL) {
 801b6c0:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801b6c2:	2b00      	cmp	r3, #0
 801b6c4:	f000 80c2 	beq.w	801b84c <tcp_input+0xa2c>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801b6c8:	7b5a      	ldrb	r2, [r3, #13]
 801b6ca:	f042 0220 	orr.w	r2, r2, #32
 801b6ce:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 801b6d0:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 801b6d2:	4630      	mov	r0, r6
        tcp_input_pcb = NULL;
 801b6d4:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 801b6d6:	f7fe fe57 	bl	801a388 <tcp_input_delayed_close>
 801b6da:	2800      	cmp	r0, #0
 801b6dc:	f47f ad46 	bne.w	801b16c <tcp_input+0x34c>
        tcp_output(pcb);
 801b6e0:	4630      	mov	r0, r6
 801b6e2:	f001 fa17 	bl	801cb14 <tcp_output>
 801b6e6:	e541      	b.n	801b16c <tcp_input+0x34c>
 801b6e8:	6839      	ldr	r1, [r7, #0]
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801b6ea:	8988      	ldrh	r0, [r1, #12]
 801b6ec:	f7fb f836 	bl	801675c <lwip_htons>
 801b6f0:	f010 0004 	ands.w	r0, r0, #4
 801b6f4:	f47f adab 	bne.w	801b24e <tcp_input+0x42e>
      TCP_STATS_INC(tcp.proterr);
 801b6f8:	f8b5 10a0 	ldrh.w	r1, [r5, #160]	; 0xa0
      TCP_STATS_INC(tcp.drop);
 801b6fc:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801b700:	683e      	ldr	r6, [r7, #0]
      TCP_STATS_INC(tcp.proterr);
 801b702:	3101      	adds	r1, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b704:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.drop);
 801b706:	3301      	adds	r3, #1
      TCP_STATS_INC(tcp.proterr);
 801b708:	f8a5 10a0 	strh.w	r1, [r5, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b70c:	8817      	ldrh	r7, [r2, #0]
      TCP_STATS_INC(tcp.drop);
 801b70e:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b712:	4a74      	ldr	r2, [pc, #464]	; (801b8e4 <tcp_input+0xac4>)
 801b714:	8833      	ldrh	r3, [r6, #0]
 801b716:	4974      	ldr	r1, [pc, #464]	; (801b8e8 <tcp_input+0xac8>)
 801b718:	6812      	ldr	r2, [r2, #0]
 801b71a:	6809      	ldr	r1, [r1, #0]
 801b71c:	9302      	str	r3, [sp, #8]
 801b71e:	443a      	add	r2, r7
 801b720:	8875      	ldrh	r5, [r6, #2]
 801b722:	4b72      	ldr	r3, [pc, #456]	; (801b8ec <tcp_input+0xacc>)
 801b724:	9501      	str	r5, [sp, #4]
 801b726:	1f1d      	subs	r5, r3, #4
 801b728:	9500      	str	r5, [sp, #0]
 801b72a:	f001 f973 	bl	801ca14 <tcp_rst>
        pbuf_free(p);
 801b72e:	4620      	mov	r0, r4
 801b730:	f7ff bb95 	b.w	801ae5e <tcp_input+0x3e>
          && (ackno == pcb->lastack + 1)) {
 801b734:	6c71      	ldr	r1, [r6, #68]	; 0x44
 801b736:	4a6c      	ldr	r2, [pc, #432]	; (801b8e8 <tcp_input+0xac8>)
 801b738:	3101      	adds	r1, #1
 801b73a:	6812      	ldr	r2, [r2, #0]
 801b73c:	4291      	cmp	r1, r2
 801b73e:	f47f af1c 	bne.w	801b57a <tcp_input+0x75a>
        pcb->rcv_nxt = seqno + 1;
 801b742:	4b68      	ldr	r3, [pc, #416]	; (801b8e4 <tcp_input+0xac4>)
        pcb->state = ESTABLISHED;
 801b744:	2504      	movs	r5, #4
        pcb->snd_wnd = tcphdr->wnd;
 801b746:	f8d7 c000 	ldr.w	ip, [r7]
        pcb->rcv_nxt = seqno + 1;
 801b74a:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b74c:	1972      	adds	r2, r6, r5
        pcb->lastack = ackno;
 801b74e:	6471      	str	r1, [r6, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 801b750:	1c5f      	adds	r7, r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b752:	9205      	str	r2, [sp, #20]
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801b754:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b756:	4610      	mov	r0, r2
        pcb->rcv_nxt = seqno + 1;
 801b758:	6277      	str	r7, [r6, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801b75a:	62f7      	str	r7, [r6, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 801b75c:	f8bc 100e 	ldrh.w	r1, [ip, #14]
        pcb->state = ESTABLISHED;
 801b760:	7535      	strb	r5, [r6, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b762:	8e75      	ldrh	r5, [r6, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801b764:	6573      	str	r3, [r6, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 801b766:	f8a6 1060 	strh.w	r1, [r6, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801b76a:	f8a6 1062 	strh.w	r1, [r6, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b76e:	f004 fb0f 	bl	801fd90 <ip4_route>
 801b772:	9a05      	ldr	r2, [sp, #20]
 801b774:	4601      	mov	r1, r0
 801b776:	4628      	mov	r0, r5
 801b778:	f7fe fc0a 	bl	8019f90 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b77c:	f241 131c 	movw	r3, #4380	; 0x111c
 801b780:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801b782:	8670      	strh	r0, [r6, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b784:	0081      	lsls	r1, r0, #2
 801b786:	429a      	cmp	r2, r3
 801b788:	4615      	mov	r5, r2
 801b78a:	bf38      	it	cc
 801b78c:	461d      	movcc	r5, r3
 801b78e:	ebb5 0f80 	cmp.w	r5, r0, lsl #2
 801b792:	f240 815d 	bls.w	801ba50 <tcp_input+0xc30>
 801b796:	b28b      	uxth	r3, r1
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801b798:	f8b6 2066 	ldrh.w	r2, [r6, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b79c:	f8a6 3048 	strh.w	r3, [r6, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801b7a0:	2a00      	cmp	r2, #0
 801b7a2:	f000 814d 	beq.w	801ba40 <tcp_input+0xc20>
        --pcb->snd_queuelen;
 801b7a6:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
        rseg = pcb->unacked;
 801b7aa:	6f35      	ldr	r5, [r6, #112]	; 0x70
        --pcb->snd_queuelen;
 801b7ac:	3b01      	subs	r3, #1
 801b7ae:	f8a6 3066 	strh.w	r3, [r6, #102]	; 0x66
        if (rseg == NULL) {
 801b7b2:	2d00      	cmp	r5, #0
 801b7b4:	f000 813f 	beq.w	801ba36 <tcp_input+0xc16>
          pcb->unacked = rseg->next;
 801b7b8:	682b      	ldr	r3, [r5, #0]
 801b7ba:	6733      	str	r3, [r6, #112]	; 0x70
        tcp_seg_free(rseg);
 801b7bc:	4628      	mov	r0, r5
 801b7be:	f7fd fc49 	bl	8019054 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 801b7c2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 801b7c4:	2b00      	cmp	r3, #0
 801b7c6:	f000 8132 	beq.w	801ba2e <tcp_input+0xc0e>
          pcb->rtime = 0;
 801b7ca:	2300      	movs	r3, #0
 801b7cc:	8633      	strh	r3, [r6, #48]	; 0x30
          pcb->nrtx = 0;
 801b7ce:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801b7d2:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 801b7d6:	b133      	cbz	r3, 801b7e6 <tcp_input+0x9c6>
 801b7d8:	2200      	movs	r2, #0
 801b7da:	4631      	mov	r1, r6
 801b7dc:	6930      	ldr	r0, [r6, #16]
 801b7de:	4798      	blx	r3
        if (err == ERR_ABRT) {
 801b7e0:	300d      	adds	r0, #13
 801b7e2:	f43f acc3 	beq.w	801b16c <tcp_input+0x34c>
        tcp_ack_now(pcb);
 801b7e6:	8b73      	ldrh	r3, [r6, #26]
 801b7e8:	f043 0302 	orr.w	r3, r3, #2
 801b7ec:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801b7ee:	e4aa      	b.n	801b146 <tcp_input+0x326>
      if (ackno == pcb->snd_nxt) {
 801b7f0:	4b3d      	ldr	r3, [pc, #244]	; (801b8e8 <tcp_input+0xac8>)
 801b7f2:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801b7f4:	681b      	ldr	r3, [r3, #0]
 801b7f6:	429a      	cmp	r2, r3
 801b7f8:	f47f aca5 	bne.w	801b146 <tcp_input+0x326>
      recv_flags |= TF_RESET;
 801b7fc:	f89a 2000 	ldrb.w	r2, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801b800:	8b73      	ldrh	r3, [r6, #26]
      recv_flags |= TF_RESET;
 801b802:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801b806:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 801b80a:	f88a 2000 	strb.w	r2, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801b80e:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801b810:	e499      	b.n	801b146 <tcp_input+0x326>
          tcp_send_empty_ack(pcb);
 801b812:	4630      	mov	r0, r6
 801b814:	f001 f94a 	bl	801caac <tcp_send_empty_ack>
 801b818:	e70f      	b.n	801b63a <tcp_input+0x81a>
        TCP_STATS_INC(tcp.cachehit);
 801b81a:	f8b5 20a6 	ldrh.w	r2, [r5, #166]	; 0xa6
 801b81e:	3201      	adds	r2, #1
 801b820:	f8a5 20a6 	strh.w	r2, [r5, #166]	; 0xa6
 801b824:	e573      	b.n	801b30e <tcp_input+0x4ee>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801b826:	9a05      	ldr	r2, [sp, #20]
 801b828:	4630      	mov	r0, r6
 801b82a:	8809      	ldrh	r1, [r1, #0]
 801b82c:	8815      	ldrh	r5, [r2, #0]
 801b82e:	4a2d      	ldr	r2, [pc, #180]	; (801b8e4 <tcp_input+0xac4>)
 801b830:	6812      	ldr	r2, [r2, #0]
 801b832:	442a      	add	r2, r5
 801b834:	e9cd 3101 	strd	r3, r1, [sp, #4]
 801b838:	4b2d      	ldr	r3, [pc, #180]	; (801b8f0 <tcp_input+0xad0>)
 801b83a:	9300      	str	r3, [sp, #0]
 801b83c:	4b2a      	ldr	r3, [pc, #168]	; (801b8e8 <tcp_input+0xac8>)
 801b83e:	6819      	ldr	r1, [r3, #0]
 801b840:	4b2a      	ldr	r3, [pc, #168]	; (801b8ec <tcp_input+0xacc>)
 801b842:	f001 f8e7 	bl	801ca14 <tcp_rst>
        pbuf_free(p);
 801b846:	4620      	mov	r0, r4
 801b848:	f7ff bb09 	b.w	801ae5e <tcp_input+0x3e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801b84c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 801b84e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801b852:	d001      	beq.n	801b858 <tcp_input+0xa38>
              pcb->rcv_wnd++;
 801b854:	3301      	adds	r3, #1
 801b856:	8533      	strh	r3, [r6, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 801b858:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
 801b85c:	2d00      	cmp	r5, #0
 801b85e:	f43f af37 	beq.w	801b6d0 <tcp_input+0x8b0>
 801b862:	2300      	movs	r3, #0
 801b864:	4631      	mov	r1, r6
 801b866:	6930      	ldr	r0, [r6, #16]
 801b868:	461a      	mov	r2, r3
 801b86a:	47a8      	blx	r5
            if (err == ERR_ABRT) {
 801b86c:	300d      	adds	r0, #13
 801b86e:	f47f af2f 	bne.w	801b6d0 <tcp_input+0x8b0>
 801b872:	e47b      	b.n	801b16c <tcp_input+0x34c>
            pbuf_free(recv_data);
 801b874:	f8d9 0000 	ldr.w	r0, [r9]
 801b878:	f7fc fdc4 	bl	8018404 <pbuf_free>
            tcp_abort(pcb);
 801b87c:	4630      	mov	r0, r6
 801b87e:	f7fe f885 	bl	801998c <tcp_abort>
            goto aborted;
 801b882:	e473      	b.n	801b16c <tcp_input+0x34c>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b884:	06db      	lsls	r3, r3, #27
 801b886:	f57f ac5e 	bpl.w	801b146 <tcp_input+0x326>
 801b88a:	4b17      	ldr	r3, [pc, #92]	; (801b8e8 <tcp_input+0xac8>)
 801b88c:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801b88e:	681b      	ldr	r3, [r3, #0]
 801b890:	429a      	cmp	r2, r3
 801b892:	f47f ac58 	bne.w	801b146 <tcp_input+0x326>
 801b896:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801b898:	2b00      	cmp	r3, #0
 801b89a:	f47f ac54 	bne.w	801b146 <tcp_input+0x326>
        pcb->state = FIN_WAIT_2;
 801b89e:	2306      	movs	r3, #6
 801b8a0:	7533      	strb	r3, [r6, #20]
    if (err != ERR_ABRT) {
 801b8a2:	e450      	b.n	801b146 <tcp_input+0x326>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801b8a4:	0798      	lsls	r0, r3, #30
 801b8a6:	f57f ac4e 	bpl.w	801b146 <tcp_input+0x326>
 801b8aa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801b8ac:	4a0d      	ldr	r2, [pc, #52]	; (801b8e4 <tcp_input+0xac4>)
 801b8ae:	3b01      	subs	r3, #1
 801b8b0:	6812      	ldr	r2, [r2, #0]
 801b8b2:	4293      	cmp	r3, r2
 801b8b4:	f47f ac47 	bne.w	801b146 <tcp_input+0x326>
        tcp_rexmit(pcb);
 801b8b8:	4630      	mov	r0, r6
 801b8ba:	f001 f82d 	bl	801c918 <tcp_rexmit>
    if (err != ERR_ABRT) {
 801b8be:	e442      	b.n	801b146 <tcp_input+0x326>
 801b8c0:	2002e1c0 	.word	0x2002e1c0
 801b8c4:	2002e1d0 	.word	0x2002e1d0
 801b8c8:	2002e1bc 	.word	0x2002e1bc
 801b8cc:	08040658 	.word	0x08040658
 801b8d0:	0804087c 	.word	0x0804087c
 801b8d4:	08028ef8 	.word	0x08028ef8
 801b8d8:	0804088c 	.word	0x0804088c
 801b8dc:	2002e1d4 	.word	0x2002e1d4
 801b8e0:	08040a28 	.word	0x08040a28
 801b8e4:	2001aa34 	.word	0x2001aa34
 801b8e8:	2001aa10 	.word	0x2001aa10
 801b8ec:	2001f1a0 	.word	0x2001f1a0
 801b8f0:	2001f19c 	.word	0x2001f19c
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801b8f4:	462b      	mov	r3, r5
 801b8f6:	4628      	mov	r0, r5
 801b8f8:	f8d9 2000 	ldr.w	r2, [r9]
 801b8fc:	4631      	mov	r1, r6
 801b8fe:	f7fe fa69 	bl	8019dd4 <tcp_recv_null>
 801b902:	e6d1      	b.n	801b6a8 <tcp_input+0x888>
      TCP_STATS_INC(tcp.memerr);
 801b904:	f8b5 309c 	ldrh.w	r3, [r5, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801b908:	69b7      	ldr	r7, [r6, #24]
      TCP_STATS_INC(tcp.memerr);
 801b90a:	3301      	adds	r3, #1
 801b90c:	f8a5 309c 	strh.w	r3, [r5, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801b910:	2f00      	cmp	r7, #0
 801b912:	f43f ac9c 	beq.w	801b24e <tcp_input+0x42e>
 801b916:	4601      	mov	r1, r0
 801b918:	f04f 32ff 	mov.w	r2, #4294967295
 801b91c:	6930      	ldr	r0, [r6, #16]
 801b91e:	47b8      	blx	r7
        pbuf_free(p);
 801b920:	4620      	mov	r0, r4
 801b922:	f7ff ba9c 	b.w	801ae5e <tcp_input+0x3e>
        TCP_STATS_INC(tcp.cachehit);
 801b926:	f8b5 20a6 	ldrh.w	r2, [r5, #166]	; 0xa6
 801b92a:	3201      	adds	r2, #1
 801b92c:	f8a5 20a6 	strh.w	r2, [r5, #166]	; 0xa6
 801b930:	f7ff bbbe 	b.w	801b0b0 <tcp_input+0x290>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801b934:	4b4c      	ldr	r3, [pc, #304]	; (801ba68 <tcp_input+0xc48>)
 801b936:	f240 1215 	movw	r2, #277	; 0x115
 801b93a:	494c      	ldr	r1, [pc, #304]	; (801ba6c <tcp_input+0xc4c>)
 801b93c:	484c      	ldr	r0, [pc, #304]	; (801ba70 <tcp_input+0xc50>)
 801b93e:	f006 fe79 	bl	8022634 <iprintf>
 801b942:	f7ff bbb8 	b.w	801b0b6 <tcp_input+0x296>
        TCP_RMV_ACTIVE(pcb);
 801b946:	68f2      	ldr	r2, [r6, #12]
 801b948:	60da      	str	r2, [r3, #12]
 801b94a:	e657      	b.n	801b5fc <tcp_input+0x7dc>
  } else if (flags & TCP_FIN) {
 801b94c:	07d5      	lsls	r5, r2, #31
 801b94e:	f57f ac79 	bpl.w	801b244 <tcp_input+0x424>
    pcb->tmr = tcp_ticks;
 801b952:	4b48      	ldr	r3, [pc, #288]	; (801ba74 <tcp_input+0xc54>)
 801b954:	681b      	ldr	r3, [r3, #0]
 801b956:	6233      	str	r3, [r6, #32]
 801b958:	e474      	b.n	801b244 <tcp_input+0x424>
      tcp_abandon(npcb, 0);
 801b95a:	4650      	mov	r0, sl
 801b95c:	4649      	mov	r1, r9
 801b95e:	f7fd ff75 	bl	801984c <tcp_abandon>
        pbuf_free(p);
 801b962:	4620      	mov	r0, r4
 801b964:	f7ff ba7b 	b.w	801ae5e <tcp_input+0x3e>
          TCP_RMV_ACTIVE(pcb);
 801b968:	2b00      	cmp	r3, #0
 801b96a:	f43f ae47 	beq.w	801b5fc <tcp_input+0x7dc>
 801b96e:	68da      	ldr	r2, [r3, #12]
 801b970:	42b2      	cmp	r2, r6
 801b972:	d0e8      	beq.n	801b946 <tcp_input+0xb26>
 801b974:	4613      	mov	r3, r2
 801b976:	e7f7      	b.n	801b968 <tcp_input+0xb48>
          pcb->state = ESTABLISHED;
 801b978:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 801b97a:	6ff3      	ldr	r3, [r6, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 801b97c:	7532      	strb	r2, [r6, #20]
          if (pcb->listener == NULL) {
 801b97e:	2b00      	cmp	r3, #0
 801b980:	f43f af7c 	beq.w	801b87c <tcp_input+0xa5c>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801b984:	699b      	ldr	r3, [r3, #24]
 801b986:	b353      	cbz	r3, 801b9de <tcp_input+0xbbe>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801b988:	2200      	movs	r2, #0
 801b98a:	4631      	mov	r1, r6
 801b98c:	6930      	ldr	r0, [r6, #16]
 801b98e:	4798      	blx	r3
          if (err != ERR_OK) {
 801b990:	b9e8      	cbnz	r0, 801b9ce <tcp_input+0xbae>
          tcp_receive(pcb);
 801b992:	4630      	mov	r0, r6
 801b994:	f7fe fd94 	bl	801a4c0 <tcp_receive>
          if (recv_acked != 0) {
 801b998:	f8bb 3000 	ldrh.w	r3, [fp]
 801b99c:	b113      	cbz	r3, 801b9a4 <tcp_input+0xb84>
            recv_acked--;
 801b99e:	3b01      	subs	r3, #1
 801b9a0:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b9a4:	8e71      	ldrh	r1, [r6, #50]	; 0x32
 801b9a6:	f241 131c 	movw	r3, #4380	; 0x111c
 801b9aa:	004a      	lsls	r2, r1, #1
 801b9ac:	0088      	lsls	r0, r1, #2
 801b9ae:	429a      	cmp	r2, r3
 801b9b0:	4615      	mov	r5, r2
 801b9b2:	bf38      	it	cc
 801b9b4:	461d      	movcc	r5, r3
 801b9b6:	ebb5 0f81 	cmp.w	r5, r1, lsl #2
 801b9ba:	d90c      	bls.n	801b9d6 <tcp_input+0xbb6>
 801b9bc:	b283      	uxth	r3, r0
          if (recv_flags & TF_GOT_FIN) {
 801b9be:	f89a 2000 	ldrb.w	r2, [sl]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b9c2:	f8a6 3048 	strh.w	r3, [r6, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 801b9c6:	0695      	lsls	r5, r2, #26
 801b9c8:	f57f abbd 	bpl.w	801b146 <tcp_input+0x326>
 801b9cc:	e536      	b.n	801b43c <tcp_input+0x61c>
            if (err != ERR_ABRT) {
 801b9ce:	300d      	adds	r0, #13
 801b9d0:	f43f abcc 	beq.w	801b16c <tcp_input+0x34c>
 801b9d4:	e752      	b.n	801b87c <tcp_input+0xa5c>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801b9d6:	429a      	cmp	r2, r3
 801b9d8:	bf88      	it	hi
 801b9da:	b293      	uxthhi	r3, r2
 801b9dc:	e7ef      	b.n	801b9be <tcp_input+0xb9e>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801b9de:	4b22      	ldr	r3, [pc, #136]	; (801ba68 <tcp_input+0xc48>)
 801b9e0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801b9e4:	4924      	ldr	r1, [pc, #144]	; (801ba78 <tcp_input+0xc58>)
 801b9e6:	4822      	ldr	r0, [pc, #136]	; (801ba70 <tcp_input+0xc50>)
 801b9e8:	f006 fe24 	bl	8022634 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801b9ec:	6ff3      	ldr	r3, [r6, #124]	; 0x7c
 801b9ee:	699b      	ldr	r3, [r3, #24]
 801b9f0:	2b00      	cmp	r3, #0
 801b9f2:	d1c9      	bne.n	801b988 <tcp_input+0xb68>
 801b9f4:	e742      	b.n	801b87c <tcp_input+0xa5c>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801b9f6:	2900      	cmp	r1, #0
 801b9f8:	f47f af00 	bne.w	801b7fc <tcp_input+0x9dc>
 801b9fc:	4b1a      	ldr	r3, [pc, #104]	; (801ba68 <tcp_input+0xc48>)
 801b9fe:	f44f 724e 	mov.w	r2, #824	; 0x338
 801ba02:	491e      	ldr	r1, [pc, #120]	; (801ba7c <tcp_input+0xc5c>)
 801ba04:	481a      	ldr	r0, [pc, #104]	; (801ba70 <tcp_input+0xc50>)
 801ba06:	f006 fe15 	bl	8022634 <iprintf>
 801ba0a:	e6f7      	b.n	801b7fc <tcp_input+0x9dc>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801ba0c:	9805      	ldr	r0, [sp, #20]
 801ba0e:	8805      	ldrh	r5, [r0, #0]
 801ba10:	4630      	mov	r0, r6
 801ba12:	9102      	str	r1, [sp, #8]
 801ba14:	442a      	add	r2, r5
 801ba16:	9301      	str	r3, [sp, #4]
 801ba18:	e70e      	b.n	801b838 <tcp_input+0xa18>
    tcp_ack_now(pcb);
 801ba1a:	8b73      	ldrh	r3, [r6, #26]
    tcp_output(pcb);
 801ba1c:	4630      	mov	r0, r6
    tcp_ack_now(pcb);
 801ba1e:	f043 0302 	orr.w	r3, r3, #2
 801ba22:	8373      	strh	r3, [r6, #26]
    tcp_output(pcb);
 801ba24:	f001 f876 	bl	801cb14 <tcp_output>
        pbuf_free(p);
 801ba28:	4620      	mov	r0, r4
 801ba2a:	f7ff ba18 	b.w	801ae5e <tcp_input+0x3e>
          pcb->rtime = -1;
 801ba2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ba32:	8633      	strh	r3, [r6, #48]	; 0x30
 801ba34:	e6cd      	b.n	801b7d2 <tcp_input+0x9b2>
          rseg = pcb->unsent;
 801ba36:	6ef5      	ldr	r5, [r6, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801ba38:	b175      	cbz	r5, 801ba58 <tcp_input+0xc38>
          pcb->unsent = rseg->next;
 801ba3a:	682b      	ldr	r3, [r5, #0]
 801ba3c:	66f3      	str	r3, [r6, #108]	; 0x6c
 801ba3e:	e6bd      	b.n	801b7bc <tcp_input+0x99c>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801ba40:	4b09      	ldr	r3, [pc, #36]	; (801ba68 <tcp_input+0xc48>)
 801ba42:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801ba46:	490e      	ldr	r1, [pc, #56]	; (801ba80 <tcp_input+0xc60>)
 801ba48:	4809      	ldr	r0, [pc, #36]	; (801ba70 <tcp_input+0xc50>)
 801ba4a:	f006 fdf3 	bl	8022634 <iprintf>
 801ba4e:	e6aa      	b.n	801b7a6 <tcp_input+0x986>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801ba50:	429a      	cmp	r2, r3
 801ba52:	bf88      	it	hi
 801ba54:	b293      	uxthhi	r3, r2
 801ba56:	e69f      	b.n	801b798 <tcp_input+0x978>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801ba58:	4b03      	ldr	r3, [pc, #12]	; (801ba68 <tcp_input+0xc48>)
 801ba5a:	f44f 725d 	mov.w	r2, #884	; 0x374
 801ba5e:	4909      	ldr	r1, [pc, #36]	; (801ba84 <tcp_input+0xc64>)
 801ba60:	4803      	ldr	r0, [pc, #12]	; (801ba70 <tcp_input+0xc50>)
 801ba62:	f006 fde7 	bl	8022634 <iprintf>
 801ba66:	e7e8      	b.n	801ba3a <tcp_input+0xc1a>
 801ba68:	08040658 	.word	0x08040658
 801ba6c:	08040960 	.word	0x08040960
 801ba70:	08028ef8 	.word	0x08028ef8
 801ba74:	2002e1c4 	.word	0x2002e1c4
 801ba78:	08040a08 	.word	0x08040a08
 801ba7c:	080409bc 	.word	0x080409bc
 801ba80:	080409dc 	.word	0x080409dc
 801ba84:	080409f4 	.word	0x080409f4

0801ba88 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 801ba88:	4a02      	ldr	r2, [pc, #8]	; (801ba94 <tcp_trigger_input_pcb_close+0xc>)
 801ba8a:	7813      	ldrb	r3, [r2, #0]
 801ba8c:	f043 0310 	orr.w	r3, r3, #16
 801ba90:	7013      	strb	r3, [r2, #0]
}
 801ba92:	4770      	bx	lr
 801ba94:	2001aa30 	.word	0x2001aa30

0801ba98 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801ba98:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801ba9a:	4604      	mov	r4, r0
 801ba9c:	b128      	cbz	r0, 801baaa <tcp_output_segment_busy+0x12>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801ba9e:	6863      	ldr	r3, [r4, #4]
 801baa0:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 801baa2:	3801      	subs	r0, #1
 801baa4:	bf18      	it	ne
 801baa6:	2001      	movne	r0, #1
 801baa8:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801baaa:	4b04      	ldr	r3, [pc, #16]	; (801babc <tcp_output_segment_busy+0x24>)
 801baac:	f240 529a 	movw	r2, #1434	; 0x59a
 801bab0:	4903      	ldr	r1, [pc, #12]	; (801bac0 <tcp_output_segment_busy+0x28>)
 801bab2:	4804      	ldr	r0, [pc, #16]	; (801bac4 <tcp_output_segment_busy+0x2c>)
 801bab4:	f006 fdbe 	bl	8022634 <iprintf>
 801bab8:	e7f1      	b.n	801ba9e <tcp_output_segment_busy+0x6>
 801baba:	bf00      	nop
 801babc:	08040a44 	.word	0x08040a44
 801bac0:	08040a78 	.word	0x08040a78
 801bac4:	08028ef8 	.word	0x08028ef8

0801bac8 <tcp_pbuf_prealloc>:
{
 801bac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bacc:	9f08      	ldr	r7, [sp, #32]
 801bace:	4680      	mov	r8, r0
 801bad0:	460d      	mov	r5, r1
 801bad2:	4614      	mov	r4, r2
 801bad4:	461e      	mov	r6, r3
 801bad6:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801bada:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801bade:	2f00      	cmp	r7, #0
 801bae0:	d033      	beq.n	801bb4a <tcp_pbuf_prealloc+0x82>
  if (length < max_length) {
 801bae2:	42a5      	cmp	r5, r4
 801bae4:	d20e      	bcs.n	801bb04 <tcp_pbuf_prealloc+0x3c>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801bae6:	f019 0f02 	tst.w	r9, #2
 801baea:	d008      	beq.n	801bafe <tcp_pbuf_prealloc+0x36>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801baec:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801baf0:	f021 0103 	bic.w	r1, r1, #3
 801baf4:	428c      	cmp	r4, r1
 801baf6:	bf28      	it	cs
 801baf8:	460c      	movcs	r4, r1
 801bafa:	b2a1      	uxth	r1, r4
 801bafc:	e003      	b.n	801bb06 <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801bafe:	8b7b      	ldrh	r3, [r7, #26]
 801bb00:	065b      	lsls	r3, r3, #25
 801bb02:	d518      	bpl.n	801bb36 <tcp_pbuf_prealloc+0x6e>
 801bb04:	4629      	mov	r1, r5
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801bb06:	4640      	mov	r0, r8
 801bb08:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bb0c:	f7fc fce8 	bl	80184e0 <pbuf_alloc>
  if (p == NULL) {
 801bb10:	4604      	mov	r4, r0
 801bb12:	b168      	cbz	r0, 801bb30 <tcp_pbuf_prealloc+0x68>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801bb14:	6803      	ldr	r3, [r0, #0]
 801bb16:	b133      	cbz	r3, 801bb26 <tcp_pbuf_prealloc+0x5e>
 801bb18:	4b0f      	ldr	r3, [pc, #60]	; (801bb58 <tcp_pbuf_prealloc+0x90>)
 801bb1a:	f240 120b 	movw	r2, #267	; 0x10b
 801bb1e:	490f      	ldr	r1, [pc, #60]	; (801bb5c <tcp_pbuf_prealloc+0x94>)
 801bb20:	480f      	ldr	r0, [pc, #60]	; (801bb60 <tcp_pbuf_prealloc+0x98>)
 801bb22:	f006 fd87 	bl	8022634 <iprintf>
  *oversize = p->len - length;
 801bb26:	8963      	ldrh	r3, [r4, #10]
 801bb28:	1b5b      	subs	r3, r3, r5
 801bb2a:	8033      	strh	r3, [r6, #0]
  p->len = p->tot_len = length;
 801bb2c:	8125      	strh	r5, [r4, #8]
 801bb2e:	8165      	strh	r5, [r4, #10]
}
 801bb30:	4620      	mov	r0, r4
 801bb32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 801bb36:	f1ba 0f00 	cmp.w	sl, #0
 801bb3a:	d0d7      	beq.n	801baec <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801bb3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801bb3e:	2b00      	cmp	r3, #0
 801bb40:	d1d4      	bne.n	801baec <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 801bb42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801bb44:	2b00      	cmp	r3, #0
 801bb46:	d1d1      	bne.n	801baec <tcp_pbuf_prealloc+0x24>
 801bb48:	e7dc      	b.n	801bb04 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801bb4a:	4b03      	ldr	r3, [pc, #12]	; (801bb58 <tcp_pbuf_prealloc+0x90>)
 801bb4c:	22e9      	movs	r2, #233	; 0xe9
 801bb4e:	4905      	ldr	r1, [pc, #20]	; (801bb64 <tcp_pbuf_prealloc+0x9c>)
 801bb50:	4803      	ldr	r0, [pc, #12]	; (801bb60 <tcp_pbuf_prealloc+0x98>)
 801bb52:	f006 fd6f 	bl	8022634 <iprintf>
 801bb56:	e7c4      	b.n	801bae2 <tcp_pbuf_prealloc+0x1a>
 801bb58:	08040a44 	.word	0x08040a44
 801bb5c:	08040ac0 	.word	0x08040ac0
 801bb60:	08028ef8 	.word	0x08028ef8
 801bb64:	08040aa0 	.word	0x08040aa0

0801bb68 <tcp_create_segment>:
{
 801bb68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb6c:	460e      	mov	r6, r1
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801bb6e:	4607      	mov	r7, r0
{
 801bb70:	4690      	mov	r8, r2
 801bb72:	4699      	mov	r9, r3
 801bb74:	f89d a020 	ldrb.w	sl, [sp, #32]
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801bb78:	2800      	cmp	r0, #0
 801bb7a:	d04e      	beq.n	801bc1a <tcp_create_segment+0xb2>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801bb7c:	2e00      	cmp	r6, #0
 801bb7e:	d054      	beq.n	801bc2a <tcp_create_segment+0xc2>
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801bb80:	2004      	movs	r0, #4
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801bb82:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801bb86:	22a8      	movs	r2, #168	; 0xa8
 801bb88:	4934      	ldr	r1, [pc, #208]	; (801bc5c <tcp_create_segment+0xf4>)
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801bb8a:	4005      	ands	r5, r0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801bb8c:	f7fc f946 	bl	8017e1c <memp_malloc_fn>
 801bb90:	4604      	mov	r4, r0
 801bb92:	2800      	cmp	r0, #0
 801bb94:	d05d      	beq.n	801bc52 <tcp_create_segment+0xea>
  seg->flags = optflags;
 801bb96:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 801bb9a:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801bb9c:	8932      	ldrh	r2, [r6, #8]
 801bb9e:	fa1f fa85 	uxth.w	sl, r5
 801bba2:	42aa      	cmp	r2, r5
  seg->next = NULL;
 801bba4:	e9c0 3600 	strd	r3, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801bba8:	d32f      	bcc.n	801bc0a <tcp_create_segment+0xa2>
  seg->len = p->tot_len - optlen;
 801bbaa:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801bbae:	4630      	mov	r0, r6
 801bbb0:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801bbb2:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801bbb4:	f7fc fbe6 	bl	8018384 <pbuf_add_header>
 801bbb8:	4606      	mov	r6, r0
 801bbba:	2800      	cmp	r0, #0
 801bbbc:	d13c      	bne.n	801bc38 <tcp_create_segment+0xd0>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801bbbe:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801bbc0:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801bbc2:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801bbc4:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801bbc8:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801bbca:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801bbce:	f7fa fdc5 	bl	801675c <lwip_htons>
 801bbd2:	4603      	mov	r3, r0
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801bbd4:	8b38      	ldrh	r0, [r7, #24]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801bbd6:	f8aa 3000 	strh.w	r3, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801bbda:	68e7      	ldr	r7, [r4, #12]
 801bbdc:	f7fa fdbe 	bl	801675c <lwip_htons>
 801bbe0:	4603      	mov	r3, r0
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801bbe2:	4648      	mov	r0, r9
 801bbe4:	f8d4 900c 	ldr.w	r9, [r4, #12]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801bbe8:	807b      	strh	r3, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801bbea:	f7fa fdbb 	bl	8016764 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801bbee:	68e7      	ldr	r7, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801bbf0:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801bbf4:	ea48 3005 	orr.w	r0, r8, r5, lsl #12
 801bbf8:	f7fa fdb0 	bl	801675c <lwip_htons>
  seg->tcphdr->urgp = 0;
 801bbfc:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801bbfe:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 801bc00:	749e      	strb	r6, [r3, #18]
 801bc02:	74de      	strb	r6, [r3, #19]
}
 801bc04:	4620      	mov	r0, r4
 801bc06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801bc0a:	22b0      	movs	r2, #176	; 0xb0
 801bc0c:	4b13      	ldr	r3, [pc, #76]	; (801bc5c <tcp_create_segment+0xf4>)
 801bc0e:	4914      	ldr	r1, [pc, #80]	; (801bc60 <tcp_create_segment+0xf8>)
 801bc10:	4814      	ldr	r0, [pc, #80]	; (801bc64 <tcp_create_segment+0xfc>)
 801bc12:	f006 fd0f 	bl	8022634 <iprintf>
 801bc16:	8932      	ldrh	r2, [r6, #8]
 801bc18:	e7c7      	b.n	801bbaa <tcp_create_segment+0x42>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801bc1a:	4b10      	ldr	r3, [pc, #64]	; (801bc5c <tcp_create_segment+0xf4>)
 801bc1c:	22a3      	movs	r2, #163	; 0xa3
 801bc1e:	4912      	ldr	r1, [pc, #72]	; (801bc68 <tcp_create_segment+0x100>)
 801bc20:	4810      	ldr	r0, [pc, #64]	; (801bc64 <tcp_create_segment+0xfc>)
 801bc22:	f006 fd07 	bl	8022634 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801bc26:	2e00      	cmp	r6, #0
 801bc28:	d1aa      	bne.n	801bb80 <tcp_create_segment+0x18>
 801bc2a:	4b0c      	ldr	r3, [pc, #48]	; (801bc5c <tcp_create_segment+0xf4>)
 801bc2c:	22a4      	movs	r2, #164	; 0xa4
 801bc2e:	490f      	ldr	r1, [pc, #60]	; (801bc6c <tcp_create_segment+0x104>)
 801bc30:	480c      	ldr	r0, [pc, #48]	; (801bc64 <tcp_create_segment+0xfc>)
 801bc32:	f006 fcff 	bl	8022634 <iprintf>
 801bc36:	e7a3      	b.n	801bb80 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 801bc38:	4a0d      	ldr	r2, [pc, #52]	; (801bc70 <tcp_create_segment+0x108>)
    tcp_seg_free(seg);
 801bc3a:	4620      	mov	r0, r4
    return NULL;
 801bc3c:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 801bc3e:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 801bc42:	3301      	adds	r3, #1
 801bc44:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 801bc48:	f7fd fa04 	bl	8019054 <tcp_seg_free>
}
 801bc4c:	4620      	mov	r0, r4
 801bc4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 801bc52:	4630      	mov	r0, r6
 801bc54:	f7fc fbd6 	bl	8018404 <pbuf_free>
    return NULL;
 801bc58:	e7d4      	b.n	801bc04 <tcp_create_segment+0x9c>
 801bc5a:	bf00      	nop
 801bc5c:	08040a44 	.word	0x08040a44
 801bc60:	08040b18 	.word	0x08040b18
 801bc64:	08028ef8 	.word	0x08028ef8
 801bc68:	08040ad4 	.word	0x08040ad4
 801bc6c:	08040af4 	.word	0x08040af4
 801bc70:	2002e0b4 	.word	0x2002e0b4

0801bc74 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801bc74:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801bc76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801bc7a:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801bc7c:	4606      	mov	r6, r0
 801bc7e:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801bc80:	2022      	movs	r0, #34	; 0x22
 801bc82:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801bc86:	461c      	mov	r4, r3
 801bc88:	f8bd a020 	ldrh.w	sl, [sp, #32]
 801bc8c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801bc90:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801bc94:	f7fc fc24 	bl	80184e0 <pbuf_alloc>
  if (p != NULL) {
 801bc98:	4605      	mov	r5, r0
 801bc9a:	b310      	cbz	r0, 801bce2 <tcp_output_alloc_header_common.constprop.0+0x6e>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801bc9c:	8943      	ldrh	r3, [r0, #10]
 801bc9e:	2b13      	cmp	r3, #19
 801bca0:	d922      	bls.n	801bce8 <tcp_output_alloc_header_common.constprop.0+0x74>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 801bca2:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 801bca4:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801bca6:	f7fa fd59 	bl	801675c <lwip_htons>
 801bcaa:	4603      	mov	r3, r0
    tcphdr->dest = lwip_htons(dst_port);
 801bcac:	4650      	mov	r0, sl
    tcphdr->src = lwip_htons(src_port);
 801bcae:	8023      	strh	r3, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801bcb0:	f7fa fd54 	bl	801675c <lwip_htons>
 801bcb4:	4603      	mov	r3, r0
    tcphdr->seqno = seqno_be;
 801bcb6:	6067      	str	r7, [r4, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801bcb8:	4630      	mov	r0, r6
    tcphdr->dest = lwip_htons(dst_port);
 801bcba:	8063      	strh	r3, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801bcbc:	f7fa fd52 	bl	8016764 <lwip_htonl>
 801bcc0:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801bcc2:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 801bcc6:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801bcc8:	f7fa fd48 	bl	801675c <lwip_htons>
 801bccc:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 801bcce:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801bcd0:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801bcd2:	f7fa fd43 	bl	801675c <lwip_htons>
    tcphdr->chksum = 0;
 801bcd6:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801bcd8:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801bcda:	7423      	strb	r3, [r4, #16]
 801bcdc:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801bcde:	74a3      	strb	r3, [r4, #18]
 801bce0:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801bce2:	4628      	mov	r0, r5
 801bce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801bce8:	4b03      	ldr	r3, [pc, #12]	; (801bcf8 <tcp_output_alloc_header_common.constprop.0+0x84>)
 801bcea:	f240 7223 	movw	r2, #1827	; 0x723
 801bcee:	4903      	ldr	r1, [pc, #12]	; (801bcfc <tcp_output_alloc_header_common.constprop.0+0x88>)
 801bcf0:	4803      	ldr	r0, [pc, #12]	; (801bd00 <tcp_output_alloc_header_common.constprop.0+0x8c>)
 801bcf2:	f006 fc9f 	bl	8022634 <iprintf>
 801bcf6:	e7d4      	b.n	801bca2 <tcp_output_alloc_header_common.constprop.0+0x2e>
 801bcf8:	08040a44 	.word	0x08040a44
 801bcfc:	08040b30 	.word	0x08040b30
 801bd00:	08028ef8 	.word	0x08028ef8

0801bd04 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801bd04:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bd06:	460d      	mov	r5, r1
 801bd08:	b085      	sub	sp, #20
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801bd0a:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801bd0c:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801bd0e:	b190      	cbz	r0, 801bd36 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801bd10:	8b23      	ldrh	r3, [r4, #24]
 801bd12:	2010      	movs	r0, #16
 801bd14:	8d67      	ldrh	r7, [r4, #42]	; 0x2a
 801bd16:	4632      	mov	r2, r6
 801bd18:	9300      	str	r3, [sp, #0]
 801bd1a:	4629      	mov	r1, r5
 801bd1c:	e9cd 0701 	strd	r0, r7, [sp, #4]
 801bd20:	8ae3      	ldrh	r3, [r4, #22]
 801bd22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801bd24:	f7ff ffa6 	bl	801bc74 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801bd28:	b118      	cbz	r0, 801bd32 <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801bd2a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801bd2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bd2e:	4413      	add	r3, r2
 801bd30:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801bd32:	b005      	add	sp, #20
 801bd34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801bd36:	4b04      	ldr	r3, [pc, #16]	; (801bd48 <tcp_output_alloc_header.constprop.0+0x44>)
 801bd38:	f240 7242 	movw	r2, #1858	; 0x742
 801bd3c:	4903      	ldr	r1, [pc, #12]	; (801bd4c <tcp_output_alloc_header.constprop.0+0x48>)
 801bd3e:	4804      	ldr	r0, [pc, #16]	; (801bd50 <tcp_output_alloc_header.constprop.0+0x4c>)
 801bd40:	f006 fc78 	bl	8022634 <iprintf>
 801bd44:	e7e4      	b.n	801bd10 <tcp_output_alloc_header.constprop.0+0xc>
 801bd46:	bf00      	nop
 801bd48:	08040a44 	.word	0x08040a44
 801bd4c:	08040b60 	.word	0x08040b60
 801bd50:	08028ef8 	.word	0x08028ef8

0801bd54 <tcp_output_fill_options.isra.0.constprop.0>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801bd54:	b100      	cbz	r0, 801bd58 <tcp_output_fill_options.isra.0.constprop.0+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801bd56:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801bd58:	4b03      	ldr	r3, [pc, #12]	; (801bd68 <tcp_output_fill_options.isra.0.constprop.0+0x14>)
 801bd5a:	f240 7256 	movw	r2, #1878	; 0x756
 801bd5e:	4903      	ldr	r1, [pc, #12]	; (801bd6c <tcp_output_fill_options.isra.0.constprop.0+0x18>)
 801bd60:	4803      	ldr	r0, [pc, #12]	; (801bd70 <tcp_output_fill_options.isra.0.constprop.0+0x1c>)
 801bd62:	f006 bc67 	b.w	8022634 <iprintf>
 801bd66:	bf00      	nop
 801bd68:	08040a44 	.word	0x08040a44
 801bd6c:	08040b88 	.word	0x08040b88
 801bd70:	08028ef8 	.word	0x08028ef8

0801bd74 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801bd74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bd78:	4605      	mov	r5, r0
 801bd7a:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801bd7c:	460c      	mov	r4, r1
{
 801bd7e:	4690      	mov	r8, r2
 801bd80:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801bd82:	2900      	cmp	r1, #0
 801bd84:	d03b      	beq.n	801bdfe <tcp_output_control_segment+0x8a>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801bd86:	2d00      	cmp	r5, #0
 801bd88:	d041      	beq.n	801be0e <tcp_output_control_segment+0x9a>
 801bd8a:	7a28      	ldrb	r0, [r5, #8]
 801bd8c:	bb48      	cbnz	r0, 801bde2 <tcp_output_control_segment+0x6e>
    return ip_route(src, dst);
 801bd8e:	4630      	mov	r0, r6
 801bd90:	f003 fffe 	bl	801fd90 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801bd94:	4607      	mov	r7, r0
 801bd96:	b348      	cbz	r0, 801bdec <tcp_output_control_segment+0x78>
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801bd98:	9600      	str	r6, [sp, #0]
 801bd9a:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801bd9c:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801bda0:	2106      	movs	r1, #6
 801bda2:	8922      	ldrh	r2, [r4, #8]
 801bda4:	4620      	mov	r0, r4
 801bda6:	f7fb fa8b 	bl	80172c0 <ip_chksum_pseudo>
 801bdaa:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801bdae:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801bdb0:	7aa9      	ldrb	r1, [r5, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 801bdb2:	f8df c090 	ldr.w	ip, [pc, #144]	; 801be44 <tcp_output_control_segment+0xd0>
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bdb6:	2006      	movs	r0, #6
 801bdb8:	4632      	mov	r2, r6
 801bdba:	9100      	str	r1, [sp, #0]
    TCP_STATS_INC(tcp.xmit);
 801bdbc:	f8bc 5090 	ldrh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bdc0:	4641      	mov	r1, r8
 801bdc2:	9001      	str	r0, [sp, #4]
 801bdc4:	4620      	mov	r0, r4
    TCP_STATS_INC(tcp.xmit);
 801bdc6:	3501      	adds	r5, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bdc8:	9702      	str	r7, [sp, #8]
    TCP_STATS_INC(tcp.xmit);
 801bdca:	f8ac 5090 	strh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bdce:	f004 f9f9 	bl	80201c4 <ip4_output_if>
 801bdd2:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801bdd4:	4620      	mov	r0, r4
 801bdd6:	f7fc fb15 	bl	8018404 <pbuf_free>
  return err;
}
 801bdda:	4628      	mov	r0, r5
 801bddc:	b005      	add	sp, #20
 801bdde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801bde2:	f7fc fa31 	bl	8018248 <netif_get_by_index>
  if (netif == NULL) {
 801bde6:	4607      	mov	r7, r0
 801bde8:	2800      	cmp	r0, #0
 801bdea:	d1d5      	bne.n	801bd98 <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801bdec:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801bdf0:	4620      	mov	r0, r4
 801bdf2:	f7fc fb07 	bl	8018404 <pbuf_free>
}
 801bdf6:	4628      	mov	r0, r5
 801bdf8:	b005      	add	sp, #20
 801bdfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801bdfe:	4b0e      	ldr	r3, [pc, #56]	; (801be38 <tcp_output_control_segment+0xc4>)
 801be00:	f240 7287 	movw	r2, #1927	; 0x787
 801be04:	490d      	ldr	r1, [pc, #52]	; (801be3c <tcp_output_control_segment+0xc8>)
 801be06:	480e      	ldr	r0, [pc, #56]	; (801be40 <tcp_output_control_segment+0xcc>)
 801be08:	f006 fc14 	bl	8022634 <iprintf>
 801be0c:	e7bb      	b.n	801bd86 <tcp_output_control_segment+0x12>
    return ip_route(src, dst);
 801be0e:	4630      	mov	r0, r6
 801be10:	f003 ffbe 	bl	801fd90 <ip4_route>
  if (netif == NULL) {
 801be14:	4607      	mov	r7, r0
 801be16:	2800      	cmp	r0, #0
 801be18:	d0e8      	beq.n	801bdec <tcp_output_control_segment+0x78>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801be1a:	9600      	str	r6, [sp, #0]
 801be1c:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801be1e:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801be22:	2106      	movs	r1, #6
 801be24:	8922      	ldrh	r2, [r4, #8]
 801be26:	4620      	mov	r0, r4
 801be28:	f7fb fa4a 	bl	80172c0 <ip_chksum_pseudo>
      tos = 0;
 801be2c:	4629      	mov	r1, r5
      ttl = TCP_TTL;
 801be2e:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801be30:	f8a9 0010 	strh.w	r0, [r9, #16]
    if (pcb != NULL) {
 801be34:	e7bd      	b.n	801bdb2 <tcp_output_control_segment+0x3e>
 801be36:	bf00      	nop
 801be38:	08040a44 	.word	0x08040a44
 801be3c:	08040bb0 	.word	0x08040bb0
 801be40:	08028ef8 	.word	0x08028ef8
 801be44:	2002e0b4 	.word	0x2002e0b4

0801be48 <tcp_write>:
{
 801be48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801be4c:	2400      	movs	r4, #0
{
 801be4e:	b091      	sub	sp, #68	; 0x44
 801be50:	9107      	str	r1, [sp, #28]
 801be52:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 801be54:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801be58:	2800      	cmp	r0, #0
 801be5a:	f000 8321 	beq.w	801c4a0 <tcp_write+0x658>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801be5e:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801be62:	4692      	mov	sl, r2
 801be64:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 801be66:	4681      	mov	r9, r0
 801be68:	085b      	lsrs	r3, r3, #1
 801be6a:	4293      	cmp	r3, r2
 801be6c:	bf28      	it	cs
 801be6e:	4613      	movcs	r3, r2
 801be70:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 801be72:	2b00      	cmp	r3, #0
 801be74:	bf08      	it	eq
 801be76:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801be78:	9b07      	ldr	r3, [sp, #28]
 801be7a:	2b00      	cmp	r3, #0
 801be7c:	f000 8306 	beq.w	801c48c <tcp_write+0x644>
  if ((pcb->state != ESTABLISHED) &&
 801be80:	7d03      	ldrb	r3, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 801be82:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801be84:	2a02      	cmp	r2, #2
 801be86:	d902      	bls.n	801be8e <tcp_write+0x46>
 801be88:	2b07      	cmp	r3, #7
 801be8a:	f040 82ae 	bne.w	801c3ea <tcp_write+0x5a2>
  } else if (len == 0) {
 801be8e:	f1ba 0f00 	cmp.w	sl, #0
 801be92:	f000 80f0 	beq.w	801c076 <tcp_write+0x22e>
  if (len > pcb->snd_buf) {
 801be96:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 801be9a:	4553      	cmp	r3, sl
 801be9c:	f0c0 82ce 	bcc.w	801c43c <tcp_write+0x5f4>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801bea0:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801bea4:	2e08      	cmp	r6, #8
 801bea6:	f200 82d2 	bhi.w	801c44e <tcp_write+0x606>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801beaa:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801beae:	2e00      	cmp	r6, #0
 801beb0:	f000 80d4 	beq.w	801c05c <tcp_write+0x214>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801beb4:	2b00      	cmp	r3, #0
 801beb6:	f040 80e0 	bne.w	801c07a <tcp_write+0x232>
 801beba:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801bebe:	f1b8 0f00 	cmp.w	r8, #0
 801bec2:	f000 8274 	beq.w	801c3ae <tcp_write+0x566>
 801bec6:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801bec8:	461a      	mov	r2, r3
 801beca:	681b      	ldr	r3, [r3, #0]
 801becc:	2b00      	cmp	r3, #0
 801bece:	d1fb      	bne.n	801bec8 <tcp_write+0x80>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801bed0:	7a94      	ldrb	r4, [r2, #10]
 801bed2:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801bed4:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801bed6:	00a4      	lsls	r4, r4, #2
 801bed8:	920b      	str	r2, [sp, #44]	; 0x2c
 801beda:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801bede:	191a      	adds	r2, r3, r4
 801bee0:	4593      	cmp	fp, r2
 801bee2:	f2c0 81af 	blt.w	801c244 <tcp_write+0x3fc>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801bee6:	ebab 0404 	sub.w	r4, fp, r4
    oversize = pcb->unsent_oversize;
 801beea:	f8b9 2068 	ldrh.w	r2, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801beee:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 801bef0:	920a      	str	r2, [sp, #40]	; 0x28
 801bef2:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    space = mss_local - (last_unsent->len + unsent_optlen);
 801bef6:	b2a4      	uxth	r4, r4
    if (oversize > 0) {
 801bef8:	2a00      	cmp	r2, #0
 801befa:	f000 80d3 	beq.w	801c0a4 <tcp_write+0x25c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801befe:	42a2      	cmp	r2, r4
 801bf00:	f200 8172 	bhi.w	801c1e8 <tcp_write+0x3a0>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801bf04:	45a2      	cmp	sl, r4
 801bf06:	4650      	mov	r0, sl
 801bf08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bf0a:	bf28      	it	cs
 801bf0c:	4620      	movcs	r0, r4
 801bf0e:	4298      	cmp	r0, r3
 801bf10:	bf28      	it	cs
 801bf12:	4618      	movcs	r0, r3
      oversize -= oversize_used;
 801bf14:	1a1b      	subs	r3, r3, r0
      space -= oversize_used;
 801bf16:	1a24      	subs	r4, r4, r0
      oversize -= oversize_used;
 801bf18:	b29b      	uxth	r3, r3
      space -= oversize_used;
 801bf1a:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801bf1c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	f000 818c 	beq.w	801c23e <tcp_write+0x3f6>
 801bf26:	4582      	cmp	sl, r0
 801bf28:	f000 8189 	beq.w	801c23e <tcp_write+0x3f6>
 801bf2c:	4bb4      	ldr	r3, [pc, #720]	; (801c200 <tcp_write+0x3b8>)
 801bf2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 801bf32:	900a      	str	r0, [sp, #40]	; 0x28
 801bf34:	49b3      	ldr	r1, [pc, #716]	; (801c204 <tcp_write+0x3bc>)
 801bf36:	48b4      	ldr	r0, [pc, #720]	; (801c208 <tcp_write+0x3c0>)
 801bf38:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801bf3a:	f006 fb7b 	bl	8022634 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801bf3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bf40:	459a      	cmp	sl, r3
 801bf42:	f200 80b4 	bhi.w	801c0ae <tcp_write+0x266>
  struct pbuf *concat_p = NULL;
 801bf46:	2300      	movs	r3, #0
 801bf48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801bf4a:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 801bf4c:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 801bf4e:	45a2      	cmp	sl, r4
 801bf50:	f240 80f2 	bls.w	801c138 <tcp_write+0x2f0>
 801bf54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf56:	f04f 0800 	mov.w	r8, #0
 801bf5a:	f003 0301 	and.w	r3, r3, #1
 801bf5e:	f8cd 8014 	str.w	r8, [sp, #20]
 801bf62:	9308      	str	r3, [sp, #32]
 801bf64:	4643      	mov	r3, r8
 801bf66:	46d8      	mov	r8, fp
 801bf68:	469b      	mov	fp, r3
 801bf6a:	e043      	b.n	801bff4 <tcp_write+0x1ac>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801bf6c:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801bf70:	2b00      	cmp	r3, #0
 801bf72:	f040 80f4 	bne.w	801c15e <tcp_write+0x316>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801bf76:	2201      	movs	r2, #1
 801bf78:	4629      	mov	r1, r5
 801bf7a:	2036      	movs	r0, #54	; 0x36
 801bf7c:	f7fc fab0 	bl	80184e0 <pbuf_alloc>
 801bf80:	4603      	mov	r3, r0
 801bf82:	2800      	cmp	r0, #0
 801bf84:	f000 8103 	beq.w	801c18e <tcp_write+0x346>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801bf88:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801bf8a:	2100      	movs	r1, #0
 801bf8c:	2036      	movs	r0, #54	; 0x36
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801bf8e:	9306      	str	r3, [sp, #24]
 801bf90:	1917      	adds	r7, r2, r4
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801bf92:	f44f 7220 	mov.w	r2, #640	; 0x280
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801bf96:	605f      	str	r7, [r3, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801bf98:	f7fc faa2 	bl	80184e0 <pbuf_alloc>
 801bf9c:	9b06      	ldr	r3, [sp, #24]
 801bf9e:	4607      	mov	r7, r0
 801bfa0:	2800      	cmp	r0, #0
 801bfa2:	f000 819d 	beq.w	801c2e0 <tcp_write+0x498>
      pbuf_cat(p/*header*/, p2/*data*/);
 801bfa6:	4619      	mov	r1, r3
 801bfa8:	f7fc fbae 	bl	8018708 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801bfac:	4638      	mov	r0, r7
 801bfae:	f7fc fb8d 	bl	80186cc <pbuf_clen>
 801bfb2:	4430      	add	r0, r6
 801bfb4:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801bfb6:	2e09      	cmp	r6, #9
 801bfb8:	d84a      	bhi.n	801c050 <tcp_write+0x208>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801bfba:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 801bfbe:	2200      	movs	r2, #0
 801bfc0:	4639      	mov	r1, r7
 801bfc2:	4648      	mov	r0, r9
 801bfc4:	4423      	add	r3, r4
 801bfc6:	9200      	str	r2, [sp, #0]
 801bfc8:	f7ff fdce 	bl	801bb68 <tcp_create_segment>
 801bfcc:	4607      	mov	r7, r0
 801bfce:	2800      	cmp	r0, #0
 801bfd0:	f000 80dd 	beq.w	801c18e <tcp_write+0x346>
    if (queue == NULL) {
 801bfd4:	9b05      	ldr	r3, [sp, #20]
 801bfd6:	2b00      	cmp	r3, #0
 801bfd8:	f000 80a6 	beq.w	801c128 <tcp_write+0x2e0>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801bfdc:	f1bb 0f00 	cmp.w	fp, #0
 801bfe0:	f000 80c5 	beq.w	801c16e <tcp_write+0x326>
    pos += seglen;
 801bfe4:	442c      	add	r4, r5
      prev_seg->next = seg;
 801bfe6:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 801bfea:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801bfec:	45a2      	cmp	sl, r4
 801bfee:	f240 80a1 	bls.w	801c134 <tcp_write+0x2ec>
 801bff2:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 801bff4:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801bff8:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801bffa:	b2ad      	uxth	r5, r5
 801bffc:	4545      	cmp	r5, r8
 801bffe:	bf28      	it	cs
 801c000:	4645      	movcs	r5, r8
 801c002:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801c004:	2b00      	cmp	r3, #0
 801c006:	d0b1      	beq.n	801bf6c <tcp_write+0x124>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801c008:	9b05      	ldr	r3, [sp, #20]
 801c00a:	4642      	mov	r2, r8
 801c00c:	4629      	mov	r1, r5
 801c00e:	2036      	movs	r0, #54	; 0x36
 801c010:	fab3 f783 	clz	r7, r3
 801c014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c016:	097f      	lsrs	r7, r7, #5
 801c018:	e9cd 9300 	strd	r9, r3, [sp]
 801c01c:	9702      	str	r7, [sp, #8]
 801c01e:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801c022:	f7ff fd51 	bl	801bac8 <tcp_pbuf_prealloc>
 801c026:	4607      	mov	r7, r0
 801c028:	2800      	cmp	r0, #0
 801c02a:	f000 80b0 	beq.w	801c18e <tcp_write+0x346>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801c02e:	8943      	ldrh	r3, [r0, #10]
 801c030:	42ab      	cmp	r3, r5
 801c032:	f0c0 80a4 	bcc.w	801c17e <tcp_write+0x336>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801c036:	9b07      	ldr	r3, [sp, #28]
 801c038:	462a      	mov	r2, r5
 801c03a:	6878      	ldr	r0, [r7, #4]
 801c03c:	1919      	adds	r1, r3, r4
 801c03e:	f005 fb5f 	bl	8021700 <memcpy>
    queuelen += pbuf_clen(p);
 801c042:	4638      	mov	r0, r7
 801c044:	f7fc fb42 	bl	80186cc <pbuf_clen>
 801c048:	4430      	add	r0, r6
 801c04a:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801c04c:	2e09      	cmp	r6, #9
 801c04e:	d9b4      	bls.n	801bfba <tcp_write+0x172>
      pbuf_free(p);
 801c050:	4638      	mov	r0, r7
 801c052:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801c056:	f7fc f9d5 	bl	8018404 <pbuf_free>
      goto memerr;
 801c05a:	e09a      	b.n	801c192 <tcp_write+0x34a>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801c05c:	b923      	cbnz	r3, 801c068 <tcp_write+0x220>
 801c05e:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801c062:	2b00      	cmp	r3, #0
 801c064:	f000 80de 	beq.w	801c224 <tcp_write+0x3dc>
 801c068:	4b65      	ldr	r3, [pc, #404]	; (801c200 <tcp_write+0x3b8>)
 801c06a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801c06e:	4967      	ldr	r1, [pc, #412]	; (801c20c <tcp_write+0x3c4>)
 801c070:	4865      	ldr	r0, [pc, #404]	; (801c208 <tcp_write+0x3c0>)
 801c072:	f006 fadf 	bl	8022634 <iprintf>
  if (err != ERR_OK) {
 801c076:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 801c07a:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801c07e:	f1b8 0f00 	cmp.w	r8, #0
 801c082:	f47f af20 	bne.w	801bec6 <tcp_write+0x7e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801c086:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801c08a:	2b00      	cmp	r3, #0
 801c08c:	f040 80cf 	bne.w	801c22e <tcp_write+0x3e6>
  while (pos < len) {
 801c090:	f1ba 0f00 	cmp.w	sl, #0
 801c094:	f000 81ea 	beq.w	801c46c <tcp_write+0x624>
          extendlen = seglen;
 801c098:	2400      	movs	r4, #0
 801c09a:	940d      	str	r4, [sp, #52]	; 0x34
 801c09c:	940c      	str	r4, [sp, #48]	; 0x30
 801c09e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 801c0a2:	e757      	b.n	801bf54 <tcp_write+0x10c>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801c0a4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801c0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c0a8:	459a      	cmp	sl, r3
 801c0aa:	f67f af4c 	bls.w	801bf46 <tcp_write+0xfe>
 801c0ae:	2c00      	cmp	r4, #0
 801c0b0:	f43f af49 	beq.w	801bf46 <tcp_write+0xfe>
 801c0b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c0b6:	8912      	ldrh	r2, [r2, #8]
 801c0b8:	920d      	str	r2, [sp, #52]	; 0x34
 801c0ba:	2a00      	cmp	r2, #0
 801c0bc:	f000 8090 	beq.w	801c1e0 <tcp_write+0x398>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801c0c0:	ebaa 0503 	sub.w	r5, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801c0c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 801c0c6:	42a5      	cmp	r5, r4
 801c0c8:	bfa8      	it	ge
 801c0ca:	4625      	movge	r5, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801c0cc:	07db      	lsls	r3, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801c0ce:	b2af      	uxth	r7, r5
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801c0d0:	f100 8195 	bmi.w	801c3fe <tcp_write+0x5b6>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801c0d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c0d6:	685a      	ldr	r2, [r3, #4]
 801c0d8:	4613      	mov	r3, r2
 801c0da:	6812      	ldr	r2, [r2, #0]
 801c0dc:	2a00      	cmp	r2, #0
 801c0de:	d1fb      	bne.n	801c0d8 <tcp_write+0x290>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801c0e0:	920c      	str	r2, [sp, #48]	; 0x30
 801c0e2:	7b1a      	ldrb	r2, [r3, #12]
 801c0e4:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801c0e8:	d106      	bne.n	801c0f8 <tcp_write+0x2b0>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801c0ea:	895a      	ldrh	r2, [r3, #10]
 801c0ec:	685b      	ldr	r3, [r3, #4]
 801c0ee:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801c0f0:	9a07      	ldr	r2, [sp, #28]
 801c0f2:	429a      	cmp	r2, r3
 801c0f4:	f000 8174 	beq.w	801c3e0 <tcp_write+0x598>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801c0f8:	2201      	movs	r2, #1
 801c0fa:	4639      	mov	r1, r7
 801c0fc:	2000      	movs	r0, #0
 801c0fe:	f7fc f9ef 	bl	80184e0 <pbuf_alloc>
 801c102:	900c      	str	r0, [sp, #48]	; 0x30
 801c104:	2800      	cmp	r0, #0
 801c106:	f000 8145 	beq.w	801c394 <tcp_write+0x54c>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801c10a:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c10c:	9b07      	ldr	r3, [sp, #28]
 801c10e:	440b      	add	r3, r1
  u16_t extendlen = 0;
 801c110:	2100      	movs	r1, #0
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801c112:	6043      	str	r3, [r0, #4]
  u16_t extendlen = 0;
 801c114:	910d      	str	r1, [sp, #52]	; 0x34
          queuelen += pbuf_clen(concat_p);
 801c116:	f7fc fad9 	bl	80186cc <pbuf_clen>
 801c11a:	4406      	add	r6, r0
 801c11c:	b2b6      	uxth	r6, r6
      pos += seglen;
 801c11e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c120:	18fc      	adds	r4, r7, r3
 801c122:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801c124:	b2a4      	uxth	r4, r4
 801c126:	e712      	b.n	801bf4e <tcp_write+0x106>
    pos += seglen;
 801c128:	442c      	add	r4, r5
 801c12a:	9005      	str	r0, [sp, #20]
 801c12c:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801c12e:	45a2      	cmp	sl, r4
 801c130:	f63f af5f 	bhi.w	801bff2 <tcp_write+0x1aa>
 801c134:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 801c138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c13a:	2b00      	cmp	r3, #0
 801c13c:	f000 80e0 	beq.w	801c300 <tcp_write+0x4b8>
    for (p = last_unsent->p; p; p = p->next) {
 801c140:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c142:	6854      	ldr	r4, [r2, #4]
 801c144:	2c00      	cmp	r4, #0
 801c146:	f000 8095 	beq.w	801c274 <tcp_write+0x42c>
 801c14a:	469b      	mov	fp, r3
 801c14c:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 801c14e:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801c150:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801c152:	445b      	add	r3, fp
 801c154:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801c156:	2a00      	cmp	r2, #0
 801c158:	d07e      	beq.n	801c258 <tcp_write+0x410>
  u16_t extendlen = 0;
 801c15a:	4614      	mov	r4, r2
 801c15c:	e7f7      	b.n	801c14e <tcp_write+0x306>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801c15e:	4b28      	ldr	r3, [pc, #160]	; (801c200 <tcp_write+0x3b8>)
 801c160:	f240 2271 	movw	r2, #625	; 0x271
 801c164:	492a      	ldr	r1, [pc, #168]	; (801c210 <tcp_write+0x3c8>)
 801c166:	4828      	ldr	r0, [pc, #160]	; (801c208 <tcp_write+0x3c0>)
 801c168:	f006 fa64 	bl	8022634 <iprintf>
 801c16c:	e703      	b.n	801bf76 <tcp_write+0x12e>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801c16e:	4b24      	ldr	r3, [pc, #144]	; (801c200 <tcp_write+0x3b8>)
 801c170:	f240 22ab 	movw	r2, #683	; 0x2ab
 801c174:	4927      	ldr	r1, [pc, #156]	; (801c214 <tcp_write+0x3cc>)
 801c176:	4824      	ldr	r0, [pc, #144]	; (801c208 <tcp_write+0x3c0>)
 801c178:	f006 fa5c 	bl	8022634 <iprintf>
 801c17c:	e732      	b.n	801bfe4 <tcp_write+0x19c>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801c17e:	4b20      	ldr	r3, [pc, #128]	; (801c200 <tcp_write+0x3b8>)
 801c180:	f240 2266 	movw	r2, #614	; 0x266
 801c184:	4924      	ldr	r1, [pc, #144]	; (801c218 <tcp_write+0x3d0>)
 801c186:	4820      	ldr	r0, [pc, #128]	; (801c208 <tcp_write+0x3c0>)
 801c188:	f006 fa54 	bl	8022634 <iprintf>
 801c18c:	e753      	b.n	801c036 <tcp_write+0x1ee>
 801c18e:	f8dd 8014 	ldr.w	r8, [sp, #20]
  TCP_STATS_INC(tcp.memerr);
 801c192:	4922      	ldr	r1, [pc, #136]	; (801c21c <tcp_write+0x3d4>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c194:	f8b9 201a 	ldrh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801c198:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c19c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801c1a0:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c1a2:	f8a9 201a 	strh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801c1a6:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801c1aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c1ac:	b113      	cbz	r3, 801c1b4 <tcp_write+0x36c>
    pbuf_free(concat_p);
 801c1ae:	4618      	mov	r0, r3
 801c1b0:	f7fc f928 	bl	8018404 <pbuf_free>
  if (queue != NULL) {
 801c1b4:	f1b8 0f00 	cmp.w	r8, #0
 801c1b8:	d002      	beq.n	801c1c0 <tcp_write+0x378>
    tcp_segs_free(queue);
 801c1ba:	4640      	mov	r0, r8
 801c1bc:	f7fc ff58 	bl	8019070 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801c1c0:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 801c1c4:	b13b      	cbz	r3, 801c1d6 <tcp_write+0x38e>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801c1c6:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801c1ca:	b923      	cbnz	r3, 801c1d6 <tcp_write+0x38e>
 801c1cc:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801c1d0:	2b00      	cmp	r3, #0
 801c1d2:	f000 808b 	beq.w	801c2ec <tcp_write+0x4a4>
  return ERR_MEM;
 801c1d6:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c1da:	b011      	add	sp, #68	; 0x44
 801c1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct pbuf *concat_p = NULL;
 801c1e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c1e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801c1e4:	930c      	str	r3, [sp, #48]	; 0x30
 801c1e6:	e6b5      	b.n	801bf54 <tcp_write+0x10c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801c1e8:	4b05      	ldr	r3, [pc, #20]	; (801c200 <tcp_write+0x3b8>)
 801c1ea:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801c1ee:	490c      	ldr	r1, [pc, #48]	; (801c220 <tcp_write+0x3d8>)
 801c1f0:	4805      	ldr	r0, [pc, #20]	; (801c208 <tcp_write+0x3c0>)
 801c1f2:	f006 fa1f 	bl	8022634 <iprintf>
 801c1f6:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801c1fa:	930a      	str	r3, [sp, #40]	; 0x28
 801c1fc:	e682      	b.n	801bf04 <tcp_write+0xbc>
 801c1fe:	bf00      	nop
 801c200:	08040a44 	.word	0x08040a44
 801c204:	08040cd0 	.word	0x08040cd0
 801c208:	08028ef8 	.word	0x08028ef8
 801c20c:	08040c64 	.word	0x08040c64
 801c210:	08040d8c 	.word	0x08040d8c
 801c214:	08040d9c 	.word	0x08040d9c
 801c218:	08040d4c 	.word	0x08040d4c
 801c21c:	2002e0b4 	.word	0x2002e0b4
 801c220:	08040cb0 	.word	0x08040cb0
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801c224:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801c228:	2b00      	cmp	r3, #0
 801c22a:	f43f af35 	beq.w	801c098 <tcp_write+0x250>
 801c22e:	4ba2      	ldr	r3, [pc, #648]	; (801c4b8 <tcp_write+0x670>)
 801c230:	f240 224a 	movw	r2, #586	; 0x24a
 801c234:	49a1      	ldr	r1, [pc, #644]	; (801c4bc <tcp_write+0x674>)
 801c236:	48a2      	ldr	r0, [pc, #648]	; (801c4c0 <tcp_write+0x678>)
 801c238:	f006 f9fc 	bl	8022634 <iprintf>
 801c23c:	e728      	b.n	801c090 <tcp_write+0x248>
 801c23e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801c240:	900a      	str	r0, [sp, #40]	; 0x28
 801c242:	e730      	b.n	801c0a6 <tcp_write+0x25e>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801c244:	4b9c      	ldr	r3, [pc, #624]	; (801c4b8 <tcp_write+0x670>)
 801c246:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801c24a:	499e      	ldr	r1, [pc, #632]	; (801c4c4 <tcp_write+0x67c>)
 801c24c:	489c      	ldr	r0, [pc, #624]	; (801c4c0 <tcp_write+0x678>)
 801c24e:	f006 f9f1 	bl	8022634 <iprintf>
 801c252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c254:	891b      	ldrh	r3, [r3, #8]
 801c256:	e646      	b.n	801bee6 <tcp_write+0x9e>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801c258:	6863      	ldr	r3, [r4, #4]
 801c25a:	465a      	mov	r2, fp
 801c25c:	8960      	ldrh	r0, [r4, #10]
 801c25e:	4629      	mov	r1, r5
 801c260:	4418      	add	r0, r3
 801c262:	f005 fa4d 	bl	8021700 <memcpy>
        p->len += oversize_used;
 801c266:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801c268:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 801c26a:	445b      	add	r3, fp
 801c26c:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801c26e:	2a00      	cmp	r2, #0
 801c270:	f47f af73 	bne.w	801c15a <tcp_write+0x312>
    last_unsent->len += oversize_used;
 801c274:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801c276:	980a      	ldr	r0, [sp, #40]	; 0x28
 801c278:	890b      	ldrh	r3, [r1, #8]
  pcb->unsent_oversize = oversize;
 801c27a:	f8bd 203e 	ldrh.w	r2, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 801c27e:	4418      	add	r0, r3
  if (concat_p != NULL) {
 801c280:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    last_unsent->len += oversize_used;
 801c282:	8108      	strh	r0, [r1, #8]
  pcb->unsent_oversize = oversize;
 801c284:	f8a9 2068 	strh.w	r2, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801c288:	2b00      	cmp	r3, #0
 801c28a:	d061      	beq.n	801c350 <tcp_write+0x508>
    pbuf_cat(last_unsent->p, concat_p);
 801c28c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801c28e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c290:	6860      	ldr	r0, [r4, #4]
 801c292:	4629      	mov	r1, r5
 801c294:	f7fc fa38 	bl	8018708 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801c298:	892a      	ldrh	r2, [r5, #8]
 801c29a:	8923      	ldrh	r3, [r4, #8]
 801c29c:	4413      	add	r3, r2
 801c29e:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 801c2a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c2a2:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 801c2a6:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 801c2aa:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
  pcb->snd_lbb += len;
 801c2ae:	4452      	add	r2, sl
  pcb->snd_queuelen = queuelen;
 801c2b0:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_buf -= len;
 801c2b4:	eba3 0a0a 	sub.w	sl, r3, sl
  pcb->snd_lbb += len;
 801c2b8:	f8c9 205c 	str.w	r2, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 801c2bc:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 801c2c0:	b11e      	cbz	r6, 801c2ca <tcp_write+0x482>
    LWIP_ASSERT("tcp_write: valid queue length",
 801c2c2:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801c2c6:	2b00      	cmp	r3, #0
 801c2c8:	d036      	beq.n	801c338 <tcp_write+0x4f0>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801c2ca:	b12f      	cbz	r7, 801c2d8 <tcp_write+0x490>
 801c2cc:	68fb      	ldr	r3, [r7, #12]
 801c2ce:	b11b      	cbz	r3, 801c2d8 <tcp_write+0x490>
 801c2d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c2d2:	f012 0502 	ands.w	r5, r2, #2
 801c2d6:	d025      	beq.n	801c324 <tcp_write+0x4dc>
  return ERR_OK;
 801c2d8:	2000      	movs	r0, #0
}
 801c2da:	b011      	add	sp, #68	; 0x44
 801c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 801c2e0:	4618      	mov	r0, r3
 801c2e2:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801c2e6:	f7fc f88d 	bl	8018404 <pbuf_free>
        goto memerr;
 801c2ea:	e752      	b.n	801c192 <tcp_write+0x34a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801c2ec:	4b72      	ldr	r3, [pc, #456]	; (801c4b8 <tcp_write+0x670>)
 801c2ee:	f240 3227 	movw	r2, #807	; 0x327
 801c2f2:	4975      	ldr	r1, [pc, #468]	; (801c4c8 <tcp_write+0x680>)
 801c2f4:	4872      	ldr	r0, [pc, #456]	; (801c4c0 <tcp_write+0x678>)
 801c2f6:	f006 f99d 	bl	8022634 <iprintf>
  return ERR_MEM;
 801c2fa:	f04f 30ff 	mov.w	r0, #4294967295
 801c2fe:	e76c      	b.n	801c1da <tcp_write+0x392>
  pcb->unsent_oversize = oversize;
 801c300:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801c304:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801c308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c30a:	2b00      	cmp	r3, #0
 801c30c:	d059      	beq.n	801c3c2 <tcp_write+0x57a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801c30e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c310:	2b00      	cmp	r3, #0
 801c312:	d1bb      	bne.n	801c28c <tcp_write+0x444>
 801c314:	4b68      	ldr	r3, [pc, #416]	; (801c4b8 <tcp_write+0x670>)
 801c316:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801c31a:	496c      	ldr	r1, [pc, #432]	; (801c4cc <tcp_write+0x684>)
 801c31c:	4868      	ldr	r0, [pc, #416]	; (801c4c0 <tcp_write+0x678>)
 801c31e:	f006 f989 	bl	8022634 <iprintf>
 801c322:	e7b3      	b.n	801c28c <tcp_write+0x444>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801c324:	2008      	movs	r0, #8
 801c326:	899c      	ldrh	r4, [r3, #12]
 801c328:	f7fa fa18 	bl	801675c <lwip_htons>
 801c32c:	4602      	mov	r2, r0
 801c32e:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 801c330:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801c332:	4314      	orrs	r4, r2
 801c334:	819c      	strh	r4, [r3, #12]
 801c336:	e750      	b.n	801c1da <tcp_write+0x392>
    LWIP_ASSERT("tcp_write: valid queue length",
 801c338:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801c33c:	2b00      	cmp	r3, #0
 801c33e:	d1c4      	bne.n	801c2ca <tcp_write+0x482>
 801c340:	4b5d      	ldr	r3, [pc, #372]	; (801c4b8 <tcp_write+0x670>)
 801c342:	f240 3212 	movw	r2, #786	; 0x312
 801c346:	4960      	ldr	r1, [pc, #384]	; (801c4c8 <tcp_write+0x680>)
 801c348:	485d      	ldr	r0, [pc, #372]	; (801c4c0 <tcp_write+0x678>)
 801c34a:	f006 f973 	bl	8022634 <iprintf>
 801c34e:	e7bc      	b.n	801c2ca <tcp_write+0x482>
  } else if (extendlen > 0) {
 801c350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c352:	2b00      	cmp	r3, #0
 801c354:	d0a4      	beq.n	801c2a0 <tcp_write+0x458>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801c356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c358:	6859      	ldr	r1, [r3, #4]
 801c35a:	2900      	cmp	r1, #0
 801c35c:	d036      	beq.n	801c3cc <tcp_write+0x584>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c35e:	680a      	ldr	r2, [r1, #0]
 801c360:	2a00      	cmp	r2, #0
 801c362:	f000 80a7 	beq.w	801c4b4 <tcp_write+0x66c>
 801c366:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801c368:	e000      	b.n	801c36c <tcp_write+0x524>
 801c36a:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 801c36c:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c36e:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 801c370:	4423      	add	r3, r4
 801c372:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c374:	4611      	mov	r1, r2
 801c376:	2800      	cmp	r0, #0
 801c378:	d1f7      	bne.n	801c36a <tcp_write+0x522>
    p->tot_len += extendlen;
 801c37a:	8910      	ldrh	r0, [r2, #8]
    p->len += extendlen;
 801c37c:	8951      	ldrh	r1, [r2, #10]
    p->tot_len += extendlen;
 801c37e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    last_unsent->len += extendlen;
 801c380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    p->tot_len += extendlen;
 801c382:	4420      	add	r0, r4
    p->len += extendlen;
 801c384:	4421      	add	r1, r4
    last_unsent->len += extendlen;
 801c386:	891b      	ldrh	r3, [r3, #8]
    p->tot_len += extendlen;
 801c388:	8110      	strh	r0, [r2, #8]
    last_unsent->len += extendlen;
 801c38a:	4423      	add	r3, r4
    p->len += extendlen;
 801c38c:	8151      	strh	r1, [r2, #10]
    last_unsent->len += extendlen;
 801c38e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c390:	8113      	strh	r3, [r2, #8]
 801c392:	e785      	b.n	801c2a0 <tcp_write+0x458>
  TCP_STATS_INC(tcp.memerr);
 801c394:	494e      	ldr	r1, [pc, #312]	; (801c4d0 <tcp_write+0x688>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c396:	f8b9 201a 	ldrh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801c39a:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c39e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801c3a2:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c3a4:	f8a9 201a 	strh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801c3a8:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801c3ac:	e708      	b.n	801c1c0 <tcp_write+0x378>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801c3ae:	4b42      	ldr	r3, [pc, #264]	; (801c4b8 <tcp_write+0x670>)
 801c3b0:	f240 1255 	movw	r2, #341	; 0x155
 801c3b4:	4947      	ldr	r1, [pc, #284]	; (801c4d4 <tcp_write+0x68c>)
 801c3b6:	4842      	ldr	r0, [pc, #264]	; (801c4c0 <tcp_write+0x678>)
 801c3b8:	f006 f93c 	bl	8022634 <iprintf>
  if (err != ERR_OK) {
 801c3bc:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801c3c0:	e65b      	b.n	801c07a <tcp_write+0x232>
  } else if (extendlen > 0) {
 801c3c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c3c4:	b1a3      	cbz	r3, 801c3f0 <tcp_write+0x5a8>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801c3c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	d1c4      	bne.n	801c356 <tcp_write+0x50e>
 801c3cc:	4b3a      	ldr	r3, [pc, #232]	; (801c4b8 <tcp_write+0x670>)
 801c3ce:	f240 22e6 	movw	r2, #742	; 0x2e6
 801c3d2:	4941      	ldr	r1, [pc, #260]	; (801c4d8 <tcp_write+0x690>)
 801c3d4:	483a      	ldr	r0, [pc, #232]	; (801c4c0 <tcp_write+0x678>)
 801c3d6:	f006 f92d 	bl	8022634 <iprintf>
 801c3da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c3dc:	6859      	ldr	r1, [r3, #4]
 801c3de:	e7be      	b.n	801c35e <tcp_write+0x516>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801c3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c3e2:	2b00      	cmp	r3, #0
 801c3e4:	d149      	bne.n	801c47a <tcp_write+0x632>
          extendlen = seglen;
 801c3e6:	970d      	str	r7, [sp, #52]	; 0x34
 801c3e8:	e699      	b.n	801c11e <tcp_write+0x2d6>
    return ERR_CONN;
 801c3ea:	f06f 000a 	mvn.w	r0, #10
 801c3ee:	e6f4      	b.n	801c1da <tcp_write+0x392>
  if (last_unsent == NULL) {
 801c3f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c3f2:	2b00      	cmp	r3, #0
 801c3f4:	f47f af54 	bne.w	801c2a0 <tcp_write+0x458>
    pcb->unsent = queue;
 801c3f8:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 801c3fc:	e753      	b.n	801c2a6 <tcp_write+0x45e>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801c3fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c400:	2301      	movs	r3, #1
 801c402:	4639      	mov	r1, r7
 801c404:	2000      	movs	r0, #0
 801c406:	9302      	str	r3, [sp, #8]
 801c408:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801c40c:	e9cd 9200 	strd	r9, r2, [sp]
 801c410:	4622      	mov	r2, r4
 801c412:	f7ff fb59 	bl	801bac8 <tcp_pbuf_prealloc>
 801c416:	4604      	mov	r4, r0
 801c418:	900c      	str	r0, [sp, #48]	; 0x30
 801c41a:	2800      	cmp	r0, #0
 801c41c:	d0ba      	beq.n	801c394 <tcp_write+0x54c>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801c41e:	9b07      	ldr	r3, [sp, #28]
 801c420:	463a      	mov	r2, r7
 801c422:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c424:	6840      	ldr	r0, [r0, #4]
 801c426:	1859      	adds	r1, r3, r1
  u16_t extendlen = 0;
 801c428:	2300      	movs	r3, #0
 801c42a:	930d      	str	r3, [sp, #52]	; 0x34
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801c42c:	f005 f968 	bl	8021700 <memcpy>
        queuelen += pbuf_clen(concat_p);
 801c430:	4620      	mov	r0, r4
 801c432:	f7fc f94b 	bl	80186cc <pbuf_clen>
 801c436:	4406      	add	r6, r0
 801c438:	b2b6      	uxth	r6, r6
 801c43a:	e670      	b.n	801c11e <tcp_write+0x2d6>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c43c:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 801c440:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c448:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 801c44c:	e6c5      	b.n	801c1da <tcp_write+0x392>
    TCP_STATS_INC(tcp.memerr);
 801c44e:	4920      	ldr	r1, [pc, #128]	; (801c4d0 <tcp_write+0x688>)
    return ERR_MEM;
 801c450:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c454:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    TCP_STATS_INC(tcp.memerr);
 801c458:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c45c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801c460:	3201      	adds	r2, #1
 801c462:	f8a1 209c 	strh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c466:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 801c46a:	e6b6      	b.n	801c1da <tcp_write+0x392>
  pcb->unsent_oversize = oversize;
 801c46c:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801c470:	46d0      	mov	r8, sl
 801c472:	4657      	mov	r7, sl
 801c474:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801c478:	e7be      	b.n	801c3f8 <tcp_write+0x5b0>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801c47a:	4b0f      	ldr	r3, [pc, #60]	; (801c4b8 <tcp_write+0x670>)
 801c47c:	f240 2231 	movw	r2, #561	; 0x231
 801c480:	4916      	ldr	r1, [pc, #88]	; (801c4dc <tcp_write+0x694>)
 801c482:	480f      	ldr	r0, [pc, #60]	; (801c4c0 <tcp_write+0x678>)
          extendlen = seglen;
 801c484:	970d      	str	r7, [sp, #52]	; 0x34
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801c486:	f006 f8d5 	bl	8022634 <iprintf>
 801c48a:	e648      	b.n	801c11e <tcp_write+0x2d6>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801c48c:	4b0a      	ldr	r3, [pc, #40]	; (801c4b8 <tcp_write+0x670>)
 801c48e:	f240 12ad 	movw	r2, #429	; 0x1ad
 801c492:	4913      	ldr	r1, [pc, #76]	; (801c4e0 <tcp_write+0x698>)
 801c494:	480a      	ldr	r0, [pc, #40]	; (801c4c0 <tcp_write+0x678>)
 801c496:	f006 f8cd 	bl	8022634 <iprintf>
 801c49a:	f06f 000f 	mvn.w	r0, #15
 801c49e:	e69c      	b.n	801c1da <tcp_write+0x392>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801c4a0:	4b05      	ldr	r3, [pc, #20]	; (801c4b8 <tcp_write+0x670>)
 801c4a2:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801c4a6:	490f      	ldr	r1, [pc, #60]	; (801c4e4 <tcp_write+0x69c>)
 801c4a8:	4805      	ldr	r0, [pc, #20]	; (801c4c0 <tcp_write+0x678>)
 801c4aa:	f006 f8c3 	bl	8022634 <iprintf>
 801c4ae:	f06f 000f 	mvn.w	r0, #15
 801c4b2:	e692      	b.n	801c1da <tcp_write+0x392>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801c4b4:	460a      	mov	r2, r1
 801c4b6:	e760      	b.n	801c37a <tcp_write+0x532>
 801c4b8:	08040a44 	.word	0x08040a44
 801c4bc:	08040d1c 	.word	0x08040d1c
 801c4c0:	08028ef8 	.word	0x08028ef8
 801c4c4:	08040c98 	.word	0x08040c98
 801c4c8:	08040e20 	.word	0x08040e20
 801c4cc:	08040db0 	.word	0x08040db0
 801c4d0:	2002e0b4 	.word	0x2002e0b4
 801c4d4:	08040c28 	.word	0x08040c28
 801c4d8:	08040de8 	.word	0x08040de8
 801c4dc:	08040cf0 	.word	0x08040cf0
 801c4e0:	08040bf4 	.word	0x08040bf4
 801c4e4:	08040bdc 	.word	0x08040bdc

0801c4e8 <tcp_split_unsent_seg>:
{
 801c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801c4ec:	4605      	mov	r5, r0
{
 801c4ee:	b083      	sub	sp, #12
 801c4f0:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801c4f2:	2800      	cmp	r0, #0
 801c4f4:	f000 80bf 	beq.w	801c676 <tcp_split_unsent_seg+0x18e>
  useg = pcb->unsent;
 801c4f8:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 801c4fa:	2e00      	cmp	r6, #0
 801c4fc:	d037      	beq.n	801c56e <tcp_split_unsent_seg+0x86>
  if (split == 0) {
 801c4fe:	2c00      	cmp	r4, #0
 801c500:	f000 80c9 	beq.w	801c696 <tcp_split_unsent_seg+0x1ae>
  if (useg->len <= split) {
 801c504:	f8b6 8008 	ldrh.w	r8, [r6, #8]
 801c508:	45a0      	cmp	r8, r4
 801c50a:	f240 80b0 	bls.w	801c66e <tcp_split_unsent_seg+0x186>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801c50e:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 801c510:	42a3      	cmp	r3, r4
 801c512:	d33b      	bcc.n	801c58c <tcp_split_unsent_seg+0xa4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801c514:	f1b8 0f00 	cmp.w	r8, #0
 801c518:	d02e      	beq.n	801c578 <tcp_split_unsent_seg+0x90>
  optflags = useg->flags;
 801c51a:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 801c51e:	eba8 0704 	sub.w	r7, r8, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801c522:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c526:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801c528:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 801c52c:	b2bf      	uxth	r7, r7
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801c52e:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801c532:	eb07 010b 	add.w	r1, r7, fp
 801c536:	b289      	uxth	r1, r1
 801c538:	f7fb ffd2 	bl	80184e0 <pbuf_alloc>
  if (p == NULL) {
 801c53c:	4681      	mov	r9, r0
 801c53e:	b390      	cbz	r0, 801c5a6 <tcp_split_unsent_seg+0xbe>
  offset = useg->p->tot_len - useg->len + split;
 801c540:	6870      	ldr	r0, [r6, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801c542:	463a      	mov	r2, r7
  offset = useg->p->tot_len - useg->len + split;
 801c544:	8931      	ldrh	r1, [r6, #8]
 801c546:	8903      	ldrh	r3, [r0, #8]
 801c548:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801c54a:	f8d9 1004 	ldr.w	r1, [r9, #4]
  offset = useg->p->tot_len - useg->len + split;
 801c54e:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801c550:	4459      	add	r1, fp
 801c552:	b29b      	uxth	r3, r3
 801c554:	f7fc f9ee 	bl	8018934 <pbuf_copy_partial>
 801c558:	42b8      	cmp	r0, r7
 801c55a:	d02f      	beq.n	801c5bc <tcp_split_unsent_seg+0xd4>
  TCP_STATS_INC(tcp.memerr);
 801c55c:	4a53      	ldr	r2, [pc, #332]	; (801c6ac <tcp_split_unsent_seg+0x1c4>)
    pbuf_free(p);
 801c55e:	4648      	mov	r0, r9
  TCP_STATS_INC(tcp.memerr);
 801c560:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801c564:	3301      	adds	r3, #1
 801c566:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 801c56a:	f7fb ff4b 	bl	8018404 <pbuf_free>
  return ERR_MEM;
 801c56e:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c572:	b003      	add	sp, #12
 801c574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801c578:	4b4d      	ldr	r3, [pc, #308]	; (801c6b0 <tcp_split_unsent_seg+0x1c8>)
 801c57a:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801c57e:	494d      	ldr	r1, [pc, #308]	; (801c6b4 <tcp_split_unsent_seg+0x1cc>)
 801c580:	484d      	ldr	r0, [pc, #308]	; (801c6b8 <tcp_split_unsent_seg+0x1d0>)
 801c582:	f006 f857 	bl	8022634 <iprintf>
 801c586:	f8b6 8008 	ldrh.w	r8, [r6, #8]
 801c58a:	e7c6      	b.n	801c51a <tcp_split_unsent_seg+0x32>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801c58c:	4b48      	ldr	r3, [pc, #288]	; (801c6b0 <tcp_split_unsent_seg+0x1c8>)
 801c58e:	f240 325b 	movw	r2, #859	; 0x35b
 801c592:	494a      	ldr	r1, [pc, #296]	; (801c6bc <tcp_split_unsent_seg+0x1d4>)
 801c594:	4848      	ldr	r0, [pc, #288]	; (801c6b8 <tcp_split_unsent_seg+0x1d0>)
 801c596:	f006 f84d 	bl	8022634 <iprintf>
 801c59a:	f8b6 8008 	ldrh.w	r8, [r6, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801c59e:	f1b8 0f00 	cmp.w	r8, #0
 801c5a2:	d1ba      	bne.n	801c51a <tcp_split_unsent_seg+0x32>
 801c5a4:	e7e8      	b.n	801c578 <tcp_split_unsent_seg+0x90>
  TCP_STATS_INC(tcp.memerr);
 801c5a6:	4a41      	ldr	r2, [pc, #260]	; (801c6ac <tcp_split_unsent_seg+0x1c4>)
  return ERR_MEM;
 801c5a8:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 801c5ac:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801c5b0:	3301      	adds	r3, #1
 801c5b2:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 801c5b6:	b003      	add	sp, #12
 801c5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801c5bc:	68f3      	ldr	r3, [r6, #12]
 801c5be:	8998      	ldrh	r0, [r3, #12]
 801c5c0:	f7fa f8cc 	bl	801675c <lwip_htons>
  if (split_flags & TCP_PSH) {
 801c5c4:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801c5c8:	b2c7      	uxtb	r7, r0
  if (split_flags & TCP_PSH) {
 801c5ca:	d15c      	bne.n	801c686 <tcp_split_unsent_seg+0x19e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801c5cc:	f007 073f 	and.w	r7, r7, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801c5d0:	07fb      	lsls	r3, r7, #31
 801c5d2:	d503      	bpl.n	801c5dc <tcp_split_unsent_seg+0xf4>
    split_flags &= ~TCP_FIN;
 801c5d4:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 801c5d8:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801c5dc:	68f3      	ldr	r3, [r6, #12]
 801c5de:	6858      	ldr	r0, [r3, #4]
 801c5e0:	f7fa f8c0 	bl	8016764 <lwip_htonl>
 801c5e4:	f8cd a000 	str.w	sl, [sp]
 801c5e8:	1823      	adds	r3, r4, r0
 801c5ea:	465a      	mov	r2, fp
 801c5ec:	4649      	mov	r1, r9
 801c5ee:	4628      	mov	r0, r5
 801c5f0:	f7ff faba 	bl	801bb68 <tcp_create_segment>
  if (seg == NULL) {
 801c5f4:	4682      	mov	sl, r0
 801c5f6:	2800      	cmp	r0, #0
 801c5f8:	d0b0      	beq.n	801c55c <tcp_split_unsent_seg+0x74>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801c5fa:	6870      	ldr	r0, [r6, #4]
 801c5fc:	eba4 0408 	sub.w	r4, r4, r8
 801c600:	f7fc f864 	bl	80186cc <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801c604:	f8d6 c004 	ldr.w	ip, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801c608:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
 801c60c:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801c60e:	f8bc 1008 	ldrh.w	r1, [ip, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801c612:	1a13      	subs	r3, r2, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801c614:	4660      	mov	r0, ip
 801c616:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801c618:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801c61c:	b289      	uxth	r1, r1
 801c61e:	f7fb fffd 	bl	801861c <pbuf_realloc>
  useg->len -= remainder;
 801c622:	8932      	ldrh	r2, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801c624:	68f3      	ldr	r3, [r6, #12]
 801c626:	4638      	mov	r0, r7
  useg->len -= remainder;
 801c628:	4414      	add	r4, r2
 801c62a:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801c62c:	899c      	ldrh	r4, [r3, #12]
 801c62e:	f7fa f895 	bl	801675c <lwip_htons>
 801c632:	4602      	mov	r2, r0
 801c634:	68f3      	ldr	r3, [r6, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801c636:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801c638:	4314      	orrs	r4, r2
 801c63a:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801c63c:	f7fc f846 	bl	80186cc <pbuf_clen>
 801c640:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
 801c644:	4603      	mov	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c646:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801c64a:	4413      	add	r3, r2
 801c64c:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c650:	f7fc f83c 	bl	80186cc <pbuf_clen>
 801c654:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
  seg->next = useg->next;
 801c658:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c65a:	4410      	add	r0, r2
 801c65c:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 801c660:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 801c664:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 801c668:	f8da 0000 	ldr.w	r0, [sl]
 801c66c:	b180      	cbz	r0, 801c690 <tcp_split_unsent_seg+0x1a8>
    return ERR_OK;
 801c66e:	2000      	movs	r0, #0
}
 801c670:	b003      	add	sp, #12
 801c672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801c676:	4b0e      	ldr	r3, [pc, #56]	; (801c6b0 <tcp_split_unsent_seg+0x1c8>)
 801c678:	f240 324b 	movw	r2, #843	; 0x34b
 801c67c:	4910      	ldr	r1, [pc, #64]	; (801c6c0 <tcp_split_unsent_seg+0x1d8>)
 801c67e:	480e      	ldr	r0, [pc, #56]	; (801c6b8 <tcp_split_unsent_seg+0x1d0>)
 801c680:	f005 ffd8 	bl	8022634 <iprintf>
 801c684:	e738      	b.n	801c4f8 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 801c686:	f007 0737 	and.w	r7, r7, #55	; 0x37
    remainder_flags |= TCP_PSH;
 801c68a:	f04f 0b08 	mov.w	fp, #8
 801c68e:	e79f      	b.n	801c5d0 <tcp_split_unsent_seg+0xe8>
    pcb->unsent_oversize = 0;
 801c690:	f8a5 0068 	strh.w	r0, [r5, #104]	; 0x68
 801c694:	e76d      	b.n	801c572 <tcp_split_unsent_seg+0x8a>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801c696:	4b06      	ldr	r3, [pc, #24]	; (801c6b0 <tcp_split_unsent_seg+0x1c8>)
 801c698:	f240 3253 	movw	r2, #851	; 0x353
 801c69c:	4909      	ldr	r1, [pc, #36]	; (801c6c4 <tcp_split_unsent_seg+0x1dc>)
 801c69e:	4806      	ldr	r0, [pc, #24]	; (801c6b8 <tcp_split_unsent_seg+0x1d0>)
 801c6a0:	f005 ffc8 	bl	8022634 <iprintf>
    return ERR_VAL;
 801c6a4:	f06f 0005 	mvn.w	r0, #5
 801c6a8:	e763      	b.n	801c572 <tcp_split_unsent_seg+0x8a>
 801c6aa:	bf00      	nop
 801c6ac:	2002e0b4 	.word	0x2002e0b4
 801c6b0:	08040a44 	.word	0x08040a44
 801c6b4:	08040e98 	.word	0x08040e98
 801c6b8:	08028ef8 	.word	0x08028ef8
 801c6bc:	08040e88 	.word	0x08040e88
 801c6c0:	08040e40 	.word	0x08040e40
 801c6c4:	08040e64 	.word	0x08040e64

0801c6c8 <tcp_enqueue_flags>:
{
 801c6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801c6cc:	f011 0703 	ands.w	r7, r1, #3
{
 801c6d0:	b082      	sub	sp, #8
 801c6d2:	460d      	mov	r5, r1
 801c6d4:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801c6d6:	d064      	beq.n	801c7a2 <tcp_enqueue_flags+0xda>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801c6d8:	2c00      	cmp	r4, #0
 801c6da:	d06b      	beq.n	801c7b4 <tcp_enqueue_flags+0xec>
  if (flags & TCP_SYN) {
 801c6dc:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801c6e0:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 801c6e4:	d049      	beq.n	801c77a <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801c6e6:	2104      	movs	r1, #4
 801c6e8:	2036      	movs	r0, #54	; 0x36
 801c6ea:	f7fb fef9 	bl	80184e0 <pbuf_alloc>
 801c6ee:	4606      	mov	r6, r0
 801c6f0:	2800      	cmp	r0, #0
 801c6f2:	d049      	beq.n	801c788 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801c6f4:	8943      	ldrh	r3, [r0, #10]
 801c6f6:	2b03      	cmp	r3, #3
 801c6f8:	d878      	bhi.n	801c7ec <tcp_enqueue_flags+0x124>
 801c6fa:	4b44      	ldr	r3, [pc, #272]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c6fc:	f240 4239 	movw	r2, #1081	; 0x439
 801c700:	4943      	ldr	r1, [pc, #268]	; (801c810 <tcp_enqueue_flags+0x148>)
    optflags = TF_SEG_OPTS_MSS;
 801c702:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801c706:	4843      	ldr	r0, [pc, #268]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c708:	f005 ff94 	bl	8022634 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801c70c:	4631      	mov	r1, r6
 801c70e:	f8cd 8000 	str.w	r8, [sp]
 801c712:	462a      	mov	r2, r5
 801c714:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801c716:	4620      	mov	r0, r4
 801c718:	f7ff fa26 	bl	801bb68 <tcp_create_segment>
 801c71c:	4606      	mov	r6, r0
 801c71e:	2800      	cmp	r0, #0
 801c720:	d032      	beq.n	801c788 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801c722:	68c3      	ldr	r3, [r0, #12]
 801c724:	079a      	lsls	r2, r3, #30
 801c726:	d159      	bne.n	801c7dc <tcp_enqueue_flags+0x114>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801c728:	8933      	ldrh	r3, [r6, #8]
 801c72a:	2b00      	cmp	r3, #0
 801c72c:	d14a      	bne.n	801c7c4 <tcp_enqueue_flags+0xfc>
  if (pcb->unsent == NULL) {
 801c72e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c730:	2b00      	cmp	r3, #0
 801c732:	d051      	beq.n	801c7d8 <tcp_enqueue_flags+0x110>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801c734:	461a      	mov	r2, r3
 801c736:	681b      	ldr	r3, [r3, #0]
 801c738:	2b00      	cmp	r3, #0
 801c73a:	d1fb      	bne.n	801c734 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 801c73c:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 801c73e:	2300      	movs	r3, #0
 801c740:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801c744:	b117      	cbz	r7, 801c74c <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 801c746:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801c748:	3301      	adds	r3, #1
 801c74a:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 801c74c:	07eb      	lsls	r3, r5, #31
 801c74e:	d503      	bpl.n	801c758 <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 801c750:	8b63      	ldrh	r3, [r4, #26]
 801c752:	f043 0320 	orr.w	r3, r3, #32
 801c756:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801c758:	6870      	ldr	r0, [r6, #4]
 801c75a:	f7fb ffb7 	bl	80186cc <pbuf_clen>
 801c75e:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 801c762:	4418      	add	r0, r3
 801c764:	b280      	uxth	r0, r0
 801c766:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 801c76a:	b118      	cbz	r0, 801c774 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801c76c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801c76e:	2800      	cmp	r0, #0
 801c770:	d03f      	beq.n	801c7f2 <tcp_enqueue_flags+0x12a>
  return ERR_OK;
 801c772:	2000      	movs	r0, #0
}
 801c774:	b002      	add	sp, #8
 801c776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801c77a:	4641      	mov	r1, r8
 801c77c:	2036      	movs	r0, #54	; 0x36
 801c77e:	f7fb feaf 	bl	80184e0 <pbuf_alloc>
 801c782:	4606      	mov	r6, r0
 801c784:	2800      	cmp	r0, #0
 801c786:	d1c1      	bne.n	801c70c <tcp_enqueue_flags+0x44>
    TCP_STATS_INC(tcp.memerr);
 801c788:	4923      	ldr	r1, [pc, #140]	; (801c818 <tcp_enqueue_flags+0x150>)
    return ERR_MEM;
 801c78a:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c78e:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801c790:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801c798:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c79a:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801c79c:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 801c7a0:	e7e8      	b.n	801c774 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801c7a2:	4b1a      	ldr	r3, [pc, #104]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c7a4:	f240 4211 	movw	r2, #1041	; 0x411
 801c7a8:	491c      	ldr	r1, [pc, #112]	; (801c81c <tcp_enqueue_flags+0x154>)
 801c7aa:	481a      	ldr	r0, [pc, #104]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c7ac:	f005 ff42 	bl	8022634 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801c7b0:	2c00      	cmp	r4, #0
 801c7b2:	d193      	bne.n	801c6dc <tcp_enqueue_flags+0x14>
 801c7b4:	4b15      	ldr	r3, [pc, #84]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c7b6:	f240 4213 	movw	r2, #1043	; 0x413
 801c7ba:	4919      	ldr	r1, [pc, #100]	; (801c820 <tcp_enqueue_flags+0x158>)
 801c7bc:	4815      	ldr	r0, [pc, #84]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c7be:	f005 ff39 	bl	8022634 <iprintf>
 801c7c2:	e78b      	b.n	801c6dc <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801c7c4:	4b11      	ldr	r3, [pc, #68]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c7c6:	f240 4243 	movw	r2, #1091	; 0x443
 801c7ca:	4916      	ldr	r1, [pc, #88]	; (801c824 <tcp_enqueue_flags+0x15c>)
 801c7cc:	4811      	ldr	r0, [pc, #68]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c7ce:	f005 ff31 	bl	8022634 <iprintf>
  if (pcb->unsent == NULL) {
 801c7d2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c7d4:	2b00      	cmp	r3, #0
 801c7d6:	d1ad      	bne.n	801c734 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 801c7d8:	66e6      	str	r6, [r4, #108]	; 0x6c
 801c7da:	e7b0      	b.n	801c73e <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801c7dc:	4b0b      	ldr	r3, [pc, #44]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c7de:	f240 4242 	movw	r2, #1090	; 0x442
 801c7e2:	4911      	ldr	r1, [pc, #68]	; (801c828 <tcp_enqueue_flags+0x160>)
 801c7e4:	480b      	ldr	r0, [pc, #44]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c7e6:	f005 ff25 	bl	8022634 <iprintf>
 801c7ea:	e79d      	b.n	801c728 <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 801c7ec:	f04f 0801 	mov.w	r8, #1
 801c7f0:	e78c      	b.n	801c70c <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801c7f2:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801c7f4:	2c00      	cmp	r4, #0
 801c7f6:	d1bd      	bne.n	801c774 <tcp_enqueue_flags+0xac>
 801c7f8:	4b04      	ldr	r3, [pc, #16]	; (801c80c <tcp_enqueue_flags+0x144>)
 801c7fa:	f240 4265 	movw	r2, #1125	; 0x465
 801c7fe:	490b      	ldr	r1, [pc, #44]	; (801c82c <tcp_enqueue_flags+0x164>)
 801c800:	4804      	ldr	r0, [pc, #16]	; (801c814 <tcp_enqueue_flags+0x14c>)
 801c802:	f005 ff17 	bl	8022634 <iprintf>
  return ERR_OK;
 801c806:	4620      	mov	r0, r4
 801c808:	e7b4      	b.n	801c774 <tcp_enqueue_flags+0xac>
 801c80a:	bf00      	nop
 801c80c:	08040a44 	.word	0x08040a44
 801c810:	08040f20 	.word	0x08040f20
 801c814:	08028ef8 	.word	0x08028ef8
 801c818:	2002e0b4 	.word	0x2002e0b4
 801c81c:	08040ea8 	.word	0x08040ea8
 801c820:	08040f00 	.word	0x08040f00
 801c824:	08040f74 	.word	0x08040f74
 801c828:	08040f5c 	.word	0x08040f5c
 801c82c:	08040fa0 	.word	0x08040fa0

0801c830 <tcp_send_fin>:
{
 801c830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801c832:	4606      	mov	r6, r0
 801c834:	b188      	cbz	r0, 801c85a <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 801c836:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 801c838:	b14c      	cbz	r4, 801c84e <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801c83a:	4625      	mov	r5, r4
 801c83c:	6824      	ldr	r4, [r4, #0]
 801c83e:	2c00      	cmp	r4, #0
 801c840:	d1fb      	bne.n	801c83a <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801c842:	68eb      	ldr	r3, [r5, #12]
 801c844:	8998      	ldrh	r0, [r3, #12]
 801c846:	f7f9 ff89 	bl	801675c <lwip_htons>
 801c84a:	0743      	lsls	r3, r0, #29
 801c84c:	d00d      	beq.n	801c86a <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801c84e:	4630      	mov	r0, r6
 801c850:	2101      	movs	r1, #1
}
 801c852:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801c856:	f7ff bf37 	b.w	801c6c8 <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801c85a:	4b0b      	ldr	r3, [pc, #44]	; (801c888 <tcp_send_fin+0x58>)
 801c85c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801c860:	490a      	ldr	r1, [pc, #40]	; (801c88c <tcp_send_fin+0x5c>)
 801c862:	480b      	ldr	r0, [pc, #44]	; (801c890 <tcp_send_fin+0x60>)
 801c864:	f005 fee6 	bl	8022634 <iprintf>
 801c868:	e7e5      	b.n	801c836 <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801c86a:	68eb      	ldr	r3, [r5, #12]
 801c86c:	2001      	movs	r0, #1
 801c86e:	899f      	ldrh	r7, [r3, #12]
 801c870:	f7f9 ff74 	bl	801675c <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 801c874:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801c876:	68ea      	ldr	r2, [r5, #12]
 801c878:	4338      	orrs	r0, r7
      tcp_set_flags(pcb, TF_FIN);
 801c87a:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801c87e:	8190      	strh	r0, [r2, #12]
}
 801c880:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 801c882:	8373      	strh	r3, [r6, #26]
}
 801c884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c886:	bf00      	nop
 801c888:	08040a44 	.word	0x08040a44
 801c88c:	08040fc8 	.word	0x08040fc8
 801c890:	08028ef8 	.word	0x08028ef8

0801c894 <tcp_rexmit_rto_prepare>:
{
 801c894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801c896:	4605      	mov	r5, r0
 801c898:	b378      	cbz	r0, 801c8fa <tcp_rexmit_rto_prepare+0x66>
  if (pcb->unacked == NULL) {
 801c89a:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801c89c:	b924      	cbnz	r4, 801c8a8 <tcp_rexmit_rto_prepare+0x14>
 801c89e:	e029      	b.n	801c8f4 <tcp_rexmit_rto_prepare+0x60>
    if (tcp_output_segment_busy(seg)) {
 801c8a0:	f7ff f8fa 	bl	801ba98 <tcp_output_segment_busy>
 801c8a4:	bb30      	cbnz	r0, 801c8f4 <tcp_rexmit_rto_prepare+0x60>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801c8a6:	6824      	ldr	r4, [r4, #0]
 801c8a8:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 801c8aa:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801c8ac:	2b00      	cmp	r3, #0
 801c8ae:	d1f7      	bne.n	801c8a0 <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 801c8b0:	f7ff f8f2 	bl	801ba98 <tcp_output_segment_busy>
 801c8b4:	4606      	mov	r6, r0
 801c8b6:	b9e8      	cbnz	r0, 801c8f4 <tcp_rexmit_rto_prepare+0x60>
  tcp_set_flags(pcb, TF_RTO);
 801c8b8:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 801c8ba:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 801c8bc:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 801c8be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 801c8c2:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801c8c4:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 801c8c6:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 801c8c8:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801c8cc:	6850      	ldr	r0, [r2, #4]
 801c8ce:	f7f9 ff49 	bl	8016764 <lwip_htonl>
 801c8d2:	68e3      	ldr	r3, [r4, #12]
 801c8d4:	4607      	mov	r7, r0
 801c8d6:	8924      	ldrh	r4, [r4, #8]
 801c8d8:	8998      	ldrh	r0, [r3, #12]
 801c8da:	f7f9 ff3f 	bl	801675c <lwip_htons>
 801c8de:	4603      	mov	r3, r0
 801c8e0:	4427      	add	r7, r4
  return ERR_OK;
 801c8e2:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801c8e4:	f013 0303 	ands.w	r3, r3, #3
  pcb->rttest = 0;
 801c8e8:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801c8ea:	bf18      	it	ne
 801c8ec:	2301      	movne	r3, #1
 801c8ee:	443b      	add	r3, r7
 801c8f0:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 801c8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 801c8f4:	f06f 0005 	mvn.w	r0, #5
}
 801c8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801c8fa:	4b04      	ldr	r3, [pc, #16]	; (801c90c <tcp_rexmit_rto_prepare+0x78>)
 801c8fc:	f240 6263 	movw	r2, #1635	; 0x663
 801c900:	4903      	ldr	r1, [pc, #12]	; (801c910 <tcp_rexmit_rto_prepare+0x7c>)
 801c902:	4804      	ldr	r0, [pc, #16]	; (801c914 <tcp_rexmit_rto_prepare+0x80>)
 801c904:	f005 fe96 	bl	8022634 <iprintf>
 801c908:	e7c7      	b.n	801c89a <tcp_rexmit_rto_prepare+0x6>
 801c90a:	bf00      	nop
 801c90c:	08040a44 	.word	0x08040a44
 801c910:	08040fe4 	.word	0x08040fe4
 801c914:	08028ef8 	.word	0x08028ef8

0801c918 <tcp_rexmit>:
{
 801c918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801c91a:	4607      	mov	r7, r0
 801c91c:	b378      	cbz	r0, 801c97e <tcp_rexmit+0x66>
  if (pcb->unacked == NULL) {
 801c91e:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 801c920:	2e00      	cmp	r6, #0
 801c922:	d034      	beq.n	801c98e <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 801c924:	4630      	mov	r0, r6
 801c926:	f7ff f8b7 	bl	801ba98 <tcp_output_segment_busy>
 801c92a:	bb80      	cbnz	r0, 801c98e <tcp_rexmit+0x76>
  pcb->unacked = seg->next;
 801c92c:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 801c92e:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 801c932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 801c934:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 801c936:	b91b      	cbnz	r3, 801c940 <tcp_rexmit+0x28>
 801c938:	e00f      	b.n	801c95a <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 801c93a:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 801c93c:	682b      	ldr	r3, [r5, #0]
 801c93e:	b163      	cbz	r3, 801c95a <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801c940:	68db      	ldr	r3, [r3, #12]
 801c942:	6858      	ldr	r0, [r3, #4]
 801c944:	f7f9 ff0e 	bl	8016764 <lwip_htonl>
 801c948:	68f3      	ldr	r3, [r6, #12]
 801c94a:	4604      	mov	r4, r0
 801c94c:	6858      	ldr	r0, [r3, #4]
 801c94e:	f7f9 ff09 	bl	8016764 <lwip_htonl>
 801c952:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 801c954:	2c00      	cmp	r4, #0
 801c956:	dbf0      	blt.n	801c93a <tcp_rexmit+0x22>
 801c958:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 801c95a:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 801c95c:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801c95e:	6833      	ldr	r3, [r6, #0]
 801c960:	b153      	cbz	r3, 801c978 <tcp_rexmit+0x60>
  if (pcb->nrtx < 0xFF) {
 801c962:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 801c966:	2bff      	cmp	r3, #255	; 0xff
 801c968:	d002      	beq.n	801c970 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 801c96a:	3301      	adds	r3, #1
 801c96c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 801c970:	2300      	movs	r3, #0
  return ERR_OK;
 801c972:	4618      	mov	r0, r3
  pcb->rttest = 0;
 801c974:	637b      	str	r3, [r7, #52]	; 0x34
}
 801c976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 801c978:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801c97c:	e7f1      	b.n	801c962 <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801c97e:	4b05      	ldr	r3, [pc, #20]	; (801c994 <tcp_rexmit+0x7c>)
 801c980:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801c984:	4904      	ldr	r1, [pc, #16]	; (801c998 <tcp_rexmit+0x80>)
 801c986:	4805      	ldr	r0, [pc, #20]	; (801c99c <tcp_rexmit+0x84>)
 801c988:	f005 fe54 	bl	8022634 <iprintf>
 801c98c:	e7c7      	b.n	801c91e <tcp_rexmit+0x6>
    return ERR_VAL;
 801c98e:	f06f 0005 	mvn.w	r0, #5
}
 801c992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c994:	08040a44 	.word	0x08040a44
 801c998:	08041008 	.word	0x08041008
 801c99c:	08028ef8 	.word	0x08028ef8

0801c9a0 <tcp_rexmit_fast>:
{
 801c9a0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801c9a2:	4604      	mov	r4, r0
 801c9a4:	b340      	cbz	r0, 801c9f8 <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801c9a6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801c9a8:	b113      	cbz	r3, 801c9b0 <tcp_rexmit_fast+0x10>
 801c9aa:	8b63      	ldrh	r3, [r4, #26]
 801c9ac:	075b      	lsls	r3, r3, #29
 801c9ae:	d500      	bpl.n	801c9b2 <tcp_rexmit_fast+0x12>
}
 801c9b0:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 801c9b2:	4620      	mov	r0, r4
 801c9b4:	f7ff ffb0 	bl	801c918 <tcp_rexmit>
 801c9b8:	2800      	cmp	r0, #0
 801c9ba:	d1f9      	bne.n	801c9b0 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c9bc:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 801c9c0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c9c4:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c9c6:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c9c8:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c9cc:	bf28      	it	cs
 801c9ce:	4619      	movcs	r1, r3
 801c9d0:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c9d2:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c9d6:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c9da:	d902      	bls.n	801c9e2 <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 801c9dc:	b283      	uxth	r3, r0
 801c9de:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801c9e2:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 801c9e4:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 801c9e6:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801c9e8:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 801c9ea:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 801c9ee:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801c9f0:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801c9f4:	8362      	strh	r2, [r4, #26]
}
 801c9f6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801c9f8:	4b03      	ldr	r3, [pc, #12]	; (801ca08 <tcp_rexmit_fast+0x68>)
 801c9fa:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801c9fe:	4903      	ldr	r1, [pc, #12]	; (801ca0c <tcp_rexmit_fast+0x6c>)
 801ca00:	4803      	ldr	r0, [pc, #12]	; (801ca10 <tcp_rexmit_fast+0x70>)
 801ca02:	f005 fe17 	bl	8022634 <iprintf>
 801ca06:	e7ce      	b.n	801c9a6 <tcp_rexmit_fast+0x6>
 801ca08:	08040a44 	.word	0x08040a44
 801ca0c:	08041020 	.word	0x08041020
 801ca10:	08028ef8 	.word	0x08028ef8

0801ca14 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801ca14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ca18:	b084      	sub	sp, #16
 801ca1a:	4607      	mov	r7, r0
 801ca1c:	460e      	mov	r6, r1
 801ca1e:	4614      	mov	r4, r2
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ca20:	461d      	mov	r5, r3
{
 801ca22:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801ca26:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 801ca2a:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ca2e:	b313      	cbz	r3, 801ca76 <tcp_rst+0x62>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801ca30:	f1b8 0f00 	cmp.w	r8, #0
 801ca34:	d029      	beq.n	801ca8a <tcp_rst+0x76>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801ca36:	4630      	mov	r0, r6
 801ca38:	2614      	movs	r6, #20
 801ca3a:	f7f9 fe93 	bl	8016764 <lwip_htonl>
 801ca3e:	f246 0108 	movw	r1, #24584	; 0x6008
 801ca42:	4602      	mov	r2, r0
 801ca44:	464b      	mov	r3, r9
 801ca46:	4620      	mov	r0, r4
 801ca48:	9102      	str	r1, [sp, #8]
 801ca4a:	f8cd a000 	str.w	sl, [sp]
 801ca4e:	2100      	movs	r1, #0
 801ca50:	9601      	str	r6, [sp, #4]
 801ca52:	f7ff f90f 	bl	801bc74 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801ca56:	4604      	mov	r4, r0
 801ca58:	b150      	cbz	r0, 801ca70 <tcp_rst+0x5c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801ca5a:	f7ff f97b 	bl	801bd54 <tcp_output_fill_options.isra.0.constprop.0>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801ca5e:	4643      	mov	r3, r8
 801ca60:	462a      	mov	r2, r5
 801ca62:	4621      	mov	r1, r4
 801ca64:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801ca66:	b004      	add	sp, #16
 801ca68:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801ca6c:	f7ff b982 	b.w	801bd74 <tcp_output_control_segment>
}
 801ca70:	b004      	add	sp, #16
 801ca72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ca76:	4b09      	ldr	r3, [pc, #36]	; (801ca9c <tcp_rst+0x88>)
 801ca78:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801ca7c:	4908      	ldr	r1, [pc, #32]	; (801caa0 <tcp_rst+0x8c>)
 801ca7e:	4809      	ldr	r0, [pc, #36]	; (801caa4 <tcp_rst+0x90>)
 801ca80:	f005 fdd8 	bl	8022634 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801ca84:	f1b8 0f00 	cmp.w	r8, #0
 801ca88:	d1d5      	bne.n	801ca36 <tcp_rst+0x22>
 801ca8a:	4b04      	ldr	r3, [pc, #16]	; (801ca9c <tcp_rst+0x88>)
 801ca8c:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801ca90:	4905      	ldr	r1, [pc, #20]	; (801caa8 <tcp_rst+0x94>)
 801ca92:	4804      	ldr	r0, [pc, #16]	; (801caa4 <tcp_rst+0x90>)
 801ca94:	f005 fdce 	bl	8022634 <iprintf>
 801ca98:	e7cd      	b.n	801ca36 <tcp_rst+0x22>
 801ca9a:	bf00      	nop
 801ca9c:	08040a44 	.word	0x08040a44
 801caa0:	08041040 	.word	0x08041040
 801caa4:	08028ef8 	.word	0x08028ef8
 801caa8:	0804105c 	.word	0x0804105c

0801caac <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801caac:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801caae:	4604      	mov	r4, r0
 801cab0:	b1d8      	cbz	r0, 801caea <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801cab2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801cab4:	f7f9 fe56 	bl	8016764 <lwip_htonl>
 801cab8:	2100      	movs	r1, #0
 801caba:	4602      	mov	r2, r0
 801cabc:	4620      	mov	r0, r4
 801cabe:	f7ff f921 	bl	801bd04 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801cac2:	4605      	mov	r5, r0
 801cac4:	b1c8      	cbz	r0, 801cafa <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801cac6:	f7ff f945 	bl	801bd54 <tcp_output_fill_options.isra.0.constprop.0>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801caca:	1d23      	adds	r3, r4, #4
 801cacc:	4629      	mov	r1, r5
 801cace:	4622      	mov	r2, r4
 801cad0:	4620      	mov	r0, r4
 801cad2:	f7ff f94f 	bl	801bd74 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cad6:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801cad8:	b118      	cbz	r0, 801cae2 <tcp_send_empty_ack+0x36>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cada:	f043 0303 	orr.w	r3, r3, #3
 801cade:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 801cae0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cae2:	f023 0303 	bic.w	r3, r3, #3
 801cae6:	8363      	strh	r3, [r4, #26]
}
 801cae8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801caea:	4b07      	ldr	r3, [pc, #28]	; (801cb08 <tcp_send_empty_ack+0x5c>)
 801caec:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801caf0:	4906      	ldr	r1, [pc, #24]	; (801cb0c <tcp_send_empty_ack+0x60>)
 801caf2:	4807      	ldr	r0, [pc, #28]	; (801cb10 <tcp_send_empty_ack+0x64>)
 801caf4:	f005 fd9e 	bl	8022634 <iprintf>
 801caf8:	e7db      	b.n	801cab2 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cafa:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801cafc:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cb00:	f043 0303 	orr.w	r3, r3, #3
 801cb04:	8363      	strh	r3, [r4, #26]
}
 801cb06:	bd38      	pop	{r3, r4, r5, pc}
 801cb08:	08040a44 	.word	0x08040a44
 801cb0c:	08041078 	.word	0x08041078
 801cb10:	08028ef8 	.word	0x08028ef8

0801cb14 <tcp_output>:
{
 801cb14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801cb18:	4604      	mov	r4, r0
{
 801cb1a:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801cb1c:	2800      	cmp	r0, #0
 801cb1e:	f000 81d0 	beq.w	801cec2 <tcp_output+0x3ae>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801cb22:	7d23      	ldrb	r3, [r4, #20]
 801cb24:	2b01      	cmp	r3, #1
 801cb26:	f000 8187 	beq.w	801ce38 <tcp_output+0x324>
  if (tcp_input_pcb == pcb) {
 801cb2a:	4bbc      	ldr	r3, [pc, #752]	; (801ce1c <tcp_output+0x308>)
 801cb2c:	681b      	ldr	r3, [r3, #0]
 801cb2e:	42a3      	cmp	r3, r4
 801cb30:	f000 818e 	beq.w	801ce50 <tcp_output+0x33c>
  seg = pcb->unsent;
 801cb34:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801cb36:	b33d      	cbz	r5, 801cb88 <tcp_output+0x74>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801cb38:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801cb3a:	f104 0904 	add.w	r9, r4, #4
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801cb3e:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 801cb42:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801cb46:	2800      	cmp	r0, #0
 801cb48:	f040 81c3 	bne.w	801ced2 <tcp_output+0x3be>
    return ip_route(src, dst);
 801cb4c:	4648      	mov	r0, r9
 801cb4e:	f003 f91f 	bl	801fd90 <ip4_route>
 801cb52:	9005      	str	r0, [sp, #20]
  if (netif == NULL) {
 801cb54:	9a05      	ldr	r2, [sp, #20]
 801cb56:	2a00      	cmp	r2, #0
 801cb58:	f000 81cd 	beq.w	801cef6 <tcp_output+0x3e2>
  if (ip_addr_isany(&pcb->local_ip)) {
 801cb5c:	6823      	ldr	r3, [r4, #0]
 801cb5e:	b90b      	cbnz	r3, 801cb64 <tcp_output+0x50>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801cb60:	6853      	ldr	r3, [r2, #4]
 801cb62:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801cb64:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801cb66:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801cb68:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801cb6a:	bf28      	it	cs
 801cb6c:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801cb6e:	f7f9 fdf9 	bl	8016764 <lwip_htonl>
 801cb72:	892b      	ldrh	r3, [r5, #8]
 801cb74:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801cb76:	1a9b      	subs	r3, r3, r2
 801cb78:	4418      	add	r0, r3
 801cb7a:	42b8      	cmp	r0, r7
 801cb7c:	d90f      	bls.n	801cb9e <tcp_output+0x8a>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801cb7e:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801cb82:	42bb      	cmp	r3, r7
 801cb84:	f000 816e 	beq.w	801ce64 <tcp_output+0x350>
    if (pcb->flags & TF_ACK_NOW) {
 801cb88:	8b62      	ldrh	r2, [r4, #26]
 801cb8a:	0791      	lsls	r1, r2, #30
 801cb8c:	f100 8164 	bmi.w	801ce58 <tcp_output+0x344>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801cb90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 801cb94:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801cb96:	8362      	strh	r2, [r4, #26]
}
 801cb98:	b007      	add	sp, #28
 801cb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 801cb9e:	2200      	movs	r2, #0
  useg = pcb->unacked;
 801cba0:	6f23      	ldr	r3, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801cba2:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
  if (useg != NULL) {
 801cba6:	2b00      	cmp	r3, #0
 801cba8:	f000 816c 	beq.w	801ce84 <tcp_output+0x370>
    for (; useg->next != NULL; useg = useg->next);
 801cbac:	4698      	mov	r8, r3
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d1fb      	bne.n	801cbac <tcp_output+0x98>
    LWIP_ASSERT("RST not expected here!",
 801cbb4:	f8df b278 	ldr.w	fp, [pc, #632]	; 801ce30 <tcp_output+0x31c>
 801cbb8:	464e      	mov	r6, r9
 801cbba:	e0d5      	b.n	801cd68 <tcp_output+0x254>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801cbbc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801cbbe:	b163      	cbz	r3, 801cbda <tcp_output+0xc6>
 801cbc0:	8b63      	ldrh	r3, [r4, #26]
 801cbc2:	f013 0f44 	tst.w	r3, #68	; 0x44
 801cbc6:	461a      	mov	r2, r3
 801cbc8:	d107      	bne.n	801cbda <tcp_output+0xc6>
 801cbca:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801cbcc:	2900      	cmp	r1, #0
 801cbce:	f000 810e 	beq.w	801cdee <tcp_output+0x2da>
 801cbd2:	6808      	ldr	r0, [r1, #0]
 801cbd4:	2800      	cmp	r0, #0
 801cbd6:	f000 8104 	beq.w	801cde2 <tcp_output+0x2ce>
    if (pcb->state != SYN_SENT) {
 801cbda:	7d23      	ldrb	r3, [r4, #20]
 801cbdc:	2b02      	cmp	r3, #2
 801cbde:	d009      	beq.n	801cbf4 <tcp_output+0xe0>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801cbe0:	68eb      	ldr	r3, [r5, #12]
 801cbe2:	2010      	movs	r0, #16
 801cbe4:	f8b3 a00c 	ldrh.w	sl, [r3, #12]
 801cbe8:	f7f9 fdb8 	bl	801675c <lwip_htons>
 801cbec:	68eb      	ldr	r3, [r5, #12]
 801cbee:	ea4a 0000 	orr.w	r0, sl, r0
 801cbf2:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 801cbf4:	4628      	mov	r0, r5
 801cbf6:	f7fe ff4f 	bl	801ba98 <tcp_output_segment_busy>
 801cbfa:	2800      	cmp	r0, #0
 801cbfc:	d16e      	bne.n	801ccdc <tcp_output+0x1c8>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801cbfe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801cc00:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801cc04:	f7f9 fdae 	bl	8016764 <lwip_htonl>
 801cc08:	4603      	mov	r3, r0
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801cc0a:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801cc0c:	f8ca 3008 	str.w	r3, [sl, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801cc10:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801cc14:	f7f9 fda2 	bl	801675c <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801cc18:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801cc1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801cc1c:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801cc20:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801cc22:	f8d5 a00c 	ldr.w	sl, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801cc26:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801cc28:	7aab      	ldrb	r3, [r5, #10]
 801cc2a:	07db      	lsls	r3, r3, #31
 801cc2c:	f100 80c8 	bmi.w	801cdc0 <tcp_output+0x2ac>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801cc30:	f10a 0914 	add.w	r9, sl, #20
  if (pcb->rtime < 0) {
 801cc34:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801cc38:	2a00      	cmp	r2, #0
 801cc3a:	da01      	bge.n	801cc40 <tcp_output+0x12c>
    pcb->rtime = 0;
 801cc3c:	2200      	movs	r2, #0
 801cc3e:	8622      	strh	r2, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801cc40:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801cc42:	2a00      	cmp	r2, #0
 801cc44:	f000 80b1 	beq.w	801cdaa <tcp_output+0x296>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801cc48:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801cc4a:	f04f 0c00 	mov.w	ip, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801cc4e:	6841      	ldr	r1, [r0, #4]
  seg->p->tot_len -= len;
 801cc50:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801cc52:	ebaa 0101 	sub.w	r1, sl, r1
  seg->p->len -= len;
 801cc56:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801cc5a:	f8c0 a004 	str.w	sl, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801cc5e:	b289      	uxth	r1, r1
  seg->p->tot_len -= len;
 801cc60:	1a52      	subs	r2, r2, r1
  seg->p->len -= len;
 801cc62:	ebae 0101 	sub.w	r1, lr, r1
  seg->p->tot_len -= len;
 801cc66:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801cc68:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 801cc6a:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801cc6c:	f88a c010 	strb.w	ip, [sl, #16]
 801cc70:	f88a c011 	strb.w	ip, [sl, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801cc74:	7aa9      	ldrb	r1, [r5, #10]
 801cc76:	0089      	lsls	r1, r1, #2
 801cc78:	f001 0104 	and.w	r1, r1, #4
 801cc7c:	3114      	adds	r1, #20
 801cc7e:	4451      	add	r1, sl
 801cc80:	4589      	cmp	r9, r1
 801cc82:	d00a      	beq.n	801cc9a <tcp_output+0x186>
 801cc84:	f240 621c 	movw	r2, #1564	; 0x61c
 801cc88:	465b      	mov	r3, fp
 801cc8a:	4965      	ldr	r1, [pc, #404]	; (801ce20 <tcp_output+0x30c>)
 801cc8c:	4865      	ldr	r0, [pc, #404]	; (801ce24 <tcp_output+0x310>)
 801cc8e:	f005 fcd1 	bl	8022634 <iprintf>
 801cc92:	6868      	ldr	r0, [r5, #4]
 801cc94:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801cc98:	8902      	ldrh	r2, [r0, #8]
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801cc9a:	4623      	mov	r3, r4
 801cc9c:	2106      	movs	r1, #6
 801cc9e:	9600      	str	r6, [sp, #0]
 801cca0:	f7fa fb0e 	bl	80172c0 <ip_chksum_pseudo>
  TCP_STATS_INC(tcp.xmit);
 801cca4:	f8df c18c 	ldr.w	ip, [pc, #396]	; 801ce34 <tcp_output+0x320>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801cca8:	f04f 0e06 	mov.w	lr, #6
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801ccac:	f8aa 0010 	strh.w	r0, [sl, #16]
  TCP_STATS_INC(tcp.xmit);
 801ccb0:	f8bc 3090 	ldrh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ccb4:	4632      	mov	r2, r6
 801ccb6:	6868      	ldr	r0, [r5, #4]
 801ccb8:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 801ccba:	f103 0901 	add.w	r9, r3, #1
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ccbe:	9b05      	ldr	r3, [sp, #20]
 801ccc0:	e9cd e301 	strd	lr, r3, [sp, #4]
  TCP_STATS_INC(tcp.xmit);
 801ccc4:	f8ac 9090 	strh.w	r9, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ccc8:	f894 c00a 	ldrb.w	ip, [r4, #10]
 801cccc:	7ae3      	ldrb	r3, [r4, #11]
 801ccce:	f8cd c000 	str.w	ip, [sp]
 801ccd2:	f003 fa77 	bl	80201c4 <ip4_output_if>
    if (err != ERR_OK) {
 801ccd6:	2800      	cmp	r0, #0
 801ccd8:	f040 8108 	bne.w	801ceec <tcp_output+0x3d8>
    if (pcb->state != SYN_SENT) {
 801ccdc:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 801ccde:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 801cce0:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801cce2:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801cce4:	d003      	beq.n	801ccee <tcp_output+0x1da>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801cce6:	8b63      	ldrh	r3, [r4, #26]
 801cce8:	f023 0303 	bic.w	r3, r3, #3
 801ccec:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801ccee:	68eb      	ldr	r3, [r5, #12]
 801ccf0:	6858      	ldr	r0, [r3, #4]
 801ccf2:	f7f9 fd37 	bl	8016764 <lwip_htonl>
 801ccf6:	68ea      	ldr	r2, [r5, #12]
 801ccf8:	4682      	mov	sl, r0
 801ccfa:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 801ccfe:	8990      	ldrh	r0, [r2, #12]
 801cd00:	f7f9 fd2c 	bl	801675c <lwip_htons>
 801cd04:	f010 0303 	ands.w	r3, r0, #3
 801cd08:	44ca      	add	sl, r9
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801cd0a:	6d22      	ldr	r2, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801cd0c:	bf18      	it	ne
 801cd0e:	2301      	movne	r3, #1
 801cd10:	4453      	add	r3, sl
    if (TCP_TCPLEN(seg) > 0) {
 801cd12:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801cd16:	1ad2      	subs	r2, r2, r3
 801cd18:	2a00      	cmp	r2, #0
      pcb->snd_nxt = snd_nxt;
 801cd1a:	bfb8      	it	lt
 801cd1c:	6523      	strlt	r3, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801cd1e:	68eb      	ldr	r3, [r5, #12]
 801cd20:	8998      	ldrh	r0, [r3, #12]
 801cd22:	f7f9 fd1b 	bl	801675c <lwip_htons>
 801cd26:	f010 0003 	ands.w	r0, r0, #3
 801cd2a:	bf18      	it	ne
 801cd2c:	2001      	movne	r0, #1
 801cd2e:	eb10 0f0a 	cmn.w	r0, sl
 801cd32:	d033      	beq.n	801cd9c <tcp_output+0x288>
      seg->next = NULL;
 801cd34:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 801cd36:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 801cd38:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 801cd3a:	b39b      	cbz	r3, 801cda4 <tcp_output+0x290>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801cd3c:	68eb      	ldr	r3, [r5, #12]
 801cd3e:	6858      	ldr	r0, [r3, #4]
 801cd40:	f7f9 fd10 	bl	8016764 <lwip_htonl>
 801cd44:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801cd48:	4682      	mov	sl, r0
 801cd4a:	6858      	ldr	r0, [r3, #4]
 801cd4c:	f7f9 fd0a 	bl	8016764 <lwip_htonl>
 801cd50:	ebaa 0000 	sub.w	r0, sl, r0
 801cd54:	2800      	cmp	r0, #0
 801cd56:	f2c0 8097 	blt.w	801ce88 <tcp_output+0x374>
          useg->next = seg;
 801cd5a:	f8c8 5000 	str.w	r5, [r8]
 801cd5e:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801cd60:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801cd62:	2d00      	cmp	r5, #0
 801cd64:	f000 80b9 	beq.w	801ceda <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801cd68:	68eb      	ldr	r3, [r5, #12]
 801cd6a:	6858      	ldr	r0, [r3, #4]
 801cd6c:	f7f9 fcfa 	bl	8016764 <lwip_htonl>
 801cd70:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801cd72:	892b      	ldrh	r3, [r5, #8]
 801cd74:	1a80      	subs	r0, r0, r2
 801cd76:	4418      	add	r0, r3
  while (seg != NULL &&
 801cd78:	42b8      	cmp	r0, r7
 801cd7a:	f200 80b0 	bhi.w	801cede <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 801cd7e:	68eb      	ldr	r3, [r5, #12]
 801cd80:	8998      	ldrh	r0, [r3, #12]
 801cd82:	f7f9 fceb 	bl	801675c <lwip_htons>
 801cd86:	0742      	lsls	r2, r0, #29
 801cd88:	f57f af18 	bpl.w	801cbbc <tcp_output+0xa8>
 801cd8c:	465b      	mov	r3, fp
 801cd8e:	f240 5236 	movw	r2, #1334	; 0x536
 801cd92:	4925      	ldr	r1, [pc, #148]	; (801ce28 <tcp_output+0x314>)
 801cd94:	4823      	ldr	r0, [pc, #140]	; (801ce24 <tcp_output+0x310>)
 801cd96:	f005 fc4d 	bl	8022634 <iprintf>
 801cd9a:	e70f      	b.n	801cbbc <tcp_output+0xa8>
      tcp_seg_free(seg);
 801cd9c:	4628      	mov	r0, r5
 801cd9e:	f7fc f959 	bl	8019054 <tcp_seg_free>
 801cda2:	e7dd      	b.n	801cd60 <tcp_output+0x24c>
        pcb->unacked = seg;
 801cda4:	46a8      	mov	r8, r5
 801cda6:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 801cda8:	e7da      	b.n	801cd60 <tcp_output+0x24c>
    pcb->rttest = tcp_ticks;
 801cdaa:	4a20      	ldr	r2, [pc, #128]	; (801ce2c <tcp_output+0x318>)
 801cdac:	6812      	ldr	r2, [r2, #0]
 801cdae:	6362      	str	r2, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801cdb0:	f8da 0004 	ldr.w	r0, [sl, #4]
 801cdb4:	f7f9 fcd6 	bl	8016764 <lwip_htonl>
 801cdb8:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801cdbc:	63a0      	str	r0, [r4, #56]	; 0x38
 801cdbe:	e743      	b.n	801cc48 <tcp_output+0x134>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801cdc0:	4632      	mov	r2, r6
 801cdc2:	9905      	ldr	r1, [sp, #20]
 801cdc4:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801cdc8:	f10a 0918 	add.w	r9, sl, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801cdcc:	f7fd f8e0 	bl	8019f90 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801cdd0:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801cdd4:	f7f9 fcc6 	bl	8016764 <lwip_htonl>
 801cdd8:	f8ca 0014 	str.w	r0, [sl, #20]
    opts += 1;
 801cddc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801cde0:	e728      	b.n	801cc34 <tcp_output+0x120>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801cde2:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801cde6:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801cde8:	4584      	cmp	ip, r0
 801cdea:	f4bf aef6 	bcs.w	801cbda <tcp_output+0xc6>
 801cdee:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801cdf2:	2800      	cmp	r0, #0
 801cdf4:	f43f aef1 	beq.w	801cbda <tcp_output+0xc6>
 801cdf8:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801cdfc:	2808      	cmp	r0, #8
 801cdfe:	f63f aeec 	bhi.w	801cbda <tcp_output+0xc6>
 801ce02:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 801ce06:	f47f aee8 	bne.w	801cbda <tcp_output+0xc6>
  if (pcb->unsent == NULL) {
 801ce0a:	2900      	cmp	r1, #0
 801ce0c:	f47f aec0 	bne.w	801cb90 <tcp_output+0x7c>
    pcb->unsent_oversize = 0;
 801ce10:	2100      	movs	r1, #0
 801ce12:	461a      	mov	r2, r3
 801ce14:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801ce18:	e6ba      	b.n	801cb90 <tcp_output+0x7c>
 801ce1a:	bf00      	nop
 801ce1c:	2002e1d4 	.word	0x2002e1d4
 801ce20:	080410f0 	.word	0x080410f0
 801ce24:	08028ef8 	.word	0x08028ef8
 801ce28:	080410d8 	.word	0x080410d8
 801ce2c:	2002e1c4 	.word	0x2002e1c4
 801ce30:	08040a44 	.word	0x08040a44
 801ce34:	2002e0b4 	.word	0x2002e0b4
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801ce38:	4b30      	ldr	r3, [pc, #192]	; (801cefc <tcp_output+0x3e8>)
 801ce3a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801ce3e:	4930      	ldr	r1, [pc, #192]	; (801cf00 <tcp_output+0x3ec>)
 801ce40:	4830      	ldr	r0, [pc, #192]	; (801cf04 <tcp_output+0x3f0>)
 801ce42:	f005 fbf7 	bl	8022634 <iprintf>
  if (tcp_input_pcb == pcb) {
 801ce46:	4b30      	ldr	r3, [pc, #192]	; (801cf08 <tcp_output+0x3f4>)
 801ce48:	681b      	ldr	r3, [r3, #0]
 801ce4a:	42a3      	cmp	r3, r4
 801ce4c:	f47f ae72 	bne.w	801cb34 <tcp_output+0x20>
    return ERR_OK;
 801ce50:	2000      	movs	r0, #0
}
 801ce52:	b007      	add	sp, #28
 801ce54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 801ce58:	4620      	mov	r0, r4
}
 801ce5a:	b007      	add	sp, #28
 801ce5c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801ce60:	f7ff be24 	b.w	801caac <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801ce64:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801ce66:	2b00      	cmp	r3, #0
 801ce68:	f47f ae8e 	bne.w	801cb88 <tcp_output+0x74>
 801ce6c:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801ce70:	2b00      	cmp	r3, #0
 801ce72:	f47f ae89 	bne.w	801cb88 <tcp_output+0x74>
      pcb->persist_cnt = 0;
 801ce76:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 801ce7a:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801ce7e:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801ce82:	e681      	b.n	801cb88 <tcp_output+0x74>
 801ce84:	4698      	mov	r8, r3
 801ce86:	e695      	b.n	801cbb4 <tcp_output+0xa0>
          while (*cur_seg &&
 801ce88:	6f22      	ldr	r2, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801ce8a:	f104 0970 	add.w	r9, r4, #112	; 0x70
          while (*cur_seg &&
 801ce8e:	b92a      	cbnz	r2, 801ce9c <tcp_output+0x388>
 801ce90:	e013      	b.n	801ceba <tcp_output+0x3a6>
            cur_seg = &((*cur_seg)->next );
 801ce92:	f8d9 9000 	ldr.w	r9, [r9]
          while (*cur_seg &&
 801ce96:	f8d9 2000 	ldr.w	r2, [r9]
 801ce9a:	b172      	cbz	r2, 801ceba <tcp_output+0x3a6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801ce9c:	68d3      	ldr	r3, [r2, #12]
 801ce9e:	6858      	ldr	r0, [r3, #4]
 801cea0:	f7f9 fc60 	bl	8016764 <lwip_htonl>
 801cea4:	68eb      	ldr	r3, [r5, #12]
 801cea6:	4682      	mov	sl, r0
 801cea8:	6858      	ldr	r0, [r3, #4]
 801ceaa:	f7f9 fc5b 	bl	8016764 <lwip_htonl>
 801ceae:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 801ceb2:	2800      	cmp	r0, #0
 801ceb4:	dbed      	blt.n	801ce92 <tcp_output+0x37e>
 801ceb6:	f8d9 2000 	ldr.w	r2, [r9]
          seg->next = (*cur_seg);
 801ceba:	602a      	str	r2, [r5, #0]
          (*cur_seg) = seg;
 801cebc:	f8c9 5000 	str.w	r5, [r9]
 801cec0:	e74e      	b.n	801cd60 <tcp_output+0x24c>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801cec2:	4b0e      	ldr	r3, [pc, #56]	; (801cefc <tcp_output+0x3e8>)
 801cec4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801cec8:	4910      	ldr	r1, [pc, #64]	; (801cf0c <tcp_output+0x3f8>)
 801ceca:	480e      	ldr	r0, [pc, #56]	; (801cf04 <tcp_output+0x3f0>)
 801cecc:	f005 fbb2 	bl	8022634 <iprintf>
 801ced0:	e627      	b.n	801cb22 <tcp_output+0xe>
    return netif_get_by_index(pcb->netif_idx);
 801ced2:	f7fb f9b9 	bl	8018248 <netif_get_by_index>
 801ced6:	9005      	str	r0, [sp, #20]
 801ced8:	e63c      	b.n	801cb54 <tcp_output+0x40>
 801ceda:	8b63      	ldrh	r3, [r4, #26]
 801cedc:	e798      	b.n	801ce10 <tcp_output+0x2fc>
 801cede:	8b63      	ldrh	r3, [r4, #26]
 801cee0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801cee2:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 801cee4:	2900      	cmp	r1, #0
 801cee6:	f47f ae53 	bne.w	801cb90 <tcp_output+0x7c>
 801ceea:	e791      	b.n	801ce10 <tcp_output+0x2fc>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ceec:	8b63      	ldrh	r3, [r4, #26]
 801ceee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801cef2:	8363      	strh	r3, [r4, #26]
      return err;
 801cef4:	e650      	b.n	801cb98 <tcp_output+0x84>
    return ERR_RTE;
 801cef6:	f06f 0003 	mvn.w	r0, #3
 801cefa:	e64d      	b.n	801cb98 <tcp_output+0x84>
 801cefc:	08040a44 	.word	0x08040a44
 801cf00:	080410b0 	.word	0x080410b0
 801cf04:	08028ef8 	.word	0x08028ef8
 801cf08:	2002e1d4 	.word	0x2002e1d4
 801cf0c:	08041098 	.word	0x08041098

0801cf10 <tcp_rexmit_rto_commit>:
{
 801cf10:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801cf12:	4604      	mov	r4, r0
 801cf14:	b158      	cbz	r0, 801cf2e <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801cf16:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801cf1a:	2bff      	cmp	r3, #255	; 0xff
 801cf1c:	d002      	beq.n	801cf24 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801cf1e:	3301      	adds	r3, #1
 801cf20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801cf24:	4620      	mov	r0, r4
}
 801cf26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801cf2a:	f7ff bdf3 	b.w	801cb14 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801cf2e:	4b04      	ldr	r3, [pc, #16]	; (801cf40 <tcp_rexmit_rto_commit+0x30>)
 801cf30:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801cf34:	4903      	ldr	r1, [pc, #12]	; (801cf44 <tcp_rexmit_rto_commit+0x34>)
 801cf36:	4804      	ldr	r0, [pc, #16]	; (801cf48 <tcp_rexmit_rto_commit+0x38>)
 801cf38:	f005 fb7c 	bl	8022634 <iprintf>
 801cf3c:	e7eb      	b.n	801cf16 <tcp_rexmit_rto_commit+0x6>
 801cf3e:	bf00      	nop
 801cf40:	08040a44 	.word	0x08040a44
 801cf44:	08041104 	.word	0x08041104
 801cf48:	08028ef8 	.word	0x08028ef8

0801cf4c <tcp_rexmit_rto>:
{
 801cf4c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801cf4e:	4604      	mov	r4, r0
 801cf50:	b148      	cbz	r0, 801cf66 <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801cf52:	4620      	mov	r0, r4
 801cf54:	f7ff fc9e 	bl	801c894 <tcp_rexmit_rto_prepare>
 801cf58:	b100      	cbz	r0, 801cf5c <tcp_rexmit_rto+0x10>
}
 801cf5a:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 801cf5c:	4620      	mov	r0, r4
}
 801cf5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 801cf62:	f7ff bfd5 	b.w	801cf10 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801cf66:	4b04      	ldr	r3, [pc, #16]	; (801cf78 <tcp_rexmit_rto+0x2c>)
 801cf68:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801cf6c:	4903      	ldr	r1, [pc, #12]	; (801cf7c <tcp_rexmit_rto+0x30>)
 801cf6e:	4804      	ldr	r0, [pc, #16]	; (801cf80 <tcp_rexmit_rto+0x34>)
 801cf70:	f005 fb60 	bl	8022634 <iprintf>
 801cf74:	e7ed      	b.n	801cf52 <tcp_rexmit_rto+0x6>
 801cf76:	bf00      	nop
 801cf78:	08040a44 	.word	0x08040a44
 801cf7c:	08041128 	.word	0x08041128
 801cf80:	08028ef8 	.word	0x08028ef8

0801cf84 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801cf84:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801cf86:	4604      	mov	r4, r0
 801cf88:	b1a0      	cbz	r0, 801cfb4 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801cf8a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801cf8c:	3801      	subs	r0, #1
 801cf8e:	f7f9 fbe9 	bl	8016764 <lwip_htonl>
 801cf92:	2100      	movs	r1, #0
 801cf94:	4602      	mov	r2, r0
 801cf96:	4620      	mov	r0, r4
 801cf98:	f7fe feb4 	bl	801bd04 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801cf9c:	4605      	mov	r5, r0
 801cf9e:	b188      	cbz	r0, 801cfc4 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801cfa0:	f7fe fed8 	bl	801bd54 <tcp_output_fill_options.isra.0.constprop.0>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801cfa4:	4629      	mov	r1, r5
 801cfa6:	1d23      	adds	r3, r4, #4
 801cfa8:	4622      	mov	r2, r4
 801cfaa:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801cfac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801cfb0:	f7fe bee0 	b.w	801bd74 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801cfb4:	4b05      	ldr	r3, [pc, #20]	; (801cfcc <tcp_keepalive+0x48>)
 801cfb6:	f640 0224 	movw	r2, #2084	; 0x824
 801cfba:	4905      	ldr	r1, [pc, #20]	; (801cfd0 <tcp_keepalive+0x4c>)
 801cfbc:	4805      	ldr	r0, [pc, #20]	; (801cfd4 <tcp_keepalive+0x50>)
 801cfbe:	f005 fb39 	bl	8022634 <iprintf>
 801cfc2:	e7e2      	b.n	801cf8a <tcp_keepalive+0x6>
}
 801cfc4:	f04f 30ff 	mov.w	r0, #4294967295
 801cfc8:	bd70      	pop	{r4, r5, r6, pc}
 801cfca:	bf00      	nop
 801cfcc:	08040a44 	.word	0x08040a44
 801cfd0:	08041144 	.word	0x08041144
 801cfd4:	08028ef8 	.word	0x08028ef8

0801cfd8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801cfd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801cfdc:	4604      	mov	r4, r0
 801cfde:	2800      	cmp	r0, #0
 801cfe0:	d053      	beq.n	801d08a <tcp_zero_window_probe+0xb2>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801cfe2:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801cfe4:	2d00      	cmp	r5, #0
 801cfe6:	d04d      	beq.n	801d084 <tcp_zero_window_probe+0xac>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801cfe8:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801cfec:	2bff      	cmp	r3, #255	; 0xff
 801cfee:	d002      	beq.n	801cff6 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801cff0:	3301      	adds	r3, #1
 801cff2:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801cff6:	68eb      	ldr	r3, [r5, #12]
 801cff8:	8998      	ldrh	r0, [r3, #12]
 801cffa:	f7f9 fbaf 	bl	801675c <lwip_htons>
 801cffe:	07c3      	lsls	r3, r0, #31
 801d000:	d529      	bpl.n	801d056 <tcp_zero_window_probe+0x7e>
 801d002:	8929      	ldrh	r1, [r5, #8]
 801d004:	bb39      	cbnz	r1, 801d056 <tcp_zero_window_probe+0x7e>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801d006:	68eb      	ldr	r3, [r5, #12]
 801d008:	4620      	mov	r0, r4
 801d00a:	685a      	ldr	r2, [r3, #4]
 801d00c:	f7fe fe7a 	bl	801bd04 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801d010:	4606      	mov	r6, r0
 801d012:	b398      	cbz	r0, 801d07c <tcp_zero_window_probe+0xa4>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801d014:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801d018:	2011      	movs	r0, #17
 801d01a:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801d01e:	f7f9 fb9d 	bl	801675c <lwip_htons>
 801d022:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801d026:	4338      	orrs	r0, r7
 801d028:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801d02c:	68eb      	ldr	r3, [r5, #12]
 801d02e:	6858      	ldr	r0, [r3, #4]
 801d030:	f7f9 fb98 	bl	8016764 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801d034:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801d036:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801d038:	1a1b      	subs	r3, r3, r0
 801d03a:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801d03c:	bfb8      	it	lt
 801d03e:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801d040:	4630      	mov	r0, r6
 801d042:	f7fe fe87 	bl	801bd54 <tcp_output_fill_options.isra.0.constprop.0>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d046:	4631      	mov	r1, r6
 801d048:	1d23      	adds	r3, r4, #4
 801d04a:	4622      	mov	r2, r4
 801d04c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801d04e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d052:	f7fe be8f 	b.w	801bd74 <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801d056:	68eb      	ldr	r3, [r5, #12]
 801d058:	2101      	movs	r1, #1
 801d05a:	4620      	mov	r0, r4
 801d05c:	685a      	ldr	r2, [r3, #4]
 801d05e:	f7fe fe51 	bl	801bd04 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801d062:	4606      	mov	r6, r0
 801d064:	b150      	cbz	r0, 801d07c <tcp_zero_window_probe+0xa4>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801d066:	6868      	ldr	r0, [r5, #4]
 801d068:	2201      	movs	r2, #1
 801d06a:	892f      	ldrh	r7, [r5, #8]
 801d06c:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801d06e:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801d070:	1bdb      	subs	r3, r3, r7
 801d072:	3114      	adds	r1, #20
 801d074:	b29b      	uxth	r3, r3
 801d076:	f7fb fc5d 	bl	8018934 <pbuf_copy_partial>
 801d07a:	e7d7      	b.n	801d02c <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 801d07c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801d080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 801d084:	4628      	mov	r0, r5
}
 801d086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801d08a:	4b04      	ldr	r3, [pc, #16]	; (801d09c <tcp_zero_window_probe+0xc4>)
 801d08c:	f640 024f 	movw	r2, #2127	; 0x84f
 801d090:	4903      	ldr	r1, [pc, #12]	; (801d0a0 <tcp_zero_window_probe+0xc8>)
 801d092:	4804      	ldr	r0, [pc, #16]	; (801d0a4 <tcp_zero_window_probe+0xcc>)
 801d094:	f005 face 	bl	8022634 <iprintf>
 801d098:	e7a3      	b.n	801cfe2 <tcp_zero_window_probe+0xa>
 801d09a:	bf00      	nop
 801d09c:	08040a44 	.word	0x08040a44
 801d0a0:	08041160 	.word	0x08041160
 801d0a4:	08028ef8 	.word	0x08028ef8

0801d0a8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801d0a8:	4613      	mov	r3, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801d0aa:	22bc      	movs	r2, #188	; 0xbc
{
 801d0ac:	b570      	push	{r4, r5, r6, lr}
 801d0ae:	4604      	mov	r4, r0
 801d0b0:	460e      	mov	r6, r1
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801d0b2:	200c      	movs	r0, #12
 801d0b4:	490f      	ldr	r1, [pc, #60]	; (801d0f4 <sys_timeout_abs+0x4c>)
{
 801d0b6:	461d      	mov	r5, r3
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801d0b8:	f7fa feb0 	bl	8017e1c <memp_malloc_fn>
  if (timeout == NULL) {
 801d0bc:	b190      	cbz	r0, 801d0e4 <sys_timeout_abs+0x3c>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801d0be:	490e      	ldr	r1, [pc, #56]	; (801d0f8 <sys_timeout_abs+0x50>)
  timeout->next = NULL;
 801d0c0:	2200      	movs	r2, #0
  timeout->h = handler;
 801d0c2:	6086      	str	r6, [r0, #8]
  if (next_timeout == NULL) {
 801d0c4:	680b      	ldr	r3, [r1, #0]
  timeout->arg = arg;
 801d0c6:	60c5      	str	r5, [r0, #12]
  timeout->next = NULL;
 801d0c8:	e9c0 2400 	strd	r2, r4, [r0]
  if (next_timeout == NULL) {
 801d0cc:	b91b      	cbnz	r3, 801d0d6 <sys_timeout_abs+0x2e>
 801d0ce:	e007      	b.n	801d0e0 <sys_timeout_abs+0x38>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801d0d0:	4619      	mov	r1, r3
 801d0d2:	681b      	ldr	r3, [r3, #0]
 801d0d4:	b11b      	cbz	r3, 801d0de <sys_timeout_abs+0x36>
 801d0d6:	685a      	ldr	r2, [r3, #4]
 801d0d8:	1aa2      	subs	r2, r4, r2
 801d0da:	2a00      	cmp	r2, #0
 801d0dc:	daf8      	bge.n	801d0d0 <sys_timeout_abs+0x28>
        timeout->next = t->next;
 801d0de:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801d0e0:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 801d0e2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801d0e4:	4b03      	ldr	r3, [pc, #12]	; (801d0f4 <sys_timeout_abs+0x4c>)
 801d0e6:	22be      	movs	r2, #190	; 0xbe
 801d0e8:	4904      	ldr	r1, [pc, #16]	; (801d0fc <sys_timeout_abs+0x54>)
 801d0ea:	4805      	ldr	r0, [pc, #20]	; (801d100 <sys_timeout_abs+0x58>)
}
 801d0ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801d0f0:	f005 baa0 	b.w	8022634 <iprintf>
 801d0f4:	08041184 	.word	0x08041184
 801d0f8:	2001aa50 	.word	0x2001aa50
 801d0fc:	080411b8 	.word	0x080411b8
 801d100:	08028ef8 	.word	0x08028ef8

0801d104 <lwip_cyclic_timer>:
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801d104:	6843      	ldr	r3, [r0, #4]
{
 801d106:	b510      	push	{r4, lr}
 801d108:	4604      	mov	r4, r0
  cyclic->handler();
 801d10a:	4798      	blx	r3

  now = sys_now();
 801d10c:	f7f4 fe22 	bl	8011d54 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801d110:	4b09      	ldr	r3, [pc, #36]	; (801d138 <lwip_cyclic_timer+0x34>)
 801d112:	6821      	ldr	r1, [r4, #0]
 801d114:	681b      	ldr	r3, [r3, #0]
 801d116:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801d118:	1a1a      	subs	r2, r3, r0
 801d11a:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801d11c:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801d11e:	da05      	bge.n	801d12c <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801d120:	4408      	add	r0, r1
 801d122:	4906      	ldr	r1, [pc, #24]	; (801d13c <lwip_cyclic_timer+0x38>)
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801d124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801d128:	f7ff bfbe 	b.w	801d0a8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801d12c:	4618      	mov	r0, r3
 801d12e:	4903      	ldr	r1, [pc, #12]	; (801d13c <lwip_cyclic_timer+0x38>)
}
 801d130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801d134:	f7ff bfb8 	b.w	801d0a8 <sys_timeout_abs>
 801d138:	2001aa4c 	.word	0x2001aa4c
 801d13c:	0801d105 	.word	0x0801d105

0801d140 <tcpip_tcp_timer>:
{
 801d140:	b508      	push	{r3, lr}
  tcp_tmr();
 801d142:	f7fc fef7 	bl	8019f34 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801d146:	4b09      	ldr	r3, [pc, #36]	; (801d16c <tcpip_tcp_timer+0x2c>)
 801d148:	681b      	ldr	r3, [r3, #0]
 801d14a:	b143      	cbz	r3, 801d15e <tcpip_tcp_timer+0x1e>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801d14c:	f7f4 fe02 	bl	8011d54 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d150:	2200      	movs	r2, #0
 801d152:	4907      	ldr	r1, [pc, #28]	; (801d170 <tcpip_tcp_timer+0x30>)
 801d154:	30fa      	adds	r0, #250	; 0xfa
}
 801d156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d15a:	f7ff bfa5 	b.w	801d0a8 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801d15e:	4b05      	ldr	r3, [pc, #20]	; (801d174 <tcpip_tcp_timer+0x34>)
 801d160:	681b      	ldr	r3, [r3, #0]
 801d162:	2b00      	cmp	r3, #0
 801d164:	d1f2      	bne.n	801d14c <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 801d166:	4a04      	ldr	r2, [pc, #16]	; (801d178 <tcpip_tcp_timer+0x38>)
 801d168:	6013      	str	r3, [r2, #0]
}
 801d16a:	bd08      	pop	{r3, pc}
 801d16c:	2002e1c0 	.word	0x2002e1c0
 801d170:	0801d141 	.word	0x0801d141
 801d174:	2002e1d0 	.word	0x2002e1d0
 801d178:	2001aa54 	.word	0x2001aa54

0801d17c <tcp_timer_needed>:
{
 801d17c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801d17e:	4b0b      	ldr	r3, [pc, #44]	; (801d1ac <tcp_timer_needed+0x30>)
 801d180:	681a      	ldr	r2, [r3, #0]
 801d182:	b98a      	cbnz	r2, 801d1a8 <tcp_timer_needed+0x2c>
 801d184:	4a0a      	ldr	r2, [pc, #40]	; (801d1b0 <tcp_timer_needed+0x34>)
 801d186:	6812      	ldr	r2, [r2, #0]
 801d188:	b152      	cbz	r2, 801d1a0 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801d18a:	2201      	movs	r2, #1
 801d18c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801d18e:	f7f4 fde1 	bl	8011d54 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d192:	2200      	movs	r2, #0
 801d194:	4907      	ldr	r1, [pc, #28]	; (801d1b4 <tcp_timer_needed+0x38>)
 801d196:	30fa      	adds	r0, #250	; 0xfa
}
 801d198:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d19c:	f7ff bf84 	b.w	801d0a8 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801d1a0:	4a05      	ldr	r2, [pc, #20]	; (801d1b8 <tcp_timer_needed+0x3c>)
 801d1a2:	6812      	ldr	r2, [r2, #0]
 801d1a4:	2a00      	cmp	r2, #0
 801d1a6:	d1f0      	bne.n	801d18a <tcp_timer_needed+0xe>
}
 801d1a8:	bd08      	pop	{r3, pc}
 801d1aa:	bf00      	nop
 801d1ac:	2001aa54 	.word	0x2001aa54
 801d1b0:	2002e1c0 	.word	0x2002e1c0
 801d1b4:	0801d141 	.word	0x0801d141
 801d1b8:	2002e1d0 	.word	0x2002e1d0

0801d1bc <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801d1bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801d1c0:	b570      	push	{r4, r5, r6, lr}
 801d1c2:	4604      	mov	r4, r0
 801d1c4:	460d      	mov	r5, r1
 801d1c6:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801d1c8:	d208      	bcs.n	801d1dc <sys_timeout+0x20>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801d1ca:	f7f4 fdc3 	bl	8011d54 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d1ce:	4632      	mov	r2, r6
 801d1d0:	4629      	mov	r1, r5
 801d1d2:	4420      	add	r0, r4
#endif
}
 801d1d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801d1d8:	f7ff bf66 	b.w	801d0a8 <sys_timeout_abs>
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801d1dc:	4b03      	ldr	r3, [pc, #12]	; (801d1ec <sys_timeout+0x30>)
 801d1de:	f240 1229 	movw	r2, #297	; 0x129
 801d1e2:	4903      	ldr	r1, [pc, #12]	; (801d1f0 <sys_timeout+0x34>)
 801d1e4:	4803      	ldr	r0, [pc, #12]	; (801d1f4 <sys_timeout+0x38>)
 801d1e6:	f005 fa25 	bl	8022634 <iprintf>
 801d1ea:	e7ee      	b.n	801d1ca <sys_timeout+0xe>
 801d1ec:	08041184 	.word	0x08041184
 801d1f0:	080411f8 	.word	0x080411f8
 801d1f4:	08028ef8 	.word	0x08028ef8

0801d1f8 <sys_timeouts_init>:
{
 801d1f8:	b570      	push	{r4, r5, r6, lr}
 801d1fa:	4c0a      	ldr	r4, [pc, #40]	; (801d224 <sys_timeouts_init+0x2c>)
 801d1fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801d200:	4e09      	ldr	r6, [pc, #36]	; (801d228 <sys_timeouts_init+0x30>)
 801d202:	f104 0520 	add.w	r5, r4, #32
 801d206:	4622      	mov	r2, r4
 801d208:	4631      	mov	r1, r6
 801d20a:	f7ff ffd7 	bl	801d1bc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801d20e:	42ac      	cmp	r4, r5
 801d210:	d007      	beq.n	801d222 <sys_timeouts_init+0x2a>
 801d212:	f854 0f08 	ldr.w	r0, [r4, #8]!
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801d216:	4631      	mov	r1, r6
 801d218:	4622      	mov	r2, r4
 801d21a:	f7ff ffcf 	bl	801d1bc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801d21e:	42ac      	cmp	r4, r5
 801d220:	d1f7      	bne.n	801d212 <sys_timeouts_init+0x1a>
}
 801d222:	bd70      	pop	{r4, r5, r6, pc}
 801d224:	08041238 	.word	0x08041238
 801d228:	0801d105 	.word	0x0801d105

0801d22c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801d22c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801d22e:	4d0d      	ldr	r5, [pc, #52]	; (801d264 <sys_untimeout+0x38>)
 801d230:	682b      	ldr	r3, [r5, #0]
 801d232:	b19b      	cbz	r3, 801d25c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801d234:	2400      	movs	r4, #0
 801d236:	e003      	b.n	801d240 <sys_untimeout+0x14>
 801d238:	681a      	ldr	r2, [r3, #0]
 801d23a:	461c      	mov	r4, r3
 801d23c:	4613      	mov	r3, r2
 801d23e:	b16a      	cbz	r2, 801d25c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801d240:	689a      	ldr	r2, [r3, #8]
 801d242:	4282      	cmp	r2, r0
 801d244:	d1f8      	bne.n	801d238 <sys_untimeout+0xc>
 801d246:	68da      	ldr	r2, [r3, #12]
 801d248:	428a      	cmp	r2, r1
 801d24a:	d1f5      	bne.n	801d238 <sys_untimeout+0xc>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
        next_timeout = t->next;
 801d24c:	681a      	ldr	r2, [r3, #0]
      if (prev_t == NULL) {
 801d24e:	b13c      	cbz	r4, 801d260 <sys_untimeout+0x34>
      } else {
        prev_t->next = t->next;
 801d250:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801d252:	4619      	mov	r1, r3
 801d254:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801d256:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801d258:	f7fa be04 	b.w	8017e64 <memp_free>
}
 801d25c:	bc30      	pop	{r4, r5}
 801d25e:	4770      	bx	lr
        next_timeout = t->next;
 801d260:	602a      	str	r2, [r5, #0]
 801d262:	e7f6      	b.n	801d252 <sys_untimeout+0x26>
 801d264:	2001aa50 	.word	0x2001aa50

0801d268 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801d268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801d26c:	f7f4 fd72 	bl	8011d54 <sys_now>
 801d270:	4c0d      	ldr	r4, [pc, #52]	; (801d2a8 <sys_check_timeouts+0x40>)
 801d272:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801d274:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801d2ac <sys_check_timeouts+0x44>
 801d278:	e00c      	b.n	801d294 <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801d27a:	685a      	ldr	r2, [r3, #4]
 801d27c:	1abd      	subs	r5, r7, r2
 801d27e:	2d00      	cmp	r5, #0
 801d280:	db0d      	blt.n	801d29e <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801d282:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801d284:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801d286:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 801d288:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 801d28c:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801d28e:	f7fa fde9 	bl	8017e64 <memp_free>
    if (handler != NULL) {
 801d292:	b935      	cbnz	r5, 801d2a2 <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801d294:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801d296:	200c      	movs	r0, #12
 801d298:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801d29a:	2b00      	cmp	r3, #0
 801d29c:	d1ed      	bne.n	801d27a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801d29e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801d2a2:	4630      	mov	r0, r6
 801d2a4:	47a8      	blx	r5
 801d2a6:	e7f5      	b.n	801d294 <sys_check_timeouts+0x2c>
 801d2a8:	2001aa50 	.word	0x2001aa50
 801d2ac:	2001aa4c 	.word	0x2001aa4c

0801d2b0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801d2b0:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801d2b2:	4c07      	ldr	r4, [pc, #28]	; (801d2d0 <sys_timeouts_sleeptime+0x20>)
 801d2b4:	6823      	ldr	r3, [r4, #0]
 801d2b6:	b13b      	cbz	r3, 801d2c8 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801d2b8:	f7f4 fd4c 	bl	8011d54 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801d2bc:	6823      	ldr	r3, [r4, #0]
 801d2be:	685b      	ldr	r3, [r3, #4]
 801d2c0:	1a18      	subs	r0, r3, r0
    return 0;
 801d2c2:	bf48      	it	mi
 801d2c4:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801d2c6:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801d2c8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801d2cc:	bd10      	pop	{r4, pc}
 801d2ce:	bf00      	nop
 801d2d0:	2001aa50 	.word	0x2001aa50

0801d2d4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801d2d4:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801d2d6:	f005 fa51 	bl	802277c <rand>
 801d2da:	4b02      	ldr	r3, [pc, #8]	; (801d2e4 <udp_init+0x10>)
 801d2dc:	4a02      	ldr	r2, [pc, #8]	; (801d2e8 <udp_init+0x14>)
 801d2de:	4303      	orrs	r3, r0
 801d2e0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801d2e2:	bd08      	pop	{r3, pc}
 801d2e4:	ffffc000 	.word	0xffffc000
 801d2e8:	2000040a 	.word	0x2000040a

0801d2ec <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801d2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801d2f0:	4680      	mov	r8, r0
{
 801d2f2:	b085      	sub	sp, #20
 801d2f4:	460f      	mov	r7, r1
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801d2f6:	2800      	cmp	r0, #0
 801d2f8:	f000 80ce 	beq.w	801d498 <udp_input+0x1ac>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801d2fc:	2f00      	cmp	r7, #0
 801d2fe:	f000 80d4 	beq.w	801d4aa <udp_input+0x1be>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 801d302:	f8df b23c 	ldr.w	fp, [pc, #572]	; 801d540 <udp_input+0x254>

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801d306:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 801d30a:	f8bb 307a 	ldrh.w	r3, [fp, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801d30e:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 801d310:	f103 0301 	add.w	r3, r3, #1
 801d314:	f8ab 307a 	strh.w	r3, [fp, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801d318:	f240 80a7 	bls.w	801d46a <udp_input+0x17e>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801d31c:	f8df 9224 	ldr.w	r9, [pc, #548]	; 801d544 <udp_input+0x258>
  udphdr = (struct udp_hdr *)p->payload;
 801d320:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801d324:	f8d9 1000 	ldr.w	r1, [r9]
 801d328:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801d32c:	f002 ff5c 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801d330:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801d332:	8820      	ldrh	r0, [r4, #0]
 801d334:	f7f9 fa12 	bl	801675c <lwip_htons>
 801d338:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 801d33a:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 801d33c:	9302      	str	r3, [sp, #8]
  dest = lwip_ntohs(udphdr->dest);
 801d33e:	f7f9 fa0d 	bl	801675c <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d342:	4b77      	ldr	r3, [pc, #476]	; (801d520 <udp_input+0x234>)
  dest = lwip_ntohs(udphdr->dest);
 801d344:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d346:	681c      	ldr	r4, [r3, #0]
 801d348:	2c00      	cmp	r4, #0
 801d34a:	d069      	beq.n	801d420 <udp_input+0x134>
  uncon_pcb = NULL;
 801d34c:	2300      	movs	r3, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801d34e:	4975      	ldr	r1, [pc, #468]	; (801d524 <udp_input+0x238>)
  uncon_pcb = NULL;
 801d350:	461e      	mov	r6, r3
 801d352:	9303      	str	r3, [sp, #12]
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801d354:	4b74      	ldr	r3, [pc, #464]	; (801d528 <udp_input+0x23c>)
 801d356:	e004      	b.n	801d362 <udp_input+0x76>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d358:	68e2      	ldr	r2, [r4, #12]
 801d35a:	4626      	mov	r6, r4
 801d35c:	2a00      	cmp	r2, #0
 801d35e:	d05c      	beq.n	801d41a <udp_input+0x12e>
 801d360:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801d362:	8a62      	ldrh	r2, [r4, #18]
 801d364:	42aa      	cmp	r2, r5
 801d366:	d1f7      	bne.n	801d358 <udp_input+0x6c>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801d368:	2f00      	cmp	r7, #0
 801d36a:	d077      	beq.n	801d45c <udp_input+0x170>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801d36c:	7a20      	ldrb	r0, [r4, #8]
 801d36e:	b138      	cbz	r0, 801d380 <udp_input+0x94>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801d370:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801d374:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801d378:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801d37a:	b2d2      	uxtb	r2, r2
 801d37c:	4290      	cmp	r0, r2
 801d37e:	d1eb      	bne.n	801d358 <udp_input+0x6c>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d380:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 801d382:	f1ba 0f00 	cmp.w	sl, #0
 801d386:	d03e      	beq.n	801d406 <udp_input+0x11a>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d388:	b152      	cbz	r2, 801d3a0 <udp_input+0xb4>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801d38a:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d38e:	f1b0 3fff 	cmp.w	r0, #4294967295
 801d392:	d005      	beq.n	801d3a0 <udp_input+0xb4>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801d394:	ea80 0c02 	eor.w	ip, r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801d398:	68b8      	ldr	r0, [r7, #8]
 801d39a:	ea1c 0f00 	tst.w	ip, r0
 801d39e:	d1db      	bne.n	801d358 <udp_input+0x6c>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801d3a0:	7c20      	ldrb	r0, [r4, #16]
 801d3a2:	0740      	lsls	r0, r0, #29
 801d3a4:	d409      	bmi.n	801d3ba <udp_input+0xce>
        if (uncon_pcb == NULL) {
 801d3a6:	9803      	ldr	r0, [sp, #12]
 801d3a8:	2800      	cmp	r0, #0
 801d3aa:	d06e      	beq.n	801d48a <udp_input+0x19e>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801d3ac:	f1ba 0f00 	cmp.w	sl, #0
 801d3b0:	d003      	beq.n	801d3ba <udp_input+0xce>
 801d3b2:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801d3b6:	3001      	adds	r0, #1
 801d3b8:	d07e      	beq.n	801d4b8 <udp_input+0x1cc>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801d3ba:	8aa2      	ldrh	r2, [r4, #20]
 801d3bc:	9802      	ldr	r0, [sp, #8]
 801d3be:	4282      	cmp	r2, r0
 801d3c0:	d1ca      	bne.n	801d358 <udp_input+0x6c>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801d3c2:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 801d3c4:	b11a      	cbz	r2, 801d3ce <udp_input+0xe2>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801d3c6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801d3ca:	4282      	cmp	r2, r0
 801d3cc:	d1c4      	bne.n	801d358 <udp_input+0x6c>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801d3ce:	2e00      	cmp	r6, #0
 801d3d0:	f000 809d 	beq.w	801d50e <udp_input+0x222>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 801d3d4:	4952      	ldr	r1, [pc, #328]	; (801d520 <udp_input+0x234>)
          prev->next = pcb->next;
 801d3d6:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801d3d8:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801d3da:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 801d3dc:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 801d3de:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801d3e0:	2108      	movs	r1, #8
 801d3e2:	4640      	mov	r0, r8
 801d3e4:	f7fa ffd2 	bl	801838c <pbuf_remove_header>
 801d3e8:	2800      	cmp	r0, #0
 801d3ea:	d172      	bne.n	801d4d2 <udp_input+0x1e6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801d3ec:	69a5      	ldr	r5, [r4, #24]
 801d3ee:	2d00      	cmp	r5, #0
 801d3f0:	d07b      	beq.n	801d4ea <udp_input+0x1fe>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801d3f2:	9b02      	ldr	r3, [sp, #8]
 801d3f4:	4642      	mov	r2, r8
 801d3f6:	69e0      	ldr	r0, [r4, #28]
 801d3f8:	4621      	mov	r1, r4
 801d3fa:	9300      	str	r3, [sp, #0]
 801d3fc:	4b4b      	ldr	r3, [pc, #300]	; (801d52c <udp_input+0x240>)
 801d3fe:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801d400:	b005      	add	sp, #20
 801d402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801d406:	2a00      	cmp	r2, #0
 801d408:	d0ca      	beq.n	801d3a0 <udp_input+0xb4>
 801d40a:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801d40e:	4282      	cmp	r2, r0
 801d410:	d0c6      	beq.n	801d3a0 <udp_input+0xb4>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d412:	68e2      	ldr	r2, [r4, #12]
 801d414:	4626      	mov	r6, r4
 801d416:	2a00      	cmp	r2, #0
 801d418:	d1a2      	bne.n	801d360 <udp_input+0x74>
  if (pcb != NULL) {
 801d41a:	9b03      	ldr	r3, [sp, #12]
 801d41c:	2b00      	cmp	r3, #0
 801d41e:	d17c      	bne.n	801d51a <udp_input+0x22e>
  if (for_us) {
 801d420:	687a      	ldr	r2, [r7, #4]
 801d422:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801d426:	429a      	cmp	r2, r3
 801d428:	d15f      	bne.n	801d4ea <udp_input+0x1fe>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801d42a:	2108      	movs	r1, #8
 801d42c:	4640      	mov	r0, r8
 801d42e:	f7fa ffad 	bl	801838c <pbuf_remove_header>
 801d432:	2800      	cmp	r0, #0
 801d434:	d14d      	bne.n	801d4d2 <udp_input+0x1e6>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801d436:	f1ba 0f00 	cmp.w	sl, #0
 801d43a:	d105      	bne.n	801d448 <udp_input+0x15c>
 801d43c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801d440:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d444:	2be0      	cmp	r3, #224	; 0xe0
 801d446:	d156      	bne.n	801d4f6 <udp_input+0x20a>
      UDP_STATS_INC(udp.proterr);
 801d448:	f8bb 2088 	ldrh.w	r2, [fp, #136]	; 0x88
      pbuf_free(p);
 801d44c:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801d44e:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
      UDP_STATS_INC(udp.proterr);
 801d452:	3201      	adds	r2, #1
      UDP_STATS_INC(udp.drop);
 801d454:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 801d456:	f8ab 2088 	strh.w	r2, [fp, #136]	; 0x88
 801d45a:	e00f      	b.n	801d47c <udp_input+0x190>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801d45c:	2288      	movs	r2, #136	; 0x88
 801d45e:	4834      	ldr	r0, [pc, #208]	; (801d530 <udp_input+0x244>)
 801d460:	f005 f8e8 	bl	8022634 <iprintf>
 801d464:	4b30      	ldr	r3, [pc, #192]	; (801d528 <udp_input+0x23c>)
 801d466:	492f      	ldr	r1, [pc, #188]	; (801d524 <udp_input+0x238>)
 801d468:	e780      	b.n	801d36c <udp_input+0x80>
    UDP_STATS_INC(udp.lenerr);
 801d46a:	f8bb 2082 	ldrh.w	r2, [fp, #130]	; 0x82
    pbuf_free(p);
 801d46e:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 801d470:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
    UDP_STATS_INC(udp.lenerr);
 801d474:	3201      	adds	r2, #1
    UDP_STATS_INC(udp.drop);
 801d476:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 801d478:	f8ab 2082 	strh.w	r2, [fp, #130]	; 0x82
      UDP_STATS_INC(udp.drop);
 801d47c:	f8ab 307e 	strh.w	r3, [fp, #126]	; 0x7e
}
 801d480:	b005      	add	sp, #20
 801d482:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801d486:	f7fa bfbd 	b.w	8018404 <pbuf_free>
      if ((pcb->remote_port == src) &&
 801d48a:	8aa2      	ldrh	r2, [r4, #20]
 801d48c:	9802      	ldr	r0, [sp, #8]
 801d48e:	9403      	str	r4, [sp, #12]
 801d490:	4282      	cmp	r2, r0
 801d492:	f47f af61 	bne.w	801d358 <udp_input+0x6c>
 801d496:	e794      	b.n	801d3c2 <udp_input+0xd6>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801d498:	4b23      	ldr	r3, [pc, #140]	; (801d528 <udp_input+0x23c>)
 801d49a:	22cf      	movs	r2, #207	; 0xcf
 801d49c:	4925      	ldr	r1, [pc, #148]	; (801d534 <udp_input+0x248>)
 801d49e:	4824      	ldr	r0, [pc, #144]	; (801d530 <udp_input+0x244>)
 801d4a0:	f005 f8c8 	bl	8022634 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801d4a4:	2f00      	cmp	r7, #0
 801d4a6:	f47f af2c 	bne.w	801d302 <udp_input+0x16>
 801d4aa:	4b1f      	ldr	r3, [pc, #124]	; (801d528 <udp_input+0x23c>)
 801d4ac:	22d0      	movs	r2, #208	; 0xd0
 801d4ae:	4922      	ldr	r1, [pc, #136]	; (801d538 <udp_input+0x24c>)
 801d4b0:	481f      	ldr	r0, [pc, #124]	; (801d530 <udp_input+0x244>)
 801d4b2:	f005 f8bf 	bl	8022634 <iprintf>
 801d4b6:	e724      	b.n	801d302 <udp_input+0x16>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801d4b8:	9803      	ldr	r0, [sp, #12]
 801d4ba:	f8d7 e004 	ldr.w	lr, [r7, #4]
 801d4be:	6800      	ldr	r0, [r0, #0]
 801d4c0:	4570      	cmp	r0, lr
 801d4c2:	f43f af7a 	beq.w	801d3ba <udp_input+0xce>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801d4c6:	9803      	ldr	r0, [sp, #12]
 801d4c8:	4596      	cmp	lr, r2
 801d4ca:	bf08      	it	eq
 801d4cc:	4620      	moveq	r0, r4
 801d4ce:	9003      	str	r0, [sp, #12]
 801d4d0:	e773      	b.n	801d3ba <udp_input+0xce>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801d4d2:	4b15      	ldr	r3, [pc, #84]	; (801d528 <udp_input+0x23c>)
 801d4d4:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801d4d8:	4918      	ldr	r1, [pc, #96]	; (801d53c <udp_input+0x250>)
 801d4da:	4815      	ldr	r0, [pc, #84]	; (801d530 <udp_input+0x244>)
 801d4dc:	f005 f8aa 	bl	8022634 <iprintf>
      UDP_STATS_INC(udp.drop);
 801d4e0:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
      pbuf_free(p);
 801d4e4:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801d4e6:	3301      	adds	r3, #1
 801d4e8:	e7c8      	b.n	801d47c <udp_input+0x190>
        pbuf_free(p);
 801d4ea:	4640      	mov	r0, r8
}
 801d4ec:	b005      	add	sp, #20
 801d4ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801d4f2:	f7fa bf87 	b.w	8018404 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801d4f6:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801d4fa:	4640      	mov	r0, r8
 801d4fc:	3108      	adds	r1, #8
 801d4fe:	b209      	sxth	r1, r1
 801d500:	f7fa ff78 	bl	80183f4 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801d504:	2103      	movs	r1, #3
 801d506:	4640      	mov	r0, r8
 801d508:	f002 fc20 	bl	801fd4c <icmp_dest_unreach>
 801d50c:	e79c      	b.n	801d448 <udp_input+0x15c>
          UDP_STATS_INC(udp.cachehit);
 801d50e:	f8bb 308e 	ldrh.w	r3, [fp, #142]	; 0x8e
 801d512:	3301      	adds	r3, #1
 801d514:	f8ab 308e 	strh.w	r3, [fp, #142]	; 0x8e
 801d518:	e762      	b.n	801d3e0 <udp_input+0xf4>
 801d51a:	9c03      	ldr	r4, [sp, #12]
 801d51c:	e760      	b.n	801d3e0 <udp_input+0xf4>
 801d51e:	bf00      	nop
 801d520:	2002e1d8 	.word	0x2002e1d8
 801d524:	080412c4 	.word	0x080412c4
 801d528:	08041260 	.word	0x08041260
 801d52c:	2001f19c 	.word	0x2001f19c
 801d530:	08028ef8 	.word	0x08028ef8
 801d534:	08041290 	.word	0x08041290
 801d538:	080412a8 	.word	0x080412a8
 801d53c:	080412ec 	.word	0x080412ec
 801d540:	2002e0b4 	.word	0x2002e0b4
 801d544:	2001f18c 	.word	0x2001f18c

0801d548 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801d548:	4b39      	ldr	r3, [pc, #228]	; (801d630 <udp_bind+0xe8>)
{
 801d54a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801d54e:	2900      	cmp	r1, #0
 801d550:	bf08      	it	eq
 801d552:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801d554:	2800      	cmp	r0, #0
 801d556:	d060      	beq.n	801d61a <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d558:	4f36      	ldr	r7, [pc, #216]	; (801d634 <udp_bind+0xec>)
 801d55a:	683e      	ldr	r6, [r7, #0]
 801d55c:	b34e      	cbz	r6, 801d5b2 <udp_bind+0x6a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801d55e:	42b0      	cmp	r0, r6
 801d560:	d031      	beq.n	801d5c6 <udp_bind+0x7e>
 801d562:	4634      	mov	r4, r6
 801d564:	e001      	b.n	801d56a <udp_bind+0x22>
 801d566:	42a0      	cmp	r0, r4
 801d568:	d02d      	beq.n	801d5c6 <udp_bind+0x7e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d56a:	68e4      	ldr	r4, [r4, #12]
 801d56c:	2c00      	cmp	r4, #0
 801d56e:	d1fa      	bne.n	801d566 <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801d570:	b362      	cbz	r2, 801d5cc <udp_bind+0x84>
 801d572:	680d      	ldr	r5, [r1, #0]
 801d574:	4633      	mov	r3, r6
 801d576:	e001      	b.n	801d57c <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d578:	68db      	ldr	r3, [r3, #12]
 801d57a:	b19b      	cbz	r3, 801d5a4 <udp_bind+0x5c>
      if (pcb != ipcb) {
 801d57c:	4298      	cmp	r0, r3
 801d57e:	d0fb      	beq.n	801d578 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801d580:	8a59      	ldrh	r1, [r3, #18]
 801d582:	4291      	cmp	r1, r2
 801d584:	d1f8      	bne.n	801d578 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d586:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801d588:	2900      	cmp	r1, #0
 801d58a:	bf18      	it	ne
 801d58c:	42a9      	cmpne	r1, r5
 801d58e:	d001      	beq.n	801d594 <udp_bind+0x4c>
 801d590:	2d00      	cmp	r5, #0
 801d592:	d1f1      	bne.n	801d578 <udp_bind+0x30>
      return ERR_USE;
 801d594:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801d598:	4618      	mov	r0, r3
 801d59a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d59e:	680d      	ldr	r5, [r1, #0]
 801d5a0:	f8ae 2000 	strh.w	r2, [lr]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801d5a4:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 801d5a6:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 801d5a8:	b13c      	cbz	r4, 801d5ba <udp_bind+0x72>
  return ERR_OK;
 801d5aa:	2300      	movs	r3, #0
}
 801d5ac:	4618      	mov	r0, r3
 801d5ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801d5b2:	b382      	cbz	r2, 801d616 <udp_bind+0xce>
 801d5b4:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 801d5b6:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801d5b8:	6003      	str	r3, [r0, #0]
  return ERR_OK;
 801d5ba:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 801d5bc:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 801d5be:	6038      	str	r0, [r7, #0]
}
 801d5c0:	4618      	mov	r0, r3
 801d5c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 801d5c6:	2401      	movs	r4, #1
  if (port == 0) {
 801d5c8:	2a00      	cmp	r2, #0
 801d5ca:	d1d2      	bne.n	801d572 <udp_bind+0x2a>
 801d5cc:	f8df e074 	ldr.w	lr, [pc, #116]	; 801d644 <udp_bind+0xfc>
  rebind = 0;
 801d5d0:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801d5d4:	f64f 78ff 	movw	r8, #65535	; 0xffff
 801d5d8:	f8be 2000 	ldrh.w	r2, [lr]
 801d5dc:	4542      	cmp	r2, r8
 801d5de:	d017      	beq.n	801d610 <udp_bind+0xc8>
 801d5e0:	3201      	adds	r2, #1
 801d5e2:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d5e4:	2e00      	cmp	r6, #0
 801d5e6:	d0da      	beq.n	801d59e <udp_bind+0x56>
 801d5e8:	4633      	mov	r3, r6
 801d5ea:	e002      	b.n	801d5f2 <udp_bind+0xaa>
 801d5ec:	68db      	ldr	r3, [r3, #12]
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	d0d5      	beq.n	801d59e <udp_bind+0x56>
    if (pcb->local_port == udp_port) {
 801d5f2:	8a5d      	ldrh	r5, [r3, #18]
 801d5f4:	4295      	cmp	r5, r2
 801d5f6:	d1f9      	bne.n	801d5ec <udp_bind+0xa4>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801d5f8:	f10c 3cff 	add.w	ip, ip, #4294967295
 801d5fc:	fa1f fc8c 	uxth.w	ip, ip
 801d600:	f1bc 0f00 	cmp.w	ip, #0
 801d604:	d1ea      	bne.n	801d5dc <udp_bind+0x94>
      return ERR_USE;
 801d606:	f06f 0307 	mvn.w	r3, #7
 801d60a:	f8ae 2000 	strh.w	r2, [lr]
 801d60e:	e7cd      	b.n	801d5ac <udp_bind+0x64>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801d610:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801d614:	e7e6      	b.n	801d5e4 <udp_bind+0x9c>
  rebind = 0;
 801d616:	4634      	mov	r4, r6
 801d618:	e7d8      	b.n	801d5cc <udp_bind+0x84>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801d61a:	4b07      	ldr	r3, [pc, #28]	; (801d638 <udp_bind+0xf0>)
 801d61c:	f240 32b7 	movw	r2, #951	; 0x3b7
 801d620:	4906      	ldr	r1, [pc, #24]	; (801d63c <udp_bind+0xf4>)
 801d622:	4807      	ldr	r0, [pc, #28]	; (801d640 <udp_bind+0xf8>)
 801d624:	f005 f806 	bl	8022634 <iprintf>
 801d628:	f06f 030f 	mvn.w	r3, #15
 801d62c:	e7be      	b.n	801d5ac <udp_bind+0x64>
 801d62e:	bf00      	nop
 801d630:	08041be0 	.word	0x08041be0
 801d634:	2002e1d8 	.word	0x2002e1d8
 801d638:	08041260 	.word	0x08041260
 801d63c:	08041308 	.word	0x08041308
 801d640:	08028ef8 	.word	0x08028ef8
 801d644:	2000040a 	.word	0x2000040a

0801d648 <udp_sendto_if_src>:
{
 801d648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d64c:	b085      	sub	sp, #20
 801d64e:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801d652:	2800      	cmp	r0, #0
 801d654:	f000 8094 	beq.w	801d780 <udp_sendto_if_src+0x138>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801d658:	460d      	mov	r5, r1
 801d65a:	2900      	cmp	r1, #0
 801d65c:	f000 8086 	beq.w	801d76c <udp_sendto_if_src+0x124>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d660:	4690      	mov	r8, r2
 801d662:	2a00      	cmp	r2, #0
 801d664:	d078      	beq.n	801d758 <udp_sendto_if_src+0x110>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801d666:	f1ba 0f00 	cmp.w	sl, #0
 801d66a:	d06b      	beq.n	801d744 <udp_sendto_if_src+0xfc>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801d66c:	f1bb 0f00 	cmp.w	fp, #0
 801d670:	f000 8090 	beq.w	801d794 <udp_sendto_if_src+0x14c>
  if (pcb->local_port == 0) {
 801d674:	8a42      	ldrh	r2, [r0, #18]
 801d676:	4699      	mov	r9, r3
 801d678:	4604      	mov	r4, r0
 801d67a:	2a00      	cmp	r2, #0
 801d67c:	d03e      	beq.n	801d6fc <udp_sendto_if_src+0xb4>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801d67e:	892a      	ldrh	r2, [r5, #8]
 801d680:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 801d684:	429a      	cmp	r2, r3
 801d686:	d85a      	bhi.n	801d73e <udp_sendto_if_src+0xf6>
  if (pbuf_add_header(p, UDP_HLEN)) {
 801d688:	2108      	movs	r1, #8
 801d68a:	4628      	mov	r0, r5
 801d68c:	f7fa fe7a 	bl	8018384 <pbuf_add_header>
 801d690:	2800      	cmp	r0, #0
 801d692:	d13d      	bne.n	801d710 <udp_sendto_if_src+0xc8>
 801d694:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801d696:	8973      	ldrh	r3, [r6, #10]
 801d698:	2b07      	cmp	r3, #7
 801d69a:	d948      	bls.n	801d72e <udp_sendto_if_src+0xe6>
  udphdr->src = lwip_htons(pcb->local_port);
 801d69c:	8a60      	ldrh	r0, [r4, #18]
  udphdr = (struct udp_hdr *)q->payload;
 801d69e:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801d6a0:	f7f9 f85c 	bl	801675c <lwip_htons>
 801d6a4:	4603      	mov	r3, r0
  udphdr->dest = lwip_htons(dst_port);
 801d6a6:	4648      	mov	r0, r9
  udphdr->src = lwip_htons(pcb->local_port);
 801d6a8:	803b      	strh	r3, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 801d6aa:	f7f9 f857 	bl	801675c <lwip_htons>
  udphdr->chksum = 0x0000;
 801d6ae:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801d6b0:	4602      	mov	r2, r0
    udphdr->len = lwip_htons(q->tot_len);
 801d6b2:	8930      	ldrh	r0, [r6, #8]
  udphdr->chksum = 0x0000;
 801d6b4:	71bb      	strb	r3, [r7, #6]
  udphdr->dest = lwip_htons(dst_port);
 801d6b6:	807a      	strh	r2, [r7, #2]
  udphdr->chksum = 0x0000;
 801d6b8:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801d6ba:	f7f9 f84f 	bl	801675c <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801d6be:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 801d6c2:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801d6c4:	4642      	mov	r2, r8
 801d6c6:	7aa3      	ldrb	r3, [r4, #10]
 801d6c8:	4651      	mov	r1, sl
 801d6ca:	f8cd b008 	str.w	fp, [sp, #8]
 801d6ce:	4630      	mov	r0, r6
 801d6d0:	9300      	str	r3, [sp, #0]
 801d6d2:	7ae3      	ldrb	r3, [r4, #11]
 801d6d4:	f8cd c004 	str.w	ip, [sp, #4]
 801d6d8:	f002 fcca 	bl	8020070 <ip4_output_if_src>
  if (q != p) {
 801d6dc:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801d6de:	4607      	mov	r7, r0
  if (q != p) {
 801d6e0:	d002      	beq.n	801d6e8 <udp_sendto_if_src+0xa0>
    pbuf_free(q);
 801d6e2:	4630      	mov	r0, r6
 801d6e4:	f7fa fe8e 	bl	8018404 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 801d6e8:	4a2f      	ldr	r2, [pc, #188]	; (801d7a8 <udp_sendto_if_src+0x160>)
 801d6ea:	f8b2 3078 	ldrh.w	r3, [r2, #120]	; 0x78
 801d6ee:	3301      	adds	r3, #1
 801d6f0:	f8a2 3078 	strh.w	r3, [r2, #120]	; 0x78
}
 801d6f4:	4638      	mov	r0, r7
 801d6f6:	b005      	add	sp, #20
 801d6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801d6fc:	4601      	mov	r1, r0
 801d6fe:	f7ff ff23 	bl	801d548 <udp_bind>
    if (err != ERR_OK) {
 801d702:	4607      	mov	r7, r0
 801d704:	2800      	cmp	r0, #0
 801d706:	d0ba      	beq.n	801d67e <udp_sendto_if_src+0x36>
}
 801d708:	4638      	mov	r0, r7
 801d70a:	b005      	add	sp, #20
 801d70c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801d710:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d714:	2108      	movs	r1, #8
 801d716:	2022      	movs	r0, #34	; 0x22
 801d718:	f7fa fee2 	bl	80184e0 <pbuf_alloc>
    if (q == NULL) {
 801d71c:	4606      	mov	r6, r0
 801d71e:	b170      	cbz	r0, 801d73e <udp_sendto_if_src+0xf6>
    if (p->tot_len != 0) {
 801d720:	892b      	ldrh	r3, [r5, #8]
 801d722:	2b00      	cmp	r3, #0
 801d724:	d0b7      	beq.n	801d696 <udp_sendto_if_src+0x4e>
      pbuf_chain(q, p);
 801d726:	4629      	mov	r1, r5
 801d728:	f7fb f82e 	bl	8018788 <pbuf_chain>
 801d72c:	e7b3      	b.n	801d696 <udp_sendto_if_src+0x4e>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801d72e:	4b1f      	ldr	r3, [pc, #124]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d730:	f240 320d 	movw	r2, #781	; 0x30d
 801d734:	491e      	ldr	r1, [pc, #120]	; (801d7b0 <udp_sendto_if_src+0x168>)
 801d736:	481f      	ldr	r0, [pc, #124]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d738:	f004 ff7c 	bl	8022634 <iprintf>
 801d73c:	e7ae      	b.n	801d69c <udp_sendto_if_src+0x54>
    return ERR_MEM;
 801d73e:	f04f 37ff 	mov.w	r7, #4294967295
 801d742:	e7d7      	b.n	801d6f4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801d744:	4b19      	ldr	r3, [pc, #100]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d746:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801d74a:	491b      	ldr	r1, [pc, #108]	; (801d7b8 <udp_sendto_if_src+0x170>)
 801d74c:	f06f 070f 	mvn.w	r7, #15
 801d750:	4818      	ldr	r0, [pc, #96]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d752:	f004 ff6f 	bl	8022634 <iprintf>
 801d756:	e7cd      	b.n	801d6f4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d758:	4b14      	ldr	r3, [pc, #80]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d75a:	f240 22d3 	movw	r2, #723	; 0x2d3
 801d75e:	4917      	ldr	r1, [pc, #92]	; (801d7bc <udp_sendto_if_src+0x174>)
 801d760:	f06f 070f 	mvn.w	r7, #15
 801d764:	4813      	ldr	r0, [pc, #76]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d766:	f004 ff65 	bl	8022634 <iprintf>
 801d76a:	e7c3      	b.n	801d6f4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801d76c:	4b0f      	ldr	r3, [pc, #60]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d76e:	f240 22d2 	movw	r2, #722	; 0x2d2
 801d772:	4913      	ldr	r1, [pc, #76]	; (801d7c0 <udp_sendto_if_src+0x178>)
 801d774:	f06f 070f 	mvn.w	r7, #15
 801d778:	480e      	ldr	r0, [pc, #56]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d77a:	f004 ff5b 	bl	8022634 <iprintf>
 801d77e:	e7b9      	b.n	801d6f4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801d780:	4b0a      	ldr	r3, [pc, #40]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d782:	f240 22d1 	movw	r2, #721	; 0x2d1
 801d786:	490f      	ldr	r1, [pc, #60]	; (801d7c4 <udp_sendto_if_src+0x17c>)
 801d788:	f06f 070f 	mvn.w	r7, #15
 801d78c:	4809      	ldr	r0, [pc, #36]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d78e:	f004 ff51 	bl	8022634 <iprintf>
 801d792:	e7af      	b.n	801d6f4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801d794:	4b05      	ldr	r3, [pc, #20]	; (801d7ac <udp_sendto_if_src+0x164>)
 801d796:	f240 22d5 	movw	r2, #725	; 0x2d5
 801d79a:	490b      	ldr	r1, [pc, #44]	; (801d7c8 <udp_sendto_if_src+0x180>)
 801d79c:	f06f 070f 	mvn.w	r7, #15
 801d7a0:	4804      	ldr	r0, [pc, #16]	; (801d7b4 <udp_sendto_if_src+0x16c>)
 801d7a2:	f004 ff47 	bl	8022634 <iprintf>
 801d7a6:	e7a5      	b.n	801d6f4 <udp_sendto_if_src+0xac>
 801d7a8:	2002e0b4 	.word	0x2002e0b4
 801d7ac:	08041260 	.word	0x08041260
 801d7b0:	080413cc 	.word	0x080413cc
 801d7b4:	08028ef8 	.word	0x08028ef8
 801d7b8:	08041384 	.word	0x08041384
 801d7bc:	08041360 	.word	0x08041360
 801d7c0:	08041340 	.word	0x08041340
 801d7c4:	08041320 	.word	0x08041320
 801d7c8:	080413a8 	.word	0x080413a8

0801d7cc <udp_sendto_if>:
{
 801d7cc:	b570      	push	{r4, r5, r6, lr}
 801d7ce:	b082      	sub	sp, #8
 801d7d0:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801d7d2:	2800      	cmp	r0, #0
 801d7d4:	d035      	beq.n	801d842 <udp_sendto_if+0x76>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801d7d6:	b351      	cbz	r1, 801d82e <udp_sendto_if+0x62>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d7d8:	b1fa      	cbz	r2, 801d81a <udp_sendto_if+0x4e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801d7da:	b1a4      	cbz	r4, 801d806 <udp_sendto_if+0x3a>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d7dc:	6805      	ldr	r5, [r0, #0]
 801d7de:	b935      	cbnz	r5, 801d7ee <udp_sendto_if+0x22>
      src_ip = netif_ip_addr4(netif);
 801d7e0:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801d7e2:	e9cd 4500 	strd	r4, r5, [sp]
 801d7e6:	f7ff ff2f 	bl	801d648 <udp_sendto_if_src>
}
 801d7ea:	b002      	add	sp, #8
 801d7ec:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801d7ee:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d7f2:	2ee0      	cmp	r6, #224	; 0xe0
 801d7f4:	d0f4      	beq.n	801d7e0 <udp_sendto_if+0x14>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801d7f6:	6866      	ldr	r6, [r4, #4]
 801d7f8:	42b5      	cmp	r5, r6
 801d7fa:	d101      	bne.n	801d800 <udp_sendto_if+0x34>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d7fc:	4605      	mov	r5, r0
 801d7fe:	e7f0      	b.n	801d7e2 <udp_sendto_if+0x16>
        return ERR_RTE;
 801d800:	f06f 0003 	mvn.w	r0, #3
 801d804:	e7f1      	b.n	801d7ea <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801d806:	4b14      	ldr	r3, [pc, #80]	; (801d858 <udp_sendto_if+0x8c>)
 801d808:	f240 2283 	movw	r2, #643	; 0x283
 801d80c:	4913      	ldr	r1, [pc, #76]	; (801d85c <udp_sendto_if+0x90>)
 801d80e:	4814      	ldr	r0, [pc, #80]	; (801d860 <udp_sendto_if+0x94>)
 801d810:	f004 ff10 	bl	8022634 <iprintf>
 801d814:	f06f 000f 	mvn.w	r0, #15
 801d818:	e7e7      	b.n	801d7ea <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d81a:	4b0f      	ldr	r3, [pc, #60]	; (801d858 <udp_sendto_if+0x8c>)
 801d81c:	f240 2282 	movw	r2, #642	; 0x282
 801d820:	4910      	ldr	r1, [pc, #64]	; (801d864 <udp_sendto_if+0x98>)
 801d822:	480f      	ldr	r0, [pc, #60]	; (801d860 <udp_sendto_if+0x94>)
 801d824:	f004 ff06 	bl	8022634 <iprintf>
 801d828:	f06f 000f 	mvn.w	r0, #15
 801d82c:	e7dd      	b.n	801d7ea <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801d82e:	4b0a      	ldr	r3, [pc, #40]	; (801d858 <udp_sendto_if+0x8c>)
 801d830:	f240 2281 	movw	r2, #641	; 0x281
 801d834:	490c      	ldr	r1, [pc, #48]	; (801d868 <udp_sendto_if+0x9c>)
 801d836:	480a      	ldr	r0, [pc, #40]	; (801d860 <udp_sendto_if+0x94>)
 801d838:	f004 fefc 	bl	8022634 <iprintf>
 801d83c:	f06f 000f 	mvn.w	r0, #15
 801d840:	e7d3      	b.n	801d7ea <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801d842:	4b05      	ldr	r3, [pc, #20]	; (801d858 <udp_sendto_if+0x8c>)
 801d844:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d848:	4908      	ldr	r1, [pc, #32]	; (801d86c <udp_sendto_if+0xa0>)
 801d84a:	4805      	ldr	r0, [pc, #20]	; (801d860 <udp_sendto_if+0x94>)
 801d84c:	f004 fef2 	bl	8022634 <iprintf>
 801d850:	f06f 000f 	mvn.w	r0, #15
 801d854:	e7c9      	b.n	801d7ea <udp_sendto_if+0x1e>
 801d856:	bf00      	nop
 801d858:	08041260 	.word	0x08041260
 801d85c:	08041454 	.word	0x08041454
 801d860:	08028ef8 	.word	0x08028ef8
 801d864:	08041434 	.word	0x08041434
 801d868:	08041418 	.word	0x08041418
 801d86c:	080413fc 	.word	0x080413fc

0801d870 <udp_sendto>:
{
 801d870:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d872:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801d874:	b3a0      	cbz	r0, 801d8e0 <udp_sendto+0x70>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801d876:	460e      	mov	r6, r1
 801d878:	b341      	cbz	r1, 801d8cc <udp_sendto+0x5c>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d87a:	4615      	mov	r5, r2
 801d87c:	b1e2      	cbz	r2, 801d8b8 <udp_sendto+0x48>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801d87e:	4604      	mov	r4, r0
 801d880:	7a00      	ldrb	r0, [r0, #8]
 801d882:	461f      	mov	r7, r3
 801d884:	b158      	cbz	r0, 801d89e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 801d886:	f7fa fcdf 	bl	8018248 <netif_get_by_index>
  if (netif == NULL) {
 801d88a:	b160      	cbz	r0, 801d8a6 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801d88c:	9000      	str	r0, [sp, #0]
 801d88e:	463b      	mov	r3, r7
 801d890:	462a      	mov	r2, r5
 801d892:	4631      	mov	r1, r6
 801d894:	4620      	mov	r0, r4
 801d896:	f7ff ff99 	bl	801d7cc <udp_sendto_if>
}
 801d89a:	b003      	add	sp, #12
 801d89c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801d89e:	4610      	mov	r0, r2
 801d8a0:	f002 fa76 	bl	801fd90 <ip4_route>
 801d8a4:	e7f1      	b.n	801d88a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 801d8a6:	4a13      	ldr	r2, [pc, #76]	; (801d8f4 <udp_sendto+0x84>)
    return ERR_RTE;
 801d8a8:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801d8ac:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 801d8b0:	3301      	adds	r3, #1
 801d8b2:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 801d8b6:	e7f0      	b.n	801d89a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d8b8:	4b0f      	ldr	r3, [pc, #60]	; (801d8f8 <udp_sendto+0x88>)
 801d8ba:	f240 221a 	movw	r2, #538	; 0x21a
 801d8be:	490f      	ldr	r1, [pc, #60]	; (801d8fc <udp_sendto+0x8c>)
 801d8c0:	480f      	ldr	r0, [pc, #60]	; (801d900 <udp_sendto+0x90>)
 801d8c2:	f004 feb7 	bl	8022634 <iprintf>
 801d8c6:	f06f 000f 	mvn.w	r0, #15
 801d8ca:	e7e6      	b.n	801d89a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801d8cc:	4b0a      	ldr	r3, [pc, #40]	; (801d8f8 <udp_sendto+0x88>)
 801d8ce:	f240 2219 	movw	r2, #537	; 0x219
 801d8d2:	490c      	ldr	r1, [pc, #48]	; (801d904 <udp_sendto+0x94>)
 801d8d4:	480a      	ldr	r0, [pc, #40]	; (801d900 <udp_sendto+0x90>)
 801d8d6:	f004 fead 	bl	8022634 <iprintf>
 801d8da:	f06f 000f 	mvn.w	r0, #15
 801d8de:	e7dc      	b.n	801d89a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801d8e0:	4b05      	ldr	r3, [pc, #20]	; (801d8f8 <udp_sendto+0x88>)
 801d8e2:	f44f 7206 	mov.w	r2, #536	; 0x218
 801d8e6:	4908      	ldr	r1, [pc, #32]	; (801d908 <udp_sendto+0x98>)
 801d8e8:	4805      	ldr	r0, [pc, #20]	; (801d900 <udp_sendto+0x90>)
 801d8ea:	f004 fea3 	bl	8022634 <iprintf>
 801d8ee:	f06f 000f 	mvn.w	r0, #15
 801d8f2:	e7d2      	b.n	801d89a <udp_sendto+0x2a>
 801d8f4:	2002e0b4 	.word	0x2002e0b4
 801d8f8:	08041260 	.word	0x08041260
 801d8fc:	080414a8 	.word	0x080414a8
 801d900:	08028ef8 	.word	0x08028ef8
 801d904:	0804148c 	.word	0x0804148c
 801d908:	08041474 	.word	0x08041474

0801d90c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801d90c:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801d90e:	b320      	cbz	r0, 801d95a <udp_connect+0x4e>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801d910:	460d      	mov	r5, r1
 801d912:	b361      	cbz	r1, 801d96e <udp_connect+0x62>

  if (pcb->local_port == 0) {
 801d914:	4616      	mov	r6, r2
 801d916:	8a42      	ldrh	r2, [r0, #18]
 801d918:	4604      	mov	r4, r0
 801d91a:	b1c2      	cbz	r2, 801d94e <udp_connect+0x42>
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801d91c:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d91e:	4919      	ldr	r1, [pc, #100]	; (801d984 <udp_connect+0x78>)
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801d920:	6828      	ldr	r0, [r5, #0]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801d922:	f043 0304 	orr.w	r3, r3, #4
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d926:	680a      	ldr	r2, [r1, #0]
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801d928:	6060      	str	r0, [r4, #4]
  pcb->remote_port = port;
 801d92a:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801d92c:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d92e:	b142      	cbz	r2, 801d942 <udp_connect+0x36>
    if (pcb == ipcb) {
 801d930:	4294      	cmp	r4, r2
 801d932:	d00a      	beq.n	801d94a <udp_connect+0x3e>
 801d934:	4613      	mov	r3, r2
 801d936:	e001      	b.n	801d93c <udp_connect+0x30>
 801d938:	429c      	cmp	r4, r3
 801d93a:	d006      	beq.n	801d94a <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d93c:	68db      	ldr	r3, [r3, #12]
 801d93e:	2b00      	cmp	r3, #0
 801d940:	d1fa      	bne.n	801d938 <udp_connect+0x2c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
  udp_pcbs = pcb;
  return ERR_OK;
 801d942:	2000      	movs	r0, #0
  pcb->next = udp_pcbs;
 801d944:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 801d946:	600c      	str	r4, [r1, #0]
}
 801d948:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 801d94a:	2000      	movs	r0, #0
}
 801d94c:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801d94e:	4601      	mov	r1, r0
 801d950:	f7ff fdfa 	bl	801d548 <udp_bind>
    if (err != ERR_OK) {
 801d954:	2800      	cmp	r0, #0
 801d956:	d0e1      	beq.n	801d91c <udp_connect+0x10>
}
 801d958:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801d95a:	4b0b      	ldr	r3, [pc, #44]	; (801d988 <udp_connect+0x7c>)
 801d95c:	f240 4235 	movw	r2, #1077	; 0x435
 801d960:	490a      	ldr	r1, [pc, #40]	; (801d98c <udp_connect+0x80>)
 801d962:	480b      	ldr	r0, [pc, #44]	; (801d990 <udp_connect+0x84>)
 801d964:	f004 fe66 	bl	8022634 <iprintf>
 801d968:	f06f 000f 	mvn.w	r0, #15
}
 801d96c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801d96e:	4b06      	ldr	r3, [pc, #24]	; (801d988 <udp_connect+0x7c>)
 801d970:	f240 4236 	movw	r2, #1078	; 0x436
 801d974:	4907      	ldr	r1, [pc, #28]	; (801d994 <udp_connect+0x88>)
 801d976:	4806      	ldr	r0, [pc, #24]	; (801d990 <udp_connect+0x84>)
 801d978:	f004 fe5c 	bl	8022634 <iprintf>
 801d97c:	f06f 000f 	mvn.w	r0, #15
}
 801d980:	bd70      	pop	{r4, r5, r6, pc}
 801d982:	bf00      	nop
 801d984:	2002e1d8 	.word	0x2002e1d8
 801d988:	08041260 	.word	0x08041260
 801d98c:	080414c4 	.word	0x080414c4
 801d990:	08028ef8 	.word	0x08028ef8
 801d994:	080414e0 	.word	0x080414e0

0801d998 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801d998:	b110      	cbz	r0, 801d9a0 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 801d99a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 801d99e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801d9a0:	4b03      	ldr	r3, [pc, #12]	; (801d9b0 <udp_recv+0x18>)
 801d9a2:	f240 428a 	movw	r2, #1162	; 0x48a
 801d9a6:	4903      	ldr	r1, [pc, #12]	; (801d9b4 <udp_recv+0x1c>)
 801d9a8:	4803      	ldr	r0, [pc, #12]	; (801d9b8 <udp_recv+0x20>)
 801d9aa:	f004 be43 	b.w	8022634 <iprintf>
 801d9ae:	bf00      	nop
 801d9b0:	08041260 	.word	0x08041260
 801d9b4:	080414fc 	.word	0x080414fc
 801d9b8:	08028ef8 	.word	0x08028ef8

0801d9bc <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801d9bc:	4601      	mov	r1, r0
 801d9be:	b1a0      	cbz	r0, 801d9ea <udp_remove+0x2e>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801d9c0:	4b0d      	ldr	r3, [pc, #52]	; (801d9f8 <udp_remove+0x3c>)
 801d9c2:	681a      	ldr	r2, [r3, #0]
 801d9c4:	4282      	cmp	r2, r0
 801d9c6:	d006      	beq.n	801d9d6 <udp_remove+0x1a>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801d9c8:	b13a      	cbz	r2, 801d9da <udp_remove+0x1e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801d9ca:	68d3      	ldr	r3, [r2, #12]
 801d9cc:	b12b      	cbz	r3, 801d9da <udp_remove+0x1e>
 801d9ce:	428b      	cmp	r3, r1
 801d9d0:	d006      	beq.n	801d9e0 <udp_remove+0x24>
 801d9d2:	461a      	mov	r2, r3
 801d9d4:	e7f8      	b.n	801d9c8 <udp_remove+0xc>
    udp_pcbs = udp_pcbs->next;
 801d9d6:	68c2      	ldr	r2, [r0, #12]
 801d9d8:	601a      	str	r2, [r3, #0]
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801d9da:	2001      	movs	r0, #1
 801d9dc:	f7fa ba42 	b.w	8017e64 <memp_free>
        pcb2->next = pcb->next;
 801d9e0:	68cb      	ldr	r3, [r1, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801d9e2:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 801d9e4:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801d9e6:	f7fa ba3d 	b.w	8017e64 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801d9ea:	4b04      	ldr	r3, [pc, #16]	; (801d9fc <udp_remove+0x40>)
 801d9ec:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801d9f0:	4903      	ldr	r1, [pc, #12]	; (801da00 <udp_remove+0x44>)
 801d9f2:	4804      	ldr	r0, [pc, #16]	; (801da04 <udp_remove+0x48>)
 801d9f4:	f004 be1e 	b.w	8022634 <iprintf>
 801d9f8:	2002e1d8 	.word	0x2002e1d8
 801d9fc:	08041260 	.word	0x08041260
 801da00:	08041514 	.word	0x08041514
 801da04:	08028ef8 	.word	0x08028ef8

0801da08 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801da08:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801da0a:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801da0e:	4907      	ldr	r1, [pc, #28]	; (801da2c <udp_new+0x24>)
 801da10:	2001      	movs	r0, #1
 801da12:	f7fa fa03 	bl	8017e1c <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801da16:	4604      	mov	r4, r0
 801da18:	b128      	cbz	r0, 801da26 <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801da1a:	2220      	movs	r2, #32
 801da1c:	2100      	movs	r1, #0
 801da1e:	f003 fe97 	bl	8021750 <memset>
    pcb->ttl = UDP_TTL;
 801da22:	23ff      	movs	r3, #255	; 0xff
 801da24:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 801da26:	4620      	mov	r0, r4
 801da28:	bd10      	pop	{r4, pc}
 801da2a:	bf00      	nop
 801da2c:	08041260 	.word	0x08041260

0801da30 <udp_new_ip_type>:
{
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801da30:	f7ff bfea 	b.w	801da08 <udp_new>

0801da34 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801da34:	b110      	cbz	r0, 801da3c <udp_netif_ip_addr_changed+0x8>
 801da36:	6802      	ldr	r2, [r0, #0]
 801da38:	b101      	cbz	r1, 801da3c <udp_netif_ip_addr_changed+0x8>
 801da3a:	b902      	cbnz	r2, 801da3e <udp_netif_ip_addr_changed+0xa>
 801da3c:	4770      	bx	lr
 801da3e:	680b      	ldr	r3, [r1, #0]
 801da40:	2b00      	cmp	r3, #0
 801da42:	d0fb      	beq.n	801da3c <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801da44:	4b08      	ldr	r3, [pc, #32]	; (801da68 <udp_netif_ip_addr_changed+0x34>)
 801da46:	681b      	ldr	r3, [r3, #0]
 801da48:	2b00      	cmp	r3, #0
 801da4a:	d0f7      	beq.n	801da3c <udp_netif_ip_addr_changed+0x8>
{
 801da4c:	b410      	push	{r4}
 801da4e:	e000      	b.n	801da52 <udp_netif_ip_addr_changed+0x1e>
 801da50:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801da52:	681c      	ldr	r4, [r3, #0]
 801da54:	4294      	cmp	r4, r2
 801da56:	d101      	bne.n	801da5c <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801da58:	680a      	ldr	r2, [r1, #0]
 801da5a:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801da5c:	68db      	ldr	r3, [r3, #12]
 801da5e:	2b00      	cmp	r3, #0
 801da60:	d1f6      	bne.n	801da50 <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 801da62:	f85d 4b04 	ldr.w	r4, [sp], #4
 801da66:	4770      	bx	lr
 801da68:	2002e1d8 	.word	0x2002e1d8

0801da6c <dhcp_option_short>:
  return options_out_len;
}

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801da6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801da6e:	1c87      	adds	r7, r0, #2
{
 801da70:	4604      	mov	r4, r0
 801da72:	460d      	mov	r5, r1
 801da74:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801da76:	2f44      	cmp	r7, #68	; 0x44
 801da78:	d806      	bhi.n	801da88 <dhcp_option_short+0x1c>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801da7a:	1c63      	adds	r3, r4, #1
 801da7c:	0a32      	lsrs	r2, r6, #8
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
  return options_out_len;
}
 801da7e:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801da80:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801da82:	552a      	strb	r2, [r5, r4]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801da84:	54ee      	strb	r6, [r5, r3]
}
 801da86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801da88:	4b03      	ldr	r3, [pc, #12]	; (801da98 <dhcp_option_short+0x2c>)
 801da8a:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801da8e:	4903      	ldr	r1, [pc, #12]	; (801da9c <dhcp_option_short+0x30>)
 801da90:	4803      	ldr	r0, [pc, #12]	; (801daa0 <dhcp_option_short+0x34>)
 801da92:	f004 fdcf 	bl	8022634 <iprintf>
 801da96:	e7f0      	b.n	801da7a <dhcp_option_short+0xe>
 801da98:	0804152c 	.word	0x0804152c
 801da9c:	08041564 	.word	0x08041564
 801daa0:	08028ef8 	.word	0x08028ef8

0801daa4 <dhcp_option>:
{
 801daa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801daa6:	461e      	mov	r6, r3
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801daa8:	3302      	adds	r3, #2
{
 801daaa:	4604      	mov	r4, r0
 801daac:	460d      	mov	r5, r1
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801daae:	4403      	add	r3, r0
{
 801dab0:	4617      	mov	r7, r2
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801dab2:	2b44      	cmp	r3, #68	; 0x44
 801dab4:	d806      	bhi.n	801dac4 <dhcp_option+0x20>
  options[options_out_len++] = option_type;
 801dab6:	1c63      	adds	r3, r4, #1
  options[options_out_len++] = option_len;
 801dab8:	1ca0      	adds	r0, r4, #2
  options[options_out_len++] = option_type;
 801daba:	552f      	strb	r7, [r5, r4]
  options[options_out_len++] = option_len;
 801dabc:	b29b      	uxth	r3, r3
}
 801dabe:	b280      	uxth	r0, r0
  options[options_out_len++] = option_len;
 801dac0:	54ee      	strb	r6, [r5, r3]
}
 801dac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801dac4:	4b03      	ldr	r3, [pc, #12]	; (801dad4 <dhcp_option+0x30>)
 801dac6:	f240 529a 	movw	r2, #1434	; 0x59a
 801daca:	4903      	ldr	r1, [pc, #12]	; (801dad8 <dhcp_option+0x34>)
 801dacc:	4803      	ldr	r0, [pc, #12]	; (801dadc <dhcp_option+0x38>)
 801dace:	f004 fdb1 	bl	8022634 <iprintf>
 801dad2:	e7f0      	b.n	801dab6 <dhcp_option+0x12>
 801dad4:	0804152c 	.word	0x0804152c
 801dad8:	080415a0 	.word	0x080415a0
 801dadc:	08028ef8 	.word	0x08028ef8

0801dae0 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801dae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801dae2:	1d07      	adds	r7, r0, #4
{
 801dae4:	4604      	mov	r4, r0
 801dae6:	460d      	mov	r5, r1
 801dae8:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801daea:	2f44      	cmp	r7, #68	; 0x44
 801daec:	d80e      	bhi.n	801db0c <dhcp_option_long+0x2c>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801daee:	0e30      	lsrs	r0, r6, #24
 801daf0:	1c61      	adds	r1, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801daf2:	1ca2      	adds	r2, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801daf4:	1ce3      	adds	r3, r4, #3
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801daf6:	5528      	strb	r0, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801daf8:	b289      	uxth	r1, r1
 801dafa:	0c34      	lsrs	r4, r6, #16
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801dafc:	b292      	uxth	r2, r2
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801dafe:	546c      	strb	r4, [r5, r1]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801db00:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801db02:	0a31      	lsrs	r1, r6, #8
  return options_out_len;
}
 801db04:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801db06:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801db08:	54ee      	strb	r6, [r5, r3]
}
 801db0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801db0c:	4b03      	ldr	r3, [pc, #12]	; (801db1c <dhcp_option_long+0x3c>)
 801db0e:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801db12:	4903      	ldr	r1, [pc, #12]	; (801db20 <dhcp_option_long+0x40>)
 801db14:	4803      	ldr	r0, [pc, #12]	; (801db24 <dhcp_option_long+0x44>)
 801db16:	f004 fd8d 	bl	8022634 <iprintf>
 801db1a:	e7e8      	b.n	801daee <dhcp_option_long+0xe>
 801db1c:	0804152c 	.word	0x0804152c
 801db20:	080415e4 	.word	0x080415e4
 801db24:	08028ef8 	.word	0x08028ef8

0801db28 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801db28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801db2c:	4606      	mov	r6, r0
 801db2e:	2800      	cmp	r0, #0
 801db30:	f000 809a 	beq.w	801dc68 <dhcp_create_msg+0x140>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801db34:	460c      	mov	r4, r1
 801db36:	2900      	cmp	r1, #0
 801db38:	f000 808d 	beq.w	801dc56 <dhcp_create_msg+0x12e>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801db3c:	4690      	mov	r8, r2
 801db3e:	f44f 719a 	mov.w	r1, #308	; 0x134
 801db42:	f44f 7220 	mov.w	r2, #640	; 0x280
 801db46:	2036      	movs	r0, #54	; 0x36
 801db48:	4699      	mov	r9, r3
 801db4a:	f7fa fcc9 	bl	80184e0 <pbuf_alloc>
  if (p_out == NULL) {
 801db4e:	4607      	mov	r7, r0
 801db50:	2800      	cmp	r0, #0
 801db52:	d04a      	beq.n	801dbea <dhcp_create_msg+0xc2>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801db54:	8943      	ldrh	r3, [r0, #10]
 801db56:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801db5a:	d374      	bcc.n	801dc46 <dhcp_create_msg+0x11e>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801db5c:	f1b8 0f03 	cmp.w	r8, #3
 801db60:	d053      	beq.n	801dc0a <dhcp_create_msg+0xe2>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801db62:	79a3      	ldrb	r3, [r4, #6]
 801db64:	2b00      	cmp	r3, #0
 801db66:	d043      	beq.n	801dbf0 <dhcp_create_msg+0xc8>
 801db68:	4b44      	ldr	r3, [pc, #272]	; (801dc7c <dhcp_create_msg+0x154>)
 801db6a:	6818      	ldr	r0, [r3, #0]
    dhcp->xid = xid;
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801db6c:	f8d7 a004 	ldr.w	sl, [r7, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801db70:	f44f 729a 	mov.w	r2, #308	; 0x134
 801db74:	2100      	movs	r1, #0
    dhcp->xid = xid;
 801db76:	6020      	str	r0, [r4, #0]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801db78:	4650      	mov	r0, sl
 801db7a:	f003 fde9 	bl	8021750 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801db7e:	2301      	movs	r3, #1
 801db80:	f88a 3000 	strb.w	r3, [sl]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801db84:	f88a 3001 	strb.w	r3, [sl, #1]
  msg_out->hlen = netif->hwaddr_len;
 801db88:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801db8c:	f88a 3002 	strb.w	r3, [sl, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801db90:	6820      	ldr	r0, [r4, #0]
 801db92:	f7f8 fde7 	bl	8016764 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801db96:	f1b8 0f04 	cmp.w	r8, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 801db9a:	f8ca 0004 	str.w	r0, [sl, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801db9e:	d12c      	bne.n	801dbfa <dhcp_create_msg+0xd2>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801dba0:	6873      	ldr	r3, [r6, #4]
 801dba2:	f8ca 300c 	str.w	r3, [sl, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801dba6:	f106 012e 	add.w	r1, r6, #46	; 0x2e
 801dbaa:	f10a 041c 	add.w	r4, sl, #28
 801dbae:	3634      	adds	r6, #52	; 0x34
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801dbb0:	f811 5b01 	ldrb.w	r5, [r1], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801dbb4:	428e      	cmp	r6, r1
    msg_out->chaddr[i] = netif->hwaddr[i];
 801dbb6:	f804 5b01 	strb.w	r5, [r4], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801dbba:	d1f9      	bne.n	801dbb0 <dhcp_create_msg+0x88>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801dbbc:	2363      	movs	r3, #99	; 0x63
 801dbbe:	f06f 047d 	mvn.w	r4, #125	; 0x7d
 801dbc2:	2053      	movs	r0, #83	; 0x53
  options[options_out_len++] = option_type;
 801dbc4:	2135      	movs	r1, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801dbc6:	f88a 30ec 	strb.w	r3, [sl, #236]	; 0xec
  options[options_out_len++] = option_len;
 801dbca:	2201      	movs	r2, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801dbcc:	f88a 30ef 	strb.w	r3, [sl, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 801dbd0:	2303      	movs	r3, #3
  options[options_out_len++] = value;
 801dbd2:	f88a 80f2 	strb.w	r8, [sl, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801dbd6:	f88a 40ed 	strb.w	r4, [sl, #237]	; 0xed
 801dbda:	f88a 00ee 	strb.w	r0, [sl, #238]	; 0xee
  options[options_out_len++] = option_type;
 801dbde:	f88a 10f0 	strb.w	r1, [sl, #240]	; 0xf0
  options[options_out_len++] = option_len;
 801dbe2:	f88a 20f1 	strb.w	r2, [sl, #241]	; 0xf1
    *options_out_len = options_out_len_loc;
 801dbe6:	f8a9 3000 	strh.w	r3, [r9]
  }
  return p_out;
}
 801dbea:	4638      	mov	r0, r7
 801dbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      xid = LWIP_RAND();
 801dbf0:	f004 fdc4 	bl	802277c <rand>
 801dbf4:	4b21      	ldr	r3, [pc, #132]	; (801dc7c <dhcp_create_msg+0x154>)
 801dbf6:	6018      	str	r0, [r3, #0]
 801dbf8:	e7b8      	b.n	801db6c <dhcp_create_msg+0x44>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801dbfa:	f1a8 0307 	sub.w	r3, r8, #7
 801dbfe:	2b01      	cmp	r3, #1
 801dc00:	d9ce      	bls.n	801dba0 <dhcp_create_msg+0x78>
 801dc02:	f1b8 0f03 	cmp.w	r8, #3
 801dc06:	d1ce      	bne.n	801dba6 <dhcp_create_msg+0x7e>
 801dc08:	e018      	b.n	801dc3c <dhcp_create_msg+0x114>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801dc0a:	7963      	ldrb	r3, [r4, #5]
 801dc0c:	2b03      	cmp	r3, #3
 801dc0e:	d0a8      	beq.n	801db62 <dhcp_create_msg+0x3a>
  msg_out = (struct dhcp_msg *)p_out->payload;
 801dc10:	f8d7 a004 	ldr.w	sl, [r7, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801dc14:	f44f 729a 	mov.w	r2, #308	; 0x134
 801dc18:	2100      	movs	r1, #0
 801dc1a:	4650      	mov	r0, sl
 801dc1c:	f003 fd98 	bl	8021750 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 801dc20:	2301      	movs	r3, #1
 801dc22:	f88a 3000 	strb.w	r3, [sl]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801dc26:	f88a 3001 	strb.w	r3, [sl, #1]
  msg_out->hlen = netif->hwaddr_len;
 801dc2a:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801dc2e:	f88a 3002 	strb.w	r3, [sl, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801dc32:	6820      	ldr	r0, [r4, #0]
 801dc34:	f7f8 fd96 	bl	8016764 <lwip_htonl>
 801dc38:	f8ca 0004 	str.w	r0, [sl, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801dc3c:	7963      	ldrb	r3, [r4, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801dc3e:	3b04      	subs	r3, #4
 801dc40:	2b01      	cmp	r3, #1
 801dc42:	d8b0      	bhi.n	801dba6 <dhcp_create_msg+0x7e>
 801dc44:	e7ac      	b.n	801dba0 <dhcp_create_msg+0x78>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801dc46:	4b0e      	ldr	r3, [pc, #56]	; (801dc80 <dhcp_create_msg+0x158>)
 801dc48:	f240 7271 	movw	r2, #1905	; 0x771
 801dc4c:	490d      	ldr	r1, [pc, #52]	; (801dc84 <dhcp_create_msg+0x15c>)
 801dc4e:	480e      	ldr	r0, [pc, #56]	; (801dc88 <dhcp_create_msg+0x160>)
 801dc50:	f004 fcf0 	bl	8022634 <iprintf>
 801dc54:	e782      	b.n	801db5c <dhcp_create_msg+0x34>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801dc56:	4b0a      	ldr	r3, [pc, #40]	; (801dc80 <dhcp_create_msg+0x158>)
 801dc58:	f240 726a 	movw	r2, #1898	; 0x76a
 801dc5c:	490b      	ldr	r1, [pc, #44]	; (801dc8c <dhcp_create_msg+0x164>)
 801dc5e:	4627      	mov	r7, r4
 801dc60:	4809      	ldr	r0, [pc, #36]	; (801dc88 <dhcp_create_msg+0x160>)
 801dc62:	f004 fce7 	bl	8022634 <iprintf>
 801dc66:	e7c0      	b.n	801dbea <dhcp_create_msg+0xc2>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801dc68:	4607      	mov	r7, r0
 801dc6a:	4b05      	ldr	r3, [pc, #20]	; (801dc80 <dhcp_create_msg+0x158>)
 801dc6c:	f240 7269 	movw	r2, #1897	; 0x769
 801dc70:	4907      	ldr	r1, [pc, #28]	; (801dc90 <dhcp_create_msg+0x168>)
 801dc72:	4805      	ldr	r0, [pc, #20]	; (801dc88 <dhcp_create_msg+0x160>)
 801dc74:	f004 fcde 	bl	8022634 <iprintf>
 801dc78:	e7b7      	b.n	801dbea <dhcp_create_msg+0xc2>
 801dc7a:	bf00      	nop
 801dc7c:	2001aa60 	.word	0x2001aa60
 801dc80:	0804152c 	.word	0x0804152c
 801dc84:	08041660 	.word	0x08041660
 801dc88:	08028ef8 	.word	0x08028ef8
 801dc8c:	08041640 	.word	0x08041640
 801dc90:	08041620 	.word	0x08041620

0801dc94 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801dc94:	4603      	mov	r3, r0
 801dc96:	4610      	mov	r0, r2
 801dc98:	b470      	push	{r4, r5, r6}
  options[options_out_len++] = DHCP_OPTION_END;
 801dc9a:	1c5c      	adds	r4, r3, #1
 801dc9c:	25ff      	movs	r5, #255	; 0xff
 801dc9e:	b2a4      	uxth	r4, r4
 801dca0:	54cd      	strb	r5, [r1, r3]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801dca2:	2c43      	cmp	r4, #67	; 0x43
 801dca4:	d80c      	bhi.n	801dcc0 <dhcp_option_trailer+0x2c>
 801dca6:	f1c3 0642 	rsb	r6, r3, #66	; 0x42
 801dcaa:	1e63      	subs	r3, r4, #1
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801dcac:	2500      	movs	r5, #0
 801dcae:	fa14 f486 	uxtah	r4, r4, r6
 801dcb2:	440b      	add	r3, r1
 801dcb4:	440c      	add	r4, r1
 801dcb6:	f803 5f01 	strb.w	r5, [r3, #1]!
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801dcba:	42a3      	cmp	r3, r4
 801dcbc:	d1fb      	bne.n	801dcb6 <dhcp_option_trailer+0x22>
    options[options_out_len++] = 0;
 801dcbe:	2444      	movs	r4, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801dcc0:	f104 01f0 	add.w	r1, r4, #240	; 0xf0
}
 801dcc4:	bc70      	pop	{r4, r5, r6}
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801dcc6:	b289      	uxth	r1, r1
 801dcc8:	f7fa bca8 	b.w	801861c <pbuf_realloc>

0801dccc <dhcp_reboot>:
{
 801dccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801dcd0:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 801dcd2:	b087      	sub	sp, #28
 801dcd4:	4681      	mov	r9, r0
  if (new_state != dhcp->state) {
 801dcd6:	797b      	ldrb	r3, [r7, #5]
 801dcd8:	2b03      	cmp	r3, #3
 801dcda:	d004      	beq.n	801dce6 <dhcp_reboot+0x1a>
    dhcp->tries = 0;
 801dcdc:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801dcde:	2203      	movs	r2, #3
    dhcp->tries = 0;
 801dce0:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 801dce2:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 801dce4:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801dce6:	f10d 0316 	add.w	r3, sp, #22
 801dcea:	2203      	movs	r2, #3
 801dcec:	4639      	mov	r1, r7
 801dcee:	4648      	mov	r0, r9
 801dcf0:	f7ff ff1a 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801dcf4:	4680      	mov	r8, r0
 801dcf6:	2800      	cmp	r0, #0
 801dcf8:	d07a      	beq.n	801ddf0 <dhcp_reboot+0x124>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801dcfa:	6845      	ldr	r5, [r0, #4]
 801dcfc:	2302      	movs	r3, #2
 801dcfe:	2239      	movs	r2, #57	; 0x39
 801dd00:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801dd04:	35f0      	adds	r5, #240	; 0xf0
 801dd06:	4e3c      	ldr	r6, [pc, #240]	; (801ddf8 <dhcp_reboot+0x12c>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801dd08:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801dd0c:	4629      	mov	r1, r5
 801dd0e:	f106 0b03 	add.w	fp, r6, #3
 801dd12:	f7ff fec7 	bl	801daa4 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801dd16:	4629      	mov	r1, r5
 801dd18:	f44f 7210 	mov.w	r2, #576	; 0x240
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801dd1c:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801dd20:	f7ff fea4 	bl	801da6c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801dd24:	2304      	movs	r3, #4
 801dd26:	4629      	mov	r1, r5
 801dd28:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801dd2a:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801dd2e:	f7ff feb9 	bl	801daa4 <dhcp_option>
 801dd32:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801dd34:	69f8      	ldr	r0, [r7, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801dd36:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801dd3a:	f7f8 fd13 	bl	8016764 <lwip_htonl>
 801dd3e:	4629      	mov	r1, r5
 801dd40:	4602      	mov	r2, r0
 801dd42:	4620      	mov	r0, r4
 801dd44:	f7ff fecc 	bl	801dae0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801dd48:	4629      	mov	r1, r5
 801dd4a:	2304      	movs	r3, #4
 801dd4c:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801dd4e:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801dd52:	f7ff fea7 	bl	801daa4 <dhcp_option>
 801dd56:	4604      	mov	r4, r0
 801dd58:	9003      	str	r0, [sp, #12]
 801dd5a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801dd5e:	2c43      	cmp	r4, #67	; 0x43
 801dd60:	d80b      	bhi.n	801dd7a <dhcp_reboot+0xae>
  options[options_out_len++] = value;
 801dd62:	1c63      	adds	r3, r4, #1
 801dd64:	f805 a004 	strb.w	sl, [r5, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801dd68:	455e      	cmp	r6, fp
  options[options_out_len++] = value;
 801dd6a:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801dd6c:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801dd70:	d00b      	beq.n	801dd8a <dhcp_reboot+0xbe>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801dd72:	2c43      	cmp	r4, #67	; 0x43
 801dd74:	f816 ab01 	ldrb.w	sl, [r6], #1
 801dd78:	d9f3      	bls.n	801dd62 <dhcp_reboot+0x96>
 801dd7a:	4b20      	ldr	r3, [pc, #128]	; (801ddfc <dhcp_reboot+0x130>)
 801dd7c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801dd80:	491f      	ldr	r1, [pc, #124]	; (801de00 <dhcp_reboot+0x134>)
 801dd82:	4820      	ldr	r0, [pc, #128]	; (801de04 <dhcp_reboot+0x138>)
 801dd84:	f004 fc56 	bl	8022634 <iprintf>
 801dd88:	e7eb      	b.n	801dd62 <dhcp_reboot+0x96>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801dd8a:	9803      	ldr	r0, [sp, #12]
 801dd8c:	4629      	mov	r1, r5
 801dd8e:	4642      	mov	r2, r8
 801dd90:	3004      	adds	r0, #4
 801dd92:	b280      	uxth	r0, r0
 801dd94:	f7ff ff7e 	bl	801dc94 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801dd98:	4a1b      	ldr	r2, [pc, #108]	; (801de08 <dhcp_reboot+0x13c>)
 801dd9a:	f8cd 9000 	str.w	r9, [sp]
 801dd9e:	2343      	movs	r3, #67	; 0x43
 801dda0:	6810      	ldr	r0, [r2, #0]
 801dda2:	4641      	mov	r1, r8
 801dda4:	4a19      	ldr	r2, [pc, #100]	; (801de0c <dhcp_reboot+0x140>)
 801dda6:	f7ff fd11 	bl	801d7cc <udp_sendto_if>
 801ddaa:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801ddac:	4640      	mov	r0, r8
 801ddae:	f7fa fb29 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801ddb2:	79bb      	ldrb	r3, [r7, #6]
 801ddb4:	2bff      	cmp	r3, #255	; 0xff
 801ddb6:	d015      	beq.n	801dde4 <dhcp_reboot+0x118>
    dhcp->tries++;
 801ddb8:	3301      	adds	r3, #1
 801ddba:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ddbc:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801ddbe:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ddc0:	d810      	bhi.n	801dde4 <dhcp_reboot+0x118>
 801ddc2:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801ddc6:	4a12      	ldr	r2, [pc, #72]	; (801de10 <dhcp_reboot+0x144>)
}
 801ddc8:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ddca:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801ddce:	00db      	lsls	r3, r3, #3
 801ddd0:	b29b      	uxth	r3, r3
 801ddd2:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ddd6:	fba2 2303 	umull	r2, r3, r2, r3
 801ddda:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801dddc:	813b      	strh	r3, [r7, #8]
}
 801ddde:	b007      	add	sp, #28
 801dde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801dde4:	2314      	movs	r3, #20
}
 801dde6:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801dde8:	813b      	strh	r3, [r7, #8]
}
 801ddea:	b007      	add	sp, #28
 801ddec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ddf0:	f04f 34ff 	mov.w	r4, #4294967295
 801ddf4:	e7dd      	b.n	801ddb2 <dhcp_reboot+0xe6>
 801ddf6:	bf00      	nop
 801ddf8:	080418a5 	.word	0x080418a5
 801ddfc:	0804152c 	.word	0x0804152c
 801de00:	080416a0 	.word	0x080416a0
 801de04:	08028ef8 	.word	0x08028ef8
 801de08:	2001aa58 	.word	0x2001aa58
 801de0c:	08041be4 	.word	0x08041be4
 801de10:	10624dd3 	.word	0x10624dd3

0801de14 <dhcp_select>:
{
 801de14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de18:	b087      	sub	sp, #28
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801de1a:	2800      	cmp	r0, #0
 801de1c:	f000 80ad 	beq.w	801df7a <dhcp_select+0x166>
  dhcp = netif_dhcp_data(netif);
 801de20:	6a85      	ldr	r5, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801de22:	4607      	mov	r7, r0
 801de24:	2d00      	cmp	r5, #0
 801de26:	f000 809e 	beq.w	801df66 <dhcp_select+0x152>
  if (new_state != dhcp->state) {
 801de2a:	796b      	ldrb	r3, [r5, #5]
 801de2c:	2b01      	cmp	r3, #1
 801de2e:	d004      	beq.n	801de3a <dhcp_select+0x26>
    dhcp->tries = 0;
 801de30:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801de32:	2201      	movs	r2, #1
    dhcp->tries = 0;
 801de34:	71ab      	strb	r3, [r5, #6]
    dhcp->state = new_state;
 801de36:	716a      	strb	r2, [r5, #5]
    dhcp->request_timeout = 0;
 801de38:	812b      	strh	r3, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801de3a:	f10d 0316 	add.w	r3, sp, #22
 801de3e:	2203      	movs	r2, #3
 801de40:	4629      	mov	r1, r5
 801de42:	4638      	mov	r0, r7
 801de44:	f7ff fe70 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801de48:	4681      	mov	r9, r0
 801de4a:	2800      	cmp	r0, #0
 801de4c:	f000 8088 	beq.w	801df60 <dhcp_select+0x14c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801de50:	6846      	ldr	r6, [r0, #4]
 801de52:	2302      	movs	r3, #2
 801de54:	2239      	movs	r2, #57	; 0x39
 801de56:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801de5a:	36f0      	adds	r6, #240	; 0xf0
 801de5c:	f8df 8154 	ldr.w	r8, [pc, #340]	; 801dfb4 <dhcp_select+0x1a0>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801de60:	f04f 0b01 	mov.w	fp, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801de64:	4631      	mov	r1, r6
 801de66:	f108 0a03 	add.w	sl, r8, #3
 801de6a:	f7ff fe1b 	bl	801daa4 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801de6e:	4631      	mov	r1, r6
 801de70:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801de72:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801de76:	f7ff fdf9 	bl	801da6c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801de7a:	2304      	movs	r3, #4
 801de7c:	4631      	mov	r1, r6
 801de7e:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801de80:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801de84:	f7ff fe0e 	bl	801daa4 <dhcp_option>
 801de88:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801de8a:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801de8c:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801de90:	f7f8 fc68 	bl	8016764 <lwip_htonl>
 801de94:	4631      	mov	r1, r6
 801de96:	4602      	mov	r2, r0
 801de98:	4620      	mov	r0, r4
 801de9a:	f7ff fe21 	bl	801dae0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801de9e:	2304      	movs	r3, #4
 801dea0:	4631      	mov	r1, r6
 801dea2:	2236      	movs	r2, #54	; 0x36
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801dea4:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801dea8:	f7ff fdfc 	bl	801daa4 <dhcp_option>
 801deac:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801deae:	69a8      	ldr	r0, [r5, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801deb0:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801deb4:	f7f8 fc56 	bl	8016764 <lwip_htonl>
 801deb8:	4631      	mov	r1, r6
 801deba:	4602      	mov	r2, r0
 801debc:	4620      	mov	r0, r4
 801debe:	f7ff fe0f 	bl	801dae0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801dec2:	4631      	mov	r1, r6
 801dec4:	2304      	movs	r3, #4
 801dec6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801dec8:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801decc:	f7ff fdea 	bl	801daa4 <dhcp_option>
 801ded0:	4604      	mov	r4, r0
 801ded2:	9003      	str	r0, [sp, #12]
 801ded4:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ded8:	2c43      	cmp	r4, #67	; 0x43
 801deda:	d80b      	bhi.n	801def4 <dhcp_select+0xe0>
  options[options_out_len++] = value;
 801dedc:	1c63      	adds	r3, r4, #1
 801dede:	f806 b004 	strb.w	fp, [r6, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801dee2:	45d0      	cmp	r8, sl
  options[options_out_len++] = value;
 801dee4:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801dee6:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801deea:	d00b      	beq.n	801df04 <dhcp_select+0xf0>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801deec:	2c43      	cmp	r4, #67	; 0x43
 801deee:	f818 bb01 	ldrb.w	fp, [r8], #1
 801def2:	d9f3      	bls.n	801dedc <dhcp_select+0xc8>
 801def4:	4b26      	ldr	r3, [pc, #152]	; (801df90 <dhcp_select+0x17c>)
 801def6:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801defa:	4926      	ldr	r1, [pc, #152]	; (801df94 <dhcp_select+0x180>)
 801defc:	4826      	ldr	r0, [pc, #152]	; (801df98 <dhcp_select+0x184>)
 801defe:	f004 fb99 	bl	8022634 <iprintf>
 801df02:	e7eb      	b.n	801dedc <dhcp_select+0xc8>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801df04:	9803      	ldr	r0, [sp, #12]
 801df06:	4631      	mov	r1, r6
 801df08:	464a      	mov	r2, r9
 801df0a:	3004      	adds	r0, #4
 801df0c:	b280      	uxth	r0, r0
 801df0e:	f7ff fec1 	bl	801dc94 <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801df12:	4a22      	ldr	r2, [pc, #136]	; (801df9c <dhcp_select+0x188>)
 801df14:	4822      	ldr	r0, [pc, #136]	; (801dfa0 <dhcp_select+0x18c>)
 801df16:	2343      	movs	r3, #67	; 0x43
 801df18:	9700      	str	r7, [sp, #0]
 801df1a:	4649      	mov	r1, r9
 801df1c:	6800      	ldr	r0, [r0, #0]
 801df1e:	9201      	str	r2, [sp, #4]
 801df20:	4a20      	ldr	r2, [pc, #128]	; (801dfa4 <dhcp_select+0x190>)
 801df22:	f7ff fb91 	bl	801d648 <udp_sendto_if_src>
 801df26:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801df28:	4648      	mov	r0, r9
 801df2a:	f7fa fa6b 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801df2e:	79ab      	ldrb	r3, [r5, #6]
 801df30:	2bff      	cmp	r3, #255	; 0xff
 801df32:	d013      	beq.n	801df5c <dhcp_select+0x148>
    dhcp->tries++;
 801df34:	3301      	adds	r3, #1
 801df36:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801df38:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801df3a:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801df3c:	d80e      	bhi.n	801df5c <dhcp_select+0x148>
 801df3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801df42:	4919      	ldr	r1, [pc, #100]	; (801dfa8 <dhcp_select+0x194>)
 801df44:	4093      	lsls	r3, r2
 801df46:	b29b      	uxth	r3, r3
 801df48:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801df4c:	fba1 2303 	umull	r2, r3, r1, r3
 801df50:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801df52:	812b      	strh	r3, [r5, #8]
}
 801df54:	4620      	mov	r0, r4
 801df56:	b007      	add	sp, #28
 801df58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801df5c:	2378      	movs	r3, #120	; 0x78
 801df5e:	e7f8      	b.n	801df52 <dhcp_select+0x13e>
 801df60:	f04f 34ff 	mov.w	r4, #4294967295
 801df64:	e7e3      	b.n	801df2e <dhcp_select+0x11a>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801df66:	4b0a      	ldr	r3, [pc, #40]	; (801df90 <dhcp_select+0x17c>)
 801df68:	f240 1279 	movw	r2, #377	; 0x179
 801df6c:	490f      	ldr	r1, [pc, #60]	; (801dfac <dhcp_select+0x198>)
 801df6e:	f06f 0405 	mvn.w	r4, #5
 801df72:	4809      	ldr	r0, [pc, #36]	; (801df98 <dhcp_select+0x184>)
 801df74:	f004 fb5e 	bl	8022634 <iprintf>
 801df78:	e7ec      	b.n	801df54 <dhcp_select+0x140>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801df7a:	4b05      	ldr	r3, [pc, #20]	; (801df90 <dhcp_select+0x17c>)
 801df7c:	f240 1277 	movw	r2, #375	; 0x177
 801df80:	490b      	ldr	r1, [pc, #44]	; (801dfb0 <dhcp_select+0x19c>)
 801df82:	f06f 040f 	mvn.w	r4, #15
 801df86:	4804      	ldr	r0, [pc, #16]	; (801df98 <dhcp_select+0x184>)
 801df88:	f004 fb54 	bl	8022634 <iprintf>
 801df8c:	e7e2      	b.n	801df54 <dhcp_select+0x140>
 801df8e:	bf00      	nop
 801df90:	0804152c 	.word	0x0804152c
 801df94:	080416a0 	.word	0x080416a0
 801df98:	08028ef8 	.word	0x08028ef8
 801df9c:	08041be0 	.word	0x08041be0
 801dfa0:	2001aa58 	.word	0x2001aa58
 801dfa4:	08041be4 	.word	0x08041be4
 801dfa8:	10624dd3 	.word	0x10624dd3
 801dfac:	080416f4 	.word	0x080416f4
 801dfb0:	080416d8 	.word	0x080416d8
 801dfb4:	080418a5 	.word	0x080418a5

0801dfb8 <dhcp_discover>:
{
 801dfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801dfbc:	6a85      	ldr	r5, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801dfbe:	2300      	movs	r3, #0
{
 801dfc0:	b087      	sub	sp, #28
 801dfc2:	4680      	mov	r8, r0
  if (new_state != dhcp->state) {
 801dfc4:	796a      	ldrb	r2, [r5, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801dfc6:	61eb      	str	r3, [r5, #28]
  if (new_state != dhcp->state) {
 801dfc8:	2a06      	cmp	r2, #6
 801dfca:	d003      	beq.n	801dfd4 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 801dfcc:	2206      	movs	r2, #6
    dhcp->tries = 0;
 801dfce:	71ab      	strb	r3, [r5, #6]
    dhcp->request_timeout = 0;
 801dfd0:	812b      	strh	r3, [r5, #8]
    dhcp->state = new_state;
 801dfd2:	716a      	strb	r2, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801dfd4:	f10d 0316 	add.w	r3, sp, #22
 801dfd8:	2201      	movs	r2, #1
 801dfda:	4629      	mov	r1, r5
 801dfdc:	4640      	mov	r0, r8
 801dfde:	f7ff fda3 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801dfe2:	4607      	mov	r7, r0
 801dfe4:	2800      	cmp	r0, #0
 801dfe6:	d04c      	beq.n	801e082 <dhcp_discover+0xca>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801dfe8:	6841      	ldr	r1, [r0, #4]
 801dfea:	2302      	movs	r3, #2
 801dfec:	2239      	movs	r2, #57	; 0x39
 801dfee:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801dff2:	f101 09f0 	add.w	r9, r1, #240	; 0xf0
 801dff6:	4e31      	ldr	r6, [pc, #196]	; (801e0bc <dhcp_discover+0x104>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801dff8:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801dffc:	4649      	mov	r1, r9
 801dffe:	f106 0b03 	add.w	fp, r6, #3
 801e002:	f7ff fd4f 	bl	801daa4 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801e006:	4649      	mov	r1, r9
 801e008:	f8b8 202c 	ldrh.w	r2, [r8, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801e00c:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801e010:	f7ff fd2c 	bl	801da6c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801e014:	4649      	mov	r1, r9
 801e016:	2304      	movs	r3, #4
 801e018:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801e01a:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801e01e:	f7ff fd41 	bl	801daa4 <dhcp_option>
 801e022:	4604      	mov	r4, r0
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801e024:	4926      	ldr	r1, [pc, #152]	; (801e0c0 <dhcp_discover+0x108>)
 801e026:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801e028:	9003      	str	r0, [sp, #12]
 801e02a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801e02e:	d80b      	bhi.n	801e048 <dhcp_discover+0x90>
  options[options_out_len++] = value;
 801e030:	1c63      	adds	r3, r4, #1
 801e032:	f809 a004 	strb.w	sl, [r9, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801e036:	455e      	cmp	r6, fp
  options[options_out_len++] = value;
 801e038:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801e03a:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801e03e:	d00b      	beq.n	801e058 <dhcp_discover+0xa0>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801e040:	2c43      	cmp	r4, #67	; 0x43
 801e042:	f816 ab01 	ldrb.w	sl, [r6], #1
 801e046:	d9f3      	bls.n	801e030 <dhcp_discover+0x78>
 801e048:	4b1e      	ldr	r3, [pc, #120]	; (801e0c4 <dhcp_discover+0x10c>)
 801e04a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801e04e:	481e      	ldr	r0, [pc, #120]	; (801e0c8 <dhcp_discover+0x110>)
 801e050:	f004 faf0 	bl	8022634 <iprintf>
 801e054:	491a      	ldr	r1, [pc, #104]	; (801e0c0 <dhcp_discover+0x108>)
 801e056:	e7eb      	b.n	801e030 <dhcp_discover+0x78>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801e058:	9803      	ldr	r0, [sp, #12]
 801e05a:	4649      	mov	r1, r9
 801e05c:	463a      	mov	r2, r7
 801e05e:	3004      	adds	r0, #4
 801e060:	b280      	uxth	r0, r0
 801e062:	f7ff fe17 	bl	801dc94 <dhcp_option_trailer>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801e066:	4a19      	ldr	r2, [pc, #100]	; (801e0cc <dhcp_discover+0x114>)
 801e068:	4819      	ldr	r0, [pc, #100]	; (801e0d0 <dhcp_discover+0x118>)
 801e06a:	2343      	movs	r3, #67	; 0x43
 801e06c:	f8cd 8000 	str.w	r8, [sp]
 801e070:	4639      	mov	r1, r7
 801e072:	6800      	ldr	r0, [r0, #0]
 801e074:	9201      	str	r2, [sp, #4]
 801e076:	4a17      	ldr	r2, [pc, #92]	; (801e0d4 <dhcp_discover+0x11c>)
 801e078:	f7ff fae6 	bl	801d648 <udp_sendto_if_src>
    pbuf_free(p_out);
 801e07c:	4638      	mov	r0, r7
 801e07e:	f7fa f9c1 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801e082:	79ab      	ldrb	r3, [r5, #6]
 801e084:	2bff      	cmp	r3, #255	; 0xff
 801e086:	d013      	beq.n	801e0b0 <dhcp_discover+0xf8>
    dhcp->tries++;
 801e088:	3301      	adds	r3, #1
 801e08a:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801e08c:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801e08e:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801e090:	d80e      	bhi.n	801e0b0 <dhcp_discover+0xf8>
 801e092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801e096:	4910      	ldr	r1, [pc, #64]	; (801e0d8 <dhcp_discover+0x120>)
}
 801e098:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801e09a:	4093      	lsls	r3, r2
 801e09c:	b29b      	uxth	r3, r3
 801e09e:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801e0a2:	fba1 2303 	umull	r2, r3, r1, r3
 801e0a6:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801e0a8:	812b      	strh	r3, [r5, #8]
}
 801e0aa:	b007      	add	sp, #28
 801e0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  options[options_out_len++] = value;
 801e0b0:	2378      	movs	r3, #120	; 0x78
}
 801e0b2:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801e0b4:	812b      	strh	r3, [r5, #8]
}
 801e0b6:	b007      	add	sp, #28
 801e0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e0bc:	080418a5 	.word	0x080418a5
 801e0c0:	080416a0 	.word	0x080416a0
 801e0c4:	0804152c 	.word	0x0804152c
 801e0c8:	08028ef8 	.word	0x08028ef8
 801e0cc:	08041be0 	.word	0x08041be0
 801e0d0:	2001aa58 	.word	0x2001aa58
 801e0d4:	08041be4 	.word	0x08041be4
 801e0d8:	10624dd3 	.word	0x10624dd3

0801e0dc <dhcp_check>:
{
 801e0dc:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801e0de:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 801e0e0:	7963      	ldrb	r3, [r4, #5]
 801e0e2:	2b08      	cmp	r3, #8
 801e0e4:	d004      	beq.n	801e0f0 <dhcp_check+0x14>
    dhcp->tries = 0;
 801e0e6:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801e0e8:	2208      	movs	r2, #8
    dhcp->tries = 0;
 801e0ea:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 801e0ec:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 801e0ee:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801e0f0:	2200      	movs	r2, #0
 801e0f2:	f104 011c 	add.w	r1, r4, #28
 801e0f6:	f001 fadb 	bl	801f6b0 <etharp_query>
  if (dhcp->tries < 255) {
 801e0fa:	79a3      	ldrb	r3, [r4, #6]
 801e0fc:	2bff      	cmp	r3, #255	; 0xff
 801e0fe:	d001      	beq.n	801e104 <dhcp_check+0x28>
    dhcp->tries++;
 801e100:	3301      	adds	r3, #1
 801e102:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801e104:	2301      	movs	r3, #1
 801e106:	8123      	strh	r3, [r4, #8]
}
 801e108:	bd10      	pop	{r4, pc}
 801e10a:	bf00      	nop

0801e10c <dhcp_bind>:
{
 801e10c:	b510      	push	{r4, lr}
 801e10e:	b082      	sub	sp, #8
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801e110:	2800      	cmp	r0, #0
 801e112:	f000 8085 	beq.w	801e220 <dhcp_bind+0x114>
  dhcp = netif_dhcp_data(netif);
 801e116:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801e118:	2900      	cmp	r1, #0
 801e11a:	f000 8089 	beq.w	801e230 <dhcp_bind+0x124>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801e11e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 801e120:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801e122:	1c5c      	adds	r4, r3, #1
  dhcp->lease_used = 0;
 801e124:	824a      	strh	r2, [r1, #18]
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801e126:	d00d      	beq.n	801e144 <dhcp_bind+0x38>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e128:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 801e12a:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 801e12e:	d254      	bcs.n	801e1da <dhcp_bind+0xce>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e130:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
    if (dhcp->t0_timeout == 0) {
 801e134:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e136:	fba2 4203 	umull	r4, r2, r2, r3
    dhcp->t0_timeout = (u16_t)timeout;
 801e13a:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t0_timeout == 0) {
 801e13e:	d87f      	bhi.n	801e240 <dhcp_bind+0x134>
      dhcp->t0_timeout = 1;
 801e140:	2301      	movs	r3, #1
 801e142:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801e144:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 801e146:	1c5a      	adds	r2, r3, #1
 801e148:	d04d      	beq.n	801e1e6 <dhcp_bind+0xda>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e14a:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 801e14c:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 801e150:	d23f      	bcs.n	801e1d2 <dhcp_bind+0xc6>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e152:	4a3c      	ldr	r2, [pc, #240]	; (801e244 <dhcp_bind+0x138>)
    if (dhcp->t1_timeout == 0) {
 801e154:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e156:	fba2 4203 	umull	r4, r2, r2, r3
    dhcp->t1_timeout = (u16_t)timeout;
 801e15a:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t1_timeout == 0) {
 801e15e:	d83a      	bhi.n	801e1d6 <dhcp_bind+0xca>
      dhcp->t1_timeout = 1;
 801e160:	2301      	movs	r3, #1
 801e162:	461a      	mov	r2, r3
 801e164:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801e166:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801e168:	81ca      	strh	r2, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801e16a:	1c63      	adds	r3, r4, #1
 801e16c:	d03f      	beq.n	801e1ee <dhcp_bind+0xe2>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e16e:	341e      	adds	r4, #30
    if (timeout > 0xffff) {
 801e170:	f5b4 1f70 	cmp.w	r4, #3932160	; 0x3c0000
 801e174:	d248      	bcs.n	801e208 <dhcp_bind+0xfc>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e176:	4b33      	ldr	r3, [pc, #204]	; (801e244 <dhcp_bind+0x138>)
    if (dhcp->t2_timeout == 0) {
 801e178:	2c3b      	cmp	r4, #59	; 0x3b
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801e17a:	fba3 c304 	umull	ip, r3, r3, r4
    dhcp->t2_timeout = (u16_t)timeout;
 801e17e:	f3c3 134f 	ubfx	r3, r3, #5, #16
    if (dhcp->t2_timeout == 0) {
 801e182:	d843      	bhi.n	801e20c <dhcp_bind+0x100>
      dhcp->t2_timeout = 1;
 801e184:	2401      	movs	r4, #1
 801e186:	4623      	mov	r3, r4
 801e188:	818c      	strh	r4, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801e18a:	2401      	movs	r4, #1
 801e18c:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801e18e:	4293      	cmp	r3, r2
 801e190:	d802      	bhi.n	801e198 <dhcp_bind+0x8c>
 801e192:	b10c      	cbz	r4, 801e198 <dhcp_bind+0x8c>
    dhcp->t1_timeout = 0;
 801e194:	2300      	movs	r3, #0
 801e196:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 801e198:	79cb      	ldrb	r3, [r1, #7]
 801e19a:	2b00      	cmp	r3, #0
 801e19c:	d02c      	beq.n	801e1f8 <dhcp_bind+0xec>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801e19e:	6a0b      	ldr	r3, [r1, #32]
 801e1a0:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801e1a2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801e1a4:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 801e1a6:	b92b      	cbnz	r3, 801e1b4 <dhcp_bind+0xa8>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801e1a8:	69cb      	ldr	r3, [r1, #28]
 801e1aa:	9a00      	ldr	r2, [sp, #0]
 801e1ac:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801e1ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801e1b2:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 801e1b4:	794b      	ldrb	r3, [r1, #5]
 801e1b6:	2b0a      	cmp	r3, #10
 801e1b8:	d004      	beq.n	801e1c4 <dhcp_bind+0xb8>
    dhcp->tries = 0;
 801e1ba:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801e1bc:	220a      	movs	r2, #10
    dhcp->tries = 0;
 801e1be:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 801e1c0:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 801e1c2:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801e1c4:	311c      	adds	r1, #28
 801e1c6:	ab01      	add	r3, sp, #4
 801e1c8:	466a      	mov	r2, sp
 801e1ca:	f7f9 fed1 	bl	8017f70 <netif_set_addr>
}
 801e1ce:	b002      	add	sp, #8
 801e1d0:	bd10      	pop	{r4, pc}
    dhcp->t1_timeout = (u16_t)timeout;
 801e1d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e1d6:	814a      	strh	r2, [r1, #10]
    if (dhcp->t1_timeout == 0) {
 801e1d8:	e7c5      	b.n	801e166 <dhcp_bind+0x5a>
    dhcp->t0_timeout = (u16_t)timeout;
 801e1da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e1de:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801e1e0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 801e1e2:	1c5a      	adds	r2, r3, #1
 801e1e4:	d1b1      	bne.n	801e14a <dhcp_bind+0x3e>
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801e1e6:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 801e1e8:	894a      	ldrh	r2, [r1, #10]
 801e1ea:	1c63      	adds	r3, r4, #1
 801e1ec:	d1bf      	bne.n	801e16e <dhcp_bind+0x62>
 801e1ee:	898b      	ldrh	r3, [r1, #12]
 801e1f0:	1e1c      	subs	r4, r3, #0
 801e1f2:	bf18      	it	ne
 801e1f4:	2401      	movne	r4, #1
 801e1f6:	e7ca      	b.n	801e18e <dhcp_bind+0x82>
    if (first_octet <= 127) {
 801e1f8:	f991 301c 	ldrsb.w	r3, [r1, #28]
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801e1fc:	7f0a      	ldrb	r2, [r1, #28]
    if (first_octet <= 127) {
 801e1fe:	2b00      	cmp	r3, #0
 801e200:	db06      	blt.n	801e210 <dhcp_bind+0x104>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801e202:	23ff      	movs	r3, #255	; 0xff
 801e204:	9300      	str	r3, [sp, #0]
 801e206:	e7cc      	b.n	801e1a2 <dhcp_bind+0x96>
    dhcp->t2_timeout = (u16_t)timeout;
 801e208:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e20c:	818b      	strh	r3, [r1, #12]
    if (dhcp->t2_timeout == 0) {
 801e20e:	e7bc      	b.n	801e18a <dhcp_bind+0x7e>
    } else if (first_octet >= 192) {
 801e210:	2abf      	cmp	r2, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801e212:	bf8c      	ite	hi
 801e214:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801e218:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 801e21c:	9300      	str	r3, [sp, #0]
 801e21e:	e7c0      	b.n	801e1a2 <dhcp_bind+0x96>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801e220:	4b09      	ldr	r3, [pc, #36]	; (801e248 <dhcp_bind+0x13c>)
 801e222:	f240 4215 	movw	r2, #1045	; 0x415
 801e226:	4909      	ldr	r1, [pc, #36]	; (801e24c <dhcp_bind+0x140>)
 801e228:	4809      	ldr	r0, [pc, #36]	; (801e250 <dhcp_bind+0x144>)
 801e22a:	f004 fa03 	bl	8022634 <iprintf>
 801e22e:	e7ce      	b.n	801e1ce <dhcp_bind+0xc2>
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801e230:	4b05      	ldr	r3, [pc, #20]	; (801e248 <dhcp_bind+0x13c>)
 801e232:	f240 4217 	movw	r2, #1047	; 0x417
 801e236:	4907      	ldr	r1, [pc, #28]	; (801e254 <dhcp_bind+0x148>)
 801e238:	4805      	ldr	r0, [pc, #20]	; (801e250 <dhcp_bind+0x144>)
 801e23a:	f004 f9fb 	bl	8022634 <iprintf>
 801e23e:	e7c6      	b.n	801e1ce <dhcp_bind+0xc2>
    dhcp->t0_timeout = (u16_t)timeout;
 801e240:	828a      	strh	r2, [r1, #20]
 801e242:	e77f      	b.n	801e144 <dhcp_bind+0x38>
 801e244:	88888889 	.word	0x88888889
 801e248:	0804152c 	.word	0x0804152c
 801e24c:	08041710 	.word	0x08041710
 801e250:	08028ef8 	.word	0x08028ef8
 801e254:	0804172c 	.word	0x0804172c

0801e258 <dhcp_inc_pcb_refcount>:
{
 801e258:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_pcb_refcount == 0) {
 801e25a:	4c15      	ldr	r4, [pc, #84]	; (801e2b0 <dhcp_inc_pcb_refcount+0x58>)
 801e25c:	7823      	ldrb	r3, [r4, #0]
 801e25e:	b9fb      	cbnz	r3, 801e2a0 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801e260:	4d14      	ldr	r5, [pc, #80]	; (801e2b4 <dhcp_inc_pcb_refcount+0x5c>)
 801e262:	682b      	ldr	r3, [r5, #0]
 801e264:	b12b      	cbz	r3, 801e272 <dhcp_inc_pcb_refcount+0x1a>
 801e266:	4b14      	ldr	r3, [pc, #80]	; (801e2b8 <dhcp_inc_pcb_refcount+0x60>)
 801e268:	22e5      	movs	r2, #229	; 0xe5
 801e26a:	4914      	ldr	r1, [pc, #80]	; (801e2bc <dhcp_inc_pcb_refcount+0x64>)
 801e26c:	4814      	ldr	r0, [pc, #80]	; (801e2c0 <dhcp_inc_pcb_refcount+0x68>)
 801e26e:	f004 f9e1 	bl	8022634 <iprintf>
    dhcp_pcb = udp_new();
 801e272:	f7ff fbc9 	bl	801da08 <udp_new>
 801e276:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 801e278:	b1b0      	cbz	r0, 801e2a8 <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801e27a:	7a46      	ldrb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801e27c:	2244      	movs	r2, #68	; 0x44
 801e27e:	4911      	ldr	r1, [pc, #68]	; (801e2c4 <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801e280:	f046 0620 	orr.w	r6, r6, #32
 801e284:	7246      	strb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801e286:	f7ff f95f 	bl	801d548 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801e28a:	2243      	movs	r2, #67	; 0x43
 801e28c:	490d      	ldr	r1, [pc, #52]	; (801e2c4 <dhcp_inc_pcb_refcount+0x6c>)
 801e28e:	6828      	ldr	r0, [r5, #0]
 801e290:	f7ff fb3c 	bl	801d90c <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801e294:	6828      	ldr	r0, [r5, #0]
 801e296:	2200      	movs	r2, #0
 801e298:	490b      	ldr	r1, [pc, #44]	; (801e2c8 <dhcp_inc_pcb_refcount+0x70>)
 801e29a:	f7ff fb7d 	bl	801d998 <udp_recv>
 801e29e:	7823      	ldrb	r3, [r4, #0]
  dhcp_pcb_refcount++;
 801e2a0:	3301      	adds	r3, #1
  return ERR_OK;
 801e2a2:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 801e2a4:	7023      	strb	r3, [r4, #0]
}
 801e2a6:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_MEM;
 801e2a8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801e2ac:	bd70      	pop	{r4, r5, r6, pc}
 801e2ae:	bf00      	nop
 801e2b0:	2001aa5c 	.word	0x2001aa5c
 801e2b4:	2001aa58 	.word	0x2001aa58
 801e2b8:	0804152c 	.word	0x0804152c
 801e2bc:	08041744 	.word	0x08041744
 801e2c0:	08028ef8 	.word	0x08028ef8
 801e2c4:	08041be0 	.word	0x08041be0
 801e2c8:	0801e3c5 	.word	0x0801e3c5

0801e2cc <dhcp_dec_pcb_refcount>:
{
 801e2cc:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801e2ce:	4d0b      	ldr	r5, [pc, #44]	; (801e2fc <dhcp_dec_pcb_refcount+0x30>)
 801e2d0:	782c      	ldrb	r4, [r5, #0]
 801e2d2:	b154      	cbz	r4, 801e2ea <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 801e2d4:	3c01      	subs	r4, #1
 801e2d6:	b2e4      	uxtb	r4, r4
 801e2d8:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 801e2da:	b104      	cbz	r4, 801e2de <dhcp_dec_pcb_refcount+0x12>
}
 801e2dc:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 801e2de:	4d08      	ldr	r5, [pc, #32]	; (801e300 <dhcp_dec_pcb_refcount+0x34>)
 801e2e0:	6828      	ldr	r0, [r5, #0]
 801e2e2:	f7ff fb6b 	bl	801d9bc <udp_remove>
    dhcp_pcb = NULL;
 801e2e6:	602c      	str	r4, [r5, #0]
}
 801e2e8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801e2ea:	4b06      	ldr	r3, [pc, #24]	; (801e304 <dhcp_dec_pcb_refcount+0x38>)
 801e2ec:	22ff      	movs	r2, #255	; 0xff
 801e2ee:	4906      	ldr	r1, [pc, #24]	; (801e308 <dhcp_dec_pcb_refcount+0x3c>)
 801e2f0:	4806      	ldr	r0, [pc, #24]	; (801e30c <dhcp_dec_pcb_refcount+0x40>)
 801e2f2:	f004 f99f 	bl	8022634 <iprintf>
 801e2f6:	782c      	ldrb	r4, [r5, #0]
 801e2f8:	e7ec      	b.n	801e2d4 <dhcp_dec_pcb_refcount+0x8>
 801e2fa:	bf00      	nop
 801e2fc:	2001aa5c 	.word	0x2001aa5c
 801e300:	2001aa58 	.word	0x2001aa58
 801e304:	0804152c 	.word	0x0804152c
 801e308:	0804176c 	.word	0x0804176c
 801e30c:	08028ef8 	.word	0x08028ef8

0801e310 <dhcp_handle_ack.isra.0>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801e310:	b530      	push	{r4, r5, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801e312:	4d2a      	ldr	r5, [pc, #168]	; (801e3bc <dhcp_handle_ack.isra.0+0xac>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801e314:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801e316:	b083      	sub	sp, #12
 801e318:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801e31a:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801e31c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801e320:	b112      	cbz	r2, 801e328 <dhcp_handle_ack.isra.0+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801e322:	4b27      	ldr	r3, [pc, #156]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e324:	68db      	ldr	r3, [r3, #12]
 801e326:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801e328:	792b      	ldrb	r3, [r5, #4]
 801e32a:	2b00      	cmp	r3, #0
 801e32c:	d042      	beq.n	801e3b4 <dhcp_handle_ack.isra.0+0xa4>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801e32e:	4b24      	ldr	r3, [pc, #144]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e330:	691b      	ldr	r3, [r3, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801e332:	796a      	ldrb	r2, [r5, #5]
 801e334:	62e3      	str	r3, [r4, #44]	; 0x2c
 801e336:	b31a      	cbz	r2, 801e380 <dhcp_handle_ack.isra.0+0x70>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801e338:	4b21      	ldr	r3, [pc, #132]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e33a:	695b      	ldr	r3, [r3, #20]
 801e33c:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801e33e:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801e340:	690a      	ldr	r2, [r1, #16]
 801e342:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801e344:	bb33      	cbnz	r3, 801e394 <dhcp_handle_ack.isra.0+0x84>
    dhcp->subnet_mask_given = 0;
 801e346:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801e348:	79eb      	ldrb	r3, [r5, #7]
 801e34a:	2b00      	cmp	r3, #0
 801e34c:	d12c      	bne.n	801e3a8 <dhcp_handle_ack.isra.0+0x98>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801e34e:	7a2b      	ldrb	r3, [r5, #8]
 801e350:	b1a3      	cbz	r3, 801e37c <dhcp_handle_ack.isra.0+0x6c>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801e352:	4c1b      	ldr	r4, [pc, #108]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e354:	6a20      	ldr	r0, [r4, #32]
 801e356:	f7f8 fa05 	bl	8016764 <lwip_htonl>
 801e35a:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 801e35c:	a901      	add	r1, sp, #4
 801e35e:	2000      	movs	r0, #0
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801e360:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 801e362:	f7f8 fdb7 	bl	8016ed4 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801e366:	7a6b      	ldrb	r3, [r5, #9]
 801e368:	b143      	cbz	r3, 801e37c <dhcp_handle_ack.isra.0+0x6c>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801e36a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801e36c:	f7f8 f9fa 	bl	8016764 <lwip_htonl>
 801e370:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 801e372:	a901      	add	r1, sp, #4
 801e374:	2001      	movs	r0, #1
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801e376:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 801e378:	f7f8 fdac 	bl	8016ed4 <dns_setserver>
}
 801e37c:	b003      	add	sp, #12
 801e37e:	bd30      	pop	{r4, r5, pc}
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801e380:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801e382:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801e386:	08db      	lsrs	r3, r3, #3
 801e388:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801e38a:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801e38c:	690a      	ldr	r2, [r1, #16]
 801e38e:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801e390:	2b00      	cmp	r3, #0
 801e392:	d0d8      	beq.n	801e346 <dhcp_handle_ack.isra.0+0x36>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801e394:	4b0a      	ldr	r3, [pc, #40]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e396:	6998      	ldr	r0, [r3, #24]
 801e398:	f7f8 f9e4 	bl	8016764 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 801e39c:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801e39e:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 801e3a0:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801e3a2:	79eb      	ldrb	r3, [r5, #7]
 801e3a4:	2b00      	cmp	r3, #0
 801e3a6:	d0d2      	beq.n	801e34e <dhcp_handle_ack.isra.0+0x3e>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801e3a8:	4b05      	ldr	r3, [pc, #20]	; (801e3c0 <dhcp_handle_ack.isra.0+0xb0>)
 801e3aa:	69d8      	ldr	r0, [r3, #28]
 801e3ac:	f7f8 f9da 	bl	8016764 <lwip_htonl>
 801e3b0:	6260      	str	r0, [r4, #36]	; 0x24
 801e3b2:	e7cc      	b.n	801e34e <dhcp_handle_ack.isra.0+0x3e>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801e3b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801e3b6:	085b      	lsrs	r3, r3, #1
 801e3b8:	e7bb      	b.n	801e332 <dhcp_handle_ack.isra.0+0x22>
 801e3ba:	bf00      	nop
 801e3bc:	2002e1dc 	.word	0x2002e1dc
 801e3c0:	2002e1e8 	.word	0x2002e1e8

0801e3c4 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 801e3c4:	4bb0      	ldr	r3, [pc, #704]	; (801e688 <dhcp_recv+0x2c4>)
{
 801e3c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 801e3ca:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 801e3ce:	b08b      	sub	sp, #44	; 0x2c
 801e3d0:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801e3d2:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801e3d6:	f1b9 0f00 	cmp.w	r9, #0
 801e3da:	d047      	beq.n	801e46c <dhcp_recv+0xa8>
 801e3dc:	f899 3004 	ldrb.w	r3, [r9, #4]
 801e3e0:	2b00      	cmp	r3, #0
 801e3e2:	d043      	beq.n	801e46c <dhcp_recv+0xa8>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 801e3e4:	8953      	ldrh	r3, [r2, #10]
 801e3e6:	2b2b      	cmp	r3, #43	; 0x2b
 801e3e8:	d940      	bls.n	801e46c <dhcp_recv+0xa8>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801e3ea:	6855      	ldr	r5, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 801e3ec:	782b      	ldrb	r3, [r5, #0]
 801e3ee:	2b02      	cmp	r3, #2
 801e3f0:	d13c      	bne.n	801e46c <dhcp_recv+0xa8>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e3f2:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 801e3f6:	b186      	cbz	r6, 801e41a <dhcp_recv+0x56>
 801e3f8:	f10a 012e 	add.w	r1, sl, #46	; 0x2e
 801e3fc:	f105 021c 	add.w	r2, r5, #28
 801e400:	2300      	movs	r3, #0
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801e402:	f811 4b01 	ldrb.w	r4, [r1], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e406:	3301      	adds	r3, #1
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801e408:	f812 0b01 	ldrb.w	r0, [r2], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e40c:	b2db      	uxtb	r3, r3
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801e40e:	4284      	cmp	r4, r0
 801e410:	d12c      	bne.n	801e46c <dhcp_recv+0xa8>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e412:	2b06      	cmp	r3, #6
 801e414:	d001      	beq.n	801e41a <dhcp_recv+0x56>
 801e416:	42b3      	cmp	r3, r6
 801e418:	d3f3      	bcc.n	801e402 <dhcp_recv+0x3e>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801e41a:	6868      	ldr	r0, [r5, #4]
 801e41c:	f7f8 f9a2 	bl	8016764 <lwip_htonl>
 801e420:	f8d9 3000 	ldr.w	r3, [r9]
 801e424:	4298      	cmp	r0, r3
 801e426:	d121      	bne.n	801e46c <dhcp_recv+0xa8>
  dhcp_clear_all_options(dhcp);
 801e428:	2200      	movs	r2, #0
 801e42a:	4998      	ldr	r1, [pc, #608]	; (801e68c <dhcp_recv+0x2c8>)
 801e42c:	604a      	str	r2, [r1, #4]
 801e42e:	810a      	strh	r2, [r1, #8]
  if (p->len < DHCP_SNAME_OFS) {
 801e430:	f8bb 300a 	ldrh.w	r3, [fp, #10]
  dhcp_clear_all_options(dhcp);
 801e434:	600a      	str	r2, [r1, #0]
  if (p->len < DHCP_SNAME_OFS) {
 801e436:	2b2b      	cmp	r3, #43	; 0x2b
 801e438:	d918      	bls.n	801e46c <dhcp_recv+0xa8>
  int parse_sname_as_options = 0;
 801e43a:	9204      	str	r2, [sp, #16]
  options_idx_max = p->tot_len;
 801e43c:	f8bb 2008 	ldrh.w	r2, [fp, #8]
 801e440:	9202      	str	r2, [sp, #8]
  options_idx = DHCP_OPTIONS_OFS;
 801e442:	22f0      	movs	r2, #240	; 0xf0
 801e444:	e9cd a906 	strd	sl, r9, [sp, #24]
 801e448:	9203      	str	r2, [sp, #12]
 801e44a:	465d      	mov	r5, fp
 801e44c:	e9dd 2a02 	ldrd	r2, sl, [sp, #8]
 801e450:	e000      	b.n	801e454 <dhcp_recv+0x90>
 801e452:	896b      	ldrh	r3, [r5, #10]
  while ((q != NULL) && (options_idx >= q->len)) {
 801e454:	459a      	cmp	sl, r3
    options_idx = (u16_t)(options_idx - q->len);
 801e456:	ebaa 0103 	sub.w	r1, sl, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801e45a:	eba2 0303 	sub.w	r3, r2, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801e45e:	d30b      	bcc.n	801e478 <dhcp_recv+0xb4>
    q = q->next;
 801e460:	682d      	ldr	r5, [r5, #0]
    options_idx = (u16_t)(options_idx - q->len);
 801e462:	fa1f fa81 	uxth.w	sl, r1
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801e466:	b29a      	uxth	r2, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801e468:	2d00      	cmp	r5, #0
 801e46a:	d1f2      	bne.n	801e452 <dhcp_recv+0x8e>
  pbuf_free(p);
 801e46c:	4658      	mov	r0, fp
 801e46e:	f7f9 ffc9 	bl	8018404 <pbuf_free>
}
 801e472:	b00b      	add	sp, #44	; 0x2c
 801e474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  options = (u8_t *)q->payload;
 801e478:	686b      	ldr	r3, [r5, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801e47a:	4592      	cmp	sl, r2
 801e47c:	e9cd 2a02 	strd	r2, sl, [sp, #8]
  options = (u8_t *)q->payload;
 801e480:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801e482:	f080 81ff 	bcs.w	801e884 <dhcp_recv+0x4c0>
 801e486:	9e03      	ldr	r6, [sp, #12]
 801e488:	9b01      	ldr	r3, [sp, #4]
 801e48a:	5d9b      	ldrb	r3, [r3, r6]
 801e48c:	2bff      	cmp	r3, #255	; 0xff
 801e48e:	f000 81f9 	beq.w	801e884 <dhcp_recv+0x4c0>
    u16_t val_offset = (u16_t)(offset + 2);
 801e492:	1cb7      	adds	r7, r6, #2
 801e494:	b2bf      	uxth	r7, r7
    if (val_offset < offset) {
 801e496:	42b7      	cmp	r7, r6
 801e498:	d3e8      	bcc.n	801e46c <dhcp_recv+0xa8>
    if ((offset + 1) < q->len) {
 801e49a:	1c71      	adds	r1, r6, #1
 801e49c:	896a      	ldrh	r2, [r5, #10]
 801e49e:	4291      	cmp	r1, r2
 801e4a0:	f280 8128 	bge.w	801e6f4 <dhcp_recv+0x330>
      len = options[offset + 1];
 801e4a4:	9801      	ldr	r0, [sp, #4]
 801e4a6:	4430      	add	r0, r6
 801e4a8:	7844      	ldrb	r4, [r0, #1]
    switch (op) {
 801e4aa:	2b3b      	cmp	r3, #59	; 0x3b
 801e4ac:	d83e      	bhi.n	801e52c <dhcp_recv+0x168>
 801e4ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 801e4b2:	0040      	.short	0x0040
 801e4b4:	003d0066 	.word	0x003d0066
 801e4b8:	003d0112 	.word	0x003d0112
 801e4bc:	0053003d 	.word	0x0053003d
 801e4c0:	003d003d 	.word	0x003d003d
 801e4c4:	003d003d 	.word	0x003d003d
 801e4c8:	003d003d 	.word	0x003d003d
 801e4cc:	003d003d 	.word	0x003d003d
 801e4d0:	003d003d 	.word	0x003d003d
 801e4d4:	003d003d 	.word	0x003d003d
 801e4d8:	003d003d 	.word	0x003d003d
 801e4dc:	003d003d 	.word	0x003d003d
 801e4e0:	003d003d 	.word	0x003d003d
 801e4e4:	003d003d 	.word	0x003d003d
 801e4e8:	003d003d 	.word	0x003d003d
 801e4ec:	003d003d 	.word	0x003d003d
 801e4f0:	003d003d 	.word	0x003d003d
 801e4f4:	003d003d 	.word	0x003d003d
 801e4f8:	003d003d 	.word	0x003d003d
 801e4fc:	003d003d 	.word	0x003d003d
 801e500:	003d003d 	.word	0x003d003d
 801e504:	003d003d 	.word	0x003d003d
 801e508:	003d003d 	.word	0x003d003d
 801e50c:	003d003d 	.word	0x003d003d
 801e510:	003d003d 	.word	0x003d003d
 801e514:	003d003d 	.word	0x003d003d
 801e518:	00cc0105 	.word	0x00cc0105
 801e51c:	00b300c0 	.word	0x00b300c0
 801e520:	003d003d 	.word	0x003d003d
 801e524:	00f9003d 	.word	0x00f9003d
 801e528:	00dd      	.short	0x00dd
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801e52a:	2400      	movs	r4, #0
    if (op == DHCP_OPTION_PAD) {
 801e52c:	2b00      	cmp	r3, #0
 801e52e:	f040 827c 	bne.w	801ea2a <dhcp_recv+0x666>
      offset++;
 801e532:	b28e      	uxth	r6, r1
    if (offset >= q->len) {
 801e534:	4296      	cmp	r6, r2
 801e536:	f0c0 81a1 	bcc.w	801e87c <dhcp_recv+0x4b8>
      offset_max = (u16_t)(offset_max - q->len);
 801e53a:	9b02      	ldr	r3, [sp, #8]
      offset = (u16_t)(offset - q->len);
 801e53c:	1ab6      	subs	r6, r6, r2
      offset_max = (u16_t)(offset_max - q->len);
 801e53e:	1a9a      	subs	r2, r3, r2
      offset = (u16_t)(offset - q->len);
 801e540:	b2b6      	uxth	r6, r6
      offset_max = (u16_t)(offset_max - q->len);
 801e542:	b293      	uxth	r3, r2
      if (offset < offset_max) {
 801e544:	429e      	cmp	r6, r3
      offset_max = (u16_t)(offset_max - q->len);
 801e546:	9302      	str	r3, [sp, #8]
      if (offset < offset_max) {
 801e548:	d290      	bcs.n	801e46c <dhcp_recv+0xa8>
        q = q->next;
 801e54a:	682d      	ldr	r5, [r5, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801e54c:	2d00      	cmp	r5, #0
 801e54e:	f000 81cd 	beq.w	801e8ec <dhcp_recv+0x528>
        options = (u8_t *)q->payload;
 801e552:	686b      	ldr	r3, [r5, #4]
 801e554:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801e556:	e797      	b.n	801e488 <dhcp_recv+0xc4>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801e558:	07a3      	lsls	r3, r4, #30
 801e55a:	f040 81da 	bne.w	801e912 <dhcp_recv+0x54e>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801e55e:	2c08      	cmp	r4, #8
 801e560:	4623      	mov	r3, r4
 801e562:	bf28      	it	cs
 801e564:	2308      	movcs	r3, #8
 801e566:	b2db      	uxtb	r3, r3
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801e568:	429c      	cmp	r4, r3
 801e56a:	f080 824f 	bcs.w	801ea0c <dhcp_recv+0x648>
 801e56e:	4b48      	ldr	r3, [pc, #288]	; (801e690 <dhcp_recv+0x2cc>)
 801e570:	f240 623c 	movw	r2, #1596	; 0x63c
 801e574:	4947      	ldr	r1, [pc, #284]	; (801e694 <dhcp_recv+0x2d0>)
 801e576:	4848      	ldr	r0, [pc, #288]	; (801e698 <dhcp_recv+0x2d4>)
 801e578:	f004 f85c 	bl	8022634 <iprintf>
 801e57c:	e776      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e57e:	2c04      	cmp	r4, #4
 801e580:	f040 8174 	bne.w	801e86c <dhcp_recv+0x4a8>
      if (offset + len + 2 > 0xFFFF) {
 801e584:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801e588:	429e      	cmp	r6, r3
 801e58a:	f73f af6f 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e58e:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801e590:	f04f 0906 	mov.w	r9, #6
      offset = (u16_t)(offset + len + 2);
 801e594:	b2b6      	uxth	r6, r6
        u32_t value = 0;
 801e596:	2300      	movs	r3, #0
 801e598:	4a3c      	ldr	r2, [pc, #240]	; (801e68c <dhcp_recv+0x2c8>)
 801e59a:	9605      	str	r6, [sp, #20]
 801e59c:	eb02 0a09 	add.w	sl, r2, r9
 801e5a0:	9309      	str	r3, [sp, #36]	; 0x24
 801e5a2:	e02e      	b.n	801e602 <dhcp_recv+0x23e>
          copy_len = LWIP_MIN(decode_len, 4);
 801e5a4:	2c04      	cmp	r4, #4
 801e5a6:	46a0      	mov	r8, r4
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801e5a8:	f89a 6000 	ldrb.w	r6, [sl]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801e5ac:	463b      	mov	r3, r7
          copy_len = LWIP_MIN(decode_len, 4);
 801e5ae:	bf28      	it	cs
 801e5b0:	f04f 0804 	movcs.w	r8, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801e5b4:	a909      	add	r1, sp, #36	; 0x24
 801e5b6:	4628      	mov	r0, r5
          copy_len = LWIP_MIN(decode_len, 4);
 801e5b8:	fa5f f888 	uxtb.w	r8, r8
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801e5bc:	4642      	mov	r2, r8
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801e5be:	2e00      	cmp	r6, #0
 801e5c0:	f040 817a 	bne.w	801e8b8 <dhcp_recv+0x4f4>
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801e5c4:	f7fa f9b6 	bl	8018934 <pbuf_copy_partial>
 801e5c8:	4580      	cmp	r8, r0
            dhcp_got_option(dhcp, decode_idx);
 801e5ca:	f04f 0301 	mov.w	r3, #1
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801e5ce:	f47f af4d 	bne.w	801e46c <dhcp_recv+0xa8>
          if (decode_len > 4) {
 801e5d2:	2c04      	cmp	r4, #4
 801e5d4:	f240 8173 	bls.w	801e8be <dhcp_recv+0x4fa>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801e5d8:	07a6      	lsls	r6, r4, #30
 801e5da:	f040 817f 	bne.w	801e8dc <dhcp_recv+0x518>
            dhcp_got_option(dhcp, decode_idx);
 801e5de:	f80a 3b01 	strb.w	r3, [sl], #1
            decode_len = (u8_t)(decode_len - 4);
 801e5e2:	3c04      	subs	r4, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801e5e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e5e6:	f7f8 f8bd 	bl	8016764 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 801e5ea:	1d3b      	adds	r3, r7, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801e5ec:	4a2b      	ldr	r2, [pc, #172]	; (801e69c <dhcp_recv+0x2d8>)
            decode_len = (u8_t)(decode_len - 4);
 801e5ee:	b2e4      	uxtb	r4, r4
            next_val_offset = (u16_t)(val_offset + 4);
 801e5f0:	b29b      	uxth	r3, r3
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801e5f2:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
            decode_idx++;
 801e5f6:	f109 0901 	add.w	r9, r9, #1
            if (next_val_offset < val_offset) {
 801e5fa:	429f      	cmp	r7, r3
            goto decode_next;
 801e5fc:	461f      	mov	r7, r3
            if (next_val_offset < val_offset) {
 801e5fe:	f63f af35 	bhi.w	801e46c <dhcp_recv+0xa8>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801e602:	f1b9 0f09 	cmp.w	r9, #9
 801e606:	d9cd      	bls.n	801e5a4 <dhcp_recv+0x1e0>
 801e608:	4b21      	ldr	r3, [pc, #132]	; (801e690 <dhcp_recv+0x2cc>)
 801e60a:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801e60e:	4924      	ldr	r1, [pc, #144]	; (801e6a0 <dhcp_recv+0x2dc>)
 801e610:	4821      	ldr	r0, [pc, #132]	; (801e698 <dhcp_recv+0x2d4>)
 801e612:	f004 f80f 	bl	8022634 <iprintf>
 801e616:	e7c5      	b.n	801e5a4 <dhcp_recv+0x1e0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e618:	2c04      	cmp	r4, #4
 801e61a:	f040 80ef 	bne.w	801e7fc <dhcp_recv+0x438>
      if (offset + len + 2 > 0xFFFF) {
 801e61e:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801e622:	429e      	cmp	r6, r3
 801e624:	f73f af22 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e628:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801e62a:	f04f 0902 	mov.w	r9, #2
      offset = (u16_t)(offset + len + 2);
 801e62e:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e630:	e7b1      	b.n	801e596 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801e632:	2c01      	cmp	r4, #1
 801e634:	f040 80f2 	bne.w	801e81c <dhcp_recv+0x458>
      if (offset + len + 2 > 0xFFFF) {
 801e638:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801e63c:	4299      	cmp	r1, r3
 801e63e:	f43f af15 	beq.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e642:	3603      	adds	r6, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801e644:	46a1      	mov	r9, r4
      offset = (u16_t)(offset + len + 2);
 801e646:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e648:	e7a5      	b.n	801e596 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801e64a:	2c01      	cmp	r4, #1
 801e64c:	f040 80ee 	bne.w	801e82c <dhcp_recv+0x468>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801e650:	9b03      	ldr	r3, [sp, #12]
 801e652:	2bf0      	cmp	r3, #240	; 0xf0
 801e654:	f040 8165 	bne.w	801e922 <dhcp_recv+0x55e>
      if (offset + len + 2 > 0xFFFF) {
 801e658:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801e65c:	4299      	cmp	r1, r3
 801e65e:	f43f af05 	beq.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e662:	3603      	adds	r6, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801e664:	f04f 0900 	mov.w	r9, #0
      offset = (u16_t)(offset + len + 2);
 801e668:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e66a:	e794      	b.n	801e596 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e66c:	2c04      	cmp	r4, #4
 801e66e:	f040 80e5 	bne.w	801e83c <dhcp_recv+0x478>
      if (offset + len + 2 > 0xFFFF) {
 801e672:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801e676:	429e      	cmp	r6, r3
 801e678:	f73f aef8 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e67c:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 801e67e:	f04f 0905 	mov.w	r9, #5
      offset = (u16_t)(offset + len + 2);
 801e682:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e684:	e787      	b.n	801e596 <dhcp_recv+0x1d2>
 801e686:	bf00      	nop
 801e688:	2001f18c 	.word	0x2001f18c
 801e68c:	2002e1dc 	.word	0x2002e1dc
 801e690:	0804152c 	.word	0x0804152c
 801e694:	0804179c 	.word	0x0804179c
 801e698:	08028ef8 	.word	0x08028ef8
 801e69c:	2002e1e8 	.word	0x2002e1e8
 801e6a0:	080417e4 	.word	0x080417e4
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e6a4:	2c04      	cmp	r4, #4
 801e6a6:	f040 80b1 	bne.w	801e80c <dhcp_recv+0x448>
      if (offset + len + 2 > 0xFFFF) {
 801e6aa:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801e6ae:	429e      	cmp	r6, r3
 801e6b0:	f73f aedc 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e6b4:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 801e6b6:	46a1      	mov	r9, r4
      offset = (u16_t)(offset + len + 2);
 801e6b8:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e6ba:	e76c      	b.n	801e596 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e6bc:	2c04      	cmp	r4, #4
 801e6be:	f040 80c5 	bne.w	801e84c <dhcp_recv+0x488>
      if (offset + len + 2 > 0xFFFF) {
 801e6c2:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801e6c6:	429e      	cmp	r6, r3
 801e6c8:	f73f aed0 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e6cc:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801e6ce:	f04f 0903 	mov.w	r9, #3
      offset = (u16_t)(offset + len + 2);
 801e6d2:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e6d4:	e75f      	b.n	801e596 <dhcp_recv+0x1d2>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801e6d6:	2c03      	cmp	r4, #3
 801e6d8:	f240 80c0 	bls.w	801e85c <dhcp_recv+0x498>
      if (offset + len + 2 > 0xFFFF) {
 801e6dc:	4426      	add	r6, r4
 801e6de:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801e6e2:	429e      	cmp	r6, r3
 801e6e4:	f73f aec2 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801e6e8:	193e      	adds	r6, r7, r4
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801e6ea:	f04f 0907 	mov.w	r9, #7
        decode_len = 4; /* only copy the first given router */
 801e6ee:	2404      	movs	r4, #4
      offset = (u16_t)(offset + len + 2);
 801e6f0:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801e6f2:	e750      	b.n	801e596 <dhcp_recv+0x1d2>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801e6f4:	6828      	ldr	r0, [r5, #0]
 801e6f6:	b110      	cbz	r0, 801e6fe <dhcp_recv+0x33a>
 801e6f8:	6840      	ldr	r0, [r0, #4]
 801e6fa:	7804      	ldrb	r4, [r0, #0]
 801e6fc:	e6d5      	b.n	801e4aa <dhcp_recv+0xe6>
    switch (op) {
 801e6fe:	2b3b      	cmp	r3, #59	; 0x3b
 801e700:	f63f af13 	bhi.w	801e52a <dhcp_recv+0x166>
 801e704:	a001      	add	r0, pc, #4	; (adr r0, 801e70c <dhcp_recv+0x348>)
 801e706:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801e70a:	bf00      	nop
 801e70c:	0801e533 	.word	0x0801e533
 801e710:	0801e86d 	.word	0x0801e86d
 801e714:	0801e52b 	.word	0x0801e52b
 801e718:	0801e85d 	.word	0x0801e85d
 801e71c:	0801e52b 	.word	0x0801e52b
 801e720:	0801e52b 	.word	0x0801e52b
 801e724:	0801e52b 	.word	0x0801e52b
 801e728:	0801e52b 	.word	0x0801e52b
 801e72c:	0801e52b 	.word	0x0801e52b
 801e730:	0801e52b 	.word	0x0801e52b
 801e734:	0801e52b 	.word	0x0801e52b
 801e738:	0801e52b 	.word	0x0801e52b
 801e73c:	0801e52b 	.word	0x0801e52b
 801e740:	0801e52b 	.word	0x0801e52b
 801e744:	0801e52b 	.word	0x0801e52b
 801e748:	0801e52b 	.word	0x0801e52b
 801e74c:	0801e52b 	.word	0x0801e52b
 801e750:	0801e52b 	.word	0x0801e52b
 801e754:	0801e52b 	.word	0x0801e52b
 801e758:	0801e52b 	.word	0x0801e52b
 801e75c:	0801e52b 	.word	0x0801e52b
 801e760:	0801e52b 	.word	0x0801e52b
 801e764:	0801e52b 	.word	0x0801e52b
 801e768:	0801e52b 	.word	0x0801e52b
 801e76c:	0801e52b 	.word	0x0801e52b
 801e770:	0801e52b 	.word	0x0801e52b
 801e774:	0801e52b 	.word	0x0801e52b
 801e778:	0801e52b 	.word	0x0801e52b
 801e77c:	0801e52b 	.word	0x0801e52b
 801e780:	0801e52b 	.word	0x0801e52b
 801e784:	0801e52b 	.word	0x0801e52b
 801e788:	0801e52b 	.word	0x0801e52b
 801e78c:	0801e52b 	.word	0x0801e52b
 801e790:	0801e52b 	.word	0x0801e52b
 801e794:	0801e52b 	.word	0x0801e52b
 801e798:	0801e52b 	.word	0x0801e52b
 801e79c:	0801e52b 	.word	0x0801e52b
 801e7a0:	0801e52b 	.word	0x0801e52b
 801e7a4:	0801e52b 	.word	0x0801e52b
 801e7a8:	0801e52b 	.word	0x0801e52b
 801e7ac:	0801e52b 	.word	0x0801e52b
 801e7b0:	0801e52b 	.word	0x0801e52b
 801e7b4:	0801e52b 	.word	0x0801e52b
 801e7b8:	0801e52b 	.word	0x0801e52b
 801e7bc:	0801e52b 	.word	0x0801e52b
 801e7c0:	0801e52b 	.word	0x0801e52b
 801e7c4:	0801e52b 	.word	0x0801e52b
 801e7c8:	0801e52b 	.word	0x0801e52b
 801e7cc:	0801e52b 	.word	0x0801e52b
 801e7d0:	0801e52b 	.word	0x0801e52b
 801e7d4:	0801e52b 	.word	0x0801e52b
 801e7d8:	0801e84d 	.word	0x0801e84d
 801e7dc:	0801e82d 	.word	0x0801e82d
 801e7e0:	0801e81d 	.word	0x0801e81d
 801e7e4:	0801e7fd 	.word	0x0801e7fd
 801e7e8:	0801e52b 	.word	0x0801e52b
 801e7ec:	0801e52b 	.word	0x0801e52b
 801e7f0:	0801e52b 	.word	0x0801e52b
 801e7f4:	0801e80d 	.word	0x0801e80d
 801e7f8:	0801e83d 	.word	0x0801e83d
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e7fc:	4b8f      	ldr	r3, [pc, #572]	; (801ea3c <dhcp_recv+0x678>)
 801e7fe:	f240 6259 	movw	r2, #1625	; 0x659
 801e802:	498f      	ldr	r1, [pc, #572]	; (801ea40 <dhcp_recv+0x67c>)
 801e804:	488f      	ldr	r0, [pc, #572]	; (801ea44 <dhcp_recv+0x680>)
 801e806:	f003 ff15 	bl	8022634 <iprintf>
 801e80a:	e62f      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e80c:	4b8b      	ldr	r3, [pc, #556]	; (801ea3c <dhcp_recv+0x678>)
 801e80e:	f240 625d 	movw	r2, #1629	; 0x65d
 801e812:	498b      	ldr	r1, [pc, #556]	; (801ea40 <dhcp_recv+0x67c>)
 801e814:	488b      	ldr	r0, [pc, #556]	; (801ea44 <dhcp_recv+0x680>)
 801e816:	f003 ff0d 	bl	8022634 <iprintf>
 801e81a:	e627      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801e81c:	4b87      	ldr	r3, [pc, #540]	; (801ea3c <dhcp_recv+0x678>)
 801e81e:	f240 6255 	movw	r2, #1621	; 0x655
 801e822:	4989      	ldr	r1, [pc, #548]	; (801ea48 <dhcp_recv+0x684>)
 801e824:	4887      	ldr	r0, [pc, #540]	; (801ea44 <dhcp_recv+0x680>)
 801e826:	f003 ff05 	bl	8022634 <iprintf>
 801e82a:	e61f      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801e82c:	4b83      	ldr	r3, [pc, #524]	; (801ea3c <dhcp_recv+0x678>)
 801e82e:	f240 624f 	movw	r2, #1615	; 0x64f
 801e832:	4985      	ldr	r1, [pc, #532]	; (801ea48 <dhcp_recv+0x684>)
 801e834:	4883      	ldr	r0, [pc, #524]	; (801ea44 <dhcp_recv+0x680>)
 801e836:	f003 fefd 	bl	8022634 <iprintf>
 801e83a:	e617      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e83c:	4b7f      	ldr	r3, [pc, #508]	; (801ea3c <dhcp_recv+0x678>)
 801e83e:	f240 6261 	movw	r2, #1633	; 0x661
 801e842:	497f      	ldr	r1, [pc, #508]	; (801ea40 <dhcp_recv+0x67c>)
 801e844:	487f      	ldr	r0, [pc, #508]	; (801ea44 <dhcp_recv+0x680>)
 801e846:	f003 fef5 	bl	8022634 <iprintf>
 801e84a:	e60f      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e84c:	4b7b      	ldr	r3, [pc, #492]	; (801ea3c <dhcp_recv+0x678>)
 801e84e:	f240 6241 	movw	r2, #1601	; 0x641
 801e852:	497b      	ldr	r1, [pc, #492]	; (801ea40 <dhcp_recv+0x67c>)
 801e854:	487b      	ldr	r0, [pc, #492]	; (801ea44 <dhcp_recv+0x680>)
 801e856:	f003 feed 	bl	8022634 <iprintf>
 801e85a:	e607      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801e85c:	4b77      	ldr	r3, [pc, #476]	; (801ea3c <dhcp_recv+0x678>)
 801e85e:	f240 6233 	movw	r2, #1587	; 0x633
 801e862:	497a      	ldr	r1, [pc, #488]	; (801ea4c <dhcp_recv+0x688>)
 801e864:	4877      	ldr	r0, [pc, #476]	; (801ea44 <dhcp_recv+0x680>)
 801e866:	f003 fee5 	bl	8022634 <iprintf>
 801e86a:	e5ff      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801e86c:	4b73      	ldr	r3, [pc, #460]	; (801ea3c <dhcp_recv+0x678>)
 801e86e:	f240 622e 	movw	r2, #1582	; 0x62e
 801e872:	4973      	ldr	r1, [pc, #460]	; (801ea40 <dhcp_recv+0x67c>)
 801e874:	4873      	ldr	r0, [pc, #460]	; (801ea44 <dhcp_recv+0x680>)
 801e876:	f003 fedd 	bl	8022634 <iprintf>
 801e87a:	e5f7      	b.n	801e46c <dhcp_recv+0xa8>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801e87c:	9b02      	ldr	r3, [sp, #8]
 801e87e:	429e      	cmp	r6, r3
 801e880:	f4ff ae02 	bcc.w	801e488 <dhcp_recv+0xc4>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801e884:	4b72      	ldr	r3, [pc, #456]	; (801ea50 <dhcp_recv+0x68c>)
 801e886:	781b      	ldrb	r3, [r3, #0]
 801e888:	b153      	cbz	r3, 801e8a0 <dhcp_recv+0x4dc>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801e88a:	4b72      	ldr	r3, [pc, #456]	; (801ea54 <dhcp_recv+0x690>)
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801e88c:	2200      	movs	r2, #0
 801e88e:	4970      	ldr	r1, [pc, #448]	; (801ea50 <dhcp_recv+0x68c>)
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801e890:	681b      	ldr	r3, [r3, #0]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801e892:	700a      	strb	r2, [r1, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801e894:	2b01      	cmp	r3, #1
 801e896:	d033      	beq.n	801e900 <dhcp_recv+0x53c>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801e898:	2b02      	cmp	r3, #2
 801e89a:	d004      	beq.n	801e8a6 <dhcp_recv+0x4e2>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801e89c:	2b03      	cmp	r3, #3
 801e89e:	d02d      	beq.n	801e8fc <dhcp_recv+0x538>
  } else if (parse_sname_as_options) {
 801e8a0:	9b04      	ldr	r3, [sp, #16]
 801e8a2:	2b00      	cmp	r3, #0
 801e8a4:	d045      	beq.n	801e932 <dhcp_recv+0x56e>
    parse_sname_as_options = 0;
 801e8a6:	2300      	movs	r3, #0
    options_idx = DHCP_SNAME_OFS;
 801e8a8:	206c      	movs	r0, #108	; 0x6c
    parse_sname_as_options = 0;
 801e8aa:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 801e8ac:	232c      	movs	r3, #44	; 0x2c
 801e8ae:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801e8b2:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 801e8b6:	e5c8      	b.n	801e44a <dhcp_recv+0x86>
 801e8b8:	9e05      	ldr	r6, [sp, #20]
 801e8ba:	896a      	ldrh	r2, [r5, #10]
 801e8bc:	e63a      	b.n	801e534 <dhcp_recv+0x170>
 801e8be:	9e05      	ldr	r6, [sp, #20]
          } else if (decode_len == 4) {
 801e8c0:	d023      	beq.n	801e90a <dhcp_recv+0x546>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801e8c2:	2c01      	cmp	r4, #1
 801e8c4:	f040 809a 	bne.w	801e9fc <dhcp_recv+0x638>
            value = ((u8_t *)&value)[0];
 801e8c8:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 801e8cc:	4a61      	ldr	r2, [pc, #388]	; (801ea54 <dhcp_recv+0x690>)
          dhcp_got_option(dhcp, decode_idx);
 801e8ce:	2301      	movs	r3, #1
          dhcp_set_option_value(dhcp, decode_idx, value);
 801e8d0:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 801e8d4:	4a5e      	ldr	r2, [pc, #376]	; (801ea50 <dhcp_recv+0x68c>)
 801e8d6:	f802 3009 	strb.w	r3, [r2, r9]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801e8da:	e7ee      	b.n	801e8ba <dhcp_recv+0x4f6>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801e8dc:	4b57      	ldr	r3, [pc, #348]	; (801ea3c <dhcp_recv+0x678>)
 801e8de:	f240 6281 	movw	r2, #1665	; 0x681
 801e8e2:	495d      	ldr	r1, [pc, #372]	; (801ea58 <dhcp_recv+0x694>)
 801e8e4:	4857      	ldr	r0, [pc, #348]	; (801ea44 <dhcp_recv+0x680>)
 801e8e6:	f003 fea5 	bl	8022634 <iprintf>
 801e8ea:	e5bf      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801e8ec:	4b53      	ldr	r3, [pc, #332]	; (801ea3c <dhcp_recv+0x678>)
 801e8ee:	f240 629d 	movw	r2, #1693	; 0x69d
 801e8f2:	495a      	ldr	r1, [pc, #360]	; (801ea5c <dhcp_recv+0x698>)
 801e8f4:	4853      	ldr	r0, [pc, #332]	; (801ea44 <dhcp_recv+0x680>)
 801e8f6:	f003 fe9d 	bl	8022634 <iprintf>
 801e8fa:	e5b7      	b.n	801e46c <dhcp_recv+0xa8>
      parse_sname_as_options = 1;
 801e8fc:	2301      	movs	r3, #1
 801e8fe:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 801e900:	27ec      	movs	r7, #236	; 0xec
 801e902:	236c      	movs	r3, #108	; 0x6c
 801e904:	e9cd 7302 	strd	r7, r3, [sp, #8]
 801e908:	e7d3      	b.n	801e8b2 <dhcp_recv+0x4ee>
            value = lwip_ntohl(value);
 801e90a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e90c:	f7f7 ff2a 	bl	8016764 <lwip_htonl>
 801e910:	e7dc      	b.n	801e8cc <dhcp_recv+0x508>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801e912:	4b4a      	ldr	r3, [pc, #296]	; (801ea3c <dhcp_recv+0x678>)
 801e914:	f240 6239 	movw	r2, #1593	; 0x639
 801e918:	4951      	ldr	r1, [pc, #324]	; (801ea60 <dhcp_recv+0x69c>)
 801e91a:	484a      	ldr	r0, [pc, #296]	; (801ea44 <dhcp_recv+0x680>)
 801e91c:	f003 fe8a 	bl	8022634 <iprintf>
 801e920:	e5a4      	b.n	801e46c <dhcp_recv+0xa8>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801e922:	4b46      	ldr	r3, [pc, #280]	; (801ea3c <dhcp_recv+0x678>)
 801e924:	f240 6251 	movw	r2, #1617	; 0x651
 801e928:	494e      	ldr	r1, [pc, #312]	; (801ea64 <dhcp_recv+0x6a0>)
 801e92a:	4846      	ldr	r0, [pc, #280]	; (801ea44 <dhcp_recv+0x680>)
 801e92c:	f003 fe82 	bl	8022634 <iprintf>
 801e930:	e59c      	b.n	801e46c <dhcp_recv+0xa8>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801e932:	4b47      	ldr	r3, [pc, #284]	; (801ea50 <dhcp_recv+0x68c>)
 801e934:	785b      	ldrb	r3, [r3, #1]
 801e936:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 801e93a:	2b00      	cmp	r3, #0
 801e93c:	f43f ad96 	beq.w	801e46c <dhcp_recv+0xa8>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801e940:	4a44      	ldr	r2, [pc, #272]	; (801ea54 <dhcp_recv+0x690>)
  msg_in = (struct dhcp_msg *)p->payload;
 801e942:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801e946:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 801e948:	2b05      	cmp	r3, #5
 801e94a:	d01d      	beq.n	801e988 <dhcp_recv+0x5c4>
  else if ((msg_type == DHCP_NAK) &&
 801e94c:	2b06      	cmp	r3, #6
 801e94e:	d02c      	beq.n	801e9aa <dhcp_recv+0x5e6>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801e950:	2b02      	cmp	r3, #2
 801e952:	f47f ad8b 	bne.w	801e46c <dhcp_recv+0xa8>
 801e956:	f899 3005 	ldrb.w	r3, [r9, #5]
 801e95a:	2b06      	cmp	r3, #6
 801e95c:	f47f ad86 	bne.w	801e46c <dhcp_recv+0xa8>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801e960:	4b3b      	ldr	r3, [pc, #236]	; (801ea50 <dhcp_recv+0x68c>)
 801e962:	789b      	ldrb	r3, [r3, #2]
 801e964:	2b00      	cmp	r3, #0
 801e966:	f43f ad81 	beq.w	801e46c <dhcp_recv+0xa8>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801e96a:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 801e96e:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801e970:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 801e972:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801e974:	f7f7 fef6 	bl	8016764 <lwip_htonl>
 801e978:	4603      	mov	r3, r0
    dhcp_select(netif);
 801e97a:	4650      	mov	r0, sl
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801e97c:	61ab      	str	r3, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801e97e:	6923      	ldr	r3, [r4, #16]
 801e980:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 801e982:	f7ff fa47 	bl	801de14 <dhcp_select>
 801e986:	e571      	b.n	801e46c <dhcp_recv+0xa8>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801e988:	f899 3005 	ldrb.w	r3, [r9, #5]
 801e98c:	2b01      	cmp	r3, #1
 801e98e:	d028      	beq.n	801e9e2 <dhcp_recv+0x61e>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801e990:	3b03      	subs	r3, #3
 801e992:	2b02      	cmp	r3, #2
 801e994:	f63f ad6a 	bhi.w	801e46c <dhcp_recv+0xa8>
      dhcp_handle_ack(netif, msg_in);
 801e998:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801e99c:	4621      	mov	r1, r4
 801e99e:	f7ff fcb7 	bl	801e310 <dhcp_handle_ack.isra.0>
      dhcp_bind(netif);
 801e9a2:	4650      	mov	r0, sl
 801e9a4:	f7ff fbb2 	bl	801e10c <dhcp_bind>
 801e9a8:	e560      	b.n	801e46c <dhcp_recv+0xa8>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801e9aa:	f899 3005 	ldrb.w	r3, [r9, #5]
 801e9ae:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801e9b0:	2a02      	cmp	r2, #2
 801e9b2:	d902      	bls.n	801e9ba <dhcp_recv+0x5f6>
 801e9b4:	2b01      	cmp	r3, #1
 801e9b6:	f47f ad59 	bne.w	801e46c <dhcp_recv+0xa8>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801e9ba:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 801e9be:	795a      	ldrb	r2, [r3, #5]
 801e9c0:	2a0c      	cmp	r2, #12
 801e9c2:	d004      	beq.n	801e9ce <dhcp_recv+0x60a>
    dhcp->tries = 0;
 801e9c4:	2200      	movs	r2, #0
    dhcp->state = new_state;
 801e9c6:	210c      	movs	r1, #12
    dhcp->tries = 0;
 801e9c8:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 801e9ca:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 801e9cc:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801e9ce:	4b26      	ldr	r3, [pc, #152]	; (801ea68 <dhcp_recv+0x6a4>)
 801e9d0:	4650      	mov	r0, sl
 801e9d2:	461a      	mov	r2, r3
 801e9d4:	4619      	mov	r1, r3
 801e9d6:	f7f9 facb 	bl	8017f70 <netif_set_addr>
  dhcp_discover(netif);
 801e9da:	4650      	mov	r0, sl
 801e9dc:	f7ff faec 	bl	801dfb8 <dhcp_discover>
}
 801e9e0:	e544      	b.n	801e46c <dhcp_recv+0xa8>
      dhcp_handle_ack(netif, msg_in);
 801e9e2:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801e9e6:	4621      	mov	r1, r4
 801e9e8:	f7ff fc92 	bl	801e310 <dhcp_handle_ack.isra.0>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801e9ec:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 801e9f0:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801e9f2:	071a      	lsls	r2, r3, #28
 801e9f4:	d5d6      	bpl.n	801e9a4 <dhcp_recv+0x5e0>
        dhcp_check(netif);
 801e9f6:	f7ff fb71 	bl	801e0dc <dhcp_check>
 801e9fa:	e537      	b.n	801e46c <dhcp_recv+0xa8>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801e9fc:	4b0f      	ldr	r3, [pc, #60]	; (801ea3c <dhcp_recv+0x678>)
 801e9fe:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801ea02:	491a      	ldr	r1, [pc, #104]	; (801ea6c <dhcp_recv+0x6a8>)
 801ea04:	480f      	ldr	r0, [pc, #60]	; (801ea44 <dhcp_recv+0x680>)
 801ea06:	f003 fe15 	bl	8022634 <iprintf>
 801ea0a:	e52f      	b.n	801e46c <dhcp_recv+0xa8>
      if (offset + len + 2 > 0xFFFF) {
 801ea0c:	4426      	add	r6, r4
 801ea0e:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 801ea12:	428e      	cmp	r6, r1
 801ea14:	f73f ad2a 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801ea18:	193e      	adds	r6, r7, r4
 801ea1a:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801ea1c:	2c00      	cmp	r4, #0
 801ea1e:	f43f ad89 	beq.w	801e534 <dhcp_recv+0x170>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801ea22:	461c      	mov	r4, r3
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 801ea24:	f04f 0908 	mov.w	r9, #8
 801ea28:	e5b5      	b.n	801e596 <dhcp_recv+0x1d2>
      if (offset + len + 2 > 0xFFFF) {
 801ea2a:	4426      	add	r6, r4
 801ea2c:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801ea30:	429e      	cmp	r6, r3
 801ea32:	f73f ad1b 	bgt.w	801e46c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801ea36:	443c      	add	r4, r7
 801ea38:	b2a6      	uxth	r6, r4
      if (decode_len > 0) {
 801ea3a:	e57b      	b.n	801e534 <dhcp_recv+0x170>
 801ea3c:	0804152c 	.word	0x0804152c
 801ea40:	08041790 	.word	0x08041790
 801ea44:	08028ef8 	.word	0x08028ef8
 801ea48:	080417c0 	.word	0x080417c0
 801ea4c:	0804179c 	.word	0x0804179c
 801ea50:	2002e1dc 	.word	0x2002e1dc
 801ea54:	2002e1e8 	.word	0x2002e1e8
 801ea58:	080417f8 	.word	0x080417f8
 801ea5c:	08041824 	.word	0x08041824
 801ea60:	080417b0 	.word	0x080417b0
 801ea64:	080417cc 	.word	0x080417cc
 801ea68:	08041be0 	.word	0x08041be0
 801ea6c:	08041810 	.word	0x08041810

0801ea70 <dhcp_network_changed>:
{
 801ea70:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ea72:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (!dhcp) {
 801ea74:	b135      	cbz	r5, 801ea84 <dhcp_network_changed+0x14>
  switch (dhcp->state) {
 801ea76:	796b      	ldrb	r3, [r5, #5]
 801ea78:	4604      	mov	r4, r0
 801ea7a:	2b05      	cmp	r3, #5
 801ea7c:	d803      	bhi.n	801ea86 <dhcp_network_changed+0x16>
 801ea7e:	2b02      	cmp	r3, #2
 801ea80:	d813      	bhi.n	801eaaa <dhcp_network_changed+0x3a>
 801ea82:	b95b      	cbnz	r3, 801ea9c <dhcp_network_changed+0x2c>
}
 801ea84:	bd38      	pop	{r3, r4, r5, pc}
  switch (dhcp->state) {
 801ea86:	2b0a      	cmp	r3, #10
 801ea88:	d00f      	beq.n	801eaaa <dhcp_network_changed+0x3a>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801ea8a:	2b0c      	cmp	r3, #12
 801ea8c:	d906      	bls.n	801ea9c <dhcp_network_changed+0x2c>
 801ea8e:	4b0a      	ldr	r3, [pc, #40]	; (801eab8 <dhcp_network_changed+0x48>)
 801ea90:	f240 326d 	movw	r2, #877	; 0x36d
 801ea94:	4909      	ldr	r1, [pc, #36]	; (801eabc <dhcp_network_changed+0x4c>)
 801ea96:	480a      	ldr	r0, [pc, #40]	; (801eac0 <dhcp_network_changed+0x50>)
 801ea98:	f003 fdcc 	bl	8022634 <iprintf>
      dhcp->tries = 0;
 801ea9c:	2300      	movs	r3, #0
      dhcp_discover(netif);
 801ea9e:	4620      	mov	r0, r4
      dhcp->tries = 0;
 801eaa0:	71ab      	strb	r3, [r5, #6]
}
 801eaa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 801eaa6:	f7ff ba87 	b.w	801dfb8 <dhcp_discover>
      dhcp->tries = 0;
 801eaaa:	2300      	movs	r3, #0
      dhcp_reboot(netif);
 801eaac:	4620      	mov	r0, r4
      dhcp->tries = 0;
 801eaae:	71ab      	strb	r3, [r5, #6]
}
 801eab0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 801eab4:	f7ff b90a 	b.w	801dccc <dhcp_reboot>
 801eab8:	0804152c 	.word	0x0804152c
 801eabc:	0804186c 	.word	0x0804186c
 801eac0:	08028ef8 	.word	0x08028ef8

0801eac4 <dhcp_arp_reply>:
{
 801eac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801eac6:	b087      	sub	sp, #28
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801eac8:	2800      	cmp	r0, #0
 801eaca:	d047      	beq.n	801eb5c <dhcp_arp_reply+0x98>
  dhcp = netif_dhcp_data(netif);
 801eacc:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801eace:	4604      	mov	r4, r0
 801ead0:	b115      	cbz	r5, 801ead8 <dhcp_arp_reply+0x14>
 801ead2:	796b      	ldrb	r3, [r5, #5]
 801ead4:	2b08      	cmp	r3, #8
 801ead6:	d001      	beq.n	801eadc <dhcp_arp_reply+0x18>
}
 801ead8:	b007      	add	sp, #28
 801eada:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801eadc:	680a      	ldr	r2, [r1, #0]
 801eade:	69eb      	ldr	r3, [r5, #28]
 801eae0:	429a      	cmp	r2, r3
 801eae2:	d1f9      	bne.n	801ead8 <dhcp_arp_reply+0x14>
    dhcp->tries = 0;
 801eae4:	2600      	movs	r6, #0
    dhcp->state = new_state;
 801eae6:	210c      	movs	r1, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801eae8:	f10d 0316 	add.w	r3, sp, #22
 801eaec:	2204      	movs	r2, #4
    dhcp->state = new_state;
 801eaee:	7169      	strb	r1, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801eaf0:	4629      	mov	r1, r5
    dhcp->tries = 0;
 801eaf2:	71ae      	strb	r6, [r5, #6]
    dhcp->request_timeout = 0;
 801eaf4:	812e      	strh	r6, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801eaf6:	f7ff f817 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801eafa:	4606      	mov	r6, r0
 801eafc:	b330      	cbz	r0, 801eb4c <dhcp_arp_reply+0x88>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801eafe:	6841      	ldr	r1, [r0, #4]
 801eb00:	2304      	movs	r3, #4
 801eb02:	2232      	movs	r2, #50	; 0x32
 801eb04:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801eb08:	31f0      	adds	r1, #240	; 0xf0
 801eb0a:	9103      	str	r1, [sp, #12]
 801eb0c:	f7fe ffca 	bl	801daa4 <dhcp_option>
 801eb10:	4607      	mov	r7, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb12:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801eb14:	f8ad 7016 	strh.w	r7, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb18:	f7f7 fe24 	bl	8016764 <lwip_htonl>
 801eb1c:	9903      	ldr	r1, [sp, #12]
 801eb1e:	4602      	mov	r2, r0
 801eb20:	4638      	mov	r0, r7
 801eb22:	f7fe ffdd 	bl	801dae0 <dhcp_option_long>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801eb26:	9903      	ldr	r1, [sp, #12]
 801eb28:	4632      	mov	r2, r6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb2a:	f8ad 0016 	strh.w	r0, [sp, #22]
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801eb2e:	f7ff f8b1 	bl	801dc94 <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801eb32:	4a0e      	ldr	r2, [pc, #56]	; (801eb6c <dhcp_arp_reply+0xa8>)
 801eb34:	480e      	ldr	r0, [pc, #56]	; (801eb70 <dhcp_arp_reply+0xac>)
 801eb36:	2343      	movs	r3, #67	; 0x43
 801eb38:	9400      	str	r4, [sp, #0]
 801eb3a:	4631      	mov	r1, r6
 801eb3c:	6800      	ldr	r0, [r0, #0]
 801eb3e:	9201      	str	r2, [sp, #4]
 801eb40:	4a0c      	ldr	r2, [pc, #48]	; (801eb74 <dhcp_arp_reply+0xb0>)
 801eb42:	f7fe fd81 	bl	801d648 <udp_sendto_if_src>
    pbuf_free(p_out);
 801eb46:	4630      	mov	r0, r6
 801eb48:	f7f9 fc5c 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801eb4c:	79ab      	ldrb	r3, [r5, #6]
 801eb4e:	2bff      	cmp	r3, #255	; 0xff
 801eb50:	d001      	beq.n	801eb56 <dhcp_arp_reply+0x92>
    dhcp->tries++;
 801eb52:	3301      	adds	r3, #1
 801eb54:	71ab      	strb	r3, [r5, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801eb56:	2314      	movs	r3, #20
 801eb58:	812b      	strh	r3, [r5, #8]
  return result;
 801eb5a:	e7bd      	b.n	801ead8 <dhcp_arp_reply+0x14>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801eb5c:	4b06      	ldr	r3, [pc, #24]	; (801eb78 <dhcp_arp_reply+0xb4>)
 801eb5e:	f240 328b 	movw	r2, #907	; 0x38b
 801eb62:	4906      	ldr	r1, [pc, #24]	; (801eb7c <dhcp_arp_reply+0xb8>)
 801eb64:	4806      	ldr	r0, [pc, #24]	; (801eb80 <dhcp_arp_reply+0xbc>)
 801eb66:	f003 fd65 	bl	8022634 <iprintf>
 801eb6a:	e7b5      	b.n	801ead8 <dhcp_arp_reply+0x14>
 801eb6c:	08041be0 	.word	0x08041be0
 801eb70:	2001aa58 	.word	0x2001aa58
 801eb74:	08041be4 	.word	0x08041be4
 801eb78:	0804152c 	.word	0x0804152c
 801eb7c:	08028ee8 	.word	0x08028ee8
 801eb80:	08028ef8 	.word	0x08028ef8

0801eb84 <dhcp_renew>:
{
 801eb84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801eb88:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 801eb8a:	b087      	sub	sp, #28
 801eb8c:	4682      	mov	sl, r0
  if (new_state != dhcp->state) {
 801eb8e:	797b      	ldrb	r3, [r7, #5]
 801eb90:	2b05      	cmp	r3, #5
 801eb92:	d004      	beq.n	801eb9e <dhcp_renew+0x1a>
    dhcp->tries = 0;
 801eb94:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801eb96:	2205      	movs	r2, #5
    dhcp->tries = 0;
 801eb98:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 801eb9a:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 801eb9c:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801eb9e:	f10d 0316 	add.w	r3, sp, #22
 801eba2:	2203      	movs	r2, #3
 801eba4:	4639      	mov	r1, r7
 801eba6:	4650      	mov	r0, sl
 801eba8:	f7fe ffbe 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801ebac:	4680      	mov	r8, r0
 801ebae:	2800      	cmp	r0, #0
 801ebb0:	d06a      	beq.n	801ec88 <dhcp_renew+0x104>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ebb2:	6846      	ldr	r6, [r0, #4]
 801ebb4:	2302      	movs	r3, #2
 801ebb6:	2239      	movs	r2, #57	; 0x39
 801ebb8:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801ebbc:	36f0      	adds	r6, #240	; 0xf0
 801ebbe:	4d34      	ldr	r5, [pc, #208]	; (801ec90 <dhcp_renew+0x10c>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ebc0:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ebc4:	4631      	mov	r1, r6
 801ebc6:	f105 0b03 	add.w	fp, r5, #3
 801ebca:	f7fe ff6b 	bl	801daa4 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ebce:	4631      	mov	r1, r6
 801ebd0:	f8ba 202c 	ldrh.w	r2, [sl, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ebd4:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ebd8:	f7fe ff48 	bl	801da6c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ebdc:	4631      	mov	r1, r6
 801ebde:	2304      	movs	r3, #4
 801ebe0:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ebe2:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ebe6:	f7fe ff5d 	bl	801daa4 <dhcp_option>
 801ebea:	4604      	mov	r4, r0
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ebec:	4929      	ldr	r1, [pc, #164]	; (801ec94 <dhcp_renew+0x110>)
 801ebee:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ebf0:	9003      	str	r0, [sp, #12]
 801ebf2:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ebf6:	d80b      	bhi.n	801ec10 <dhcp_renew+0x8c>
  options[options_out_len++] = value;
 801ebf8:	1c63      	adds	r3, r4, #1
 801ebfa:	f806 9004 	strb.w	r9, [r6, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ebfe:	455d      	cmp	r5, fp
  options[options_out_len++] = value;
 801ec00:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801ec02:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ec06:	d00b      	beq.n	801ec20 <dhcp_renew+0x9c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ec08:	2c43      	cmp	r4, #67	; 0x43
 801ec0a:	f815 9b01 	ldrb.w	r9, [r5], #1
 801ec0e:	d9f3      	bls.n	801ebf8 <dhcp_renew+0x74>
 801ec10:	4b21      	ldr	r3, [pc, #132]	; (801ec98 <dhcp_renew+0x114>)
 801ec12:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801ec16:	4821      	ldr	r0, [pc, #132]	; (801ec9c <dhcp_renew+0x118>)
 801ec18:	f003 fd0c 	bl	8022634 <iprintf>
 801ec1c:	491d      	ldr	r1, [pc, #116]	; (801ec94 <dhcp_renew+0x110>)
 801ec1e:	e7eb      	b.n	801ebf8 <dhcp_renew+0x74>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ec20:	9803      	ldr	r0, [sp, #12]
 801ec22:	4631      	mov	r1, r6
 801ec24:	4642      	mov	r2, r8
 801ec26:	3004      	adds	r0, #4
 801ec28:	b280      	uxth	r0, r0
 801ec2a:	f7ff f833 	bl	801dc94 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801ec2e:	4a1c      	ldr	r2, [pc, #112]	; (801eca0 <dhcp_renew+0x11c>)
 801ec30:	f8cd a000 	str.w	sl, [sp]
 801ec34:	2343      	movs	r3, #67	; 0x43
 801ec36:	6810      	ldr	r0, [r2, #0]
 801ec38:	4641      	mov	r1, r8
 801ec3a:	f107 0218 	add.w	r2, r7, #24
 801ec3e:	f7fe fdc5 	bl	801d7cc <udp_sendto_if>
 801ec42:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801ec44:	4640      	mov	r0, r8
 801ec46:	f7f9 fbdd 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801ec4a:	79bb      	ldrb	r3, [r7, #6]
 801ec4c:	2bff      	cmp	r3, #255	; 0xff
 801ec4e:	d015      	beq.n	801ec7c <dhcp_renew+0xf8>
    dhcp->tries++;
 801ec50:	3301      	adds	r3, #1
 801ec52:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801ec54:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801ec56:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801ec58:	d810      	bhi.n	801ec7c <dhcp_renew+0xf8>
 801ec5a:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801ec5e:	4a11      	ldr	r2, [pc, #68]	; (801eca4 <dhcp_renew+0x120>)
}
 801ec60:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801ec62:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801ec66:	011b      	lsls	r3, r3, #4
 801ec68:	b29b      	uxth	r3, r3
 801ec6a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ec6e:	fba2 2303 	umull	r2, r3, r2, r3
 801ec72:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ec74:	813b      	strh	r3, [r7, #8]
}
 801ec76:	b007      	add	sp, #28
 801ec78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ec7c:	2328      	movs	r3, #40	; 0x28
}
 801ec7e:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ec80:	813b      	strh	r3, [r7, #8]
}
 801ec82:	b007      	add	sp, #28
 801ec84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ec88:	f04f 34ff 	mov.w	r4, #4294967295
 801ec8c:	e7dd      	b.n	801ec4a <dhcp_renew+0xc6>
 801ec8e:	bf00      	nop
 801ec90:	080418a5 	.word	0x080418a5
 801ec94:	080416a0 	.word	0x080416a0
 801ec98:	0804152c 	.word	0x0804152c
 801ec9c:	08028ef8 	.word	0x08028ef8
 801eca0:	2001aa58 	.word	0x2001aa58
 801eca4:	10624dd3 	.word	0x10624dd3

0801eca8 <dhcp_release_and_stop>:
{
 801eca8:	b5f0      	push	{r4, r5, r6, r7, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ecaa:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 801ecac:	b087      	sub	sp, #28
  if (dhcp == NULL) {
 801ecae:	2c00      	cmp	r4, #0
 801ecb0:	d051      	beq.n	801ed56 <dhcp_release_and_stop+0xae>
  if (dhcp->state == DHCP_STATE_OFF) {
 801ecb2:	7962      	ldrb	r2, [r4, #5]
 801ecb4:	2a00      	cmp	r2, #0
 801ecb6:	d04e      	beq.n	801ed56 <dhcp_release_and_stop+0xae>
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801ecb8:	1f11      	subs	r1, r2, #4
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801ecba:	2300      	movs	r3, #0
 801ecbc:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801ecbe:	69a0      	ldr	r0, [r4, #24]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801ecc0:	2901      	cmp	r1, #1
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801ecc2:	62a3      	str	r3, [r4, #40]	; 0x28
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801ecc4:	9005      	str	r0, [sp, #20]
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801ecc6:	81e3      	strh	r3, [r4, #14]
 801ecc8:	6123      	str	r3, [r4, #16]
 801ecca:	82a3      	strh	r3, [r4, #20]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801eccc:	e9c4 3306 	strd	r3, r3, [r4, #24]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801ecd0:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801ecd4:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801ecd8:	d901      	bls.n	801ecde <dhcp_release_and_stop+0x36>
 801ecda:	2a0a      	cmp	r2, #10
 801ecdc:	d12d      	bne.n	801ed3a <dhcp_release_and_stop+0x92>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801ecde:	f10d 0312 	add.w	r3, sp, #18
 801ece2:	2207      	movs	r2, #7
 801ece4:	4621      	mov	r1, r4
 801ece6:	4628      	mov	r0, r5
 801ece8:	f7fe ff1e 	bl	801db28 <dhcp_create_msg>
    if (p_out != NULL) {
 801ecec:	4606      	mov	r6, r0
 801ecee:	b320      	cbz	r0, 801ed3a <dhcp_release_and_stop+0x92>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801ecf0:	6871      	ldr	r1, [r6, #4]
 801ecf2:	2304      	movs	r3, #4
 801ecf4:	2236      	movs	r2, #54	; 0x36
 801ecf6:	f8bd 0012 	ldrh.w	r0, [sp, #18]
 801ecfa:	31f0      	adds	r1, #240	; 0xf0
 801ecfc:	9103      	str	r1, [sp, #12]
 801ecfe:	f7fe fed1 	bl	801daa4 <dhcp_option>
 801ed02:	4607      	mov	r7, r0
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801ed04:	9805      	ldr	r0, [sp, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801ed06:	f8ad 7012 	strh.w	r7, [sp, #18]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801ed0a:	f7f7 fd2b 	bl	8016764 <lwip_htonl>
 801ed0e:	9903      	ldr	r1, [sp, #12]
 801ed10:	4602      	mov	r2, r0
 801ed12:	4638      	mov	r0, r7
 801ed14:	f7fe fee4 	bl	801dae0 <dhcp_option_long>
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ed18:	9903      	ldr	r1, [sp, #12]
 801ed1a:	4632      	mov	r2, r6
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801ed1c:	f8ad 0012 	strh.w	r0, [sp, #18]
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ed20:	f7fe ffb8 	bl	801dc94 <dhcp_option_trailer>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801ed24:	4910      	ldr	r1, [pc, #64]	; (801ed68 <dhcp_release_and_stop+0xc0>)
 801ed26:	9500      	str	r5, [sp, #0]
 801ed28:	2343      	movs	r3, #67	; 0x43
 801ed2a:	6808      	ldr	r0, [r1, #0]
 801ed2c:	aa05      	add	r2, sp, #20
 801ed2e:	4631      	mov	r1, r6
 801ed30:	f7fe fd4c 	bl	801d7cc <udp_sendto_if>
      pbuf_free(p_out);
 801ed34:	4630      	mov	r0, r6
 801ed36:	f7f9 fb65 	bl	8018404 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801ed3a:	4b0c      	ldr	r3, [pc, #48]	; (801ed6c <dhcp_release_and_stop+0xc4>)
 801ed3c:	4628      	mov	r0, r5
 801ed3e:	461a      	mov	r2, r3
 801ed40:	4619      	mov	r1, r3
 801ed42:	f7f9 f915 	bl	8017f70 <netif_set_addr>
  if (new_state != dhcp->state) {
 801ed46:	7963      	ldrb	r3, [r4, #5]
 801ed48:	b11b      	cbz	r3, 801ed52 <dhcp_release_and_stop+0xaa>
    dhcp->state = new_state;
 801ed4a:	2300      	movs	r3, #0
 801ed4c:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 801ed4e:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 801ed50:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 801ed52:	7923      	ldrb	r3, [r4, #4]
 801ed54:	b90b      	cbnz	r3, 801ed5a <dhcp_release_and_stop+0xb2>
}
 801ed56:	b007      	add	sp, #28
 801ed58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801ed5a:	f7ff fab7 	bl	801e2cc <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801ed5e:	2300      	movs	r3, #0
 801ed60:	7123      	strb	r3, [r4, #4]
}
 801ed62:	b007      	add	sp, #28
 801ed64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ed66:	bf00      	nop
 801ed68:	2001aa58 	.word	0x2001aa58
 801ed6c:	08041be0 	.word	0x08041be0

0801ed70 <dhcp_start>:
{
 801ed70:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801ed72:	2800      	cmp	r0, #0
 801ed74:	d046      	beq.n	801ee04 <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801ed76:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801ed7a:	4604      	mov	r4, r0
 801ed7c:	07da      	lsls	r2, r3, #31
 801ed7e:	d537      	bpl.n	801edf0 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801ed80:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 801ed82:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801ed84:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801ed88:	d32f      	bcc.n	801edea <dhcp_start+0x7a>
  if (dhcp == NULL) {
 801ed8a:	b33d      	cbz	r5, 801eddc <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 801ed8c:	792b      	ldrb	r3, [r5, #4]
 801ed8e:	bb13      	cbnz	r3, 801edd6 <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 801ed90:	2234      	movs	r2, #52	; 0x34
 801ed92:	2100      	movs	r1, #0
 801ed94:	4628      	mov	r0, r5
 801ed96:	f002 fcdb 	bl	8021750 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801ed9a:	f7ff fa5d 	bl	801e258 <dhcp_inc_pcb_refcount>
 801ed9e:	4606      	mov	r6, r0
 801eda0:	bb18      	cbnz	r0, 801edea <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 801eda2:	2301      	movs	r3, #1
 801eda4:	712b      	strb	r3, [r5, #4]
  if (!netif_is_link_up(netif)) {
 801eda6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 801edaa:	075b      	lsls	r3, r3, #29
 801edac:	d408      	bmi.n	801edc0 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 801edae:	796b      	ldrb	r3, [r5, #5]
 801edb0:	2b02      	cmp	r3, #2
 801edb2:	d003      	beq.n	801edbc <dhcp_start+0x4c>
    dhcp->state = new_state;
 801edb4:	2302      	movs	r3, #2
    dhcp->tries = 0;
 801edb6:	71a8      	strb	r0, [r5, #6]
    dhcp->request_timeout = 0;
 801edb8:	8128      	strh	r0, [r5, #8]
    dhcp->state = new_state;
 801edba:	716b      	strb	r3, [r5, #5]
}
 801edbc:	4630      	mov	r0, r6
 801edbe:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 801edc0:	4620      	mov	r0, r4
 801edc2:	f7ff f8f9 	bl	801dfb8 <dhcp_discover>
  if (result != ERR_OK) {
 801edc6:	2800      	cmp	r0, #0
 801edc8:	d0f8      	beq.n	801edbc <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 801edca:	4620      	mov	r0, r4
    return ERR_MEM;
 801edcc:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 801edd0:	f7ff ff6a 	bl	801eca8 <dhcp_release_and_stop>
    return ERR_MEM;
 801edd4:	e7f2      	b.n	801edbc <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801edd6:	f7ff fa79 	bl	801e2cc <dhcp_dec_pcb_refcount>
 801edda:	e7d9      	b.n	801ed90 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801eddc:	2034      	movs	r0, #52	; 0x34
 801edde:	f7f8 fe2f 	bl	8017a40 <mem_malloc>
    if (dhcp == NULL) {
 801ede2:	4605      	mov	r5, r0
 801ede4:	b108      	cbz	r0, 801edea <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801ede6:	62a0      	str	r0, [r4, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
 801ede8:	e7d2      	b.n	801ed90 <dhcp_start+0x20>
    return ERR_MEM;
 801edea:	f04f 36ff 	mov.w	r6, #4294967295
 801edee:	e7e5      	b.n	801edbc <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801edf0:	4b09      	ldr	r3, [pc, #36]	; (801ee18 <dhcp_start+0xa8>)
 801edf2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801edf6:	4909      	ldr	r1, [pc, #36]	; (801ee1c <dhcp_start+0xac>)
 801edf8:	f06f 060f 	mvn.w	r6, #15
 801edfc:	4808      	ldr	r0, [pc, #32]	; (801ee20 <dhcp_start+0xb0>)
 801edfe:	f003 fc19 	bl	8022634 <iprintf>
 801ee02:	e7db      	b.n	801edbc <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801ee04:	4b04      	ldr	r3, [pc, #16]	; (801ee18 <dhcp_start+0xa8>)
 801ee06:	f240 22e7 	movw	r2, #743	; 0x2e7
 801ee0a:	4906      	ldr	r1, [pc, #24]	; (801ee24 <dhcp_start+0xb4>)
 801ee0c:	f06f 060f 	mvn.w	r6, #15
 801ee10:	4803      	ldr	r0, [pc, #12]	; (801ee20 <dhcp_start+0xb0>)
 801ee12:	f003 fc0f 	bl	8022634 <iprintf>
 801ee16:	e7d1      	b.n	801edbc <dhcp_start+0x4c>
 801ee18:	0804152c 	.word	0x0804152c
 801ee1c:	08041880 	.word	0x08041880
 801ee20:	08028ef8 	.word	0x08028ef8
 801ee24:	08028ee8 	.word	0x08028ee8

0801ee28 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 801ee28:	4b5f      	ldr	r3, [pc, #380]	; (801efa8 <dhcp_coarse_tmr+0x180>)
{
 801ee2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 801ee2e:	681d      	ldr	r5, [r3, #0]
{
 801ee30:	b087      	sub	sp, #28
  NETIF_FOREACH(netif) {
 801ee32:	b1e5      	cbz	r5, 801ee6e <dhcp_coarse_tmr+0x46>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ee34:	f8df b190 	ldr.w	fp, [pc, #400]	; 801efc8 <dhcp_coarse_tmr+0x1a0>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801ee38:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801ee3a:	b1ac      	cbz	r4, 801ee68 <dhcp_coarse_tmr+0x40>
 801ee3c:	7963      	ldrb	r3, [r4, #5]
 801ee3e:	b19b      	cbz	r3, 801ee68 <dhcp_coarse_tmr+0x40>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801ee40:	8aa1      	ldrh	r1, [r4, #20]
 801ee42:	b129      	cbz	r1, 801ee50 <dhcp_coarse_tmr+0x28>
 801ee44:	8a62      	ldrh	r2, [r4, #18]
 801ee46:	3201      	adds	r2, #1
 801ee48:	b292      	uxth	r2, r2
 801ee4a:	4291      	cmp	r1, r2
 801ee4c:	8262      	strh	r2, [r4, #18]
 801ee4e:	d011      	beq.n	801ee74 <dhcp_coarse_tmr+0x4c>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801ee50:	8a22      	ldrh	r2, [r4, #16]
 801ee52:	b11a      	cbz	r2, 801ee5c <dhcp_coarse_tmr+0x34>
 801ee54:	1e51      	subs	r1, r2, #1
 801ee56:	2a01      	cmp	r2, #1
 801ee58:	8221      	strh	r1, [r4, #16]
 801ee5a:	d012      	beq.n	801ee82 <dhcp_coarse_tmr+0x5a>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801ee5c:	89e2      	ldrh	r2, [r4, #14]
 801ee5e:	b11a      	cbz	r2, 801ee68 <dhcp_coarse_tmr+0x40>
 801ee60:	1e51      	subs	r1, r2, #1
 801ee62:	2a01      	cmp	r2, #1
 801ee64:	81e1      	strh	r1, [r4, #14]
 801ee66:	d05c      	beq.n	801ef22 <dhcp_coarse_tmr+0xfa>
  NETIF_FOREACH(netif) {
 801ee68:	682d      	ldr	r5, [r5, #0]
 801ee6a:	2d00      	cmp	r5, #0
 801ee6c:	d1e4      	bne.n	801ee38 <dhcp_coarse_tmr+0x10>
}
 801ee6e:	b007      	add	sp, #28
 801ee70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 801ee74:	4628      	mov	r0, r5
 801ee76:	f7ff ff17 	bl	801eca8 <dhcp_release_and_stop>
        dhcp_start(netif);
 801ee7a:	4628      	mov	r0, r5
 801ee7c:	f7ff ff78 	bl	801ed70 <dhcp_start>
 801ee80:	e7f2      	b.n	801ee68 <dhcp_coarse_tmr+0x40>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801ee82:	1e5a      	subs	r2, r3, #1
 801ee84:	b2d1      	uxtb	r1, r2
 801ee86:	2909      	cmp	r1, #9
 801ee88:	d8ee      	bhi.n	801ee68 <dhcp_coarse_tmr+0x40>
 801ee8a:	f240 2219 	movw	r2, #537	; 0x219
 801ee8e:	40ca      	lsrs	r2, r1
 801ee90:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801ee92:	f012 0201 	ands.w	r2, r2, #1
 801ee96:	d1e7      	bne.n	801ee68 <dhcp_coarse_tmr+0x40>
  if (new_state != dhcp->state) {
 801ee98:	2b04      	cmp	r3, #4
 801ee9a:	d003      	beq.n	801eea4 <dhcp_coarse_tmr+0x7c>
    dhcp->state = new_state;
 801ee9c:	2304      	movs	r3, #4
    dhcp->tries = 0;
 801ee9e:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 801eea0:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 801eea2:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801eea4:	f10d 0316 	add.w	r3, sp, #22
 801eea8:	2203      	movs	r2, #3
 801eeaa:	4621      	mov	r1, r4
 801eeac:	4628      	mov	r0, r5
 801eeae:	f7fe fe3b 	bl	801db28 <dhcp_create_msg>
  if (p_out != NULL) {
 801eeb2:	4681      	mov	r9, r0
 801eeb4:	2800      	cmp	r0, #0
 801eeb6:	d057      	beq.n	801ef68 <dhcp_coarse_tmr+0x140>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eeb8:	6841      	ldr	r1, [r0, #4]
 801eeba:	2302      	movs	r3, #2
 801eebc:	2239      	movs	r2, #57	; 0x39
 801eebe:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801eec2:	f101 08f0 	add.w	r8, r1, #240	; 0xf0
 801eec6:	4f39      	ldr	r7, [pc, #228]	; (801efac <dhcp_coarse_tmr+0x184>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eec8:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eecc:	4641      	mov	r1, r8
 801eece:	f7fe fde9 	bl	801daa4 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801eed2:	4641      	mov	r1, r8
 801eed4:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eed6:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801eeda:	f7fe fdc7 	bl	801da6c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eede:	4641      	mov	r1, r8
 801eee0:	2304      	movs	r3, #4
 801eee2:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801eee4:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eee8:	f7fe fddc 	bl	801daa4 <dhcp_option>
 801eeec:	4606      	mov	r6, r0
 801eeee:	9003      	str	r0, [sp, #12]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801eef0:	2e43      	cmp	r6, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eef2:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801eef6:	d80c      	bhi.n	801ef12 <dhcp_coarse_tmr+0xea>
  options[options_out_len++] = value;
 801eef8:	1c73      	adds	r3, r6, #1
 801eefa:	f808 a006 	strb.w	sl, [r8, r6]
 801eefe:	b29e      	uxth	r6, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ef00:	4b2b      	ldr	r3, [pc, #172]	; (801efb0 <dhcp_coarse_tmr+0x188>)
 801ef02:	429f      	cmp	r7, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801ef04:	f8ad 6016 	strh.w	r6, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ef08:	d01c      	beq.n	801ef44 <dhcp_coarse_tmr+0x11c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ef0a:	2e43      	cmp	r6, #67	; 0x43
 801ef0c:	f817 ab01 	ldrb.w	sl, [r7], #1
 801ef10:	d9f2      	bls.n	801eef8 <dhcp_coarse_tmr+0xd0>
 801ef12:	4b28      	ldr	r3, [pc, #160]	; (801efb4 <dhcp_coarse_tmr+0x18c>)
 801ef14:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801ef18:	4659      	mov	r1, fp
 801ef1a:	4827      	ldr	r0, [pc, #156]	; (801efb8 <dhcp_coarse_tmr+0x190>)
 801ef1c:	f003 fb8a 	bl	8022634 <iprintf>
 801ef20:	e7ea      	b.n	801eef8 <dhcp_coarse_tmr+0xd0>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801ef22:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 801ef26:	2a01      	cmp	r2, #1
 801ef28:	d001      	beq.n	801ef2e <dhcp_coarse_tmr+0x106>
 801ef2a:	2b0a      	cmp	r3, #10
 801ef2c:	d19c      	bne.n	801ee68 <dhcp_coarse_tmr+0x40>
    dhcp_renew(netif);
 801ef2e:	4628      	mov	r0, r5
 801ef30:	f7ff fe28 	bl	801eb84 <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801ef34:	89a3      	ldrh	r3, [r4, #12]
 801ef36:	8a62      	ldrh	r2, [r4, #18]
 801ef38:	1a9b      	subs	r3, r3, r2
 801ef3a:	2b01      	cmp	r3, #1
 801ef3c:	dd94      	ble.n	801ee68 <dhcp_coarse_tmr+0x40>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801ef3e:	105b      	asrs	r3, r3, #1
 801ef40:	81e3      	strh	r3, [r4, #14]
 801ef42:	e791      	b.n	801ee68 <dhcp_coarse_tmr+0x40>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ef44:	9803      	ldr	r0, [sp, #12]
 801ef46:	4641      	mov	r1, r8
 801ef48:	464a      	mov	r2, r9
 801ef4a:	3004      	adds	r0, #4
 801ef4c:	b280      	uxth	r0, r0
 801ef4e:	f7fe fea1 	bl	801dc94 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801ef52:	4a1a      	ldr	r2, [pc, #104]	; (801efbc <dhcp_coarse_tmr+0x194>)
 801ef54:	9500      	str	r5, [sp, #0]
 801ef56:	2343      	movs	r3, #67	; 0x43
 801ef58:	6810      	ldr	r0, [r2, #0]
 801ef5a:	4649      	mov	r1, r9
 801ef5c:	4a18      	ldr	r2, [pc, #96]	; (801efc0 <dhcp_coarse_tmr+0x198>)
 801ef5e:	f7fe fc35 	bl	801d7cc <udp_sendto_if>
    pbuf_free(p_out);
 801ef62:	4648      	mov	r0, r9
 801ef64:	f7f9 fa4e 	bl	8018404 <pbuf_free>
  if (dhcp->tries < 255) {
 801ef68:	79a3      	ldrb	r3, [r4, #6]
 801ef6a:	2bff      	cmp	r3, #255	; 0xff
 801ef6c:	d01a      	beq.n	801efa4 <dhcp_coarse_tmr+0x17c>
    dhcp->tries++;
 801ef6e:	3301      	adds	r3, #1
 801ef70:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ef72:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801ef74:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ef76:	d815      	bhi.n	801efa4 <dhcp_coarse_tmr+0x17c>
 801ef78:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 801ef7c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801ef80:	4a10      	ldr	r2, [pc, #64]	; (801efc4 <dhcp_coarse_tmr+0x19c>)
 801ef82:	00db      	lsls	r3, r3, #3
 801ef84:	b29b      	uxth	r3, r3
 801ef86:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ef8a:	fba2 2303 	umull	r2, r3, r2, r3
 801ef8e:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801ef90:	8aa2      	ldrh	r2, [r4, #20]
 801ef92:	8a61      	ldrh	r1, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ef94:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801ef96:	1a53      	subs	r3, r2, r1
 801ef98:	2b01      	cmp	r3, #1
 801ef9a:	f77f af65 	ble.w	801ee68 <dhcp_coarse_tmr+0x40>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801ef9e:	105b      	asrs	r3, r3, #1
 801efa0:	8223      	strh	r3, [r4, #16]
 801efa2:	e761      	b.n	801ee68 <dhcp_coarse_tmr+0x40>
  options[options_out_len++] = value;
 801efa4:	2314      	movs	r3, #20
 801efa6:	e7f3      	b.n	801ef90 <dhcp_coarse_tmr+0x168>
 801efa8:	2002e0a8 	.word	0x2002e0a8
 801efac:	080418a5 	.word	0x080418a5
 801efb0:	080418a8 	.word	0x080418a8
 801efb4:	0804152c 	.word	0x0804152c
 801efb8:	08028ef8 	.word	0x08028ef8
 801efbc:	2001aa58 	.word	0x2001aa58
 801efc0:	08041be4 	.word	0x08041be4
 801efc4:	10624dd3 	.word	0x10624dd3
 801efc8:	080416a0 	.word	0x080416a0

0801efcc <dhcp_fine_tmr>:
{
 801efcc:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 801efce:	4b21      	ldr	r3, [pc, #132]	; (801f054 <dhcp_fine_tmr+0x88>)
 801efd0:	681c      	ldr	r4, [r3, #0]
 801efd2:	b1fc      	cbz	r4, 801f014 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 801efd4:	2500      	movs	r5, #0
 801efd6:	e003      	b.n	801efe0 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 801efd8:	3a01      	subs	r2, #1
 801efda:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 801efdc:	6824      	ldr	r4, [r4, #0]
 801efde:	b1cc      	cbz	r4, 801f014 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801efe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 801efe2:	2b00      	cmp	r3, #0
 801efe4:	d0fa      	beq.n	801efdc <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 801efe6:	891a      	ldrh	r2, [r3, #8]
 801efe8:	2a01      	cmp	r2, #1
 801efea:	d8f5      	bhi.n	801efd8 <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 801efec:	d1f6      	bne.n	801efdc <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801efee:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 801eff0:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801eff2:	2a0c      	cmp	r2, #12
 801eff4:	d016      	beq.n	801f024 <dhcp_fine_tmr+0x58>
 801eff6:	2a06      	cmp	r2, #6
 801eff8:	d014      	beq.n	801f024 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801effa:	2a01      	cmp	r2, #1
 801effc:	d016      	beq.n	801f02c <dhcp_fine_tmr+0x60>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801effe:	2a08      	cmp	r2, #8
 801f000:	d009      	beq.n	801f016 <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801f002:	2a03      	cmp	r2, #3
 801f004:	d1ea      	bne.n	801efdc <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 801f006:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 801f008:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 801f00a:	2b01      	cmp	r3, #1
 801f00c:	d91e      	bls.n	801f04c <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 801f00e:	f7fe ffd3 	bl	801dfb8 <dhcp_discover>
 801f012:	e7e3      	b.n	801efdc <dhcp_fine_tmr+0x10>
}
 801f014:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 1) {
 801f016:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 801f018:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 801f01a:	2b01      	cmp	r3, #1
 801f01c:	d913      	bls.n	801f046 <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 801f01e:	f7ff f875 	bl	801e10c <dhcp_bind>
 801f022:	e7db      	b.n	801efdc <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 801f024:	4620      	mov	r0, r4
 801f026:	f7fe ffc7 	bl	801dfb8 <dhcp_discover>
 801f02a:	e7d7      	b.n	801efdc <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 5) {
 801f02c:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 801f02e:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 801f030:	2b05      	cmp	r3, #5
 801f032:	d802      	bhi.n	801f03a <dhcp_fine_tmr+0x6e>
      dhcp_select(netif);
 801f034:	f7fe feee 	bl	801de14 <dhcp_select>
 801f038:	e7d0      	b.n	801efdc <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 801f03a:	f7ff fe35 	bl	801eca8 <dhcp_release_and_stop>
      dhcp_start(netif);
 801f03e:	4620      	mov	r0, r4
 801f040:	f7ff fe96 	bl	801ed70 <dhcp_start>
 801f044:	e7ca      	b.n	801efdc <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 801f046:	f7ff f849 	bl	801e0dc <dhcp_check>
 801f04a:	e7c7      	b.n	801efdc <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 801f04c:	f7fe fe3e 	bl	801dccc <dhcp_reboot>
 801f050:	e7c4      	b.n	801efdc <dhcp_fine_tmr+0x10>
 801f052:	bf00      	nop
 801f054:	2002e0a8 	.word	0x2002e0a8

0801f058 <free_etharp_q>:
 */
static void
free_etharp_q(struct etharp_q_entry *q)
{
  struct etharp_q_entry *r;
  LWIP_ASSERT("q != NULL", q != NULL);
 801f058:	b320      	cbz	r0, 801f0a4 <free_etharp_q+0x4c>
{
 801f05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f05e:	4604      	mov	r4, r0
  while (q) {
    r = q;
    q = q->next;
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801f060:	f8df 8054 	ldr.w	r8, [pc, #84]	; 801f0b8 <free_etharp_q+0x60>
 801f064:	4f12      	ldr	r7, [pc, #72]	; (801f0b0 <free_etharp_q+0x58>)
 801f066:	4e13      	ldr	r6, [pc, #76]	; (801f0b4 <free_etharp_q+0x5c>)
 801f068:	e006      	b.n	801f078 <free_etharp_q+0x20>
    pbuf_free(r->p);
 801f06a:	f7f9 f9cb 	bl	8018404 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801f06e:	4629      	mov	r1, r5
 801f070:	200b      	movs	r0, #11
 801f072:	f7f8 fef7 	bl	8017e64 <memp_free>
  while (q) {
 801f076:	b19c      	cbz	r4, 801f0a0 <free_etharp_q+0x48>
    q = q->next;
 801f078:	4625      	mov	r5, r4
 801f07a:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801f07c:	6868      	ldr	r0, [r5, #4]
 801f07e:	2800      	cmp	r0, #0
 801f080:	d1f3      	bne.n	801f06a <free_etharp_q+0x12>
 801f082:	4639      	mov	r1, r7
 801f084:	4643      	mov	r3, r8
 801f086:	229a      	movs	r2, #154	; 0x9a
 801f088:	4630      	mov	r0, r6
 801f08a:	f003 fad3 	bl	8022634 <iprintf>
 801f08e:	6868      	ldr	r0, [r5, #4]
    pbuf_free(r->p);
 801f090:	f7f9 f9b8 	bl	8018404 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801f094:	4629      	mov	r1, r5
 801f096:	200b      	movs	r0, #11
 801f098:	f7f8 fee4 	bl	8017e64 <memp_free>
  while (q) {
 801f09c:	2c00      	cmp	r4, #0
 801f09e:	d1eb      	bne.n	801f078 <free_etharp_q+0x20>
  }
}
 801f0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801f0a4:	4b04      	ldr	r3, [pc, #16]	; (801f0b8 <free_etharp_q+0x60>)
 801f0a6:	2296      	movs	r2, #150	; 0x96
 801f0a8:	4904      	ldr	r1, [pc, #16]	; (801f0bc <free_etharp_q+0x64>)
 801f0aa:	4802      	ldr	r0, [pc, #8]	; (801f0b4 <free_etharp_q+0x5c>)
 801f0ac:	f003 bac2 	b.w	8022634 <iprintf>
 801f0b0:	080418ec 	.word	0x080418ec
 801f0b4:	08028ef8 	.word	0x08028ef8
 801f0b8:	080418a8 	.word	0x080418a8
 801f0bc:	080418e0 	.word	0x080418e0

0801f0c0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801f0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f0c4:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801f0c6:	f04f 0920 	mov.w	r9, #32
{
 801f0ca:	b085      	sub	sp, #20
 801f0cc:	f8df 8158 	ldr.w	r8, [pc, #344]	; 801f228 <etharp_find_entry+0x168>
 801f0d0:	4605      	mov	r5, r0
 801f0d2:	4617      	mov	r7, r2
 801f0d4:	9103      	str	r1, [sp, #12]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801f0d6:	469e      	mov	lr, r3
 801f0d8:	4641      	mov	r1, r8
 801f0da:	469b      	mov	fp, r3
  s16_t empty = ARP_TABLE_SIZE;
 801f0dc:	464c      	mov	r4, r9
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801f0de:	46cc      	mov	ip, r9
 801f0e0:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801f0e4:	e004      	b.n	801f0f0 <etharp_find_entry+0x30>
 801f0e6:	4614      	mov	r4, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f0e8:	3301      	adds	r3, #1
 801f0ea:	3118      	adds	r1, #24
 801f0ec:	2b20      	cmp	r3, #32
 801f0ee:	d016      	beq.n	801f11e <etharp_find_entry+0x5e>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801f0f0:	2c20      	cmp	r4, #32
 801f0f2:	b21a      	sxth	r2, r3
    u8_t state = arp_table[i].state;
 801f0f4:	7d08      	ldrb	r0, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801f0f6:	d13b      	bne.n	801f170 <etharp_find_entry+0xb0>
 801f0f8:	2800      	cmp	r0, #0
 801f0fa:	d0f4      	beq.n	801f0e6 <etharp_find_entry+0x26>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801f0fc:	b125      	cbz	r5, 801f108 <etharp_find_entry+0x48>
 801f0fe:	682e      	ldr	r6, [r5, #0]
 801f100:	46b2      	mov	sl, r6
 801f102:	684e      	ldr	r6, [r1, #4]
 801f104:	45b2      	cmp	sl, r6
 801f106:	d03e      	beq.n	801f186 <etharp_find_entry+0xc6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801f108:	2801      	cmp	r0, #1
 801f10a:	d034      	beq.n	801f176 <etharp_find_entry+0xb6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801f10c:	8a48      	ldrh	r0, [r1, #18]
 801f10e:	4570      	cmp	r0, lr
 801f110:	d3ea      	bcc.n	801f0e8 <etharp_find_entry+0x28>
 801f112:	3301      	adds	r3, #1
 801f114:	4686      	mov	lr, r0
 801f116:	4694      	mov	ip, r2
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f118:	3118      	adds	r1, #24
 801f11a:	2b20      	cmp	r3, #32
 801f11c:	d1e8      	bne.n	801f0f0 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801f11e:	9b03      	ldr	r3, [sp, #12]
 801f120:	f8dd a004 	ldr.w	sl, [sp, #4]
 801f124:	2b01      	cmp	r3, #1
 801f126:	d173      	bne.n	801f210 <etharp_find_entry+0x150>
 801f128:	2c20      	cmp	r4, #32
 801f12a:	d03c      	beq.n	801f1a6 <etharp_find_entry+0xe6>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801f12c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 801f130:	46a1      	mov	r9, r4
 801f132:	0066      	lsls	r6, r4, #1
 801f134:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801f138:	7d1b      	ldrb	r3, [r3, #20]
 801f13a:	b133      	cbz	r3, 801f14a <etharp_find_entry+0x8a>
 801f13c:	4b36      	ldr	r3, [pc, #216]	; (801f218 <etharp_find_entry+0x158>)
 801f13e:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801f142:	4936      	ldr	r1, [pc, #216]	; (801f21c <etharp_find_entry+0x15c>)
 801f144:	4836      	ldr	r0, [pc, #216]	; (801f220 <etharp_find_entry+0x160>)
 801f146:	f003 fa75 	bl	8022634 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801f14a:	b12d      	cbz	r5, 801f158 <etharp_find_entry+0x98>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801f14c:	eb06 0309 	add.w	r3, r6, r9
 801f150:	682a      	ldr	r2, [r5, #0]
 801f152:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801f156:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 801f158:	444e      	add	r6, r9
 801f15a:	2300      	movs	r3, #0
 801f15c:	eb08 08c6 	add.w	r8, r8, r6, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801f160:	f8c8 7008 	str.w	r7, [r8, #8]
  arp_table[i].ctime = 0;
 801f164:	f8a8 3012 	strh.w	r3, [r8, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 801f168:	4620      	mov	r0, r4
 801f16a:	b005      	add	sp, #20
 801f16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 801f170:	2800      	cmp	r0, #0
 801f172:	d0b9      	beq.n	801f0e8 <etharp_find_entry+0x28>
 801f174:	e7c2      	b.n	801f0fc <etharp_find_entry+0x3c>
        if (arp_table[i].q != NULL) {
 801f176:	6808      	ldr	r0, [r1, #0]
 801f178:	b170      	cbz	r0, 801f198 <etharp_find_entry+0xd8>
          if (arp_table[i].ctime >= age_queue) {
 801f17a:	8a48      	ldrh	r0, [r1, #18]
 801f17c:	4558      	cmp	r0, fp
 801f17e:	d3b3      	bcc.n	801f0e8 <etharp_find_entry+0x28>
 801f180:	4683      	mov	fp, r0
 801f182:	4691      	mov	r9, r2
 801f184:	e7b0      	b.n	801f0e8 <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801f186:	b117      	cbz	r7, 801f18e <etharp_find_entry+0xce>
 801f188:	688e      	ldr	r6, [r1, #8]
 801f18a:	42be      	cmp	r6, r7
 801f18c:	d1bc      	bne.n	801f108 <etharp_find_entry+0x48>
 801f18e:	4614      	mov	r4, r2
}
 801f190:	4620      	mov	r0, r4
 801f192:	b005      	add	sp, #20
 801f194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 801f198:	8a48      	ldrh	r0, [r1, #18]
 801f19a:	9e02      	ldr	r6, [sp, #8]
 801f19c:	42b0      	cmp	r0, r6
 801f19e:	d3a3      	bcc.n	801f0e8 <etharp_find_entry+0x28>
 801f1a0:	e9cd 2001 	strd	r2, r0, [sp, #4]
 801f1a4:	e7a0      	b.n	801f0e8 <etharp_find_entry+0x28>
    if (old_stable < ARP_TABLE_SIZE) {
 801f1a6:	f1bc 0f20 	cmp.w	ip, #32
 801f1aa:	d024      	beq.n	801f1f6 <etharp_find_entry+0x136>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801f1ac:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 801f1b0:	46e1      	mov	r9, ip
 801f1b2:	ea4f 064c 	mov.w	r6, ip, lsl #1
 801f1b6:	f858 3033 	ldr.w	r3, [r8, r3, lsl #3]
 801f1ba:	b33b      	cbz	r3, 801f20c <etharp_find_entry+0x14c>
 801f1bc:	4b16      	ldr	r3, [pc, #88]	; (801f218 <etharp_find_entry+0x158>)
 801f1be:	f240 126d 	movw	r2, #365	; 0x16d
 801f1c2:	4918      	ldr	r1, [pc, #96]	; (801f224 <etharp_find_entry+0x164>)
 801f1c4:	4664      	mov	r4, ip
 801f1c6:	4816      	ldr	r0, [pc, #88]	; (801f220 <etharp_find_entry+0x160>)
 801f1c8:	f003 fa34 	bl	8022634 <iprintf>
  if (arp_table[i].q != NULL) {
 801f1cc:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
 801f1d0:	ea4f 0649 	mov.w	r6, r9, lsl #1
 801f1d4:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801f1d8:	f858 000a 	ldr.w	r0, [r8, sl]
 801f1dc:	b120      	cbz	r0, 801f1e8 <etharp_find_entry+0x128>
    free_etharp_q(arp_table[i].q);
 801f1de:	f7ff ff3b 	bl	801f058 <free_etharp_q>
    arp_table[i].q = NULL;
 801f1e2:	2300      	movs	r3, #0
 801f1e4:	f848 300a 	str.w	r3, [r8, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801f1e8:	eb06 0309 	add.w	r3, r6, r9
 801f1ec:	2200      	movs	r2, #0
 801f1ee:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801f1f2:	751a      	strb	r2, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801f1f4:	e7a9      	b.n	801f14a <etharp_find_entry+0x8a>
    } else if (old_pending < ARP_TABLE_SIZE) {
 801f1f6:	f1ba 0f20 	cmp.w	sl, #32
 801f1fa:	d104      	bne.n	801f206 <etharp_find_entry+0x146>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801f1fc:	f1b9 0f20 	cmp.w	r9, #32
 801f200:	d006      	beq.n	801f210 <etharp_find_entry+0x150>
 801f202:	464c      	mov	r4, r9
 801f204:	e7e2      	b.n	801f1cc <etharp_find_entry+0x10c>
 801f206:	4654      	mov	r4, sl
    } else if (old_pending < ARP_TABLE_SIZE) {
 801f208:	46d1      	mov	r9, sl
 801f20a:	e7df      	b.n	801f1cc <etharp_find_entry+0x10c>
 801f20c:	4664      	mov	r4, ip
 801f20e:	e7eb      	b.n	801f1e8 <etharp_find_entry+0x128>
    return (s16_t)ERR_MEM;
 801f210:	f04f 34ff 	mov.w	r4, #4294967295
 801f214:	e7a8      	b.n	801f168 <etharp_find_entry+0xa8>
 801f216:	bf00      	nop
 801f218:	080418a8 	.word	0x080418a8
 801f21c:	08041914 	.word	0x08041914
 801f220:	08028ef8 	.word	0x08028ef8
 801f224:	080418fc 	.word	0x080418fc
 801f228:	2001aa64 	.word	0x2001aa64

0801f22c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801f22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f230:	b082      	sub	sp, #8
 801f232:	4688      	mov	r8, r1
 801f234:	4691      	mov	r9, r2
 801f236:	461f      	mov	r7, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f238:	4606      	mov	r6, r0
{
 801f23a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 801f23e:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f242:	2800      	cmp	r0, #0
 801f244:	d05a      	beq.n	801f2fc <etharp_raw+0xd0>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801f246:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f24a:	211c      	movs	r1, #28
 801f24c:	200e      	movs	r0, #14
 801f24e:	f7f9 f947 	bl	80184e0 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801f252:	4605      	mov	r5, r0
 801f254:	2800      	cmp	r0, #0
 801f256:	d059      	beq.n	801f30c <etharp_raw+0xe0>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801f258:	8943      	ldrh	r3, [r0, #10]
 801f25a:	2b1b      	cmp	r3, #27
 801f25c:	d946      	bls.n	801f2ec <etharp_raw+0xc0>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801f25e:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 801f260:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 801f262:	f7f7 fa7b 	bl	801675c <lwip_htons>
 801f266:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801f268:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801f26c:	2b06      	cmp	r3, #6
 801f26e:	d006      	beq.n	801f27e <etharp_raw+0x52>
 801f270:	4b2a      	ldr	r3, [pc, #168]	; (801f31c <etharp_raw+0xf0>)
 801f272:	f240 4269 	movw	r2, #1129	; 0x469
 801f276:	492a      	ldr	r1, [pc, #168]	; (801f320 <etharp_raw+0xf4>)
 801f278:	482a      	ldr	r0, [pc, #168]	; (801f324 <etharp_raw+0xf8>)
 801f27a:	f003 f9db 	bl	8022634 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801f27e:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f280:	4642      	mov	r2, r8
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801f282:	f04f 0e08 	mov.w	lr, #8
  hdr->protolen = sizeof(ip4_addr_t);
 801f286:	f04f 0c04 	mov.w	ip, #4
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801f28a:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f28c:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801f28e:	88b9      	ldrh	r1, [r7, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801f290:	2600      	movs	r6, #0
 801f292:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f296:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801f298:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801f29a:	f8da 1000 	ldr.w	r1, [sl]
 801f29e:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 801f2a2:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801f2a4:	f8ba 7004 	ldrh.w	r7, [sl, #4]
 801f2a8:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801f2aa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801f2ac:	683f      	ldr	r7, [r7, #0]
 801f2ae:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801f2b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801f2b4:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801f2b6:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801f2ba:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f2bc:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 801f2c0:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f2c2:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 801f2c4:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801f2c8:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801f2ca:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801f2cc:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f2d0:	9700      	str	r7, [sp, #0]
 801f2d2:	f001 fd3d 	bl	8020d50 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 801f2d6:	4a14      	ldr	r2, [pc, #80]	; (801f328 <etharp_raw+0xfc>)
  /* free ARP query packet */
  pbuf_free(p);
 801f2d8:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 801f2da:	8b13      	ldrh	r3, [r2, #24]
 801f2dc:	4443      	add	r3, r8
 801f2de:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 801f2e0:	f7f9 f890 	bl	8018404 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 801f2e4:	4630      	mov	r0, r6
}
 801f2e6:	b002      	add	sp, #8
 801f2e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801f2ec:	4b0b      	ldr	r3, [pc, #44]	; (801f31c <etharp_raw+0xf0>)
 801f2ee:	f240 4262 	movw	r2, #1122	; 0x462
 801f2f2:	490e      	ldr	r1, [pc, #56]	; (801f32c <etharp_raw+0x100>)
 801f2f4:	480b      	ldr	r0, [pc, #44]	; (801f324 <etharp_raw+0xf8>)
 801f2f6:	f003 f99d 	bl	8022634 <iprintf>
 801f2fa:	e7b0      	b.n	801f25e <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f2fc:	4b07      	ldr	r3, [pc, #28]	; (801f31c <etharp_raw+0xf0>)
 801f2fe:	f240 4257 	movw	r2, #1111	; 0x457
 801f302:	490b      	ldr	r1, [pc, #44]	; (801f330 <etharp_raw+0x104>)
 801f304:	4807      	ldr	r0, [pc, #28]	; (801f324 <etharp_raw+0xf8>)
 801f306:	f003 f995 	bl	8022634 <iprintf>
 801f30a:	e79c      	b.n	801f246 <etharp_raw+0x1a>
    ETHARP_STATS_INC(etharp.memerr);
 801f30c:	4a06      	ldr	r2, [pc, #24]	; (801f328 <etharp_raw+0xfc>)
    return ERR_MEM;
 801f30e:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 801f312:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801f314:	3301      	adds	r3, #1
 801f316:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 801f318:	e7e5      	b.n	801f2e6 <etharp_raw+0xba>
 801f31a:	bf00      	nop
 801f31c:	080418a8 	.word	0x080418a8
 801f320:	08041974 	.word	0x08041974
 801f324:	08028ef8 	.word	0x08028ef8
 801f328:	2002e0b4 	.word	0x2002e0b4
 801f32c:	08041940 	.word	0x08041940
 801f330:	08028ee8 	.word	0x08028ee8

0801f334 <etharp_output_to_arp_index>:
{
 801f334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801f338:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 801f430 <etharp_output_to_arp_index+0xfc>
 801f33c:	eb02 0542 	add.w	r5, r2, r2, lsl #1
{
 801f340:	b084      	sub	sp, #16
 801f342:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801f344:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
{
 801f348:	4606      	mov	r6, r0
 801f34a:	460f      	mov	r7, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801f34c:	ea4f 0942 	mov.w	r9, r2, lsl #1
 801f350:	7d2b      	ldrb	r3, [r5, #20]
 801f352:	2b01      	cmp	r3, #1
 801f354:	d93b      	bls.n	801f3ce <etharp_output_to_arp_index+0x9a>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801f356:	2b02      	cmp	r3, #2
 801f358:	d011      	beq.n	801f37e <etharp_output_to_arp_index+0x4a>
 801f35a:	2218      	movs	r2, #24
 801f35c:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 801f360:	fb02 8404 	mla	r4, r2, r4, r8
 801f364:	340c      	adds	r4, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801f366:	f44f 6500 	mov.w	r5, #2048	; 0x800
 801f36a:	4623      	mov	r3, r4
 801f36c:	4652      	mov	r2, sl
 801f36e:	4639      	mov	r1, r7
 801f370:	4630      	mov	r0, r6
 801f372:	9500      	str	r5, [sp, #0]
 801f374:	f001 fcec 	bl	8020d50 <ethernet_output>
}
 801f378:	b004      	add	sp, #16
 801f37a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801f37e:	44a1      	add	r9, r4
 801f380:	eb08 09c9 	add.w	r9, r8, r9, lsl #3
 801f384:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 801f388:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801f38c:	d828      	bhi.n	801f3e0 <etharp_output_to_arp_index+0xac>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801f38e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801f392:	d3e2      	bcc.n	801f35a <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801f394:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f398:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 801f39c:	2101      	movs	r1, #1
 801f39e:	4a1f      	ldr	r2, [pc, #124]	; (801f41c <etharp_output_to_arp_index+0xe8>)
 801f3a0:	00e5      	lsls	r5, r4, #3
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f3a2:	1d30      	adds	r0, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3a4:	9103      	str	r1, [sp, #12]
 801f3a6:	4653      	mov	r3, sl
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801f3a8:	f105 040c 	add.w	r4, r5, #12
 801f3ac:	3504      	adds	r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3ae:	9201      	str	r2, [sp, #4]
 801f3b0:	4651      	mov	r1, sl
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801f3b2:	4444      	add	r4, r8
 801f3b4:	4445      	add	r5, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3b6:	9000      	str	r0, [sp, #0]
 801f3b8:	4630      	mov	r0, r6
 801f3ba:	4622      	mov	r2, r4
 801f3bc:	9502      	str	r5, [sp, #8]
 801f3be:	f7ff ff35 	bl	801f22c <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801f3c2:	2800      	cmp	r0, #0
 801f3c4:	d1cf      	bne.n	801f366 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801f3c6:	2303      	movs	r3, #3
 801f3c8:	f889 3014 	strb.w	r3, [r9, #20]
 801f3cc:	e7cb      	b.n	801f366 <etharp_output_to_arp_index+0x32>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801f3ce:	4b14      	ldr	r3, [pc, #80]	; (801f420 <etharp_output_to_arp_index+0xec>)
 801f3d0:	f240 22ee 	movw	r2, #750	; 0x2ee
 801f3d4:	4913      	ldr	r1, [pc, #76]	; (801f424 <etharp_output_to_arp_index+0xf0>)
 801f3d6:	4814      	ldr	r0, [pc, #80]	; (801f428 <etharp_output_to_arp_index+0xf4>)
 801f3d8:	f003 f92c 	bl	8022634 <iprintf>
 801f3dc:	7d2b      	ldrb	r3, [r5, #20]
 801f3de:	e7ba      	b.n	801f356 <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801f3e0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3e4:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 801f3e8:	2001      	movs	r0, #1
 801f3ea:	490c      	ldr	r1, [pc, #48]	; (801f41c <etharp_output_to_arp_index+0xe8>)
 801f3ec:	00e4      	lsls	r4, r4, #3
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f3ee:	1d32      	adds	r2, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3f0:	9003      	str	r0, [sp, #12]
 801f3f2:	4653      	mov	r3, sl
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801f3f4:	1d25      	adds	r5, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3f6:	9101      	str	r1, [sp, #4]
 801f3f8:	9200      	str	r2, [sp, #0]
 801f3fa:	4651      	mov	r1, sl
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801f3fc:	4445      	add	r5, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f3fe:	4a0b      	ldr	r2, [pc, #44]	; (801f42c <etharp_output_to_arp_index+0xf8>)
 801f400:	4630      	mov	r0, r6
 801f402:	340c      	adds	r4, #12
 801f404:	9502      	str	r5, [sp, #8]
 801f406:	f7ff ff11 	bl	801f22c <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801f40a:	b108      	cbz	r0, 801f410 <etharp_output_to_arp_index+0xdc>
 801f40c:	4444      	add	r4, r8
 801f40e:	e7aa      	b.n	801f366 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801f410:	2303      	movs	r3, #3
 801f412:	4444      	add	r4, r8
 801f414:	f889 3014 	strb.w	r3, [r9, #20]
 801f418:	e7a5      	b.n	801f366 <etharp_output_to_arp_index+0x32>
 801f41a:	bf00      	nop
 801f41c:	08041de0 	.word	0x08041de0
 801f420:	080418a8 	.word	0x080418a8
 801f424:	080419b8 	.word	0x080419b8
 801f428:	08028ef8 	.word	0x08028ef8
 801f42c:	08041dd8 	.word	0x08041dd8
 801f430:	2001aa64 	.word	0x2001aa64

0801f434 <etharp_tmr>:
{
 801f434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f438:	4c21      	ldr	r4, [pc, #132]	; (801f4c0 <etharp_tmr+0x8c>)
 801f43a:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801f43c:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f43e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 801f4c8 <etharp_tmr+0x94>
 801f442:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801f446:	4f1f      	ldr	r7, [pc, #124]	; (801f4c4 <etharp_tmr+0x90>)
 801f448:	e00c      	b.n	801f464 <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801f44a:	2901      	cmp	r1, #1
 801f44c:	d101      	bne.n	801f452 <etharp_tmr+0x1e>
 801f44e:	2b04      	cmp	r3, #4
 801f450:	d812      	bhi.n	801f478 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801f452:	2903      	cmp	r1, #3
 801f454:	d01e      	beq.n	801f494 <etharp_tmr+0x60>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801f456:	2904      	cmp	r1, #4
 801f458:	d01f      	beq.n	801f49a <etharp_tmr+0x66>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801f45a:	2901      	cmp	r1, #1
 801f45c:	d020      	beq.n	801f4a0 <etharp_tmr+0x6c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f45e:	3418      	adds	r4, #24
 801f460:	42ac      	cmp	r4, r5
 801f462:	d014      	beq.n	801f48e <etharp_tmr+0x5a>
    u8_t state = arp_table[i].state;
 801f464:	7c21      	ldrb	r1, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801f466:	2900      	cmp	r1, #0
 801f468:	d0f9      	beq.n	801f45e <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 801f46a:	89e3      	ldrh	r3, [r4, #14]
 801f46c:	3301      	adds	r3, #1
 801f46e:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801f470:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 801f474:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801f476:	d3e8      	bcc.n	801f44a <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 801f478:	f854 0c04 	ldr.w	r0, [r4, #-4]
 801f47c:	b118      	cbz	r0, 801f486 <etharp_tmr+0x52>
    free_etharp_q(arp_table[i].q);
 801f47e:	f7ff fdeb 	bl	801f058 <free_etharp_q>
    arp_table[i].q = NULL;
 801f482:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801f486:	7426      	strb	r6, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f488:	3418      	adds	r4, #24
 801f48a:	42ac      	cmp	r4, r5
 801f48c:	d1ea      	bne.n	801f464 <etharp_tmr+0x30>
}
 801f48e:	b004      	add	sp, #16
 801f490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801f494:	2304      	movs	r3, #4
 801f496:	7423      	strb	r3, [r4, #16]
 801f498:	e7e1      	b.n	801f45e <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 801f49a:	2302      	movs	r3, #2
 801f49c:	7423      	strb	r3, [r4, #16]
 801f49e:	e7de      	b.n	801f45e <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801f4a0:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f4a2:	463a      	mov	r2, r7
 801f4a4:	9103      	str	r1, [sp, #12]
 801f4a6:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f4aa:	f100 0c04 	add.w	ip, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f4ae:	4619      	mov	r1, r3
 801f4b0:	f8cd c000 	str.w	ip, [sp]
 801f4b4:	e9cd 8401 	strd	r8, r4, [sp, #4]
 801f4b8:	f7ff feb8 	bl	801f22c <etharp_raw>
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801f4bc:	e7cf      	b.n	801f45e <etharp_tmr+0x2a>
 801f4be:	bf00      	nop
 801f4c0:	2001aa68 	.word	0x2001aa68
 801f4c4:	08041dd8 	.word	0x08041dd8
 801f4c8:	08041de0 	.word	0x08041de0

0801f4cc <etharp_cleanup_netif>:
{
 801f4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f4ce:	4c0c      	ldr	r4, [pc, #48]	; (801f500 <etharp_cleanup_netif+0x34>)
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801f4d0:	2700      	movs	r7, #0
{
 801f4d2:	4606      	mov	r6, r0
 801f4d4:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801f4d8:	e002      	b.n	801f4e0 <etharp_cleanup_netif+0x14>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f4da:	3418      	adds	r4, #24
 801f4dc:	42ac      	cmp	r4, r5
 801f4de:	d00e      	beq.n	801f4fe <etharp_cleanup_netif+0x32>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801f4e0:	7d23      	ldrb	r3, [r4, #20]
 801f4e2:	2b00      	cmp	r3, #0
 801f4e4:	d0f9      	beq.n	801f4da <etharp_cleanup_netif+0xe>
 801f4e6:	68a3      	ldr	r3, [r4, #8]
 801f4e8:	42b3      	cmp	r3, r6
 801f4ea:	d1f6      	bne.n	801f4da <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 801f4ec:	6820      	ldr	r0, [r4, #0]
 801f4ee:	b110      	cbz	r0, 801f4f6 <etharp_cleanup_netif+0x2a>
    free_etharp_q(arp_table[i].q);
 801f4f0:	f7ff fdb2 	bl	801f058 <free_etharp_q>
    arp_table[i].q = NULL;
 801f4f4:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801f4f6:	7527      	strb	r7, [r4, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f4f8:	3418      	adds	r4, #24
 801f4fa:	42ac      	cmp	r4, r5
 801f4fc:	d1f0      	bne.n	801f4e0 <etharp_cleanup_netif+0x14>
}
 801f4fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f500:	2001aa64 	.word	0x2001aa64

0801f504 <etharp_input>:
{
 801f504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f508:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801f50a:	2900      	cmp	r1, #0
 801f50c:	f000 809d 	beq.w	801f64a <etharp_input+0x146>
  hdr = (struct etharp_hdr *)p->payload;
 801f510:	6846      	ldr	r6, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801f512:	4604      	mov	r4, r0
 801f514:	8833      	ldrh	r3, [r6, #0]
 801f516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f51a:	d102      	bne.n	801f522 <etharp_input+0x1e>
 801f51c:	7933      	ldrb	r3, [r6, #4]
 801f51e:	2b06      	cmp	r3, #6
 801f520:	d00c      	beq.n	801f53c <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 801f522:	4b5d      	ldr	r3, [pc, #372]	; (801f698 <etharp_input+0x194>)
    pbuf_free(p);
 801f524:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 801f526:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801f528:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 801f52a:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 801f52c:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 801f52e:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801f530:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 801f532:	f7f8 ff67 	bl	8018404 <pbuf_free>
}
 801f536:	b009      	add	sp, #36	; 0x24
 801f538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801f53c:	7973      	ldrb	r3, [r6, #5]
 801f53e:	2b04      	cmp	r3, #4
 801f540:	d1ef      	bne.n	801f522 <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801f542:	8873      	ldrh	r3, [r6, #2]
 801f544:	2b08      	cmp	r3, #8
 801f546:	d1ec      	bne.n	801f522 <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 801f548:	f8df b14c 	ldr.w	fp, [pc, #332]	; 801f698 <etharp_input+0x194>
 801f54c:	460d      	mov	r5, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801f54e:	684a      	ldr	r2, [r1, #4]
  ETHARP_STATS_INC(etharp.recv);
 801f550:	f8bb 301a 	ldrh.w	r3, [fp, #26]
 801f554:	3301      	adds	r3, #1
 801f556:	f8ab 301a 	strh.w	r3, [fp, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801f55a:	f8d6 000e 	ldr.w	r0, [r6, #14]
 801f55e:	69b3      	ldr	r3, [r6, #24]
 801f560:	9007      	str	r0, [sp, #28]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801f562:	2a00      	cmp	r2, #0
 801f564:	d079      	beq.n	801f65a <etharp_input+0x156>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801f566:	1ad3      	subs	r3, r2, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801f568:	f106 0908 	add.w	r9, r6, #8
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801f56c:	fab3 f383 	clz	r3, r3
 801f570:	095b      	lsrs	r3, r3, #5
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801f572:	f1c3 0802 	rsb	r8, r3, #2
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801f576:	9305      	str	r3, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801f578:	fa5f f888 	uxtb.w	r8, r8
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801f57c:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 801f580:	2b06      	cmp	r3, #6
 801f582:	d007      	beq.n	801f594 <etharp_input+0x90>
 801f584:	4b45      	ldr	r3, [pc, #276]	; (801f69c <etharp_input+0x198>)
 801f586:	f240 12a9 	movw	r2, #425	; 0x1a9
 801f58a:	4945      	ldr	r1, [pc, #276]	; (801f6a0 <etharp_input+0x19c>)
 801f58c:	4845      	ldr	r0, [pc, #276]	; (801f6a4 <etharp_input+0x1a0>)
 801f58e:	f003 f851 	bl	8022634 <iprintf>
 801f592:	9807      	ldr	r0, [sp, #28]
  if (ip4_addr_isany(ipaddr) ||
 801f594:	2800      	cmp	r0, #0
 801f596:	d048      	beq.n	801f62a <etharp_input+0x126>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801f598:	4629      	mov	r1, r5
 801f59a:	f000 fe25 	bl	80201e8 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 801f59e:	4607      	mov	r7, r0
 801f5a0:	2800      	cmp	r0, #0
 801f5a2:	d142      	bne.n	801f62a <etharp_input+0x126>
      ip4_addr_ismulticast(ipaddr)) {
 801f5a4:	9b07      	ldr	r3, [sp, #28]
 801f5a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801f5aa:	2be0      	cmp	r3, #224	; 0xe0
 801f5ac:	d03d      	beq.n	801f62a <etharp_input+0x126>
  i = etharp_find_entry(ipaddr, flags, netif);
 801f5ae:	4641      	mov	r1, r8
 801f5b0:	462a      	mov	r2, r5
 801f5b2:	a807      	add	r0, sp, #28
 801f5b4:	f7ff fd84 	bl	801f0c0 <etharp_find_entry>
  if (i < 0) {
 801f5b8:	2800      	cmp	r0, #0
 801f5ba:	db36      	blt.n	801f62a <etharp_input+0x126>
    arp_table[i].state = ETHARP_STATE_STABLE;
 801f5bc:	4a3a      	ldr	r2, [pc, #232]	; (801f6a8 <etharp_input+0x1a4>)
 801f5be:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 801f5c2:	f04f 0c02 	mov.w	ip, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801f5c6:	f04f 0e18 	mov.w	lr, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 801f5ca:	eb02 08c1 	add.w	r8, r2, r1, lsl #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801f5ce:	230c      	movs	r3, #12
    arp_table[i].state = ETHARP_STATE_STABLE;
 801f5d0:	f888 c014 	strb.w	ip, [r8, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801f5d4:	fb10 330e 	smlabb	r3, r0, lr, r3
  arp_table[i].netif = netif;
 801f5d8:	f8c8 5008 	str.w	r5, [r8, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801f5dc:	f8d9 0000 	ldr.w	r0, [r9]
 801f5e0:	eb02 0c03 	add.w	ip, r2, r3
 801f5e4:	50d0      	str	r0, [r2, r3]
 801f5e6:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 801f5ea:	f8ac 3004 	strh.w	r3, [ip, #4]
  while (arp_table[i].q != NULL) {
 801f5ee:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
  arp_table[i].ctime = 0;
 801f5f2:	f8a8 7012 	strh.w	r7, [r8, #18]
  while (arp_table[i].q != NULL) {
 801f5f6:	b1c1      	cbz	r1, 801f62a <etharp_input+0x126>
 801f5f8:	f105 0a2e 	add.w	sl, r5, #46	; 0x2e
    arp_table[i].q = q->next;
 801f5fc:	680b      	ldr	r3, [r1, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 801f5fe:	200b      	movs	r0, #11
    p = q->p;
 801f600:	684f      	ldr	r7, [r1, #4]
    arp_table[i].q = q->next;
 801f602:	f8c8 3000 	str.w	r3, [r8]
    memp_free(MEMP_ARP_QUEUE, q);
 801f606:	f7f8 fc2d 	bl	8017e64 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801f60a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801f60e:	4639      	mov	r1, r7
 801f610:	464b      	mov	r3, r9
 801f612:	4652      	mov	r2, sl
 801f614:	9000      	str	r0, [sp, #0]
 801f616:	4628      	mov	r0, r5
 801f618:	f001 fb9a 	bl	8020d50 <ethernet_output>
    pbuf_free(p);
 801f61c:	4638      	mov	r0, r7
 801f61e:	f7f8 fef1 	bl	8018404 <pbuf_free>
  while (arp_table[i].q != NULL) {
 801f622:	f8d8 1000 	ldr.w	r1, [r8]
 801f626:	2900      	cmp	r1, #0
 801f628:	d1e8      	bne.n	801f5fc <etharp_input+0xf8>
  switch (hdr->opcode) {
 801f62a:	88f3      	ldrh	r3, [r6, #6]
 801f62c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f630:	d019      	beq.n	801f666 <etharp_input+0x162>
 801f632:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f636:	d029      	beq.n	801f68c <etharp_input+0x188>
      ETHARP_STATS_INC(etharp.err);
 801f638:	f8bb 302c 	ldrh.w	r3, [fp, #44]	; 0x2c
 801f63c:	3301      	adds	r3, #1
 801f63e:	f8ab 302c 	strh.w	r3, [fp, #44]	; 0x2c
  pbuf_free(p);
 801f642:	4620      	mov	r0, r4
 801f644:	f7f8 fede 	bl	8018404 <pbuf_free>
 801f648:	e775      	b.n	801f536 <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801f64a:	4b14      	ldr	r3, [pc, #80]	; (801f69c <etharp_input+0x198>)
 801f64c:	f240 228a 	movw	r2, #650	; 0x28a
 801f650:	4916      	ldr	r1, [pc, #88]	; (801f6ac <etharp_input+0x1a8>)
 801f652:	4814      	ldr	r0, [pc, #80]	; (801f6a4 <etharp_input+0x1a0>)
 801f654:	f002 ffee 	bl	8022634 <iprintf>
 801f658:	e76d      	b.n	801f536 <etharp_input+0x32>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801f65a:	f106 0908 	add.w	r9, r6, #8
 801f65e:	f04f 0802 	mov.w	r8, #2
    for_us = 0;
 801f662:	9205      	str	r2, [sp, #20]
 801f664:	e78a      	b.n	801f57c <etharp_input+0x78>
      if (for_us) {
 801f666:	9b05      	ldr	r3, [sp, #20]
 801f668:	2b00      	cmp	r3, #0
 801f66a:	d0ea      	beq.n	801f642 <etharp_input+0x13e>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801f66c:	f105 032e 	add.w	r3, r5, #46	; 0x2e
        etharp_raw(netif,
 801f670:	2002      	movs	r0, #2
 801f672:	af07      	add	r7, sp, #28
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801f674:	1d2e      	adds	r6, r5, #4
        etharp_raw(netif,
 801f676:	9003      	str	r0, [sp, #12]
 801f678:	464a      	mov	r2, r9
 801f67a:	4619      	mov	r1, r3
 801f67c:	4628      	mov	r0, r5
 801f67e:	f8cd 9004 	str.w	r9, [sp, #4]
 801f682:	9702      	str	r7, [sp, #8]
 801f684:	9600      	str	r6, [sp, #0]
 801f686:	f7ff fdd1 	bl	801f22c <etharp_raw>
 801f68a:	e7da      	b.n	801f642 <etharp_input+0x13e>
      dhcp_arp_reply(netif, &sipaddr);
 801f68c:	4628      	mov	r0, r5
 801f68e:	a907      	add	r1, sp, #28
 801f690:	f7ff fa18 	bl	801eac4 <dhcp_arp_reply>
      break;
 801f694:	e7d5      	b.n	801f642 <etharp_input+0x13e>
 801f696:	bf00      	nop
 801f698:	2002e0b4 	.word	0x2002e0b4
 801f69c:	080418a8 	.word	0x080418a8
 801f6a0:	08041a08 	.word	0x08041a08
 801f6a4:	08028ef8 	.word	0x08028ef8
 801f6a8:	2001aa64 	.word	0x2001aa64
 801f6ac:	08028ee8 	.word	0x08028ee8

0801f6b0 <etharp_query>:
{
 801f6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f6b4:	460c      	mov	r4, r1
 801f6b6:	4607      	mov	r7, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801f6b8:	4601      	mov	r1, r0
{
 801f6ba:	4615      	mov	r5, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801f6bc:	6820      	ldr	r0, [r4, #0]
{
 801f6be:	ed2d 8b02 	vpush	{d8}
 801f6c2:	b085      	sub	sp, #20
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801f6c4:	f000 fd90 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801f6c8:	2800      	cmp	r0, #0
 801f6ca:	f040 80df 	bne.w	801f88c <etharp_query+0x1dc>
      ip4_addr_ismulticast(ipaddr) ||
 801f6ce:	6823      	ldr	r3, [r4, #0]
 801f6d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 801f6d4:	2ae0      	cmp	r2, #224	; 0xe0
 801f6d6:	f000 80d9 	beq.w	801f88c <etharp_query+0x1dc>
 801f6da:	2b00      	cmp	r3, #0
 801f6dc:	f000 80d6 	beq.w	801f88c <etharp_query+0x1dc>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801f6e0:	463a      	mov	r2, r7
 801f6e2:	2101      	movs	r1, #1
 801f6e4:	4620      	mov	r0, r4
 801f6e6:	f7ff fceb 	bl	801f0c0 <etharp_find_entry>
  if (i_err < 0) {
 801f6ea:	1e06      	subs	r6, r0, #0
 801f6ec:	db59      	blt.n	801f7a2 <etharp_query+0xf2>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801f6ee:	2e7e      	cmp	r6, #126	; 0x7e
 801f6f0:	dc4f      	bgt.n	801f792 <etharp_query+0xe2>
  i = (netif_addr_idx_t)i_err;
 801f6f2:	b2f6      	uxtb	r6, r6
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801f6f4:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 801f8d0 <etharp_query+0x220>
 801f6f8:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 801f6fc:	ea4f 0946 	mov.w	r9, r6, lsl #1
 801f700:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 801f704:	7d13      	ldrb	r3, [r2, #20]
 801f706:	b19b      	cbz	r3, 801f730 <etharp_query+0x80>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801f708:	f107 0a2e 	add.w	sl, r7, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 801f70c:	2d00      	cmp	r5, #0
 801f70e:	f000 80af 	beq.w	801f870 <etharp_query+0x1c0>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801f712:	eb09 0306 	add.w	r3, r9, r6
  err_t result = ERR_MEM;
 801f716:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801f71a:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801f71e:	7d1b      	ldrb	r3, [r3, #20]
 801f720:	2b01      	cmp	r3, #1
 801f722:	d822      	bhi.n	801f76a <etharp_query+0xba>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801f724:	d048      	beq.n	801f7b8 <etharp_query+0x108>
}
 801f726:	b005      	add	sp, #20
 801f728:	ecbd 8b02 	vpop	{d8}
 801f72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 801f730:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801f734:	f107 0a2e 	add.w	sl, r7, #46	; 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f738:	495e      	ldr	r1, [pc, #376]	; (801f8b4 <etharp_query+0x204>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f73a:	1d38      	adds	r0, r7, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f73c:	9402      	str	r4, [sp, #8]
 801f73e:	4653      	mov	r3, sl
 801f740:	9101      	str	r1, [sp, #4]
 801f742:	4651      	mov	r1, sl
 801f744:	9000      	str	r0, [sp, #0]
 801f746:	4638      	mov	r0, r7
 801f748:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 801f74c:	6097      	str	r7, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801f74e:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f752:	4a59      	ldr	r2, [pc, #356]	; (801f8b8 <etharp_query+0x208>)
 801f754:	f7ff fd6a 	bl	801f22c <etharp_raw>
    if (q == NULL) {
 801f758:	2d00      	cmp	r5, #0
 801f75a:	d0e4      	beq.n	801f726 <etharp_query+0x76>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801f75c:	eb09 0306 	add.w	r3, r9, r6
 801f760:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801f764:	7d1b      	ldrb	r3, [r3, #20]
 801f766:	2b01      	cmp	r3, #1
 801f768:	d9dc      	bls.n	801f724 <etharp_query+0x74>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801f76a:	2318      	movs	r3, #24
 801f76c:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 801f770:	4c52      	ldr	r4, [pc, #328]	; (801f8bc <etharp_query+0x20c>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801f772:	4652      	mov	r2, sl
 801f774:	fb03 8306 	mla	r3, r3, r6, r8
 801f778:	4629      	mov	r1, r5
 801f77a:	f8cd c000 	str.w	ip, [sp]
 801f77e:	4638      	mov	r0, r7
 801f780:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 801f782:	7026      	strb	r6, [r4, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801f784:	f001 fae4 	bl	8020d50 <ethernet_output>
}
 801f788:	b005      	add	sp, #20
 801f78a:	ecbd 8b02 	vpop	{d8}
 801f78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801f792:	4b4b      	ldr	r3, [pc, #300]	; (801f8c0 <etharp_query+0x210>)
 801f794:	f240 32c1 	movw	r2, #961	; 0x3c1
 801f798:	494a      	ldr	r1, [pc, #296]	; (801f8c4 <etharp_query+0x214>)
 801f79a:	484b      	ldr	r0, [pc, #300]	; (801f8c8 <etharp_query+0x218>)
 801f79c:	f002 ff4a 	bl	8022634 <iprintf>
 801f7a0:	e7a7      	b.n	801f6f2 <etharp_query+0x42>
    if (q) {
 801f7a2:	b11d      	cbz	r5, 801f7ac <etharp_query+0xfc>
      ETHARP_STATS_INC(etharp.memerr);
 801f7a4:	4a49      	ldr	r2, [pc, #292]	; (801f8cc <etharp_query+0x21c>)
 801f7a6:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801f7a8:	3301      	adds	r3, #1
 801f7aa:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 801f7ac:	b270      	sxtb	r0, r6
}
 801f7ae:	b005      	add	sp, #20
 801f7b0:	ecbd 8b02 	vpop	{d8}
 801f7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f7b8:	462c      	mov	r4, r5
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801f7ba:	f8df b104 	ldr.w	fp, [pc, #260]	; 801f8c0 <etharp_query+0x210>
 801f7be:	f8df a114 	ldr.w	sl, [pc, #276]	; 801f8d4 <etharp_query+0x224>
 801f7c2:	ed9f 8a41 	vldr	s16, [pc, #260]	; 801f8c8 <etharp_query+0x218>
 801f7c6:	e005      	b.n	801f7d4 <etharp_query+0x124>
      if (PBUF_NEEDS_COPY(p)) {
 801f7c8:	7b23      	ldrb	r3, [r4, #12]
 801f7ca:	065a      	lsls	r2, r3, #25
 801f7cc:	d414      	bmi.n	801f7f8 <etharp_query+0x148>
      p = p->next;
 801f7ce:	6824      	ldr	r4, [r4, #0]
    while (p) {
 801f7d0:	2c00      	cmp	r4, #0
 801f7d2:	d038      	beq.n	801f846 <etharp_query+0x196>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801f7d4:	8962      	ldrh	r2, [r4, #10]
 801f7d6:	8923      	ldrh	r3, [r4, #8]
 801f7d8:	429a      	cmp	r2, r3
 801f7da:	d1f5      	bne.n	801f7c8 <etharp_query+0x118>
 801f7dc:	6827      	ldr	r7, [r4, #0]
 801f7de:	465b      	mov	r3, fp
 801f7e0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801f7e4:	4651      	mov	r1, sl
 801f7e6:	ee18 0a10 	vmov	r0, s16
 801f7ea:	b117      	cbz	r7, 801f7f2 <etharp_query+0x142>
 801f7ec:	f002 ff22 	bl	8022634 <iprintf>
 801f7f0:	e7ea      	b.n	801f7c8 <etharp_query+0x118>
      if (PBUF_NEEDS_COPY(p)) {
 801f7f2:	7b23      	ldrb	r3, [r4, #12]
 801f7f4:	065b      	lsls	r3, r3, #25
 801f7f6:	d526      	bpl.n	801f846 <etharp_query+0x196>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801f7f8:	462a      	mov	r2, r5
 801f7fa:	f44f 7120 	mov.w	r1, #640	; 0x280
 801f7fe:	200e      	movs	r0, #14
 801f800:	f7f9 f982 	bl	8018b08 <pbuf_clone>
    if (p != NULL) {
 801f804:	4605      	mov	r5, r0
 801f806:	2800      	cmp	r0, #0
 801f808:	d046      	beq.n	801f898 <etharp_query+0x1e8>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 801f80a:	f240 4206 	movw	r2, #1030	; 0x406
 801f80e:	492c      	ldr	r1, [pc, #176]	; (801f8c0 <etharp_query+0x210>)
 801f810:	200b      	movs	r0, #11
 801f812:	f7f8 fb03 	bl	8017e1c <memp_malloc_fn>
      if (new_entry != NULL) {
 801f816:	2800      	cmp	r0, #0
 801f818:	d045      	beq.n	801f8a6 <etharp_query+0x1f6>
        if (arp_table[i].q != NULL) {
 801f81a:	eb09 0306 	add.w	r3, r9, r6
        new_entry->next = 0;
 801f81e:	2200      	movs	r2, #0
        new_entry->p = p;
 801f820:	6045      	str	r5, [r0, #4]
        if (arp_table[i].q != NULL) {
 801f822:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 801f824:	6002      	str	r2, [r0, #0]
        if (arp_table[i].q != NULL) {
 801f826:	f858 5003 	ldr.w	r5, [r8, r3]
 801f82a:	b1ed      	cbz	r5, 801f868 <etharp_query+0x1b8>
          while (r->next != NULL) {
 801f82c:	682c      	ldr	r4, [r5, #0]
 801f82e:	b384      	cbz	r4, 801f892 <etharp_query+0x1e2>
          qlen++;
 801f830:	2301      	movs	r3, #1
            qlen++;
 801f832:	4622      	mov	r2, r4
          while (r->next != NULL) {
 801f834:	6824      	ldr	r4, [r4, #0]
            qlen++;
 801f836:	3301      	adds	r3, #1
          while (r->next != NULL) {
 801f838:	2c00      	cmp	r4, #0
 801f83a:	d1fa      	bne.n	801f832 <etharp_query+0x182>
        if (qlen >= ARP_QUEUE_LEN) {
 801f83c:	2b1f      	cmp	r3, #31
          r->next = new_entry;
 801f83e:	6010      	str	r0, [r2, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 801f840:	d805      	bhi.n	801f84e <etharp_query+0x19e>
        result = ERR_OK;
 801f842:	4620      	mov	r0, r4
 801f844:	e76f      	b.n	801f726 <etharp_query+0x76>
      pbuf_ref(p);
 801f846:	4628      	mov	r0, r5
 801f848:	f7f8 ff4a 	bl	80186e0 <pbuf_ref>
    if (p != NULL) {
 801f84c:	e7dd      	b.n	801f80a <etharp_query+0x15a>
          pbuf_free(old->p);
 801f84e:	e9d5 3000 	ldrd	r3, r0, [r5]
          arp_table[i].q = arp_table[i].q->next;
 801f852:	444e      	add	r6, r9
 801f854:	f848 3036 	str.w	r3, [r8, r6, lsl #3]
          pbuf_free(old->p);
 801f858:	f7f8 fdd4 	bl	8018404 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 801f85c:	200b      	movs	r0, #11
 801f85e:	4629      	mov	r1, r5
 801f860:	f7f8 fb00 	bl	8017e64 <memp_free>
        result = ERR_OK;
 801f864:	4620      	mov	r0, r4
 801f866:	e75e      	b.n	801f726 <etharp_query+0x76>
          arp_table[i].q = new_entry;
 801f868:	f848 0003 	str.w	r0, [r8, r3]
        result = ERR_OK;
 801f86c:	4628      	mov	r0, r5
 801f86e:	e75a      	b.n	801f726 <etharp_query+0x76>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f870:	1d3a      	adds	r2, r7, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f872:	2101      	movs	r1, #1
 801f874:	4b0f      	ldr	r3, [pc, #60]	; (801f8b4 <etharp_query+0x204>)
 801f876:	4638      	mov	r0, r7
 801f878:	9200      	str	r2, [sp, #0]
 801f87a:	9301      	str	r3, [sp, #4]
 801f87c:	4653      	mov	r3, sl
 801f87e:	4a0e      	ldr	r2, [pc, #56]	; (801f8b8 <etharp_query+0x208>)
 801f880:	e9cd 4102 	strd	r4, r1, [sp, #8]
 801f884:	4651      	mov	r1, sl
 801f886:	f7ff fcd1 	bl	801f22c <etharp_raw>
    if (q == NULL) {
 801f88a:	e74c      	b.n	801f726 <etharp_query+0x76>
    return ERR_ARG;
 801f88c:	f06f 000f 	mvn.w	r0, #15
 801f890:	e749      	b.n	801f726 <etharp_query+0x76>
          r->next = new_entry;
 801f892:	6028      	str	r0, [r5, #0]
        result = ERR_OK;
 801f894:	4620      	mov	r0, r4
 801f896:	e746      	b.n	801f726 <etharp_query+0x76>
      ETHARP_STATS_INC(etharp.memerr);
 801f898:	4a0c      	ldr	r2, [pc, #48]	; (801f8cc <etharp_query+0x21c>)
      result = ERR_MEM;
 801f89a:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 801f89e:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801f8a0:	3301      	adds	r3, #1
 801f8a2:	8493      	strh	r3, [r2, #36]	; 0x24
      result = ERR_MEM;
 801f8a4:	e73f      	b.n	801f726 <etharp_query+0x76>
        pbuf_free(p);
 801f8a6:	4628      	mov	r0, r5
 801f8a8:	f7f8 fdac 	bl	8018404 <pbuf_free>
        result = ERR_MEM;
 801f8ac:	f04f 30ff 	mov.w	r0, #4294967295
 801f8b0:	e739      	b.n	801f726 <etharp_query+0x76>
 801f8b2:	bf00      	nop
 801f8b4:	08041de0 	.word	0x08041de0
 801f8b8:	08041dd8 	.word	0x08041dd8
 801f8bc:	2001ad64 	.word	0x2001ad64
 801f8c0:	080418a8 	.word	0x080418a8
 801f8c4:	08041a2c 	.word	0x08041a2c
 801f8c8:	08028ef8 	.word	0x08028ef8
 801f8cc:	2002e0b4 	.word	0x2002e0b4
 801f8d0:	2001aa64 	.word	0x2001aa64
 801f8d4:	08041a3c 	.word	0x08041a3c

0801f8d8 <etharp_output>:
{
 801f8d8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 801f8dc:	4689      	mov	r9, r1
 801f8de:	b084      	sub	sp, #16
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f8e0:	4606      	mov	r6, r0
{
 801f8e2:	4690      	mov	r8, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f8e4:	2800      	cmp	r0, #0
 801f8e6:	f000 808c 	beq.w	801fa02 <etharp_output+0x12a>
  LWIP_ASSERT("q != NULL", q != NULL);
 801f8ea:	f1b9 0f00 	cmp.w	r9, #0
 801f8ee:	d076      	beq.n	801f9de <etharp_output+0x106>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801f8f0:	f1b8 0f00 	cmp.w	r8, #0
 801f8f4:	d07d      	beq.n	801f9f2 <etharp_output+0x11a>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801f8f6:	4631      	mov	r1, r6
 801f8f8:	f8d8 0000 	ldr.w	r0, [r8]
 801f8fc:	f000 fc74 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801f900:	2800      	cmp	r0, #0
 801f902:	d162      	bne.n	801f9ca <etharp_output+0xf2>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801f904:	f8d8 3000 	ldr.w	r3, [r8]
 801f908:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 801f90c:	2ae0      	cmp	r2, #224	; 0xe0
 801f90e:	d03b      	beq.n	801f988 <etharp_output+0xb0>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801f910:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 801f914:	405a      	eors	r2, r3
 801f916:	420a      	tst	r2, r1
 801f918:	d00a      	beq.n	801f930 <etharp_output+0x58>
        !ip4_addr_islinklocal(ipaddr)) {
 801f91a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801f91c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801f920:	4293      	cmp	r3, r2
 801f922:	d005      	beq.n	801f930 <etharp_output+0x58>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801f924:	68f3      	ldr	r3, [r6, #12]
 801f926:	2b00      	cmp	r3, #0
 801f928:	f000 8085 	beq.w	801fa36 <etharp_output+0x15e>
            dst_addr = netif_ip4_gw(netif);
 801f92c:	f106 080c 	add.w	r8, r6, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801f930:	f8df c128 	ldr.w	ip, [pc, #296]	; 801fa5c <etharp_output+0x184>
 801f934:	4b41      	ldr	r3, [pc, #260]	; (801fa3c <etharp_output+0x164>)
 801f936:	f89c 2000 	ldrb.w	r2, [ip]
 801f93a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 801f93e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801f942:	7d19      	ldrb	r1, [r3, #20]
 801f944:	2901      	cmp	r1, #1
 801f946:	d902      	bls.n	801f94e <etharp_output+0x76>
 801f948:	6899      	ldr	r1, [r3, #8]
 801f94a:	42b1      	cmp	r1, r6
 801f94c:	d065      	beq.n	801fa1a <etharp_output+0x142>
 801f94e:	4c3b      	ldr	r4, [pc, #236]	; (801fa3c <etharp_output+0x164>)
{
 801f950:	2300      	movs	r3, #0
 801f952:	e003      	b.n	801f95c <etharp_output+0x84>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801f954:	2b20      	cmp	r3, #32
 801f956:	f104 0418 	add.w	r4, r4, #24
 801f95a:	d038      	beq.n	801f9ce <etharp_output+0xf6>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801f95c:	7d25      	ldrb	r5, [r4, #20]
 801f95e:	b2da      	uxtb	r2, r3
 801f960:	3301      	adds	r3, #1
 801f962:	2d01      	cmp	r5, #1
 801f964:	d9f6      	bls.n	801f954 <etharp_output+0x7c>
 801f966:	68a0      	ldr	r0, [r4, #8]
 801f968:	42b0      	cmp	r0, r6
 801f96a:	d1f3      	bne.n	801f954 <etharp_output+0x7c>
          (arp_table[i].netif == netif) &&
 801f96c:	f8d8 1000 	ldr.w	r1, [r8]
 801f970:	6860      	ldr	r0, [r4, #4]
 801f972:	4281      	cmp	r1, r0
 801f974:	d1ee      	bne.n	801f954 <etharp_output+0x7c>
        return etharp_output_to_arp_index(netif, q, i);
 801f976:	4649      	mov	r1, r9
 801f978:	4630      	mov	r0, r6
        ETHARP_SET_ADDRHINT(netif, i);
 801f97a:	f88c 2000 	strb.w	r2, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 801f97e:	f7ff fcd9 	bl	801f334 <etharp_output_to_arp_index>
}
 801f982:	b004      	add	sp, #16
 801f984:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801f988:	f898 3001 	ldrb.w	r3, [r8, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801f98c:	2401      	movs	r4, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801f98e:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801f990:	f898 1002 	ldrb.w	r1, [r8, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801f994:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801f998:	f898 2003 	ldrb.w	r2, [r8, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801f99c:	f8ad 4008 	strh.w	r4, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801f9a0:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 801f9a4:	ab02      	add	r3, sp, #8
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801f9a6:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801f9aa:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801f9ae:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801f9b2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801f9b6:	4649      	mov	r1, r9
 801f9b8:	f106 022e 	add.w	r2, r6, #46	; 0x2e
 801f9bc:	9000      	str	r0, [sp, #0]
 801f9be:	4630      	mov	r0, r6
 801f9c0:	f001 f9c6 	bl	8020d50 <ethernet_output>
}
 801f9c4:	b004      	add	sp, #16
 801f9c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 801f9ca:	4b1d      	ldr	r3, [pc, #116]	; (801fa40 <etharp_output+0x168>)
 801f9cc:	e7f1      	b.n	801f9b2 <etharp_output+0xda>
    return etharp_query(netif, dst_addr, q);
 801f9ce:	464a      	mov	r2, r9
 801f9d0:	4641      	mov	r1, r8
 801f9d2:	4630      	mov	r0, r6
 801f9d4:	f7ff fe6c 	bl	801f6b0 <etharp_query>
}
 801f9d8:	b004      	add	sp, #16
 801f9da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801f9de:	4b19      	ldr	r3, [pc, #100]	; (801fa44 <etharp_output+0x16c>)
 801f9e0:	f240 321f 	movw	r2, #799	; 0x31f
 801f9e4:	4918      	ldr	r1, [pc, #96]	; (801fa48 <etharp_output+0x170>)
 801f9e6:	4819      	ldr	r0, [pc, #100]	; (801fa4c <etharp_output+0x174>)
 801f9e8:	f002 fe24 	bl	8022634 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801f9ec:	f1b8 0f00 	cmp.w	r8, #0
 801f9f0:	d181      	bne.n	801f8f6 <etharp_output+0x1e>
 801f9f2:	4b14      	ldr	r3, [pc, #80]	; (801fa44 <etharp_output+0x16c>)
 801f9f4:	f44f 7248 	mov.w	r2, #800	; 0x320
 801f9f8:	4915      	ldr	r1, [pc, #84]	; (801fa50 <etharp_output+0x178>)
 801f9fa:	4814      	ldr	r0, [pc, #80]	; (801fa4c <etharp_output+0x174>)
 801f9fc:	f002 fe1a 	bl	8022634 <iprintf>
 801fa00:	e779      	b.n	801f8f6 <etharp_output+0x1e>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801fa02:	4b10      	ldr	r3, [pc, #64]	; (801fa44 <etharp_output+0x16c>)
 801fa04:	f240 321e 	movw	r2, #798	; 0x31e
 801fa08:	4912      	ldr	r1, [pc, #72]	; (801fa54 <etharp_output+0x17c>)
 801fa0a:	4810      	ldr	r0, [pc, #64]	; (801fa4c <etharp_output+0x174>)
 801fa0c:	f002 fe12 	bl	8022634 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801fa10:	f1b9 0f00 	cmp.w	r9, #0
 801fa14:	f47f af6c 	bne.w	801f8f0 <etharp_output+0x18>
 801fa18:	e7e1      	b.n	801f9de <etharp_output+0x106>
            (arp_table[etharp_cached_entry].netif == netif) &&
 801fa1a:	685b      	ldr	r3, [r3, #4]
 801fa1c:	f8d8 1000 	ldr.w	r1, [r8]
 801fa20:	4299      	cmp	r1, r3
 801fa22:	d194      	bne.n	801f94e <etharp_output+0x76>
          ETHARP_STATS_INC(etharp.cachehit);
 801fa24:	4c0c      	ldr	r4, [pc, #48]	; (801fa58 <etharp_output+0x180>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801fa26:	4649      	mov	r1, r9
 801fa28:	4630      	mov	r0, r6
          ETHARP_STATS_INC(etharp.cachehit);
 801fa2a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 801fa2c:	3301      	adds	r3, #1
 801fa2e:	85e3      	strh	r3, [r4, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801fa30:	f7ff fc80 	bl	801f334 <etharp_output_to_arp_index>
 801fa34:	e7c6      	b.n	801f9c4 <etharp_output+0xec>
            return ERR_RTE;
 801fa36:	f06f 0003 	mvn.w	r0, #3
 801fa3a:	e7c3      	b.n	801f9c4 <etharp_output+0xec>
 801fa3c:	2001aa64 	.word	0x2001aa64
 801fa40:	08041dd8 	.word	0x08041dd8
 801fa44:	080418a8 	.word	0x080418a8
 801fa48:	080418e0 	.word	0x080418e0
 801fa4c:	08028ef8 	.word	0x08028ef8
 801fa50:	080419e8 	.word	0x080419e8
 801fa54:	08028ee8 	.word	0x08028ee8
 801fa58:	2002e0b4 	.word	0x2002e0b4
 801fa5c:	2001ad64 	.word	0x2001ad64

0801fa60 <etharp_request>:
{
 801fa60:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801fa62:	2301      	movs	r3, #1
{
 801fa64:	b084      	sub	sp, #16
 801fa66:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801fa68:	4c06      	ldr	r4, [pc, #24]	; (801fa84 <etharp_request+0x24>)
 801fa6a:	e9cd 1302 	strd	r1, r3, [sp, #8]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801fa6e:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801fa70:	f100 032e 	add.w	r3, r0, #46	; 0x2e
 801fa74:	e9cd 2400 	strd	r2, r4, [sp]
 801fa78:	4619      	mov	r1, r3
 801fa7a:	4a03      	ldr	r2, [pc, #12]	; (801fa88 <etharp_request+0x28>)
 801fa7c:	f7ff fbd6 	bl	801f22c <etharp_raw>
}
 801fa80:	b004      	add	sp, #16
 801fa82:	bd10      	pop	{r4, pc}
 801fa84:	08041de0 	.word	0x08041de0
 801fa88:	08041dd8 	.word	0x08041dd8

0801fa8c <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 801fa8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fa90:	4604      	mov	r4, r0
 801fa92:	b086      	sub	sp, #24
 801fa94:	460f      	mov	r7, r1
 801fa96:	4690      	mov	r8, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801fa98:	2124      	movs	r1, #36	; 0x24
 801fa9a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fa9e:	2022      	movs	r0, #34	; 0x22
 801faa0:	f7f8 fd1e 	bl	80184e0 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 801faa4:	2800      	cmp	r0, #0
 801faa6:	d040      	beq.n	801fb2a <icmp_send_response.isra.0+0x9e>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801faa8:	8943      	ldrh	r3, [r0, #10]
 801faaa:	4605      	mov	r5, r0
 801faac:	2b23      	cmp	r3, #35	; 0x23
 801faae:	d93f      	bls.n	801fb30 <icmp_send_response.isra.0+0xa4>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801fab0:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 801fab2:	2600      	movs	r6, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801fab4:	686c      	ldr	r4, [r5, #4]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801fab6:	a805      	add	r0, sp, #20
  icmphdr->type = type;
 801fab8:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
 801faba:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->id = 0;
 801fabe:	7126      	strb	r6, [r4, #4]
 801fac0:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 801fac2:	71a6      	strb	r6, [r4, #6]
 801fac4:	71e6      	strb	r6, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801fac6:	681f      	ldr	r7, [r3, #0]
 801fac8:	6859      	ldr	r1, [r3, #4]
 801faca:	689a      	ldr	r2, [r3, #8]
 801facc:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 801fad0:	60a7      	str	r7, [r4, #8]
 801fad2:	60e1      	str	r1, [r4, #12]
 801fad4:	6122      	str	r2, [r4, #16]
 801fad6:	f8c4 c014 	str.w	ip, [r4, #20]
 801fada:	691f      	ldr	r7, [r3, #16]
 801fadc:	6959      	ldr	r1, [r3, #20]
 801fade:	699a      	ldr	r2, [r3, #24]
 801fae0:	61a7      	str	r7, [r4, #24]
 801fae2:	61e1      	str	r1, [r4, #28]
 801fae4:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 801fae6:	68db      	ldr	r3, [r3, #12]
 801fae8:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 801faea:	f000 f951 	bl	801fd90 <ip4_route>
#endif
  if (netif != NULL) {
 801faee:	4607      	mov	r7, r0
 801faf0:	b1c0      	cbz	r0, 801fb24 <icmp_send_response.isra.0+0x98>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801faf2:	4620      	mov	r0, r4
 801faf4:	8969      	ldrh	r1, [r5, #10]
    icmphdr->chksum = 0;
 801faf6:	70a6      	strb	r6, [r4, #2]
 801faf8:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801fafa:	f7f7 fbe3 	bl	80172c4 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 801fafe:	f8df c04c 	ldr.w	ip, [pc, #76]	; 801fb4c <icmp_send_response.isra.0+0xc0>
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801fb02:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801fb04:	f04f 0e01 	mov.w	lr, #1
    ICMP_STATS_INC(icmp.xmit);
 801fb08:	f8bc 4060 	ldrh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801fb0c:	aa05      	add	r2, sp, #20
 801fb0e:	9702      	str	r7, [sp, #8]
 801fb10:	4631      	mov	r1, r6
    ICMP_STATS_INC(icmp.xmit);
 801fb12:	4474      	add	r4, lr
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801fb14:	23ff      	movs	r3, #255	; 0xff
 801fb16:	4628      	mov	r0, r5
 801fb18:	e9cd 6e00 	strd	r6, lr, [sp]
    ICMP_STATS_INC(icmp.xmit);
 801fb1c:	f8ac 4060 	strh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801fb20:	f000 fb50 	bl	80201c4 <ip4_output_if>
  }
  pbuf_free(q);
 801fb24:	4628      	mov	r0, r5
 801fb26:	f7f8 fc6d 	bl	8018404 <pbuf_free>
}
 801fb2a:	b006      	add	sp, #24
 801fb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801fb30:	4b03      	ldr	r3, [pc, #12]	; (801fb40 <icmp_send_response.isra.0+0xb4>)
 801fb32:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801fb36:	4903      	ldr	r1, [pc, #12]	; (801fb44 <icmp_send_response.isra.0+0xb8>)
 801fb38:	4803      	ldr	r0, [pc, #12]	; (801fb48 <icmp_send_response.isra.0+0xbc>)
 801fb3a:	f002 fd7b 	bl	8022634 <iprintf>
 801fb3e:	e7b7      	b.n	801fab0 <icmp_send_response.isra.0+0x24>
 801fb40:	08041a58 	.word	0x08041a58
 801fb44:	08041a90 	.word	0x08041a90
 801fb48:	08028ef8 	.word	0x08028ef8
 801fb4c:	2002e0b4 	.word	0x2002e0b4

0801fb50 <icmp_input>:
{
 801fb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 801fb54:	4e76      	ldr	r6, [pc, #472]	; (801fd30 <icmp_input+0x1e0>)
{
 801fb56:	b087      	sub	sp, #28
  iphdr_in = ip4_current_header();
 801fb58:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 801fd48 <icmp_input+0x1f8>
{
 801fb5c:	4605      	mov	r5, r0
  ICMP_STATS_INC(icmp.recv);
 801fb5e:	f8b6 3062 	ldrh.w	r3, [r6, #98]	; 0x62
  iphdr_in = ip4_current_header();
 801fb62:	f8d8 9008 	ldr.w	r9, [r8, #8]
  ICMP_STATS_INC(icmp.recv);
 801fb66:	3301      	adds	r3, #1
 801fb68:	f8a6 3062 	strh.w	r3, [r6, #98]	; 0x62
  hlen = IPH_HL_BYTES(iphdr_in);
 801fb6c:	f899 4000 	ldrb.w	r4, [r9]
 801fb70:	f004 040f 	and.w	r4, r4, #15
 801fb74:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 801fb76:	2c13      	cmp	r4, #19
 801fb78:	d91c      	bls.n	801fbb4 <icmp_input+0x64>
  if (p->len < sizeof(u16_t) * 2) {
 801fb7a:	8943      	ldrh	r3, [r0, #10]
 801fb7c:	2b03      	cmp	r3, #3
 801fb7e:	d919      	bls.n	801fbb4 <icmp_input+0x64>
  type = *((u8_t *)p->payload);
 801fb80:	6843      	ldr	r3, [r0, #4]
 801fb82:	781b      	ldrb	r3, [r3, #0]
  switch (type) {
 801fb84:	2b00      	cmp	r3, #0
 801fb86:	f000 8092 	beq.w	801fcae <icmp_input+0x15e>
 801fb8a:	2b08      	cmp	r3, #8
 801fb8c:	f040 80a9 	bne.w	801fce2 <icmp_input+0x192>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801fb90:	f8d8 0014 	ldr.w	r0, [r8, #20]
 801fb94:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 801fb98:	2be0      	cmp	r3, #224	; 0xe0
 801fb9a:	f000 8099 	beq.w	801fcd0 <icmp_input+0x180>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801fb9e:	460f      	mov	r7, r1
 801fba0:	f8d8 1000 	ldr.w	r1, [r8]
 801fba4:	f000 fb20 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801fba8:	2800      	cmp	r0, #0
 801fbaa:	f040 8091 	bne.w	801fcd0 <icmp_input+0x180>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801fbae:	892b      	ldrh	r3, [r5, #8]
 801fbb0:	2b07      	cmp	r3, #7
 801fbb2:	d80a      	bhi.n	801fbca <icmp_input+0x7a>
  pbuf_free(p);
 801fbb4:	4628      	mov	r0, r5
 801fbb6:	f7f8 fc25 	bl	8018404 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 801fbba:	f8b6 306a 	ldrh.w	r3, [r6, #106]	; 0x6a
 801fbbe:	3301      	adds	r3, #1
 801fbc0:	f8a6 306a 	strh.w	r3, [r6, #106]	; 0x6a
}
 801fbc4:	b007      	add	sp, #28
 801fbc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (inet_chksum_pbuf(p) != 0) {
 801fbca:	4628      	mov	r0, r5
 801fbcc:	f7f7 fb80 	bl	80172d0 <inet_chksum_pbuf>
 801fbd0:	2800      	cmp	r0, #0
 801fbd2:	f040 8096 	bne.w	801fd02 <icmp_input+0x1b2>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801fbd6:	f104 010e 	add.w	r1, r4, #14
 801fbda:	4628      	mov	r0, r5
  hlen = IPH_HL_BYTES(iphdr_in);
 801fbdc:	fa1f fa84 	uxth.w	sl, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801fbe0:	9105      	str	r1, [sp, #20]
 801fbe2:	f7f8 fbcf 	bl	8018384 <pbuf_add_header>
 801fbe6:	9905      	ldr	r1, [sp, #20]
 801fbe8:	2800      	cmp	r0, #0
 801fbea:	d066      	beq.n	801fcba <icmp_input+0x16a>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801fbec:	892b      	ldrh	r3, [r5, #8]
 801fbee:	eb03 010a 	add.w	r1, r3, sl
 801fbf2:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 801fbf4:	428b      	cmp	r3, r1
 801fbf6:	d86b      	bhi.n	801fcd0 <icmp_input+0x180>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801fbf8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fbfc:	200e      	movs	r0, #14
 801fbfe:	f7f8 fc6f 	bl	80184e0 <pbuf_alloc>
        if (r == NULL) {
 801fc02:	4683      	mov	fp, r0
 801fc04:	2800      	cmp	r0, #0
 801fc06:	d063      	beq.n	801fcd0 <icmp_input+0x180>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801fc08:	8942      	ldrh	r2, [r0, #10]
 801fc0a:	f104 0308 	add.w	r3, r4, #8
 801fc0e:	429a      	cmp	r2, r3
 801fc10:	f0c0 8081 	bcc.w	801fd16 <icmp_input+0x1c6>
        MEMCPY(r->payload, iphdr_in, hlen);
 801fc14:	4649      	mov	r1, r9
 801fc16:	4622      	mov	r2, r4
 801fc18:	6840      	ldr	r0, [r0, #4]
 801fc1a:	f001 fd71 	bl	8021700 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 801fc1e:	4621      	mov	r1, r4
 801fc20:	4658      	mov	r0, fp
 801fc22:	f7f8 fbb3 	bl	801838c <pbuf_remove_header>
 801fc26:	2800      	cmp	r0, #0
 801fc28:	d178      	bne.n	801fd1c <icmp_input+0x1cc>
        if (pbuf_copy(r, p) != ERR_OK) {
 801fc2a:	4629      	mov	r1, r5
 801fc2c:	4658      	mov	r0, fp
 801fc2e:	f7f8 fdc5 	bl	80187bc <pbuf_copy>
 801fc32:	2800      	cmp	r0, #0
 801fc34:	d16e      	bne.n	801fd14 <icmp_input+0x1c4>
        pbuf_free(p);
 801fc36:	4628      	mov	r0, r5
 801fc38:	465d      	mov	r5, fp
 801fc3a:	f7f8 fbe3 	bl	8018404 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 801fc3e:	4621      	mov	r1, r4
 801fc40:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 801fc42:	f8d5 9004 	ldr.w	r9, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 801fc46:	f7f8 fb9d 	bl	8018384 <pbuf_add_header>
 801fc4a:	bb80      	cbnz	r0, 801fcae <icmp_input+0x15e>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801fc4c:	686c      	ldr	r4, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801fc4e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801fc52:	f04f 0bff 	mov.w	fp, #255	; 0xff
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801fc56:	e9d8 3104 	ldrd	r3, r1, [r8, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 801fc5a:	f04f 0800 	mov.w	r8, #0
        ip4_addr_copy(iphdr->src, *src);
 801fc5e:	60e1      	str	r1, [r4, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801fc60:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801fc62:	f8b9 3002 	ldrh.w	r3, [r9, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801fc66:	f889 0000 	strb.w	r0, [r9]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801fc6a:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801fc6c:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801fc6e:	bf8c      	ite	hi
 801fc70:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801fc72:	3308      	addls	r3, #8
 801fc74:	b299      	uxth	r1, r3
 801fc76:	f8a9 1002 	strh.w	r1, [r9, #2]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801fc7a:	4651      	mov	r1, sl
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801fc7c:	f884 b008 	strb.w	fp, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801fc80:	f884 800a 	strb.w	r8, [r4, #10]
 801fc84:	f884 800b 	strb.w	r8, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801fc88:	f7f7 fb1c 	bl	80172c4 <inet_chksum>
        ICMP_STATS_INC(icmp.xmit);
 801fc8c:	f8b6 2060 	ldrh.w	r2, [r6, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801fc90:	2101      	movs	r1, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801fc92:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801fc94:	465b      	mov	r3, fp
 801fc96:	4628      	mov	r0, r5
        ICMP_STATS_INC(icmp.xmit);
 801fc98:	1854      	adds	r4, r2, r1
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801fc9a:	f8cd 8000 	str.w	r8, [sp]
 801fc9e:	4642      	mov	r2, r8
        ICMP_STATS_INC(icmp.xmit);
 801fca0:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801fca4:	e9cd 1701 	strd	r1, r7, [sp, #4]
 801fca8:	4922      	ldr	r1, [pc, #136]	; (801fd34 <icmp_input+0x1e4>)
 801fcaa:	f000 fa8b 	bl	80201c4 <ip4_output_if>
  pbuf_free(p);
 801fcae:	4628      	mov	r0, r5
}
 801fcb0:	b007      	add	sp, #28
 801fcb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801fcb6:	f7f8 bba5 	b.w	8018404 <pbuf_free>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801fcba:	4628      	mov	r0, r5
 801fcbc:	f7f8 fb66 	bl	801838c <pbuf_remove_header>
 801fcc0:	2800      	cmp	r0, #0
 801fcc2:	d0bc      	beq.n	801fc3e <icmp_input+0xee>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801fcc4:	4b1c      	ldr	r3, [pc, #112]	; (801fd38 <icmp_input+0x1e8>)
 801fcc6:	22c7      	movs	r2, #199	; 0xc7
 801fcc8:	491c      	ldr	r1, [pc, #112]	; (801fd3c <icmp_input+0x1ec>)
 801fcca:	481d      	ldr	r0, [pc, #116]	; (801fd40 <icmp_input+0x1f0>)
 801fccc:	f002 fcb2 	bl	8022634 <iprintf>
  pbuf_free(p);
 801fcd0:	4628      	mov	r0, r5
 801fcd2:	f7f8 fb97 	bl	8018404 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 801fcd6:	f8b6 3074 	ldrh.w	r3, [r6, #116]	; 0x74
 801fcda:	3301      	adds	r3, #1
 801fcdc:	f8a6 3074 	strh.w	r3, [r6, #116]	; 0x74
  return;
 801fce0:	e770      	b.n	801fbc4 <icmp_input+0x74>
      ICMP_STATS_INC(icmp.proterr);
 801fce2:	f8b6 2070 	ldrh.w	r2, [r6, #112]	; 0x70
  pbuf_free(p);
 801fce6:	4628      	mov	r0, r5
      ICMP_STATS_INC(icmp.drop);
 801fce8:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 801fcec:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 801fcee:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 801fcf0:	f8a6 2070 	strh.w	r2, [r6, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 801fcf4:	f8a6 3066 	strh.w	r3, [r6, #102]	; 0x66
}
 801fcf8:	b007      	add	sp, #28
 801fcfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801fcfe:	f7f8 bb81 	b.w	8018404 <pbuf_free>
          pbuf_free(p);
 801fd02:	4628      	mov	r0, r5
 801fd04:	f7f8 fb7e 	bl	8018404 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
 801fd08:	f8b6 3068 	ldrh.w	r3, [r6, #104]	; 0x68
 801fd0c:	3301      	adds	r3, #1
 801fd0e:	f8a6 3068 	strh.w	r3, [r6, #104]	; 0x68
          return;
 801fd12:	e757      	b.n	801fbc4 <icmp_input+0x74>
          pbuf_free(r);
 801fd14:	4658      	mov	r0, fp
 801fd16:	f7f8 fb75 	bl	8018404 <pbuf_free>
          goto icmperr;
 801fd1a:	e7d9      	b.n	801fcd0 <icmp_input+0x180>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801fd1c:	4b06      	ldr	r3, [pc, #24]	; (801fd38 <icmp_input+0x1e8>)
 801fd1e:	22b6      	movs	r2, #182	; 0xb6
 801fd20:	4908      	ldr	r1, [pc, #32]	; (801fd44 <icmp_input+0x1f4>)
 801fd22:	4807      	ldr	r0, [pc, #28]	; (801fd40 <icmp_input+0x1f0>)
 801fd24:	f002 fc86 	bl	8022634 <iprintf>
          pbuf_free(r);
 801fd28:	4658      	mov	r0, fp
 801fd2a:	f7f8 fb6b 	bl	8018404 <pbuf_free>
          goto icmperr;
 801fd2e:	e7cf      	b.n	801fcd0 <icmp_input+0x180>
 801fd30:	2002e0b4 	.word	0x2002e0b4
 801fd34:	2001f1a0 	.word	0x2001f1a0
 801fd38:	08041a58 	.word	0x08041a58
 801fd3c:	08041af4 	.word	0x08041af4
 801fd40:	08028ef8 	.word	0x08028ef8
 801fd44:	08041abc 	.word	0x08041abc
 801fd48:	2001f18c 	.word	0x2001f18c

0801fd4c <icmp_dest_unreach>:
{
 801fd4c:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 801fd4e:	3004      	adds	r0, #4
 801fd50:	2103      	movs	r1, #3
 801fd52:	f7ff be9b 	b.w	801fa8c <icmp_send_response.isra.0>
 801fd56:	bf00      	nop

0801fd58 <icmp_time_exceeded>:
{
 801fd58:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 801fd5a:	3004      	adds	r0, #4
 801fd5c:	210b      	movs	r1, #11
 801fd5e:	f7ff be95 	b.w	801fa8c <icmp_send_response.isra.0>
 801fd62:	bf00      	nop

0801fd64 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 801fd64:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801fd66:	6843      	ldr	r3, [r0, #4]
 801fd68:	b15b      	cbz	r3, 801fd82 <ip4_input_accept.part.0+0x1e>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801fd6a:	4a08      	ldr	r2, [pc, #32]	; (801fd8c <ip4_input_accept.part.0+0x28>)
 801fd6c:	6952      	ldr	r2, [r2, #20]
 801fd6e:	4293      	cmp	r3, r2
 801fd70:	d009      	beq.n	801fd86 <ip4_input_accept.part.0+0x22>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801fd72:	4601      	mov	r1, r0
 801fd74:	4610      	mov	r0, r2
 801fd76:	f000 fa37 	bl	80201e8 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801fd7a:	3800      	subs	r0, #0
 801fd7c:	bf18      	it	ne
 801fd7e:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 801fd80:	bd08      	pop	{r3, pc}
  return 0;
 801fd82:	4618      	mov	r0, r3
}
 801fd84:	bd08      	pop	{r3, pc}
      return 1;
 801fd86:	2001      	movs	r0, #1
}
 801fd88:	bd08      	pop	{r3, pc}
 801fd8a:	bf00      	nop
 801fd8c:	2001f18c 	.word	0x2001f18c

0801fd90 <ip4_route>:
  NETIF_FOREACH(netif) {
 801fd90:	4b18      	ldr	r3, [pc, #96]	; (801fdf4 <ip4_route+0x64>)
{
 801fd92:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 801fd94:	681b      	ldr	r3, [r3, #0]
 801fd96:	b1ab      	cbz	r3, 801fdc4 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801fd98:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801fd9c:	07d4      	lsls	r4, r2, #31
 801fd9e:	d5f9      	bpl.n	801fd94 <ip4_route+0x4>
 801fda0:	0751      	lsls	r1, r2, #29
 801fda2:	d5f7      	bpl.n	801fd94 <ip4_route+0x4>
 801fda4:	6859      	ldr	r1, [r3, #4]
 801fda6:	2900      	cmp	r1, #0
 801fda8:	d0f4      	beq.n	801fd94 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801fdaa:	6804      	ldr	r4, [r0, #0]
 801fdac:	689d      	ldr	r5, [r3, #8]
 801fdae:	4061      	eors	r1, r4
 801fdb0:	4229      	tst	r1, r5
 801fdb2:	d004      	beq.n	801fdbe <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801fdb4:	0792      	lsls	r2, r2, #30
 801fdb6:	d4ed      	bmi.n	801fd94 <ip4_route+0x4>
 801fdb8:	68da      	ldr	r2, [r3, #12]
 801fdba:	4294      	cmp	r4, r2
 801fdbc:	d1ea      	bne.n	801fd94 <ip4_route+0x4>
}
 801fdbe:	4618      	mov	r0, r3
 801fdc0:	bc30      	pop	{r4, r5}
 801fdc2:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801fdc4:	4b0c      	ldr	r3, [pc, #48]	; (801fdf8 <ip4_route+0x68>)
 801fdc6:	681b      	ldr	r3, [r3, #0]
 801fdc8:	b153      	cbz	r3, 801fde0 <ip4_route+0x50>
 801fdca:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801fdce:	f002 0205 	and.w	r2, r2, #5
 801fdd2:	2a05      	cmp	r2, #5
 801fdd4:	d104      	bne.n	801fde0 <ip4_route+0x50>
 801fdd6:	685a      	ldr	r2, [r3, #4]
 801fdd8:	b112      	cbz	r2, 801fde0 <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801fdda:	7802      	ldrb	r2, [r0, #0]
 801fddc:	2a7f      	cmp	r2, #127	; 0x7f
 801fdde:	d1ee      	bne.n	801fdbe <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 801fde0:	4906      	ldr	r1, [pc, #24]	; (801fdfc <ip4_route+0x6c>)
    return NULL;
 801fde2:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 801fde4:	f8b1 2056 	ldrh.w	r2, [r1, #86]	; 0x56
}
 801fde8:	4618      	mov	r0, r3
    IP_STATS_INC(ip.rterr);
 801fdea:	3201      	adds	r2, #1
}
 801fdec:	bc30      	pop	{r4, r5}
    IP_STATS_INC(ip.rterr);
 801fdee:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
}
 801fdf2:	4770      	bx	lr
 801fdf4:	2002e0a8 	.word	0x2002e0a8
 801fdf8:	2002e0ac 	.word	0x2002e0ac
 801fdfc:	2002e0b4 	.word	0x2002e0b4

0801fe00 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801fe00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 801fe04:	4d97      	ldr	r5, [pc, #604]	; (8020064 <ip4_input+0x264>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801fe06:	f8d0 8004 	ldr.w	r8, [r0, #4]
  IP_STATS_INC(ip.recv);
 801fe0a:	f8b5 304a 	ldrh.w	r3, [r5, #74]	; 0x4a
 801fe0e:	3301      	adds	r3, #1
 801fe10:	f8a5 304a 	strh.w	r3, [r5, #74]	; 0x4a
  if (IPH_V(iphdr) != 4) {
 801fe14:	f898 3000 	ldrb.w	r3, [r8]
 801fe18:	091a      	lsrs	r2, r3, #4
 801fe1a:	2a04      	cmp	r2, #4
 801fe1c:	d00e      	beq.n	801fe3c <ip4_input+0x3c>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801fe1e:	f7f8 faf1 	bl	8018404 <pbuf_free>
    IP_STATS_INC(ip.err);
 801fe22:	f8b5 205c 	ldrh.w	r2, [r5, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801fe26:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
    IP_STATS_INC(ip.err);
 801fe2a:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801fe2c:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 801fe2e:	f8a5 205c 	strh.w	r2, [r5, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801fe32:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 801fe36:	2000      	movs	r0, #0
 801fe38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801fe3c:	f003 030f 	and.w	r3, r3, #15
 801fe40:	4604      	mov	r4, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801fe42:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 801fe46:	460f      	mov	r7, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801fe48:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801fe4c:	f7f6 fc86 	bl	801675c <lwip_htons>
  if (iphdr_len < p->tot_len) {
 801fe50:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801fe52:	464e      	mov	r6, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801fe54:	4682      	mov	sl, r0
  if (iphdr_len < p->tot_len) {
 801fe56:	4283      	cmp	r3, r0
 801fe58:	d834      	bhi.n	801fec4 <ip4_input+0xc4>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801fe5a:	8963      	ldrh	r3, [r4, #10]
 801fe5c:	42b3      	cmp	r3, r6
 801fe5e:	d321      	bcc.n	801fea4 <ip4_input+0xa4>
 801fe60:	8923      	ldrh	r3, [r4, #8]
 801fe62:	4553      	cmp	r3, sl
 801fe64:	d31e      	bcc.n	801fea4 <ip4_input+0xa4>
 801fe66:	2e13      	cmp	r6, #19
 801fe68:	d91c      	bls.n	801fea4 <ip4_input+0xa4>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801fe6a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801fe6e:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 802006c <ip4_input+0x26c>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801fe72:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801fe76:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801fe7a:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801fe7c:	f8d8 000c 	ldr.w	r0, [r8, #12]
 801fe80:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801fe84:	f000 80b4 	beq.w	801fff0 <ip4_input+0x1f0>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801fe88:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 801fe8c:	07d2      	lsls	r2, r2, #31
 801fe8e:	d523      	bpl.n	801fed8 <ip4_input+0xd8>
 801fe90:	4638      	mov	r0, r7
 801fe92:	f7ff ff67 	bl	801fd64 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 801fe96:	b1e8      	cbz	r0, 801fed4 <ip4_input+0xd4>
 801fe98:	f8da 0010 	ldr.w	r0, [sl, #16]
 801fe9c:	463e      	mov	r6, r7
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801fe9e:	2800      	cmp	r0, #0
 801fea0:	d048      	beq.n	801ff34 <ip4_input+0x134>
 801fea2:	e039      	b.n	801ff18 <ip4_input+0x118>
    pbuf_free(p);
 801fea4:	4620      	mov	r0, r4
 801fea6:	f7f8 faad 	bl	8018404 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 801feaa:	f8b5 2052 	ldrh.w	r2, [r5, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801feae:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
}
 801feb2:	2000      	movs	r0, #0
    IP_STATS_INC(ip.lenerr);
 801feb4:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801feb6:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 801feb8:	f8a5 2052 	strh.w	r2, [r5, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801febc:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
}
 801fec0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pbuf_realloc(p, iphdr_len);
 801fec4:	4601      	mov	r1, r0
 801fec6:	4620      	mov	r0, r4
 801fec8:	f7f8 fba8 	bl	801861c <pbuf_realloc>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801fecc:	8963      	ldrh	r3, [r4, #10]
 801fece:	42b3      	cmp	r3, r6
 801fed0:	d2c6      	bcs.n	801fe60 <ip4_input+0x60>
 801fed2:	e7e7      	b.n	801fea4 <ip4_input+0xa4>
 801fed4:	f8da 3014 	ldr.w	r3, [sl, #20]
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801fed8:	b2db      	uxtb	r3, r3
 801feda:	2b7f      	cmp	r3, #127	; 0x7f
 801fedc:	d011      	beq.n	801ff02 <ip4_input+0x102>
        NETIF_FOREACH(netif) {
 801fede:	4b62      	ldr	r3, [pc, #392]	; (8020068 <ip4_input+0x268>)
 801fee0:	681e      	ldr	r6, [r3, #0]
 801fee2:	b176      	cbz	r6, 801ff02 <ip4_input+0x102>
          if (netif == inp) {
 801fee4:	42b7      	cmp	r7, r6
 801fee6:	4630      	mov	r0, r6
 801fee8:	d008      	beq.n	801fefc <ip4_input+0xfc>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801feea:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 801feee:	07db      	lsls	r3, r3, #31
 801fef0:	d504      	bpl.n	801fefc <ip4_input+0xfc>
 801fef2:	f7ff ff37 	bl	801fd64 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 801fef6:	2800      	cmp	r0, #0
 801fef8:	f040 8097 	bne.w	802002a <ip4_input+0x22a>
        NETIF_FOREACH(netif) {
 801fefc:	6836      	ldr	r6, [r6, #0]
 801fefe:	2e00      	cmp	r6, #0
 801ff00:	d1f0      	bne.n	801fee4 <ip4_input+0xe4>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801ff02:	f898 3009 	ldrb.w	r3, [r8, #9]
 801ff06:	2b11      	cmp	r3, #17
 801ff08:	f000 8086 	beq.w	8020018 <ip4_input+0x218>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801ff0c:	f8da 0010 	ldr.w	r0, [sl, #16]
 801ff10:	2800      	cmp	r0, #0
 801ff12:	f000 809e 	beq.w	8020052 <ip4_input+0x252>
 801ff16:	2600      	movs	r6, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ff18:	4639      	mov	r1, r7
 801ff1a:	f000 f965 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801ff1e:	2800      	cmp	r0, #0
 801ff20:	d171      	bne.n	8020006 <ip4_input+0x206>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801ff22:	f8da 3010 	ldr.w	r3, [sl, #16]
 801ff26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ff2a:	2be0      	cmp	r3, #224	; 0xe0
 801ff2c:	d06b      	beq.n	8020006 <ip4_input+0x206>
  if (netif == NULL) {
 801ff2e:	2e00      	cmp	r6, #0
 801ff30:	f000 808f 	beq.w	8020052 <ip4_input+0x252>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801ff34:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 801ff38:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801ff3c:	b143      	cbz	r3, 801ff50 <ip4_input+0x150>
    p = ip4_reass(p);
 801ff3e:	4620      	mov	r0, r4
 801ff40:	f000 fb56 	bl	80205f0 <ip4_reass>
    if (p == NULL) {
 801ff44:	4604      	mov	r4, r0
 801ff46:	2800      	cmp	r0, #0
 801ff48:	f43f af75 	beq.w	801fe36 <ip4_input+0x36>
    iphdr = (const struct ip_hdr *)p->payload;
 801ff4c:	f8d0 8004 	ldr.w	r8, [r0, #4]
  ip_data.current_netif = netif;
 801ff50:	f8ca 6000 	str.w	r6, [sl]
  raw_status = raw_input(p, inp);
 801ff54:	4639      	mov	r1, r7
  ip_data.current_input_netif = inp;
 801ff56:	f8ca 7004 	str.w	r7, [sl, #4]
  raw_status = raw_input(p, inp);
 801ff5a:	4620      	mov	r0, r4
  ip_data.current_ip4_header = iphdr;
 801ff5c:	f8ca 8008 	str.w	r8, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801ff60:	f898 3000 	ldrb.w	r3, [r8]
 801ff64:	f003 030f 	and.w	r3, r3, #15
 801ff68:	009b      	lsls	r3, r3, #2
 801ff6a:	f8aa 300c 	strh.w	r3, [sl, #12]
  raw_status = raw_input(p, inp);
 801ff6e:	f7f8 fe07 	bl	8018b80 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 801ff72:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 801ff74:	4683      	mov	fp, r0
  if (raw_status != RAW_INPUT_EATEN)
 801ff76:	d02f      	beq.n	801ffd8 <ip4_input+0x1d8>
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801ff78:	4649      	mov	r1, r9
 801ff7a:	4620      	mov	r0, r4
 801ff7c:	f7f8 fa06 	bl	801838c <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 801ff80:	f898 3009 	ldrb.w	r3, [r8, #9]
 801ff84:	2b06      	cmp	r3, #6
 801ff86:	d05f      	beq.n	8020048 <ip4_input+0x248>
 801ff88:	2b11      	cmp	r3, #17
 801ff8a:	d058      	beq.n	802003e <ip4_input+0x23e>
 801ff8c:	2b01      	cmp	r3, #1
 801ff8e:	d051      	beq.n	8020034 <ip4_input+0x234>
        if (raw_status == RAW_INPUT_DELIVERED) {
 801ff90:	f1bb 0f02 	cmp.w	fp, #2
 801ff94:	d01d      	beq.n	801ffd2 <ip4_input+0x1d2>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ff96:	4631      	mov	r1, r6
 801ff98:	f8da 0014 	ldr.w	r0, [sl, #20]
 801ff9c:	f000 f924 	bl	80201e8 <ip4_addr_isbroadcast_u32>
 801ffa0:	b968      	cbnz	r0, 801ffbe <ip4_input+0x1be>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ffa2:	f8da 3014 	ldr.w	r3, [sl, #20]
 801ffa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ffaa:	2be0      	cmp	r3, #224	; 0xe0
 801ffac:	d007      	beq.n	801ffbe <ip4_input+0x1be>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ffae:	4649      	mov	r1, r9
 801ffb0:	4620      	mov	r0, r4
 801ffb2:	f7f8 fa1f 	bl	80183f4 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ffb6:	2102      	movs	r1, #2
 801ffb8:	4620      	mov	r0, r4
 801ffba:	f7ff fec7 	bl	801fd4c <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 801ffbe:	f8b5 2058 	ldrh.w	r2, [r5, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801ffc2:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
          IP_STATS_INC(ip.proterr);
 801ffc6:	3201      	adds	r2, #1
          IP_STATS_INC(ip.drop);
 801ffc8:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 801ffca:	f8a5 2058 	strh.w	r2, [r5, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801ffce:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
        pbuf_free(p);
 801ffd2:	4620      	mov	r0, r4
 801ffd4:	f7f8 fa16 	bl	8018404 <pbuf_free>
  ip_data.current_netif = NULL;
 801ffd8:	2300      	movs	r3, #0
}
 801ffda:	2000      	movs	r0, #0
  ip_data.current_input_netif = NULL;
 801ffdc:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 801ffe0:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ffe4:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ffe8:	e9ca 3304 	strd	r3, r3, [sl, #16]
}
 801ffec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801fff0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 801fff4:	07d9      	lsls	r1, r3, #31
 801fff6:	d584      	bpl.n	801ff02 <ip4_input+0x102>
 801fff8:	687b      	ldr	r3, [r7, #4]
 801fffa:	2b00      	cmp	r3, #0
 801fffc:	d081      	beq.n	801ff02 <ip4_input+0x102>
 801fffe:	463e      	mov	r6, r7
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8020000:	2800      	cmp	r0, #0
 8020002:	d097      	beq.n	801ff34 <ip4_input+0x134>
 8020004:	e788      	b.n	801ff18 <ip4_input+0x118>
      pbuf_free(p);
 8020006:	4620      	mov	r0, r4
 8020008:	f7f8 f9fc 	bl	8018404 <pbuf_free>
      IP_STATS_INC(ip.drop);
 802000c:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
 8020010:	3301      	adds	r3, #1
 8020012:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
      return ERR_OK;
 8020016:	e70e      	b.n	801fe36 <ip4_input+0x36>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8020018:	eb08 0309 	add.w	r3, r8, r9
 802001c:	885b      	ldrh	r3, [r3, #2]
 802001e:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8020022:	f47f af73 	bne.w	801ff0c <ip4_input+0x10c>
 8020026:	463e      	mov	r6, r7
 8020028:	e781      	b.n	801ff2e <ip4_input+0x12e>
 802002a:	f8da 0010 	ldr.w	r0, [sl, #16]
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 802002e:	2800      	cmp	r0, #0
 8020030:	d080      	beq.n	801ff34 <ip4_input+0x134>
 8020032:	e771      	b.n	801ff18 <ip4_input+0x118>
        icmp_input(p, inp);
 8020034:	4639      	mov	r1, r7
 8020036:	4620      	mov	r0, r4
 8020038:	f7ff fd8a 	bl	801fb50 <icmp_input>
        break;
 802003c:	e7cc      	b.n	801ffd8 <ip4_input+0x1d8>
        udp_input(p, inp);
 802003e:	4639      	mov	r1, r7
 8020040:	4620      	mov	r0, r4
 8020042:	f7fd f953 	bl	801d2ec <udp_input>
        break;
 8020046:	e7c7      	b.n	801ffd8 <ip4_input+0x1d8>
        tcp_input(p, inp);
 8020048:	4639      	mov	r1, r7
 802004a:	4620      	mov	r0, r4
 802004c:	f7fa fee8 	bl	801ae20 <tcp_input>
        break;
 8020050:	e7c2      	b.n	801ffd8 <ip4_input+0x1d8>
      IP_STATS_INC(ip.drop);
 8020052:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
    pbuf_free(p);
 8020056:	4620      	mov	r0, r4
      IP_STATS_INC(ip.drop);
 8020058:	3301      	adds	r3, #1
 802005a:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
    pbuf_free(p);
 802005e:	f7f8 f9d1 	bl	8018404 <pbuf_free>
    return ERR_OK;
 8020062:	e6e8      	b.n	801fe36 <ip4_input+0x36>
 8020064:	2002e0b4 	.word	0x2002e0b4
 8020068:	2002e0a8 	.word	0x2002e0a8
 802006c:	2001f18c 	.word	0x2001f18c

08020070 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8020070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020074:	461d      	mov	r5, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020076:	7b83      	ldrb	r3, [r0, #14]
{
 8020078:	b083      	sub	sp, #12
 802007a:	4604      	mov	r4, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 802007c:	2b01      	cmp	r3, #1
{
 802007e:	4689      	mov	r9, r1
 8020080:	4617      	mov	r7, r2
 8020082:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
 8020086:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 802008a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 802008e:	d15f      	bne.n	8020150 <ip4_output_if_src+0xe0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8020090:	2f00      	cmp	r7, #0
 8020092:	d066      	beq.n	8020162 <ip4_output_if_src+0xf2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8020094:	2114      	movs	r1, #20
 8020096:	4620      	mov	r0, r4
 8020098:	f7f8 f974 	bl	8018384 <pbuf_add_header>
 802009c:	2800      	cmp	r0, #0
 802009e:	d17a      	bne.n	8020196 <ip4_output_if_src+0x126>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80200a0:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 80200a2:	6866      	ldr	r6, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80200a4:	2b13      	cmp	r3, #19
 80200a6:	d964      	bls.n	8020172 <ip4_output_if_src+0x102>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80200a8:	7235      	strb	r5, [r6, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 80200aa:	ea4b 2505 	orr.w	r5, fp, r5, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 80200ae:	f886 b009 	strb.w	fp, [r6, #9]
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
    IPH_TOS_SET(iphdr, tos);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 80200b2:	ea4f 210a 	mov.w	r1, sl, lsl #8
    ip4_addr_copy(iphdr->dest, *dest);
 80200b6:	683a      	ldr	r2, [r7, #0]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 80200b8:	122b      	asrs	r3, r5, #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 80200ba:	f041 0145 	orr.w	r1, r1, #69	; 0x45
    IPH_TOS_SET(iphdr, tos);
 80200be:	f886 a001 	strb.w	sl, [r6, #1]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 80200c2:	0c10      	lsrs	r0, r2, #16
    ip4_addr_copy(iphdr->dest, *dest);
 80200c4:	6132      	str	r2, [r6, #16]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 80200c6:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80200ca:	2345      	movs	r3, #69	; 0x45
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 80200cc:	fa10 f282 	uxtah	r2, r0, r2
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80200d0:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 80201c0 <ip4_output_if_src+0x150>
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80200d4:	7033      	strb	r3, [r6, #0]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 80200d6:	440a      	add	r2, r1
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80200d8:	8920      	ldrh	r0, [r4, #8]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 80200da:	fa12 f585 	uxtah	r5, r2, r5
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80200de:	f7f6 fb3d 	bl	801675c <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 80200e2:	2200      	movs	r2, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80200e4:	4603      	mov	r3, r0
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80200e6:	f8ba 0000 	ldrh.w	r0, [sl]
    IPH_OFFSET_SET(iphdr, 0);
 80200ea:	71b2      	strb	r2, [r6, #6]
    chk_sum += iphdr->_len;
 80200ec:	441d      	add	r5, r3
    IPH_OFFSET_SET(iphdr, 0);
 80200ee:	71f2      	strb	r2, [r6, #7]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80200f0:	8073      	strh	r3, [r6, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80200f2:	f7f6 fb33 	bl	801675c <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80200f6:	f8ba 3000 	ldrh.w	r3, [sl]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80200fa:	80b0      	strh	r0, [r6, #4]
    ++ip_id;
 80200fc:	1c5a      	adds	r2, r3, #1
    chk_sum += iphdr->_id;
 80200fe:	1943      	adds	r3, r0, r5
    ++ip_id;
 8020100:	f8aa 2000 	strh.w	r2, [sl]

    if (src == NULL) {
 8020104:	f1b9 0f00 	cmp.w	r9, #0
 8020108:	d03b      	beq.n	8020182 <ip4_output_if_src+0x112>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 802010a:	f8d9 2000 	ldr.w	r2, [r9]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
 802010e:	fa13 f382 	uxtah	r3, r3, r2
 8020112:	60f2      	str	r2, [r6, #12]
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 8020114:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 8020118:	b29a      	uxth	r2, r3
 802011a:	eb02 4313 	add.w	r3, r2, r3, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 802011e:	eb03 4313 	add.w	r3, r3, r3, lsr #16
    chk_sum = ~chk_sum;
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 8020122:	43db      	mvns	r3, r3
 8020124:	8173      	strh	r3, [r6, #10]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 8020126:	4a20      	ldr	r2, [pc, #128]	; (80201a8 <ip4_output_if_src+0x138>)
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8020128:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
  IP_STATS_INC(ip.xmit);
 802012c:	f8b2 3048 	ldrh.w	r3, [r2, #72]	; 0x48
 8020130:	3301      	adds	r3, #1
 8020132:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
    return ip4_frag(p, netif, dest);
 8020136:	463a      	mov	r2, r7
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8020138:	b111      	cbz	r1, 8020140 <ip4_output_if_src+0xd0>
 802013a:	8923      	ldrh	r3, [r4, #8]
 802013c:	428b      	cmp	r3, r1
 802013e:	d823      	bhi.n	8020188 <ip4_output_if_src+0x118>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8020140:	4621      	mov	r1, r4
 8020142:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8020146:	4640      	mov	r0, r8
 8020148:	4798      	blx	r3
}
 802014a:	b003      	add	sp, #12
 802014c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020150:	4b16      	ldr	r3, [pc, #88]	; (80201ac <ip4_output_if_src+0x13c>)
 8020152:	f44f 7255 	mov.w	r2, #852	; 0x354
 8020156:	4916      	ldr	r1, [pc, #88]	; (80201b0 <ip4_output_if_src+0x140>)
 8020158:	4816      	ldr	r0, [pc, #88]	; (80201b4 <ip4_output_if_src+0x144>)
 802015a:	f002 fa6b 	bl	8022634 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 802015e:	2f00      	cmp	r7, #0
 8020160:	d198      	bne.n	8020094 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 8020162:	8963      	ldrh	r3, [r4, #10]
 8020164:	2b13      	cmp	r3, #19
 8020166:	d916      	bls.n	8020196 <ip4_output_if_src+0x126>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8020168:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 802016a:	af01      	add	r7, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 802016c:	691b      	ldr	r3, [r3, #16]
 802016e:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8020170:	e7d9      	b.n	8020126 <ip4_output_if_src+0xb6>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8020172:	4b0e      	ldr	r3, [pc, #56]	; (80201ac <ip4_output_if_src+0x13c>)
 8020174:	f44f 7262 	mov.w	r2, #904	; 0x388
 8020178:	490f      	ldr	r1, [pc, #60]	; (80201b8 <ip4_output_if_src+0x148>)
 802017a:	480e      	ldr	r0, [pc, #56]	; (80201b4 <ip4_output_if_src+0x144>)
 802017c:	f002 fa5a 	bl	8022634 <iprintf>
 8020180:	e792      	b.n	80200a8 <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8020182:	4a0e      	ldr	r2, [pc, #56]	; (80201bc <ip4_output_if_src+0x14c>)
 8020184:	6812      	ldr	r2, [r2, #0]
 8020186:	e7c2      	b.n	802010e <ip4_output_if_src+0x9e>
    return ip4_frag(p, netif, dest);
 8020188:	4641      	mov	r1, r8
 802018a:	4620      	mov	r0, r4
 802018c:	f000 fc70 	bl	8020a70 <ip4_frag>
}
 8020190:	b003      	add	sp, #12
 8020192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      IP_STATS_INC(ip.err);
 8020196:	4a04      	ldr	r2, [pc, #16]	; (80201a8 <ip4_output_if_src+0x138>)
      return ERR_BUF;
 8020198:	f06f 0001 	mvn.w	r0, #1
      IP_STATS_INC(ip.err);
 802019c:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 80201a0:	3301      	adds	r3, #1
 80201a2:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
      return ERR_BUF;
 80201a6:	e7d0      	b.n	802014a <ip4_output_if_src+0xda>
 80201a8:	2002e0b4 	.word	0x2002e0b4
 80201ac:	08041b28 	.word	0x08041b28
 80201b0:	08041b5c 	.word	0x08041b5c
 80201b4:	08028ef8 	.word	0x08028ef8
 80201b8:	08041b68 	.word	0x08041b68
 80201bc:	08041be0 	.word	0x08041be0
 80201c0:	2001ad66 	.word	0x2001ad66

080201c4 <ip4_output_if>:
{
 80201c4:	b4f0      	push	{r4, r5, r6, r7}
 80201c6:	9c06      	ldr	r4, [sp, #24]
 80201c8:	f89d 5010 	ldrb.w	r5, [sp, #16]
 80201cc:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80201d0:	b11a      	cbz	r2, 80201da <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 80201d2:	b109      	cbz	r1, 80201d8 <ip4_output_if+0x14>
 80201d4:	680f      	ldr	r7, [r1, #0]
 80201d6:	b907      	cbnz	r7, 80201da <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 80201d8:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80201da:	9504      	str	r5, [sp, #16]
 80201dc:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 80201e0:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80201e2:	f7ff bf45 	b.w	8020070 <ip4_output_if_src>
 80201e6:	bf00      	nop

080201e8 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80201e8:	1e43      	subs	r3, r0, #1
{
 80201ea:	4602      	mov	r2, r0
  if ((~addr == IPADDR_ANY) ||
 80201ec:	3303      	adds	r3, #3
 80201ee:	d815      	bhi.n	802021c <ip4_addr_isbroadcast_u32+0x34>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80201f0:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 80201f4:	f013 0002 	ands.w	r0, r3, #2
 80201f8:	d00f      	beq.n	802021a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80201fa:	6848      	ldr	r0, [r1, #4]
 80201fc:	4290      	cmp	r0, r2
 80201fe:	d00b      	beq.n	8020218 <ip4_addr_isbroadcast_u32+0x30>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8020200:	688b      	ldr	r3, [r1, #8]
 8020202:	4050      	eors	r0, r2
 8020204:	4218      	tst	r0, r3
 8020206:	d107      	bne.n	8020218 <ip4_addr_isbroadcast_u32+0x30>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8020208:	ea22 0203 	bic.w	r2, r2, r3
 802020c:	43d8      	mvns	r0, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 802020e:	1a10      	subs	r0, r2, r0
 8020210:	fab0 f080 	clz	r0, r0
 8020214:	0940      	lsrs	r0, r0, #5
 8020216:	4770      	bx	lr
 8020218:	2000      	movs	r0, #0
  }
}
 802021a:	4770      	bx	lr
    return 1;
 802021c:	2001      	movs	r0, #1
 802021e:	4770      	bx	lr

08020220 <ip4addr_aton>:
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8020220:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8020370 <ip4addr_aton+0x150>
  c = *cp;
 8020224:	7803      	ldrb	r3, [r0, #0]
    if (!lwip_isdigit(c)) {
 8020226:	f81c 2003 	ldrb.w	r2, [ip, r3]
 802022a:	0752      	lsls	r2, r2, #29
 802022c:	f140 808e 	bpl.w	802034c <ip4addr_aton+0x12c>
{
 8020230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020234:	b084      	sub	sp, #16
 8020236:	460e      	mov	r6, r1
  u32_t *pp = parts;
 8020238:	46e9      	mov	r9, sp
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 802023a:	f10d 080c 	add.w	r8, sp, #12
  u32_t *pp = parts;
 802023e:	46ce      	mov	lr, r9
    if (c == '0') {
 8020240:	2b30      	cmp	r3, #48	; 0x30
 8020242:	d030      	beq.n	80202a6 <ip4addr_aton+0x86>
    base = 10;
 8020244:	210a      	movs	r1, #10
 8020246:	2400      	movs	r4, #0
 8020248:	e003      	b.n	8020252 <ip4addr_aton+0x32>
        val = (val * base) + (u32_t)(c - '0');
 802024a:	f1a7 0430 	sub.w	r4, r7, #48	; 0x30
        c = *++cp;
 802024e:	7843      	ldrb	r3, [r0, #1]
 8020250:	3001      	adds	r0, #1
      if (lwip_isdigit(c)) {
 8020252:	f81c 2003 	ldrb.w	r2, [ip, r3]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8020256:	f103 050a 	add.w	r5, r3, #10
        val = (val * base) + (u32_t)(c - '0');
 802025a:	fb04 3701 	mla	r7, r4, r1, r3
      if (lwip_isdigit(c)) {
 802025e:	f012 0f04 	tst.w	r2, #4
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8020262:	f002 0a03 	and.w	sl, r2, #3
      if (lwip_isdigit(c)) {
 8020266:	d1f0      	bne.n	802024a <ip4addr_aton+0x2a>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8020268:	2910      	cmp	r1, #16
 802026a:	d10c      	bne.n	8020286 <ip4addr_aton+0x66>
 802026c:	f012 0f44 	tst.w	r2, #68	; 0x44
 8020270:	d009      	beq.n	8020286 <ip4addr_aton+0x66>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8020272:	f1ba 0f02 	cmp.w	sl, #2
        c = *++cp;
 8020276:	7843      	ldrb	r3, [r0, #1]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8020278:	bf0c      	ite	eq
 802027a:	2261      	moveq	r2, #97	; 0x61
 802027c:	2241      	movne	r2, #65	; 0x41
 802027e:	1aad      	subs	r5, r5, r2
 8020280:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
        c = *++cp;
 8020284:	e7e4      	b.n	8020250 <ip4addr_aton+0x30>
    if (c == '.') {
 8020286:	2b2e      	cmp	r3, #46	; 0x2e
 8020288:	d119      	bne.n	80202be <ip4addr_aton+0x9e>
      if (pp >= parts + 3) {
 802028a:	45c6      	cmp	lr, r8
 802028c:	d007      	beq.n	802029e <ip4addr_aton+0x7e>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 802028e:	7843      	ldrb	r3, [r0, #1]
 8020290:	3001      	adds	r0, #1
      *pp++ = val;
 8020292:	f84e 4b04 	str.w	r4, [lr], #4
    if (!lwip_isdigit(c)) {
 8020296:	f81c 2003 	ldrb.w	r2, [ip, r3]
 802029a:	0752      	lsls	r2, r2, #29
 802029c:	d4d0      	bmi.n	8020240 <ip4addr_aton+0x20>
      return 0;
 802029e:	2000      	movs	r0, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 80202a0:	b004      	add	sp, #16
 80202a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      c = *++cp;
 80202a6:	7843      	ldrb	r3, [r0, #1]
      if (c == 'x' || c == 'X') {
 80202a8:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 80202ac:	2a58      	cmp	r2, #88	; 0x58
 80202ae:	d002      	beq.n	80202b6 <ip4addr_aton+0x96>
      c = *++cp;
 80202b0:	3001      	adds	r0, #1
        base = 8;
 80202b2:	2108      	movs	r1, #8
 80202b4:	e7c7      	b.n	8020246 <ip4addr_aton+0x26>
        c = *++cp;
 80202b6:	7883      	ldrb	r3, [r0, #2]
        base = 16;
 80202b8:	2110      	movs	r1, #16
        c = *++cp;
 80202ba:	3002      	adds	r0, #2
 80202bc:	e7c3      	b.n	8020246 <ip4addr_aton+0x26>
  if (c != '\0' && !lwip_isspace(c)) {
 80202be:	b10b      	cbz	r3, 80202c4 <ip4addr_aton+0xa4>
 80202c0:	0713      	lsls	r3, r2, #28
 80202c2:	d5ec      	bpl.n	802029e <ip4addr_aton+0x7e>
  switch (pp - parts + 1) {
 80202c4:	ebae 0009 	sub.w	r0, lr, r9
 80202c8:	1080      	asrs	r0, r0, #2
 80202ca:	3001      	adds	r0, #1
 80202cc:	2804      	cmp	r0, #4
 80202ce:	d841      	bhi.n	8020354 <ip4addr_aton+0x134>
 80202d0:	a301      	add	r3, pc, #4	; (adr r3, 80202d8 <ip4addr_aton+0xb8>)
 80202d2:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 80202d6:	bf00      	nop
 80202d8:	080202a1 	.word	0x080202a1
 80202dc:	0802030f 	.word	0x0802030f
 80202e0:	0802033b 	.word	0x0802033b
 80202e4:	0802031f 	.word	0x0802031f
 80202e8:	080202ed 	.word	0x080202ed
      if (val > 0xff) {
 80202ec:	2cff      	cmp	r4, #255	; 0xff
 80202ee:	d8d6      	bhi.n	802029e <ip4addr_aton+0x7e>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80202f0:	9900      	ldr	r1, [sp, #0]
 80202f2:	29ff      	cmp	r1, #255	; 0xff
 80202f4:	d8d3      	bhi.n	802029e <ip4addr_aton+0x7e>
 80202f6:	9b01      	ldr	r3, [sp, #4]
 80202f8:	2bff      	cmp	r3, #255	; 0xff
 80202fa:	d8d0      	bhi.n	802029e <ip4addr_aton+0x7e>
 80202fc:	9a02      	ldr	r2, [sp, #8]
 80202fe:	2aff      	cmp	r2, #255	; 0xff
 8020300:	d8cd      	bhi.n	802029e <ip4addr_aton+0x7e>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8020302:	041b      	lsls	r3, r3, #16
 8020304:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8020308:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 802030c:	431c      	orrs	r4, r3
  if (addr) {
 802030e:	b1fe      	cbz	r6, 8020350 <ip4addr_aton+0x130>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8020310:	4620      	mov	r0, r4
 8020312:	f7f6 fa27 	bl	8016764 <lwip_htonl>
 8020316:	4603      	mov	r3, r0
  return 1;
 8020318:	2001      	movs	r0, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 802031a:	6033      	str	r3, [r6, #0]
 802031c:	e7c0      	b.n	80202a0 <ip4addr_aton+0x80>
      if (val > 0xffff) {
 802031e:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 8020322:	d2bc      	bcs.n	802029e <ip4addr_aton+0x7e>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8020324:	9a00      	ldr	r2, [sp, #0]
 8020326:	2aff      	cmp	r2, #255	; 0xff
 8020328:	d8b9      	bhi.n	802029e <ip4addr_aton+0x7e>
 802032a:	9b01      	ldr	r3, [sp, #4]
 802032c:	2bff      	cmp	r3, #255	; 0xff
 802032e:	d8b6      	bhi.n	802029e <ip4addr_aton+0x7e>
      val |= (parts[0] << 24) | (parts[1] << 16);
 8020330:	041b      	lsls	r3, r3, #16
 8020332:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8020336:	431c      	orrs	r4, r3
      break;
 8020338:	e7e9      	b.n	802030e <ip4addr_aton+0xee>
      if (val > 0xffffffUL) {
 802033a:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 802033e:	d2ae      	bcs.n	802029e <ip4addr_aton+0x7e>
      if (parts[0] > 0xff) {
 8020340:	9b00      	ldr	r3, [sp, #0]
 8020342:	2bff      	cmp	r3, #255	; 0xff
 8020344:	d8ab      	bhi.n	802029e <ip4addr_aton+0x7e>
      val |= parts[0] << 24;
 8020346:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      break;
 802034a:	e7e0      	b.n	802030e <ip4addr_aton+0xee>
      return 0;
 802034c:	2000      	movs	r0, #0
}
 802034e:	4770      	bx	lr
  return 1;
 8020350:	2001      	movs	r0, #1
 8020352:	e7a5      	b.n	80202a0 <ip4addr_aton+0x80>
      LWIP_ASSERT("unhandled", 0);
 8020354:	4b03      	ldr	r3, [pc, #12]	; (8020364 <ip4addr_aton+0x144>)
 8020356:	22f9      	movs	r2, #249	; 0xf9
 8020358:	4903      	ldr	r1, [pc, #12]	; (8020368 <ip4addr_aton+0x148>)
 802035a:	4804      	ldr	r0, [pc, #16]	; (802036c <ip4addr_aton+0x14c>)
 802035c:	f002 f96a 	bl	8022634 <iprintf>
      break;
 8020360:	e7d5      	b.n	802030e <ip4addr_aton+0xee>
 8020362:	bf00      	nop
 8020364:	08041b98 	.word	0x08041b98
 8020368:	08041bd4 	.word	0x08041bd4
 802036c:	08028ef8 	.word	0x08028ef8
 8020370:	08041e3d 	.word	0x08041e3d

08020374 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8020374:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8020376:	4b0f      	ldr	r3, [pc, #60]	; (80203b4 <ip_reass_dequeue_datagram+0x40>)
{
 8020378:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 802037a:	681a      	ldr	r2, [r3, #0]
 802037c:	4282      	cmp	r2, r0
 802037e:	d009      	beq.n	8020394 <ip_reass_dequeue_datagram+0x20>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8020380:	460d      	mov	r5, r1
 8020382:	b179      	cbz	r1, 80203a4 <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 8020384:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8020386:	4621      	mov	r1, r4
 8020388:	2005      	movs	r0, #5
    prev->next = ipr->next;
 802038a:	602b      	str	r3, [r5, #0]
}
 802038c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 8020390:	f7f7 bd68 	b.w	8017e64 <memp_free>
    reassdatagrams = ipr->next;
 8020394:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8020396:	4621      	mov	r1, r4
 8020398:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 802039a:	601a      	str	r2, [r3, #0]
}
 802039c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 80203a0:	f7f7 bd60 	b.w	8017e64 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80203a4:	4b04      	ldr	r3, [pc, #16]	; (80203b8 <ip_reass_dequeue_datagram+0x44>)
 80203a6:	f240 1245 	movw	r2, #325	; 0x145
 80203aa:	4904      	ldr	r1, [pc, #16]	; (80203bc <ip_reass_dequeue_datagram+0x48>)
 80203ac:	4804      	ldr	r0, [pc, #16]	; (80203c0 <ip_reass_dequeue_datagram+0x4c>)
 80203ae:	f002 f941 	bl	8022634 <iprintf>
 80203b2:	e7e7      	b.n	8020384 <ip_reass_dequeue_datagram+0x10>
 80203b4:	2001ad6c 	.word	0x2001ad6c
 80203b8:	08041be8 	.word	0x08041be8
 80203bc:	08041c24 	.word	0x08041c24
 80203c0:	08028ef8 	.word	0x08028ef8

080203c4 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80203c4:	4281      	cmp	r1, r0
{
 80203c6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203ca:	4606      	mov	r6, r0
 80203cc:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80203ce:	d072      	beq.n	80204b6 <ip_reass_free_complete_datagram+0xf2>
  if (prev != NULL) {
 80203d0:	b147      	cbz	r7, 80203e4 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80203d2:	683b      	ldr	r3, [r7, #0]
 80203d4:	42b3      	cmp	r3, r6
 80203d6:	d005      	beq.n	80203e4 <ip_reass_free_complete_datagram+0x20>
 80203d8:	4b3a      	ldr	r3, [pc, #232]	; (80204c4 <ip_reass_free_complete_datagram+0x100>)
 80203da:	22ad      	movs	r2, #173	; 0xad
 80203dc:	493a      	ldr	r1, [pc, #232]	; (80204c8 <ip_reass_free_complete_datagram+0x104>)
 80203de:	483b      	ldr	r0, [pc, #236]	; (80204cc <ip_reass_free_complete_datagram+0x108>)
 80203e0:	f002 f928 	bl	8022634 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80203e4:	6875      	ldr	r5, [r6, #4]
 80203e6:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 80203e8:	889a      	ldrh	r2, [r3, #4]
 80203ea:	2a00      	cmp	r2, #0
 80203ec:	d03f      	beq.n	802046e <ip_reass_free_complete_datagram+0xaa>
  u16_t pbufs_freed = 0;
 80203ee:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80203f2:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 80204c4 <ip_reass_free_complete_datagram+0x100>
 80203f6:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 80204dc <ip_reass_free_complete_datagram+0x118>
 80203fa:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80204cc <ip_reass_free_complete_datagram+0x108>
 80203fe:	e005      	b.n	802040c <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 8020400:	4628      	mov	r0, r5
  while (p != NULL) {
 8020402:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8020404:	f7f7 fffe 	bl	8018404 <pbuf_free>
  while (p != NULL) {
 8020408:	b1b4      	cbz	r4, 8020438 <ip_reass_free_complete_datagram+0x74>
 802040a:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 802040c:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 802040e:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 8020410:	f7f8 f95c 	bl	80186cc <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8020414:	4458      	add	r0, fp
 8020416:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 802041a:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 802041e:	dbef      	blt.n	8020400 <ip_reass_free_complete_datagram+0x3c>
 8020420:	4653      	mov	r3, sl
 8020422:	22cc      	movs	r2, #204	; 0xcc
 8020424:	4649      	mov	r1, r9
 8020426:	4640      	mov	r0, r8
 8020428:	f002 f904 	bl	8022634 <iprintf>
    pbuf_free(pcur);
 802042c:	4628      	mov	r0, r5
  while (p != NULL) {
 802042e:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8020430:	f7f7 ffe8 	bl	8018404 <pbuf_free>
  while (p != NULL) {
 8020434:	2c00      	cmp	r4, #0
 8020436:	d1e8      	bne.n	802040a <ip_reass_free_complete_datagram+0x46>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8020438:	4c25      	ldr	r4, [pc, #148]	; (80204d0 <ip_reass_free_complete_datagram+0x10c>)
  ip_reass_dequeue_datagram(ipr, prev);
 802043a:	4639      	mov	r1, r7
 802043c:	4630      	mov	r0, r6
 802043e:	f7ff ff99 	bl	8020374 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8020442:	8823      	ldrh	r3, [r4, #0]
 8020444:	455b      	cmp	r3, fp
 8020446:	d305      	bcc.n	8020454 <ip_reass_free_complete_datagram+0x90>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8020448:	eba3 030b 	sub.w	r3, r3, fp
}
 802044c:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 802044e:	8023      	strh	r3, [r4, #0]
}
 8020450:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8020454:	4b1b      	ldr	r3, [pc, #108]	; (80204c4 <ip_reass_free_complete_datagram+0x100>)
 8020456:	22d2      	movs	r2, #210	; 0xd2
 8020458:	491e      	ldr	r1, [pc, #120]	; (80204d4 <ip_reass_free_complete_datagram+0x110>)
 802045a:	481c      	ldr	r0, [pc, #112]	; (80204cc <ip_reass_free_complete_datagram+0x108>)
 802045c:	f002 f8ea 	bl	8022634 <iprintf>
 8020460:	8823      	ldrh	r3, [r4, #0]
}
 8020462:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8020464:	eba3 030b 	sub.w	r3, r3, fp
 8020468:	8023      	strh	r3, [r4, #0]
}
 802046a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 802046e:	4632      	mov	r2, r6
    ipr->p = iprh->next_pbuf;
 8020470:	6818      	ldr	r0, [r3, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8020472:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 8020474:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8020476:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8020478:	f852 4f08 	ldr.w	r4, [r2, #8]!
 802047c:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8020480:	f8d2 e008 	ldr.w	lr, [r2, #8]
 8020484:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8020488:	601c      	str	r4, [r3, #0]
 802048a:	f8c3 8004 	str.w	r8, [r3, #4]
 802048e:	f8c3 e008 	str.w	lr, [r3, #8]
 8020492:	f8c3 c00c 	str.w	ip, [r3, #12]
 8020496:	6914      	ldr	r4, [r2, #16]
 8020498:	611c      	str	r4, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 802049a:	f7ff fc5d 	bl	801fd58 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 802049e:	4628      	mov	r0, r5
 80204a0:	f7f8 f914 	bl	80186cc <pbuf_clen>
 80204a4:	4683      	mov	fp, r0
    pbuf_free(p);
 80204a6:	4628      	mov	r0, r5
 80204a8:	f7f7 ffac 	bl	8018404 <pbuf_free>
  p = ipr->p;
 80204ac:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 80204ae:	2d00      	cmp	r5, #0
 80204b0:	d0c2      	beq.n	8020438 <ip_reass_free_complete_datagram+0x74>
 80204b2:	686b      	ldr	r3, [r5, #4]
 80204b4:	e79d      	b.n	80203f2 <ip_reass_free_complete_datagram+0x2e>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80204b6:	4b03      	ldr	r3, [pc, #12]	; (80204c4 <ip_reass_free_complete_datagram+0x100>)
 80204b8:	22ab      	movs	r2, #171	; 0xab
 80204ba:	4907      	ldr	r1, [pc, #28]	; (80204d8 <ip_reass_free_complete_datagram+0x114>)
 80204bc:	4803      	ldr	r0, [pc, #12]	; (80204cc <ip_reass_free_complete_datagram+0x108>)
 80204be:	f002 f8b9 	bl	8022634 <iprintf>
 80204c2:	e785      	b.n	80203d0 <ip_reass_free_complete_datagram+0xc>
 80204c4:	08041be8 	.word	0x08041be8
 80204c8:	08041c4c 	.word	0x08041c4c
 80204cc:	08028ef8 	.word	0x08028ef8
 80204d0:	2001ad68 	.word	0x2001ad68
 80204d4:	08041c80 	.word	0x08041c80
 80204d8:	08041c40 	.word	0x08041c40
 80204dc:	08041c60 	.word	0x08041c60

080204e0 <ip_reass_remove_oldest_datagram>:
{
 80204e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 80204e4:	2700      	movs	r7, #0
 80204e6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8020550 <ip_reass_remove_oldest_datagram+0x70>
{
 80204ea:	4605      	mov	r5, r0
 80204ec:	460e      	mov	r6, r1
    r = reassdatagrams;
 80204ee:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 80204f2:	b1f3      	cbz	r3, 8020532 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 80204f4:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80204f6:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 80204fa:	4621      	mov	r1, r4
    prev = NULL;
 80204fc:	46a4      	mov	ip, r4
    oldest = NULL;
 80204fe:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8020500:	695a      	ldr	r2, [r3, #20]
 8020502:	4572      	cmp	r2, lr
 8020504:	d018      	beq.n	8020538 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 8020506:	3401      	adds	r4, #1
        if (oldest == NULL) {
 8020508:	b120      	cbz	r0, 8020514 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 802050a:	f893 901f 	ldrb.w	r9, [r3, #31]
 802050e:	7fc2      	ldrb	r2, [r0, #31]
 8020510:	4591      	cmp	r9, r2
 8020512:	d801      	bhi.n	8020518 <ip_reass_remove_oldest_datagram+0x38>
 8020514:	4661      	mov	r1, ip
 8020516:	4618      	mov	r0, r3
      if (r->next != NULL) {
 8020518:	681a      	ldr	r2, [r3, #0]
 802051a:	469c      	mov	ip, r3
 802051c:	4613      	mov	r3, r2
 802051e:	2a00      	cmp	r2, #0
 8020520:	d1ee      	bne.n	8020500 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 8020522:	b110      	cbz	r0, 802052a <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8020524:	f7ff ff4e 	bl	80203c4 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8020528:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 802052a:	42b7      	cmp	r7, r6
 802052c:	da01      	bge.n	8020532 <ip_reass_remove_oldest_datagram+0x52>
 802052e:	2c01      	cmp	r4, #1
 8020530:	dcdd      	bgt.n	80204ee <ip_reass_remove_oldest_datagram+0xe>
}
 8020532:	4638      	mov	r0, r7
 8020534:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8020538:	f8d5 9010 	ldr.w	r9, [r5, #16]
 802053c:	699a      	ldr	r2, [r3, #24]
 802053e:	454a      	cmp	r2, r9
 8020540:	d1e1      	bne.n	8020506 <ip_reass_remove_oldest_datagram+0x26>
 8020542:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 8020546:	88aa      	ldrh	r2, [r5, #4]
 8020548:	4591      	cmp	r9, r2
 802054a:	d1dc      	bne.n	8020506 <ip_reass_remove_oldest_datagram+0x26>
 802054c:	e7e4      	b.n	8020518 <ip_reass_remove_oldest_datagram+0x38>
 802054e:	bf00      	nop
 8020550:	2001ad6c 	.word	0x2001ad6c

08020554 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8020554:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 8020556:	4604      	mov	r4, r0
 8020558:	b128      	cbz	r0, 8020566 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 802055a:	4621      	mov	r1, r4
 802055c:	2006      	movs	r0, #6
}
 802055e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8020562:	f7f7 bc7f 	b.w	8017e64 <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 8020566:	4906      	ldr	r1, [pc, #24]	; (8020580 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8020568:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 802056c:	4b05      	ldr	r3, [pc, #20]	; (8020584 <ip_frag_free_pbuf_custom_ref+0x30>)
 802056e:	4806      	ldr	r0, [pc, #24]	; (8020588 <ip_frag_free_pbuf_custom_ref+0x34>)
 8020570:	f002 f860 	bl	8022634 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8020574:	4621      	mov	r1, r4
 8020576:	2006      	movs	r0, #6
}
 8020578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 802057c:	f7f7 bc72 	b.w	8017e64 <memp_free>
 8020580:	08041654 	.word	0x08041654
 8020584:	08041be8 	.word	0x08041be8
 8020588:	08028ef8 	.word	0x08028ef8

0802058c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 802058c:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 802058e:	4604      	mov	r4, r0
 8020590:	b140      	cbz	r0, 80205a4 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8020592:	6960      	ldr	r0, [r4, #20]
 8020594:	b108      	cbz	r0, 802059a <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8020596:	f7f7 ff35 	bl	8018404 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 802059a:	4620      	mov	r0, r4
}
 802059c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 80205a0:	f7ff bfd8 	b.w	8020554 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80205a4:	4b03      	ldr	r3, [pc, #12]	; (80205b4 <ipfrag_free_pbuf_custom+0x28>)
 80205a6:	f240 22ce 	movw	r2, #718	; 0x2ce
 80205aa:	4903      	ldr	r1, [pc, #12]	; (80205b8 <ipfrag_free_pbuf_custom+0x2c>)
 80205ac:	4803      	ldr	r0, [pc, #12]	; (80205bc <ipfrag_free_pbuf_custom+0x30>)
 80205ae:	f002 f841 	bl	8022634 <iprintf>
 80205b2:	e7ee      	b.n	8020592 <ipfrag_free_pbuf_custom+0x6>
 80205b4:	08041be8 	.word	0x08041be8
 80205b8:	08041ca4 	.word	0x08041ca4
 80205bc:	08028ef8 	.word	0x08028ef8

080205c0 <ip_reass_tmr>:
{
 80205c0:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80205c2:	4b0a      	ldr	r3, [pc, #40]	; (80205ec <ip_reass_tmr+0x2c>)
 80205c4:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 80205c6:	b140      	cbz	r0, 80205da <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 80205c8:	2400      	movs	r4, #0
    if (r->timer > 0) {
 80205ca:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 80205cc:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 80205ce:	b12b      	cbz	r3, 80205dc <ip_reass_tmr+0x1c>
 80205d0:	4604      	mov	r4, r0
      r->timer--;
 80205d2:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 80205d4:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 80205d6:	2800      	cmp	r0, #0
 80205d8:	d1f7      	bne.n	80205ca <ip_reass_tmr+0xa>
}
 80205da:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 80205dc:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 80205de:	4621      	mov	r1, r4
 80205e0:	f7ff fef0 	bl	80203c4 <ip_reass_free_complete_datagram>
      r = r->next;
 80205e4:	4628      	mov	r0, r5
  while (r != NULL) {
 80205e6:	2800      	cmp	r0, #0
 80205e8:	d1ef      	bne.n	80205ca <ip_reass_tmr+0xa>
 80205ea:	e7f6      	b.n	80205da <ip_reass_tmr+0x1a>
 80205ec:	2001ad6c 	.word	0x2001ad6c

080205f0 <ip4_reass>:
{
 80205f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 80205f4:	4dc1      	ldr	r5, [pc, #772]	; (80208fc <ip4_reass+0x30c>)
{
 80205f6:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 80205f8:	f8d0 b004 	ldr.w	fp, [r0, #4]
{
 80205fc:	4606      	mov	r6, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 80205fe:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 8020600:	3301      	adds	r3, #1
 8020602:	866b      	strh	r3, [r5, #50]	; 0x32
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8020604:	f89b 3000 	ldrb.w	r3, [fp]
 8020608:	f003 030f 	and.w	r3, r3, #15
 802060c:	2b05      	cmp	r3, #5
 802060e:	f040 8089 	bne.w	8020724 <ip4_reass+0x134>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8020612:	f8bb 0006 	ldrh.w	r0, [fp, #6]
 8020616:	f7f6 f8a1 	bl	801675c <lwip_htons>
 802061a:	4680      	mov	r8, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 802061c:	f8bb 0002 	ldrh.w	r0, [fp, #2]
 8020620:	f7f6 f89c 	bl	801675c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8020624:	f89b 2000 	ldrb.w	r2, [fp]
 8020628:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 802062c:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 8020630:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8020634:	d36b      	bcc.n	802070e <ip4_reass+0x11e>
  len = (u16_t)(len - hlen);
 8020636:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8020638:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 802090c <ip4_reass+0x31c>
  clen = pbuf_clen(p);
 802063c:	4630      	mov	r0, r6
  len = (u16_t)(len - hlen);
 802063e:	b29b      	uxth	r3, r3
 8020640:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8020642:	f7f8 f843 	bl	80186cc <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8020646:	f8b9 3000 	ldrh.w	r3, [r9]
  clen = pbuf_clen(p);
 802064a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 802064c:	4403      	add	r3, r0
 802064e:	2b0a      	cmp	r3, #10
 8020650:	f300 80df 	bgt.w	8020812 <ip4_reass+0x222>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8020654:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 8020910 <ip4_reass+0x320>
 8020658:	f8da 4000 	ldr.w	r4, [sl]
 802065c:	2c00      	cmp	r4, #0
 802065e:	f000 80e7 	beq.w	8020830 <ip4_reass+0x240>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8020662:	f8db 200c 	ldr.w	r2, [fp, #12]
 8020666:	e003      	b.n	8020670 <ip4_reass+0x80>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8020668:	6824      	ldr	r4, [r4, #0]
 802066a:	2c00      	cmp	r4, #0
 802066c:	f000 80e0 	beq.w	8020830 <ip4_reass+0x240>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8020670:	6963      	ldr	r3, [r4, #20]
 8020672:	4293      	cmp	r3, r2
 8020674:	d1f8      	bne.n	8020668 <ip4_reass+0x78>
 8020676:	f8db 3010 	ldr.w	r3, [fp, #16]
 802067a:	69a1      	ldr	r1, [r4, #24]
 802067c:	4299      	cmp	r1, r3
 802067e:	d1f3      	bne.n	8020668 <ip4_reass+0x78>
 8020680:	89a1      	ldrh	r1, [r4, #12]
 8020682:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 8020686:	4299      	cmp	r1, r3
 8020688:	d1ee      	bne.n	8020668 <ip4_reass+0x78>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 802068a:	f8b5 3046 	ldrh.w	r3, [r5, #70]	; 0x46
 802068e:	3301      	adds	r3, #1
 8020690:	f8a5 3046 	strh.w	r3, [r5, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8020694:	f8bb 0006 	ldrh.w	r0, [fp, #6]
 8020698:	f7f6 f860 	bl	801675c <lwip_htons>
 802069c:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80206a0:	2800      	cmp	r0, #0
 80206a2:	f000 809e 	beq.w	80207e2 <ip4_reass+0x1f2>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80206a6:	f8bb 3006 	ldrh.w	r3, [fp, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80206aa:	f3c8 080c 	ubfx	r8, r8, #0, #13
  if (is_last) {
 80206ae:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 80206b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
  if (is_last) {
 80206b6:	9301      	str	r3, [sp, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80206b8:	9202      	str	r2, [sp, #8]
  if (is_last) {
 80206ba:	d108      	bne.n	80206ce <ip4_reass+0xde>
    u16_t datagram_len = (u16_t)(offset + len);
 80206bc:	9b00      	ldr	r3, [sp, #0]
 80206be:	18d3      	adds	r3, r2, r3
 80206c0:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80206c2:	429a      	cmp	r2, r3
 80206c4:	d812      	bhi.n	80206ec <ip4_reass+0xfc>
 80206c6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80206ca:	4293      	cmp	r3, r2
 80206cc:	d80e      	bhi.n	80206ec <ip4_reass+0xfc>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80206ce:	f8d6 8004 	ldr.w	r8, [r6, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80206d2:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80206d6:	f7f6 f841 	bl	801675c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80206da:	f898 2000 	ldrb.w	r2, [r8]
 80206de:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 80206e2:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 80206e6:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80206ea:	d221      	bcs.n	8020730 <ip4_reass+0x140>
  if (ipr->p == NULL) {
 80206ec:	6863      	ldr	r3, [r4, #4]
 80206ee:	b973      	cbnz	r3, 802070e <ip4_reass+0x11e>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80206f0:	f8da 3000 	ldr.w	r3, [sl]
 80206f4:	42a3      	cmp	r3, r4
 80206f6:	d006      	beq.n	8020706 <ip4_reass+0x116>
 80206f8:	4b81      	ldr	r3, [pc, #516]	; (8020900 <ip4_reass+0x310>)
 80206fa:	f240 22ab 	movw	r2, #683	; 0x2ab
 80206fe:	4981      	ldr	r1, [pc, #516]	; (8020904 <ip4_reass+0x314>)
 8020700:	4881      	ldr	r0, [pc, #516]	; (8020908 <ip4_reass+0x318>)
 8020702:	f001 ff97 	bl	8022634 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8020706:	4620      	mov	r0, r4
 8020708:	2100      	movs	r1, #0
 802070a:	f7ff fe33 	bl	8020374 <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 802070e:	8eeb      	ldrh	r3, [r5, #54]	; 0x36
  pbuf_free(p);
 8020710:	4630      	mov	r0, r6
  return NULL;
 8020712:	2600      	movs	r6, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 8020714:	3301      	adds	r3, #1
 8020716:	86eb      	strh	r3, [r5, #54]	; 0x36
  pbuf_free(p);
 8020718:	f7f7 fe74 	bl	8018404 <pbuf_free>
}
 802071c:	4630      	mov	r0, r6
 802071e:	b005      	add	sp, #20
 8020720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 8020724:	f8b5 3044 	ldrh.w	r3, [r5, #68]	; 0x44
 8020728:	3301      	adds	r3, #1
 802072a:	f8a5 3044 	strh.w	r3, [r5, #68]	; 0x44
    goto nullreturn;
 802072e:	e7ee      	b.n	802070e <ip4_reass+0x11e>
  len = (u16_t)(len - hlen);
 8020730:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8020732:	f8b8 0006 	ldrh.w	r0, [r8, #6]
  len = (u16_t)(len - hlen);
 8020736:	fa1f fb83 	uxth.w	fp, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 802073a:	f7f6 f80f 	bl	801675c <lwip_htons>
 802073e:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8020742:	f8d6 8004 	ldr.w	r8, [r6, #4]
  iprh->next_pbuf = NULL;
 8020746:	2300      	movs	r3, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 8020748:	00c2      	lsls	r2, r0, #3
  iprh->next_pbuf = NULL;
 802074a:	f888 3000 	strb.w	r3, [r8]
  iprh->end = (u16_t)(offset + len);
 802074e:	eb0b 0002 	add.w	r0, fp, r2
  iprh->next_pbuf = NULL;
 8020752:	f888 3001 	strb.w	r3, [r8, #1]
 8020756:	f888 3002 	strb.w	r3, [r8, #2]
  iprh->end = (u16_t)(offset + len);
 802075a:	b281      	uxth	r1, r0
  iprh->start = offset;
 802075c:	f8a8 2004 	strh.w	r2, [r8, #4]
  iprh->next_pbuf = NULL;
 8020760:	f888 3003 	strb.w	r3, [r8, #3]
  if (iprh->end < offset) {
 8020764:	428a      	cmp	r2, r1
  iprh->end = (u16_t)(offset + len);
 8020766:	9103      	str	r1, [sp, #12]
 8020768:	f8a8 0006 	strh.w	r0, [r8, #6]
  if (iprh->end < offset) {
 802076c:	d8be      	bhi.n	80206ec <ip4_reass+0xfc>
  for (q = ipr->p; q != NULL;) {
 802076e:	6861      	ldr	r1, [r4, #4]
 8020770:	2900      	cmp	r1, #0
 8020772:	f000 80e0 	beq.w	8020936 <ip4_reass+0x346>
  int valid = 1;
 8020776:	f04f 0b01 	mov.w	fp, #1
 802077a:	4694      	mov	ip, r2
 802077c:	e00e      	b.n	802079c <ip4_reass+0x1ac>
    } else if (iprh->start == iprh_tmp->start) {
 802077e:	d0c6      	beq.n	802070e <ip4_reass+0x11e>
    } else if (iprh->start < iprh_tmp->end) {
 8020780:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 8020784:	45f4      	cmp	ip, lr
 8020786:	d3c2      	bcc.n	802070e <ip4_reass+0x11e>
      if (iprh_prev != NULL) {
 8020788:	b122      	cbz	r2, 8020794 <ip4_reass+0x1a4>
        if (iprh_prev->end != iprh_tmp->start) {
 802078a:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 802078c:	4282      	cmp	r2, r0
 802078e:	bf18      	it	ne
 8020790:	f04f 0b00 	movne.w	fp, #0
    q = iprh_tmp->next_pbuf;
 8020794:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 8020796:	2900      	cmp	r1, #0
 8020798:	f000 8098 	beq.w	80208cc <ip4_reass+0x2dc>
        if (iprh_prev->end != iprh_tmp->start) {
 802079c:	461a      	mov	r2, r3
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 802079e:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 80207a0:	8898      	ldrh	r0, [r3, #4]
 80207a2:	4584      	cmp	ip, r0
 80207a4:	d2eb      	bcs.n	802077e <ip4_reass+0x18e>
      iprh->next_pbuf = q;
 80207a6:	4613      	mov	r3, r2
 80207a8:	f8c8 1000 	str.w	r1, [r8]
      if (iprh_prev != NULL) {
 80207ac:	4662      	mov	r2, ip
 80207ae:	469c      	mov	ip, r3
 80207b0:	2b00      	cmp	r3, #0
 80207b2:	d074      	beq.n	802089e <ip4_reass+0x2ae>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80207b4:	9903      	ldr	r1, [sp, #12]
 80207b6:	88db      	ldrh	r3, [r3, #6]
 80207b8:	4281      	cmp	r1, r0
 80207ba:	d8a8      	bhi.n	802070e <ip4_reass+0x11e>
 80207bc:	429a      	cmp	r2, r3
 80207be:	d3a6      	bcc.n	802070e <ip4_reass+0x11e>
        iprh_prev->next_pbuf = new_p;
 80207c0:	f8cc 6000 	str.w	r6, [ip]
        if (iprh_prev->end != iprh->start) {
 80207c4:	d070      	beq.n	80208a8 <ip4_reass+0x2b8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80207c6:	9b01      	ldr	r3, [sp, #4]
 80207c8:	2b00      	cmp	r3, #0
 80207ca:	f000 80a6 	beq.w	802091a <ip4_reass+0x32a>
 80207ce:	7fa3      	ldrb	r3, [r4, #30]
 80207d0:	07db      	lsls	r3, r3, #31
 80207d2:	d471      	bmi.n	80208b8 <ip4_reass+0x2c8>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80207d4:	f8b9 3000 	ldrh.w	r3, [r9]
  return NULL;
 80207d8:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80207da:	441f      	add	r7, r3
 80207dc:	f8a9 7000 	strh.w	r7, [r9]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80207e0:	e79c      	b.n	802071c <ip4_reass+0x12c>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80207e2:	89e0      	ldrh	r0, [r4, #14]
 80207e4:	f7f5 ffba 	bl	801675c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80207e8:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80207ec:	2800      	cmp	r0, #0
 80207ee:	f43f af5a 	beq.w	80206a6 <ip4_reass+0xb6>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80207f2:	f8db 3000 	ldr.w	r3, [fp]
 80207f6:	f8db 0004 	ldr.w	r0, [fp, #4]
 80207fa:	f8db 1008 	ldr.w	r1, [fp, #8]
 80207fe:	f8db 200c 	ldr.w	r2, [fp, #12]
 8020802:	60a3      	str	r3, [r4, #8]
 8020804:	60e0      	str	r0, [r4, #12]
 8020806:	6121      	str	r1, [r4, #16]
 8020808:	6162      	str	r2, [r4, #20]
 802080a:	f8db 3010 	ldr.w	r3, [fp, #16]
 802080e:	61a3      	str	r3, [r4, #24]
 8020810:	e749      	b.n	80206a6 <ip4_reass+0xb6>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8020812:	4601      	mov	r1, r0
 8020814:	4658      	mov	r0, fp
 8020816:	f7ff fe63 	bl	80204e0 <ip_reass_remove_oldest_datagram>
 802081a:	b128      	cbz	r0, 8020828 <ip4_reass+0x238>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 802081c:	f8b9 3000 	ldrh.w	r3, [r9]
 8020820:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8020822:	2b0a      	cmp	r3, #10
 8020824:	f77f af16 	ble.w	8020654 <ip4_reass+0x64>
      IPFRAG_STATS_INC(ip_frag.memerr);
 8020828:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 802082a:	3301      	adds	r3, #1
 802082c:	87ab      	strh	r3, [r5, #60]	; 0x3c
    if (ipr == NULL) {
 802082e:	e76e      	b.n	802070e <ip4_reass+0x11e>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8020830:	f44f 728f 	mov.w	r2, #286	; 0x11e
 8020834:	4932      	ldr	r1, [pc, #200]	; (8020900 <ip4_reass+0x310>)
 8020836:	2005      	movs	r0, #5
 8020838:	f7f7 faf0 	bl	8017e1c <memp_malloc_fn>
  if (ipr == NULL) {
 802083c:	4604      	mov	r4, r0
 802083e:	b1f0      	cbz	r0, 802087e <ip4_reass+0x28e>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8020840:	2300      	movs	r3, #0
  ipr->next = reassdatagrams;
 8020842:	f8da 2000 	ldr.w	r2, [sl]
  ipr->timer = IP_REASS_MAXAGE;
 8020846:	210f      	movs	r1, #15
  reassdatagrams = ipr;
 8020848:	f8ca 4000 	str.w	r4, [sl]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 802084c:	61e3      	str	r3, [r4, #28]
 802084e:	60a3      	str	r3, [r4, #8]
 8020850:	60e3      	str	r3, [r4, #12]
 8020852:	6123      	str	r3, [r4, #16]
 8020854:	6163      	str	r3, [r4, #20]
 8020856:	61a3      	str	r3, [r4, #24]
 8020858:	6063      	str	r3, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 802085a:	77e1      	strb	r1, [r4, #31]
  ipr->next = reassdatagrams;
 802085c:	6022      	str	r2, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 802085e:	f8db 3000 	ldr.w	r3, [fp]
 8020862:	f8db 0004 	ldr.w	r0, [fp, #4]
 8020866:	f8db 1008 	ldr.w	r1, [fp, #8]
 802086a:	f8db 200c 	ldr.w	r2, [fp, #12]
 802086e:	60a3      	str	r3, [r4, #8]
 8020870:	60e0      	str	r0, [r4, #12]
 8020872:	6121      	str	r1, [r4, #16]
 8020874:	6162      	str	r2, [r4, #20]
 8020876:	f8db 3010 	ldr.w	r3, [fp, #16]
 802087a:	61a3      	str	r3, [r4, #24]
    if (ipr == NULL) {
 802087c:	e713      	b.n	80206a6 <ip4_reass+0xb6>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 802087e:	4639      	mov	r1, r7
 8020880:	4658      	mov	r0, fp
 8020882:	f7ff fe2d 	bl	80204e0 <ip_reass_remove_oldest_datagram>
 8020886:	4287      	cmp	r7, r0
 8020888:	dcce      	bgt.n	8020828 <ip4_reass+0x238>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 802088a:	f44f 7291 	mov.w	r2, #290	; 0x122
 802088e:	491c      	ldr	r1, [pc, #112]	; (8020900 <ip4_reass+0x310>)
 8020890:	2005      	movs	r0, #5
 8020892:	f7f7 fac3 	bl	8017e1c <memp_malloc_fn>
    if (ipr == NULL)
 8020896:	4604      	mov	r4, r0
 8020898:	2800      	cmp	r0, #0
 802089a:	d1d1      	bne.n	8020840 <ip4_reass+0x250>
 802089c:	e7c4      	b.n	8020828 <ip4_reass+0x238>
        if (iprh->end > iprh_tmp->start) {
 802089e:	9b03      	ldr	r3, [sp, #12]
 80208a0:	4283      	cmp	r3, r0
 80208a2:	f63f af34 	bhi.w	802070e <ip4_reass+0x11e>
        ipr->p = new_p;
 80208a6:	6066      	str	r6, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80208a8:	9b01      	ldr	r3, [sp, #4]
 80208aa:	b1a3      	cbz	r3, 80208d6 <ip4_reass+0x2e6>
 80208ac:	7fa3      	ldrb	r3, [r4, #30]
 80208ae:	07d9      	lsls	r1, r3, #31
 80208b0:	d590      	bpl.n	80207d4 <ip4_reass+0x1e4>
    if (valid) {
 80208b2:	f1bb 0f00 	cmp.w	fp, #0
 80208b6:	d146      	bne.n	8020946 <ip4_reass+0x356>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80208b8:	f8b9 3000 	ldrh.w	r3, [r9]
 80208bc:	441f      	add	r7, r3
 80208be:	f8a9 7000 	strh.w	r7, [r9]
  return NULL;
 80208c2:	2600      	movs	r6, #0
}
 80208c4:	4630      	mov	r0, r6
 80208c6:	b005      	add	sp, #20
 80208c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 80208cc:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 80208ce:	601e      	str	r6, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80208d0:	f47f af79 	bne.w	80207c6 <ip4_reass+0x1d6>
 80208d4:	e7e8      	b.n	80208a8 <ip4_reass+0x2b8>
    if (valid) {
 80208d6:	f1bb 0f00 	cmp.w	fp, #0
 80208da:	d01e      	beq.n	802091a <ip4_reass+0x32a>
 80208dc:	6863      	ldr	r3, [r4, #4]
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80208de:	b1e3      	cbz	r3, 802091a <ip4_reass+0x32a>
 80208e0:	685a      	ldr	r2, [r3, #4]
 80208e2:	8893      	ldrh	r3, [r2, #4]
 80208e4:	2b00      	cmp	r3, #0
 80208e6:	d032      	beq.n	802094e <ip4_reass+0x35e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80208e8:	f8b9 3000 	ldrh.w	r3, [r9]
 80208ec:	441f      	add	r7, r3
  if (is_last) {
 80208ee:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80208f0:	f8a9 7000 	strh.w	r7, [r9]
  if (is_last) {
 80208f4:	2b00      	cmp	r3, #0
 80208f6:	d1e4      	bne.n	80208c2 <ip4_reass+0x2d2>
 80208f8:	e014      	b.n	8020924 <ip4_reass+0x334>
 80208fa:	bf00      	nop
 80208fc:	2002e0b4 	.word	0x2002e0b4
 8020900:	08041be8 	.word	0x08041be8
 8020904:	08041d00 	.word	0x08041d00
 8020908:	08028ef8 	.word	0x08028ef8
 802090c:	2001ad68 	.word	0x2001ad68
 8020910:	2001ad6c 	.word	0x2001ad6c
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8020914:	6872      	ldr	r2, [r6, #4]
 8020916:	8893      	ldrh	r3, [r2, #4]
 8020918:	b1cb      	cbz	r3, 802094e <ip4_reass+0x35e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 802091a:	f8b9 3000 	ldrh.w	r3, [r9]
 802091e:	441f      	add	r7, r3
 8020920:	f8a9 7000 	strh.w	r7, [r9]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8020924:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8020926:	9a02      	ldr	r2, [sp, #8]
 8020928:	9900      	ldr	r1, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 802092a:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 802092e:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8020930:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8020932:	83a2      	strh	r2, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8020934:	e7c5      	b.n	80208c2 <ip4_reass+0x2d2>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8020936:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 8020938:	6066      	str	r6, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 802093a:	2b00      	cmp	r3, #0
 802093c:	d0ea      	beq.n	8020914 <ip4_reass+0x324>
 802093e:	7fa3      	ldrb	r3, [r4, #30]
 8020940:	07da      	lsls	r2, r3, #31
 8020942:	f57f af47 	bpl.w	80207d4 <ip4_reass+0x1e4>
 8020946:	6863      	ldr	r3, [r4, #4]
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8020948:	2b00      	cmp	r3, #0
 802094a:	d0b5      	beq.n	80208b8 <ip4_reass+0x2c8>
 802094c:	e7c8      	b.n	80208e0 <ip4_reass+0x2f0>
        q = iprh->next_pbuf;
 802094e:	f8d8 3000 	ldr.w	r3, [r8]
        while (q != NULL) {
 8020952:	b153      	cbz	r3, 802096a <ip4_reass+0x37a>
 8020954:	9803      	ldr	r0, [sp, #12]
 8020956:	e000      	b.n	802095a <ip4_reass+0x36a>
 8020958:	88c8      	ldrh	r0, [r1, #6]
          iprh = (struct ip_reass_helper *)q->payload;
 802095a:	6859      	ldr	r1, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 802095c:	888b      	ldrh	r3, [r1, #4]
 802095e:	4283      	cmp	r3, r0
 8020960:	d1c2      	bne.n	80208e8 <ip4_reass+0x2f8>
          q = iprh->next_pbuf;
 8020962:	680b      	ldr	r3, [r1, #0]
        while (q != NULL) {
 8020964:	2b00      	cmp	r3, #0
 8020966:	d1f7      	bne.n	8020958 <ip4_reass+0x368>
 8020968:	4688      	mov	r8, r1
          LWIP_ASSERT("sanity check",
 802096a:	4590      	cmp	r8, r2
 802096c:	d110      	bne.n	8020990 <ip4_reass+0x3a0>
 802096e:	4b3b      	ldr	r3, [pc, #236]	; (8020a5c <ip4_reass+0x46c>)
 8020970:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8020974:	493a      	ldr	r1, [pc, #232]	; (8020a60 <ip4_reass+0x470>)
 8020976:	483b      	ldr	r0, [pc, #236]	; (8020a64 <ip4_reass+0x474>)
 8020978:	f001 fe5c 	bl	8022634 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 802097c:	f8d8 3000 	ldr.w	r3, [r8]
 8020980:	b133      	cbz	r3, 8020990 <ip4_reass+0x3a0>
 8020982:	4b36      	ldr	r3, [pc, #216]	; (8020a5c <ip4_reass+0x46c>)
 8020984:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8020988:	4937      	ldr	r1, [pc, #220]	; (8020a68 <ip4_reass+0x478>)
 802098a:	4836      	ldr	r0, [pc, #216]	; (8020a64 <ip4_reass+0x474>)
 802098c:	f001 fe52 	bl	8022634 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8020990:	f8b9 3000 	ldrh.w	r3, [r9]
 8020994:	441f      	add	r7, r3
  if (is_last) {
 8020996:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8020998:	f8a9 7000 	strh.w	r7, [r9]
  if (is_last) {
 802099c:	2b00      	cmp	r3, #0
 802099e:	d15a      	bne.n	8020a56 <ip4_reass+0x466>
    u16_t datagram_len = (u16_t)(offset + len);
 80209a0:	9b02      	ldr	r3, [sp, #8]
 80209a2:	9a00      	ldr	r2, [sp, #0]
 80209a4:	4413      	add	r3, r2
 80209a6:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80209a8:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 80209aa:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80209ac:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 80209b0:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80209b2:	77a3      	strb	r3, [r4, #30]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80209b4:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80209b6:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80209b8:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80209ba:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80209be:	684f      	ldr	r7, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80209c0:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80209c2:	685e      	ldr	r6, [r3, #4]
 80209c4:	689d      	ldr	r5, [r3, #8]
 80209c6:	68d9      	ldr	r1, [r3, #12]
 80209c8:	607e      	str	r6, [r7, #4]
 80209ca:	60bd      	str	r5, [r7, #8]
 80209cc:	60f9      	str	r1, [r7, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80209ce:	683d      	ldr	r5, [r7, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80209d0:	603a      	str	r2, [r7, #0]
 80209d2:	691a      	ldr	r2, [r3, #16]
 80209d4:	613a      	str	r2, [r7, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80209d6:	f7f5 fec1 	bl	801675c <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 80209da:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80209dc:	4602      	mov	r2, r0
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80209de:	2114      	movs	r1, #20
 80209e0:	4638      	mov	r0, r7
    IPH_OFFSET_SET(fraghdr, 0);
 80209e2:	71bb      	strb	r3, [r7, #6]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80209e4:	807a      	strh	r2, [r7, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80209e6:	71fb      	strb	r3, [r7, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80209e8:	72bb      	strb	r3, [r7, #10]
 80209ea:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80209ec:	f7f6 fc6a 	bl	80172c4 <inet_chksum>
    p = ipr->p;
 80209f0:	6866      	ldr	r6, [r4, #4]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80209f2:	8178      	strh	r0, [r7, #10]
    while (r != NULL) {
 80209f4:	b15d      	cbz	r5, 8020a0e <ip4_reass+0x41e>
      iprh = (struct ip_reass_helper *)r->payload;
 80209f6:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 80209f8:	2114      	movs	r1, #20
 80209fa:	4628      	mov	r0, r5
 80209fc:	f7f7 fcc6 	bl	801838c <pbuf_remove_header>
      pbuf_cat(p, r);
 8020a00:	4629      	mov	r1, r5
 8020a02:	4630      	mov	r0, r6
 8020a04:	f7f7 fe80 	bl	8018708 <pbuf_cat>
      r = iprh->next_pbuf;
 8020a08:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 8020a0a:	2d00      	cmp	r5, #0
 8020a0c:	d1f3      	bne.n	80209f6 <ip4_reass+0x406>
    if (ipr == reassdatagrams) {
 8020a0e:	f8da 1000 	ldr.w	r1, [sl]
 8020a12:	42a1      	cmp	r1, r4
 8020a14:	d005      	beq.n	8020a22 <ip4_reass+0x432>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8020a16:	b129      	cbz	r1, 8020a24 <ip4_reass+0x434>
        if (ipr_prev->next == ipr) {
 8020a18:	680b      	ldr	r3, [r1, #0]
 8020a1a:	42a3      	cmp	r3, r4
 8020a1c:	d002      	beq.n	8020a24 <ip4_reass+0x434>
 8020a1e:	4619      	mov	r1, r3
 8020a20:	e7f9      	b.n	8020a16 <ip4_reass+0x426>
      ipr_prev = NULL;
 8020a22:	2100      	movs	r1, #0
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8020a24:	4620      	mov	r0, r4
 8020a26:	f7ff fca5 	bl	8020374 <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 8020a2a:	4630      	mov	r0, r6
 8020a2c:	f7f7 fe4e 	bl	80186cc <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8020a30:	f8b9 3000 	ldrh.w	r3, [r9]
    clen = pbuf_clen(p);
 8020a34:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8020a36:	4283      	cmp	r3, r0
 8020a38:	d303      	bcc.n	8020a42 <ip4_reass+0x452>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8020a3a:	1b1b      	subs	r3, r3, r4
 8020a3c:	f8a9 3000 	strh.w	r3, [r9]
    return p;
 8020a40:	e66c      	b.n	802071c <ip4_reass+0x12c>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8020a42:	4b06      	ldr	r3, [pc, #24]	; (8020a5c <ip4_reass+0x46c>)
 8020a44:	f240 229b 	movw	r2, #667	; 0x29b
 8020a48:	4908      	ldr	r1, [pc, #32]	; (8020a6c <ip4_reass+0x47c>)
 8020a4a:	4806      	ldr	r0, [pc, #24]	; (8020a64 <ip4_reass+0x474>)
 8020a4c:	f001 fdf2 	bl	8022634 <iprintf>
 8020a50:	f8b9 3000 	ldrh.w	r3, [r9]
 8020a54:	e7f1      	b.n	8020a3a <ip4_reass+0x44a>
 8020a56:	8ba0      	ldrh	r0, [r4, #28]
 8020a58:	e7ac      	b.n	80209b4 <ip4_reass+0x3c4>
 8020a5a:	bf00      	nop
 8020a5c:	08041be8 	.word	0x08041be8
 8020a60:	08041cb0 	.word	0x08041cb0
 8020a64:	08028ef8 	.word	0x08028ef8
 8020a68:	08041cc0 	.word	0x08041cc0
 8020a6c:	08041ce4 	.word	0x08041ce4

08020a70 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8020a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020a74:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 8020a76:	b08d      	sub	sp, #52	; 0x34
 8020a78:	4605      	mov	r5, r0
 8020a7a:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020a7c:	f1b3 0214 	subs.w	r2, r3, #20
{
 8020a80:	9105      	str	r1, [sp, #20]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020a82:	bf48      	it	mi
 8020a84:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8020a88:	6843      	ldr	r3, [r0, #4]
 8020a8a:	9302      	str	r3, [sp, #8]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020a8c:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8020a90:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020a92:	9207      	str	r2, [sp, #28]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8020a94:	f003 030f 	and.w	r3, r3, #15
 8020a98:	2b05      	cmp	r3, #5
 8020a9a:	ea4f 0683 	mov.w	r6, r3, lsl #2
 8020a9e:	f040 80da 	bne.w	8020c56 <ip4_frag+0x1e6>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8020aa2:	8943      	ldrh	r3, [r0, #10]
 8020aa4:	2b13      	cmp	r3, #19
 8020aa6:	f240 80d9 	bls.w	8020c5c <ip4_frag+0x1ec>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8020aaa:	9b02      	ldr	r3, [sp, #8]
 8020aac:	88d8      	ldrh	r0, [r3, #6]
 8020aae:	f7f5 fe55 	bl	801675c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8020ab2:	892b      	ldrh	r3, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 8020ab4:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 8020ab8:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 8020aba:	9206      	str	r2, [sp, #24]
  mf_set = tmp & IP_MF;
 8020abc:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 8020ac0:	b29b      	uxth	r3, r3
 8020ac2:	920b      	str	r2, [sp, #44]	; 0x2c
 8020ac4:	9303      	str	r3, [sp, #12]

  while (left) {
 8020ac6:	2b00      	cmp	r3, #0
 8020ac8:	f000 809e 	beq.w	8020c08 <ip4_frag+0x198>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8020acc:	9b07      	ldr	r3, [sp, #28]
  u16_t newpbuflen = 0;
 8020ace:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8020ad0:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8020c84 <ip4_frag+0x214>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8020ad4:	00db      	lsls	r3, r3, #3
 8020ad6:	b29b      	uxth	r3, r3
 8020ad8:	9308      	str	r3, [sp, #32]
 8020ada:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8020adc:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8020ae0:	9f03      	ldr	r7, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8020ae2:	2114      	movs	r1, #20
 8020ae4:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8020ae6:	42bb      	cmp	r3, r7
 8020ae8:	bf28      	it	cs
 8020aea:	463b      	movcs	r3, r7
 8020aec:	9304      	str	r3, [sp, #16]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8020aee:	f7f7 fcf7 	bl	80184e0 <pbuf_alloc>
    if (rambuf == NULL) {
 8020af2:	4682      	mov	sl, r0
 8020af4:	2800      	cmp	r0, #0
 8020af6:	f000 809e 	beq.w	8020c36 <ip4_frag+0x1c6>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8020afa:	8943      	ldrh	r3, [r0, #10]
 8020afc:	2b13      	cmp	r3, #19
 8020afe:	f240 809f 	bls.w	8020c40 <ip4_frag+0x1d0>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8020b02:	9902      	ldr	r1, [sp, #8]
 8020b04:	f8da 3004 	ldr.w	r3, [sl, #4]
 8020b08:	680a      	ldr	r2, [r1, #0]
 8020b0a:	684f      	ldr	r7, [r1, #4]
 8020b0c:	6888      	ldr	r0, [r1, #8]
 8020b0e:	68c9      	ldr	r1, [r1, #12]
 8020b10:	601a      	str	r2, [r3, #0]
 8020b12:	60d9      	str	r1, [r3, #12]
 8020b14:	9902      	ldr	r1, [sp, #8]
 8020b16:	605f      	str	r7, [r3, #4]
 8020b18:	6098      	str	r0, [r3, #8]
 8020b1a:	690a      	ldr	r2, [r1, #16]
 8020b1c:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8020b1e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8020b22:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 8020b24:	9b04      	ldr	r3, [sp, #16]
 8020b26:	2b00      	cmp	r3, #0
 8020b28:	d034      	beq.n	8020b94 <ip4_frag+0x124>
 8020b2a:	4698      	mov	r8, r3
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8020b2c:	896b      	ldrh	r3, [r5, #10]
 8020b2e:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8020b30:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8020b32:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8020b34:	d371      	bcc.n	8020c1a <ip4_frag+0x1aa>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8020b36:	4544      	cmp	r4, r8
 8020b38:	bf28      	it	cs
 8020b3a:	4644      	movcs	r4, r8
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8020b3c:	2c00      	cmp	r4, #0
 8020b3e:	d065      	beq.n	8020c0c <ip4_frag+0x19c>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8020b40:	f240 22bd 	movw	r2, #701	; 0x2bd
 8020b44:	4649      	mov	r1, r9
 8020b46:	2006      	movs	r0, #6
 8020b48:	f7f7 f968 	bl	8017e1c <memp_malloc_fn>
 8020b4c:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8020b4e:	2241      	movs	r2, #65	; 0x41
 8020b50:	4621      	mov	r1, r4
 8020b52:	2000      	movs	r0, #0
      if (pcr == NULL) {
 8020b54:	f1bb 0f00 	cmp.w	fp, #0
 8020b58:	d06a      	beq.n	8020c30 <ip4_frag+0x1c0>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8020b5a:	9401      	str	r4, [sp, #4]
 8020b5c:	465b      	mov	r3, fp
 8020b5e:	686f      	ldr	r7, [r5, #4]
 8020b60:	4437      	add	r7, r6
 8020b62:	9700      	str	r7, [sp, #0]
 8020b64:	f7f7 fbf2 	bl	801834c <pbuf_alloced_custom>
 8020b68:	4607      	mov	r7, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8020b6a:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8020b6c:	2f00      	cmp	r7, #0
 8020b6e:	d05c      	beq.n	8020c2a <ip4_frag+0x1ba>

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8020b70:	eba8 0804 	sub.w	r8, r8, r4
      pbuf_ref(p);
 8020b74:	f7f7 fdb4 	bl	80186e0 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8020b78:	4b3d      	ldr	r3, [pc, #244]	; (8020c70 <ip4_frag+0x200>)
      pbuf_cat(rambuf, newpbuf);
 8020b7a:	4639      	mov	r1, r7
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8020b7c:	fa1f f888 	uxth.w	r8, r8
      pbuf_cat(rambuf, newpbuf);
 8020b80:	4650      	mov	r0, sl
      pcr->original = p;
 8020b82:	f8cb 5014 	str.w	r5, [fp, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8020b86:	f8cb 3010 	str.w	r3, [fp, #16]
      pbuf_cat(rambuf, newpbuf);
 8020b8a:	f7f7 fdbd 	bl	8018708 <pbuf_cat>
      if (left_to_copy) {
 8020b8e:	f1b8 0f00 	cmp.w	r8, #0
 8020b92:	d13b      	bne.n	8020c0c <ip4_frag+0x19c>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8020b94:	9b05      	ldr	r3, [sp, #20]
    poff = (u16_t)(poff + newpbuflen);
 8020b96:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8020b98:	9a06      	ldr	r2, [sp, #24]
    last = (left <= netif->mtu - IP_HLEN);
 8020b9a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 8020b9c:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 8020b9e:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 8020ba2:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 8020ba4:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8020ba6:	4293      	cmp	r3, r2
 8020ba8:	dd52      	ble.n	8020c50 <ip4_frag+0x1e0>
 8020baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020bac:	2b00      	cmp	r3, #0
 8020bae:	d14f      	bne.n	8020c50 <ip4_frag+0x1e0>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8020bb0:	f7f5 fdd4 	bl	801675c <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020bb4:	9b04      	ldr	r3, [sp, #16]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8020bb6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020bb8:	3314      	adds	r3, #20
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8020bba:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020bbc:	b298      	uxth	r0, r3
 8020bbe:	f7f5 fdcd 	bl	801675c <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 8020bc2:	2300      	movs	r3, #0
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8020bc4:	2114      	movs	r1, #20
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020bc6:	8078      	strh	r0, [r7, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8020bc8:	72bb      	strb	r3, [r7, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8020bca:	4638      	mov	r0, r7
    IPH_CHKSUM_SET(iphdr, 0);
 8020bcc:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8020bce:	f7f6 fb79 	bl	80172c4 <inet_chksum>
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8020bd2:	9a05      	ldr	r2, [sp, #20]
 8020bd4:	4651      	mov	r1, sl
 8020bd6:	6953      	ldr	r3, [r2, #20]
 8020bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8020bda:	8178      	strh	r0, [r7, #10]
    netif->output(netif, rambuf, dest);
 8020bdc:	9805      	ldr	r0, [sp, #20]
 8020bde:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 8020be0:	4a24      	ldr	r2, [pc, #144]	; (8020c74 <ip4_frag+0x204>)
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8020be2:	4650      	mov	r0, sl
    IPFRAG_STATS_INC(ip_frag.xmit);
 8020be4:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 8020be6:	3301      	adds	r3, #1
 8020be8:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 8020bea:	f7f7 fc0b 	bl	8018404 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8020bee:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8020bf2:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 8020bf4:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    left = (u16_t)(left - fragsize);
 8020bf8:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 8020bfa:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 8020bfc:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 8020bfe:	b292      	uxth	r2, r2
 8020c00:	9206      	str	r2, [sp, #24]
  while (left) {
 8020c02:	2b00      	cmp	r3, #0
 8020c04:	f47f af69 	bne.w	8020ada <ip4_frag+0x6a>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8020c08:	2000      	movs	r0, #0
 8020c0a:	e016      	b.n	8020c3a <ip4_frag+0x1ca>
        p = p->next;
 8020c0c:	682d      	ldr	r5, [r5, #0]
  u16_t newpbuflen = 0;
 8020c0e:	2600      	movs	r6, #0
      u16_t plen = (u16_t)(p->len - poff);
 8020c10:	896b      	ldrh	r3, [r5, #10]
 8020c12:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8020c14:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8020c16:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8020c18:	d28d      	bcs.n	8020b36 <ip4_frag+0xc6>
 8020c1a:	464b      	mov	r3, r9
 8020c1c:	f240 322d 	movw	r2, #813	; 0x32d
 8020c20:	4915      	ldr	r1, [pc, #84]	; (8020c78 <ip4_frag+0x208>)
 8020c22:	4816      	ldr	r0, [pc, #88]	; (8020c7c <ip4_frag+0x20c>)
 8020c24:	f001 fd06 	bl	8022634 <iprintf>
 8020c28:	e785      	b.n	8020b36 <ip4_frag+0xc6>
        ip_frag_free_pbuf_custom_ref(pcr);
 8020c2a:	4658      	mov	r0, fp
 8020c2c:	f7ff fc92 	bl	8020554 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8020c30:	4650      	mov	r0, sl
 8020c32:	f7f7 fbe7 	bl	8018404 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8020c36:	f04f 30ff 	mov.w	r0, #4294967295
}
 8020c3a:	b00d      	add	sp, #52	; 0x34
 8020c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8020c40:	464b      	mov	r3, r9
 8020c42:	f44f 7249 	mov.w	r2, #804	; 0x324
 8020c46:	490e      	ldr	r1, [pc, #56]	; (8020c80 <ip4_frag+0x210>)
 8020c48:	480c      	ldr	r0, [pc, #48]	; (8020c7c <ip4_frag+0x20c>)
 8020c4a:	f001 fcf3 	bl	8022634 <iprintf>
 8020c4e:	e758      	b.n	8020b02 <ip4_frag+0x92>
      tmp = tmp | IP_MF;
 8020c50:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8020c54:	e7ac      	b.n	8020bb0 <ip4_frag+0x140>
    return ERR_VAL;
 8020c56:	f06f 0005 	mvn.w	r0, #5
 8020c5a:	e7ee      	b.n	8020c3a <ip4_frag+0x1ca>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8020c5c:	4b09      	ldr	r3, [pc, #36]	; (8020c84 <ip4_frag+0x214>)
 8020c5e:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8020c62:	4909      	ldr	r1, [pc, #36]	; (8020c88 <ip4_frag+0x218>)
 8020c64:	4805      	ldr	r0, [pc, #20]	; (8020c7c <ip4_frag+0x20c>)
 8020c66:	f001 fce5 	bl	8022634 <iprintf>
 8020c6a:	f06f 0005 	mvn.w	r0, #5
 8020c6e:	e7e4      	b.n	8020c3a <ip4_frag+0x1ca>
 8020c70:	0802058d 	.word	0x0802058d
 8020c74:	2002e0b4 	.word	0x2002e0b4
 8020c78:	08041d5c 	.word	0x08041d5c
 8020c7c:	08028ef8 	.word	0x08028ef8
 8020c80:	08041d3c 	.word	0x08041d3c
 8020c84:	08041be8 	.word	0x08041be8
 8020c88:	08041d20 	.word	0x08041d20

08020c8c <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8020c8c:	8943      	ldrh	r3, [r0, #10]
 8020c8e:	2b0e      	cmp	r3, #14
{
 8020c90:	b570      	push	{r4, r5, r6, lr}
 8020c92:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 8020c94:	d91b      	bls.n	8020cce <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8020c96:	7bc3      	ldrb	r3, [r0, #15]
 8020c98:	460d      	mov	r5, r1
 8020c9a:	b91b      	cbnz	r3, 8020ca4 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 8020c9c:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 8020ca0:	3301      	adds	r3, #1
 8020ca2:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8020ca4:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8020ca6:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8020ca8:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8020caa:	07d9      	lsls	r1, r3, #31
 8020cac:	d50a      	bpl.n	8020cc4 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8020cae:	2b01      	cmp	r3, #1
 8020cb0:	d039      	beq.n	8020d26 <ethernet_input+0x9a>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8020cb2:	2206      	movs	r2, #6
 8020cb4:	4924      	ldr	r1, [pc, #144]	; (8020d48 <ethernet_input+0xbc>)
 8020cb6:	f000 fd15 	bl	80216e4 <memcmp>
 8020cba:	b918      	cbnz	r0, 8020cc4 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8020cbc:	7b63      	ldrb	r3, [r4, #13]
 8020cbe:	f043 0308 	orr.w	r3, r3, #8
 8020cc2:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8020cc4:	2e08      	cmp	r6, #8
 8020cc6:	d01f      	beq.n	8020d08 <ethernet_input+0x7c>
 8020cc8:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 8020ccc:	d00b      	beq.n	8020ce6 <ethernet_input+0x5a>
#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL
      if (LWIP_HOOK_UNKNOWN_ETH_PROTOCOL(p, netif) == ERR_OK) {
        break;
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
 8020cce:	4b1f      	ldr	r3, [pc, #124]	; (8020d4c <ethernet_input+0xc0>)
 8020cd0:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 8020cd2:	8bda      	ldrh	r2, [r3, #30]
      ETHARP_STATS_INC(etharp.proterr);
 8020cd4:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 8020cd6:	3201      	adds	r2, #1
      ETHARP_STATS_INC(etharp.proterr);
 8020cd8:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 8020cda:	83da      	strh	r2, [r3, #30]
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8020cdc:	4620      	mov	r0, r4
 8020cde:	f7f7 fb91 	bl	8018404 <pbuf_free>
  return ERR_OK;
}
 8020ce2:	2000      	movs	r0, #0
 8020ce4:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020ce6:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8020cea:	071b      	lsls	r3, r3, #28
 8020cec:	d5f6      	bpl.n	8020cdc <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8020cee:	210e      	movs	r1, #14
 8020cf0:	4620      	mov	r0, r4
 8020cf2:	f7f7 fb4b 	bl	801838c <pbuf_remove_header>
 8020cf6:	b308      	cbz	r0, 8020d3c <ethernet_input+0xb0>
        ETHARP_STATS_INC(etharp.lenerr);
 8020cf8:	4b14      	ldr	r3, [pc, #80]	; (8020d4c <ethernet_input+0xc0>)
 8020cfa:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8020cfc:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 8020cfe:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 8020d00:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 8020d02:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8020d04:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 8020d06:	e7e9      	b.n	8020cdc <ethernet_input+0x50>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020d08:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8020d0c:	071a      	lsls	r2, r3, #28
 8020d0e:	d5e5      	bpl.n	8020cdc <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8020d10:	210e      	movs	r1, #14
 8020d12:	4620      	mov	r0, r4
 8020d14:	f7f7 fb3a 	bl	801838c <pbuf_remove_header>
 8020d18:	2800      	cmp	r0, #0
 8020d1a:	d1df      	bne.n	8020cdc <ethernet_input+0x50>
        ip4_input(p, netif);
 8020d1c:	4629      	mov	r1, r5
 8020d1e:	4620      	mov	r0, r4
 8020d20:	f7ff f86e 	bl	801fe00 <ip4_input>
      break;
 8020d24:	e7dd      	b.n	8020ce2 <ethernet_input+0x56>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8020d26:	7843      	ldrb	r3, [r0, #1]
 8020d28:	2b00      	cmp	r3, #0
 8020d2a:	d1cb      	bne.n	8020cc4 <ethernet_input+0x38>
 8020d2c:	7883      	ldrb	r3, [r0, #2]
 8020d2e:	2b5e      	cmp	r3, #94	; 0x5e
 8020d30:	d1c8      	bne.n	8020cc4 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 8020d32:	7b63      	ldrb	r3, [r4, #13]
 8020d34:	f043 0310 	orr.w	r3, r3, #16
 8020d38:	7363      	strb	r3, [r4, #13]
 8020d3a:	e7c3      	b.n	8020cc4 <ethernet_input+0x38>
        etharp_input(p, netif);
 8020d3c:	4629      	mov	r1, r5
 8020d3e:	4620      	mov	r0, r4
 8020d40:	f7fe fbe0 	bl	801f504 <etharp_input>
      break;
 8020d44:	e7cd      	b.n	8020ce2 <ethernet_input+0x56>
 8020d46:	bf00      	nop
 8020d48:	08041dd8 	.word	0x08041dd8
 8020d4c:	2002e0b4 	.word	0x2002e0b4

08020d50 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8020d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020d54:	460c      	mov	r4, r1
 8020d56:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8020d58:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8020d5c:	4616      	mov	r6, r2
 8020d5e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8020d60:	f7f5 fcfc 	bl	801675c <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8020d64:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8020d66:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8020d68:	4620      	mov	r0, r4
 8020d6a:	f7f7 fb0b 	bl	8018384 <pbuf_add_header>
 8020d6e:	b9e0      	cbnz	r0, 8020daa <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8020d70:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8020d72:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8020d76:	683b      	ldr	r3, [r7, #0]
 8020d78:	600b      	str	r3, [r1, #0]
 8020d7a:	88bb      	ldrh	r3, [r7, #4]
 8020d7c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8020d7e:	6833      	ldr	r3, [r6, #0]
 8020d80:	f8c1 3006 	str.w	r3, [r1, #6]
 8020d84:	88b3      	ldrh	r3, [r6, #4]
 8020d86:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8020d88:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8020d8c:	2b06      	cmp	r3, #6
 8020d8e:	d006      	beq.n	8020d9e <ethernet_output+0x4e>
 8020d90:	4b0a      	ldr	r3, [pc, #40]	; (8020dbc <ethernet_output+0x6c>)
 8020d92:	f44f 7299 	mov.w	r2, #306	; 0x132
 8020d96:	490a      	ldr	r1, [pc, #40]	; (8020dc0 <ethernet_output+0x70>)
 8020d98:	480a      	ldr	r0, [pc, #40]	; (8020dc4 <ethernet_output+0x74>)
 8020d9a:	f001 fc4b 	bl	8022634 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8020d9e:	4621      	mov	r1, r4
 8020da0:	69ab      	ldr	r3, [r5, #24]
 8020da2:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8020da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8020da8:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 8020daa:	4a07      	ldr	r2, [pc, #28]	; (8020dc8 <ethernet_output+0x78>)
}
 8020dac:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 8020db0:	8953      	ldrh	r3, [r2, #10]
 8020db2:	3301      	adds	r3, #1
 8020db4:	8153      	strh	r3, [r2, #10]
}
 8020db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020dba:	bf00      	nop
 8020dbc:	08041d6c 	.word	0x08041d6c
 8020dc0:	08041da4 	.word	0x08041da4
 8020dc4:	08028ef8 	.word	0x08028ef8
 8020dc8:	2002e0b4 	.word	0x2002e0b4

08020dcc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8020dcc:	b530      	push	{r4, r5, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8020dce:	2300      	movs	r3, #0
{
 8020dd0:	b085      	sub	sp, #20
 8020dd2:	460d      	mov	r5, r1
  osMessageQDef(QUEUE, size, void *);
 8020dd4:	2204      	movs	r2, #4
{
 8020dd6:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8020dd8:	4619      	mov	r1, r3
 8020dda:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 8020ddc:	9201      	str	r2, [sp, #4]
 8020dde:	9500      	str	r5, [sp, #0]
 8020de0:	e9cd 3302 	strd	r3, r3, [sp, #8]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8020de4:	f7f1 ffa2 	bl	8012d2c <osMessageCreate>
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 8020de8:	4a0a      	ldr	r2, [pc, #40]	; (8020e14 <sys_mbox_new+0x48>)
 8020dea:	f8b2 3100 	ldrh.w	r3, [r2, #256]	; 0x100
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8020dee:	f8b2 1102 	ldrh.w	r1, [r2, #258]	; 0x102
  ++lwip_stats.sys.mbox.used;
 8020df2:	3301      	adds	r3, #1
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8020df4:	6020      	str	r0, [r4, #0]
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8020df6:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 8020dfa:	b29b      	uxth	r3, r3
  if(*mbox == NULL)
 8020dfc:	0940      	lsrs	r0, r0, #5
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8020dfe:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 8020e00:	f8a2 3100 	strh.w	r3, [r2, #256]	; 0x100
    return ERR_MEM;

  return ERR_OK;
}
 8020e04:	f1c0 0000 	rsb	r0, r0, #0
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 8020e08:	bf38      	it	cc
 8020e0a:	f8a2 3102 	strhcc.w	r3, [r2, #258]	; 0x102
}
 8020e0e:	b005      	add	sp, #20
 8020e10:	bd30      	pop	{r4, r5, pc}
 8020e12:	bf00      	nop
 8020e14:	2002e0b4 	.word	0x2002e0b4

08020e18 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8020e18:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8020e1a:	2200      	movs	r2, #0
 8020e1c:	6800      	ldr	r0, [r0, #0]
 8020e1e:	f7f1 ff99 	bl	8012d54 <osMessagePut>
 8020e22:	b900      	cbnz	r0, 8020e26 <sys_mbox_trypost+0xe>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8020e24:	bd08      	pop	{r3, pc}
    lwip_stats.sys.mbox.err++;
 8020e26:	4a04      	ldr	r2, [pc, #16]	; (8020e38 <sys_mbox_trypost+0x20>)
 8020e28:	f04f 30ff 	mov.w	r0, #4294967295
 8020e2c:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 8020e30:	3301      	adds	r3, #1
 8020e32:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
}
 8020e36:	bd08      	pop	{r3, pc}
 8020e38:	2002e0b4 	.word	0x2002e0b4

08020e3c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8020e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020e3e:	4614      	mov	r4, r2
 8020e40:	b085      	sub	sp, #20
 8020e42:	4605      	mov	r5, r0
 8020e44:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8020e46:	f7f1 fe61 	bl	8012b0c <osKernelSysTick>
 8020e4a:	4606      	mov	r6, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8020e4c:	b15c      	cbz	r4, 8020e66 <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8020e4e:	4622      	mov	r2, r4
 8020e50:	6829      	ldr	r1, [r5, #0]
 8020e52:	a801      	add	r0, sp, #4
 8020e54:	f7f1 ffaa 	bl	8012dac <osMessageGet>

    if(event.status == osEventMessage)
 8020e58:	9b01      	ldr	r3, [sp, #4]
 8020e5a:	2b10      	cmp	r3, #16
 8020e5c:	d009      	beq.n	8020e72 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8020e5e:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8020e62:	b005      	add	sp, #20
 8020e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 8020e66:	6829      	ldr	r1, [r5, #0]
 8020e68:	f04f 32ff 	mov.w	r2, #4294967295
 8020e6c:	a801      	add	r0, sp, #4
 8020e6e:	f7f1 ff9d 	bl	8012dac <osMessageGet>
    *msg = (void *)event.value.v;
 8020e72:	9b02      	ldr	r3, [sp, #8]
 8020e74:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 8020e76:	f7f1 fe49 	bl	8012b0c <osKernelSysTick>
 8020e7a:	1b80      	subs	r0, r0, r6
}
 8020e7c:	b005      	add	sp, #20
 8020e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08020e80 <sys_mbox_valid>:
 8020e80:	6800      	ldr	r0, [r0, #0]
 8020e82:	3800      	subs	r0, #0
 8020e84:	bf18      	it	ne
 8020e86:	2001      	movne	r0, #1
 8020e88:	4770      	bx	lr
 8020e8a:	bf00      	nop

08020e8c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8020e8c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8020e8e:	4803      	ldr	r0, [pc, #12]	; (8020e9c <sys_init+0x10>)
 8020e90:	f7f1 fe9c 	bl	8012bcc <osMutexCreate>
 8020e94:	4b02      	ldr	r3, [pc, #8]	; (8020ea0 <sys_init+0x14>)
 8020e96:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8020e98:	bd08      	pop	{r3, pc}
 8020e9a:	bf00      	nop
 8020e9c:	08041de8 	.word	0x08041de8
 8020ea0:	2002e214 	.word	0x2002e214

08020ea4 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8020ea4:	b530      	push	{r4, r5, lr}
 8020ea6:	b083      	sub	sp, #12
 8020ea8:	4605      	mov	r5, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8020eaa:	2400      	movs	r4, #0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8020eac:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 8020eae:	e9cd 4400 	strd	r4, r4, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8020eb2:	f7f1 fe8b 	bl	8012bcc <osMutexCreate>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 8020eb6:	4a0d      	ldr	r2, [pc, #52]	; (8020eec <sys_mutex_new+0x48>)
  *mutex = osMutexCreate(osMutex(MUTEX));
 8020eb8:	6028      	str	r0, [r5, #0]
  if(*mutex == NULL)
 8020eba:	b170      	cbz	r0, 8020eda <sys_mutex_new+0x36>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 8020ebc:	f8b2 30fa 	ldrh.w	r3, [r2, #250]	; 0xfa
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8020ec0:	4620      	mov	r0, r4
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 8020ec2:	f8b2 10fc 	ldrh.w	r1, [r2, #252]	; 0xfc
  ++lwip_stats.sys.mutex.used;
 8020ec6:	3301      	adds	r3, #1
 8020ec8:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 8020eca:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 8020ecc:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 8020ed0:	bf38      	it	cc
 8020ed2:	f8a2 30fc 	strhcc.w	r3, [r2, #252]	; 0xfc
}
 8020ed6:	b003      	add	sp, #12
 8020ed8:	bd30      	pop	{r4, r5, pc}
    ++lwip_stats.sys.mutex.err;
 8020eda:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 8020ede:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 8020ee2:	3301      	adds	r3, #1
 8020ee4:	f8a2 30fe 	strh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 8020ee8:	e7f5      	b.n	8020ed6 <sys_mutex_new+0x32>
 8020eea:	bf00      	nop
 8020eec:	2002e0b4 	.word	0x2002e0b4

08020ef0 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8020ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8020ef4:	6800      	ldr	r0, [r0, #0]
 8020ef6:	f7f1 be71 	b.w	8012bdc <osMutexWait>
 8020efa:	bf00      	nop

08020efc <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8020efc:	6800      	ldr	r0, [r0, #0]
 8020efe:	f7f1 be99 	b.w	8012c34 <osMutexRelease>
 8020f02:	bf00      	nop

08020f04 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8020f04:	b530      	push	{r4, r5, lr}
 8020f06:	b089      	sub	sp, #36	; 0x24
 8020f08:	460d      	mov	r5, r1
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8020f0a:	2400      	movs	r4, #0
  return osThreadCreate(&os_thread_def, arg);
 8020f0c:	4611      	mov	r1, r2
{
 8020f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8020f10:	9001      	str	r0, [sp, #4]
  return osThreadCreate(&os_thread_def, arg);
 8020f12:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8020f14:	9502      	str	r5, [sp, #8]
 8020f16:	9305      	str	r3, [sp, #20]
 8020f18:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8020f1c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8020f20:	f8ad 200c 	strh.w	r2, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 8020f24:	f7f1 fdfa 	bl	8012b1c <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8020f28:	b009      	add	sp, #36	; 0x24
 8020f2a:	bd30      	pop	{r4, r5, pc}

08020f2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8020f2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8020f2e:	2200      	movs	r2, #0
 8020f30:	4917      	ldr	r1, [pc, #92]	; (8020f90 <MX_USB_DEVICE_Init+0x64>)
 8020f32:	4818      	ldr	r0, [pc, #96]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f34:	f7f1 f958 	bl	80121e8 <USBD_Init>
 8020f38:	b970      	cbnz	r0, 8020f58 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8020f3a:	4917      	ldr	r1, [pc, #92]	; (8020f98 <MX_USB_DEVICE_Init+0x6c>)
 8020f3c:	4815      	ldr	r0, [pc, #84]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f3e:	f7f1 f96b 	bl	8012218 <USBD_RegisterClass>
 8020f42:	b988      	cbnz	r0, 8020f68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8020f44:	4915      	ldr	r1, [pc, #84]	; (8020f9c <MX_USB_DEVICE_Init+0x70>)
 8020f46:	4813      	ldr	r0, [pc, #76]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f48:	f7f1 f91a 	bl	8012180 <USBD_CDC_RegisterInterface>
 8020f4c:	b9a0      	cbnz	r0, 8020f78 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8020f4e:	4811      	ldr	r0, [pc, #68]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f50:	f7f1 f978 	bl	8012244 <USBD_Start>
 8020f54:	b9b8      	cbnz	r0, 8020f86 <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8020f56:	bd08      	pop	{r3, pc}
    Error_Handler();
 8020f58:	f7e1 fe42 	bl	8002be0 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8020f5c:	490e      	ldr	r1, [pc, #56]	; (8020f98 <MX_USB_DEVICE_Init+0x6c>)
 8020f5e:	480d      	ldr	r0, [pc, #52]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f60:	f7f1 f95a 	bl	8012218 <USBD_RegisterClass>
 8020f64:	2800      	cmp	r0, #0
 8020f66:	d0ed      	beq.n	8020f44 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8020f68:	f7e1 fe3a 	bl	8002be0 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8020f6c:	490b      	ldr	r1, [pc, #44]	; (8020f9c <MX_USB_DEVICE_Init+0x70>)
 8020f6e:	4809      	ldr	r0, [pc, #36]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f70:	f7f1 f906 	bl	8012180 <USBD_CDC_RegisterInterface>
 8020f74:	2800      	cmp	r0, #0
 8020f76:	d0ea      	beq.n	8020f4e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8020f78:	f7e1 fe32 	bl	8002be0 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8020f7c:	4805      	ldr	r0, [pc, #20]	; (8020f94 <MX_USB_DEVICE_Init+0x68>)
 8020f7e:	f7f1 f961 	bl	8012244 <USBD_Start>
 8020f82:	2800      	cmp	r0, #0
 8020f84:	d0e7      	beq.n	8020f56 <MX_USB_DEVICE_Init+0x2a>
}
 8020f86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8020f8a:	f7e1 be29 	b.w	8002be0 <Error_Handler>
 8020f8e:	bf00      	nop
 8020f90:	20000420 	.word	0x20000420
 8020f94:	2002e218 	.word	0x2002e218
 8020f98:	200002f0 	.word	0x200002f0
 8020f9c:	2000040c 	.word	0x2000040c

08020fa0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8020fa0:	2000      	movs	r0, #0
 8020fa2:	4770      	bx	lr

08020fa4 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8020fa4:	2000      	movs	r0, #0
 8020fa6:	4770      	bx	lr

08020fa8 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8020fa8:	2000      	movs	r0, #0
 8020faa:	4770      	bx	lr

08020fac <CDC_Receive_FS>:
{
 8020fac:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8020fae:	4c05      	ldr	r4, [pc, #20]	; (8020fc4 <CDC_Receive_FS+0x18>)
{
 8020fb0:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8020fb2:	4620      	mov	r0, r4
 8020fb4:	f7f1 f8f6 	bl	80121a4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8020fb8:	4620      	mov	r0, r4
 8020fba:	f7f1 f8fb 	bl	80121b4 <USBD_CDC_ReceivePacket>
}
 8020fbe:	2000      	movs	r0, #0
 8020fc0:	bd10      	pop	{r4, pc}
 8020fc2:	bf00      	nop
 8020fc4:	2002e218 	.word	0x2002e218

08020fc8 <CDC_Init_FS>:
{
 8020fc8:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8020fca:	4c06      	ldr	r4, [pc, #24]	; (8020fe4 <CDC_Init_FS+0x1c>)
 8020fcc:	2200      	movs	r2, #0
 8020fce:	4906      	ldr	r1, [pc, #24]	; (8020fe8 <CDC_Init_FS+0x20>)
 8020fd0:	4620      	mov	r0, r4
 8020fd2:	f7f1 f8dd 	bl	8012190 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8020fd6:	4620      	mov	r0, r4
 8020fd8:	4904      	ldr	r1, [pc, #16]	; (8020fec <CDC_Init_FS+0x24>)
 8020fda:	f7f1 f8e3 	bl	80121a4 <USBD_CDC_SetRxBuffer>
}
 8020fde:	2000      	movs	r0, #0
 8020fe0:	bd10      	pop	{r4, pc}
 8020fe2:	bf00      	nop
 8020fe4:	2002e218 	.word	0x2002e218
 8020fe8:	2002ece8 	.word	0x2002ece8
 8020fec:	2002e4e8 	.word	0x2002e4e8

08020ff0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8020ff0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8020ff2:	4801      	ldr	r0, [pc, #4]	; (8020ff8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8020ff4:	800b      	strh	r3, [r1, #0]
}
 8020ff6:	4770      	bx	lr
 8020ff8:	2000044c 	.word	0x2000044c

08020ffc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8020ffc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8020ffe:	4801      	ldr	r0, [pc, #4]	; (8021004 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8021000:	800b      	strh	r3, [r1, #0]
}
 8021002:	4770      	bx	lr
 8021004:	20000460 	.word	0x20000460

08021008 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8021008:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 802100a:	4801      	ldr	r0, [pc, #4]	; (8021010 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 802100c:	800b      	strh	r3, [r1, #0]
}
 802100e:	4770      	bx	lr
 8021010:	20000440 	.word	0x20000440

08021014 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8021014:	b4f0      	push	{r4, r5, r6, r7}
 8021016:	2400      	movs	r4, #0
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8021018:	0052      	lsls	r2, r2, #1
 802101a:	1c4e      	adds	r6, r1, #1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 802101c:	4627      	mov	r7, r4
    if (((value >> 28)) < 0xA)
 802101e:	0f03      	lsrs	r3, r0, #28
 8021020:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    value = value << 4;
 8021024:	ea4f 1000 	mov.w	r0, r0, lsl #4
      pbuf[2 * idx] = (value >> 28) + '0';
 8021028:	f103 0530 	add.w	r5, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 802102c:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8021030:	bf34      	ite	cc
 8021032:	550d      	strbcc	r5, [r1, r4]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8021034:	550b      	strbcs	r3, [r1, r4]
    pbuf[2 * idx + 1] = 0;
 8021036:	5537      	strb	r7, [r6, r4]
 8021038:	3402      	adds	r4, #2
  for (idx = 0; idx < len; idx++)
 802103a:	42a2      	cmp	r2, r4
 802103c:	d1ef      	bne.n	802101e <IntToUnicode+0xa>
  }
}
 802103e:	bcf0      	pop	{r4, r5, r6, r7}
 8021040:	4770      	bx	lr
 8021042:	bf00      	nop

08021044 <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8021044:	480b      	ldr	r0, [pc, #44]	; (8021074 <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 8021046:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8021048:	4b0b      	ldr	r3, [pc, #44]	; (8021078 <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 802104a:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 802104c:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 802104e:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 8021050:	18c0      	adds	r0, r0, r3
 8021052:	d101      	bne.n	8021058 <USBD_FS_SerialStrDescriptor+0x14>
}
 8021054:	4809      	ldr	r0, [pc, #36]	; (802107c <USBD_FS_SerialStrDescriptor+0x38>)
 8021056:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8021058:	4b09      	ldr	r3, [pc, #36]	; (8021080 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 802105a:	2208      	movs	r2, #8
 802105c:	4909      	ldr	r1, [pc, #36]	; (8021084 <USBD_FS_SerialStrDescriptor+0x40>)
{
 802105e:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8021060:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8021062:	f7ff ffd7 	bl	8021014 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8021066:	2204      	movs	r2, #4
 8021068:	4907      	ldr	r1, [pc, #28]	; (8021088 <USBD_FS_SerialStrDescriptor+0x44>)
 802106a:	4620      	mov	r0, r4
 802106c:	f7ff ffd2 	bl	8021014 <IntToUnicode>
}
 8021070:	4802      	ldr	r0, [pc, #8]	; (802107c <USBD_FS_SerialStrDescriptor+0x38>)
 8021072:	bd10      	pop	{r4, pc}
 8021074:	1ff0f420 	.word	0x1ff0f420
 8021078:	1ff0f428 	.word	0x1ff0f428
 802107c:	20000464 	.word	0x20000464
 8021080:	1ff0f424 	.word	0x1ff0f424
 8021084:	20000466 	.word	0x20000466
 8021088:	20000476 	.word	0x20000476

0802108c <USBD_FS_ManufacturerStrDescriptor>:
{
 802108c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 802108e:	4c04      	ldr	r4, [pc, #16]	; (80210a0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8021090:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8021092:	4804      	ldr	r0, [pc, #16]	; (80210a4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8021094:	4621      	mov	r1, r4
 8021096:	f7f1 fca1 	bl	80129dc <USBD_GetString>
}
 802109a:	4620      	mov	r0, r4
 802109c:	bd10      	pop	{r4, pc}
 802109e:	bf00      	nop
 80210a0:	2002f4e8 	.word	0x2002f4e8
 80210a4:	08041df0 	.word	0x08041df0

080210a8 <USBD_FS_ProductStrDescriptor>:
{
 80210a8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80210aa:	4c04      	ldr	r4, [pc, #16]	; (80210bc <USBD_FS_ProductStrDescriptor+0x14>)
{
 80210ac:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80210ae:	4804      	ldr	r0, [pc, #16]	; (80210c0 <USBD_FS_ProductStrDescriptor+0x18>)
 80210b0:	4621      	mov	r1, r4
 80210b2:	f7f1 fc93 	bl	80129dc <USBD_GetString>
}
 80210b6:	4620      	mov	r0, r4
 80210b8:	bd10      	pop	{r4, pc}
 80210ba:	bf00      	nop
 80210bc:	2002f4e8 	.word	0x2002f4e8
 80210c0:	08041e04 	.word	0x08041e04

080210c4 <USBD_FS_ConfigStrDescriptor>:
{
 80210c4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80210c6:	4c04      	ldr	r4, [pc, #16]	; (80210d8 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 80210c8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80210ca:	4804      	ldr	r0, [pc, #16]	; (80210dc <USBD_FS_ConfigStrDescriptor+0x18>)
 80210cc:	4621      	mov	r1, r4
 80210ce:	f7f1 fc85 	bl	80129dc <USBD_GetString>
}
 80210d2:	4620      	mov	r0, r4
 80210d4:	bd10      	pop	{r4, pc}
 80210d6:	bf00      	nop
 80210d8:	2002f4e8 	.word	0x2002f4e8
 80210dc:	08041e1c 	.word	0x08041e1c

080210e0 <USBD_FS_InterfaceStrDescriptor>:
{
 80210e0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80210e2:	4c04      	ldr	r4, [pc, #16]	; (80210f4 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 80210e4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80210e6:	4804      	ldr	r0, [pc, #16]	; (80210f8 <USBD_FS_InterfaceStrDescriptor+0x18>)
 80210e8:	4621      	mov	r1, r4
 80210ea:	f7f1 fc77 	bl	80129dc <USBD_GetString>
}
 80210ee:	4620      	mov	r0, r4
 80210f0:	bd10      	pop	{r4, pc}
 80210f2:	bf00      	nop
 80210f4:	2002f4e8 	.word	0x2002f4e8
 80210f8:	08041e28 	.word	0x08041e28

080210fc <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 80210fc:	6803      	ldr	r3, [r0, #0]
{
 80210fe:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 8021100:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8021104:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021106:	f04f 0400 	mov.w	r4, #0
 802110a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 802110e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8021112:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8021114:	d001      	beq.n	802111a <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8021116:	b009      	add	sp, #36	; 0x24
 8021118:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802111a:	4d1e      	ldr	r5, [pc, #120]	; (8021194 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 802111c:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021120:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021122:	2003      	movs	r0, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021124:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8021126:	f043 0301 	orr.w	r3, r3, #1
 802112a:	632b      	str	r3, [r5, #48]	; 0x30
 802112c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802112e:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021130:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021134:	4818      	ldr	r0, [pc, #96]	; (8021198 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021136:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021138:	9300      	str	r3, [sp, #0]
 802113a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802113c:	e9cd 1203 	strd	r1, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8021140:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021142:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8021144:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021146:	f7e8 f9fb 	bl	8009540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 802114a:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 802114e:	a903      	add	r1, sp, #12
 8021150:	4811      	ldr	r0, [pc, #68]	; (8021198 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8021152:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021154:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8021158:	f7e8 f9f2 	bl	8009540 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 802115c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 802115e:	4622      	mov	r2, r4
 8021160:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8021162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8021166:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8021168:	636b      	str	r3, [r5, #52]	; 0x34
 802116a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 802116c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021170:	9301      	str	r3, [sp, #4]
 8021172:	9b01      	ldr	r3, [sp, #4]
 8021174:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8021176:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802117a:	646b      	str	r3, [r5, #68]	; 0x44
 802117c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 802117e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8021182:	9302      	str	r3, [sp, #8]
 8021184:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8021186:	f7e5 ff11 	bl	8006fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 802118a:	2043      	movs	r0, #67	; 0x43
 802118c:	f7e5 ff58 	bl	8007040 <HAL_NVIC_EnableIRQ>
}
 8021190:	b009      	add	sp, #36	; 0x24
 8021192:	bd30      	pop	{r4, r5, pc}
 8021194:	40023800 	.word	0x40023800
 8021198:	40020000 	.word	0x40020000

0802119c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 802119c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 80211a0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 80211a4:	f7f1 b860 	b.w	8012268 <USBD_LL_SetupStage>

080211a8 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80211a8:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 80211ac:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80211b0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 80211b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80211b8:	f7f1 b884 	b.w	80122c4 <USBD_LL_DataOutStage>

080211bc <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80211bc:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 80211c0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80211c4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 80211c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80211ca:	f7f1 b8b1 	b.w	8012330 <USBD_LL_DataInStage>
 80211ce:	bf00      	nop

080211d0 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80211d0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 80211d4:	f7f1 b942 	b.w	801245c <USBD_LL_SOF>

080211d8 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80211d8:	68c1      	ldr	r1, [r0, #12]
{
 80211da:	b510      	push	{r4, lr}
 80211dc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80211de:	b111      	cbz	r1, 80211e6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80211e0:	2902      	cmp	r1, #2
 80211e2:	d10a      	bne.n	80211fa <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 80211e4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80211e6:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 80211ea:	f7f1 f91f 	bl	801242c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80211ee:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 80211f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80211f6:	f7f1 b8f1 	b.w	80123dc <USBD_LL_Reset>
    Error_Handler();
 80211fa:	f7e1 fcf1 	bl	8002be0 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80211fe:	2101      	movs	r1, #1
 8021200:	e7f1      	b.n	80211e6 <HAL_PCD_ResetCallback+0xe>
 8021202:	bf00      	nop

08021204 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8021204:	b510      	push	{r4, lr}
 8021206:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8021208:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 802120c:	f7f1 f912 	bl	8012434 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8021210:	6822      	ldr	r2, [r4, #0]
 8021212:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8021216:	f043 0301 	orr.w	r3, r3, #1
 802121a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 802121e:	6a23      	ldr	r3, [r4, #32]
 8021220:	b123      	cbz	r3, 802122c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8021222:	4a03      	ldr	r2, [pc, #12]	; (8021230 <HAL_PCD_SuspendCallback+0x2c>)
 8021224:	6913      	ldr	r3, [r2, #16]
 8021226:	f043 0306 	orr.w	r3, r3, #6
 802122a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 802122c:	bd10      	pop	{r4, pc}
 802122e:	bf00      	nop
 8021230:	e000ed00 	.word	0xe000ed00

08021234 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8021234:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021238:	f7f1 b906 	b.w	8012448 <USBD_LL_Resume>

0802123c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 802123c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021240:	f7f1 b91c 	b.w	801247c <USBD_LL_IsoOUTIncomplete>

08021244 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8021244:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021248:	f7f1 b916 	b.w	8012478 <USBD_LL_IsoINIncomplete>

0802124c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 802124c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021250:	f7f1 b916 	b.w	8012480 <USBD_LL_DevConnected>

08021254 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8021254:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021258:	f7f1 b914 	b.w	8012484 <USBD_LL_DevDisconnected>

0802125c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 802125c:	7802      	ldrb	r2, [r0, #0]
 802125e:	b10a      	cbz	r2, 8021264 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8021260:	2000      	movs	r0, #0
 8021262:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 8021264:	4b15      	ldr	r3, [pc, #84]	; (80212bc <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8021266:	2101      	movs	r1, #1
{
 8021268:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 802126a:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 802126c:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8021270:	2506      	movs	r5, #6
  hpcd_USB_OTG_FS.pData = pdev;
 8021272:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8021276:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 802127a:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 802127c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 802127e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8021280:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8021282:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8021284:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8021288:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 802128c:	e9c3 4106 	strd	r4, r1, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8021290:	f7e9 f914 	bl	800a4bc <HAL_PCD_Init>
 8021294:	b978      	cbnz	r0, 80212b6 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8021296:	2180      	movs	r1, #128	; 0x80
 8021298:	4808      	ldr	r0, [pc, #32]	; (80212bc <USBD_LL_Init+0x60>)
 802129a:	f7e9 fe75 	bl	800af88 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 802129e:	2240      	movs	r2, #64	; 0x40
 80212a0:	2100      	movs	r1, #0
 80212a2:	4806      	ldr	r0, [pc, #24]	; (80212bc <USBD_LL_Init+0x60>)
 80212a4:	f7e9 fe4c 	bl	800af40 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80212a8:	2280      	movs	r2, #128	; 0x80
 80212aa:	2101      	movs	r1, #1
 80212ac:	4803      	ldr	r0, [pc, #12]	; (80212bc <USBD_LL_Init+0x60>)
 80212ae:	f7e9 fe47 	bl	800af40 <HAL_PCDEx_SetTxFiFo>
}
 80212b2:	2000      	movs	r0, #0
 80212b4:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 80212b6:	f7e1 fc93 	bl	8002be0 <Error_Handler>
 80212ba:	e7ec      	b.n	8021296 <USBD_LL_Init+0x3a>
 80212bc:	2002f6e8 	.word	0x2002f6e8

080212c0 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 80212c0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80212c4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80212c6:	f7e9 f9a7 	bl	800a618 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80212ca:	2803      	cmp	r0, #3
 80212cc:	d802      	bhi.n	80212d4 <USBD_LL_Start+0x14>
 80212ce:	4b02      	ldr	r3, [pc, #8]	; (80212d8 <USBD_LL_Start+0x18>)
 80212d0:	5c18      	ldrb	r0, [r3, r0]
}
 80212d2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 80212d4:	2003      	movs	r0, #3
}
 80212d6:	bd08      	pop	{r3, pc}
 80212d8:	08041e38 	.word	0x08041e38

080212dc <USBD_LL_OpenEP>:
{
 80212dc:	b510      	push	{r4, lr}
 80212de:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80212e0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80212e4:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80212e6:	4623      	mov	r3, r4
 80212e8:	f7e9 fce6 	bl	800acb8 <HAL_PCD_EP_Open>
  switch (hal_status)
 80212ec:	2803      	cmp	r0, #3
 80212ee:	d802      	bhi.n	80212f6 <USBD_LL_OpenEP+0x1a>
 80212f0:	4b02      	ldr	r3, [pc, #8]	; (80212fc <USBD_LL_OpenEP+0x20>)
 80212f2:	5c18      	ldrb	r0, [r3, r0]
}
 80212f4:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80212f6:	2003      	movs	r0, #3
}
 80212f8:	bd10      	pop	{r4, pc}
 80212fa:	bf00      	nop
 80212fc:	08041e38 	.word	0x08041e38

08021300 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8021300:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8021304:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8021306:	f7e9 fd11 	bl	800ad2c <HAL_PCD_EP_Close>
  switch (hal_status)
 802130a:	2803      	cmp	r0, #3
 802130c:	d802      	bhi.n	8021314 <USBD_LL_CloseEP+0x14>
 802130e:	4b02      	ldr	r3, [pc, #8]	; (8021318 <USBD_LL_CloseEP+0x18>)
 8021310:	5c18      	ldrb	r0, [r3, r0]
}
 8021312:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8021314:	2003      	movs	r0, #3
}
 8021316:	bd08      	pop	{r3, pc}
 8021318:	08041e38 	.word	0x08041e38

0802131c <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 802131c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8021320:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8021322:	f7e9 fd8d 	bl	800ae40 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8021326:	2803      	cmp	r0, #3
 8021328:	d802      	bhi.n	8021330 <USBD_LL_StallEP+0x14>
 802132a:	4b02      	ldr	r3, [pc, #8]	; (8021334 <USBD_LL_StallEP+0x18>)
 802132c:	5c18      	ldrb	r0, [r3, r0]
}
 802132e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8021330:	2003      	movs	r0, #3
}
 8021332:	bd08      	pop	{r3, pc}
 8021334:	08041e38 	.word	0x08041e38

08021338 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8021338:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802133c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802133e:	f7e9 fdc3 	bl	800aec8 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8021342:	2803      	cmp	r0, #3
 8021344:	d802      	bhi.n	802134c <USBD_LL_ClearStallEP+0x14>
 8021346:	4b02      	ldr	r3, [pc, #8]	; (8021350 <USBD_LL_ClearStallEP+0x18>)
 8021348:	5c18      	ldrb	r0, [r3, r0]
}
 802134a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802134c:	2003      	movs	r0, #3
}
 802134e:	bd08      	pop	{r3, pc}
 8021350:	08041e38 	.word	0x08041e38

08021354 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8021354:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8021356:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 802135a:	d406      	bmi.n	802136a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 802135c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8021360:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8021364:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 8021368:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 802136a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 802136e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8021372:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8021376:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 802137a:	4770      	bx	lr

0802137c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 802137c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8021380:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8021382:	f7e9 fc85 	bl	800ac90 <HAL_PCD_SetAddress>
  switch (hal_status)
 8021386:	2803      	cmp	r0, #3
 8021388:	d802      	bhi.n	8021390 <USBD_LL_SetUSBAddress+0x14>
 802138a:	4b02      	ldr	r3, [pc, #8]	; (8021394 <USBD_LL_SetUSBAddress+0x18>)
 802138c:	5c18      	ldrb	r0, [r3, r0]
}
 802138e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8021390:	2003      	movs	r0, #3
}
 8021392:	bd08      	pop	{r3, pc}
 8021394:	08041e38 	.word	0x08041e38

08021398 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8021398:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802139c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802139e:	f7e9 fd2b 	bl	800adf8 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 80213a2:	2803      	cmp	r0, #3
 80213a4:	d802      	bhi.n	80213ac <USBD_LL_Transmit+0x14>
 80213a6:	4b02      	ldr	r3, [pc, #8]	; (80213b0 <USBD_LL_Transmit+0x18>)
 80213a8:	5c18      	ldrb	r0, [r3, r0]
}
 80213aa:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80213ac:	2003      	movs	r0, #3
}
 80213ae:	bd08      	pop	{r3, pc}
 80213b0:	08041e38 	.word	0x08041e38

080213b4 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80213b4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80213b8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80213ba:	f7e9 fceb 	bl	800ad94 <HAL_PCD_EP_Receive>
  switch (hal_status)
 80213be:	2803      	cmp	r0, #3
 80213c0:	d802      	bhi.n	80213c8 <USBD_LL_PrepareReceive+0x14>
 80213c2:	4b02      	ldr	r3, [pc, #8]	; (80213cc <USBD_LL_PrepareReceive+0x18>)
 80213c4:	5c18      	ldrb	r0, [r3, r0]
}
 80213c6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80213c8:	2003      	movs	r0, #3
}
 80213ca:	bd08      	pop	{r3, pc}
 80213cc:	08041e38 	.word	0x08041e38

080213d0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80213d0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80213d4:	f7e9 bd06 	b.w	800ade4 <HAL_PCD_EP_GetRxCount>

080213d8 <HAL_PCDEx_LPM_Callback>:
{
 80213d8:	b510      	push	{r4, lr}
 80213da:	4604      	mov	r4, r0
  switch (msg)
 80213dc:	b1a1      	cbz	r1, 8021408 <HAL_PCDEx_LPM_Callback+0x30>
 80213de:	2901      	cmp	r1, #1
 80213e0:	d111      	bne.n	8021406 <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80213e2:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 80213e4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80213e8:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80213ec:	f043 0301 	orr.w	r3, r3, #1
 80213f0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 80213f4:	f7f1 f81e 	bl	8012434 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80213f8:	6a23      	ldr	r3, [r4, #32]
 80213fa:	b123      	cbz	r3, 8021406 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80213fc:	4a0e      	ldr	r2, [pc, #56]	; (8021438 <HAL_PCDEx_LPM_Callback+0x60>)
 80213fe:	6913      	ldr	r3, [r2, #16]
 8021400:	f043 0306 	orr.w	r3, r3, #6
 8021404:	6113      	str	r3, [r2, #16]
}
 8021406:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 8021408:	6a03      	ldr	r3, [r0, #32]
 802140a:	b963      	cbnz	r3, 8021426 <HAL_PCDEx_LPM_Callback+0x4e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 802140c:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 802140e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8021412:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8021416:	f023 0301 	bic.w	r3, r3, #1
}
 802141a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 802141e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 8021422:	f7f1 b811 	b.w	8012448 <USBD_LL_Resume>
  SystemClock_Config();
 8021426:	f7e1 fbe3 	bl	8002bf0 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 802142a:	4a03      	ldr	r2, [pc, #12]	; (8021438 <HAL_PCDEx_LPM_Callback+0x60>)
 802142c:	6913      	ldr	r3, [r2, #16]
 802142e:	f023 0306 	bic.w	r3, r3, #6
 8021432:	6113      	str	r3, [r2, #16]
 8021434:	e7ea      	b.n	802140c <HAL_PCDEx_LPM_Callback+0x34>
 8021436:	bf00      	nop
 8021438:	e000ed00 	.word	0xe000ed00

0802143c <atoi>:
 802143c:	220a      	movs	r2, #10
 802143e:	2100      	movs	r1, #0
 8021440:	f002 b928 	b.w	8023694 <strtol>

08021444 <ctime>:
 8021444:	b508      	push	{r3, lr}
 8021446:	f000 f829 	bl	802149c <localtime>
 802144a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802144e:	f002 bcbf 	b.w	8023dd0 <asctime>
	...

08021454 <__libc_init_array>:
 8021454:	b570      	push	{r4, r5, r6, lr}
 8021456:	4d0d      	ldr	r5, [pc, #52]	; (802148c <__libc_init_array+0x38>)
 8021458:	4c0d      	ldr	r4, [pc, #52]	; (8021490 <__libc_init_array+0x3c>)
 802145a:	1b64      	subs	r4, r4, r5
 802145c:	10a4      	asrs	r4, r4, #2
 802145e:	2600      	movs	r6, #0
 8021460:	42a6      	cmp	r6, r4
 8021462:	d109      	bne.n	8021478 <__libc_init_array+0x24>
 8021464:	4d0b      	ldr	r5, [pc, #44]	; (8021494 <__libc_init_array+0x40>)
 8021466:	4c0c      	ldr	r4, [pc, #48]	; (8021498 <__libc_init_array+0x44>)
 8021468:	f005 f996 	bl	8026798 <_init>
 802146c:	1b64      	subs	r4, r4, r5
 802146e:	10a4      	asrs	r4, r4, #2
 8021470:	2600      	movs	r6, #0
 8021472:	42a6      	cmp	r6, r4
 8021474:	d105      	bne.n	8021482 <__libc_init_array+0x2e>
 8021476:	bd70      	pop	{r4, r5, r6, pc}
 8021478:	f855 3b04 	ldr.w	r3, [r5], #4
 802147c:	4798      	blx	r3
 802147e:	3601      	adds	r6, #1
 8021480:	e7ee      	b.n	8021460 <__libc_init_array+0xc>
 8021482:	f855 3b04 	ldr.w	r3, [r5], #4
 8021486:	4798      	blx	r3
 8021488:	3601      	adds	r6, #1
 802148a:	e7f2      	b.n	8021472 <__libc_init_array+0x1e>
 802148c:	08042740 	.word	0x08042740
 8021490:	08042740 	.word	0x08042740
 8021494:	08042740 	.word	0x08042740
 8021498:	08042744 	.word	0x08042744

0802149c <localtime>:
 802149c:	b538      	push	{r3, r4, r5, lr}
 802149e:	4b0b      	ldr	r3, [pc, #44]	; (80214cc <localtime+0x30>)
 80214a0:	681d      	ldr	r5, [r3, #0]
 80214a2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80214a4:	4604      	mov	r4, r0
 80214a6:	b953      	cbnz	r3, 80214be <localtime+0x22>
 80214a8:	2024      	movs	r0, #36	; 0x24
 80214aa:	f000 f90b 	bl	80216c4 <malloc>
 80214ae:	4602      	mov	r2, r0
 80214b0:	63e8      	str	r0, [r5, #60]	; 0x3c
 80214b2:	b920      	cbnz	r0, 80214be <localtime+0x22>
 80214b4:	4b06      	ldr	r3, [pc, #24]	; (80214d0 <localtime+0x34>)
 80214b6:	4807      	ldr	r0, [pc, #28]	; (80214d4 <localtime+0x38>)
 80214b8:	2132      	movs	r1, #50	; 0x32
 80214ba:	f002 fcd1 	bl	8023e60 <__assert_func>
 80214be:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80214c0:	4620      	mov	r0, r4
 80214c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80214c6:	f000 b807 	b.w	80214d8 <localtime_r>
 80214ca:	bf00      	nop
 80214cc:	20000480 	.word	0x20000480
 80214d0:	08041f44 	.word	0x08041f44
 80214d4:	08041f5b 	.word	0x08041f5b

080214d8 <localtime_r>:
 80214d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80214dc:	4607      	mov	r7, r0
 80214de:	9101      	str	r1, [sp, #4]
 80214e0:	f003 fd22 	bl	8024f28 <__gettzinfo>
 80214e4:	9901      	ldr	r1, [sp, #4]
 80214e6:	4680      	mov	r8, r0
 80214e8:	4638      	mov	r0, r7
 80214ea:	f003 fd21 	bl	8024f30 <gmtime_r>
 80214ee:	6943      	ldr	r3, [r0, #20]
 80214f0:	079a      	lsls	r2, r3, #30
 80214f2:	4604      	mov	r4, r0
 80214f4:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 80214f8:	d105      	bne.n	8021506 <localtime_r+0x2e>
 80214fa:	2264      	movs	r2, #100	; 0x64
 80214fc:	fb96 f3f2 	sdiv	r3, r6, r2
 8021500:	fb02 6313 	mls	r3, r2, r3, r6
 8021504:	bb7b      	cbnz	r3, 8021566 <localtime_r+0x8e>
 8021506:	f44f 73c8 	mov.w	r3, #400	; 0x190
 802150a:	fb96 f5f3 	sdiv	r5, r6, r3
 802150e:	fb03 6515 	mls	r5, r3, r5, r6
 8021512:	fab5 f585 	clz	r5, r5
 8021516:	096d      	lsrs	r5, r5, #5
 8021518:	4b68      	ldr	r3, [pc, #416]	; (80216bc <localtime_r+0x1e4>)
 802151a:	2230      	movs	r2, #48	; 0x30
 802151c:	fb02 3505 	mla	r5, r2, r5, r3
 8021520:	f002 f9f2 	bl	8023908 <__tz_lock>
 8021524:	f002 f9fc 	bl	8023920 <_tzset_unlocked>
 8021528:	4b65      	ldr	r3, [pc, #404]	; (80216c0 <localtime_r+0x1e8>)
 802152a:	681b      	ldr	r3, [r3, #0]
 802152c:	b353      	cbz	r3, 8021584 <localtime_r+0xac>
 802152e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8021532:	42b3      	cmp	r3, r6
 8021534:	d119      	bne.n	802156a <localtime_r+0x92>
 8021536:	f8d8 1000 	ldr.w	r1, [r8]
 802153a:	e9d7 6700 	ldrd	r6, r7, [r7]
 802153e:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8021542:	b9d1      	cbnz	r1, 802157a <localtime_r+0xa2>
 8021544:	4296      	cmp	r6, r2
 8021546:	eb77 0303 	sbcs.w	r3, r7, r3
 802154a:	da23      	bge.n	8021594 <localtime_r+0xbc>
 802154c:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8021550:	4296      	cmp	r6, r2
 8021552:	eb77 0303 	sbcs.w	r3, r7, r3
 8021556:	bfb4      	ite	lt
 8021558:	2301      	movlt	r3, #1
 802155a:	2300      	movge	r3, #0
 802155c:	6223      	str	r3, [r4, #32]
 802155e:	db1b      	blt.n	8021598 <localtime_r+0xc0>
 8021560:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8021564:	e01a      	b.n	802159c <localtime_r+0xc4>
 8021566:	2501      	movs	r5, #1
 8021568:	e7d6      	b.n	8021518 <localtime_r+0x40>
 802156a:	4630      	mov	r0, r6
 802156c:	f002 f924 	bl	80237b8 <__tzcalc_limits>
 8021570:	2800      	cmp	r0, #0
 8021572:	d1e0      	bne.n	8021536 <localtime_r+0x5e>
 8021574:	f04f 33ff 	mov.w	r3, #4294967295
 8021578:	e004      	b.n	8021584 <localtime_r+0xac>
 802157a:	4296      	cmp	r6, r2
 802157c:	eb77 0303 	sbcs.w	r3, r7, r3
 8021580:	da02      	bge.n	8021588 <localtime_r+0xb0>
 8021582:	2300      	movs	r3, #0
 8021584:	6223      	str	r3, [r4, #32]
 8021586:	e7eb      	b.n	8021560 <localtime_r+0x88>
 8021588:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 802158c:	4296      	cmp	r6, r2
 802158e:	eb77 0303 	sbcs.w	r3, r7, r3
 8021592:	daf6      	bge.n	8021582 <localtime_r+0xaa>
 8021594:	2301      	movs	r3, #1
 8021596:	6223      	str	r3, [r4, #32]
 8021598:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 802159c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80215a0:	203c      	movs	r0, #60	; 0x3c
 80215a2:	fb91 f6f3 	sdiv	r6, r1, r3
 80215a6:	fb03 1316 	mls	r3, r3, r6, r1
 80215aa:	6861      	ldr	r1, [r4, #4]
 80215ac:	fb93 f2f0 	sdiv	r2, r3, r0
 80215b0:	fb00 3012 	mls	r0, r0, r2, r3
 80215b4:	6823      	ldr	r3, [r4, #0]
 80215b6:	1a89      	subs	r1, r1, r2
 80215b8:	68a2      	ldr	r2, [r4, #8]
 80215ba:	6061      	str	r1, [r4, #4]
 80215bc:	1a1b      	subs	r3, r3, r0
 80215be:	1b92      	subs	r2, r2, r6
 80215c0:	2b3b      	cmp	r3, #59	; 0x3b
 80215c2:	6023      	str	r3, [r4, #0]
 80215c4:	60a2      	str	r2, [r4, #8]
 80215c6:	dd35      	ble.n	8021634 <localtime_r+0x15c>
 80215c8:	3101      	adds	r1, #1
 80215ca:	6061      	str	r1, [r4, #4]
 80215cc:	3b3c      	subs	r3, #60	; 0x3c
 80215ce:	6023      	str	r3, [r4, #0]
 80215d0:	6863      	ldr	r3, [r4, #4]
 80215d2:	2b3b      	cmp	r3, #59	; 0x3b
 80215d4:	dd34      	ble.n	8021640 <localtime_r+0x168>
 80215d6:	3201      	adds	r2, #1
 80215d8:	60a2      	str	r2, [r4, #8]
 80215da:	3b3c      	subs	r3, #60	; 0x3c
 80215dc:	6063      	str	r3, [r4, #4]
 80215de:	68a3      	ldr	r3, [r4, #8]
 80215e0:	2b17      	cmp	r3, #23
 80215e2:	dd33      	ble.n	802164c <localtime_r+0x174>
 80215e4:	69e2      	ldr	r2, [r4, #28]
 80215e6:	3201      	adds	r2, #1
 80215e8:	61e2      	str	r2, [r4, #28]
 80215ea:	69a2      	ldr	r2, [r4, #24]
 80215ec:	3201      	adds	r2, #1
 80215ee:	2a06      	cmp	r2, #6
 80215f0:	bfc8      	it	gt
 80215f2:	2200      	movgt	r2, #0
 80215f4:	61a2      	str	r2, [r4, #24]
 80215f6:	68e2      	ldr	r2, [r4, #12]
 80215f8:	3b18      	subs	r3, #24
 80215fa:	3201      	adds	r2, #1
 80215fc:	60a3      	str	r3, [r4, #8]
 80215fe:	6923      	ldr	r3, [r4, #16]
 8021600:	60e2      	str	r2, [r4, #12]
 8021602:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8021606:	428a      	cmp	r2, r1
 8021608:	dd0e      	ble.n	8021628 <localtime_r+0x150>
 802160a:	2b0b      	cmp	r3, #11
 802160c:	eba2 0201 	sub.w	r2, r2, r1
 8021610:	60e2      	str	r2, [r4, #12]
 8021612:	f103 0201 	add.w	r2, r3, #1
 8021616:	bf09      	itett	eq
 8021618:	6963      	ldreq	r3, [r4, #20]
 802161a:	6122      	strne	r2, [r4, #16]
 802161c:	2200      	moveq	r2, #0
 802161e:	3301      	addeq	r3, #1
 8021620:	bf02      	ittt	eq
 8021622:	6122      	streq	r2, [r4, #16]
 8021624:	6163      	streq	r3, [r4, #20]
 8021626:	61e2      	streq	r2, [r4, #28]
 8021628:	f002 f974 	bl	8023914 <__tz_unlock>
 802162c:	4620      	mov	r0, r4
 802162e:	b002      	add	sp, #8
 8021630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021634:	2b00      	cmp	r3, #0
 8021636:	dacb      	bge.n	80215d0 <localtime_r+0xf8>
 8021638:	3901      	subs	r1, #1
 802163a:	6061      	str	r1, [r4, #4]
 802163c:	333c      	adds	r3, #60	; 0x3c
 802163e:	e7c6      	b.n	80215ce <localtime_r+0xf6>
 8021640:	2b00      	cmp	r3, #0
 8021642:	dacc      	bge.n	80215de <localtime_r+0x106>
 8021644:	3a01      	subs	r2, #1
 8021646:	60a2      	str	r2, [r4, #8]
 8021648:	333c      	adds	r3, #60	; 0x3c
 802164a:	e7c7      	b.n	80215dc <localtime_r+0x104>
 802164c:	2b00      	cmp	r3, #0
 802164e:	daeb      	bge.n	8021628 <localtime_r+0x150>
 8021650:	69e2      	ldr	r2, [r4, #28]
 8021652:	3a01      	subs	r2, #1
 8021654:	61e2      	str	r2, [r4, #28]
 8021656:	69a2      	ldr	r2, [r4, #24]
 8021658:	3a01      	subs	r2, #1
 802165a:	bf48      	it	mi
 802165c:	2206      	movmi	r2, #6
 802165e:	61a2      	str	r2, [r4, #24]
 8021660:	68e2      	ldr	r2, [r4, #12]
 8021662:	3318      	adds	r3, #24
 8021664:	3a01      	subs	r2, #1
 8021666:	60e2      	str	r2, [r4, #12]
 8021668:	60a3      	str	r3, [r4, #8]
 802166a:	2a00      	cmp	r2, #0
 802166c:	d1dc      	bne.n	8021628 <localtime_r+0x150>
 802166e:	6923      	ldr	r3, [r4, #16]
 8021670:	3b01      	subs	r3, #1
 8021672:	d405      	bmi.n	8021680 <localtime_r+0x1a8>
 8021674:	6123      	str	r3, [r4, #16]
 8021676:	6923      	ldr	r3, [r4, #16]
 8021678:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 802167c:	60e3      	str	r3, [r4, #12]
 802167e:	e7d3      	b.n	8021628 <localtime_r+0x150>
 8021680:	230b      	movs	r3, #11
 8021682:	6123      	str	r3, [r4, #16]
 8021684:	6963      	ldr	r3, [r4, #20]
 8021686:	1e5a      	subs	r2, r3, #1
 8021688:	6162      	str	r2, [r4, #20]
 802168a:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 802168e:	0793      	lsls	r3, r2, #30
 8021690:	d105      	bne.n	802169e <localtime_r+0x1c6>
 8021692:	2164      	movs	r1, #100	; 0x64
 8021694:	fb92 f3f1 	sdiv	r3, r2, r1
 8021698:	fb01 2313 	mls	r3, r1, r3, r2
 802169c:	b963      	cbnz	r3, 80216b8 <localtime_r+0x1e0>
 802169e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80216a2:	fb92 f3f1 	sdiv	r3, r2, r1
 80216a6:	fb01 2313 	mls	r3, r1, r3, r2
 80216aa:	fab3 f383 	clz	r3, r3
 80216ae:	095b      	lsrs	r3, r3, #5
 80216b0:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80216b4:	61e3      	str	r3, [r4, #28]
 80216b6:	e7de      	b.n	8021676 <localtime_r+0x19e>
 80216b8:	2301      	movs	r3, #1
 80216ba:	e7f9      	b.n	80216b0 <localtime_r+0x1d8>
 80216bc:	0804201c 	.word	0x0804201c
 80216c0:	2001ad94 	.word	0x2001ad94

080216c4 <malloc>:
 80216c4:	4b02      	ldr	r3, [pc, #8]	; (80216d0 <malloc+0xc>)
 80216c6:	4601      	mov	r1, r0
 80216c8:	6818      	ldr	r0, [r3, #0]
 80216ca:	f000 bb17 	b.w	8021cfc <_malloc_r>
 80216ce:	bf00      	nop
 80216d0:	20000480 	.word	0x20000480

080216d4 <free>:
 80216d4:	4b02      	ldr	r3, [pc, #8]	; (80216e0 <free+0xc>)
 80216d6:	4601      	mov	r1, r0
 80216d8:	6818      	ldr	r0, [r3, #0]
 80216da:	f000 babf 	b.w	8021c5c <_free_r>
 80216de:	bf00      	nop
 80216e0:	20000480 	.word	0x20000480

080216e4 <memcmp>:
 80216e4:	b530      	push	{r4, r5, lr}
 80216e6:	3901      	subs	r1, #1
 80216e8:	2400      	movs	r4, #0
 80216ea:	42a2      	cmp	r2, r4
 80216ec:	d101      	bne.n	80216f2 <memcmp+0xe>
 80216ee:	2000      	movs	r0, #0
 80216f0:	e005      	b.n	80216fe <memcmp+0x1a>
 80216f2:	5d03      	ldrb	r3, [r0, r4]
 80216f4:	3401      	adds	r4, #1
 80216f6:	5d0d      	ldrb	r5, [r1, r4]
 80216f8:	42ab      	cmp	r3, r5
 80216fa:	d0f6      	beq.n	80216ea <memcmp+0x6>
 80216fc:	1b58      	subs	r0, r3, r5
 80216fe:	bd30      	pop	{r4, r5, pc}

08021700 <memcpy>:
 8021700:	440a      	add	r2, r1
 8021702:	4291      	cmp	r1, r2
 8021704:	f100 33ff 	add.w	r3, r0, #4294967295
 8021708:	d100      	bne.n	802170c <memcpy+0xc>
 802170a:	4770      	bx	lr
 802170c:	b510      	push	{r4, lr}
 802170e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021712:	f803 4f01 	strb.w	r4, [r3, #1]!
 8021716:	4291      	cmp	r1, r2
 8021718:	d1f9      	bne.n	802170e <memcpy+0xe>
 802171a:	bd10      	pop	{r4, pc}

0802171c <memmove>:
 802171c:	4288      	cmp	r0, r1
 802171e:	b510      	push	{r4, lr}
 8021720:	eb01 0402 	add.w	r4, r1, r2
 8021724:	d902      	bls.n	802172c <memmove+0x10>
 8021726:	4284      	cmp	r4, r0
 8021728:	4623      	mov	r3, r4
 802172a:	d807      	bhi.n	802173c <memmove+0x20>
 802172c:	1e43      	subs	r3, r0, #1
 802172e:	42a1      	cmp	r1, r4
 8021730:	d008      	beq.n	8021744 <memmove+0x28>
 8021732:	f811 2b01 	ldrb.w	r2, [r1], #1
 8021736:	f803 2f01 	strb.w	r2, [r3, #1]!
 802173a:	e7f8      	b.n	802172e <memmove+0x12>
 802173c:	4402      	add	r2, r0
 802173e:	4601      	mov	r1, r0
 8021740:	428a      	cmp	r2, r1
 8021742:	d100      	bne.n	8021746 <memmove+0x2a>
 8021744:	bd10      	pop	{r4, pc}
 8021746:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802174a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802174e:	e7f7      	b.n	8021740 <memmove+0x24>

08021750 <memset>:
 8021750:	4402      	add	r2, r0
 8021752:	4603      	mov	r3, r0
 8021754:	4293      	cmp	r3, r2
 8021756:	d100      	bne.n	802175a <memset+0xa>
 8021758:	4770      	bx	lr
 802175a:	f803 1b01 	strb.w	r1, [r3], #1
 802175e:	e7f9      	b.n	8021754 <memset+0x4>

08021760 <validate_structure>:
 8021760:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021762:	6801      	ldr	r1, [r0, #0]
 8021764:	293b      	cmp	r1, #59	; 0x3b
 8021766:	4604      	mov	r4, r0
 8021768:	d911      	bls.n	802178e <validate_structure+0x2e>
 802176a:	223c      	movs	r2, #60	; 0x3c
 802176c:	4668      	mov	r0, sp
 802176e:	f002 fba5 	bl	8023ebc <div>
 8021772:	9a01      	ldr	r2, [sp, #4]
 8021774:	6863      	ldr	r3, [r4, #4]
 8021776:	9900      	ldr	r1, [sp, #0]
 8021778:	2a00      	cmp	r2, #0
 802177a:	440b      	add	r3, r1
 802177c:	6063      	str	r3, [r4, #4]
 802177e:	bfbb      	ittet	lt
 8021780:	323c      	addlt	r2, #60	; 0x3c
 8021782:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8021786:	6022      	strge	r2, [r4, #0]
 8021788:	6022      	strlt	r2, [r4, #0]
 802178a:	bfb8      	it	lt
 802178c:	6063      	strlt	r3, [r4, #4]
 802178e:	6861      	ldr	r1, [r4, #4]
 8021790:	293b      	cmp	r1, #59	; 0x3b
 8021792:	d911      	bls.n	80217b8 <validate_structure+0x58>
 8021794:	223c      	movs	r2, #60	; 0x3c
 8021796:	4668      	mov	r0, sp
 8021798:	f002 fb90 	bl	8023ebc <div>
 802179c:	9a01      	ldr	r2, [sp, #4]
 802179e:	68a3      	ldr	r3, [r4, #8]
 80217a0:	9900      	ldr	r1, [sp, #0]
 80217a2:	2a00      	cmp	r2, #0
 80217a4:	440b      	add	r3, r1
 80217a6:	60a3      	str	r3, [r4, #8]
 80217a8:	bfbb      	ittet	lt
 80217aa:	323c      	addlt	r2, #60	; 0x3c
 80217ac:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80217b0:	6062      	strge	r2, [r4, #4]
 80217b2:	6062      	strlt	r2, [r4, #4]
 80217b4:	bfb8      	it	lt
 80217b6:	60a3      	strlt	r3, [r4, #8]
 80217b8:	68a1      	ldr	r1, [r4, #8]
 80217ba:	2917      	cmp	r1, #23
 80217bc:	d911      	bls.n	80217e2 <validate_structure+0x82>
 80217be:	2218      	movs	r2, #24
 80217c0:	4668      	mov	r0, sp
 80217c2:	f002 fb7b 	bl	8023ebc <div>
 80217c6:	9a01      	ldr	r2, [sp, #4]
 80217c8:	68e3      	ldr	r3, [r4, #12]
 80217ca:	9900      	ldr	r1, [sp, #0]
 80217cc:	2a00      	cmp	r2, #0
 80217ce:	440b      	add	r3, r1
 80217d0:	60e3      	str	r3, [r4, #12]
 80217d2:	bfbb      	ittet	lt
 80217d4:	3218      	addlt	r2, #24
 80217d6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80217da:	60a2      	strge	r2, [r4, #8]
 80217dc:	60a2      	strlt	r2, [r4, #8]
 80217de:	bfb8      	it	lt
 80217e0:	60e3      	strlt	r3, [r4, #12]
 80217e2:	6921      	ldr	r1, [r4, #16]
 80217e4:	290b      	cmp	r1, #11
 80217e6:	d911      	bls.n	802180c <validate_structure+0xac>
 80217e8:	220c      	movs	r2, #12
 80217ea:	4668      	mov	r0, sp
 80217ec:	f002 fb66 	bl	8023ebc <div>
 80217f0:	9a01      	ldr	r2, [sp, #4]
 80217f2:	6963      	ldr	r3, [r4, #20]
 80217f4:	9900      	ldr	r1, [sp, #0]
 80217f6:	2a00      	cmp	r2, #0
 80217f8:	440b      	add	r3, r1
 80217fa:	6163      	str	r3, [r4, #20]
 80217fc:	bfbb      	ittet	lt
 80217fe:	320c      	addlt	r2, #12
 8021800:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8021804:	6122      	strge	r2, [r4, #16]
 8021806:	6122      	strlt	r2, [r4, #16]
 8021808:	bfb8      	it	lt
 802180a:	6163      	strlt	r3, [r4, #20]
 802180c:	6963      	ldr	r3, [r4, #20]
 802180e:	0799      	lsls	r1, r3, #30
 8021810:	d120      	bne.n	8021854 <validate_structure+0xf4>
 8021812:	2164      	movs	r1, #100	; 0x64
 8021814:	fb93 f2f1 	sdiv	r2, r3, r1
 8021818:	fb01 3212 	mls	r2, r1, r2, r3
 802181c:	b9e2      	cbnz	r2, 8021858 <validate_structure+0xf8>
 802181e:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8021822:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8021826:	fb93 f2f1 	sdiv	r2, r3, r1
 802182a:	fb01 3312 	mls	r3, r1, r2, r3
 802182e:	2b00      	cmp	r3, #0
 8021830:	bf14      	ite	ne
 8021832:	231c      	movne	r3, #28
 8021834:	231d      	moveq	r3, #29
 8021836:	68e2      	ldr	r2, [r4, #12]
 8021838:	2a00      	cmp	r2, #0
 802183a:	dc0f      	bgt.n	802185c <validate_structure+0xfc>
 802183c:	4f33      	ldr	r7, [pc, #204]	; (802190c <validate_structure+0x1ac>)
 802183e:	260b      	movs	r6, #11
 8021840:	2064      	movs	r0, #100	; 0x64
 8021842:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8021846:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 802184a:	f1bc 0f00 	cmp.w	ip, #0
 802184e:	dd31      	ble.n	80218b4 <validate_structure+0x154>
 8021850:	b003      	add	sp, #12
 8021852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021854:	231c      	movs	r3, #28
 8021856:	e7ee      	b.n	8021836 <validate_structure+0xd6>
 8021858:	231d      	movs	r3, #29
 802185a:	e7ec      	b.n	8021836 <validate_structure+0xd6>
 802185c:	4f2b      	ldr	r7, [pc, #172]	; (802190c <validate_structure+0x1ac>)
 802185e:	f04f 0c00 	mov.w	ip, #0
 8021862:	2564      	movs	r5, #100	; 0x64
 8021864:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8021868:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 802186c:	2a01      	cmp	r2, #1
 802186e:	bf14      	ite	ne
 8021870:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8021874:	4618      	moveq	r0, r3
 8021876:	4281      	cmp	r1, r0
 8021878:	ddea      	ble.n	8021850 <validate_structure+0xf0>
 802187a:	3201      	adds	r2, #1
 802187c:	1a09      	subs	r1, r1, r0
 802187e:	2a0c      	cmp	r2, #12
 8021880:	60e1      	str	r1, [r4, #12]
 8021882:	6122      	str	r2, [r4, #16]
 8021884:	d1f0      	bne.n	8021868 <validate_structure+0x108>
 8021886:	6963      	ldr	r3, [r4, #20]
 8021888:	1c5a      	adds	r2, r3, #1
 802188a:	0791      	lsls	r1, r2, #30
 802188c:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8021890:	d137      	bne.n	8021902 <validate_structure+0x1a2>
 8021892:	fb92 f1f5 	sdiv	r1, r2, r5
 8021896:	fb05 2211 	mls	r2, r5, r1, r2
 802189a:	2a00      	cmp	r2, #0
 802189c:	d133      	bne.n	8021906 <validate_structure+0x1a6>
 802189e:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 80218a2:	fb93 f2f6 	sdiv	r2, r3, r6
 80218a6:	fb06 3312 	mls	r3, r6, r2, r3
 80218aa:	2b00      	cmp	r3, #0
 80218ac:	bf14      	ite	ne
 80218ae:	231c      	movne	r3, #28
 80218b0:	231d      	moveq	r3, #29
 80218b2:	e7d9      	b.n	8021868 <validate_structure+0x108>
 80218b4:	6921      	ldr	r1, [r4, #16]
 80218b6:	3901      	subs	r1, #1
 80218b8:	6121      	str	r1, [r4, #16]
 80218ba:	3101      	adds	r1, #1
 80218bc:	d114      	bne.n	80218e8 <validate_structure+0x188>
 80218be:	6963      	ldr	r3, [r4, #20]
 80218c0:	1e59      	subs	r1, r3, #1
 80218c2:	078a      	lsls	r2, r1, #30
 80218c4:	e9c4 6104 	strd	r6, r1, [r4, #16]
 80218c8:	d117      	bne.n	80218fa <validate_structure+0x19a>
 80218ca:	fb91 f2f0 	sdiv	r2, r1, r0
 80218ce:	fb00 1112 	mls	r1, r0, r2, r1
 80218d2:	b9a1      	cbnz	r1, 80218fe <validate_structure+0x19e>
 80218d4:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80218d8:	fb93 f2f5 	sdiv	r2, r3, r5
 80218dc:	fb05 3312 	mls	r3, r5, r2, r3
 80218e0:	2b00      	cmp	r3, #0
 80218e2:	bf14      	ite	ne
 80218e4:	231c      	movne	r3, #28
 80218e6:	231d      	moveq	r3, #29
 80218e8:	6922      	ldr	r2, [r4, #16]
 80218ea:	2a01      	cmp	r2, #1
 80218ec:	bf14      	ite	ne
 80218ee:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80218f2:	461a      	moveq	r2, r3
 80218f4:	4462      	add	r2, ip
 80218f6:	60e2      	str	r2, [r4, #12]
 80218f8:	e7a5      	b.n	8021846 <validate_structure+0xe6>
 80218fa:	231c      	movs	r3, #28
 80218fc:	e7f4      	b.n	80218e8 <validate_structure+0x188>
 80218fe:	231d      	movs	r3, #29
 8021900:	e7f2      	b.n	80218e8 <validate_structure+0x188>
 8021902:	231c      	movs	r3, #28
 8021904:	e7b0      	b.n	8021868 <validate_structure+0x108>
 8021906:	231d      	movs	r3, #29
 8021908:	e7ae      	b.n	8021868 <validate_structure+0x108>
 802190a:	bf00      	nop
 802190c:	08041fbc 	.word	0x08041fbc

08021910 <mktime>:
 8021910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021914:	b08b      	sub	sp, #44	; 0x2c
 8021916:	4605      	mov	r5, r0
 8021918:	f003 fb06 	bl	8024f28 <__gettzinfo>
 802191c:	4607      	mov	r7, r0
 802191e:	4628      	mov	r0, r5
 8021920:	f7ff ff1e 	bl	8021760 <validate_structure>
 8021924:	e9d5 2300 	ldrd	r2, r3, [r5]
 8021928:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 802192c:	68a8      	ldr	r0, [r5, #8]
 802192e:	696e      	ldr	r6, [r5, #20]
 8021930:	fb0a 2303 	mla	r3, sl, r3, r2
 8021934:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 8021938:	fb0a 3a00 	mla	sl, sl, r0, r3
 802193c:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 8021940:	4ac3      	ldr	r2, [pc, #780]	; (8021c50 <mktime+0x340>)
 8021942:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8021946:	3c01      	subs	r4, #1
 8021948:	2b01      	cmp	r3, #1
 802194a:	4414      	add	r4, r2
 802194c:	dd11      	ble.n	8021972 <mktime+0x62>
 802194e:	07b1      	lsls	r1, r6, #30
 8021950:	d10f      	bne.n	8021972 <mktime+0x62>
 8021952:	2264      	movs	r2, #100	; 0x64
 8021954:	fb96 f3f2 	sdiv	r3, r6, r2
 8021958:	fb02 6313 	mls	r3, r2, r3, r6
 802195c:	b943      	cbnz	r3, 8021970 <mktime+0x60>
 802195e:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8021962:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8021966:	fb91 f3f2 	sdiv	r3, r1, r2
 802196a:	fb02 1313 	mls	r3, r2, r3, r1
 802196e:	b903      	cbnz	r3, 8021972 <mktime+0x62>
 8021970:	3401      	adds	r4, #1
 8021972:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8021976:	3310      	adds	r3, #16
 8021978:	f644 6220 	movw	r2, #20000	; 0x4e20
 802197c:	4293      	cmp	r3, r2
 802197e:	61ec      	str	r4, [r5, #28]
 8021980:	f200 8161 	bhi.w	8021c46 <mktime+0x336>
 8021984:	2e46      	cmp	r6, #70	; 0x46
 8021986:	dd77      	ble.n	8021a78 <mktime+0x168>
 8021988:	2346      	movs	r3, #70	; 0x46
 802198a:	f240 1e6d 	movw	lr, #365	; 0x16d
 802198e:	2164      	movs	r1, #100	; 0x64
 8021990:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8021994:	079a      	lsls	r2, r3, #30
 8021996:	d169      	bne.n	8021a6c <mktime+0x15c>
 8021998:	fb93 f2f1 	sdiv	r2, r3, r1
 802199c:	fb01 3212 	mls	r2, r1, r2, r3
 80219a0:	2a00      	cmp	r2, #0
 80219a2:	d166      	bne.n	8021a72 <mktime+0x162>
 80219a4:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 80219a8:	fb9c f2f0 	sdiv	r2, ip, r0
 80219ac:	fb00 c212 	mls	r2, r0, r2, ip
 80219b0:	2a00      	cmp	r2, #0
 80219b2:	bf14      	ite	ne
 80219b4:	4672      	movne	r2, lr
 80219b6:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80219ba:	3301      	adds	r3, #1
 80219bc:	429e      	cmp	r6, r3
 80219be:	4414      	add	r4, r2
 80219c0:	d1e8      	bne.n	8021994 <mktime+0x84>
 80219c2:	4ba4      	ldr	r3, [pc, #656]	; (8021c54 <mktime+0x344>)
 80219c4:	ea4f 7bea 	mov.w	fp, sl, asr #31
 80219c8:	fbc3 ab04 	smlal	sl, fp, r3, r4
 80219cc:	f001 ff9c 	bl	8023908 <__tz_lock>
 80219d0:	f001 ffa6 	bl	8023920 <_tzset_unlocked>
 80219d4:	4ba0      	ldr	r3, [pc, #640]	; (8021c58 <mktime+0x348>)
 80219d6:	f8d3 9000 	ldr.w	r9, [r3]
 80219da:	f1b9 0f00 	cmp.w	r9, #0
 80219de:	d03f      	beq.n	8021a60 <mktime+0x150>
 80219e0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80219e4:	6968      	ldr	r0, [r5, #20]
 80219e6:	687b      	ldr	r3, [r7, #4]
 80219e8:	f1b9 0f01 	cmp.w	r9, #1
 80219ec:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80219f0:	46c8      	mov	r8, r9
 80219f2:	bfa8      	it	ge
 80219f4:	f04f 0801 	movge.w	r8, #1
 80219f8:	4283      	cmp	r3, r0
 80219fa:	d17f      	bne.n	8021afc <mktime+0x1ec>
 80219fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80219fe:	4619      	mov	r1, r3
 8021a00:	17da      	asrs	r2, r3, #31
 8021a02:	e9cd 1200 	strd	r1, r2, [sp]
 8021a06:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8021a0a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8021a0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8021a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021a14:	1a80      	subs	r0, r0, r2
 8021a16:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 8021a1a:	4582      	cmp	sl, r0
 8021a1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8021a20:	eb7b 0101 	sbcs.w	r1, fp, r1
 8021a24:	da71      	bge.n	8021b0a <mktime+0x1fa>
 8021a26:	9800      	ldr	r0, [sp, #0]
 8021a28:	6a39      	ldr	r1, [r7, #32]
 8021a2a:	1a09      	subs	r1, r1, r0
 8021a2c:	9104      	str	r1, [sp, #16]
 8021a2e:	9801      	ldr	r0, [sp, #4]
 8021a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8021a32:	eb61 0100 	sbc.w	r1, r1, r0
 8021a36:	9105      	str	r1, [sp, #20]
 8021a38:	6839      	ldr	r1, [r7, #0]
 8021a3a:	2900      	cmp	r1, #0
 8021a3c:	d075      	beq.n	8021b2a <mktime+0x21a>
 8021a3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8021a42:	4582      	cmp	sl, r0
 8021a44:	eb7b 0101 	sbcs.w	r1, fp, r1
 8021a48:	db05      	blt.n	8021a56 <mktime+0x146>
 8021a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8021a4e:	4582      	cmp	sl, r0
 8021a50:	eb7b 0101 	sbcs.w	r1, fp, r1
 8021a54:	db6f      	blt.n	8021b36 <mktime+0x226>
 8021a56:	f1b9 0f00 	cmp.w	r9, #0
 8021a5a:	f04f 0900 	mov.w	r9, #0
 8021a5e:	da6f      	bge.n	8021b40 <mktime+0x230>
 8021a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021a62:	eb1a 0a03 	adds.w	sl, sl, r3
 8021a66:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8021a6a:	e0ae      	b.n	8021bca <mktime+0x2ba>
 8021a6c:	f240 126d 	movw	r2, #365	; 0x16d
 8021a70:	e7a3      	b.n	80219ba <mktime+0xaa>
 8021a72:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8021a76:	e7a0      	b.n	80219ba <mktime+0xaa>
 8021a78:	d0a3      	beq.n	80219c2 <mktime+0xb2>
 8021a7a:	2345      	movs	r3, #69	; 0x45
 8021a7c:	f240 1e6d 	movw	lr, #365	; 0x16d
 8021a80:	2164      	movs	r1, #100	; 0x64
 8021a82:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8021a86:	e012      	b.n	8021aae <mktime+0x19e>
 8021a88:	bb62      	cbnz	r2, 8021ae4 <mktime+0x1d4>
 8021a8a:	fb93 f2f1 	sdiv	r2, r3, r1
 8021a8e:	fb01 3212 	mls	r2, r1, r2, r3
 8021a92:	bb52      	cbnz	r2, 8021aea <mktime+0x1da>
 8021a94:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8021a98:	fb9c f2f0 	sdiv	r2, ip, r0
 8021a9c:	fb00 c212 	mls	r2, r0, r2, ip
 8021aa0:	2a00      	cmp	r2, #0
 8021aa2:	bf14      	ite	ne
 8021aa4:	4672      	movne	r2, lr
 8021aa6:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8021aaa:	1aa4      	subs	r4, r4, r2
 8021aac:	3b01      	subs	r3, #1
 8021aae:	429e      	cmp	r6, r3
 8021ab0:	f003 0203 	and.w	r2, r3, #3
 8021ab4:	dbe8      	blt.n	8021a88 <mktime+0x178>
 8021ab6:	b9da      	cbnz	r2, 8021af0 <mktime+0x1e0>
 8021ab8:	2264      	movs	r2, #100	; 0x64
 8021aba:	fb96 f3f2 	sdiv	r3, r6, r2
 8021abe:	fb02 6313 	mls	r3, r2, r3, r6
 8021ac2:	b9c3      	cbnz	r3, 8021af6 <mktime+0x1e6>
 8021ac4:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8021ac8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8021acc:	fb91 f3f2 	sdiv	r3, r1, r2
 8021ad0:	fb02 1313 	mls	r3, r2, r3, r1
 8021ad4:	2b00      	cmp	r3, #0
 8021ad6:	f240 136d 	movw	r3, #365	; 0x16d
 8021ada:	bf08      	it	eq
 8021adc:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8021ae0:	1ae4      	subs	r4, r4, r3
 8021ae2:	e76e      	b.n	80219c2 <mktime+0xb2>
 8021ae4:	f240 126d 	movw	r2, #365	; 0x16d
 8021ae8:	e7df      	b.n	8021aaa <mktime+0x19a>
 8021aea:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8021aee:	e7dc      	b.n	8021aaa <mktime+0x19a>
 8021af0:	f240 136d 	movw	r3, #365	; 0x16d
 8021af4:	e7f4      	b.n	8021ae0 <mktime+0x1d0>
 8021af6:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8021afa:	e7f1      	b.n	8021ae0 <mktime+0x1d0>
 8021afc:	f001 fe5c 	bl	80237b8 <__tzcalc_limits>
 8021b00:	2800      	cmp	r0, #0
 8021b02:	f47f af7b 	bne.w	80219fc <mktime+0xec>
 8021b06:	46c1      	mov	r9, r8
 8021b08:	e054      	b.n	8021bb4 <mktime+0x2a4>
 8021b0a:	9800      	ldr	r0, [sp, #0]
 8021b0c:	9902      	ldr	r1, [sp, #8]
 8021b0e:	1a09      	subs	r1, r1, r0
 8021b10:	9108      	str	r1, [sp, #32]
 8021b12:	9801      	ldr	r0, [sp, #4]
 8021b14:	9903      	ldr	r1, [sp, #12]
 8021b16:	eb61 0100 	sbc.w	r1, r1, r0
 8021b1a:	9109      	str	r1, [sp, #36]	; 0x24
 8021b1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8021b20:	4582      	cmp	sl, r0
 8021b22:	eb7b 0101 	sbcs.w	r1, fp, r1
 8021b26:	dbee      	blt.n	8021b06 <mktime+0x1f6>
 8021b28:	e77d      	b.n	8021a26 <mktime+0x116>
 8021b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8021b2e:	4582      	cmp	sl, r0
 8021b30:	eb7b 0101 	sbcs.w	r1, fp, r1
 8021b34:	db89      	blt.n	8021a4a <mktime+0x13a>
 8021b36:	f1b9 0f00 	cmp.w	r9, #0
 8021b3a:	db3f      	blt.n	8021bbc <mktime+0x2ac>
 8021b3c:	f04f 0901 	mov.w	r9, #1
 8021b40:	ea88 0809 	eor.w	r8, r8, r9
 8021b44:	f1b8 0f01 	cmp.w	r8, #1
 8021b48:	d134      	bne.n	8021bb4 <mktime+0x2a4>
 8021b4a:	f1b9 0f00 	cmp.w	r9, #0
 8021b4e:	d04f      	beq.n	8021bf0 <mktime+0x2e0>
 8021b50:	1ad3      	subs	r3, r2, r3
 8021b52:	682a      	ldr	r2, [r5, #0]
 8021b54:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8021b58:	441a      	add	r2, r3
 8021b5a:	eb1a 0a03 	adds.w	sl, sl, r3
 8021b5e:	602a      	str	r2, [r5, #0]
 8021b60:	4628      	mov	r0, r5
 8021b62:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8021b66:	f7ff fdfb 	bl	8021760 <validate_structure>
 8021b6a:	68ea      	ldr	r2, [r5, #12]
 8021b6c:	ebb2 0208 	subs.w	r2, r2, r8
 8021b70:	d020      	beq.n	8021bb4 <mktime+0x2a4>
 8021b72:	2a01      	cmp	r2, #1
 8021b74:	dc3e      	bgt.n	8021bf4 <mktime+0x2e4>
 8021b76:	1c90      	adds	r0, r2, #2
 8021b78:	bfd8      	it	le
 8021b7a:	2201      	movle	r2, #1
 8021b7c:	69eb      	ldr	r3, [r5, #28]
 8021b7e:	18d3      	adds	r3, r2, r3
 8021b80:	4414      	add	r4, r2
 8021b82:	d540      	bpl.n	8021c06 <mktime+0x2f6>
 8021b84:	1e72      	subs	r2, r6, #1
 8021b86:	0791      	lsls	r1, r2, #30
 8021b88:	d137      	bne.n	8021bfa <mktime+0x2ea>
 8021b8a:	2164      	movs	r1, #100	; 0x64
 8021b8c:	fb92 f3f1 	sdiv	r3, r2, r1
 8021b90:	fb01 2313 	mls	r3, r1, r3, r2
 8021b94:	bba3      	cbnz	r3, 8021c00 <mktime+0x2f0>
 8021b96:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8021b9a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8021b9e:	fb96 f3f2 	sdiv	r3, r6, r2
 8021ba2:	fb02 6613 	mls	r6, r2, r3, r6
 8021ba6:	2e00      	cmp	r6, #0
 8021ba8:	f240 136d 	movw	r3, #365	; 0x16d
 8021bac:	bf18      	it	ne
 8021bae:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8021bb2:	61eb      	str	r3, [r5, #28]
 8021bb4:	f1b9 0f01 	cmp.w	r9, #1
 8021bb8:	f47f af52 	bne.w	8021a60 <mktime+0x150>
 8021bbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021bbe:	eb1a 0a03 	adds.w	sl, sl, r3
 8021bc2:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8021bc6:	f04f 0901 	mov.w	r9, #1
 8021bca:	f001 fea3 	bl	8023914 <__tz_unlock>
 8021bce:	3404      	adds	r4, #4
 8021bd0:	2307      	movs	r3, #7
 8021bd2:	fb94 f3f3 	sdiv	r3, r4, r3
 8021bd6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8021bda:	1ae4      	subs	r4, r4, r3
 8021bdc:	bf48      	it	mi
 8021bde:	3407      	addmi	r4, #7
 8021be0:	f8c5 9020 	str.w	r9, [r5, #32]
 8021be4:	61ac      	str	r4, [r5, #24]
 8021be6:	4650      	mov	r0, sl
 8021be8:	4659      	mov	r1, fp
 8021bea:	b00b      	add	sp, #44	; 0x2c
 8021bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021bf0:	1a9b      	subs	r3, r3, r2
 8021bf2:	e7ae      	b.n	8021b52 <mktime+0x242>
 8021bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8021bf8:	e7c0      	b.n	8021b7c <mktime+0x26c>
 8021bfa:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8021bfe:	e7d8      	b.n	8021bb2 <mktime+0x2a2>
 8021c00:	f240 136d 	movw	r3, #365	; 0x16d
 8021c04:	e7d5      	b.n	8021bb2 <mktime+0x2a2>
 8021c06:	07b2      	lsls	r2, r6, #30
 8021c08:	d117      	bne.n	8021c3a <mktime+0x32a>
 8021c0a:	2164      	movs	r1, #100	; 0x64
 8021c0c:	fb96 f2f1 	sdiv	r2, r6, r1
 8021c10:	fb01 6212 	mls	r2, r1, r2, r6
 8021c14:	b9a2      	cbnz	r2, 8021c40 <mktime+0x330>
 8021c16:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8021c1a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8021c1e:	fb96 f2f1 	sdiv	r2, r6, r1
 8021c22:	fb01 6612 	mls	r6, r1, r2, r6
 8021c26:	2e00      	cmp	r6, #0
 8021c28:	f240 126d 	movw	r2, #365	; 0x16d
 8021c2c:	bf08      	it	eq
 8021c2e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8021c32:	4293      	cmp	r3, r2
 8021c34:	bfa8      	it	ge
 8021c36:	1a9b      	subge	r3, r3, r2
 8021c38:	e7bb      	b.n	8021bb2 <mktime+0x2a2>
 8021c3a:	f240 126d 	movw	r2, #365	; 0x16d
 8021c3e:	e7f8      	b.n	8021c32 <mktime+0x322>
 8021c40:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8021c44:	e7f5      	b.n	8021c32 <mktime+0x322>
 8021c46:	f04f 3aff 	mov.w	sl, #4294967295
 8021c4a:	f04f 3bff 	mov.w	fp, #4294967295
 8021c4e:	e7ca      	b.n	8021be6 <mktime+0x2d6>
 8021c50:	08041fec 	.word	0x08041fec
 8021c54:	00015180 	.word	0x00015180
 8021c58:	2001ad94 	.word	0x2001ad94

08021c5c <_free_r>:
 8021c5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021c5e:	2900      	cmp	r1, #0
 8021c60:	d048      	beq.n	8021cf4 <_free_r+0x98>
 8021c62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8021c66:	9001      	str	r0, [sp, #4]
 8021c68:	2b00      	cmp	r3, #0
 8021c6a:	f1a1 0404 	sub.w	r4, r1, #4
 8021c6e:	bfb8      	it	lt
 8021c70:	18e4      	addlt	r4, r4, r3
 8021c72:	f003 faa3 	bl	80251bc <__malloc_lock>
 8021c76:	4a20      	ldr	r2, [pc, #128]	; (8021cf8 <_free_r+0x9c>)
 8021c78:	9801      	ldr	r0, [sp, #4]
 8021c7a:	6813      	ldr	r3, [r2, #0]
 8021c7c:	4615      	mov	r5, r2
 8021c7e:	b933      	cbnz	r3, 8021c8e <_free_r+0x32>
 8021c80:	6063      	str	r3, [r4, #4]
 8021c82:	6014      	str	r4, [r2, #0]
 8021c84:	b003      	add	sp, #12
 8021c86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8021c8a:	f003 ba9d 	b.w	80251c8 <__malloc_unlock>
 8021c8e:	42a3      	cmp	r3, r4
 8021c90:	d90b      	bls.n	8021caa <_free_r+0x4e>
 8021c92:	6821      	ldr	r1, [r4, #0]
 8021c94:	1862      	adds	r2, r4, r1
 8021c96:	4293      	cmp	r3, r2
 8021c98:	bf04      	itt	eq
 8021c9a:	681a      	ldreq	r2, [r3, #0]
 8021c9c:	685b      	ldreq	r3, [r3, #4]
 8021c9e:	6063      	str	r3, [r4, #4]
 8021ca0:	bf04      	itt	eq
 8021ca2:	1852      	addeq	r2, r2, r1
 8021ca4:	6022      	streq	r2, [r4, #0]
 8021ca6:	602c      	str	r4, [r5, #0]
 8021ca8:	e7ec      	b.n	8021c84 <_free_r+0x28>
 8021caa:	461a      	mov	r2, r3
 8021cac:	685b      	ldr	r3, [r3, #4]
 8021cae:	b10b      	cbz	r3, 8021cb4 <_free_r+0x58>
 8021cb0:	42a3      	cmp	r3, r4
 8021cb2:	d9fa      	bls.n	8021caa <_free_r+0x4e>
 8021cb4:	6811      	ldr	r1, [r2, #0]
 8021cb6:	1855      	adds	r5, r2, r1
 8021cb8:	42a5      	cmp	r5, r4
 8021cba:	d10b      	bne.n	8021cd4 <_free_r+0x78>
 8021cbc:	6824      	ldr	r4, [r4, #0]
 8021cbe:	4421      	add	r1, r4
 8021cc0:	1854      	adds	r4, r2, r1
 8021cc2:	42a3      	cmp	r3, r4
 8021cc4:	6011      	str	r1, [r2, #0]
 8021cc6:	d1dd      	bne.n	8021c84 <_free_r+0x28>
 8021cc8:	681c      	ldr	r4, [r3, #0]
 8021cca:	685b      	ldr	r3, [r3, #4]
 8021ccc:	6053      	str	r3, [r2, #4]
 8021cce:	4421      	add	r1, r4
 8021cd0:	6011      	str	r1, [r2, #0]
 8021cd2:	e7d7      	b.n	8021c84 <_free_r+0x28>
 8021cd4:	d902      	bls.n	8021cdc <_free_r+0x80>
 8021cd6:	230c      	movs	r3, #12
 8021cd8:	6003      	str	r3, [r0, #0]
 8021cda:	e7d3      	b.n	8021c84 <_free_r+0x28>
 8021cdc:	6825      	ldr	r5, [r4, #0]
 8021cde:	1961      	adds	r1, r4, r5
 8021ce0:	428b      	cmp	r3, r1
 8021ce2:	bf04      	itt	eq
 8021ce4:	6819      	ldreq	r1, [r3, #0]
 8021ce6:	685b      	ldreq	r3, [r3, #4]
 8021ce8:	6063      	str	r3, [r4, #4]
 8021cea:	bf04      	itt	eq
 8021cec:	1949      	addeq	r1, r1, r5
 8021cee:	6021      	streq	r1, [r4, #0]
 8021cf0:	6054      	str	r4, [r2, #4]
 8021cf2:	e7c7      	b.n	8021c84 <_free_r+0x28>
 8021cf4:	b003      	add	sp, #12
 8021cf6:	bd30      	pop	{r4, r5, pc}
 8021cf8:	2001ad70 	.word	0x2001ad70

08021cfc <_malloc_r>:
 8021cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021cfe:	1ccd      	adds	r5, r1, #3
 8021d00:	f025 0503 	bic.w	r5, r5, #3
 8021d04:	3508      	adds	r5, #8
 8021d06:	2d0c      	cmp	r5, #12
 8021d08:	bf38      	it	cc
 8021d0a:	250c      	movcc	r5, #12
 8021d0c:	2d00      	cmp	r5, #0
 8021d0e:	4606      	mov	r6, r0
 8021d10:	db01      	blt.n	8021d16 <_malloc_r+0x1a>
 8021d12:	42a9      	cmp	r1, r5
 8021d14:	d903      	bls.n	8021d1e <_malloc_r+0x22>
 8021d16:	230c      	movs	r3, #12
 8021d18:	6033      	str	r3, [r6, #0]
 8021d1a:	2000      	movs	r0, #0
 8021d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021d1e:	f003 fa4d 	bl	80251bc <__malloc_lock>
 8021d22:	4921      	ldr	r1, [pc, #132]	; (8021da8 <_malloc_r+0xac>)
 8021d24:	680a      	ldr	r2, [r1, #0]
 8021d26:	4614      	mov	r4, r2
 8021d28:	b99c      	cbnz	r4, 8021d52 <_malloc_r+0x56>
 8021d2a:	4f20      	ldr	r7, [pc, #128]	; (8021dac <_malloc_r+0xb0>)
 8021d2c:	683b      	ldr	r3, [r7, #0]
 8021d2e:	b923      	cbnz	r3, 8021d3a <_malloc_r+0x3e>
 8021d30:	4621      	mov	r1, r4
 8021d32:	4630      	mov	r0, r6
 8021d34:	f000 fdb2 	bl	802289c <_sbrk_r>
 8021d38:	6038      	str	r0, [r7, #0]
 8021d3a:	4629      	mov	r1, r5
 8021d3c:	4630      	mov	r0, r6
 8021d3e:	f000 fdad 	bl	802289c <_sbrk_r>
 8021d42:	1c43      	adds	r3, r0, #1
 8021d44:	d123      	bne.n	8021d8e <_malloc_r+0x92>
 8021d46:	230c      	movs	r3, #12
 8021d48:	6033      	str	r3, [r6, #0]
 8021d4a:	4630      	mov	r0, r6
 8021d4c:	f003 fa3c 	bl	80251c8 <__malloc_unlock>
 8021d50:	e7e3      	b.n	8021d1a <_malloc_r+0x1e>
 8021d52:	6823      	ldr	r3, [r4, #0]
 8021d54:	1b5b      	subs	r3, r3, r5
 8021d56:	d417      	bmi.n	8021d88 <_malloc_r+0x8c>
 8021d58:	2b0b      	cmp	r3, #11
 8021d5a:	d903      	bls.n	8021d64 <_malloc_r+0x68>
 8021d5c:	6023      	str	r3, [r4, #0]
 8021d5e:	441c      	add	r4, r3
 8021d60:	6025      	str	r5, [r4, #0]
 8021d62:	e004      	b.n	8021d6e <_malloc_r+0x72>
 8021d64:	6863      	ldr	r3, [r4, #4]
 8021d66:	42a2      	cmp	r2, r4
 8021d68:	bf0c      	ite	eq
 8021d6a:	600b      	streq	r3, [r1, #0]
 8021d6c:	6053      	strne	r3, [r2, #4]
 8021d6e:	4630      	mov	r0, r6
 8021d70:	f003 fa2a 	bl	80251c8 <__malloc_unlock>
 8021d74:	f104 000b 	add.w	r0, r4, #11
 8021d78:	1d23      	adds	r3, r4, #4
 8021d7a:	f020 0007 	bic.w	r0, r0, #7
 8021d7e:	1ac2      	subs	r2, r0, r3
 8021d80:	d0cc      	beq.n	8021d1c <_malloc_r+0x20>
 8021d82:	1a1b      	subs	r3, r3, r0
 8021d84:	50a3      	str	r3, [r4, r2]
 8021d86:	e7c9      	b.n	8021d1c <_malloc_r+0x20>
 8021d88:	4622      	mov	r2, r4
 8021d8a:	6864      	ldr	r4, [r4, #4]
 8021d8c:	e7cc      	b.n	8021d28 <_malloc_r+0x2c>
 8021d8e:	1cc4      	adds	r4, r0, #3
 8021d90:	f024 0403 	bic.w	r4, r4, #3
 8021d94:	42a0      	cmp	r0, r4
 8021d96:	d0e3      	beq.n	8021d60 <_malloc_r+0x64>
 8021d98:	1a21      	subs	r1, r4, r0
 8021d9a:	4630      	mov	r0, r6
 8021d9c:	f000 fd7e 	bl	802289c <_sbrk_r>
 8021da0:	3001      	adds	r0, #1
 8021da2:	d1dd      	bne.n	8021d60 <_malloc_r+0x64>
 8021da4:	e7cf      	b.n	8021d46 <_malloc_r+0x4a>
 8021da6:	bf00      	nop
 8021da8:	2001ad70 	.word	0x2001ad70
 8021dac:	2001ad74 	.word	0x2001ad74

08021db0 <__cvt>:
 8021db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021db2:	ed2d 8b02 	vpush	{d8}
 8021db6:	eeb0 8b40 	vmov.f64	d8, d0
 8021dba:	b085      	sub	sp, #20
 8021dbc:	4617      	mov	r7, r2
 8021dbe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8021dc0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8021dc2:	ee18 2a90 	vmov	r2, s17
 8021dc6:	f025 0520 	bic.w	r5, r5, #32
 8021dca:	2a00      	cmp	r2, #0
 8021dcc:	bfb6      	itet	lt
 8021dce:	222d      	movlt	r2, #45	; 0x2d
 8021dd0:	2200      	movge	r2, #0
 8021dd2:	eeb1 8b40 	vneglt.f64	d8, d0
 8021dd6:	2d46      	cmp	r5, #70	; 0x46
 8021dd8:	460c      	mov	r4, r1
 8021dda:	701a      	strb	r2, [r3, #0]
 8021ddc:	d004      	beq.n	8021de8 <__cvt+0x38>
 8021dde:	2d45      	cmp	r5, #69	; 0x45
 8021de0:	d100      	bne.n	8021de4 <__cvt+0x34>
 8021de2:	3401      	adds	r4, #1
 8021de4:	2102      	movs	r1, #2
 8021de6:	e000      	b.n	8021dea <__cvt+0x3a>
 8021de8:	2103      	movs	r1, #3
 8021dea:	ab03      	add	r3, sp, #12
 8021dec:	9301      	str	r3, [sp, #4]
 8021dee:	ab02      	add	r3, sp, #8
 8021df0:	9300      	str	r3, [sp, #0]
 8021df2:	4622      	mov	r2, r4
 8021df4:	4633      	mov	r3, r6
 8021df6:	eeb0 0b48 	vmov.f64	d0, d8
 8021dfa:	f002 f901 	bl	8024000 <_dtoa_r>
 8021dfe:	2d47      	cmp	r5, #71	; 0x47
 8021e00:	d109      	bne.n	8021e16 <__cvt+0x66>
 8021e02:	07fb      	lsls	r3, r7, #31
 8021e04:	d407      	bmi.n	8021e16 <__cvt+0x66>
 8021e06:	9b03      	ldr	r3, [sp, #12]
 8021e08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8021e0a:	1a1b      	subs	r3, r3, r0
 8021e0c:	6013      	str	r3, [r2, #0]
 8021e0e:	b005      	add	sp, #20
 8021e10:	ecbd 8b02 	vpop	{d8}
 8021e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021e16:	2d46      	cmp	r5, #70	; 0x46
 8021e18:	eb00 0204 	add.w	r2, r0, r4
 8021e1c:	d10c      	bne.n	8021e38 <__cvt+0x88>
 8021e1e:	7803      	ldrb	r3, [r0, #0]
 8021e20:	2b30      	cmp	r3, #48	; 0x30
 8021e22:	d107      	bne.n	8021e34 <__cvt+0x84>
 8021e24:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8021e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021e2c:	bf1c      	itt	ne
 8021e2e:	f1c4 0401 	rsbne	r4, r4, #1
 8021e32:	6034      	strne	r4, [r6, #0]
 8021e34:	6833      	ldr	r3, [r6, #0]
 8021e36:	441a      	add	r2, r3
 8021e38:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8021e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021e40:	bf08      	it	eq
 8021e42:	9203      	streq	r2, [sp, #12]
 8021e44:	2130      	movs	r1, #48	; 0x30
 8021e46:	9b03      	ldr	r3, [sp, #12]
 8021e48:	4293      	cmp	r3, r2
 8021e4a:	d2dc      	bcs.n	8021e06 <__cvt+0x56>
 8021e4c:	1c5c      	adds	r4, r3, #1
 8021e4e:	9403      	str	r4, [sp, #12]
 8021e50:	7019      	strb	r1, [r3, #0]
 8021e52:	e7f8      	b.n	8021e46 <__cvt+0x96>

08021e54 <__exponent>:
 8021e54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021e56:	4603      	mov	r3, r0
 8021e58:	2900      	cmp	r1, #0
 8021e5a:	bfb8      	it	lt
 8021e5c:	4249      	neglt	r1, r1
 8021e5e:	f803 2b02 	strb.w	r2, [r3], #2
 8021e62:	bfb4      	ite	lt
 8021e64:	222d      	movlt	r2, #45	; 0x2d
 8021e66:	222b      	movge	r2, #43	; 0x2b
 8021e68:	2909      	cmp	r1, #9
 8021e6a:	7042      	strb	r2, [r0, #1]
 8021e6c:	dd2a      	ble.n	8021ec4 <__exponent+0x70>
 8021e6e:	f10d 0407 	add.w	r4, sp, #7
 8021e72:	46a4      	mov	ip, r4
 8021e74:	270a      	movs	r7, #10
 8021e76:	46a6      	mov	lr, r4
 8021e78:	460a      	mov	r2, r1
 8021e7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8021e7e:	fb07 1516 	mls	r5, r7, r6, r1
 8021e82:	3530      	adds	r5, #48	; 0x30
 8021e84:	2a63      	cmp	r2, #99	; 0x63
 8021e86:	f104 34ff 	add.w	r4, r4, #4294967295
 8021e8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8021e8e:	4631      	mov	r1, r6
 8021e90:	dcf1      	bgt.n	8021e76 <__exponent+0x22>
 8021e92:	3130      	adds	r1, #48	; 0x30
 8021e94:	f1ae 0502 	sub.w	r5, lr, #2
 8021e98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8021e9c:	1c44      	adds	r4, r0, #1
 8021e9e:	4629      	mov	r1, r5
 8021ea0:	4561      	cmp	r1, ip
 8021ea2:	d30a      	bcc.n	8021eba <__exponent+0x66>
 8021ea4:	f10d 0209 	add.w	r2, sp, #9
 8021ea8:	eba2 020e 	sub.w	r2, r2, lr
 8021eac:	4565      	cmp	r5, ip
 8021eae:	bf88      	it	hi
 8021eb0:	2200      	movhi	r2, #0
 8021eb2:	4413      	add	r3, r2
 8021eb4:	1a18      	subs	r0, r3, r0
 8021eb6:	b003      	add	sp, #12
 8021eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8021ebe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8021ec2:	e7ed      	b.n	8021ea0 <__exponent+0x4c>
 8021ec4:	2330      	movs	r3, #48	; 0x30
 8021ec6:	3130      	adds	r1, #48	; 0x30
 8021ec8:	7083      	strb	r3, [r0, #2]
 8021eca:	70c1      	strb	r1, [r0, #3]
 8021ecc:	1d03      	adds	r3, r0, #4
 8021ece:	e7f1      	b.n	8021eb4 <__exponent+0x60>

08021ed0 <_printf_float>:
 8021ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ed4:	b08b      	sub	sp, #44	; 0x2c
 8021ed6:	460c      	mov	r4, r1
 8021ed8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8021edc:	4616      	mov	r6, r2
 8021ede:	461f      	mov	r7, r3
 8021ee0:	4605      	mov	r5, r0
 8021ee2:	f003 f8d9 	bl	8025098 <_localeconv_r>
 8021ee6:	f8d0 b000 	ldr.w	fp, [r0]
 8021eea:	4658      	mov	r0, fp
 8021eec:	f7de f9b2 	bl	8000254 <strlen>
 8021ef0:	2300      	movs	r3, #0
 8021ef2:	9308      	str	r3, [sp, #32]
 8021ef4:	f8d8 3000 	ldr.w	r3, [r8]
 8021ef8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8021efc:	6822      	ldr	r2, [r4, #0]
 8021efe:	3307      	adds	r3, #7
 8021f00:	f023 0307 	bic.w	r3, r3, #7
 8021f04:	f103 0108 	add.w	r1, r3, #8
 8021f08:	f8c8 1000 	str.w	r1, [r8]
 8021f0c:	4682      	mov	sl, r0
 8021f0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8021f12:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8021f16:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8022178 <_printf_float+0x2a8>
 8021f1a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8021f1e:	eeb0 6bc0 	vabs.f64	d6, d0
 8021f22:	eeb4 6b47 	vcmp.f64	d6, d7
 8021f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021f2a:	dd24      	ble.n	8021f76 <_printf_float+0xa6>
 8021f2c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8021f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021f34:	d502      	bpl.n	8021f3c <_printf_float+0x6c>
 8021f36:	232d      	movs	r3, #45	; 0x2d
 8021f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8021f3c:	4b90      	ldr	r3, [pc, #576]	; (8022180 <_printf_float+0x2b0>)
 8021f3e:	4891      	ldr	r0, [pc, #580]	; (8022184 <_printf_float+0x2b4>)
 8021f40:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8021f44:	bf94      	ite	ls
 8021f46:	4698      	movls	r8, r3
 8021f48:	4680      	movhi	r8, r0
 8021f4a:	2303      	movs	r3, #3
 8021f4c:	6123      	str	r3, [r4, #16]
 8021f4e:	f022 0204 	bic.w	r2, r2, #4
 8021f52:	2300      	movs	r3, #0
 8021f54:	6022      	str	r2, [r4, #0]
 8021f56:	9304      	str	r3, [sp, #16]
 8021f58:	9700      	str	r7, [sp, #0]
 8021f5a:	4633      	mov	r3, r6
 8021f5c:	aa09      	add	r2, sp, #36	; 0x24
 8021f5e:	4621      	mov	r1, r4
 8021f60:	4628      	mov	r0, r5
 8021f62:	f000 f9d3 	bl	802230c <_printf_common>
 8021f66:	3001      	adds	r0, #1
 8021f68:	f040 808a 	bne.w	8022080 <_printf_float+0x1b0>
 8021f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8021f70:	b00b      	add	sp, #44	; 0x2c
 8021f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021f76:	eeb4 0b40 	vcmp.f64	d0, d0
 8021f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021f7e:	d709      	bvc.n	8021f94 <_printf_float+0xc4>
 8021f80:	ee10 3a90 	vmov	r3, s1
 8021f84:	2b00      	cmp	r3, #0
 8021f86:	bfbc      	itt	lt
 8021f88:	232d      	movlt	r3, #45	; 0x2d
 8021f8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8021f8e:	487e      	ldr	r0, [pc, #504]	; (8022188 <_printf_float+0x2b8>)
 8021f90:	4b7e      	ldr	r3, [pc, #504]	; (802218c <_printf_float+0x2bc>)
 8021f92:	e7d5      	b.n	8021f40 <_printf_float+0x70>
 8021f94:	6863      	ldr	r3, [r4, #4]
 8021f96:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8021f9a:	9104      	str	r1, [sp, #16]
 8021f9c:	1c59      	adds	r1, r3, #1
 8021f9e:	d13c      	bne.n	802201a <_printf_float+0x14a>
 8021fa0:	2306      	movs	r3, #6
 8021fa2:	6063      	str	r3, [r4, #4]
 8021fa4:	2300      	movs	r3, #0
 8021fa6:	9303      	str	r3, [sp, #12]
 8021fa8:	ab08      	add	r3, sp, #32
 8021faa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8021fae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8021fb2:	ab07      	add	r3, sp, #28
 8021fb4:	6861      	ldr	r1, [r4, #4]
 8021fb6:	9300      	str	r3, [sp, #0]
 8021fb8:	6022      	str	r2, [r4, #0]
 8021fba:	f10d 031b 	add.w	r3, sp, #27
 8021fbe:	4628      	mov	r0, r5
 8021fc0:	f7ff fef6 	bl	8021db0 <__cvt>
 8021fc4:	9b04      	ldr	r3, [sp, #16]
 8021fc6:	9907      	ldr	r1, [sp, #28]
 8021fc8:	2b47      	cmp	r3, #71	; 0x47
 8021fca:	4680      	mov	r8, r0
 8021fcc:	d108      	bne.n	8021fe0 <_printf_float+0x110>
 8021fce:	1cc8      	adds	r0, r1, #3
 8021fd0:	db02      	blt.n	8021fd8 <_printf_float+0x108>
 8021fd2:	6863      	ldr	r3, [r4, #4]
 8021fd4:	4299      	cmp	r1, r3
 8021fd6:	dd41      	ble.n	802205c <_printf_float+0x18c>
 8021fd8:	f1a9 0902 	sub.w	r9, r9, #2
 8021fdc:	fa5f f989 	uxtb.w	r9, r9
 8021fe0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8021fe4:	d820      	bhi.n	8022028 <_printf_float+0x158>
 8021fe6:	3901      	subs	r1, #1
 8021fe8:	464a      	mov	r2, r9
 8021fea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8021fee:	9107      	str	r1, [sp, #28]
 8021ff0:	f7ff ff30 	bl	8021e54 <__exponent>
 8021ff4:	9a08      	ldr	r2, [sp, #32]
 8021ff6:	9004      	str	r0, [sp, #16]
 8021ff8:	1813      	adds	r3, r2, r0
 8021ffa:	2a01      	cmp	r2, #1
 8021ffc:	6123      	str	r3, [r4, #16]
 8021ffe:	dc02      	bgt.n	8022006 <_printf_float+0x136>
 8022000:	6822      	ldr	r2, [r4, #0]
 8022002:	07d2      	lsls	r2, r2, #31
 8022004:	d501      	bpl.n	802200a <_printf_float+0x13a>
 8022006:	3301      	adds	r3, #1
 8022008:	6123      	str	r3, [r4, #16]
 802200a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 802200e:	2b00      	cmp	r3, #0
 8022010:	d0a2      	beq.n	8021f58 <_printf_float+0x88>
 8022012:	232d      	movs	r3, #45	; 0x2d
 8022014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8022018:	e79e      	b.n	8021f58 <_printf_float+0x88>
 802201a:	9904      	ldr	r1, [sp, #16]
 802201c:	2947      	cmp	r1, #71	; 0x47
 802201e:	d1c1      	bne.n	8021fa4 <_printf_float+0xd4>
 8022020:	2b00      	cmp	r3, #0
 8022022:	d1bf      	bne.n	8021fa4 <_printf_float+0xd4>
 8022024:	2301      	movs	r3, #1
 8022026:	e7bc      	b.n	8021fa2 <_printf_float+0xd2>
 8022028:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 802202c:	d118      	bne.n	8022060 <_printf_float+0x190>
 802202e:	2900      	cmp	r1, #0
 8022030:	6863      	ldr	r3, [r4, #4]
 8022032:	dd0b      	ble.n	802204c <_printf_float+0x17c>
 8022034:	6121      	str	r1, [r4, #16]
 8022036:	b913      	cbnz	r3, 802203e <_printf_float+0x16e>
 8022038:	6822      	ldr	r2, [r4, #0]
 802203a:	07d0      	lsls	r0, r2, #31
 802203c:	d502      	bpl.n	8022044 <_printf_float+0x174>
 802203e:	3301      	adds	r3, #1
 8022040:	440b      	add	r3, r1
 8022042:	6123      	str	r3, [r4, #16]
 8022044:	2300      	movs	r3, #0
 8022046:	65a1      	str	r1, [r4, #88]	; 0x58
 8022048:	9304      	str	r3, [sp, #16]
 802204a:	e7de      	b.n	802200a <_printf_float+0x13a>
 802204c:	b913      	cbnz	r3, 8022054 <_printf_float+0x184>
 802204e:	6822      	ldr	r2, [r4, #0]
 8022050:	07d2      	lsls	r2, r2, #31
 8022052:	d501      	bpl.n	8022058 <_printf_float+0x188>
 8022054:	3302      	adds	r3, #2
 8022056:	e7f4      	b.n	8022042 <_printf_float+0x172>
 8022058:	2301      	movs	r3, #1
 802205a:	e7f2      	b.n	8022042 <_printf_float+0x172>
 802205c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8022060:	9b08      	ldr	r3, [sp, #32]
 8022062:	4299      	cmp	r1, r3
 8022064:	db05      	blt.n	8022072 <_printf_float+0x1a2>
 8022066:	6823      	ldr	r3, [r4, #0]
 8022068:	6121      	str	r1, [r4, #16]
 802206a:	07d8      	lsls	r0, r3, #31
 802206c:	d5ea      	bpl.n	8022044 <_printf_float+0x174>
 802206e:	1c4b      	adds	r3, r1, #1
 8022070:	e7e7      	b.n	8022042 <_printf_float+0x172>
 8022072:	2900      	cmp	r1, #0
 8022074:	bfd4      	ite	le
 8022076:	f1c1 0202 	rsble	r2, r1, #2
 802207a:	2201      	movgt	r2, #1
 802207c:	4413      	add	r3, r2
 802207e:	e7e0      	b.n	8022042 <_printf_float+0x172>
 8022080:	6823      	ldr	r3, [r4, #0]
 8022082:	055a      	lsls	r2, r3, #21
 8022084:	d407      	bmi.n	8022096 <_printf_float+0x1c6>
 8022086:	6923      	ldr	r3, [r4, #16]
 8022088:	4642      	mov	r2, r8
 802208a:	4631      	mov	r1, r6
 802208c:	4628      	mov	r0, r5
 802208e:	47b8      	blx	r7
 8022090:	3001      	adds	r0, #1
 8022092:	d12a      	bne.n	80220ea <_printf_float+0x21a>
 8022094:	e76a      	b.n	8021f6c <_printf_float+0x9c>
 8022096:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 802209a:	f240 80e2 	bls.w	8022262 <_printf_float+0x392>
 802209e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80220a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80220a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80220aa:	d133      	bne.n	8022114 <_printf_float+0x244>
 80220ac:	4a38      	ldr	r2, [pc, #224]	; (8022190 <_printf_float+0x2c0>)
 80220ae:	2301      	movs	r3, #1
 80220b0:	4631      	mov	r1, r6
 80220b2:	4628      	mov	r0, r5
 80220b4:	47b8      	blx	r7
 80220b6:	3001      	adds	r0, #1
 80220b8:	f43f af58 	beq.w	8021f6c <_printf_float+0x9c>
 80220bc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80220c0:	429a      	cmp	r2, r3
 80220c2:	db02      	blt.n	80220ca <_printf_float+0x1fa>
 80220c4:	6823      	ldr	r3, [r4, #0]
 80220c6:	07d8      	lsls	r0, r3, #31
 80220c8:	d50f      	bpl.n	80220ea <_printf_float+0x21a>
 80220ca:	4653      	mov	r3, sl
 80220cc:	465a      	mov	r2, fp
 80220ce:	4631      	mov	r1, r6
 80220d0:	4628      	mov	r0, r5
 80220d2:	47b8      	blx	r7
 80220d4:	3001      	adds	r0, #1
 80220d6:	f43f af49 	beq.w	8021f6c <_printf_float+0x9c>
 80220da:	f04f 0800 	mov.w	r8, #0
 80220de:	f104 091a 	add.w	r9, r4, #26
 80220e2:	9b08      	ldr	r3, [sp, #32]
 80220e4:	3b01      	subs	r3, #1
 80220e6:	4543      	cmp	r3, r8
 80220e8:	dc09      	bgt.n	80220fe <_printf_float+0x22e>
 80220ea:	6823      	ldr	r3, [r4, #0]
 80220ec:	079b      	lsls	r3, r3, #30
 80220ee:	f100 8108 	bmi.w	8022302 <_printf_float+0x432>
 80220f2:	68e0      	ldr	r0, [r4, #12]
 80220f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80220f6:	4298      	cmp	r0, r3
 80220f8:	bfb8      	it	lt
 80220fa:	4618      	movlt	r0, r3
 80220fc:	e738      	b.n	8021f70 <_printf_float+0xa0>
 80220fe:	2301      	movs	r3, #1
 8022100:	464a      	mov	r2, r9
 8022102:	4631      	mov	r1, r6
 8022104:	4628      	mov	r0, r5
 8022106:	47b8      	blx	r7
 8022108:	3001      	adds	r0, #1
 802210a:	f43f af2f 	beq.w	8021f6c <_printf_float+0x9c>
 802210e:	f108 0801 	add.w	r8, r8, #1
 8022112:	e7e6      	b.n	80220e2 <_printf_float+0x212>
 8022114:	9b07      	ldr	r3, [sp, #28]
 8022116:	2b00      	cmp	r3, #0
 8022118:	dc3c      	bgt.n	8022194 <_printf_float+0x2c4>
 802211a:	4a1d      	ldr	r2, [pc, #116]	; (8022190 <_printf_float+0x2c0>)
 802211c:	2301      	movs	r3, #1
 802211e:	4631      	mov	r1, r6
 8022120:	4628      	mov	r0, r5
 8022122:	47b8      	blx	r7
 8022124:	3001      	adds	r0, #1
 8022126:	f43f af21 	beq.w	8021f6c <_printf_float+0x9c>
 802212a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 802212e:	4313      	orrs	r3, r2
 8022130:	d102      	bne.n	8022138 <_printf_float+0x268>
 8022132:	6823      	ldr	r3, [r4, #0]
 8022134:	07d9      	lsls	r1, r3, #31
 8022136:	d5d8      	bpl.n	80220ea <_printf_float+0x21a>
 8022138:	4653      	mov	r3, sl
 802213a:	465a      	mov	r2, fp
 802213c:	4631      	mov	r1, r6
 802213e:	4628      	mov	r0, r5
 8022140:	47b8      	blx	r7
 8022142:	3001      	adds	r0, #1
 8022144:	f43f af12 	beq.w	8021f6c <_printf_float+0x9c>
 8022148:	f04f 0900 	mov.w	r9, #0
 802214c:	f104 0a1a 	add.w	sl, r4, #26
 8022150:	9b07      	ldr	r3, [sp, #28]
 8022152:	425b      	negs	r3, r3
 8022154:	454b      	cmp	r3, r9
 8022156:	dc01      	bgt.n	802215c <_printf_float+0x28c>
 8022158:	9b08      	ldr	r3, [sp, #32]
 802215a:	e795      	b.n	8022088 <_printf_float+0x1b8>
 802215c:	2301      	movs	r3, #1
 802215e:	4652      	mov	r2, sl
 8022160:	4631      	mov	r1, r6
 8022162:	4628      	mov	r0, r5
 8022164:	47b8      	blx	r7
 8022166:	3001      	adds	r0, #1
 8022168:	f43f af00 	beq.w	8021f6c <_printf_float+0x9c>
 802216c:	f109 0901 	add.w	r9, r9, #1
 8022170:	e7ee      	b.n	8022150 <_printf_float+0x280>
 8022172:	bf00      	nop
 8022174:	f3af 8000 	nop.w
 8022178:	ffffffff 	.word	0xffffffff
 802217c:	7fefffff 	.word	0x7fefffff
 8022180:	0804207c 	.word	0x0804207c
 8022184:	08042080 	.word	0x08042080
 8022188:	08042088 	.word	0x08042088
 802218c:	08042084 	.word	0x08042084
 8022190:	08042721 	.word	0x08042721
 8022194:	9a08      	ldr	r2, [sp, #32]
 8022196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8022198:	429a      	cmp	r2, r3
 802219a:	bfa8      	it	ge
 802219c:	461a      	movge	r2, r3
 802219e:	2a00      	cmp	r2, #0
 80221a0:	4691      	mov	r9, r2
 80221a2:	dc38      	bgt.n	8022216 <_printf_float+0x346>
 80221a4:	2300      	movs	r3, #0
 80221a6:	9305      	str	r3, [sp, #20]
 80221a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80221ac:	f104 021a 	add.w	r2, r4, #26
 80221b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80221b2:	9905      	ldr	r1, [sp, #20]
 80221b4:	9304      	str	r3, [sp, #16]
 80221b6:	eba3 0309 	sub.w	r3, r3, r9
 80221ba:	428b      	cmp	r3, r1
 80221bc:	dc33      	bgt.n	8022226 <_printf_float+0x356>
 80221be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80221c2:	429a      	cmp	r2, r3
 80221c4:	db3c      	blt.n	8022240 <_printf_float+0x370>
 80221c6:	6823      	ldr	r3, [r4, #0]
 80221c8:	07da      	lsls	r2, r3, #31
 80221ca:	d439      	bmi.n	8022240 <_printf_float+0x370>
 80221cc:	9a08      	ldr	r2, [sp, #32]
 80221ce:	9b04      	ldr	r3, [sp, #16]
 80221d0:	9907      	ldr	r1, [sp, #28]
 80221d2:	1ad3      	subs	r3, r2, r3
 80221d4:	eba2 0901 	sub.w	r9, r2, r1
 80221d8:	4599      	cmp	r9, r3
 80221da:	bfa8      	it	ge
 80221dc:	4699      	movge	r9, r3
 80221de:	f1b9 0f00 	cmp.w	r9, #0
 80221e2:	dc35      	bgt.n	8022250 <_printf_float+0x380>
 80221e4:	f04f 0800 	mov.w	r8, #0
 80221e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80221ec:	f104 0a1a 	add.w	sl, r4, #26
 80221f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80221f4:	1a9b      	subs	r3, r3, r2
 80221f6:	eba3 0309 	sub.w	r3, r3, r9
 80221fa:	4543      	cmp	r3, r8
 80221fc:	f77f af75 	ble.w	80220ea <_printf_float+0x21a>
 8022200:	2301      	movs	r3, #1
 8022202:	4652      	mov	r2, sl
 8022204:	4631      	mov	r1, r6
 8022206:	4628      	mov	r0, r5
 8022208:	47b8      	blx	r7
 802220a:	3001      	adds	r0, #1
 802220c:	f43f aeae 	beq.w	8021f6c <_printf_float+0x9c>
 8022210:	f108 0801 	add.w	r8, r8, #1
 8022214:	e7ec      	b.n	80221f0 <_printf_float+0x320>
 8022216:	4613      	mov	r3, r2
 8022218:	4631      	mov	r1, r6
 802221a:	4642      	mov	r2, r8
 802221c:	4628      	mov	r0, r5
 802221e:	47b8      	blx	r7
 8022220:	3001      	adds	r0, #1
 8022222:	d1bf      	bne.n	80221a4 <_printf_float+0x2d4>
 8022224:	e6a2      	b.n	8021f6c <_printf_float+0x9c>
 8022226:	2301      	movs	r3, #1
 8022228:	4631      	mov	r1, r6
 802222a:	4628      	mov	r0, r5
 802222c:	9204      	str	r2, [sp, #16]
 802222e:	47b8      	blx	r7
 8022230:	3001      	adds	r0, #1
 8022232:	f43f ae9b 	beq.w	8021f6c <_printf_float+0x9c>
 8022236:	9b05      	ldr	r3, [sp, #20]
 8022238:	9a04      	ldr	r2, [sp, #16]
 802223a:	3301      	adds	r3, #1
 802223c:	9305      	str	r3, [sp, #20]
 802223e:	e7b7      	b.n	80221b0 <_printf_float+0x2e0>
 8022240:	4653      	mov	r3, sl
 8022242:	465a      	mov	r2, fp
 8022244:	4631      	mov	r1, r6
 8022246:	4628      	mov	r0, r5
 8022248:	47b8      	blx	r7
 802224a:	3001      	adds	r0, #1
 802224c:	d1be      	bne.n	80221cc <_printf_float+0x2fc>
 802224e:	e68d      	b.n	8021f6c <_printf_float+0x9c>
 8022250:	9a04      	ldr	r2, [sp, #16]
 8022252:	464b      	mov	r3, r9
 8022254:	4442      	add	r2, r8
 8022256:	4631      	mov	r1, r6
 8022258:	4628      	mov	r0, r5
 802225a:	47b8      	blx	r7
 802225c:	3001      	adds	r0, #1
 802225e:	d1c1      	bne.n	80221e4 <_printf_float+0x314>
 8022260:	e684      	b.n	8021f6c <_printf_float+0x9c>
 8022262:	9a08      	ldr	r2, [sp, #32]
 8022264:	2a01      	cmp	r2, #1
 8022266:	dc01      	bgt.n	802226c <_printf_float+0x39c>
 8022268:	07db      	lsls	r3, r3, #31
 802226a:	d537      	bpl.n	80222dc <_printf_float+0x40c>
 802226c:	2301      	movs	r3, #1
 802226e:	4642      	mov	r2, r8
 8022270:	4631      	mov	r1, r6
 8022272:	4628      	mov	r0, r5
 8022274:	47b8      	blx	r7
 8022276:	3001      	adds	r0, #1
 8022278:	f43f ae78 	beq.w	8021f6c <_printf_float+0x9c>
 802227c:	4653      	mov	r3, sl
 802227e:	465a      	mov	r2, fp
 8022280:	4631      	mov	r1, r6
 8022282:	4628      	mov	r0, r5
 8022284:	47b8      	blx	r7
 8022286:	3001      	adds	r0, #1
 8022288:	f43f ae70 	beq.w	8021f6c <_printf_float+0x9c>
 802228c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8022290:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022298:	d01b      	beq.n	80222d2 <_printf_float+0x402>
 802229a:	9b08      	ldr	r3, [sp, #32]
 802229c:	f108 0201 	add.w	r2, r8, #1
 80222a0:	3b01      	subs	r3, #1
 80222a2:	4631      	mov	r1, r6
 80222a4:	4628      	mov	r0, r5
 80222a6:	47b8      	blx	r7
 80222a8:	3001      	adds	r0, #1
 80222aa:	d10e      	bne.n	80222ca <_printf_float+0x3fa>
 80222ac:	e65e      	b.n	8021f6c <_printf_float+0x9c>
 80222ae:	2301      	movs	r3, #1
 80222b0:	464a      	mov	r2, r9
 80222b2:	4631      	mov	r1, r6
 80222b4:	4628      	mov	r0, r5
 80222b6:	47b8      	blx	r7
 80222b8:	3001      	adds	r0, #1
 80222ba:	f43f ae57 	beq.w	8021f6c <_printf_float+0x9c>
 80222be:	f108 0801 	add.w	r8, r8, #1
 80222c2:	9b08      	ldr	r3, [sp, #32]
 80222c4:	3b01      	subs	r3, #1
 80222c6:	4543      	cmp	r3, r8
 80222c8:	dcf1      	bgt.n	80222ae <_printf_float+0x3de>
 80222ca:	9b04      	ldr	r3, [sp, #16]
 80222cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80222d0:	e6db      	b.n	802208a <_printf_float+0x1ba>
 80222d2:	f04f 0800 	mov.w	r8, #0
 80222d6:	f104 091a 	add.w	r9, r4, #26
 80222da:	e7f2      	b.n	80222c2 <_printf_float+0x3f2>
 80222dc:	2301      	movs	r3, #1
 80222de:	4642      	mov	r2, r8
 80222e0:	e7df      	b.n	80222a2 <_printf_float+0x3d2>
 80222e2:	2301      	movs	r3, #1
 80222e4:	464a      	mov	r2, r9
 80222e6:	4631      	mov	r1, r6
 80222e8:	4628      	mov	r0, r5
 80222ea:	47b8      	blx	r7
 80222ec:	3001      	adds	r0, #1
 80222ee:	f43f ae3d 	beq.w	8021f6c <_printf_float+0x9c>
 80222f2:	f108 0801 	add.w	r8, r8, #1
 80222f6:	68e3      	ldr	r3, [r4, #12]
 80222f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80222fa:	1a5b      	subs	r3, r3, r1
 80222fc:	4543      	cmp	r3, r8
 80222fe:	dcf0      	bgt.n	80222e2 <_printf_float+0x412>
 8022300:	e6f7      	b.n	80220f2 <_printf_float+0x222>
 8022302:	f04f 0800 	mov.w	r8, #0
 8022306:	f104 0919 	add.w	r9, r4, #25
 802230a:	e7f4      	b.n	80222f6 <_printf_float+0x426>

0802230c <_printf_common>:
 802230c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022310:	4616      	mov	r6, r2
 8022312:	4699      	mov	r9, r3
 8022314:	688a      	ldr	r2, [r1, #8]
 8022316:	690b      	ldr	r3, [r1, #16]
 8022318:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802231c:	4293      	cmp	r3, r2
 802231e:	bfb8      	it	lt
 8022320:	4613      	movlt	r3, r2
 8022322:	6033      	str	r3, [r6, #0]
 8022324:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8022328:	4607      	mov	r7, r0
 802232a:	460c      	mov	r4, r1
 802232c:	b10a      	cbz	r2, 8022332 <_printf_common+0x26>
 802232e:	3301      	adds	r3, #1
 8022330:	6033      	str	r3, [r6, #0]
 8022332:	6823      	ldr	r3, [r4, #0]
 8022334:	0699      	lsls	r1, r3, #26
 8022336:	bf42      	ittt	mi
 8022338:	6833      	ldrmi	r3, [r6, #0]
 802233a:	3302      	addmi	r3, #2
 802233c:	6033      	strmi	r3, [r6, #0]
 802233e:	6825      	ldr	r5, [r4, #0]
 8022340:	f015 0506 	ands.w	r5, r5, #6
 8022344:	d106      	bne.n	8022354 <_printf_common+0x48>
 8022346:	f104 0a19 	add.w	sl, r4, #25
 802234a:	68e3      	ldr	r3, [r4, #12]
 802234c:	6832      	ldr	r2, [r6, #0]
 802234e:	1a9b      	subs	r3, r3, r2
 8022350:	42ab      	cmp	r3, r5
 8022352:	dc26      	bgt.n	80223a2 <_printf_common+0x96>
 8022354:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8022358:	1e13      	subs	r3, r2, #0
 802235a:	6822      	ldr	r2, [r4, #0]
 802235c:	bf18      	it	ne
 802235e:	2301      	movne	r3, #1
 8022360:	0692      	lsls	r2, r2, #26
 8022362:	d42b      	bmi.n	80223bc <_printf_common+0xb0>
 8022364:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8022368:	4649      	mov	r1, r9
 802236a:	4638      	mov	r0, r7
 802236c:	47c0      	blx	r8
 802236e:	3001      	adds	r0, #1
 8022370:	d01e      	beq.n	80223b0 <_printf_common+0xa4>
 8022372:	6823      	ldr	r3, [r4, #0]
 8022374:	68e5      	ldr	r5, [r4, #12]
 8022376:	6832      	ldr	r2, [r6, #0]
 8022378:	f003 0306 	and.w	r3, r3, #6
 802237c:	2b04      	cmp	r3, #4
 802237e:	bf08      	it	eq
 8022380:	1aad      	subeq	r5, r5, r2
 8022382:	68a3      	ldr	r3, [r4, #8]
 8022384:	6922      	ldr	r2, [r4, #16]
 8022386:	bf0c      	ite	eq
 8022388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802238c:	2500      	movne	r5, #0
 802238e:	4293      	cmp	r3, r2
 8022390:	bfc4      	itt	gt
 8022392:	1a9b      	subgt	r3, r3, r2
 8022394:	18ed      	addgt	r5, r5, r3
 8022396:	2600      	movs	r6, #0
 8022398:	341a      	adds	r4, #26
 802239a:	42b5      	cmp	r5, r6
 802239c:	d11a      	bne.n	80223d4 <_printf_common+0xc8>
 802239e:	2000      	movs	r0, #0
 80223a0:	e008      	b.n	80223b4 <_printf_common+0xa8>
 80223a2:	2301      	movs	r3, #1
 80223a4:	4652      	mov	r2, sl
 80223a6:	4649      	mov	r1, r9
 80223a8:	4638      	mov	r0, r7
 80223aa:	47c0      	blx	r8
 80223ac:	3001      	adds	r0, #1
 80223ae:	d103      	bne.n	80223b8 <_printf_common+0xac>
 80223b0:	f04f 30ff 	mov.w	r0, #4294967295
 80223b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80223b8:	3501      	adds	r5, #1
 80223ba:	e7c6      	b.n	802234a <_printf_common+0x3e>
 80223bc:	18e1      	adds	r1, r4, r3
 80223be:	1c5a      	adds	r2, r3, #1
 80223c0:	2030      	movs	r0, #48	; 0x30
 80223c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80223c6:	4422      	add	r2, r4
 80223c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80223cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80223d0:	3302      	adds	r3, #2
 80223d2:	e7c7      	b.n	8022364 <_printf_common+0x58>
 80223d4:	2301      	movs	r3, #1
 80223d6:	4622      	mov	r2, r4
 80223d8:	4649      	mov	r1, r9
 80223da:	4638      	mov	r0, r7
 80223dc:	47c0      	blx	r8
 80223de:	3001      	adds	r0, #1
 80223e0:	d0e6      	beq.n	80223b0 <_printf_common+0xa4>
 80223e2:	3601      	adds	r6, #1
 80223e4:	e7d9      	b.n	802239a <_printf_common+0x8e>
	...

080223e8 <_printf_i>:
 80223e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80223ec:	460c      	mov	r4, r1
 80223ee:	4691      	mov	r9, r2
 80223f0:	7e27      	ldrb	r7, [r4, #24]
 80223f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80223f4:	2f78      	cmp	r7, #120	; 0x78
 80223f6:	4680      	mov	r8, r0
 80223f8:	469a      	mov	sl, r3
 80223fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80223fe:	d807      	bhi.n	8022410 <_printf_i+0x28>
 8022400:	2f62      	cmp	r7, #98	; 0x62
 8022402:	d80a      	bhi.n	802241a <_printf_i+0x32>
 8022404:	2f00      	cmp	r7, #0
 8022406:	f000 80d8 	beq.w	80225ba <_printf_i+0x1d2>
 802240a:	2f58      	cmp	r7, #88	; 0x58
 802240c:	f000 80a3 	beq.w	8022556 <_printf_i+0x16e>
 8022410:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8022414:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8022418:	e03a      	b.n	8022490 <_printf_i+0xa8>
 802241a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802241e:	2b15      	cmp	r3, #21
 8022420:	d8f6      	bhi.n	8022410 <_printf_i+0x28>
 8022422:	a001      	add	r0, pc, #4	; (adr r0, 8022428 <_printf_i+0x40>)
 8022424:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8022428:	08022481 	.word	0x08022481
 802242c:	08022495 	.word	0x08022495
 8022430:	08022411 	.word	0x08022411
 8022434:	08022411 	.word	0x08022411
 8022438:	08022411 	.word	0x08022411
 802243c:	08022411 	.word	0x08022411
 8022440:	08022495 	.word	0x08022495
 8022444:	08022411 	.word	0x08022411
 8022448:	08022411 	.word	0x08022411
 802244c:	08022411 	.word	0x08022411
 8022450:	08022411 	.word	0x08022411
 8022454:	080225a1 	.word	0x080225a1
 8022458:	080224c5 	.word	0x080224c5
 802245c:	08022583 	.word	0x08022583
 8022460:	08022411 	.word	0x08022411
 8022464:	08022411 	.word	0x08022411
 8022468:	080225c3 	.word	0x080225c3
 802246c:	08022411 	.word	0x08022411
 8022470:	080224c5 	.word	0x080224c5
 8022474:	08022411 	.word	0x08022411
 8022478:	08022411 	.word	0x08022411
 802247c:	0802258b 	.word	0x0802258b
 8022480:	680b      	ldr	r3, [r1, #0]
 8022482:	1d1a      	adds	r2, r3, #4
 8022484:	681b      	ldr	r3, [r3, #0]
 8022486:	600a      	str	r2, [r1, #0]
 8022488:	f104 0642 	add.w	r6, r4, #66	; 0x42
 802248c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8022490:	2301      	movs	r3, #1
 8022492:	e0a3      	b.n	80225dc <_printf_i+0x1f4>
 8022494:	6825      	ldr	r5, [r4, #0]
 8022496:	6808      	ldr	r0, [r1, #0]
 8022498:	062e      	lsls	r6, r5, #24
 802249a:	f100 0304 	add.w	r3, r0, #4
 802249e:	d50a      	bpl.n	80224b6 <_printf_i+0xce>
 80224a0:	6805      	ldr	r5, [r0, #0]
 80224a2:	600b      	str	r3, [r1, #0]
 80224a4:	2d00      	cmp	r5, #0
 80224a6:	da03      	bge.n	80224b0 <_printf_i+0xc8>
 80224a8:	232d      	movs	r3, #45	; 0x2d
 80224aa:	426d      	negs	r5, r5
 80224ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80224b0:	485e      	ldr	r0, [pc, #376]	; (802262c <_printf_i+0x244>)
 80224b2:	230a      	movs	r3, #10
 80224b4:	e019      	b.n	80224ea <_printf_i+0x102>
 80224b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80224ba:	6805      	ldr	r5, [r0, #0]
 80224bc:	600b      	str	r3, [r1, #0]
 80224be:	bf18      	it	ne
 80224c0:	b22d      	sxthne	r5, r5
 80224c2:	e7ef      	b.n	80224a4 <_printf_i+0xbc>
 80224c4:	680b      	ldr	r3, [r1, #0]
 80224c6:	6825      	ldr	r5, [r4, #0]
 80224c8:	1d18      	adds	r0, r3, #4
 80224ca:	6008      	str	r0, [r1, #0]
 80224cc:	0628      	lsls	r0, r5, #24
 80224ce:	d501      	bpl.n	80224d4 <_printf_i+0xec>
 80224d0:	681d      	ldr	r5, [r3, #0]
 80224d2:	e002      	b.n	80224da <_printf_i+0xf2>
 80224d4:	0669      	lsls	r1, r5, #25
 80224d6:	d5fb      	bpl.n	80224d0 <_printf_i+0xe8>
 80224d8:	881d      	ldrh	r5, [r3, #0]
 80224da:	4854      	ldr	r0, [pc, #336]	; (802262c <_printf_i+0x244>)
 80224dc:	2f6f      	cmp	r7, #111	; 0x6f
 80224de:	bf0c      	ite	eq
 80224e0:	2308      	moveq	r3, #8
 80224e2:	230a      	movne	r3, #10
 80224e4:	2100      	movs	r1, #0
 80224e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80224ea:	6866      	ldr	r6, [r4, #4]
 80224ec:	60a6      	str	r6, [r4, #8]
 80224ee:	2e00      	cmp	r6, #0
 80224f0:	bfa2      	ittt	ge
 80224f2:	6821      	ldrge	r1, [r4, #0]
 80224f4:	f021 0104 	bicge.w	r1, r1, #4
 80224f8:	6021      	strge	r1, [r4, #0]
 80224fa:	b90d      	cbnz	r5, 8022500 <_printf_i+0x118>
 80224fc:	2e00      	cmp	r6, #0
 80224fe:	d04d      	beq.n	802259c <_printf_i+0x1b4>
 8022500:	4616      	mov	r6, r2
 8022502:	fbb5 f1f3 	udiv	r1, r5, r3
 8022506:	fb03 5711 	mls	r7, r3, r1, r5
 802250a:	5dc7      	ldrb	r7, [r0, r7]
 802250c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8022510:	462f      	mov	r7, r5
 8022512:	42bb      	cmp	r3, r7
 8022514:	460d      	mov	r5, r1
 8022516:	d9f4      	bls.n	8022502 <_printf_i+0x11a>
 8022518:	2b08      	cmp	r3, #8
 802251a:	d10b      	bne.n	8022534 <_printf_i+0x14c>
 802251c:	6823      	ldr	r3, [r4, #0]
 802251e:	07df      	lsls	r7, r3, #31
 8022520:	d508      	bpl.n	8022534 <_printf_i+0x14c>
 8022522:	6923      	ldr	r3, [r4, #16]
 8022524:	6861      	ldr	r1, [r4, #4]
 8022526:	4299      	cmp	r1, r3
 8022528:	bfde      	ittt	le
 802252a:	2330      	movle	r3, #48	; 0x30
 802252c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8022530:	f106 36ff 	addle.w	r6, r6, #4294967295
 8022534:	1b92      	subs	r2, r2, r6
 8022536:	6122      	str	r2, [r4, #16]
 8022538:	f8cd a000 	str.w	sl, [sp]
 802253c:	464b      	mov	r3, r9
 802253e:	aa03      	add	r2, sp, #12
 8022540:	4621      	mov	r1, r4
 8022542:	4640      	mov	r0, r8
 8022544:	f7ff fee2 	bl	802230c <_printf_common>
 8022548:	3001      	adds	r0, #1
 802254a:	d14c      	bne.n	80225e6 <_printf_i+0x1fe>
 802254c:	f04f 30ff 	mov.w	r0, #4294967295
 8022550:	b004      	add	sp, #16
 8022552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022556:	4835      	ldr	r0, [pc, #212]	; (802262c <_printf_i+0x244>)
 8022558:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802255c:	6823      	ldr	r3, [r4, #0]
 802255e:	680e      	ldr	r6, [r1, #0]
 8022560:	061f      	lsls	r7, r3, #24
 8022562:	f856 5b04 	ldr.w	r5, [r6], #4
 8022566:	600e      	str	r6, [r1, #0]
 8022568:	d514      	bpl.n	8022594 <_printf_i+0x1ac>
 802256a:	07d9      	lsls	r1, r3, #31
 802256c:	bf44      	itt	mi
 802256e:	f043 0320 	orrmi.w	r3, r3, #32
 8022572:	6023      	strmi	r3, [r4, #0]
 8022574:	b91d      	cbnz	r5, 802257e <_printf_i+0x196>
 8022576:	6823      	ldr	r3, [r4, #0]
 8022578:	f023 0320 	bic.w	r3, r3, #32
 802257c:	6023      	str	r3, [r4, #0]
 802257e:	2310      	movs	r3, #16
 8022580:	e7b0      	b.n	80224e4 <_printf_i+0xfc>
 8022582:	6823      	ldr	r3, [r4, #0]
 8022584:	f043 0320 	orr.w	r3, r3, #32
 8022588:	6023      	str	r3, [r4, #0]
 802258a:	2378      	movs	r3, #120	; 0x78
 802258c:	4828      	ldr	r0, [pc, #160]	; (8022630 <_printf_i+0x248>)
 802258e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8022592:	e7e3      	b.n	802255c <_printf_i+0x174>
 8022594:	065e      	lsls	r6, r3, #25
 8022596:	bf48      	it	mi
 8022598:	b2ad      	uxthmi	r5, r5
 802259a:	e7e6      	b.n	802256a <_printf_i+0x182>
 802259c:	4616      	mov	r6, r2
 802259e:	e7bb      	b.n	8022518 <_printf_i+0x130>
 80225a0:	680b      	ldr	r3, [r1, #0]
 80225a2:	6826      	ldr	r6, [r4, #0]
 80225a4:	6960      	ldr	r0, [r4, #20]
 80225a6:	1d1d      	adds	r5, r3, #4
 80225a8:	600d      	str	r5, [r1, #0]
 80225aa:	0635      	lsls	r5, r6, #24
 80225ac:	681b      	ldr	r3, [r3, #0]
 80225ae:	d501      	bpl.n	80225b4 <_printf_i+0x1cc>
 80225b0:	6018      	str	r0, [r3, #0]
 80225b2:	e002      	b.n	80225ba <_printf_i+0x1d2>
 80225b4:	0671      	lsls	r1, r6, #25
 80225b6:	d5fb      	bpl.n	80225b0 <_printf_i+0x1c8>
 80225b8:	8018      	strh	r0, [r3, #0]
 80225ba:	2300      	movs	r3, #0
 80225bc:	6123      	str	r3, [r4, #16]
 80225be:	4616      	mov	r6, r2
 80225c0:	e7ba      	b.n	8022538 <_printf_i+0x150>
 80225c2:	680b      	ldr	r3, [r1, #0]
 80225c4:	1d1a      	adds	r2, r3, #4
 80225c6:	600a      	str	r2, [r1, #0]
 80225c8:	681e      	ldr	r6, [r3, #0]
 80225ca:	6862      	ldr	r2, [r4, #4]
 80225cc:	2100      	movs	r1, #0
 80225ce:	4630      	mov	r0, r6
 80225d0:	f7dd fe4e 	bl	8000270 <memchr>
 80225d4:	b108      	cbz	r0, 80225da <_printf_i+0x1f2>
 80225d6:	1b80      	subs	r0, r0, r6
 80225d8:	6060      	str	r0, [r4, #4]
 80225da:	6863      	ldr	r3, [r4, #4]
 80225dc:	6123      	str	r3, [r4, #16]
 80225de:	2300      	movs	r3, #0
 80225e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80225e4:	e7a8      	b.n	8022538 <_printf_i+0x150>
 80225e6:	6923      	ldr	r3, [r4, #16]
 80225e8:	4632      	mov	r2, r6
 80225ea:	4649      	mov	r1, r9
 80225ec:	4640      	mov	r0, r8
 80225ee:	47d0      	blx	sl
 80225f0:	3001      	adds	r0, #1
 80225f2:	d0ab      	beq.n	802254c <_printf_i+0x164>
 80225f4:	6823      	ldr	r3, [r4, #0]
 80225f6:	079b      	lsls	r3, r3, #30
 80225f8:	d413      	bmi.n	8022622 <_printf_i+0x23a>
 80225fa:	68e0      	ldr	r0, [r4, #12]
 80225fc:	9b03      	ldr	r3, [sp, #12]
 80225fe:	4298      	cmp	r0, r3
 8022600:	bfb8      	it	lt
 8022602:	4618      	movlt	r0, r3
 8022604:	e7a4      	b.n	8022550 <_printf_i+0x168>
 8022606:	2301      	movs	r3, #1
 8022608:	4632      	mov	r2, r6
 802260a:	4649      	mov	r1, r9
 802260c:	4640      	mov	r0, r8
 802260e:	47d0      	blx	sl
 8022610:	3001      	adds	r0, #1
 8022612:	d09b      	beq.n	802254c <_printf_i+0x164>
 8022614:	3501      	adds	r5, #1
 8022616:	68e3      	ldr	r3, [r4, #12]
 8022618:	9903      	ldr	r1, [sp, #12]
 802261a:	1a5b      	subs	r3, r3, r1
 802261c:	42ab      	cmp	r3, r5
 802261e:	dcf2      	bgt.n	8022606 <_printf_i+0x21e>
 8022620:	e7eb      	b.n	80225fa <_printf_i+0x212>
 8022622:	2500      	movs	r5, #0
 8022624:	f104 0619 	add.w	r6, r4, #25
 8022628:	e7f5      	b.n	8022616 <_printf_i+0x22e>
 802262a:	bf00      	nop
 802262c:	0804208c 	.word	0x0804208c
 8022630:	0804209d 	.word	0x0804209d

08022634 <iprintf>:
 8022634:	b40f      	push	{r0, r1, r2, r3}
 8022636:	4b0a      	ldr	r3, [pc, #40]	; (8022660 <iprintf+0x2c>)
 8022638:	b513      	push	{r0, r1, r4, lr}
 802263a:	681c      	ldr	r4, [r3, #0]
 802263c:	b124      	cbz	r4, 8022648 <iprintf+0x14>
 802263e:	69a3      	ldr	r3, [r4, #24]
 8022640:	b913      	cbnz	r3, 8022648 <iprintf+0x14>
 8022642:	4620      	mov	r0, r4
 8022644:	f002 fb7e 	bl	8024d44 <__sinit>
 8022648:	ab05      	add	r3, sp, #20
 802264a:	9a04      	ldr	r2, [sp, #16]
 802264c:	68a1      	ldr	r1, [r4, #8]
 802264e:	9301      	str	r3, [sp, #4]
 8022650:	4620      	mov	r0, r4
 8022652:	f003 fcc9 	bl	8025fe8 <_vfiprintf_r>
 8022656:	b002      	add	sp, #8
 8022658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802265c:	b004      	add	sp, #16
 802265e:	4770      	bx	lr
 8022660:	20000480 	.word	0x20000480

08022664 <putchar>:
 8022664:	4b09      	ldr	r3, [pc, #36]	; (802268c <putchar+0x28>)
 8022666:	b513      	push	{r0, r1, r4, lr}
 8022668:	681c      	ldr	r4, [r3, #0]
 802266a:	4601      	mov	r1, r0
 802266c:	b134      	cbz	r4, 802267c <putchar+0x18>
 802266e:	69a3      	ldr	r3, [r4, #24]
 8022670:	b923      	cbnz	r3, 802267c <putchar+0x18>
 8022672:	9001      	str	r0, [sp, #4]
 8022674:	4620      	mov	r0, r4
 8022676:	f002 fb65 	bl	8024d44 <__sinit>
 802267a:	9901      	ldr	r1, [sp, #4]
 802267c:	68a2      	ldr	r2, [r4, #8]
 802267e:	4620      	mov	r0, r4
 8022680:	b002      	add	sp, #8
 8022682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022686:	f003 bf2b 	b.w	80264e0 <_putc_r>
 802268a:	bf00      	nop
 802268c:	20000480 	.word	0x20000480

08022690 <_puts_r>:
 8022690:	b570      	push	{r4, r5, r6, lr}
 8022692:	460e      	mov	r6, r1
 8022694:	4605      	mov	r5, r0
 8022696:	b118      	cbz	r0, 80226a0 <_puts_r+0x10>
 8022698:	6983      	ldr	r3, [r0, #24]
 802269a:	b90b      	cbnz	r3, 80226a0 <_puts_r+0x10>
 802269c:	f002 fb52 	bl	8024d44 <__sinit>
 80226a0:	69ab      	ldr	r3, [r5, #24]
 80226a2:	68ac      	ldr	r4, [r5, #8]
 80226a4:	b913      	cbnz	r3, 80226ac <_puts_r+0x1c>
 80226a6:	4628      	mov	r0, r5
 80226a8:	f002 fb4c 	bl	8024d44 <__sinit>
 80226ac:	4b2c      	ldr	r3, [pc, #176]	; (8022760 <_puts_r+0xd0>)
 80226ae:	429c      	cmp	r4, r3
 80226b0:	d120      	bne.n	80226f4 <_puts_r+0x64>
 80226b2:	686c      	ldr	r4, [r5, #4]
 80226b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80226b6:	07db      	lsls	r3, r3, #31
 80226b8:	d405      	bmi.n	80226c6 <_puts_r+0x36>
 80226ba:	89a3      	ldrh	r3, [r4, #12]
 80226bc:	0598      	lsls	r0, r3, #22
 80226be:	d402      	bmi.n	80226c6 <_puts_r+0x36>
 80226c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80226c2:	f002 fcef 	bl	80250a4 <__retarget_lock_acquire_recursive>
 80226c6:	89a3      	ldrh	r3, [r4, #12]
 80226c8:	0719      	lsls	r1, r3, #28
 80226ca:	d51d      	bpl.n	8022708 <_puts_r+0x78>
 80226cc:	6923      	ldr	r3, [r4, #16]
 80226ce:	b1db      	cbz	r3, 8022708 <_puts_r+0x78>
 80226d0:	3e01      	subs	r6, #1
 80226d2:	68a3      	ldr	r3, [r4, #8]
 80226d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80226d8:	3b01      	subs	r3, #1
 80226da:	60a3      	str	r3, [r4, #8]
 80226dc:	bb39      	cbnz	r1, 802272e <_puts_r+0x9e>
 80226de:	2b00      	cmp	r3, #0
 80226e0:	da38      	bge.n	8022754 <_puts_r+0xc4>
 80226e2:	4622      	mov	r2, r4
 80226e4:	210a      	movs	r1, #10
 80226e6:	4628      	mov	r0, r5
 80226e8:	f001 fa9c 	bl	8023c24 <__swbuf_r>
 80226ec:	3001      	adds	r0, #1
 80226ee:	d011      	beq.n	8022714 <_puts_r+0x84>
 80226f0:	250a      	movs	r5, #10
 80226f2:	e011      	b.n	8022718 <_puts_r+0x88>
 80226f4:	4b1b      	ldr	r3, [pc, #108]	; (8022764 <_puts_r+0xd4>)
 80226f6:	429c      	cmp	r4, r3
 80226f8:	d101      	bne.n	80226fe <_puts_r+0x6e>
 80226fa:	68ac      	ldr	r4, [r5, #8]
 80226fc:	e7da      	b.n	80226b4 <_puts_r+0x24>
 80226fe:	4b1a      	ldr	r3, [pc, #104]	; (8022768 <_puts_r+0xd8>)
 8022700:	429c      	cmp	r4, r3
 8022702:	bf08      	it	eq
 8022704:	68ec      	ldreq	r4, [r5, #12]
 8022706:	e7d5      	b.n	80226b4 <_puts_r+0x24>
 8022708:	4621      	mov	r1, r4
 802270a:	4628      	mov	r0, r5
 802270c:	f001 faee 	bl	8023cec <__swsetup_r>
 8022710:	2800      	cmp	r0, #0
 8022712:	d0dd      	beq.n	80226d0 <_puts_r+0x40>
 8022714:	f04f 35ff 	mov.w	r5, #4294967295
 8022718:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802271a:	07da      	lsls	r2, r3, #31
 802271c:	d405      	bmi.n	802272a <_puts_r+0x9a>
 802271e:	89a3      	ldrh	r3, [r4, #12]
 8022720:	059b      	lsls	r3, r3, #22
 8022722:	d402      	bmi.n	802272a <_puts_r+0x9a>
 8022724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8022726:	f002 fcbf 	bl	80250a8 <__retarget_lock_release_recursive>
 802272a:	4628      	mov	r0, r5
 802272c:	bd70      	pop	{r4, r5, r6, pc}
 802272e:	2b00      	cmp	r3, #0
 8022730:	da04      	bge.n	802273c <_puts_r+0xac>
 8022732:	69a2      	ldr	r2, [r4, #24]
 8022734:	429a      	cmp	r2, r3
 8022736:	dc06      	bgt.n	8022746 <_puts_r+0xb6>
 8022738:	290a      	cmp	r1, #10
 802273a:	d004      	beq.n	8022746 <_puts_r+0xb6>
 802273c:	6823      	ldr	r3, [r4, #0]
 802273e:	1c5a      	adds	r2, r3, #1
 8022740:	6022      	str	r2, [r4, #0]
 8022742:	7019      	strb	r1, [r3, #0]
 8022744:	e7c5      	b.n	80226d2 <_puts_r+0x42>
 8022746:	4622      	mov	r2, r4
 8022748:	4628      	mov	r0, r5
 802274a:	f001 fa6b 	bl	8023c24 <__swbuf_r>
 802274e:	3001      	adds	r0, #1
 8022750:	d1bf      	bne.n	80226d2 <_puts_r+0x42>
 8022752:	e7df      	b.n	8022714 <_puts_r+0x84>
 8022754:	6823      	ldr	r3, [r4, #0]
 8022756:	250a      	movs	r5, #10
 8022758:	1c5a      	adds	r2, r3, #1
 802275a:	6022      	str	r2, [r4, #0]
 802275c:	701d      	strb	r5, [r3, #0]
 802275e:	e7db      	b.n	8022718 <_puts_r+0x88>
 8022760:	08042560 	.word	0x08042560
 8022764:	08042580 	.word	0x08042580
 8022768:	08042540 	.word	0x08042540

0802276c <puts>:
 802276c:	4b02      	ldr	r3, [pc, #8]	; (8022778 <puts+0xc>)
 802276e:	4601      	mov	r1, r0
 8022770:	6818      	ldr	r0, [r3, #0]
 8022772:	f7ff bf8d 	b.w	8022690 <_puts_r>
 8022776:	bf00      	nop
 8022778:	20000480 	.word	0x20000480

0802277c <rand>:
 802277c:	4b17      	ldr	r3, [pc, #92]	; (80227dc <rand+0x60>)
 802277e:	b510      	push	{r4, lr}
 8022780:	681c      	ldr	r4, [r3, #0]
 8022782:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8022784:	b9b3      	cbnz	r3, 80227b4 <rand+0x38>
 8022786:	2018      	movs	r0, #24
 8022788:	f7fe ff9c 	bl	80216c4 <malloc>
 802278c:	63a0      	str	r0, [r4, #56]	; 0x38
 802278e:	b928      	cbnz	r0, 802279c <rand+0x20>
 8022790:	4602      	mov	r2, r0
 8022792:	4b13      	ldr	r3, [pc, #76]	; (80227e0 <rand+0x64>)
 8022794:	4813      	ldr	r0, [pc, #76]	; (80227e4 <rand+0x68>)
 8022796:	214e      	movs	r1, #78	; 0x4e
 8022798:	f001 fb62 	bl	8023e60 <__assert_func>
 802279c:	4a12      	ldr	r2, [pc, #72]	; (80227e8 <rand+0x6c>)
 802279e:	4b13      	ldr	r3, [pc, #76]	; (80227ec <rand+0x70>)
 80227a0:	e9c0 2300 	strd	r2, r3, [r0]
 80227a4:	4b12      	ldr	r3, [pc, #72]	; (80227f0 <rand+0x74>)
 80227a6:	6083      	str	r3, [r0, #8]
 80227a8:	230b      	movs	r3, #11
 80227aa:	8183      	strh	r3, [r0, #12]
 80227ac:	2201      	movs	r2, #1
 80227ae:	2300      	movs	r3, #0
 80227b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80227b4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80227b6:	480f      	ldr	r0, [pc, #60]	; (80227f4 <rand+0x78>)
 80227b8:	690a      	ldr	r2, [r1, #16]
 80227ba:	694b      	ldr	r3, [r1, #20]
 80227bc:	4c0e      	ldr	r4, [pc, #56]	; (80227f8 <rand+0x7c>)
 80227be:	4350      	muls	r0, r2
 80227c0:	fb04 0003 	mla	r0, r4, r3, r0
 80227c4:	fba2 3404 	umull	r3, r4, r2, r4
 80227c8:	1c5a      	adds	r2, r3, #1
 80227ca:	4404      	add	r4, r0
 80227cc:	f144 0000 	adc.w	r0, r4, #0
 80227d0:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80227d4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80227d8:	bd10      	pop	{r4, pc}
 80227da:	bf00      	nop
 80227dc:	20000480 	.word	0x20000480
 80227e0:	08041f44 	.word	0x08041f44
 80227e4:	080420ae 	.word	0x080420ae
 80227e8:	abcd330e 	.word	0xabcd330e
 80227ec:	e66d1234 	.word	0xe66d1234
 80227f0:	0005deec 	.word	0x0005deec
 80227f4:	5851f42d 	.word	0x5851f42d
 80227f8:	4c957f2d 	.word	0x4c957f2d

080227fc <realloc>:
 80227fc:	4b02      	ldr	r3, [pc, #8]	; (8022808 <realloc+0xc>)
 80227fe:	460a      	mov	r2, r1
 8022800:	4601      	mov	r1, r0
 8022802:	6818      	ldr	r0, [r3, #0]
 8022804:	f003 b873 	b.w	80258ee <_realloc_r>
 8022808:	20000480 	.word	0x20000480

0802280c <modf>:
 802280c:	ee10 1a90 	vmov	r1, s1
 8022810:	b570      	push	{r4, r5, r6, lr}
 8022812:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8022816:	f2a5 33ff 	subw	r3, r5, #1023	; 0x3ff
 802281a:	2b13      	cmp	r3, #19
 802281c:	ee10 4a10 	vmov	r4, s0
 8022820:	dc1f      	bgt.n	8022862 <modf+0x56>
 8022822:	2b00      	cmp	r3, #0
 8022824:	da05      	bge.n	8022832 <modf+0x26>
 8022826:	2200      	movs	r2, #0
 8022828:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 802282c:	e9c0 2300 	strd	r2, r3, [r0]
 8022830:	bd70      	pop	{r4, r5, r6, pc}
 8022832:	4d19      	ldr	r5, [pc, #100]	; (8022898 <modf+0x8c>)
 8022834:	411d      	asrs	r5, r3
 8022836:	ea01 0305 	and.w	r3, r1, r5
 802283a:	431c      	orrs	r4, r3
 802283c:	d107      	bne.n	802284e <modf+0x42>
 802283e:	ed80 0b00 	vstr	d0, [r0]
 8022842:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8022846:	4622      	mov	r2, r4
 8022848:	ec43 2b10 	vmov	d0, r2, r3
 802284c:	e7f0      	b.n	8022830 <modf+0x24>
 802284e:	2200      	movs	r2, #0
 8022850:	ea21 0305 	bic.w	r3, r1, r5
 8022854:	ec43 2b17 	vmov	d7, r2, r3
 8022858:	e9c0 2300 	strd	r2, r3, [r0]
 802285c:	ee30 0b47 	vsub.f64	d0, d0, d7
 8022860:	e7e6      	b.n	8022830 <modf+0x24>
 8022862:	2b33      	cmp	r3, #51	; 0x33
 8022864:	dd05      	ble.n	8022872 <modf+0x66>
 8022866:	ed80 0b00 	vstr	d0, [r0]
 802286a:	2200      	movs	r2, #0
 802286c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8022870:	e7ea      	b.n	8022848 <modf+0x3c>
 8022872:	f2a5 4313 	subw	r3, r5, #1043	; 0x413
 8022876:	f04f 35ff 	mov.w	r5, #4294967295
 802287a:	40dd      	lsrs	r5, r3
 802287c:	ea15 0604 	ands.w	r6, r5, r4
 8022880:	d105      	bne.n	802288e <modf+0x82>
 8022882:	ed80 0b00 	vstr	d0, [r0]
 8022886:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 802288a:	4632      	mov	r2, r6
 802288c:	e7dc      	b.n	8022848 <modf+0x3c>
 802288e:	ee10 3a90 	vmov	r3, s1
 8022892:	ea24 0205 	bic.w	r2, r4, r5
 8022896:	e7dd      	b.n	8022854 <modf+0x48>
 8022898:	000fffff 	.word	0x000fffff

0802289c <_sbrk_r>:
 802289c:	b538      	push	{r3, r4, r5, lr}
 802289e:	4d06      	ldr	r5, [pc, #24]	; (80228b8 <_sbrk_r+0x1c>)
 80228a0:	2300      	movs	r3, #0
 80228a2:	4604      	mov	r4, r0
 80228a4:	4608      	mov	r0, r1
 80228a6:	602b      	str	r3, [r5, #0]
 80228a8:	f7e3 f91a 	bl	8005ae0 <_sbrk>
 80228ac:	1c43      	adds	r3, r0, #1
 80228ae:	d102      	bne.n	80228b6 <_sbrk_r+0x1a>
 80228b0:	682b      	ldr	r3, [r5, #0]
 80228b2:	b103      	cbz	r3, 80228b6 <_sbrk_r+0x1a>
 80228b4:	6023      	str	r3, [r4, #0]
 80228b6:	bd38      	pop	{r3, r4, r5, pc}
 80228b8:	2002e210 	.word	0x2002e210

080228bc <sniprintf>:
 80228bc:	b40c      	push	{r2, r3}
 80228be:	b530      	push	{r4, r5, lr}
 80228c0:	4b17      	ldr	r3, [pc, #92]	; (8022920 <sniprintf+0x64>)
 80228c2:	1e0c      	subs	r4, r1, #0
 80228c4:	681d      	ldr	r5, [r3, #0]
 80228c6:	b09d      	sub	sp, #116	; 0x74
 80228c8:	da08      	bge.n	80228dc <sniprintf+0x20>
 80228ca:	238b      	movs	r3, #139	; 0x8b
 80228cc:	602b      	str	r3, [r5, #0]
 80228ce:	f04f 30ff 	mov.w	r0, #4294967295
 80228d2:	b01d      	add	sp, #116	; 0x74
 80228d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80228d8:	b002      	add	sp, #8
 80228da:	4770      	bx	lr
 80228dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80228e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80228e4:	bf14      	ite	ne
 80228e6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80228ea:	4623      	moveq	r3, r4
 80228ec:	9304      	str	r3, [sp, #16]
 80228ee:	9307      	str	r3, [sp, #28]
 80228f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80228f4:	9002      	str	r0, [sp, #8]
 80228f6:	9006      	str	r0, [sp, #24]
 80228f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80228fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80228fe:	ab21      	add	r3, sp, #132	; 0x84
 8022900:	a902      	add	r1, sp, #8
 8022902:	4628      	mov	r0, r5
 8022904:	9301      	str	r3, [sp, #4]
 8022906:	f003 f873 	bl	80259f0 <_svfiprintf_r>
 802290a:	1c43      	adds	r3, r0, #1
 802290c:	bfbc      	itt	lt
 802290e:	238b      	movlt	r3, #139	; 0x8b
 8022910:	602b      	strlt	r3, [r5, #0]
 8022912:	2c00      	cmp	r4, #0
 8022914:	d0dd      	beq.n	80228d2 <sniprintf+0x16>
 8022916:	9b02      	ldr	r3, [sp, #8]
 8022918:	2200      	movs	r2, #0
 802291a:	701a      	strb	r2, [r3, #0]
 802291c:	e7d9      	b.n	80228d2 <sniprintf+0x16>
 802291e:	bf00      	nop
 8022920:	20000480 	.word	0x20000480

08022924 <siprintf>:
 8022924:	b40e      	push	{r1, r2, r3}
 8022926:	b500      	push	{lr}
 8022928:	b09c      	sub	sp, #112	; 0x70
 802292a:	ab1d      	add	r3, sp, #116	; 0x74
 802292c:	9002      	str	r0, [sp, #8]
 802292e:	9006      	str	r0, [sp, #24]
 8022930:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8022934:	4809      	ldr	r0, [pc, #36]	; (802295c <siprintf+0x38>)
 8022936:	9107      	str	r1, [sp, #28]
 8022938:	9104      	str	r1, [sp, #16]
 802293a:	4909      	ldr	r1, [pc, #36]	; (8022960 <siprintf+0x3c>)
 802293c:	f853 2b04 	ldr.w	r2, [r3], #4
 8022940:	9105      	str	r1, [sp, #20]
 8022942:	6800      	ldr	r0, [r0, #0]
 8022944:	9301      	str	r3, [sp, #4]
 8022946:	a902      	add	r1, sp, #8
 8022948:	f003 f852 	bl	80259f0 <_svfiprintf_r>
 802294c:	9b02      	ldr	r3, [sp, #8]
 802294e:	2200      	movs	r2, #0
 8022950:	701a      	strb	r2, [r3, #0]
 8022952:	b01c      	add	sp, #112	; 0x70
 8022954:	f85d eb04 	ldr.w	lr, [sp], #4
 8022958:	b003      	add	sp, #12
 802295a:	4770      	bx	lr
 802295c:	20000480 	.word	0x20000480
 8022960:	ffff0208 	.word	0xffff0208

08022964 <siscanf>:
 8022964:	b40e      	push	{r1, r2, r3}
 8022966:	b510      	push	{r4, lr}
 8022968:	b09f      	sub	sp, #124	; 0x7c
 802296a:	ac21      	add	r4, sp, #132	; 0x84
 802296c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8022970:	f854 2b04 	ldr.w	r2, [r4], #4
 8022974:	9201      	str	r2, [sp, #4]
 8022976:	f8ad 101c 	strh.w	r1, [sp, #28]
 802297a:	9004      	str	r0, [sp, #16]
 802297c:	9008      	str	r0, [sp, #32]
 802297e:	f7dd fc69 	bl	8000254 <strlen>
 8022982:	4b0c      	ldr	r3, [pc, #48]	; (80229b4 <siscanf+0x50>)
 8022984:	9005      	str	r0, [sp, #20]
 8022986:	9009      	str	r0, [sp, #36]	; 0x24
 8022988:	930d      	str	r3, [sp, #52]	; 0x34
 802298a:	480b      	ldr	r0, [pc, #44]	; (80229b8 <siscanf+0x54>)
 802298c:	9a01      	ldr	r2, [sp, #4]
 802298e:	6800      	ldr	r0, [r0, #0]
 8022990:	9403      	str	r4, [sp, #12]
 8022992:	2300      	movs	r3, #0
 8022994:	9311      	str	r3, [sp, #68]	; 0x44
 8022996:	9316      	str	r3, [sp, #88]	; 0x58
 8022998:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802299c:	f8ad 301e 	strh.w	r3, [sp, #30]
 80229a0:	a904      	add	r1, sp, #16
 80229a2:	4623      	mov	r3, r4
 80229a4:	f003 f97e 	bl	8025ca4 <__ssvfiscanf_r>
 80229a8:	b01f      	add	sp, #124	; 0x7c
 80229aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80229ae:	b003      	add	sp, #12
 80229b0:	4770      	bx	lr
 80229b2:	bf00      	nop
 80229b4:	080229df 	.word	0x080229df
 80229b8:	20000480 	.word	0x20000480

080229bc <__sread>:
 80229bc:	b510      	push	{r4, lr}
 80229be:	460c      	mov	r4, r1
 80229c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80229c4:	f003 fdd4 	bl	8026570 <_read_r>
 80229c8:	2800      	cmp	r0, #0
 80229ca:	bfab      	itete	ge
 80229cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80229ce:	89a3      	ldrhlt	r3, [r4, #12]
 80229d0:	181b      	addge	r3, r3, r0
 80229d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80229d6:	bfac      	ite	ge
 80229d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80229da:	81a3      	strhlt	r3, [r4, #12]
 80229dc:	bd10      	pop	{r4, pc}

080229de <__seofread>:
 80229de:	2000      	movs	r0, #0
 80229e0:	4770      	bx	lr

080229e2 <__swrite>:
 80229e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80229e6:	461f      	mov	r7, r3
 80229e8:	898b      	ldrh	r3, [r1, #12]
 80229ea:	05db      	lsls	r3, r3, #23
 80229ec:	4605      	mov	r5, r0
 80229ee:	460c      	mov	r4, r1
 80229f0:	4616      	mov	r6, r2
 80229f2:	d505      	bpl.n	8022a00 <__swrite+0x1e>
 80229f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80229f8:	2302      	movs	r3, #2
 80229fa:	2200      	movs	r2, #0
 80229fc:	f002 fb56 	bl	80250ac <_lseek_r>
 8022a00:	89a3      	ldrh	r3, [r4, #12]
 8022a02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022a06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8022a0a:	81a3      	strh	r3, [r4, #12]
 8022a0c:	4632      	mov	r2, r6
 8022a0e:	463b      	mov	r3, r7
 8022a10:	4628      	mov	r0, r5
 8022a12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8022a16:	f001 b957 	b.w	8023cc8 <_write_r>

08022a1a <__sseek>:
 8022a1a:	b510      	push	{r4, lr}
 8022a1c:	460c      	mov	r4, r1
 8022a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022a22:	f002 fb43 	bl	80250ac <_lseek_r>
 8022a26:	1c43      	adds	r3, r0, #1
 8022a28:	89a3      	ldrh	r3, [r4, #12]
 8022a2a:	bf15      	itete	ne
 8022a2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8022a2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8022a32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8022a36:	81a3      	strheq	r3, [r4, #12]
 8022a38:	bf18      	it	ne
 8022a3a:	81a3      	strhne	r3, [r4, #12]
 8022a3c:	bd10      	pop	{r4, pc}

08022a3e <__sclose>:
 8022a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022a42:	f001 ba2b 	b.w	8023e9c <_close_r>

08022a46 <stpcpy>:
 8022a46:	4603      	mov	r3, r0
 8022a48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022a4c:	4618      	mov	r0, r3
 8022a4e:	f803 2b01 	strb.w	r2, [r3], #1
 8022a52:	2a00      	cmp	r2, #0
 8022a54:	d1f8      	bne.n	8022a48 <stpcpy+0x2>
 8022a56:	4770      	bx	lr

08022a58 <strchr>:
 8022a58:	b2c9      	uxtb	r1, r1
 8022a5a:	4603      	mov	r3, r0
 8022a5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022a60:	b11a      	cbz	r2, 8022a6a <strchr+0x12>
 8022a62:	428a      	cmp	r2, r1
 8022a64:	d1f9      	bne.n	8022a5a <strchr+0x2>
 8022a66:	4618      	mov	r0, r3
 8022a68:	4770      	bx	lr
 8022a6a:	2900      	cmp	r1, #0
 8022a6c:	bf18      	it	ne
 8022a6e:	2300      	movne	r3, #0
 8022a70:	e7f9      	b.n	8022a66 <strchr+0xe>

08022a72 <strcpy>:
 8022a72:	4603      	mov	r3, r0
 8022a74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022a78:	f803 2b01 	strb.w	r2, [r3], #1
 8022a7c:	2a00      	cmp	r2, #0
 8022a7e:	d1f9      	bne.n	8022a74 <strcpy+0x2>
 8022a80:	4770      	bx	lr
	...

08022a84 <iso_year_adjust>:
 8022a84:	6941      	ldr	r1, [r0, #20]
 8022a86:	2900      	cmp	r1, #0
 8022a88:	f240 736c 	movw	r3, #1900	; 0x76c
 8022a8c:	bfa8      	it	ge
 8022a8e:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8022a92:	18ca      	adds	r2, r1, r3
 8022a94:	078b      	lsls	r3, r1, #30
 8022a96:	d105      	bne.n	8022aa4 <iso_year_adjust+0x20>
 8022a98:	2164      	movs	r1, #100	; 0x64
 8022a9a:	fb92 f3f1 	sdiv	r3, r2, r1
 8022a9e:	fb01 2313 	mls	r3, r1, r3, r2
 8022aa2:	b9db      	cbnz	r3, 8022adc <iso_year_adjust+0x58>
 8022aa4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8022aa8:	fb92 f3f1 	sdiv	r3, r2, r1
 8022aac:	fb01 2313 	mls	r3, r1, r3, r2
 8022ab0:	fab3 f383 	clz	r3, r3
 8022ab4:	095b      	lsrs	r3, r3, #5
 8022ab6:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 8022aba:	0040      	lsls	r0, r0, #1
 8022abc:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8022ac0:	4418      	add	r0, r3
 8022ac2:	f241 63a2 	movw	r3, #5794	; 0x16a2
 8022ac6:	4298      	cmp	r0, r3
 8022ac8:	d03a      	beq.n	8022b40 <iso_year_adjust+0xbc>
 8022aca:	dc21      	bgt.n	8022b10 <iso_year_adjust+0x8c>
 8022acc:	2801      	cmp	r0, #1
 8022ace:	dc1a      	bgt.n	8022b06 <iso_year_adjust+0x82>
 8022ad0:	2800      	cmp	r0, #0
 8022ad2:	bfb4      	ite	lt
 8022ad4:	2000      	movlt	r0, #0
 8022ad6:	f04f 30ff 	movge.w	r0, #4294967295
 8022ada:	4770      	bx	lr
 8022adc:	2301      	movs	r3, #1
 8022ade:	e7ea      	b.n	8022ab6 <iso_year_adjust+0x32>
 8022ae0:	2817      	cmp	r0, #23
 8022ae2:	d813      	bhi.n	8022b0c <iso_year_adjust+0x88>
 8022ae4:	e8df f000 	tbb	[pc, r0]
 8022ae8:	0c0c0c0c 	.word	0x0c0c0c0c
 8022aec:	0c0c1212 	.word	0x0c0c1212
 8022af0:	12121212 	.word	0x12121212
 8022af4:	12121212 	.word	0x12121212
 8022af8:	0c0c1212 	.word	0x0c0c1212
 8022afc:	0c0c1212 	.word	0x0c0c1212
 8022b00:	f04f 30ff 	mov.w	r0, #4294967295
 8022b04:	4770      	bx	lr
 8022b06:	380a      	subs	r0, #10
 8022b08:	2817      	cmp	r0, #23
 8022b0a:	d9e9      	bls.n	8022ae0 <iso_year_adjust+0x5c>
 8022b0c:	2000      	movs	r0, #0
 8022b0e:	4770      	bx	lr
 8022b10:	f241 63b4 	movw	r3, #5812	; 0x16b4
 8022b14:	4298      	cmp	r0, r3
 8022b16:	dc06      	bgt.n	8022b26 <iso_year_adjust+0xa2>
 8022b18:	f241 63b1 	movw	r3, #5809	; 0x16b1
 8022b1c:	4298      	cmp	r0, r3
 8022b1e:	bfd4      	ite	le
 8022b20:	2000      	movle	r0, #0
 8022b22:	2001      	movgt	r0, #1
 8022b24:	4770      	bx	lr
 8022b26:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 8022b2a:	3802      	subs	r0, #2
 8022b2c:	2815      	cmp	r0, #21
 8022b2e:	d8ed      	bhi.n	8022b0c <iso_year_adjust+0x88>
 8022b30:	2301      	movs	r3, #1
 8022b32:	4083      	lsls	r3, r0
 8022b34:	4803      	ldr	r0, [pc, #12]	; (8022b44 <iso_year_adjust+0xc0>)
 8022b36:	4018      	ands	r0, r3
 8022b38:	3800      	subs	r0, #0
 8022b3a:	bf18      	it	ne
 8022b3c:	2001      	movne	r0, #1
 8022b3e:	4770      	bx	lr
 8022b40:	2001      	movs	r0, #1
 8022b42:	4770      	bx	lr
 8022b44:	002a001f 	.word	0x002a001f

08022b48 <__strftime>:
 8022b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022b4c:	b091      	sub	sp, #68	; 0x44
 8022b4e:	461d      	mov	r5, r3
 8022b50:	2300      	movs	r3, #0
 8022b52:	4681      	mov	r9, r0
 8022b54:	4688      	mov	r8, r1
 8022b56:	9304      	str	r3, [sp, #16]
 8022b58:	461c      	mov	r4, r3
 8022b5a:	7813      	ldrb	r3, [r2, #0]
 8022b5c:	2b00      	cmp	r3, #0
 8022b5e:	f000 84d1 	beq.w	8023504 <__strftime+0x9bc>
 8022b62:	2b25      	cmp	r3, #37	; 0x25
 8022b64:	d11b      	bne.n	8022b9e <__strftime+0x56>
 8022b66:	7857      	ldrb	r7, [r2, #1]
 8022b68:	2f30      	cmp	r7, #48	; 0x30
 8022b6a:	d024      	beq.n	8022bb6 <__strftime+0x6e>
 8022b6c:	2f2b      	cmp	r7, #43	; 0x2b
 8022b6e:	d022      	beq.n	8022bb6 <__strftime+0x6e>
 8022b70:	f102 0b01 	add.w	fp, r2, #1
 8022b74:	2700      	movs	r7, #0
 8022b76:	f89b 3000 	ldrb.w	r3, [fp]
 8022b7a:	3b31      	subs	r3, #49	; 0x31
 8022b7c:	2b08      	cmp	r3, #8
 8022b7e:	d81d      	bhi.n	8022bbc <__strftime+0x74>
 8022b80:	4658      	mov	r0, fp
 8022b82:	220a      	movs	r2, #10
 8022b84:	a908      	add	r1, sp, #32
 8022b86:	f000 fe0d 	bl	80237a4 <strtoul>
 8022b8a:	f8dd b020 	ldr.w	fp, [sp, #32]
 8022b8e:	4606      	mov	r6, r0
 8022b90:	f89b 3000 	ldrb.w	r3, [fp]
 8022b94:	2b45      	cmp	r3, #69	; 0x45
 8022b96:	d113      	bne.n	8022bc0 <__strftime+0x78>
 8022b98:	f10b 0b01 	add.w	fp, fp, #1
 8022b9c:	e012      	b.n	8022bc4 <__strftime+0x7c>
 8022b9e:	f108 31ff 	add.w	r1, r8, #4294967295
 8022ba2:	42a1      	cmp	r1, r4
 8022ba4:	d802      	bhi.n	8022bac <__strftime+0x64>
 8022ba6:	2400      	movs	r4, #0
 8022ba8:	f000 bcb2 	b.w	8023510 <__strftime+0x9c8>
 8022bac:	f809 3004 	strb.w	r3, [r9, r4]
 8022bb0:	3201      	adds	r2, #1
 8022bb2:	3401      	adds	r4, #1
 8022bb4:	e7d1      	b.n	8022b5a <__strftime+0x12>
 8022bb6:	f102 0b02 	add.w	fp, r2, #2
 8022bba:	e7dc      	b.n	8022b76 <__strftime+0x2e>
 8022bbc:	2600      	movs	r6, #0
 8022bbe:	e7e7      	b.n	8022b90 <__strftime+0x48>
 8022bc0:	2b4f      	cmp	r3, #79	; 0x4f
 8022bc2:	d0e9      	beq.n	8022b98 <__strftime+0x50>
 8022bc4:	f89b 0000 	ldrb.w	r0, [fp]
 8022bc8:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8022bcc:	2b55      	cmp	r3, #85	; 0x55
 8022bce:	d8ea      	bhi.n	8022ba6 <__strftime+0x5e>
 8022bd0:	a201      	add	r2, pc, #4	; (adr r2, 8022bd8 <__strftime+0x90>)
 8022bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022bd6:	bf00      	nop
 8022bd8:	080234f7 	.word	0x080234f7
 8022bdc:	08022ba7 	.word	0x08022ba7
 8022be0:	08022ba7 	.word	0x08022ba7
 8022be4:	08022ba7 	.word	0x08022ba7
 8022be8:	08022ba7 	.word	0x08022ba7
 8022bec:	08022ba7 	.word	0x08022ba7
 8022bf0:	08022ba7 	.word	0x08022ba7
 8022bf4:	08022ba7 	.word	0x08022ba7
 8022bf8:	08022ba7 	.word	0x08022ba7
 8022bfc:	08022ba7 	.word	0x08022ba7
 8022c00:	08022ba7 	.word	0x08022ba7
 8022c04:	08022ba7 	.word	0x08022ba7
 8022c08:	08022ba7 	.word	0x08022ba7
 8022c0c:	08022ba7 	.word	0x08022ba7
 8022c10:	08022ba7 	.word	0x08022ba7
 8022c14:	08022ba7 	.word	0x08022ba7
 8022c18:	08022ba7 	.word	0x08022ba7
 8022c1c:	08022ba7 	.word	0x08022ba7
 8022c20:	08022ba7 	.word	0x08022ba7
 8022c24:	08022ba7 	.word	0x08022ba7
 8022c28:	08022ba7 	.word	0x08022ba7
 8022c2c:	08022ba7 	.word	0x08022ba7
 8022c30:	08022ba7 	.word	0x08022ba7
 8022c34:	08022ba7 	.word	0x08022ba7
 8022c38:	08022ba7 	.word	0x08022ba7
 8022c3c:	08022ba7 	.word	0x08022ba7
 8022c40:	08022ba7 	.word	0x08022ba7
 8022c44:	08022ba7 	.word	0x08022ba7
 8022c48:	08022d6f 	.word	0x08022d6f
 8022c4c:	08022dc9 	.word	0x08022dc9
 8022c50:	08022e3f 	.word	0x08022e3f
 8022c54:	08022ed9 	.word	0x08022ed9
 8022c58:	08022ba7 	.word	0x08022ba7
 8022c5c:	08022f25 	.word	0x08022f25
 8022c60:	08023005 	.word	0x08023005
 8022c64:	08023107 	.word	0x08023107
 8022c68:	08023115 	.word	0x08023115
 8022c6c:	08022ba7 	.word	0x08022ba7
 8022c70:	08022ba7 	.word	0x08022ba7
 8022c74:	08022ba7 	.word	0x08022ba7
 8022c78:	08023145 	.word	0x08023145
 8022c7c:	08022ba7 	.word	0x08022ba7
 8022c80:	08022ba7 	.word	0x08022ba7
 8022c84:	0802315d 	.word	0x0802315d
 8022c88:	08022ba7 	.word	0x08022ba7
 8022c8c:	080231ab 	.word	0x080231ab
 8022c90:	080232c1 	.word	0x080232c1
 8022c94:	080232d3 	.word	0x080232d3
 8022c98:	0802332b 	.word	0x0802332b
 8022c9c:	0802333b 	.word	0x0802333b
 8022ca0:	080233b1 	.word	0x080233b1
 8022ca4:	08022e37 	.word	0x08022e37
 8022ca8:	080233e5 	.word	0x080233e5
 8022cac:	080234a3 	.word	0x080234a3
 8022cb0:	08022ba7 	.word	0x08022ba7
 8022cb4:	08022ba7 	.word	0x08022ba7
 8022cb8:	08022ba7 	.word	0x08022ba7
 8022cbc:	08022ba7 	.word	0x08022ba7
 8022cc0:	08022ba7 	.word	0x08022ba7
 8022cc4:	08022ba7 	.word	0x08022ba7
 8022cc8:	08022d31 	.word	0x08022d31
 8022ccc:	08022d9d 	.word	0x08022d9d
 8022cd0:	08022df7 	.word	0x08022df7
 8022cd4:	08022eb1 	.word	0x08022eb1
 8022cd8:	08022eb1 	.word	0x08022eb1
 8022cdc:	08022ba7 	.word	0x08022ba7
 8022ce0:	08022f6d 	.word	0x08022f6d
 8022ce4:	08022d9d 	.word	0x08022d9d
 8022ce8:	08022ba7 	.word	0x08022ba7
 8022cec:	08023137 	.word	0x08023137
 8022cf0:	08023107 	.word	0x08023107
 8022cf4:	08023115 	.word	0x08023115
 8022cf8:	0802313f 	.word	0x0802313f
 8022cfc:	08023149 	.word	0x08023149
 8022d00:	08022ba7 	.word	0x08022ba7
 8022d04:	0802315d 	.word	0x0802315d
 8022d08:	08022ba7 	.word	0x08022ba7
 8022d0c:	08022e27 	.word	0x08022e27
 8022d10:	080231c1 	.word	0x080231c1
 8022d14:	080232c5 	.word	0x080232c5
 8022d18:	0802330d 	.word	0x0802330d
 8022d1c:	08022ba7 	.word	0x08022ba7
 8022d20:	080233a1 	.word	0x080233a1
 8022d24:	08022e2f 	.word	0x08022e2f
 8022d28:	080233c9 	.word	0x080233c9
 8022d2c:	08023435 	.word	0x08023435
 8022d30:	69ab      	ldr	r3, [r5, #24]
 8022d32:	4aa7      	ldr	r2, [pc, #668]	; (8022fd0 <__strftime+0x488>)
 8022d34:	3318      	adds	r3, #24
 8022d36:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8022d3a:	4630      	mov	r0, r6
 8022d3c:	f7dd fa8a 	bl	8000254 <strlen>
 8022d40:	3e01      	subs	r6, #1
 8022d42:	4420      	add	r0, r4
 8022d44:	f108 33ff 	add.w	r3, r8, #4294967295
 8022d48:	42a0      	cmp	r0, r4
 8022d4a:	d107      	bne.n	8022d5c <__strftime+0x214>
 8022d4c:	f89b 3000 	ldrb.w	r3, [fp]
 8022d50:	2b00      	cmp	r3, #0
 8022d52:	f000 83d7 	beq.w	8023504 <__strftime+0x9bc>
 8022d56:	f10b 0201 	add.w	r2, fp, #1
 8022d5a:	e6fe      	b.n	8022b5a <__strftime+0x12>
 8022d5c:	42a3      	cmp	r3, r4
 8022d5e:	f67f af22 	bls.w	8022ba6 <__strftime+0x5e>
 8022d62:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8022d66:	f809 2004 	strb.w	r2, [r9, r4]
 8022d6a:	3401      	adds	r4, #1
 8022d6c:	e7ec      	b.n	8022d48 <__strftime+0x200>
 8022d6e:	69aa      	ldr	r2, [r5, #24]
 8022d70:	4b97      	ldr	r3, [pc, #604]	; (8022fd0 <__strftime+0x488>)
 8022d72:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8022d76:	6fde      	ldr	r6, [r3, #124]	; 0x7c
 8022d78:	4630      	mov	r0, r6
 8022d7a:	f7dd fa6b 	bl	8000254 <strlen>
 8022d7e:	3e01      	subs	r6, #1
 8022d80:	4420      	add	r0, r4
 8022d82:	f108 33ff 	add.w	r3, r8, #4294967295
 8022d86:	42a0      	cmp	r0, r4
 8022d88:	d0e0      	beq.n	8022d4c <__strftime+0x204>
 8022d8a:	42a3      	cmp	r3, r4
 8022d8c:	f67f af0b 	bls.w	8022ba6 <__strftime+0x5e>
 8022d90:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8022d94:	f809 2004 	strb.w	r2, [r9, r4]
 8022d98:	3401      	adds	r4, #1
 8022d9a:	e7f4      	b.n	8022d86 <__strftime+0x23e>
 8022d9c:	4b8c      	ldr	r3, [pc, #560]	; (8022fd0 <__strftime+0x488>)
 8022d9e:	692a      	ldr	r2, [r5, #16]
 8022da0:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8022da4:	4630      	mov	r0, r6
 8022da6:	f7dd fa55 	bl	8000254 <strlen>
 8022daa:	3e01      	subs	r6, #1
 8022dac:	4420      	add	r0, r4
 8022dae:	f108 33ff 	add.w	r3, r8, #4294967295
 8022db2:	42a0      	cmp	r0, r4
 8022db4:	d0ca      	beq.n	8022d4c <__strftime+0x204>
 8022db6:	42a3      	cmp	r3, r4
 8022db8:	f67f aef5 	bls.w	8022ba6 <__strftime+0x5e>
 8022dbc:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8022dc0:	f809 2004 	strb.w	r2, [r9, r4]
 8022dc4:	3401      	adds	r4, #1
 8022dc6:	e7f4      	b.n	8022db2 <__strftime+0x26a>
 8022dc8:	692b      	ldr	r3, [r5, #16]
 8022dca:	4a81      	ldr	r2, [pc, #516]	; (8022fd0 <__strftime+0x488>)
 8022dcc:	330c      	adds	r3, #12
 8022dce:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8022dd2:	4630      	mov	r0, r6
 8022dd4:	f7dd fa3e 	bl	8000254 <strlen>
 8022dd8:	3e01      	subs	r6, #1
 8022dda:	4420      	add	r0, r4
 8022ddc:	f108 33ff 	add.w	r3, r8, #4294967295
 8022de0:	42a0      	cmp	r0, r4
 8022de2:	d0b3      	beq.n	8022d4c <__strftime+0x204>
 8022de4:	42a3      	cmp	r3, r4
 8022de6:	f67f aede 	bls.w	8022ba6 <__strftime+0x5e>
 8022dea:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8022dee:	f809 2004 	strb.w	r2, [r9, r4]
 8022df2:	3401      	adds	r4, #1
 8022df4:	e7f4      	b.n	8022de0 <__strftime+0x298>
 8022df6:	4b76      	ldr	r3, [pc, #472]	; (8022fd0 <__strftime+0x488>)
 8022df8:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8022dfc:	4630      	mov	r0, r6
 8022dfe:	f7dd fa29 	bl	8000254 <strlen>
 8022e02:	7833      	ldrb	r3, [r6, #0]
 8022e04:	2b00      	cmp	r3, #0
 8022e06:	d0a1      	beq.n	8022d4c <__strftime+0x204>
 8022e08:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8022e0a:	9300      	str	r3, [sp, #0]
 8022e0c:	4632      	mov	r2, r6
 8022e0e:	462b      	mov	r3, r5
 8022e10:	eba8 0104 	sub.w	r1, r8, r4
 8022e14:	eb09 0004 	add.w	r0, r9, r4
 8022e18:	f7ff fe96 	bl	8022b48 <__strftime>
 8022e1c:	2800      	cmp	r0, #0
 8022e1e:	f77f aec2 	ble.w	8022ba6 <__strftime+0x5e>
 8022e22:	4404      	add	r4, r0
 8022e24:	e792      	b.n	8022d4c <__strftime+0x204>
 8022e26:	4b6a      	ldr	r3, [pc, #424]	; (8022fd0 <__strftime+0x488>)
 8022e28:	f8d3 60e4 	ldr.w	r6, [r3, #228]	; 0xe4
 8022e2c:	e7e6      	b.n	8022dfc <__strftime+0x2b4>
 8022e2e:	4b68      	ldr	r3, [pc, #416]	; (8022fd0 <__strftime+0x488>)
 8022e30:	f8d3 609c 	ldr.w	r6, [r3, #156]	; 0x9c
 8022e34:	e7e2      	b.n	8022dfc <__strftime+0x2b4>
 8022e36:	4b66      	ldr	r3, [pc, #408]	; (8022fd0 <__strftime+0x488>)
 8022e38:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
 8022e3c:	e7de      	b.n	8022dfc <__strftime+0x2b4>
 8022e3e:	4965      	ldr	r1, [pc, #404]	; (8022fd4 <__strftime+0x48c>)
 8022e40:	f8d5 a014 	ldr.w	sl, [r5, #20]
 8022e44:	458a      	cmp	sl, r1
 8022e46:	bfac      	ite	ge
 8022e48:	2100      	movge	r1, #0
 8022e4a:	2101      	movlt	r1, #1
 8022e4c:	f1ba 0f00 	cmp.w	sl, #0
 8022e50:	db0e      	blt.n	8022e70 <__strftime+0x328>
 8022e52:	2064      	movs	r0, #100	; 0x64
 8022e54:	fb9a f0f0 	sdiv	r0, sl, r0
 8022e58:	3013      	adds	r0, #19
 8022e5a:	b19f      	cbz	r7, 8022e84 <__strftime+0x33c>
 8022e5c:	2863      	cmp	r0, #99	; 0x63
 8022e5e:	dd25      	ble.n	8022eac <__strftime+0x364>
 8022e60:	4a5d      	ldr	r2, [pc, #372]	; (8022fd8 <__strftime+0x490>)
 8022e62:	4b5e      	ldr	r3, [pc, #376]	; (8022fdc <__strftime+0x494>)
 8022e64:	2f2b      	cmp	r7, #43	; 0x2b
 8022e66:	bf14      	ite	ne
 8022e68:	4617      	movne	r7, r2
 8022e6a:	461f      	moveq	r7, r3
 8022e6c:	4a5c      	ldr	r2, [pc, #368]	; (8022fe0 <__strftime+0x498>)
 8022e6e:	e00b      	b.n	8022e88 <__strftime+0x340>
 8022e70:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8022e74:	9105      	str	r1, [sp, #20]
 8022e76:	f000 ffa7 	bl	8023dc8 <abs>
 8022e7a:	2364      	movs	r3, #100	; 0x64
 8022e7c:	9905      	ldr	r1, [sp, #20]
 8022e7e:	fb90 f0f3 	sdiv	r0, r0, r3
 8022e82:	e7ea      	b.n	8022e5a <__strftime+0x312>
 8022e84:	4f54      	ldr	r7, [pc, #336]	; (8022fd8 <__strftime+0x490>)
 8022e86:	4a57      	ldr	r2, [pc, #348]	; (8022fe4 <__strftime+0x49c>)
 8022e88:	4b57      	ldr	r3, [pc, #348]	; (8022fe8 <__strftime+0x4a0>)
 8022e8a:	9001      	str	r0, [sp, #4]
 8022e8c:	2e02      	cmp	r6, #2
 8022e8e:	bf2c      	ite	cs
 8022e90:	ebc1 0606 	rsbcs	r6, r1, r6
 8022e94:	f1c1 0602 	rsbcc	r6, r1, #2
 8022e98:	494e      	ldr	r1, [pc, #312]	; (8022fd4 <__strftime+0x48c>)
 8022e9a:	9600      	str	r6, [sp, #0]
 8022e9c:	458a      	cmp	sl, r1
 8022e9e:	bfa8      	it	ge
 8022ea0:	463b      	movge	r3, r7
 8022ea2:	eba8 0104 	sub.w	r1, r8, r4
 8022ea6:	eb09 0004 	add.w	r0, r9, r4
 8022eaa:	e02a      	b.n	8022f02 <__strftime+0x3ba>
 8022eac:	4f4a      	ldr	r7, [pc, #296]	; (8022fd8 <__strftime+0x490>)
 8022eae:	e7dd      	b.n	8022e6c <__strftime+0x324>
 8022eb0:	494e      	ldr	r1, [pc, #312]	; (8022fec <__strftime+0x4a4>)
 8022eb2:	4a4f      	ldr	r2, [pc, #316]	; (8022ff0 <__strftime+0x4a8>)
 8022eb4:	68eb      	ldr	r3, [r5, #12]
 8022eb6:	2864      	cmp	r0, #100	; 0x64
 8022eb8:	bf08      	it	eq
 8022eba:	460a      	moveq	r2, r1
 8022ebc:	eba8 0104 	sub.w	r1, r8, r4
 8022ec0:	eb09 0004 	add.w	r0, r9, r4
 8022ec4:	f7ff fcfa 	bl	80228bc <sniprintf>
 8022ec8:	2800      	cmp	r0, #0
 8022eca:	f6ff ae6c 	blt.w	8022ba6 <__strftime+0x5e>
 8022ece:	4404      	add	r4, r0
 8022ed0:	45a0      	cmp	r8, r4
 8022ed2:	f63f af3b 	bhi.w	8022d4c <__strftime+0x204>
 8022ed6:	e666      	b.n	8022ba6 <__strftime+0x5e>
 8022ed8:	6968      	ldr	r0, [r5, #20]
 8022eda:	692b      	ldr	r3, [r5, #16]
 8022edc:	68ef      	ldr	r7, [r5, #12]
 8022ede:	2800      	cmp	r0, #0
 8022ee0:	eb09 0604 	add.w	r6, r9, r4
 8022ee4:	eba8 0104 	sub.w	r1, r8, r4
 8022ee8:	f103 0301 	add.w	r3, r3, #1
 8022eec:	db0c      	blt.n	8022f08 <__strftime+0x3c0>
 8022eee:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8022ef2:	fb90 f2fc 	sdiv	r2, r0, ip
 8022ef6:	fb0c 0212 	mls	r2, ip, r2, r0
 8022efa:	e9cd 7200 	strd	r7, r2, [sp]
 8022efe:	4a3d      	ldr	r2, [pc, #244]	; (8022ff4 <__strftime+0x4ac>)
 8022f00:	4630      	mov	r0, r6
 8022f02:	f7ff fcdb 	bl	80228bc <sniprintf>
 8022f06:	e7df      	b.n	8022ec8 <__strftime+0x380>
 8022f08:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8022f0c:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8022f10:	f000 ff5a 	bl	8023dc8 <abs>
 8022f14:	2264      	movs	r2, #100	; 0x64
 8022f16:	e9dd 1305 	ldrd	r1, r3, [sp, #20]
 8022f1a:	fb90 fcf2 	sdiv	ip, r0, r2
 8022f1e:	fb0c 0212 	mls	r2, ip, r2, r0
 8022f22:	e7ea      	b.n	8022efa <__strftime+0x3b2>
 8022f24:	2325      	movs	r3, #37	; 0x25
 8022f26:	f88d 3020 	strb.w	r3, [sp, #32]
 8022f2a:	b187      	cbz	r7, 8022f4e <__strftime+0x406>
 8022f2c:	2e06      	cmp	r6, #6
 8022f2e:	bf38      	it	cc
 8022f30:	2606      	movcc	r6, #6
 8022f32:	1fb3      	subs	r3, r6, #6
 8022f34:	f88d 7021 	strb.w	r7, [sp, #33]	; 0x21
 8022f38:	d10c      	bne.n	8022f54 <__strftime+0x40c>
 8022f3a:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8022f3e:	492e      	ldr	r1, [pc, #184]	; (8022ff8 <__strftime+0x4b0>)
 8022f40:	f7ff fd97 	bl	8022a72 <strcpy>
 8022f44:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8022f46:	9300      	str	r3, [sp, #0]
 8022f48:	aa08      	add	r2, sp, #32
 8022f4a:	462b      	mov	r3, r5
 8022f4c:	e760      	b.n	8022e10 <__strftime+0x2c8>
 8022f4e:	272b      	movs	r7, #43	; 0x2b
 8022f50:	260a      	movs	r6, #10
 8022f52:	e7ee      	b.n	8022f32 <__strftime+0x3ea>
 8022f54:	4a29      	ldr	r2, [pc, #164]	; (8022ffc <__strftime+0x4b4>)
 8022f56:	211e      	movs	r1, #30
 8022f58:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8022f5c:	f7ff fcae 	bl	80228bc <sniprintf>
 8022f60:	2800      	cmp	r0, #0
 8022f62:	ddea      	ble.n	8022f3a <__strftime+0x3f2>
 8022f64:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8022f68:	4418      	add	r0, r3
 8022f6a:	e7e8      	b.n	8022f3e <__strftime+0x3f6>
 8022f6c:	4628      	mov	r0, r5
 8022f6e:	f7ff fd89 	bl	8022a84 <iso_year_adjust>
 8022f72:	4606      	mov	r6, r0
 8022f74:	6968      	ldr	r0, [r5, #20]
 8022f76:	2800      	cmp	r0, #0
 8022f78:	db11      	blt.n	8022f9e <__strftime+0x456>
 8022f7a:	2264      	movs	r2, #100	; 0x64
 8022f7c:	fb90 f3f2 	sdiv	r3, r0, r2
 8022f80:	fb02 0313 	mls	r3, r2, r3, r0
 8022f84:	441e      	add	r6, r3
 8022f86:	2364      	movs	r3, #100	; 0x64
 8022f88:	fb96 f0f3 	sdiv	r0, r6, r3
 8022f8c:	fb03 6610 	mls	r6, r3, r0, r6
 8022f90:	441e      	add	r6, r3
 8022f92:	fbb6 f2f3 	udiv	r2, r6, r3
 8022f96:	fb03 6312 	mls	r3, r3, r2, r6
 8022f9a:	4a14      	ldr	r2, [pc, #80]	; (8022fec <__strftime+0x4a4>)
 8022f9c:	e78e      	b.n	8022ebc <__strftime+0x374>
 8022f9e:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8022fa2:	f000 ff11 	bl	8023dc8 <abs>
 8022fa6:	2364      	movs	r3, #100	; 0x64
 8022fa8:	2e00      	cmp	r6, #0
 8022faa:	fb90 f2f3 	sdiv	r2, r0, r3
 8022fae:	fb02 0313 	mls	r3, r2, r3, r0
 8022fb2:	da05      	bge.n	8022fc0 <__strftime+0x478>
 8022fb4:	6969      	ldr	r1, [r5, #20]
 8022fb6:	4a12      	ldr	r2, [pc, #72]	; (8023000 <__strftime+0x4b8>)
 8022fb8:	4291      	cmp	r1, r2
 8022fba:	bfb8      	it	lt
 8022fbc:	2601      	movlt	r6, #1
 8022fbe:	e7e1      	b.n	8022f84 <__strftime+0x43c>
 8022fc0:	d0e0      	beq.n	8022f84 <__strftime+0x43c>
 8022fc2:	6969      	ldr	r1, [r5, #20]
 8022fc4:	4a03      	ldr	r2, [pc, #12]	; (8022fd4 <__strftime+0x48c>)
 8022fc6:	4291      	cmp	r1, r2
 8022fc8:	bfb8      	it	lt
 8022fca:	f04f 36ff 	movlt.w	r6, #4294967295
 8022fce:	e7d9      	b.n	8022f84 <__strftime+0x43c>
 8022fd0:	08042294 	.word	0x08042294
 8022fd4:	fffff894 	.word	0xfffff894
 8022fd8:	0804244b 	.word	0x0804244b
 8022fdc:	0804211c 	.word	0x0804211c
 8022fe0:	08042114 	.word	0x08042114
 8022fe4:	0804210d 	.word	0x0804210d
 8022fe8:	0804271e 	.word	0x0804271e
 8022fec:	0804212c 	.word	0x0804212c
 8022ff0:	0804211e 	.word	0x0804211e
 8022ff4:	08042122 	.word	0x08042122
 8022ff8:	08042135 	.word	0x08042135
 8022ffc:	08042131 	.word	0x08042131
 8023000:	fffff895 	.word	0xfffff895
 8023004:	4bb6      	ldr	r3, [pc, #728]	; (80232e0 <__strftime+0x798>)
 8023006:	6969      	ldr	r1, [r5, #20]
 8023008:	4299      	cmp	r1, r3
 802300a:	bfac      	ite	ge
 802300c:	2300      	movge	r3, #0
 802300e:	2301      	movlt	r3, #1
 8023010:	4628      	mov	r0, r5
 8023012:	e9cd 3105 	strd	r3, r1, [sp, #20]
 8023016:	f7ff fd35 	bl	8022a84 <iso_year_adjust>
 802301a:	9906      	ldr	r1, [sp, #24]
 802301c:	2900      	cmp	r1, #0
 802301e:	4682      	mov	sl, r0
 8023020:	db27      	blt.n	8023072 <__strftime+0x52a>
 8023022:	2264      	movs	r2, #100	; 0x64
 8023024:	fb91 f2f2 	sdiv	r2, r1, r2
 8023028:	3213      	adds	r2, #19
 802302a:	6968      	ldr	r0, [r5, #20]
 802302c:	2800      	cmp	r0, #0
 802302e:	db2b      	blt.n	8023088 <__strftime+0x540>
 8023030:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023034:	fb90 fefc 	sdiv	lr, r0, ip
 8023038:	fb0c 001e 	mls	r0, ip, lr, r0
 802303c:	f1ba 0f00 	cmp.w	sl, #0
 8023040:	da31      	bge.n	80230a6 <__strftime+0x55e>
 8023042:	6969      	ldr	r1, [r5, #20]
 8023044:	4ba7      	ldr	r3, [pc, #668]	; (80232e4 <__strftime+0x79c>)
 8023046:	4299      	cmp	r1, r3
 8023048:	db38      	blt.n	80230bc <__strftime+0x574>
 802304a:	eb0a 0300 	add.w	r3, sl, r0
 802304e:	1c59      	adds	r1, r3, #1
 8023050:	d139      	bne.n	80230c6 <__strftime+0x57e>
 8023052:	3a01      	subs	r2, #1
 8023054:	2363      	movs	r3, #99	; 0x63
 8023056:	2064      	movs	r0, #100	; 0x64
 8023058:	fb00 3202 	mla	r2, r0, r2, r3
 802305c:	9b05      	ldr	r3, [sp, #20]
 802305e:	2b00      	cmp	r3, #0
 8023060:	d036      	beq.n	80230d0 <__strftime+0x588>
 8023062:	232d      	movs	r3, #45	; 0x2d
 8023064:	f88d 3020 	strb.w	r3, [sp, #32]
 8023068:	b106      	cbz	r6, 802306c <__strftime+0x524>
 802306a:	3e01      	subs	r6, #1
 802306c:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8023070:	e038      	b.n	80230e4 <__strftime+0x59c>
 8023072:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8023076:	9106      	str	r1, [sp, #24]
 8023078:	f000 fea6 	bl	8023dc8 <abs>
 802307c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023080:	9906      	ldr	r1, [sp, #24]
 8023082:	fb90 f2fc 	sdiv	r2, r0, ip
 8023086:	e7d0      	b.n	802302a <__strftime+0x4e2>
 8023088:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 802308c:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8023090:	f000 fe9a 	bl	8023dc8 <abs>
 8023094:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023098:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 802309c:	fb90 fefc 	sdiv	lr, r0, ip
 80230a0:	fb0e 001c 	mls	r0, lr, ip, r0
 80230a4:	e7ca      	b.n	802303c <__strftime+0x4f4>
 80230a6:	d0d0      	beq.n	802304a <__strftime+0x502>
 80230a8:	4b8d      	ldr	r3, [pc, #564]	; (80232e0 <__strftime+0x798>)
 80230aa:	4299      	cmp	r1, r3
 80230ac:	bfb4      	ite	lt
 80230ae:	2301      	movlt	r3, #1
 80230b0:	2300      	movge	r3, #0
 80230b2:	9305      	str	r3, [sp, #20]
 80230b4:	bfb8      	it	lt
 80230b6:	f04f 3aff 	movlt.w	sl, #4294967295
 80230ba:	e7c6      	b.n	802304a <__strftime+0x502>
 80230bc:	f04f 0a01 	mov.w	sl, #1
 80230c0:	f8cd a014 	str.w	sl, [sp, #20]
 80230c4:	e7c1      	b.n	802304a <__strftime+0x502>
 80230c6:	2b64      	cmp	r3, #100	; 0x64
 80230c8:	bf04      	itt	eq
 80230ca:	3201      	addeq	r2, #1
 80230cc:	2300      	moveq	r3, #0
 80230ce:	e7c2      	b.n	8023056 <__strftime+0x50e>
 80230d0:	2f2b      	cmp	r7, #43	; 0x2b
 80230d2:	d106      	bne.n	80230e2 <__strftime+0x59a>
 80230d4:	f242 730f 	movw	r3, #9999	; 0x270f
 80230d8:	429a      	cmp	r2, r3
 80230da:	d902      	bls.n	80230e2 <__strftime+0x59a>
 80230dc:	f88d 7020 	strb.w	r7, [sp, #32]
 80230e0:	e7c2      	b.n	8023068 <__strftime+0x520>
 80230e2:	ab08      	add	r3, sp, #32
 80230e4:	2125      	movs	r1, #37	; 0x25
 80230e6:	7019      	strb	r1, [r3, #0]
 80230e8:	b94f      	cbnz	r7, 80230fe <__strftime+0x5b6>
 80230ea:	1c58      	adds	r0, r3, #1
 80230ec:	497e      	ldr	r1, [pc, #504]	; (80232e8 <__strftime+0x7a0>)
 80230ee:	9205      	str	r2, [sp, #20]
 80230f0:	f7ff fcbf 	bl	8022a72 <strcpy>
 80230f4:	9a05      	ldr	r2, [sp, #20]
 80230f6:	9200      	str	r2, [sp, #0]
 80230f8:	4633      	mov	r3, r6
 80230fa:	aa08      	add	r2, sp, #32
 80230fc:	e059      	b.n	80231b2 <__strftime+0x66a>
 80230fe:	2130      	movs	r1, #48	; 0x30
 8023100:	1c98      	adds	r0, r3, #2
 8023102:	7059      	strb	r1, [r3, #1]
 8023104:	e7f2      	b.n	80230ec <__strftime+0x5a4>
 8023106:	4979      	ldr	r1, [pc, #484]	; (80232ec <__strftime+0x7a4>)
 8023108:	4a79      	ldr	r2, [pc, #484]	; (80232f0 <__strftime+0x7a8>)
 802310a:	68ab      	ldr	r3, [r5, #8]
 802310c:	286b      	cmp	r0, #107	; 0x6b
 802310e:	bf08      	it	eq
 8023110:	460a      	moveq	r2, r1
 8023112:	e6d3      	b.n	8022ebc <__strftime+0x374>
 8023114:	68ab      	ldr	r3, [r5, #8]
 8023116:	b163      	cbz	r3, 8023132 <__strftime+0x5ea>
 8023118:	2b0c      	cmp	r3, #12
 802311a:	d004      	beq.n	8023126 <__strftime+0x5de>
 802311c:	210c      	movs	r1, #12
 802311e:	fb93 f2f1 	sdiv	r2, r3, r1
 8023122:	fb01 3312 	mls	r3, r1, r2, r3
 8023126:	4972      	ldr	r1, [pc, #456]	; (80232f0 <__strftime+0x7a8>)
 8023128:	4a70      	ldr	r2, [pc, #448]	; (80232ec <__strftime+0x7a4>)
 802312a:	2849      	cmp	r0, #73	; 0x49
 802312c:	bf08      	it	eq
 802312e:	460a      	moveq	r2, r1
 8023130:	e6c4      	b.n	8022ebc <__strftime+0x374>
 8023132:	230c      	movs	r3, #12
 8023134:	e7f7      	b.n	8023126 <__strftime+0x5de>
 8023136:	69eb      	ldr	r3, [r5, #28]
 8023138:	4a6e      	ldr	r2, [pc, #440]	; (80232f4 <__strftime+0x7ac>)
 802313a:	3301      	adds	r3, #1
 802313c:	e6be      	b.n	8022ebc <__strftime+0x374>
 802313e:	692b      	ldr	r3, [r5, #16]
 8023140:	3301      	adds	r3, #1
 8023142:	e72a      	b.n	8022f9a <__strftime+0x452>
 8023144:	686b      	ldr	r3, [r5, #4]
 8023146:	e728      	b.n	8022f9a <__strftime+0x452>
 8023148:	f108 33ff 	add.w	r3, r8, #4294967295
 802314c:	42a3      	cmp	r3, r4
 802314e:	f67f ad2a 	bls.w	8022ba6 <__strftime+0x5e>
 8023152:	230a      	movs	r3, #10
 8023154:	f809 3004 	strb.w	r3, [r9, r4]
 8023158:	3401      	adds	r4, #1
 802315a:	e5f7      	b.n	8022d4c <__strftime+0x204>
 802315c:	68ab      	ldr	r3, [r5, #8]
 802315e:	2b0b      	cmp	r3, #11
 8023160:	bfcc      	ite	gt
 8023162:	22a4      	movgt	r2, #164	; 0xa4
 8023164:	22a0      	movle	r2, #160	; 0xa0
 8023166:	4b64      	ldr	r3, [pc, #400]	; (80232f8 <__strftime+0x7b0>)
 8023168:	4413      	add	r3, r2
 802316a:	685e      	ldr	r6, [r3, #4]
 802316c:	4630      	mov	r0, r6
 802316e:	f7dd f871 	bl	8000254 <strlen>
 8023172:	1e72      	subs	r2, r6, #1
 8023174:	4420      	add	r0, r4
 8023176:	f108 36ff 	add.w	r6, r8, #4294967295
 802317a:	42a0      	cmp	r0, r4
 802317c:	f43f ade6 	beq.w	8022d4c <__strftime+0x204>
 8023180:	42a6      	cmp	r6, r4
 8023182:	f67f ad10 	bls.w	8022ba6 <__strftime+0x5e>
 8023186:	f89b 1000 	ldrb.w	r1, [fp]
 802318a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 802318e:	2950      	cmp	r1, #80	; 0x50
 8023190:	d107      	bne.n	80231a2 <__strftime+0x65a>
 8023192:	495a      	ldr	r1, [pc, #360]	; (80232fc <__strftime+0x7b4>)
 8023194:	5cc9      	ldrb	r1, [r1, r3]
 8023196:	f001 0103 	and.w	r1, r1, #3
 802319a:	2901      	cmp	r1, #1
 802319c:	bf08      	it	eq
 802319e:	3320      	addeq	r3, #32
 80231a0:	b2db      	uxtb	r3, r3
 80231a2:	f809 3004 	strb.w	r3, [r9, r4]
 80231a6:	3401      	adds	r4, #1
 80231a8:	e7e7      	b.n	802317a <__strftime+0x632>
 80231aa:	686b      	ldr	r3, [r5, #4]
 80231ac:	9300      	str	r3, [sp, #0]
 80231ae:	4a54      	ldr	r2, [pc, #336]	; (8023300 <__strftime+0x7b8>)
 80231b0:	68ab      	ldr	r3, [r5, #8]
 80231b2:	eba8 0104 	sub.w	r1, r8, r4
 80231b6:	eb09 0004 	add.w	r0, r9, r4
 80231ba:	f7ff fb7f 	bl	80228bc <sniprintf>
 80231be:	e683      	b.n	8022ec8 <__strftime+0x380>
 80231c0:	6a2b      	ldr	r3, [r5, #32]
 80231c2:	2b00      	cmp	r3, #0
 80231c4:	db79      	blt.n	80232ba <__strftime+0x772>
 80231c6:	f000 fb9f 	bl	8023908 <__tz_lock>
 80231ca:	9b04      	ldr	r3, [sp, #16]
 80231cc:	b90b      	cbnz	r3, 80231d2 <__strftime+0x68a>
 80231ce:	f000 fba7 	bl	8023920 <_tzset_unlocked>
 80231d2:	f001 fea9 	bl	8024f28 <__gettzinfo>
 80231d6:	6a2b      	ldr	r3, [r5, #32]
 80231d8:	2b00      	cmp	r3, #0
 80231da:	bfcc      	ite	gt
 80231dc:	2350      	movgt	r3, #80	; 0x50
 80231de:	2328      	movle	r3, #40	; 0x28
 80231e0:	58c3      	ldr	r3, [r0, r3]
 80231e2:	f1c3 0a00 	rsb	sl, r3, #0
 80231e6:	f000 fb95 	bl	8023914 <__tz_unlock>
 80231ea:	2301      	movs	r3, #1
 80231ec:	9304      	str	r3, [sp, #16]
 80231ee:	f8d5 c014 	ldr.w	ip, [r5, #20]
 80231f2:	4662      	mov	r2, ip
 80231f4:	f1bc 0645 	subs.w	r6, ip, #69	; 0x45
 80231f8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80231fc:	9602      	str	r6, [sp, #8]
 80231fe:	f143 36ff 	adc.w	r6, r3, #4294967295
 8023202:	9603      	str	r6, [sp, #12]
 8023204:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8023208:	2e00      	cmp	r6, #0
 802320a:	f177 0600 	sbcs.w	r6, r7, #0
 802320e:	eba8 0104 	sub.w	r1, r8, r4
 8023212:	eb09 0004 	add.w	r0, r9, r4
 8023216:	da05      	bge.n	8023224 <__strftime+0x6dc>
 8023218:	f1bc 0642 	subs.w	r6, ip, #66	; 0x42
 802321c:	f143 33ff 	adc.w	r3, r3, #4294967295
 8023220:	9602      	str	r6, [sp, #8]
 8023222:	9303      	str	r3, [sp, #12]
 8023224:	9b02      	ldr	r3, [sp, #8]
 8023226:	089e      	lsrs	r6, r3, #2
 8023228:	9b03      	ldr	r3, [sp, #12]
 802322a:	ea46 7683 	orr.w	r6, r6, r3, lsl #30
 802322e:	f10c 32ff 	add.w	r2, ip, #4294967295
 8023232:	109f      	asrs	r7, r3, #2
 8023234:	2364      	movs	r3, #100	; 0x64
 8023236:	fb92 f3f3 	sdiv	r3, r2, r3
 802323a:	1af6      	subs	r6, r6, r3
 802323c:	eb67 77e3 	sbc.w	r7, r7, r3, asr #31
 8023240:	f20c 122b 	addw	r2, ip, #299	; 0x12b
 8023244:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8023248:	fb92 f3f3 	sdiv	r3, r2, r3
 802324c:	18f6      	adds	r6, r6, r3
 802324e:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8023252:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 8023256:	f240 136d 	movw	r3, #365	; 0x16d
 802325a:	fb03 fc0c 	mul.w	ip, r3, ip
 802325e:	69eb      	ldr	r3, [r5, #28]
 8023260:	eb16 060c 	adds.w	r6, r6, ip
 8023264:	eb47 77ec 	adc.w	r7, r7, ip, asr #31
 8023268:	18f6      	adds	r6, r6, r3
 802326a:	f04f 0c18 	mov.w	ip, #24
 802326e:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8023272:	fba6 230c 	umull	r2, r3, r6, ip
 8023276:	68ae      	ldr	r6, [r5, #8]
 8023278:	fb0c 3307 	mla	r3, ip, r7, r3
 802327c:	1992      	adds	r2, r2, r6
 802327e:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8023282:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8023286:	fba2 670c 	umull	r6, r7, r2, ip
 802328a:	fb0c 7703 	mla	r7, ip, r3, r7
 802328e:	686b      	ldr	r3, [r5, #4]
 8023290:	18f6      	adds	r6, r6, r3
 8023292:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8023296:	fba6 230c 	umull	r2, r3, r6, ip
 802329a:	682e      	ldr	r6, [r5, #0]
 802329c:	fb0c 3307 	mla	r3, ip, r7, r3
 80232a0:	1992      	adds	r2, r2, r6
 80232a2:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 80232a6:	ebb2 020a 	subs.w	r2, r2, sl
 80232aa:	eb63 73ea 	sbc.w	r3, r3, sl, asr #31
 80232ae:	e9cd 2300 	strd	r2, r3, [sp]
 80232b2:	4a14      	ldr	r2, [pc, #80]	; (8023304 <__strftime+0x7bc>)
 80232b4:	f7ff fb02 	bl	80228bc <sniprintf>
 80232b8:	e606      	b.n	8022ec8 <__strftime+0x380>
 80232ba:	f04f 0a00 	mov.w	sl, #0
 80232be:	e796      	b.n	80231ee <__strftime+0x6a6>
 80232c0:	682b      	ldr	r3, [r5, #0]
 80232c2:	e66a      	b.n	8022f9a <__strftime+0x452>
 80232c4:	f108 33ff 	add.w	r3, r8, #4294967295
 80232c8:	42a3      	cmp	r3, r4
 80232ca:	f67f ac6c 	bls.w	8022ba6 <__strftime+0x5e>
 80232ce:	2309      	movs	r3, #9
 80232d0:	e740      	b.n	8023154 <__strftime+0x60c>
 80232d2:	682b      	ldr	r3, [r5, #0]
 80232d4:	9301      	str	r3, [sp, #4]
 80232d6:	686b      	ldr	r3, [r5, #4]
 80232d8:	9300      	str	r3, [sp, #0]
 80232da:	4a0b      	ldr	r2, [pc, #44]	; (8023308 <__strftime+0x7c0>)
 80232dc:	68ab      	ldr	r3, [r5, #8]
 80232de:	e5e0      	b.n	8022ea2 <__strftime+0x35a>
 80232e0:	fffff894 	.word	0xfffff894
 80232e4:	fffff895 	.word	0xfffff895
 80232e8:	0804213d 	.word	0x0804213d
 80232ec:	0804211e 	.word	0x0804211e
 80232f0:	0804212c 	.word	0x0804212c
 80232f4:	08042141 	.word	0x08042141
 80232f8:	08042294 	.word	0x08042294
 80232fc:	08041e3d 	.word	0x08041e3d
 8023300:	08042150 	.word	0x08042150
 8023304:	08042146 	.word	0x08042146
 8023308:	0804214b 	.word	0x0804214b
 802330c:	f108 33ff 	add.w	r3, r8, #4294967295
 8023310:	42a3      	cmp	r3, r4
 8023312:	f67f ac48 	bls.w	8022ba6 <__strftime+0x5e>
 8023316:	69ab      	ldr	r3, [r5, #24]
 8023318:	eb09 0204 	add.w	r2, r9, r4
 802331c:	3401      	adds	r4, #1
 802331e:	b913      	cbnz	r3, 8023326 <__strftime+0x7de>
 8023320:	2337      	movs	r3, #55	; 0x37
 8023322:	7013      	strb	r3, [r2, #0]
 8023324:	e512      	b.n	8022d4c <__strftime+0x204>
 8023326:	3330      	adds	r3, #48	; 0x30
 8023328:	e7fb      	b.n	8023322 <__strftime+0x7da>
 802332a:	69eb      	ldr	r3, [r5, #28]
 802332c:	69aa      	ldr	r2, [r5, #24]
 802332e:	3307      	adds	r3, #7
 8023330:	1a9b      	subs	r3, r3, r2
 8023332:	2207      	movs	r2, #7
 8023334:	fb93 f3f2 	sdiv	r3, r3, r2
 8023338:	e62f      	b.n	8022f9a <__strftime+0x452>
 802333a:	4628      	mov	r0, r5
 802333c:	f7ff fba2 	bl	8022a84 <iso_year_adjust>
 8023340:	69aa      	ldr	r2, [r5, #24]
 8023342:	b132      	cbz	r2, 8023352 <__strftime+0x80a>
 8023344:	3a01      	subs	r2, #1
 8023346:	2800      	cmp	r0, #0
 8023348:	dc28      	bgt.n	802339c <__strftime+0x854>
 802334a:	69eb      	ldr	r3, [r5, #28]
 802334c:	d103      	bne.n	8023356 <__strftime+0x80e>
 802334e:	330a      	adds	r3, #10
 8023350:	e7ee      	b.n	8023330 <__strftime+0x7e8>
 8023352:	2206      	movs	r2, #6
 8023354:	e7f7      	b.n	8023346 <__strftime+0x7fe>
 8023356:	6968      	ldr	r0, [r5, #20]
 8023358:	2800      	cmp	r0, #0
 802335a:	eba2 0303 	sub.w	r3, r2, r3
 802335e:	f240 726b 	movw	r2, #1899	; 0x76b
 8023362:	bfa8      	it	ge
 8023364:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8023368:	4410      	add	r0, r2
 802336a:	0782      	lsls	r2, r0, #30
 802336c:	d105      	bne.n	802337a <__strftime+0x832>
 802336e:	2264      	movs	r2, #100	; 0x64
 8023370:	fb90 f1f2 	sdiv	r1, r0, r2
 8023374:	fb02 0111 	mls	r1, r2, r1, r0
 8023378:	b971      	cbnz	r1, 8023398 <__strftime+0x850>
 802337a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802337e:	fb90 f2f1 	sdiv	r2, r0, r1
 8023382:	fb01 0212 	mls	r2, r1, r2, r0
 8023386:	fab2 f282 	clz	r2, r2
 802338a:	0952      	lsrs	r2, r2, #5
 802338c:	1a9a      	subs	r2, r3, r2
 802338e:	2a05      	cmp	r2, #5
 8023390:	bfb4      	ite	lt
 8023392:	2335      	movlt	r3, #53	; 0x35
 8023394:	2334      	movge	r3, #52	; 0x34
 8023396:	e600      	b.n	8022f9a <__strftime+0x452>
 8023398:	2201      	movs	r2, #1
 802339a:	e7f7      	b.n	802338c <__strftime+0x844>
 802339c:	2301      	movs	r3, #1
 802339e:	e5fc      	b.n	8022f9a <__strftime+0x452>
 80233a0:	f108 33ff 	add.w	r3, r8, #4294967295
 80233a4:	42a3      	cmp	r3, r4
 80233a6:	f67f abfe 	bls.w	8022ba6 <__strftime+0x5e>
 80233aa:	69ab      	ldr	r3, [r5, #24]
 80233ac:	3330      	adds	r3, #48	; 0x30
 80233ae:	e6d1      	b.n	8023154 <__strftime+0x60c>
 80233b0:	69ab      	ldr	r3, [r5, #24]
 80233b2:	b13b      	cbz	r3, 80233c4 <__strftime+0x87c>
 80233b4:	3b01      	subs	r3, #1
 80233b6:	69ea      	ldr	r2, [r5, #28]
 80233b8:	3207      	adds	r2, #7
 80233ba:	1ad2      	subs	r2, r2, r3
 80233bc:	2307      	movs	r3, #7
 80233be:	fb92 f3f3 	sdiv	r3, r2, r3
 80233c2:	e5ea      	b.n	8022f9a <__strftime+0x452>
 80233c4:	2306      	movs	r3, #6
 80233c6:	e7f6      	b.n	80233b6 <__strftime+0x86e>
 80233c8:	6968      	ldr	r0, [r5, #20]
 80233ca:	2800      	cmp	r0, #0
 80233cc:	db05      	blt.n	80233da <__strftime+0x892>
 80233ce:	2264      	movs	r2, #100	; 0x64
 80233d0:	fb90 f3f2 	sdiv	r3, r0, r2
 80233d4:	fb03 0312 	mls	r3, r3, r2, r0
 80233d8:	e5df      	b.n	8022f9a <__strftime+0x452>
 80233da:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80233de:	f000 fcf3 	bl	8023dc8 <abs>
 80233e2:	e7f4      	b.n	80233ce <__strftime+0x886>
 80233e4:	696b      	ldr	r3, [r5, #20]
 80233e6:	4a4c      	ldr	r2, [pc, #304]	; (8023518 <__strftime+0x9d0>)
 80233e8:	4293      	cmp	r3, r2
 80233ea:	da09      	bge.n	8023400 <__strftime+0x8b8>
 80233ec:	212d      	movs	r1, #45	; 0x2d
 80233ee:	f88d 1020 	strb.w	r1, [sp, #32]
 80233f2:	eba2 0a03 	sub.w	sl, r2, r3
 80233f6:	b106      	cbz	r6, 80233fa <__strftime+0x8b2>
 80233f8:	3e01      	subs	r6, #1
 80233fa:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 80233fe:	e00b      	b.n	8023418 <__strftime+0x8d0>
 8023400:	2f2b      	cmp	r7, #43	; 0x2b
 8023402:	f203 7a6c 	addw	sl, r3, #1900	; 0x76c
 8023406:	d106      	bne.n	8023416 <__strftime+0x8ce>
 8023408:	f242 730f 	movw	r3, #9999	; 0x270f
 802340c:	459a      	cmp	sl, r3
 802340e:	d902      	bls.n	8023416 <__strftime+0x8ce>
 8023410:	f88d 7020 	strb.w	r7, [sp, #32]
 8023414:	e7ef      	b.n	80233f6 <__strftime+0x8ae>
 8023416:	ab08      	add	r3, sp, #32
 8023418:	2225      	movs	r2, #37	; 0x25
 802341a:	701a      	strb	r2, [r3, #0]
 802341c:	b937      	cbnz	r7, 802342c <__strftime+0x8e4>
 802341e:	1c58      	adds	r0, r3, #1
 8023420:	493e      	ldr	r1, [pc, #248]	; (802351c <__strftime+0x9d4>)
 8023422:	f7ff fb26 	bl	8022a72 <strcpy>
 8023426:	f8cd a000 	str.w	sl, [sp]
 802342a:	e665      	b.n	80230f8 <__strftime+0x5b0>
 802342c:	2230      	movs	r2, #48	; 0x30
 802342e:	1c98      	adds	r0, r3, #2
 8023430:	705a      	strb	r2, [r3, #1]
 8023432:	e7f5      	b.n	8023420 <__strftime+0x8d8>
 8023434:	6a2b      	ldr	r3, [r5, #32]
 8023436:	2b00      	cmp	r3, #0
 8023438:	f6ff ac88 	blt.w	8022d4c <__strftime+0x204>
 802343c:	f000 fa64 	bl	8023908 <__tz_lock>
 8023440:	9b04      	ldr	r3, [sp, #16]
 8023442:	b90b      	cbnz	r3, 8023448 <__strftime+0x900>
 8023444:	f000 fa6c 	bl	8023920 <_tzset_unlocked>
 8023448:	f001 fd6e 	bl	8024f28 <__gettzinfo>
 802344c:	6a2b      	ldr	r3, [r5, #32]
 802344e:	2b00      	cmp	r3, #0
 8023450:	bfcc      	ite	gt
 8023452:	2350      	movgt	r3, #80	; 0x50
 8023454:	2328      	movle	r3, #40	; 0x28
 8023456:	eb09 0704 	add.w	r7, r9, r4
 802345a:	58c6      	ldr	r6, [r0, r3]
 802345c:	f000 fa5a 	bl	8023914 <__tz_unlock>
 8023460:	4276      	negs	r6, r6
 8023462:	233c      	movs	r3, #60	; 0x3c
 8023464:	fb96 f0f3 	sdiv	r0, r6, r3
 8023468:	f001 fe12 	bl	8025090 <labs>
 802346c:	233c      	movs	r3, #60	; 0x3c
 802346e:	eba8 0a04 	sub.w	sl, r8, r4
 8023472:	fb90 f2f3 	sdiv	r2, r0, r3
 8023476:	fb02 0013 	mls	r0, r2, r3, r0
 802347a:	9000      	str	r0, [sp, #0]
 802347c:	4a28      	ldr	r2, [pc, #160]	; (8023520 <__strftime+0x9d8>)
 802347e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8023482:	4651      	mov	r1, sl
 8023484:	4638      	mov	r0, r7
 8023486:	fb96 f3f3 	sdiv	r3, r6, r3
 802348a:	f7ff fa17 	bl	80228bc <sniprintf>
 802348e:	2800      	cmp	r0, #0
 8023490:	f6ff ab89 	blt.w	8022ba6 <__strftime+0x5e>
 8023494:	4404      	add	r4, r0
 8023496:	45a0      	cmp	r8, r4
 8023498:	f67f ab85 	bls.w	8022ba6 <__strftime+0x5e>
 802349c:	2301      	movs	r3, #1
 802349e:	9304      	str	r3, [sp, #16]
 80234a0:	e454      	b.n	8022d4c <__strftime+0x204>
 80234a2:	6a2b      	ldr	r3, [r5, #32]
 80234a4:	2b00      	cmp	r3, #0
 80234a6:	f6ff ac51 	blt.w	8022d4c <__strftime+0x204>
 80234aa:	f000 fa2d 	bl	8023908 <__tz_lock>
 80234ae:	9b04      	ldr	r3, [sp, #16]
 80234b0:	b90b      	cbnz	r3, 80234b6 <__strftime+0x96e>
 80234b2:	f000 fa35 	bl	8023920 <_tzset_unlocked>
 80234b6:	6a2b      	ldr	r3, [r5, #32]
 80234b8:	4a1a      	ldr	r2, [pc, #104]	; (8023524 <__strftime+0x9dc>)
 80234ba:	2b00      	cmp	r3, #0
 80234bc:	bfd4      	ite	le
 80234be:	2300      	movle	r3, #0
 80234c0:	2301      	movgt	r3, #1
 80234c2:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 80234c6:	4630      	mov	r0, r6
 80234c8:	f7dc fec4 	bl	8000254 <strlen>
 80234cc:	3e01      	subs	r6, #1
 80234ce:	4420      	add	r0, r4
 80234d0:	f108 33ff 	add.w	r3, r8, #4294967295
 80234d4:	42a0      	cmp	r0, r4
 80234d6:	d102      	bne.n	80234de <__strftime+0x996>
 80234d8:	f000 fa1c 	bl	8023914 <__tz_unlock>
 80234dc:	e7de      	b.n	802349c <__strftime+0x954>
 80234de:	42a3      	cmp	r3, r4
 80234e0:	d905      	bls.n	80234ee <__strftime+0x9a6>
 80234e2:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 80234e6:	f809 2004 	strb.w	r2, [r9, r4]
 80234ea:	3401      	adds	r4, #1
 80234ec:	e7f2      	b.n	80234d4 <__strftime+0x98c>
 80234ee:	f000 fa11 	bl	8023914 <__tz_unlock>
 80234f2:	f7ff bb58 	b.w	8022ba6 <__strftime+0x5e>
 80234f6:	f108 33ff 	add.w	r3, r8, #4294967295
 80234fa:	42a3      	cmp	r3, r4
 80234fc:	f67f ab53 	bls.w	8022ba6 <__strftime+0x5e>
 8023500:	2325      	movs	r3, #37	; 0x25
 8023502:	e627      	b.n	8023154 <__strftime+0x60c>
 8023504:	f1b8 0f00 	cmp.w	r8, #0
 8023508:	d002      	beq.n	8023510 <__strftime+0x9c8>
 802350a:	2300      	movs	r3, #0
 802350c:	f809 3004 	strb.w	r3, [r9, r4]
 8023510:	4620      	mov	r0, r4
 8023512:	b011      	add	sp, #68	; 0x44
 8023514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023518:	fffff894 	.word	0xfffff894
 802351c:	0804213d 	.word	0x0804213d
 8023520:	0804215a 	.word	0x0804215a
 8023524:	200004e4 	.word	0x200004e4

08023528 <strftime>:
 8023528:	b513      	push	{r0, r1, r4, lr}
 802352a:	4c03      	ldr	r4, [pc, #12]	; (8023538 <strftime+0x10>)
 802352c:	9400      	str	r4, [sp, #0]
 802352e:	f7ff fb0b 	bl	8022b48 <__strftime>
 8023532:	b002      	add	sp, #8
 8023534:	bd10      	pop	{r4, pc}
 8023536:	bf00      	nop
 8023538:	20000548 	.word	0x20000548

0802353c <strncmp>:
 802353c:	b510      	push	{r4, lr}
 802353e:	b16a      	cbz	r2, 802355c <strncmp+0x20>
 8023540:	3901      	subs	r1, #1
 8023542:	1884      	adds	r4, r0, r2
 8023544:	f810 3b01 	ldrb.w	r3, [r0], #1
 8023548:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 802354c:	4293      	cmp	r3, r2
 802354e:	d103      	bne.n	8023558 <strncmp+0x1c>
 8023550:	42a0      	cmp	r0, r4
 8023552:	d001      	beq.n	8023558 <strncmp+0x1c>
 8023554:	2b00      	cmp	r3, #0
 8023556:	d1f5      	bne.n	8023544 <strncmp+0x8>
 8023558:	1a98      	subs	r0, r3, r2
 802355a:	bd10      	pop	{r4, pc}
 802355c:	4610      	mov	r0, r2
 802355e:	e7fc      	b.n	802355a <strncmp+0x1e>

08023560 <strncpy>:
 8023560:	b510      	push	{r4, lr}
 8023562:	3901      	subs	r1, #1
 8023564:	4603      	mov	r3, r0
 8023566:	b132      	cbz	r2, 8023576 <strncpy+0x16>
 8023568:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802356c:	f803 4b01 	strb.w	r4, [r3], #1
 8023570:	3a01      	subs	r2, #1
 8023572:	2c00      	cmp	r4, #0
 8023574:	d1f7      	bne.n	8023566 <strncpy+0x6>
 8023576:	441a      	add	r2, r3
 8023578:	2100      	movs	r1, #0
 802357a:	4293      	cmp	r3, r2
 802357c:	d100      	bne.n	8023580 <strncpy+0x20>
 802357e:	bd10      	pop	{r4, pc}
 8023580:	f803 1b01 	strb.w	r1, [r3], #1
 8023584:	e7f9      	b.n	802357a <strncpy+0x1a>
	...

08023588 <_strtol_l.isra.0>:
 8023588:	2b01      	cmp	r3, #1
 802358a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802358e:	d001      	beq.n	8023594 <_strtol_l.isra.0+0xc>
 8023590:	2b24      	cmp	r3, #36	; 0x24
 8023592:	d906      	bls.n	80235a2 <_strtol_l.isra.0+0x1a>
 8023594:	f001 fab6 	bl	8024b04 <__errno>
 8023598:	2316      	movs	r3, #22
 802359a:	6003      	str	r3, [r0, #0]
 802359c:	2000      	movs	r0, #0
 802359e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80235a2:	4f3a      	ldr	r7, [pc, #232]	; (802368c <_strtol_l.isra.0+0x104>)
 80235a4:	468e      	mov	lr, r1
 80235a6:	4676      	mov	r6, lr
 80235a8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80235ac:	5de5      	ldrb	r5, [r4, r7]
 80235ae:	f015 0508 	ands.w	r5, r5, #8
 80235b2:	d1f8      	bne.n	80235a6 <_strtol_l.isra.0+0x1e>
 80235b4:	2c2d      	cmp	r4, #45	; 0x2d
 80235b6:	d134      	bne.n	8023622 <_strtol_l.isra.0+0x9a>
 80235b8:	f89e 4000 	ldrb.w	r4, [lr]
 80235bc:	f04f 0801 	mov.w	r8, #1
 80235c0:	f106 0e02 	add.w	lr, r6, #2
 80235c4:	2b00      	cmp	r3, #0
 80235c6:	d05c      	beq.n	8023682 <_strtol_l.isra.0+0xfa>
 80235c8:	2b10      	cmp	r3, #16
 80235ca:	d10c      	bne.n	80235e6 <_strtol_l.isra.0+0x5e>
 80235cc:	2c30      	cmp	r4, #48	; 0x30
 80235ce:	d10a      	bne.n	80235e6 <_strtol_l.isra.0+0x5e>
 80235d0:	f89e 4000 	ldrb.w	r4, [lr]
 80235d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80235d8:	2c58      	cmp	r4, #88	; 0x58
 80235da:	d14d      	bne.n	8023678 <_strtol_l.isra.0+0xf0>
 80235dc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80235e0:	2310      	movs	r3, #16
 80235e2:	f10e 0e02 	add.w	lr, lr, #2
 80235e6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80235ea:	f10c 3cff 	add.w	ip, ip, #4294967295
 80235ee:	2600      	movs	r6, #0
 80235f0:	fbbc f9f3 	udiv	r9, ip, r3
 80235f4:	4635      	mov	r5, r6
 80235f6:	fb03 ca19 	mls	sl, r3, r9, ip
 80235fa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80235fe:	2f09      	cmp	r7, #9
 8023600:	d818      	bhi.n	8023634 <_strtol_l.isra.0+0xac>
 8023602:	463c      	mov	r4, r7
 8023604:	42a3      	cmp	r3, r4
 8023606:	dd24      	ble.n	8023652 <_strtol_l.isra.0+0xca>
 8023608:	2e00      	cmp	r6, #0
 802360a:	db1f      	blt.n	802364c <_strtol_l.isra.0+0xc4>
 802360c:	45a9      	cmp	r9, r5
 802360e:	d31d      	bcc.n	802364c <_strtol_l.isra.0+0xc4>
 8023610:	d101      	bne.n	8023616 <_strtol_l.isra.0+0x8e>
 8023612:	45a2      	cmp	sl, r4
 8023614:	db1a      	blt.n	802364c <_strtol_l.isra.0+0xc4>
 8023616:	fb05 4503 	mla	r5, r5, r3, r4
 802361a:	2601      	movs	r6, #1
 802361c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8023620:	e7eb      	b.n	80235fa <_strtol_l.isra.0+0x72>
 8023622:	2c2b      	cmp	r4, #43	; 0x2b
 8023624:	bf08      	it	eq
 8023626:	f89e 4000 	ldrbeq.w	r4, [lr]
 802362a:	46a8      	mov	r8, r5
 802362c:	bf08      	it	eq
 802362e:	f106 0e02 	addeq.w	lr, r6, #2
 8023632:	e7c7      	b.n	80235c4 <_strtol_l.isra.0+0x3c>
 8023634:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8023638:	2f19      	cmp	r7, #25
 802363a:	d801      	bhi.n	8023640 <_strtol_l.isra.0+0xb8>
 802363c:	3c37      	subs	r4, #55	; 0x37
 802363e:	e7e1      	b.n	8023604 <_strtol_l.isra.0+0x7c>
 8023640:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8023644:	2f19      	cmp	r7, #25
 8023646:	d804      	bhi.n	8023652 <_strtol_l.isra.0+0xca>
 8023648:	3c57      	subs	r4, #87	; 0x57
 802364a:	e7db      	b.n	8023604 <_strtol_l.isra.0+0x7c>
 802364c:	f04f 36ff 	mov.w	r6, #4294967295
 8023650:	e7e4      	b.n	802361c <_strtol_l.isra.0+0x94>
 8023652:	2e00      	cmp	r6, #0
 8023654:	da05      	bge.n	8023662 <_strtol_l.isra.0+0xda>
 8023656:	2322      	movs	r3, #34	; 0x22
 8023658:	6003      	str	r3, [r0, #0]
 802365a:	4665      	mov	r5, ip
 802365c:	b942      	cbnz	r2, 8023670 <_strtol_l.isra.0+0xe8>
 802365e:	4628      	mov	r0, r5
 8023660:	e79d      	b.n	802359e <_strtol_l.isra.0+0x16>
 8023662:	f1b8 0f00 	cmp.w	r8, #0
 8023666:	d000      	beq.n	802366a <_strtol_l.isra.0+0xe2>
 8023668:	426d      	negs	r5, r5
 802366a:	2a00      	cmp	r2, #0
 802366c:	d0f7      	beq.n	802365e <_strtol_l.isra.0+0xd6>
 802366e:	b10e      	cbz	r6, 8023674 <_strtol_l.isra.0+0xec>
 8023670:	f10e 31ff 	add.w	r1, lr, #4294967295
 8023674:	6011      	str	r1, [r2, #0]
 8023676:	e7f2      	b.n	802365e <_strtol_l.isra.0+0xd6>
 8023678:	2430      	movs	r4, #48	; 0x30
 802367a:	2b00      	cmp	r3, #0
 802367c:	d1b3      	bne.n	80235e6 <_strtol_l.isra.0+0x5e>
 802367e:	2308      	movs	r3, #8
 8023680:	e7b1      	b.n	80235e6 <_strtol_l.isra.0+0x5e>
 8023682:	2c30      	cmp	r4, #48	; 0x30
 8023684:	d0a4      	beq.n	80235d0 <_strtol_l.isra.0+0x48>
 8023686:	230a      	movs	r3, #10
 8023688:	e7ad      	b.n	80235e6 <_strtol_l.isra.0+0x5e>
 802368a:	bf00      	nop
 802368c:	08041e3d 	.word	0x08041e3d

08023690 <_strtol_r>:
 8023690:	f7ff bf7a 	b.w	8023588 <_strtol_l.isra.0>

08023694 <strtol>:
 8023694:	4613      	mov	r3, r2
 8023696:	460a      	mov	r2, r1
 8023698:	4601      	mov	r1, r0
 802369a:	4802      	ldr	r0, [pc, #8]	; (80236a4 <strtol+0x10>)
 802369c:	6800      	ldr	r0, [r0, #0]
 802369e:	f7ff bf73 	b.w	8023588 <_strtol_l.isra.0>
 80236a2:	bf00      	nop
 80236a4:	20000480 	.word	0x20000480

080236a8 <_strtoul_l.isra.0>:
 80236a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80236ac:	4e3b      	ldr	r6, [pc, #236]	; (802379c <_strtoul_l.isra.0+0xf4>)
 80236ae:	4686      	mov	lr, r0
 80236b0:	468c      	mov	ip, r1
 80236b2:	4660      	mov	r0, ip
 80236b4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80236b8:	5da5      	ldrb	r5, [r4, r6]
 80236ba:	f015 0508 	ands.w	r5, r5, #8
 80236be:	d1f8      	bne.n	80236b2 <_strtoul_l.isra.0+0xa>
 80236c0:	2c2d      	cmp	r4, #45	; 0x2d
 80236c2:	d134      	bne.n	802372e <_strtoul_l.isra.0+0x86>
 80236c4:	f89c 4000 	ldrb.w	r4, [ip]
 80236c8:	f04f 0801 	mov.w	r8, #1
 80236cc:	f100 0c02 	add.w	ip, r0, #2
 80236d0:	2b00      	cmp	r3, #0
 80236d2:	d05e      	beq.n	8023792 <_strtoul_l.isra.0+0xea>
 80236d4:	2b10      	cmp	r3, #16
 80236d6:	d10c      	bne.n	80236f2 <_strtoul_l.isra.0+0x4a>
 80236d8:	2c30      	cmp	r4, #48	; 0x30
 80236da:	d10a      	bne.n	80236f2 <_strtoul_l.isra.0+0x4a>
 80236dc:	f89c 0000 	ldrb.w	r0, [ip]
 80236e0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80236e4:	2858      	cmp	r0, #88	; 0x58
 80236e6:	d14f      	bne.n	8023788 <_strtoul_l.isra.0+0xe0>
 80236e8:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80236ec:	2310      	movs	r3, #16
 80236ee:	f10c 0c02 	add.w	ip, ip, #2
 80236f2:	f04f 37ff 	mov.w	r7, #4294967295
 80236f6:	2500      	movs	r5, #0
 80236f8:	fbb7 f7f3 	udiv	r7, r7, r3
 80236fc:	fb03 f907 	mul.w	r9, r3, r7
 8023700:	ea6f 0909 	mvn.w	r9, r9
 8023704:	4628      	mov	r0, r5
 8023706:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 802370a:	2e09      	cmp	r6, #9
 802370c:	d818      	bhi.n	8023740 <_strtoul_l.isra.0+0x98>
 802370e:	4634      	mov	r4, r6
 8023710:	42a3      	cmp	r3, r4
 8023712:	dd24      	ble.n	802375e <_strtoul_l.isra.0+0xb6>
 8023714:	2d00      	cmp	r5, #0
 8023716:	db1f      	blt.n	8023758 <_strtoul_l.isra.0+0xb0>
 8023718:	4287      	cmp	r7, r0
 802371a:	d31d      	bcc.n	8023758 <_strtoul_l.isra.0+0xb0>
 802371c:	d101      	bne.n	8023722 <_strtoul_l.isra.0+0x7a>
 802371e:	45a1      	cmp	r9, r4
 8023720:	db1a      	blt.n	8023758 <_strtoul_l.isra.0+0xb0>
 8023722:	fb00 4003 	mla	r0, r0, r3, r4
 8023726:	2501      	movs	r5, #1
 8023728:	f81c 4b01 	ldrb.w	r4, [ip], #1
 802372c:	e7eb      	b.n	8023706 <_strtoul_l.isra.0+0x5e>
 802372e:	2c2b      	cmp	r4, #43	; 0x2b
 8023730:	bf08      	it	eq
 8023732:	f89c 4000 	ldrbeq.w	r4, [ip]
 8023736:	46a8      	mov	r8, r5
 8023738:	bf08      	it	eq
 802373a:	f100 0c02 	addeq.w	ip, r0, #2
 802373e:	e7c7      	b.n	80236d0 <_strtoul_l.isra.0+0x28>
 8023740:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8023744:	2e19      	cmp	r6, #25
 8023746:	d801      	bhi.n	802374c <_strtoul_l.isra.0+0xa4>
 8023748:	3c37      	subs	r4, #55	; 0x37
 802374a:	e7e1      	b.n	8023710 <_strtoul_l.isra.0+0x68>
 802374c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8023750:	2e19      	cmp	r6, #25
 8023752:	d804      	bhi.n	802375e <_strtoul_l.isra.0+0xb6>
 8023754:	3c57      	subs	r4, #87	; 0x57
 8023756:	e7db      	b.n	8023710 <_strtoul_l.isra.0+0x68>
 8023758:	f04f 35ff 	mov.w	r5, #4294967295
 802375c:	e7e4      	b.n	8023728 <_strtoul_l.isra.0+0x80>
 802375e:	2d00      	cmp	r5, #0
 8023760:	da07      	bge.n	8023772 <_strtoul_l.isra.0+0xca>
 8023762:	2322      	movs	r3, #34	; 0x22
 8023764:	f8ce 3000 	str.w	r3, [lr]
 8023768:	f04f 30ff 	mov.w	r0, #4294967295
 802376c:	b942      	cbnz	r2, 8023780 <_strtoul_l.isra.0+0xd8>
 802376e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023772:	f1b8 0f00 	cmp.w	r8, #0
 8023776:	d000      	beq.n	802377a <_strtoul_l.isra.0+0xd2>
 8023778:	4240      	negs	r0, r0
 802377a:	2a00      	cmp	r2, #0
 802377c:	d0f7      	beq.n	802376e <_strtoul_l.isra.0+0xc6>
 802377e:	b10d      	cbz	r5, 8023784 <_strtoul_l.isra.0+0xdc>
 8023780:	f10c 31ff 	add.w	r1, ip, #4294967295
 8023784:	6011      	str	r1, [r2, #0]
 8023786:	e7f2      	b.n	802376e <_strtoul_l.isra.0+0xc6>
 8023788:	2430      	movs	r4, #48	; 0x30
 802378a:	2b00      	cmp	r3, #0
 802378c:	d1b1      	bne.n	80236f2 <_strtoul_l.isra.0+0x4a>
 802378e:	2308      	movs	r3, #8
 8023790:	e7af      	b.n	80236f2 <_strtoul_l.isra.0+0x4a>
 8023792:	2c30      	cmp	r4, #48	; 0x30
 8023794:	d0a2      	beq.n	80236dc <_strtoul_l.isra.0+0x34>
 8023796:	230a      	movs	r3, #10
 8023798:	e7ab      	b.n	80236f2 <_strtoul_l.isra.0+0x4a>
 802379a:	bf00      	nop
 802379c:	08041e3d 	.word	0x08041e3d

080237a0 <_strtoul_r>:
 80237a0:	f7ff bf82 	b.w	80236a8 <_strtoul_l.isra.0>

080237a4 <strtoul>:
 80237a4:	4613      	mov	r3, r2
 80237a6:	460a      	mov	r2, r1
 80237a8:	4601      	mov	r1, r0
 80237aa:	4802      	ldr	r0, [pc, #8]	; (80237b4 <strtoul+0x10>)
 80237ac:	6800      	ldr	r0, [r0, #0]
 80237ae:	f7ff bf7b 	b.w	80236a8 <_strtoul_l.isra.0>
 80237b2:	bf00      	nop
 80237b4:	20000480 	.word	0x20000480

080237b8 <__tzcalc_limits>:
 80237b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80237bc:	4680      	mov	r8, r0
 80237be:	f001 fbb3 	bl	8024f28 <__gettzinfo>
 80237c2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80237c6:	4598      	cmp	r8, r3
 80237c8:	f340 8098 	ble.w	80238fc <__tzcalc_limits+0x144>
 80237cc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80237d0:	4443      	add	r3, r8
 80237d2:	109b      	asrs	r3, r3, #2
 80237d4:	f240 126d 	movw	r2, #365	; 0x16d
 80237d8:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80237dc:	fb02 3505 	mla	r5, r2, r5, r3
 80237e0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80237e4:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 80237e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80237ec:	441d      	add	r5, r3
 80237ee:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80237f2:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80237f6:	fb98 f7f3 	sdiv	r7, r8, r3
 80237fa:	fb03 8717 	mls	r7, r3, r7, r8
 80237fe:	4442      	add	r2, r8
 8023800:	fab7 fc87 	clz	ip, r7
 8023804:	fbb2 f2f3 	udiv	r2, r2, r3
 8023808:	f008 0303 	and.w	r3, r8, #3
 802380c:	4415      	add	r5, r2
 802380e:	2264      	movs	r2, #100	; 0x64
 8023810:	f8c0 8004 	str.w	r8, [r0, #4]
 8023814:	fb98 f6f2 	sdiv	r6, r8, r2
 8023818:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 802381c:	fb02 8616 	mls	r6, r2, r6, r8
 8023820:	4604      	mov	r4, r0
 8023822:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8023826:	9300      	str	r3, [sp, #0]
 8023828:	f04f 0e07 	mov.w	lr, #7
 802382c:	7a22      	ldrb	r2, [r4, #8]
 802382e:	6963      	ldr	r3, [r4, #20]
 8023830:	2a4a      	cmp	r2, #74	; 0x4a
 8023832:	d128      	bne.n	8023886 <__tzcalc_limits+0xce>
 8023834:	9900      	ldr	r1, [sp, #0]
 8023836:	18ea      	adds	r2, r5, r3
 8023838:	b901      	cbnz	r1, 802383c <__tzcalc_limits+0x84>
 802383a:	b906      	cbnz	r6, 802383e <__tzcalc_limits+0x86>
 802383c:	bb0f      	cbnz	r7, 8023882 <__tzcalc_limits+0xca>
 802383e:	2b3b      	cmp	r3, #59	; 0x3b
 8023840:	bfd4      	ite	le
 8023842:	2300      	movle	r3, #0
 8023844:	2301      	movgt	r3, #1
 8023846:	4413      	add	r3, r2
 8023848:	1e5a      	subs	r2, r3, #1
 802384a:	69a3      	ldr	r3, [r4, #24]
 802384c:	492c      	ldr	r1, [pc, #176]	; (8023900 <__tzcalc_limits+0x148>)
 802384e:	fb01 3202 	mla	r2, r1, r2, r3
 8023852:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8023854:	4413      	add	r3, r2
 8023856:	461a      	mov	r2, r3
 8023858:	17db      	asrs	r3, r3, #31
 802385a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 802385e:	3428      	adds	r4, #40	; 0x28
 8023860:	45a3      	cmp	fp, r4
 8023862:	d1e3      	bne.n	802382c <__tzcalc_limits+0x74>
 8023864:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8023868:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 802386c:	4294      	cmp	r4, r2
 802386e:	eb75 0303 	sbcs.w	r3, r5, r3
 8023872:	bfb4      	ite	lt
 8023874:	2301      	movlt	r3, #1
 8023876:	2300      	movge	r3, #0
 8023878:	6003      	str	r3, [r0, #0]
 802387a:	2001      	movs	r0, #1
 802387c:	b003      	add	sp, #12
 802387e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023882:	2300      	movs	r3, #0
 8023884:	e7df      	b.n	8023846 <__tzcalc_limits+0x8e>
 8023886:	2a44      	cmp	r2, #68	; 0x44
 8023888:	d101      	bne.n	802388e <__tzcalc_limits+0xd6>
 802388a:	18ea      	adds	r2, r5, r3
 802388c:	e7dd      	b.n	802384a <__tzcalc_limits+0x92>
 802388e:	9a00      	ldr	r2, [sp, #0]
 8023890:	bb72      	cbnz	r2, 80238f0 <__tzcalc_limits+0x138>
 8023892:	2e00      	cmp	r6, #0
 8023894:	bf0c      	ite	eq
 8023896:	46e0      	moveq	r8, ip
 8023898:	f04f 0801 	movne.w	r8, #1
 802389c:	4919      	ldr	r1, [pc, #100]	; (8023904 <__tzcalc_limits+0x14c>)
 802389e:	68e2      	ldr	r2, [r4, #12]
 80238a0:	9201      	str	r2, [sp, #4]
 80238a2:	f04f 0a30 	mov.w	sl, #48	; 0x30
 80238a6:	fb0a 1808 	mla	r8, sl, r8, r1
 80238aa:	462a      	mov	r2, r5
 80238ac:	f04f 0900 	mov.w	r9, #0
 80238b0:	f1a8 0804 	sub.w	r8, r8, #4
 80238b4:	9901      	ldr	r1, [sp, #4]
 80238b6:	f109 0901 	add.w	r9, r9, #1
 80238ba:	4549      	cmp	r1, r9
 80238bc:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 80238c0:	dc18      	bgt.n	80238f4 <__tzcalc_limits+0x13c>
 80238c2:	f102 0804 	add.w	r8, r2, #4
 80238c6:	fb98 f9fe 	sdiv	r9, r8, lr
 80238ca:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 80238ce:	eba8 0909 	sub.w	r9, r8, r9
 80238d2:	ebb3 0909 	subs.w	r9, r3, r9
 80238d6:	6923      	ldr	r3, [r4, #16]
 80238d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80238dc:	bf48      	it	mi
 80238de:	f109 0907 	addmi.w	r9, r9, #7
 80238e2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80238e6:	444b      	add	r3, r9
 80238e8:	4553      	cmp	r3, sl
 80238ea:	da05      	bge.n	80238f8 <__tzcalc_limits+0x140>
 80238ec:	441a      	add	r2, r3
 80238ee:	e7ac      	b.n	802384a <__tzcalc_limits+0x92>
 80238f0:	46e0      	mov	r8, ip
 80238f2:	e7d3      	b.n	802389c <__tzcalc_limits+0xe4>
 80238f4:	4452      	add	r2, sl
 80238f6:	e7dd      	b.n	80238b4 <__tzcalc_limits+0xfc>
 80238f8:	3b07      	subs	r3, #7
 80238fa:	e7f5      	b.n	80238e8 <__tzcalc_limits+0x130>
 80238fc:	2000      	movs	r0, #0
 80238fe:	e7bd      	b.n	802387c <__tzcalc_limits+0xc4>
 8023900:	00015180 	.word	0x00015180
 8023904:	0804201c 	.word	0x0804201c

08023908 <__tz_lock>:
 8023908:	4801      	ldr	r0, [pc, #4]	; (8023910 <__tz_lock+0x8>)
 802390a:	f001 bbca 	b.w	80250a2 <__retarget_lock_acquire>
 802390e:	bf00      	nop
 8023910:	2002faf3 	.word	0x2002faf3

08023914 <__tz_unlock>:
 8023914:	4801      	ldr	r0, [pc, #4]	; (802391c <__tz_unlock+0x8>)
 8023916:	f001 bbc6 	b.w	80250a6 <__retarget_lock_release>
 802391a:	bf00      	nop
 802391c:	2002faf3 	.word	0x2002faf3

08023920 <_tzset_unlocked>:
 8023920:	4b01      	ldr	r3, [pc, #4]	; (8023928 <_tzset_unlocked+0x8>)
 8023922:	6818      	ldr	r0, [r3, #0]
 8023924:	f000 b802 	b.w	802392c <_tzset_unlocked_r>
 8023928:	20000480 	.word	0x20000480

0802392c <_tzset_unlocked_r>:
 802392c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023930:	b08d      	sub	sp, #52	; 0x34
 8023932:	4607      	mov	r7, r0
 8023934:	f001 faf8 	bl	8024f28 <__gettzinfo>
 8023938:	49ae      	ldr	r1, [pc, #696]	; (8023bf4 <_tzset_unlocked_r+0x2c8>)
 802393a:	4eaf      	ldr	r6, [pc, #700]	; (8023bf8 <_tzset_unlocked_r+0x2cc>)
 802393c:	4605      	mov	r5, r0
 802393e:	4638      	mov	r0, r7
 8023940:	f001 faea 	bl	8024f18 <_getenv_r>
 8023944:	4604      	mov	r4, r0
 8023946:	b970      	cbnz	r0, 8023966 <_tzset_unlocked_r+0x3a>
 8023948:	4bac      	ldr	r3, [pc, #688]	; (8023bfc <_tzset_unlocked_r+0x2d0>)
 802394a:	4aad      	ldr	r2, [pc, #692]	; (8023c00 <_tzset_unlocked_r+0x2d4>)
 802394c:	6018      	str	r0, [r3, #0]
 802394e:	4bad      	ldr	r3, [pc, #692]	; (8023c04 <_tzset_unlocked_r+0x2d8>)
 8023950:	6018      	str	r0, [r3, #0]
 8023952:	4bad      	ldr	r3, [pc, #692]	; (8023c08 <_tzset_unlocked_r+0x2dc>)
 8023954:	6830      	ldr	r0, [r6, #0]
 8023956:	e9c3 2200 	strd	r2, r2, [r3]
 802395a:	f7fd febb 	bl	80216d4 <free>
 802395e:	6034      	str	r4, [r6, #0]
 8023960:	b00d      	add	sp, #52	; 0x34
 8023962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023966:	6831      	ldr	r1, [r6, #0]
 8023968:	2900      	cmp	r1, #0
 802396a:	d15f      	bne.n	8023a2c <_tzset_unlocked_r+0x100>
 802396c:	6830      	ldr	r0, [r6, #0]
 802396e:	f7fd feb1 	bl	80216d4 <free>
 8023972:	4620      	mov	r0, r4
 8023974:	f7dc fc6e 	bl	8000254 <strlen>
 8023978:	1c41      	adds	r1, r0, #1
 802397a:	4638      	mov	r0, r7
 802397c:	f7fe f9be 	bl	8021cfc <_malloc_r>
 8023980:	6030      	str	r0, [r6, #0]
 8023982:	2800      	cmp	r0, #0
 8023984:	d157      	bne.n	8023a36 <_tzset_unlocked_r+0x10a>
 8023986:	7823      	ldrb	r3, [r4, #0]
 8023988:	4aa0      	ldr	r2, [pc, #640]	; (8023c0c <_tzset_unlocked_r+0x2e0>)
 802398a:	49a1      	ldr	r1, [pc, #644]	; (8023c10 <_tzset_unlocked_r+0x2e4>)
 802398c:	2b3a      	cmp	r3, #58	; 0x3a
 802398e:	bf08      	it	eq
 8023990:	3401      	addeq	r4, #1
 8023992:	ae0a      	add	r6, sp, #40	; 0x28
 8023994:	4633      	mov	r3, r6
 8023996:	4620      	mov	r0, r4
 8023998:	f7fe ffe4 	bl	8022964 <siscanf>
 802399c:	2800      	cmp	r0, #0
 802399e:	dddf      	ble.n	8023960 <_tzset_unlocked_r+0x34>
 80239a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80239a2:	18e7      	adds	r7, r4, r3
 80239a4:	5ce3      	ldrb	r3, [r4, r3]
 80239a6:	2b2d      	cmp	r3, #45	; 0x2d
 80239a8:	d149      	bne.n	8023a3e <_tzset_unlocked_r+0x112>
 80239aa:	3701      	adds	r7, #1
 80239ac:	f04f 34ff 	mov.w	r4, #4294967295
 80239b0:	f10d 0a20 	add.w	sl, sp, #32
 80239b4:	f10d 0b1e 	add.w	fp, sp, #30
 80239b8:	f04f 0800 	mov.w	r8, #0
 80239bc:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80239c0:	4994      	ldr	r1, [pc, #592]	; (8023c14 <_tzset_unlocked_r+0x2e8>)
 80239c2:	9603      	str	r6, [sp, #12]
 80239c4:	f8cd b000 	str.w	fp, [sp]
 80239c8:	4633      	mov	r3, r6
 80239ca:	aa07      	add	r2, sp, #28
 80239cc:	4638      	mov	r0, r7
 80239ce:	f8ad 801e 	strh.w	r8, [sp, #30]
 80239d2:	f8ad 8020 	strh.w	r8, [sp, #32]
 80239d6:	f7fe ffc5 	bl	8022964 <siscanf>
 80239da:	4540      	cmp	r0, r8
 80239dc:	ddc0      	ble.n	8023960 <_tzset_unlocked_r+0x34>
 80239de:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80239e2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80239e6:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8023c20 <_tzset_unlocked_r+0x2f4>
 80239ea:	213c      	movs	r1, #60	; 0x3c
 80239ec:	fb01 2203 	mla	r2, r1, r3, r2
 80239f0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80239f4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80239f8:	fb01 2303 	mla	r3, r1, r3, r2
 80239fc:	435c      	muls	r4, r3
 80239fe:	62ac      	str	r4, [r5, #40]	; 0x28
 8023a00:	4c81      	ldr	r4, [pc, #516]	; (8023c08 <_tzset_unlocked_r+0x2dc>)
 8023a02:	4b82      	ldr	r3, [pc, #520]	; (8023c0c <_tzset_unlocked_r+0x2e0>)
 8023a04:	6023      	str	r3, [r4, #0]
 8023a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023a08:	4981      	ldr	r1, [pc, #516]	; (8023c10 <_tzset_unlocked_r+0x2e4>)
 8023a0a:	441f      	add	r7, r3
 8023a0c:	464a      	mov	r2, r9
 8023a0e:	4633      	mov	r3, r6
 8023a10:	4638      	mov	r0, r7
 8023a12:	f7fe ffa7 	bl	8022964 <siscanf>
 8023a16:	4540      	cmp	r0, r8
 8023a18:	dc16      	bgt.n	8023a48 <_tzset_unlocked_r+0x11c>
 8023a1a:	6823      	ldr	r3, [r4, #0]
 8023a1c:	6063      	str	r3, [r4, #4]
 8023a1e:	4b77      	ldr	r3, [pc, #476]	; (8023bfc <_tzset_unlocked_r+0x2d0>)
 8023a20:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8023a22:	601a      	str	r2, [r3, #0]
 8023a24:	4b77      	ldr	r3, [pc, #476]	; (8023c04 <_tzset_unlocked_r+0x2d8>)
 8023a26:	f8c3 8000 	str.w	r8, [r3]
 8023a2a:	e799      	b.n	8023960 <_tzset_unlocked_r+0x34>
 8023a2c:	f7dc fc08 	bl	8000240 <strcmp>
 8023a30:	2800      	cmp	r0, #0
 8023a32:	d19b      	bne.n	802396c <_tzset_unlocked_r+0x40>
 8023a34:	e794      	b.n	8023960 <_tzset_unlocked_r+0x34>
 8023a36:	4621      	mov	r1, r4
 8023a38:	f7ff f81b 	bl	8022a72 <strcpy>
 8023a3c:	e7a3      	b.n	8023986 <_tzset_unlocked_r+0x5a>
 8023a3e:	2b2b      	cmp	r3, #43	; 0x2b
 8023a40:	bf08      	it	eq
 8023a42:	3701      	addeq	r7, #1
 8023a44:	2401      	movs	r4, #1
 8023a46:	e7b3      	b.n	80239b0 <_tzset_unlocked_r+0x84>
 8023a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023a4a:	f8c4 9004 	str.w	r9, [r4, #4]
 8023a4e:	18fc      	adds	r4, r7, r3
 8023a50:	5cfb      	ldrb	r3, [r7, r3]
 8023a52:	2b2d      	cmp	r3, #45	; 0x2d
 8023a54:	f040 808b 	bne.w	8023b6e <_tzset_unlocked_r+0x242>
 8023a58:	3401      	adds	r4, #1
 8023a5a:	f04f 37ff 	mov.w	r7, #4294967295
 8023a5e:	2300      	movs	r3, #0
 8023a60:	f8ad 301c 	strh.w	r3, [sp, #28]
 8023a64:	f8ad 301e 	strh.w	r3, [sp, #30]
 8023a68:	f8ad 3020 	strh.w	r3, [sp, #32]
 8023a6c:	930a      	str	r3, [sp, #40]	; 0x28
 8023a6e:	e9cd a602 	strd	sl, r6, [sp, #8]
 8023a72:	e9cd b600 	strd	fp, r6, [sp]
 8023a76:	4967      	ldr	r1, [pc, #412]	; (8023c14 <_tzset_unlocked_r+0x2e8>)
 8023a78:	4633      	mov	r3, r6
 8023a7a:	aa07      	add	r2, sp, #28
 8023a7c:	4620      	mov	r0, r4
 8023a7e:	f7fe ff71 	bl	8022964 <siscanf>
 8023a82:	2800      	cmp	r0, #0
 8023a84:	dc78      	bgt.n	8023b78 <_tzset_unlocked_r+0x24c>
 8023a86:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8023a88:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8023a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023a8e:	652f      	str	r7, [r5, #80]	; 0x50
 8023a90:	441c      	add	r4, r3
 8023a92:	462f      	mov	r7, r5
 8023a94:	f04f 0900 	mov.w	r9, #0
 8023a98:	7823      	ldrb	r3, [r4, #0]
 8023a9a:	2b2c      	cmp	r3, #44	; 0x2c
 8023a9c:	bf08      	it	eq
 8023a9e:	3401      	addeq	r4, #1
 8023aa0:	f894 8000 	ldrb.w	r8, [r4]
 8023aa4:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8023aa8:	d178      	bne.n	8023b9c <_tzset_unlocked_r+0x270>
 8023aaa:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8023aae:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8023ab2:	ab09      	add	r3, sp, #36	; 0x24
 8023ab4:	9300      	str	r3, [sp, #0]
 8023ab6:	4958      	ldr	r1, [pc, #352]	; (8023c18 <_tzset_unlocked_r+0x2ec>)
 8023ab8:	9603      	str	r6, [sp, #12]
 8023aba:	4633      	mov	r3, r6
 8023abc:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8023ac0:	4620      	mov	r0, r4
 8023ac2:	f7fe ff4f 	bl	8022964 <siscanf>
 8023ac6:	2803      	cmp	r0, #3
 8023ac8:	f47f af4a 	bne.w	8023960 <_tzset_unlocked_r+0x34>
 8023acc:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8023ad0:	1e4b      	subs	r3, r1, #1
 8023ad2:	2b0b      	cmp	r3, #11
 8023ad4:	f63f af44 	bhi.w	8023960 <_tzset_unlocked_r+0x34>
 8023ad8:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8023adc:	1e53      	subs	r3, r2, #1
 8023ade:	2b04      	cmp	r3, #4
 8023ae0:	f63f af3e 	bhi.w	8023960 <_tzset_unlocked_r+0x34>
 8023ae4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8023ae8:	2b06      	cmp	r3, #6
 8023aea:	f63f af39 	bhi.w	8023960 <_tzset_unlocked_r+0x34>
 8023aee:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8023af2:	f887 8008 	strb.w	r8, [r7, #8]
 8023af6:	617b      	str	r3, [r7, #20]
 8023af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023afa:	eb04 0803 	add.w	r8, r4, r3
 8023afe:	2302      	movs	r3, #2
 8023b00:	f8ad 301c 	strh.w	r3, [sp, #28]
 8023b04:	2300      	movs	r3, #0
 8023b06:	f8ad 301e 	strh.w	r3, [sp, #30]
 8023b0a:	f8ad 3020 	strh.w	r3, [sp, #32]
 8023b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8023b10:	f898 3000 	ldrb.w	r3, [r8]
 8023b14:	2b2f      	cmp	r3, #47	; 0x2f
 8023b16:	d109      	bne.n	8023b2c <_tzset_unlocked_r+0x200>
 8023b18:	e9cd a602 	strd	sl, r6, [sp, #8]
 8023b1c:	e9cd b600 	strd	fp, r6, [sp]
 8023b20:	493e      	ldr	r1, [pc, #248]	; (8023c1c <_tzset_unlocked_r+0x2f0>)
 8023b22:	4633      	mov	r3, r6
 8023b24:	aa07      	add	r2, sp, #28
 8023b26:	4640      	mov	r0, r8
 8023b28:	f7fe ff1c 	bl	8022964 <siscanf>
 8023b2c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8023b30:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8023b34:	213c      	movs	r1, #60	; 0x3c
 8023b36:	fb01 2203 	mla	r2, r1, r3, r2
 8023b3a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8023b3e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8023b42:	fb01 2303 	mla	r3, r1, r3, r2
 8023b46:	61bb      	str	r3, [r7, #24]
 8023b48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8023b4a:	3728      	adds	r7, #40	; 0x28
 8023b4c:	4444      	add	r4, r8
 8023b4e:	f1b9 0f00 	cmp.w	r9, #0
 8023b52:	d020      	beq.n	8023b96 <_tzset_unlocked_r+0x26a>
 8023b54:	6868      	ldr	r0, [r5, #4]
 8023b56:	f7ff fe2f 	bl	80237b8 <__tzcalc_limits>
 8023b5a:	4b28      	ldr	r3, [pc, #160]	; (8023bfc <_tzset_unlocked_r+0x2d0>)
 8023b5c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8023b5e:	601a      	str	r2, [r3, #0]
 8023b60:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8023b62:	1a9b      	subs	r3, r3, r2
 8023b64:	4a27      	ldr	r2, [pc, #156]	; (8023c04 <_tzset_unlocked_r+0x2d8>)
 8023b66:	bf18      	it	ne
 8023b68:	2301      	movne	r3, #1
 8023b6a:	6013      	str	r3, [r2, #0]
 8023b6c:	e6f8      	b.n	8023960 <_tzset_unlocked_r+0x34>
 8023b6e:	2b2b      	cmp	r3, #43	; 0x2b
 8023b70:	bf08      	it	eq
 8023b72:	3401      	addeq	r4, #1
 8023b74:	2701      	movs	r7, #1
 8023b76:	e772      	b.n	8023a5e <_tzset_unlocked_r+0x132>
 8023b78:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8023b7c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8023b80:	213c      	movs	r1, #60	; 0x3c
 8023b82:	fb01 2203 	mla	r2, r1, r3, r2
 8023b86:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8023b8a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8023b8e:	fb01 2303 	mla	r3, r1, r3, r2
 8023b92:	435f      	muls	r7, r3
 8023b94:	e77a      	b.n	8023a8c <_tzset_unlocked_r+0x160>
 8023b96:	f04f 0901 	mov.w	r9, #1
 8023b9a:	e77d      	b.n	8023a98 <_tzset_unlocked_r+0x16c>
 8023b9c:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8023ba0:	bf06      	itte	eq
 8023ba2:	3401      	addeq	r4, #1
 8023ba4:	4643      	moveq	r3, r8
 8023ba6:	2344      	movne	r3, #68	; 0x44
 8023ba8:	220a      	movs	r2, #10
 8023baa:	a90b      	add	r1, sp, #44	; 0x2c
 8023bac:	4620      	mov	r0, r4
 8023bae:	9305      	str	r3, [sp, #20]
 8023bb0:	f7ff fdf8 	bl	80237a4 <strtoul>
 8023bb4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8023bb8:	9b05      	ldr	r3, [sp, #20]
 8023bba:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8023bbe:	45a0      	cmp	r8, r4
 8023bc0:	d114      	bne.n	8023bec <_tzset_unlocked_r+0x2c0>
 8023bc2:	234d      	movs	r3, #77	; 0x4d
 8023bc4:	f1b9 0f00 	cmp.w	r9, #0
 8023bc8:	d107      	bne.n	8023bda <_tzset_unlocked_r+0x2ae>
 8023bca:	722b      	strb	r3, [r5, #8]
 8023bcc:	2103      	movs	r1, #3
 8023bce:	2302      	movs	r3, #2
 8023bd0:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8023bd4:	f8c5 9014 	str.w	r9, [r5, #20]
 8023bd8:	e791      	b.n	8023afe <_tzset_unlocked_r+0x1d2>
 8023bda:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8023bde:	220b      	movs	r2, #11
 8023be0:	2301      	movs	r3, #1
 8023be2:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8023be6:	2300      	movs	r3, #0
 8023be8:	63eb      	str	r3, [r5, #60]	; 0x3c
 8023bea:	e788      	b.n	8023afe <_tzset_unlocked_r+0x1d2>
 8023bec:	b280      	uxth	r0, r0
 8023bee:	723b      	strb	r3, [r7, #8]
 8023bf0:	6178      	str	r0, [r7, #20]
 8023bf2:	e784      	b.n	8023afe <_tzset_unlocked_r+0x1d2>
 8023bf4:	08042390 	.word	0x08042390
 8023bf8:	2001ad90 	.word	0x2001ad90
 8023bfc:	2001ad98 	.word	0x2001ad98
 8023c00:	08042393 	.word	0x08042393
 8023c04:	2001ad94 	.word	0x2001ad94
 8023c08:	200004e4 	.word	0x200004e4
 8023c0c:	2001ad83 	.word	0x2001ad83
 8023c10:	08042397 	.word	0x08042397
 8023c14:	080423ba 	.word	0x080423ba
 8023c18:	080423a6 	.word	0x080423a6
 8023c1c:	080423b9 	.word	0x080423b9
 8023c20:	2001ad78 	.word	0x2001ad78

08023c24 <__swbuf_r>:
 8023c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023c26:	460e      	mov	r6, r1
 8023c28:	4614      	mov	r4, r2
 8023c2a:	4605      	mov	r5, r0
 8023c2c:	b118      	cbz	r0, 8023c36 <__swbuf_r+0x12>
 8023c2e:	6983      	ldr	r3, [r0, #24]
 8023c30:	b90b      	cbnz	r3, 8023c36 <__swbuf_r+0x12>
 8023c32:	f001 f887 	bl	8024d44 <__sinit>
 8023c36:	4b21      	ldr	r3, [pc, #132]	; (8023cbc <__swbuf_r+0x98>)
 8023c38:	429c      	cmp	r4, r3
 8023c3a:	d12b      	bne.n	8023c94 <__swbuf_r+0x70>
 8023c3c:	686c      	ldr	r4, [r5, #4]
 8023c3e:	69a3      	ldr	r3, [r4, #24]
 8023c40:	60a3      	str	r3, [r4, #8]
 8023c42:	89a3      	ldrh	r3, [r4, #12]
 8023c44:	071a      	lsls	r2, r3, #28
 8023c46:	d52f      	bpl.n	8023ca8 <__swbuf_r+0x84>
 8023c48:	6923      	ldr	r3, [r4, #16]
 8023c4a:	b36b      	cbz	r3, 8023ca8 <__swbuf_r+0x84>
 8023c4c:	6923      	ldr	r3, [r4, #16]
 8023c4e:	6820      	ldr	r0, [r4, #0]
 8023c50:	1ac0      	subs	r0, r0, r3
 8023c52:	6963      	ldr	r3, [r4, #20]
 8023c54:	b2f6      	uxtb	r6, r6
 8023c56:	4283      	cmp	r3, r0
 8023c58:	4637      	mov	r7, r6
 8023c5a:	dc04      	bgt.n	8023c66 <__swbuf_r+0x42>
 8023c5c:	4621      	mov	r1, r4
 8023c5e:	4628      	mov	r0, r5
 8023c60:	f000 ffdc 	bl	8024c1c <_fflush_r>
 8023c64:	bb30      	cbnz	r0, 8023cb4 <__swbuf_r+0x90>
 8023c66:	68a3      	ldr	r3, [r4, #8]
 8023c68:	3b01      	subs	r3, #1
 8023c6a:	60a3      	str	r3, [r4, #8]
 8023c6c:	6823      	ldr	r3, [r4, #0]
 8023c6e:	1c5a      	adds	r2, r3, #1
 8023c70:	6022      	str	r2, [r4, #0]
 8023c72:	701e      	strb	r6, [r3, #0]
 8023c74:	6963      	ldr	r3, [r4, #20]
 8023c76:	3001      	adds	r0, #1
 8023c78:	4283      	cmp	r3, r0
 8023c7a:	d004      	beq.n	8023c86 <__swbuf_r+0x62>
 8023c7c:	89a3      	ldrh	r3, [r4, #12]
 8023c7e:	07db      	lsls	r3, r3, #31
 8023c80:	d506      	bpl.n	8023c90 <__swbuf_r+0x6c>
 8023c82:	2e0a      	cmp	r6, #10
 8023c84:	d104      	bne.n	8023c90 <__swbuf_r+0x6c>
 8023c86:	4621      	mov	r1, r4
 8023c88:	4628      	mov	r0, r5
 8023c8a:	f000 ffc7 	bl	8024c1c <_fflush_r>
 8023c8e:	b988      	cbnz	r0, 8023cb4 <__swbuf_r+0x90>
 8023c90:	4638      	mov	r0, r7
 8023c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023c94:	4b0a      	ldr	r3, [pc, #40]	; (8023cc0 <__swbuf_r+0x9c>)
 8023c96:	429c      	cmp	r4, r3
 8023c98:	d101      	bne.n	8023c9e <__swbuf_r+0x7a>
 8023c9a:	68ac      	ldr	r4, [r5, #8]
 8023c9c:	e7cf      	b.n	8023c3e <__swbuf_r+0x1a>
 8023c9e:	4b09      	ldr	r3, [pc, #36]	; (8023cc4 <__swbuf_r+0xa0>)
 8023ca0:	429c      	cmp	r4, r3
 8023ca2:	bf08      	it	eq
 8023ca4:	68ec      	ldreq	r4, [r5, #12]
 8023ca6:	e7ca      	b.n	8023c3e <__swbuf_r+0x1a>
 8023ca8:	4621      	mov	r1, r4
 8023caa:	4628      	mov	r0, r5
 8023cac:	f000 f81e 	bl	8023cec <__swsetup_r>
 8023cb0:	2800      	cmp	r0, #0
 8023cb2:	d0cb      	beq.n	8023c4c <__swbuf_r+0x28>
 8023cb4:	f04f 37ff 	mov.w	r7, #4294967295
 8023cb8:	e7ea      	b.n	8023c90 <__swbuf_r+0x6c>
 8023cba:	bf00      	nop
 8023cbc:	08042560 	.word	0x08042560
 8023cc0:	08042580 	.word	0x08042580
 8023cc4:	08042540 	.word	0x08042540

08023cc8 <_write_r>:
 8023cc8:	b538      	push	{r3, r4, r5, lr}
 8023cca:	4d07      	ldr	r5, [pc, #28]	; (8023ce8 <_write_r+0x20>)
 8023ccc:	4604      	mov	r4, r0
 8023cce:	4608      	mov	r0, r1
 8023cd0:	4611      	mov	r1, r2
 8023cd2:	2200      	movs	r2, #0
 8023cd4:	602a      	str	r2, [r5, #0]
 8023cd6:	461a      	mov	r2, r3
 8023cd8:	f7de fe70 	bl	80029bc <_write>
 8023cdc:	1c43      	adds	r3, r0, #1
 8023cde:	d102      	bne.n	8023ce6 <_write_r+0x1e>
 8023ce0:	682b      	ldr	r3, [r5, #0]
 8023ce2:	b103      	cbz	r3, 8023ce6 <_write_r+0x1e>
 8023ce4:	6023      	str	r3, [r4, #0]
 8023ce6:	bd38      	pop	{r3, r4, r5, pc}
 8023ce8:	2002e210 	.word	0x2002e210

08023cec <__swsetup_r>:
 8023cec:	4b32      	ldr	r3, [pc, #200]	; (8023db8 <__swsetup_r+0xcc>)
 8023cee:	b570      	push	{r4, r5, r6, lr}
 8023cf0:	681d      	ldr	r5, [r3, #0]
 8023cf2:	4606      	mov	r6, r0
 8023cf4:	460c      	mov	r4, r1
 8023cf6:	b125      	cbz	r5, 8023d02 <__swsetup_r+0x16>
 8023cf8:	69ab      	ldr	r3, [r5, #24]
 8023cfa:	b913      	cbnz	r3, 8023d02 <__swsetup_r+0x16>
 8023cfc:	4628      	mov	r0, r5
 8023cfe:	f001 f821 	bl	8024d44 <__sinit>
 8023d02:	4b2e      	ldr	r3, [pc, #184]	; (8023dbc <__swsetup_r+0xd0>)
 8023d04:	429c      	cmp	r4, r3
 8023d06:	d10f      	bne.n	8023d28 <__swsetup_r+0x3c>
 8023d08:	686c      	ldr	r4, [r5, #4]
 8023d0a:	89a3      	ldrh	r3, [r4, #12]
 8023d0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8023d10:	0719      	lsls	r1, r3, #28
 8023d12:	d42c      	bmi.n	8023d6e <__swsetup_r+0x82>
 8023d14:	06dd      	lsls	r5, r3, #27
 8023d16:	d411      	bmi.n	8023d3c <__swsetup_r+0x50>
 8023d18:	2309      	movs	r3, #9
 8023d1a:	6033      	str	r3, [r6, #0]
 8023d1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8023d20:	81a3      	strh	r3, [r4, #12]
 8023d22:	f04f 30ff 	mov.w	r0, #4294967295
 8023d26:	e03e      	b.n	8023da6 <__swsetup_r+0xba>
 8023d28:	4b25      	ldr	r3, [pc, #148]	; (8023dc0 <__swsetup_r+0xd4>)
 8023d2a:	429c      	cmp	r4, r3
 8023d2c:	d101      	bne.n	8023d32 <__swsetup_r+0x46>
 8023d2e:	68ac      	ldr	r4, [r5, #8]
 8023d30:	e7eb      	b.n	8023d0a <__swsetup_r+0x1e>
 8023d32:	4b24      	ldr	r3, [pc, #144]	; (8023dc4 <__swsetup_r+0xd8>)
 8023d34:	429c      	cmp	r4, r3
 8023d36:	bf08      	it	eq
 8023d38:	68ec      	ldreq	r4, [r5, #12]
 8023d3a:	e7e6      	b.n	8023d0a <__swsetup_r+0x1e>
 8023d3c:	0758      	lsls	r0, r3, #29
 8023d3e:	d512      	bpl.n	8023d66 <__swsetup_r+0x7a>
 8023d40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8023d42:	b141      	cbz	r1, 8023d56 <__swsetup_r+0x6a>
 8023d44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023d48:	4299      	cmp	r1, r3
 8023d4a:	d002      	beq.n	8023d52 <__swsetup_r+0x66>
 8023d4c:	4630      	mov	r0, r6
 8023d4e:	f7fd ff85 	bl	8021c5c <_free_r>
 8023d52:	2300      	movs	r3, #0
 8023d54:	6363      	str	r3, [r4, #52]	; 0x34
 8023d56:	89a3      	ldrh	r3, [r4, #12]
 8023d58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8023d5c:	81a3      	strh	r3, [r4, #12]
 8023d5e:	2300      	movs	r3, #0
 8023d60:	6063      	str	r3, [r4, #4]
 8023d62:	6923      	ldr	r3, [r4, #16]
 8023d64:	6023      	str	r3, [r4, #0]
 8023d66:	89a3      	ldrh	r3, [r4, #12]
 8023d68:	f043 0308 	orr.w	r3, r3, #8
 8023d6c:	81a3      	strh	r3, [r4, #12]
 8023d6e:	6923      	ldr	r3, [r4, #16]
 8023d70:	b94b      	cbnz	r3, 8023d86 <__swsetup_r+0x9a>
 8023d72:	89a3      	ldrh	r3, [r4, #12]
 8023d74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8023d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8023d7c:	d003      	beq.n	8023d86 <__swsetup_r+0x9a>
 8023d7e:	4621      	mov	r1, r4
 8023d80:	4630      	mov	r0, r6
 8023d82:	f001 f9c9 	bl	8025118 <__smakebuf_r>
 8023d86:	89a0      	ldrh	r0, [r4, #12]
 8023d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8023d8c:	f010 0301 	ands.w	r3, r0, #1
 8023d90:	d00a      	beq.n	8023da8 <__swsetup_r+0xbc>
 8023d92:	2300      	movs	r3, #0
 8023d94:	60a3      	str	r3, [r4, #8]
 8023d96:	6963      	ldr	r3, [r4, #20]
 8023d98:	425b      	negs	r3, r3
 8023d9a:	61a3      	str	r3, [r4, #24]
 8023d9c:	6923      	ldr	r3, [r4, #16]
 8023d9e:	b943      	cbnz	r3, 8023db2 <__swsetup_r+0xc6>
 8023da0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8023da4:	d1ba      	bne.n	8023d1c <__swsetup_r+0x30>
 8023da6:	bd70      	pop	{r4, r5, r6, pc}
 8023da8:	0781      	lsls	r1, r0, #30
 8023daa:	bf58      	it	pl
 8023dac:	6963      	ldrpl	r3, [r4, #20]
 8023dae:	60a3      	str	r3, [r4, #8]
 8023db0:	e7f4      	b.n	8023d9c <__swsetup_r+0xb0>
 8023db2:	2000      	movs	r0, #0
 8023db4:	e7f7      	b.n	8023da6 <__swsetup_r+0xba>
 8023db6:	bf00      	nop
 8023db8:	20000480 	.word	0x20000480
 8023dbc:	08042560 	.word	0x08042560
 8023dc0:	08042580 	.word	0x08042580
 8023dc4:	08042540 	.word	0x08042540

08023dc8 <abs>:
 8023dc8:	2800      	cmp	r0, #0
 8023dca:	bfb8      	it	lt
 8023dcc:	4240      	neglt	r0, r0
 8023dce:	4770      	bx	lr

08023dd0 <asctime>:
 8023dd0:	4b0d      	ldr	r3, [pc, #52]	; (8023e08 <asctime+0x38>)
 8023dd2:	b570      	push	{r4, r5, r6, lr}
 8023dd4:	681d      	ldr	r5, [r3, #0]
 8023dd6:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 8023dd8:	4604      	mov	r4, r0
 8023dda:	b976      	cbnz	r6, 8023dfa <asctime+0x2a>
 8023ddc:	201a      	movs	r0, #26
 8023dde:	f7fd fc71 	bl	80216c4 <malloc>
 8023de2:	4602      	mov	r2, r0
 8023de4:	6428      	str	r0, [r5, #64]	; 0x40
 8023de6:	b920      	cbnz	r0, 8023df2 <asctime+0x22>
 8023de8:	4b08      	ldr	r3, [pc, #32]	; (8023e0c <asctime+0x3c>)
 8023dea:	4809      	ldr	r0, [pc, #36]	; (8023e10 <asctime+0x40>)
 8023dec:	2137      	movs	r1, #55	; 0x37
 8023dee:	f000 f837 	bl	8023e60 <__assert_func>
 8023df2:	221a      	movs	r2, #26
 8023df4:	4631      	mov	r1, r6
 8023df6:	f7fd fcab 	bl	8021750 <memset>
 8023dfa:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8023dfc:	4620      	mov	r0, r4
 8023dfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8023e02:	f000 b807 	b.w	8023e14 <asctime_r>
 8023e06:	bf00      	nop
 8023e08:	20000480 	.word	0x20000480
 8023e0c:	08041f44 	.word	0x08041f44
 8023e10:	080423cc 	.word	0x080423cc

08023e14 <asctime_r>:
 8023e14:	b510      	push	{r4, lr}
 8023e16:	460c      	mov	r4, r1
 8023e18:	6941      	ldr	r1, [r0, #20]
 8023e1a:	6903      	ldr	r3, [r0, #16]
 8023e1c:	6982      	ldr	r2, [r0, #24]
 8023e1e:	b086      	sub	sp, #24
 8023e20:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8023e24:	9104      	str	r1, [sp, #16]
 8023e26:	6801      	ldr	r1, [r0, #0]
 8023e28:	9103      	str	r1, [sp, #12]
 8023e2a:	6841      	ldr	r1, [r0, #4]
 8023e2c:	9102      	str	r1, [sp, #8]
 8023e2e:	6881      	ldr	r1, [r0, #8]
 8023e30:	9101      	str	r1, [sp, #4]
 8023e32:	68c1      	ldr	r1, [r0, #12]
 8023e34:	9100      	str	r1, [sp, #0]
 8023e36:	4907      	ldr	r1, [pc, #28]	; (8023e54 <asctime_r+0x40>)
 8023e38:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8023e3c:	440b      	add	r3, r1
 8023e3e:	4906      	ldr	r1, [pc, #24]	; (8023e58 <asctime_r+0x44>)
 8023e40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8023e44:	440a      	add	r2, r1
 8023e46:	4620      	mov	r0, r4
 8023e48:	4904      	ldr	r1, [pc, #16]	; (8023e5c <asctime_r+0x48>)
 8023e4a:	f7fe fd6b 	bl	8022924 <siprintf>
 8023e4e:	4620      	mov	r0, r4
 8023e50:	b006      	add	sp, #24
 8023e52:	bd10      	pop	{r4, pc}
 8023e54:	08042461 	.word	0x08042461
 8023e58:	0804244c 	.word	0x0804244c
 8023e5c:	0804242c 	.word	0x0804242c

08023e60 <__assert_func>:
 8023e60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8023e62:	4614      	mov	r4, r2
 8023e64:	461a      	mov	r2, r3
 8023e66:	4b09      	ldr	r3, [pc, #36]	; (8023e8c <__assert_func+0x2c>)
 8023e68:	681b      	ldr	r3, [r3, #0]
 8023e6a:	4605      	mov	r5, r0
 8023e6c:	68d8      	ldr	r0, [r3, #12]
 8023e6e:	b14c      	cbz	r4, 8023e84 <__assert_func+0x24>
 8023e70:	4b07      	ldr	r3, [pc, #28]	; (8023e90 <__assert_func+0x30>)
 8023e72:	9100      	str	r1, [sp, #0]
 8023e74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8023e78:	4906      	ldr	r1, [pc, #24]	; (8023e94 <__assert_func+0x34>)
 8023e7a:	462b      	mov	r3, r5
 8023e7c:	f000 ffe0 	bl	8024e40 <fiprintf>
 8023e80:	f002 fc09 	bl	8026696 <abort>
 8023e84:	4b04      	ldr	r3, [pc, #16]	; (8023e98 <__assert_func+0x38>)
 8023e86:	461c      	mov	r4, r3
 8023e88:	e7f3      	b.n	8023e72 <__assert_func+0x12>
 8023e8a:	bf00      	nop
 8023e8c:	20000480 	.word	0x20000480
 8023e90:	08042485 	.word	0x08042485
 8023e94:	08042492 	.word	0x08042492
 8023e98:	0804244b 	.word	0x0804244b

08023e9c <_close_r>:
 8023e9c:	b538      	push	{r3, r4, r5, lr}
 8023e9e:	4d06      	ldr	r5, [pc, #24]	; (8023eb8 <_close_r+0x1c>)
 8023ea0:	2300      	movs	r3, #0
 8023ea2:	4604      	mov	r4, r0
 8023ea4:	4608      	mov	r0, r1
 8023ea6:	602b      	str	r3, [r5, #0]
 8023ea8:	f7e1 fe0c 	bl	8005ac4 <_close>
 8023eac:	1c43      	adds	r3, r0, #1
 8023eae:	d102      	bne.n	8023eb6 <_close_r+0x1a>
 8023eb0:	682b      	ldr	r3, [r5, #0]
 8023eb2:	b103      	cbz	r3, 8023eb6 <_close_r+0x1a>
 8023eb4:	6023      	str	r3, [r4, #0]
 8023eb6:	bd38      	pop	{r3, r4, r5, pc}
 8023eb8:	2002e210 	.word	0x2002e210

08023ebc <div>:
 8023ebc:	2900      	cmp	r1, #0
 8023ebe:	b510      	push	{r4, lr}
 8023ec0:	fb91 f4f2 	sdiv	r4, r1, r2
 8023ec4:	fb02 1314 	mls	r3, r2, r4, r1
 8023ec8:	db06      	blt.n	8023ed8 <div+0x1c>
 8023eca:	2b00      	cmp	r3, #0
 8023ecc:	da01      	bge.n	8023ed2 <div+0x16>
 8023ece:	3401      	adds	r4, #1
 8023ed0:	1a9b      	subs	r3, r3, r2
 8023ed2:	e9c0 4300 	strd	r4, r3, [r0]
 8023ed6:	bd10      	pop	{r4, pc}
 8023ed8:	2b00      	cmp	r3, #0
 8023eda:	bfc4      	itt	gt
 8023edc:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8023ee0:	189b      	addgt	r3, r3, r2
 8023ee2:	e7f6      	b.n	8023ed2 <div+0x16>

08023ee4 <quorem>:
 8023ee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023ee8:	6903      	ldr	r3, [r0, #16]
 8023eea:	690c      	ldr	r4, [r1, #16]
 8023eec:	42a3      	cmp	r3, r4
 8023eee:	4607      	mov	r7, r0
 8023ef0:	f2c0 8081 	blt.w	8023ff6 <quorem+0x112>
 8023ef4:	3c01      	subs	r4, #1
 8023ef6:	f101 0814 	add.w	r8, r1, #20
 8023efa:	f100 0514 	add.w	r5, r0, #20
 8023efe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8023f02:	9301      	str	r3, [sp, #4]
 8023f04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8023f08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023f0c:	3301      	adds	r3, #1
 8023f0e:	429a      	cmp	r2, r3
 8023f10:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8023f14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8023f18:	fbb2 f6f3 	udiv	r6, r2, r3
 8023f1c:	d331      	bcc.n	8023f82 <quorem+0x9e>
 8023f1e:	f04f 0e00 	mov.w	lr, #0
 8023f22:	4640      	mov	r0, r8
 8023f24:	46ac      	mov	ip, r5
 8023f26:	46f2      	mov	sl, lr
 8023f28:	f850 2b04 	ldr.w	r2, [r0], #4
 8023f2c:	b293      	uxth	r3, r2
 8023f2e:	fb06 e303 	mla	r3, r6, r3, lr
 8023f32:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8023f36:	b29b      	uxth	r3, r3
 8023f38:	ebaa 0303 	sub.w	r3, sl, r3
 8023f3c:	0c12      	lsrs	r2, r2, #16
 8023f3e:	f8dc a000 	ldr.w	sl, [ip]
 8023f42:	fb06 e202 	mla	r2, r6, r2, lr
 8023f46:	fa13 f38a 	uxtah	r3, r3, sl
 8023f4a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8023f4e:	fa1f fa82 	uxth.w	sl, r2
 8023f52:	f8dc 2000 	ldr.w	r2, [ip]
 8023f56:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8023f5a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8023f5e:	b29b      	uxth	r3, r3
 8023f60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023f64:	4581      	cmp	r9, r0
 8023f66:	f84c 3b04 	str.w	r3, [ip], #4
 8023f6a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8023f6e:	d2db      	bcs.n	8023f28 <quorem+0x44>
 8023f70:	f855 300b 	ldr.w	r3, [r5, fp]
 8023f74:	b92b      	cbnz	r3, 8023f82 <quorem+0x9e>
 8023f76:	9b01      	ldr	r3, [sp, #4]
 8023f78:	3b04      	subs	r3, #4
 8023f7a:	429d      	cmp	r5, r3
 8023f7c:	461a      	mov	r2, r3
 8023f7e:	d32e      	bcc.n	8023fde <quorem+0xfa>
 8023f80:	613c      	str	r4, [r7, #16]
 8023f82:	4638      	mov	r0, r7
 8023f84:	f001 fba4 	bl	80256d0 <__mcmp>
 8023f88:	2800      	cmp	r0, #0
 8023f8a:	db24      	blt.n	8023fd6 <quorem+0xf2>
 8023f8c:	3601      	adds	r6, #1
 8023f8e:	4628      	mov	r0, r5
 8023f90:	f04f 0c00 	mov.w	ip, #0
 8023f94:	f858 2b04 	ldr.w	r2, [r8], #4
 8023f98:	f8d0 e000 	ldr.w	lr, [r0]
 8023f9c:	b293      	uxth	r3, r2
 8023f9e:	ebac 0303 	sub.w	r3, ip, r3
 8023fa2:	0c12      	lsrs	r2, r2, #16
 8023fa4:	fa13 f38e 	uxtah	r3, r3, lr
 8023fa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8023fac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8023fb0:	b29b      	uxth	r3, r3
 8023fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023fb6:	45c1      	cmp	r9, r8
 8023fb8:	f840 3b04 	str.w	r3, [r0], #4
 8023fbc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8023fc0:	d2e8      	bcs.n	8023f94 <quorem+0xb0>
 8023fc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023fc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8023fca:	b922      	cbnz	r2, 8023fd6 <quorem+0xf2>
 8023fcc:	3b04      	subs	r3, #4
 8023fce:	429d      	cmp	r5, r3
 8023fd0:	461a      	mov	r2, r3
 8023fd2:	d30a      	bcc.n	8023fea <quorem+0x106>
 8023fd4:	613c      	str	r4, [r7, #16]
 8023fd6:	4630      	mov	r0, r6
 8023fd8:	b003      	add	sp, #12
 8023fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023fde:	6812      	ldr	r2, [r2, #0]
 8023fe0:	3b04      	subs	r3, #4
 8023fe2:	2a00      	cmp	r2, #0
 8023fe4:	d1cc      	bne.n	8023f80 <quorem+0x9c>
 8023fe6:	3c01      	subs	r4, #1
 8023fe8:	e7c7      	b.n	8023f7a <quorem+0x96>
 8023fea:	6812      	ldr	r2, [r2, #0]
 8023fec:	3b04      	subs	r3, #4
 8023fee:	2a00      	cmp	r2, #0
 8023ff0:	d1f0      	bne.n	8023fd4 <quorem+0xf0>
 8023ff2:	3c01      	subs	r4, #1
 8023ff4:	e7eb      	b.n	8023fce <quorem+0xea>
 8023ff6:	2000      	movs	r0, #0
 8023ff8:	e7ee      	b.n	8023fd8 <quorem+0xf4>
 8023ffa:	0000      	movs	r0, r0
 8023ffc:	0000      	movs	r0, r0
	...

08024000 <_dtoa_r>:
 8024000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024004:	ec59 8b10 	vmov	r8, r9, d0
 8024008:	b095      	sub	sp, #84	; 0x54
 802400a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 802400c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 802400e:	9107      	str	r1, [sp, #28]
 8024010:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8024014:	4606      	mov	r6, r0
 8024016:	9209      	str	r2, [sp, #36]	; 0x24
 8024018:	9310      	str	r3, [sp, #64]	; 0x40
 802401a:	b975      	cbnz	r5, 802403a <_dtoa_r+0x3a>
 802401c:	2010      	movs	r0, #16
 802401e:	f7fd fb51 	bl	80216c4 <malloc>
 8024022:	4602      	mov	r2, r0
 8024024:	6270      	str	r0, [r6, #36]	; 0x24
 8024026:	b920      	cbnz	r0, 8024032 <_dtoa_r+0x32>
 8024028:	4bab      	ldr	r3, [pc, #684]	; (80242d8 <_dtoa_r+0x2d8>)
 802402a:	21ea      	movs	r1, #234	; 0xea
 802402c:	48ab      	ldr	r0, [pc, #684]	; (80242dc <_dtoa_r+0x2dc>)
 802402e:	f7ff ff17 	bl	8023e60 <__assert_func>
 8024032:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8024036:	6005      	str	r5, [r0, #0]
 8024038:	60c5      	str	r5, [r0, #12]
 802403a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 802403c:	6819      	ldr	r1, [r3, #0]
 802403e:	b151      	cbz	r1, 8024056 <_dtoa_r+0x56>
 8024040:	685a      	ldr	r2, [r3, #4]
 8024042:	604a      	str	r2, [r1, #4]
 8024044:	2301      	movs	r3, #1
 8024046:	4093      	lsls	r3, r2
 8024048:	608b      	str	r3, [r1, #8]
 802404a:	4630      	mov	r0, r6
 802404c:	f001 f902 	bl	8025254 <_Bfree>
 8024050:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8024052:	2200      	movs	r2, #0
 8024054:	601a      	str	r2, [r3, #0]
 8024056:	f1b9 0300 	subs.w	r3, r9, #0
 802405a:	bfbb      	ittet	lt
 802405c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8024060:	9303      	strlt	r3, [sp, #12]
 8024062:	2300      	movge	r3, #0
 8024064:	2201      	movlt	r2, #1
 8024066:	bfac      	ite	ge
 8024068:	6023      	strge	r3, [r4, #0]
 802406a:	6022      	strlt	r2, [r4, #0]
 802406c:	4b9c      	ldr	r3, [pc, #624]	; (80242e0 <_dtoa_r+0x2e0>)
 802406e:	9c03      	ldr	r4, [sp, #12]
 8024070:	43a3      	bics	r3, r4
 8024072:	d11a      	bne.n	80240aa <_dtoa_r+0xaa>
 8024074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8024076:	f242 730f 	movw	r3, #9999	; 0x270f
 802407a:	6013      	str	r3, [r2, #0]
 802407c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8024080:	ea53 0308 	orrs.w	r3, r3, r8
 8024084:	f000 8512 	beq.w	8024aac <_dtoa_r+0xaac>
 8024088:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802408a:	b953      	cbnz	r3, 80240a2 <_dtoa_r+0xa2>
 802408c:	4b95      	ldr	r3, [pc, #596]	; (80242e4 <_dtoa_r+0x2e4>)
 802408e:	e01f      	b.n	80240d0 <_dtoa_r+0xd0>
 8024090:	4b95      	ldr	r3, [pc, #596]	; (80242e8 <_dtoa_r+0x2e8>)
 8024092:	9300      	str	r3, [sp, #0]
 8024094:	3308      	adds	r3, #8
 8024096:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8024098:	6013      	str	r3, [r2, #0]
 802409a:	9800      	ldr	r0, [sp, #0]
 802409c:	b015      	add	sp, #84	; 0x54
 802409e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80240a2:	4b90      	ldr	r3, [pc, #576]	; (80242e4 <_dtoa_r+0x2e4>)
 80240a4:	9300      	str	r3, [sp, #0]
 80240a6:	3303      	adds	r3, #3
 80240a8:	e7f5      	b.n	8024096 <_dtoa_r+0x96>
 80240aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80240ae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80240b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80240b6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80240ba:	d10b      	bne.n	80240d4 <_dtoa_r+0xd4>
 80240bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80240be:	2301      	movs	r3, #1
 80240c0:	6013      	str	r3, [r2, #0]
 80240c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80240c4:	2b00      	cmp	r3, #0
 80240c6:	f000 84ee 	beq.w	8024aa6 <_dtoa_r+0xaa6>
 80240ca:	4888      	ldr	r0, [pc, #544]	; (80242ec <_dtoa_r+0x2ec>)
 80240cc:	6018      	str	r0, [r3, #0]
 80240ce:	1e43      	subs	r3, r0, #1
 80240d0:	9300      	str	r3, [sp, #0]
 80240d2:	e7e2      	b.n	802409a <_dtoa_r+0x9a>
 80240d4:	a913      	add	r1, sp, #76	; 0x4c
 80240d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80240da:	aa12      	add	r2, sp, #72	; 0x48
 80240dc:	4630      	mov	r0, r6
 80240de:	f001 fb9b 	bl	8025818 <__d2b>
 80240e2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80240e6:	4605      	mov	r5, r0
 80240e8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80240ea:	2900      	cmp	r1, #0
 80240ec:	d047      	beq.n	802417e <_dtoa_r+0x17e>
 80240ee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80240f0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80240f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80240f8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80240fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8024100:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8024104:	2400      	movs	r4, #0
 8024106:	ec43 2b16 	vmov	d6, r2, r3
 802410a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 802410e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80242c0 <_dtoa_r+0x2c0>
 8024112:	ee36 7b47 	vsub.f64	d7, d6, d7
 8024116:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80242c8 <_dtoa_r+0x2c8>
 802411a:	eea7 6b05 	vfma.f64	d6, d7, d5
 802411e:	eeb0 7b46 	vmov.f64	d7, d6
 8024122:	ee06 1a90 	vmov	s13, r1
 8024126:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 802412a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80242d0 <_dtoa_r+0x2d0>
 802412e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8024132:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8024136:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 802413a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802413e:	ee16 ba90 	vmov	fp, s13
 8024142:	9411      	str	r4, [sp, #68]	; 0x44
 8024144:	d508      	bpl.n	8024158 <_dtoa_r+0x158>
 8024146:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 802414a:	eeb4 6b47 	vcmp.f64	d6, d7
 802414e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024152:	bf18      	it	ne
 8024154:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8024158:	f1bb 0f16 	cmp.w	fp, #22
 802415c:	d832      	bhi.n	80241c4 <_dtoa_r+0x1c4>
 802415e:	4b64      	ldr	r3, [pc, #400]	; (80242f0 <_dtoa_r+0x2f0>)
 8024160:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8024164:	ed93 7b00 	vldr	d7, [r3]
 8024168:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 802416c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8024170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024174:	d501      	bpl.n	802417a <_dtoa_r+0x17a>
 8024176:	f10b 3bff 	add.w	fp, fp, #4294967295
 802417a:	2300      	movs	r3, #0
 802417c:	e023      	b.n	80241c6 <_dtoa_r+0x1c6>
 802417e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8024180:	4401      	add	r1, r0
 8024182:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8024186:	2b20      	cmp	r3, #32
 8024188:	bfc3      	ittte	gt
 802418a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 802418e:	fa04 f303 	lslgt.w	r3, r4, r3
 8024192:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8024196:	f1c3 0320 	rsble	r3, r3, #32
 802419a:	bfc6      	itte	gt
 802419c:	fa28 f804 	lsrgt.w	r8, r8, r4
 80241a0:	ea43 0308 	orrgt.w	r3, r3, r8
 80241a4:	fa08 f303 	lslle.w	r3, r8, r3
 80241a8:	ee07 3a90 	vmov	s15, r3
 80241ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80241b0:	3901      	subs	r1, #1
 80241b2:	ed8d 7b00 	vstr	d7, [sp]
 80241b6:	9c01      	ldr	r4, [sp, #4]
 80241b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80241bc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80241c0:	2401      	movs	r4, #1
 80241c2:	e7a0      	b.n	8024106 <_dtoa_r+0x106>
 80241c4:	2301      	movs	r3, #1
 80241c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80241c8:	1a43      	subs	r3, r0, r1
 80241ca:	1e5a      	subs	r2, r3, #1
 80241cc:	bf45      	ittet	mi
 80241ce:	f1c3 0301 	rsbmi	r3, r3, #1
 80241d2:	9305      	strmi	r3, [sp, #20]
 80241d4:	2300      	movpl	r3, #0
 80241d6:	2300      	movmi	r3, #0
 80241d8:	9206      	str	r2, [sp, #24]
 80241da:	bf54      	ite	pl
 80241dc:	9305      	strpl	r3, [sp, #20]
 80241de:	9306      	strmi	r3, [sp, #24]
 80241e0:	f1bb 0f00 	cmp.w	fp, #0
 80241e4:	db18      	blt.n	8024218 <_dtoa_r+0x218>
 80241e6:	9b06      	ldr	r3, [sp, #24]
 80241e8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80241ec:	445b      	add	r3, fp
 80241ee:	9306      	str	r3, [sp, #24]
 80241f0:	2300      	movs	r3, #0
 80241f2:	9a07      	ldr	r2, [sp, #28]
 80241f4:	2a09      	cmp	r2, #9
 80241f6:	d849      	bhi.n	802428c <_dtoa_r+0x28c>
 80241f8:	2a05      	cmp	r2, #5
 80241fa:	bfc4      	itt	gt
 80241fc:	3a04      	subgt	r2, #4
 80241fe:	9207      	strgt	r2, [sp, #28]
 8024200:	9a07      	ldr	r2, [sp, #28]
 8024202:	f1a2 0202 	sub.w	r2, r2, #2
 8024206:	bfcc      	ite	gt
 8024208:	2400      	movgt	r4, #0
 802420a:	2401      	movle	r4, #1
 802420c:	2a03      	cmp	r2, #3
 802420e:	d848      	bhi.n	80242a2 <_dtoa_r+0x2a2>
 8024210:	e8df f002 	tbb	[pc, r2]
 8024214:	3a2c2e0b 	.word	0x3a2c2e0b
 8024218:	9b05      	ldr	r3, [sp, #20]
 802421a:	2200      	movs	r2, #0
 802421c:	eba3 030b 	sub.w	r3, r3, fp
 8024220:	9305      	str	r3, [sp, #20]
 8024222:	920e      	str	r2, [sp, #56]	; 0x38
 8024224:	f1cb 0300 	rsb	r3, fp, #0
 8024228:	e7e3      	b.n	80241f2 <_dtoa_r+0x1f2>
 802422a:	2200      	movs	r2, #0
 802422c:	9208      	str	r2, [sp, #32]
 802422e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8024230:	2a00      	cmp	r2, #0
 8024232:	dc39      	bgt.n	80242a8 <_dtoa_r+0x2a8>
 8024234:	f04f 0a01 	mov.w	sl, #1
 8024238:	46d1      	mov	r9, sl
 802423a:	4652      	mov	r2, sl
 802423c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8024240:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8024242:	2100      	movs	r1, #0
 8024244:	6079      	str	r1, [r7, #4]
 8024246:	2004      	movs	r0, #4
 8024248:	f100 0c14 	add.w	ip, r0, #20
 802424c:	4594      	cmp	ip, r2
 802424e:	6879      	ldr	r1, [r7, #4]
 8024250:	d92f      	bls.n	80242b2 <_dtoa_r+0x2b2>
 8024252:	4630      	mov	r0, r6
 8024254:	930c      	str	r3, [sp, #48]	; 0x30
 8024256:	f000 ffbd 	bl	80251d4 <_Balloc>
 802425a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802425c:	9000      	str	r0, [sp, #0]
 802425e:	4602      	mov	r2, r0
 8024260:	2800      	cmp	r0, #0
 8024262:	d149      	bne.n	80242f8 <_dtoa_r+0x2f8>
 8024264:	4b23      	ldr	r3, [pc, #140]	; (80242f4 <_dtoa_r+0x2f4>)
 8024266:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 802426a:	e6df      	b.n	802402c <_dtoa_r+0x2c>
 802426c:	2201      	movs	r2, #1
 802426e:	e7dd      	b.n	802422c <_dtoa_r+0x22c>
 8024270:	2200      	movs	r2, #0
 8024272:	9208      	str	r2, [sp, #32]
 8024274:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8024276:	eb0b 0a02 	add.w	sl, fp, r2
 802427a:	f10a 0901 	add.w	r9, sl, #1
 802427e:	464a      	mov	r2, r9
 8024280:	2a01      	cmp	r2, #1
 8024282:	bfb8      	it	lt
 8024284:	2201      	movlt	r2, #1
 8024286:	e7db      	b.n	8024240 <_dtoa_r+0x240>
 8024288:	2201      	movs	r2, #1
 802428a:	e7f2      	b.n	8024272 <_dtoa_r+0x272>
 802428c:	2401      	movs	r4, #1
 802428e:	2200      	movs	r2, #0
 8024290:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8024294:	f04f 3aff 	mov.w	sl, #4294967295
 8024298:	2100      	movs	r1, #0
 802429a:	46d1      	mov	r9, sl
 802429c:	2212      	movs	r2, #18
 802429e:	9109      	str	r1, [sp, #36]	; 0x24
 80242a0:	e7ce      	b.n	8024240 <_dtoa_r+0x240>
 80242a2:	2201      	movs	r2, #1
 80242a4:	9208      	str	r2, [sp, #32]
 80242a6:	e7f5      	b.n	8024294 <_dtoa_r+0x294>
 80242a8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80242ac:	46d1      	mov	r9, sl
 80242ae:	4652      	mov	r2, sl
 80242b0:	e7c6      	b.n	8024240 <_dtoa_r+0x240>
 80242b2:	3101      	adds	r1, #1
 80242b4:	6079      	str	r1, [r7, #4]
 80242b6:	0040      	lsls	r0, r0, #1
 80242b8:	e7c6      	b.n	8024248 <_dtoa_r+0x248>
 80242ba:	bf00      	nop
 80242bc:	f3af 8000 	nop.w
 80242c0:	636f4361 	.word	0x636f4361
 80242c4:	3fd287a7 	.word	0x3fd287a7
 80242c8:	8b60c8b3 	.word	0x8b60c8b3
 80242cc:	3fc68a28 	.word	0x3fc68a28
 80242d0:	509f79fb 	.word	0x509f79fb
 80242d4:	3fd34413 	.word	0x3fd34413
 80242d8:	08041f44 	.word	0x08041f44
 80242dc:	080424ce 	.word	0x080424ce
 80242e0:	7ff00000 	.word	0x7ff00000
 80242e4:	080424ca 	.word	0x080424ca
 80242e8:	080424c1 	.word	0x080424c1
 80242ec:	08042722 	.word	0x08042722
 80242f0:	08042638 	.word	0x08042638
 80242f4:	0804252d 	.word	0x0804252d
 80242f8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80242fa:	9900      	ldr	r1, [sp, #0]
 80242fc:	6011      	str	r1, [r2, #0]
 80242fe:	f1b9 0f0e 	cmp.w	r9, #14
 8024302:	d872      	bhi.n	80243ea <_dtoa_r+0x3ea>
 8024304:	2c00      	cmp	r4, #0
 8024306:	d070      	beq.n	80243ea <_dtoa_r+0x3ea>
 8024308:	f1bb 0f00 	cmp.w	fp, #0
 802430c:	f340 80a6 	ble.w	802445c <_dtoa_r+0x45c>
 8024310:	49ca      	ldr	r1, [pc, #808]	; (802463c <_dtoa_r+0x63c>)
 8024312:	f00b 020f 	and.w	r2, fp, #15
 8024316:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 802431a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 802431e:	ed92 7b00 	vldr	d7, [r2]
 8024322:	ea4f 112b 	mov.w	r1, fp, asr #4
 8024326:	f000 808d 	beq.w	8024444 <_dtoa_r+0x444>
 802432a:	4ac5      	ldr	r2, [pc, #788]	; (8024640 <_dtoa_r+0x640>)
 802432c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8024330:	ed92 6b08 	vldr	d6, [r2, #32]
 8024334:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8024338:	ed8d 6b02 	vstr	d6, [sp, #8]
 802433c:	f001 010f 	and.w	r1, r1, #15
 8024340:	2203      	movs	r2, #3
 8024342:	48bf      	ldr	r0, [pc, #764]	; (8024640 <_dtoa_r+0x640>)
 8024344:	2900      	cmp	r1, #0
 8024346:	d17f      	bne.n	8024448 <_dtoa_r+0x448>
 8024348:	ed9d 6b02 	vldr	d6, [sp, #8]
 802434c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8024350:	ed8d 7b02 	vstr	d7, [sp, #8]
 8024354:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8024356:	2900      	cmp	r1, #0
 8024358:	f000 80b2 	beq.w	80244c0 <_dtoa_r+0x4c0>
 802435c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8024360:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024364:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8024368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802436c:	f140 80a8 	bpl.w	80244c0 <_dtoa_r+0x4c0>
 8024370:	f1b9 0f00 	cmp.w	r9, #0
 8024374:	f000 80a4 	beq.w	80244c0 <_dtoa_r+0x4c0>
 8024378:	f1ba 0f00 	cmp.w	sl, #0
 802437c:	dd31      	ble.n	80243e2 <_dtoa_r+0x3e2>
 802437e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8024382:	ee27 7b06 	vmul.f64	d7, d7, d6
 8024386:	ed8d 7b02 	vstr	d7, [sp, #8]
 802438a:	f10b 37ff 	add.w	r7, fp, #4294967295
 802438e:	3201      	adds	r2, #1
 8024390:	4650      	mov	r0, sl
 8024392:	ed9d 6b02 	vldr	d6, [sp, #8]
 8024396:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 802439a:	ee07 2a90 	vmov	s15, r2
 802439e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80243a2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80243a6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80243aa:	9c03      	ldr	r4, [sp, #12]
 80243ac:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80243b0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80243b4:	2800      	cmp	r0, #0
 80243b6:	f040 8086 	bne.w	80244c6 <_dtoa_r+0x4c6>
 80243ba:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80243be:	ee36 6b47 	vsub.f64	d6, d6, d7
 80243c2:	ec42 1b17 	vmov	d7, r1, r2
 80243c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80243ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80243ce:	f300 8272 	bgt.w	80248b6 <_dtoa_r+0x8b6>
 80243d2:	eeb1 7b47 	vneg.f64	d7, d7
 80243d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80243da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80243de:	f100 8267 	bmi.w	80248b0 <_dtoa_r+0x8b0>
 80243e2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 80243e6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80243ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80243ec:	2a00      	cmp	r2, #0
 80243ee:	f2c0 8129 	blt.w	8024644 <_dtoa_r+0x644>
 80243f2:	f1bb 0f0e 	cmp.w	fp, #14
 80243f6:	f300 8125 	bgt.w	8024644 <_dtoa_r+0x644>
 80243fa:	4b90      	ldr	r3, [pc, #576]	; (802463c <_dtoa_r+0x63c>)
 80243fc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8024400:	ed93 6b00 	vldr	d6, [r3]
 8024404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024406:	2b00      	cmp	r3, #0
 8024408:	f280 80c3 	bge.w	8024592 <_dtoa_r+0x592>
 802440c:	f1b9 0f00 	cmp.w	r9, #0
 8024410:	f300 80bf 	bgt.w	8024592 <_dtoa_r+0x592>
 8024414:	f040 824c 	bne.w	80248b0 <_dtoa_r+0x8b0>
 8024418:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802441c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8024420:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024424:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8024428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802442c:	464c      	mov	r4, r9
 802442e:	464f      	mov	r7, r9
 8024430:	f280 8222 	bge.w	8024878 <_dtoa_r+0x878>
 8024434:	f8dd 8000 	ldr.w	r8, [sp]
 8024438:	2331      	movs	r3, #49	; 0x31
 802443a:	f808 3b01 	strb.w	r3, [r8], #1
 802443e:	f10b 0b01 	add.w	fp, fp, #1
 8024442:	e21e      	b.n	8024882 <_dtoa_r+0x882>
 8024444:	2202      	movs	r2, #2
 8024446:	e77c      	b.n	8024342 <_dtoa_r+0x342>
 8024448:	07cc      	lsls	r4, r1, #31
 802444a:	d504      	bpl.n	8024456 <_dtoa_r+0x456>
 802444c:	ed90 6b00 	vldr	d6, [r0]
 8024450:	3201      	adds	r2, #1
 8024452:	ee27 7b06 	vmul.f64	d7, d7, d6
 8024456:	1049      	asrs	r1, r1, #1
 8024458:	3008      	adds	r0, #8
 802445a:	e773      	b.n	8024344 <_dtoa_r+0x344>
 802445c:	d02e      	beq.n	80244bc <_dtoa_r+0x4bc>
 802445e:	f1cb 0100 	rsb	r1, fp, #0
 8024462:	4a76      	ldr	r2, [pc, #472]	; (802463c <_dtoa_r+0x63c>)
 8024464:	f001 000f 	and.w	r0, r1, #15
 8024468:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 802446c:	ed92 7b00 	vldr	d7, [r2]
 8024470:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8024474:	ee26 7b07 	vmul.f64	d7, d6, d7
 8024478:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 802447c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8024480:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8024484:	486e      	ldr	r0, [pc, #440]	; (8024640 <_dtoa_r+0x640>)
 8024486:	1109      	asrs	r1, r1, #4
 8024488:	2400      	movs	r4, #0
 802448a:	2202      	movs	r2, #2
 802448c:	b939      	cbnz	r1, 802449e <_dtoa_r+0x49e>
 802448e:	2c00      	cmp	r4, #0
 8024490:	f43f af60 	beq.w	8024354 <_dtoa_r+0x354>
 8024494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8024498:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802449c:	e75a      	b.n	8024354 <_dtoa_r+0x354>
 802449e:	07cf      	lsls	r7, r1, #31
 80244a0:	d509      	bpl.n	80244b6 <_dtoa_r+0x4b6>
 80244a2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80244a6:	ed90 7b00 	vldr	d7, [r0]
 80244aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80244ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80244b2:	3201      	adds	r2, #1
 80244b4:	2401      	movs	r4, #1
 80244b6:	1049      	asrs	r1, r1, #1
 80244b8:	3008      	adds	r0, #8
 80244ba:	e7e7      	b.n	802448c <_dtoa_r+0x48c>
 80244bc:	2202      	movs	r2, #2
 80244be:	e749      	b.n	8024354 <_dtoa_r+0x354>
 80244c0:	465f      	mov	r7, fp
 80244c2:	4648      	mov	r0, r9
 80244c4:	e765      	b.n	8024392 <_dtoa_r+0x392>
 80244c6:	ec42 1b17 	vmov	d7, r1, r2
 80244ca:	4a5c      	ldr	r2, [pc, #368]	; (802463c <_dtoa_r+0x63c>)
 80244cc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80244d0:	ed12 4b02 	vldr	d4, [r2, #-8]
 80244d4:	9a00      	ldr	r2, [sp, #0]
 80244d6:	1814      	adds	r4, r2, r0
 80244d8:	9a08      	ldr	r2, [sp, #32]
 80244da:	b352      	cbz	r2, 8024532 <_dtoa_r+0x532>
 80244dc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80244e0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80244e4:	f8dd 8000 	ldr.w	r8, [sp]
 80244e8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80244ec:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80244f0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80244f4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80244f8:	ee14 2a90 	vmov	r2, s9
 80244fc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8024500:	3230      	adds	r2, #48	; 0x30
 8024502:	ee36 6b45 	vsub.f64	d6, d6, d5
 8024506:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802450a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802450e:	f808 2b01 	strb.w	r2, [r8], #1
 8024512:	d439      	bmi.n	8024588 <_dtoa_r+0x588>
 8024514:	ee32 5b46 	vsub.f64	d5, d2, d6
 8024518:	eeb4 5bc7 	vcmpe.f64	d5, d7
 802451c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024520:	d472      	bmi.n	8024608 <_dtoa_r+0x608>
 8024522:	45a0      	cmp	r8, r4
 8024524:	f43f af5d 	beq.w	80243e2 <_dtoa_r+0x3e2>
 8024528:	ee27 7b03 	vmul.f64	d7, d7, d3
 802452c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8024530:	e7e0      	b.n	80244f4 <_dtoa_r+0x4f4>
 8024532:	f8dd 8000 	ldr.w	r8, [sp]
 8024536:	ee27 7b04 	vmul.f64	d7, d7, d4
 802453a:	4621      	mov	r1, r4
 802453c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8024540:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8024544:	ee14 2a90 	vmov	r2, s9
 8024548:	3230      	adds	r2, #48	; 0x30
 802454a:	f808 2b01 	strb.w	r2, [r8], #1
 802454e:	45a0      	cmp	r8, r4
 8024550:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8024554:	ee36 6b45 	vsub.f64	d6, d6, d5
 8024558:	d118      	bne.n	802458c <_dtoa_r+0x58c>
 802455a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 802455e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8024562:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8024566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802456a:	dc4d      	bgt.n	8024608 <_dtoa_r+0x608>
 802456c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8024570:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8024574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024578:	f57f af33 	bpl.w	80243e2 <_dtoa_r+0x3e2>
 802457c:	4688      	mov	r8, r1
 802457e:	3901      	subs	r1, #1
 8024580:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8024584:	2b30      	cmp	r3, #48	; 0x30
 8024586:	d0f9      	beq.n	802457c <_dtoa_r+0x57c>
 8024588:	46bb      	mov	fp, r7
 802458a:	e02a      	b.n	80245e2 <_dtoa_r+0x5e2>
 802458c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8024590:	e7d6      	b.n	8024540 <_dtoa_r+0x540>
 8024592:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024596:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 802459a:	f8dd 8000 	ldr.w	r8, [sp]
 802459e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80245a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80245a6:	ee15 3a10 	vmov	r3, s10
 80245aa:	3330      	adds	r3, #48	; 0x30
 80245ac:	f808 3b01 	strb.w	r3, [r8], #1
 80245b0:	9b00      	ldr	r3, [sp, #0]
 80245b2:	eba8 0303 	sub.w	r3, r8, r3
 80245b6:	4599      	cmp	r9, r3
 80245b8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80245bc:	eea3 7b46 	vfms.f64	d7, d3, d6
 80245c0:	d133      	bne.n	802462a <_dtoa_r+0x62a>
 80245c2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80245c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80245ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80245ce:	dc1a      	bgt.n	8024606 <_dtoa_r+0x606>
 80245d0:	eeb4 7b46 	vcmp.f64	d7, d6
 80245d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80245d8:	d103      	bne.n	80245e2 <_dtoa_r+0x5e2>
 80245da:	ee15 3a10 	vmov	r3, s10
 80245de:	07d9      	lsls	r1, r3, #31
 80245e0:	d411      	bmi.n	8024606 <_dtoa_r+0x606>
 80245e2:	4629      	mov	r1, r5
 80245e4:	4630      	mov	r0, r6
 80245e6:	f000 fe35 	bl	8025254 <_Bfree>
 80245ea:	2300      	movs	r3, #0
 80245ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80245ee:	f888 3000 	strb.w	r3, [r8]
 80245f2:	f10b 0301 	add.w	r3, fp, #1
 80245f6:	6013      	str	r3, [r2, #0]
 80245f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80245fa:	2b00      	cmp	r3, #0
 80245fc:	f43f ad4d 	beq.w	802409a <_dtoa_r+0x9a>
 8024600:	f8c3 8000 	str.w	r8, [r3]
 8024604:	e549      	b.n	802409a <_dtoa_r+0x9a>
 8024606:	465f      	mov	r7, fp
 8024608:	4643      	mov	r3, r8
 802460a:	4698      	mov	r8, r3
 802460c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8024610:	2a39      	cmp	r2, #57	; 0x39
 8024612:	d106      	bne.n	8024622 <_dtoa_r+0x622>
 8024614:	9a00      	ldr	r2, [sp, #0]
 8024616:	429a      	cmp	r2, r3
 8024618:	d1f7      	bne.n	802460a <_dtoa_r+0x60a>
 802461a:	9900      	ldr	r1, [sp, #0]
 802461c:	2230      	movs	r2, #48	; 0x30
 802461e:	3701      	adds	r7, #1
 8024620:	700a      	strb	r2, [r1, #0]
 8024622:	781a      	ldrb	r2, [r3, #0]
 8024624:	3201      	adds	r2, #1
 8024626:	701a      	strb	r2, [r3, #0]
 8024628:	e7ae      	b.n	8024588 <_dtoa_r+0x588>
 802462a:	ee27 7b04 	vmul.f64	d7, d7, d4
 802462e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8024632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024636:	d1b2      	bne.n	802459e <_dtoa_r+0x59e>
 8024638:	e7d3      	b.n	80245e2 <_dtoa_r+0x5e2>
 802463a:	bf00      	nop
 802463c:	08042638 	.word	0x08042638
 8024640:	08042610 	.word	0x08042610
 8024644:	9908      	ldr	r1, [sp, #32]
 8024646:	2900      	cmp	r1, #0
 8024648:	f000 80d1 	beq.w	80247ee <_dtoa_r+0x7ee>
 802464c:	9907      	ldr	r1, [sp, #28]
 802464e:	2901      	cmp	r1, #1
 8024650:	f300 80b4 	bgt.w	80247bc <_dtoa_r+0x7bc>
 8024654:	9911      	ldr	r1, [sp, #68]	; 0x44
 8024656:	2900      	cmp	r1, #0
 8024658:	f000 80ac 	beq.w	80247b4 <_dtoa_r+0x7b4>
 802465c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8024660:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8024664:	461c      	mov	r4, r3
 8024666:	930a      	str	r3, [sp, #40]	; 0x28
 8024668:	9b05      	ldr	r3, [sp, #20]
 802466a:	4413      	add	r3, r2
 802466c:	9305      	str	r3, [sp, #20]
 802466e:	9b06      	ldr	r3, [sp, #24]
 8024670:	2101      	movs	r1, #1
 8024672:	4413      	add	r3, r2
 8024674:	4630      	mov	r0, r6
 8024676:	9306      	str	r3, [sp, #24]
 8024678:	f000 fea8 	bl	80253cc <__i2b>
 802467c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802467e:	4607      	mov	r7, r0
 8024680:	f1b8 0f00 	cmp.w	r8, #0
 8024684:	dd0d      	ble.n	80246a2 <_dtoa_r+0x6a2>
 8024686:	9a06      	ldr	r2, [sp, #24]
 8024688:	2a00      	cmp	r2, #0
 802468a:	dd0a      	ble.n	80246a2 <_dtoa_r+0x6a2>
 802468c:	4542      	cmp	r2, r8
 802468e:	9905      	ldr	r1, [sp, #20]
 8024690:	bfa8      	it	ge
 8024692:	4642      	movge	r2, r8
 8024694:	1a89      	subs	r1, r1, r2
 8024696:	9105      	str	r1, [sp, #20]
 8024698:	9906      	ldr	r1, [sp, #24]
 802469a:	eba8 0802 	sub.w	r8, r8, r2
 802469e:	1a8a      	subs	r2, r1, r2
 80246a0:	9206      	str	r2, [sp, #24]
 80246a2:	b303      	cbz	r3, 80246e6 <_dtoa_r+0x6e6>
 80246a4:	9a08      	ldr	r2, [sp, #32]
 80246a6:	2a00      	cmp	r2, #0
 80246a8:	f000 80a6 	beq.w	80247f8 <_dtoa_r+0x7f8>
 80246ac:	2c00      	cmp	r4, #0
 80246ae:	dd13      	ble.n	80246d8 <_dtoa_r+0x6d8>
 80246b0:	4639      	mov	r1, r7
 80246b2:	4622      	mov	r2, r4
 80246b4:	4630      	mov	r0, r6
 80246b6:	930c      	str	r3, [sp, #48]	; 0x30
 80246b8:	f000 ff44 	bl	8025544 <__pow5mult>
 80246bc:	462a      	mov	r2, r5
 80246be:	4601      	mov	r1, r0
 80246c0:	4607      	mov	r7, r0
 80246c2:	4630      	mov	r0, r6
 80246c4:	f000 fe98 	bl	80253f8 <__multiply>
 80246c8:	4629      	mov	r1, r5
 80246ca:	900a      	str	r0, [sp, #40]	; 0x28
 80246cc:	4630      	mov	r0, r6
 80246ce:	f000 fdc1 	bl	8025254 <_Bfree>
 80246d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80246d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80246d6:	4615      	mov	r5, r2
 80246d8:	1b1a      	subs	r2, r3, r4
 80246da:	d004      	beq.n	80246e6 <_dtoa_r+0x6e6>
 80246dc:	4629      	mov	r1, r5
 80246de:	4630      	mov	r0, r6
 80246e0:	f000 ff30 	bl	8025544 <__pow5mult>
 80246e4:	4605      	mov	r5, r0
 80246e6:	2101      	movs	r1, #1
 80246e8:	4630      	mov	r0, r6
 80246ea:	f000 fe6f 	bl	80253cc <__i2b>
 80246ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80246f0:	2b00      	cmp	r3, #0
 80246f2:	4604      	mov	r4, r0
 80246f4:	f340 8082 	ble.w	80247fc <_dtoa_r+0x7fc>
 80246f8:	461a      	mov	r2, r3
 80246fa:	4601      	mov	r1, r0
 80246fc:	4630      	mov	r0, r6
 80246fe:	f000 ff21 	bl	8025544 <__pow5mult>
 8024702:	9b07      	ldr	r3, [sp, #28]
 8024704:	2b01      	cmp	r3, #1
 8024706:	4604      	mov	r4, r0
 8024708:	dd7b      	ble.n	8024802 <_dtoa_r+0x802>
 802470a:	2300      	movs	r3, #0
 802470c:	930a      	str	r3, [sp, #40]	; 0x28
 802470e:	6922      	ldr	r2, [r4, #16]
 8024710:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8024714:	6910      	ldr	r0, [r2, #16]
 8024716:	f000 fe09 	bl	802532c <__hi0bits>
 802471a:	f1c0 0020 	rsb	r0, r0, #32
 802471e:	9b06      	ldr	r3, [sp, #24]
 8024720:	4418      	add	r0, r3
 8024722:	f010 001f 	ands.w	r0, r0, #31
 8024726:	f000 808d 	beq.w	8024844 <_dtoa_r+0x844>
 802472a:	f1c0 0220 	rsb	r2, r0, #32
 802472e:	2a04      	cmp	r2, #4
 8024730:	f340 8086 	ble.w	8024840 <_dtoa_r+0x840>
 8024734:	f1c0 001c 	rsb	r0, r0, #28
 8024738:	9b05      	ldr	r3, [sp, #20]
 802473a:	4403      	add	r3, r0
 802473c:	9305      	str	r3, [sp, #20]
 802473e:	9b06      	ldr	r3, [sp, #24]
 8024740:	4403      	add	r3, r0
 8024742:	4480      	add	r8, r0
 8024744:	9306      	str	r3, [sp, #24]
 8024746:	9b05      	ldr	r3, [sp, #20]
 8024748:	2b00      	cmp	r3, #0
 802474a:	dd05      	ble.n	8024758 <_dtoa_r+0x758>
 802474c:	4629      	mov	r1, r5
 802474e:	461a      	mov	r2, r3
 8024750:	4630      	mov	r0, r6
 8024752:	f000 ff51 	bl	80255f8 <__lshift>
 8024756:	4605      	mov	r5, r0
 8024758:	9b06      	ldr	r3, [sp, #24]
 802475a:	2b00      	cmp	r3, #0
 802475c:	dd05      	ble.n	802476a <_dtoa_r+0x76a>
 802475e:	4621      	mov	r1, r4
 8024760:	461a      	mov	r2, r3
 8024762:	4630      	mov	r0, r6
 8024764:	f000 ff48 	bl	80255f8 <__lshift>
 8024768:	4604      	mov	r4, r0
 802476a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802476c:	2b00      	cmp	r3, #0
 802476e:	d06b      	beq.n	8024848 <_dtoa_r+0x848>
 8024770:	4621      	mov	r1, r4
 8024772:	4628      	mov	r0, r5
 8024774:	f000 ffac 	bl	80256d0 <__mcmp>
 8024778:	2800      	cmp	r0, #0
 802477a:	da65      	bge.n	8024848 <_dtoa_r+0x848>
 802477c:	2300      	movs	r3, #0
 802477e:	4629      	mov	r1, r5
 8024780:	220a      	movs	r2, #10
 8024782:	4630      	mov	r0, r6
 8024784:	f000 fd88 	bl	8025298 <__multadd>
 8024788:	9b08      	ldr	r3, [sp, #32]
 802478a:	f10b 3bff 	add.w	fp, fp, #4294967295
 802478e:	4605      	mov	r5, r0
 8024790:	2b00      	cmp	r3, #0
 8024792:	f000 8192 	beq.w	8024aba <_dtoa_r+0xaba>
 8024796:	4639      	mov	r1, r7
 8024798:	2300      	movs	r3, #0
 802479a:	220a      	movs	r2, #10
 802479c:	4630      	mov	r0, r6
 802479e:	f000 fd7b 	bl	8025298 <__multadd>
 80247a2:	f1ba 0f00 	cmp.w	sl, #0
 80247a6:	4607      	mov	r7, r0
 80247a8:	f300 808e 	bgt.w	80248c8 <_dtoa_r+0x8c8>
 80247ac:	9b07      	ldr	r3, [sp, #28]
 80247ae:	2b02      	cmp	r3, #2
 80247b0:	dc51      	bgt.n	8024856 <_dtoa_r+0x856>
 80247b2:	e089      	b.n	80248c8 <_dtoa_r+0x8c8>
 80247b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80247b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80247ba:	e751      	b.n	8024660 <_dtoa_r+0x660>
 80247bc:	f109 34ff 	add.w	r4, r9, #4294967295
 80247c0:	42a3      	cmp	r3, r4
 80247c2:	bfbf      	itttt	lt
 80247c4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80247c6:	1ae3      	sublt	r3, r4, r3
 80247c8:	18d2      	addlt	r2, r2, r3
 80247ca:	4613      	movlt	r3, r2
 80247cc:	bfb7      	itett	lt
 80247ce:	930e      	strlt	r3, [sp, #56]	; 0x38
 80247d0:	1b1c      	subge	r4, r3, r4
 80247d2:	4623      	movlt	r3, r4
 80247d4:	2400      	movlt	r4, #0
 80247d6:	f1b9 0f00 	cmp.w	r9, #0
 80247da:	bfb5      	itete	lt
 80247dc:	9a05      	ldrlt	r2, [sp, #20]
 80247de:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80247e2:	eba2 0809 	sublt.w	r8, r2, r9
 80247e6:	464a      	movge	r2, r9
 80247e8:	bfb8      	it	lt
 80247ea:	2200      	movlt	r2, #0
 80247ec:	e73b      	b.n	8024666 <_dtoa_r+0x666>
 80247ee:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80247f2:	9f08      	ldr	r7, [sp, #32]
 80247f4:	461c      	mov	r4, r3
 80247f6:	e743      	b.n	8024680 <_dtoa_r+0x680>
 80247f8:	461a      	mov	r2, r3
 80247fa:	e76f      	b.n	80246dc <_dtoa_r+0x6dc>
 80247fc:	9b07      	ldr	r3, [sp, #28]
 80247fe:	2b01      	cmp	r3, #1
 8024800:	dc18      	bgt.n	8024834 <_dtoa_r+0x834>
 8024802:	9b02      	ldr	r3, [sp, #8]
 8024804:	b9b3      	cbnz	r3, 8024834 <_dtoa_r+0x834>
 8024806:	9b03      	ldr	r3, [sp, #12]
 8024808:	f3c3 0213 	ubfx	r2, r3, #0, #20
 802480c:	b9a2      	cbnz	r2, 8024838 <_dtoa_r+0x838>
 802480e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8024812:	0d12      	lsrs	r2, r2, #20
 8024814:	0512      	lsls	r2, r2, #20
 8024816:	b18a      	cbz	r2, 802483c <_dtoa_r+0x83c>
 8024818:	9b05      	ldr	r3, [sp, #20]
 802481a:	3301      	adds	r3, #1
 802481c:	9305      	str	r3, [sp, #20]
 802481e:	9b06      	ldr	r3, [sp, #24]
 8024820:	3301      	adds	r3, #1
 8024822:	9306      	str	r3, [sp, #24]
 8024824:	2301      	movs	r3, #1
 8024826:	930a      	str	r3, [sp, #40]	; 0x28
 8024828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802482a:	2b00      	cmp	r3, #0
 802482c:	f47f af6f 	bne.w	802470e <_dtoa_r+0x70e>
 8024830:	2001      	movs	r0, #1
 8024832:	e774      	b.n	802471e <_dtoa_r+0x71e>
 8024834:	2300      	movs	r3, #0
 8024836:	e7f6      	b.n	8024826 <_dtoa_r+0x826>
 8024838:	9b02      	ldr	r3, [sp, #8]
 802483a:	e7f4      	b.n	8024826 <_dtoa_r+0x826>
 802483c:	920a      	str	r2, [sp, #40]	; 0x28
 802483e:	e7f3      	b.n	8024828 <_dtoa_r+0x828>
 8024840:	d081      	beq.n	8024746 <_dtoa_r+0x746>
 8024842:	4610      	mov	r0, r2
 8024844:	301c      	adds	r0, #28
 8024846:	e777      	b.n	8024738 <_dtoa_r+0x738>
 8024848:	f1b9 0f00 	cmp.w	r9, #0
 802484c:	dc37      	bgt.n	80248be <_dtoa_r+0x8be>
 802484e:	9b07      	ldr	r3, [sp, #28]
 8024850:	2b02      	cmp	r3, #2
 8024852:	dd34      	ble.n	80248be <_dtoa_r+0x8be>
 8024854:	46ca      	mov	sl, r9
 8024856:	f1ba 0f00 	cmp.w	sl, #0
 802485a:	d10d      	bne.n	8024878 <_dtoa_r+0x878>
 802485c:	4621      	mov	r1, r4
 802485e:	4653      	mov	r3, sl
 8024860:	2205      	movs	r2, #5
 8024862:	4630      	mov	r0, r6
 8024864:	f000 fd18 	bl	8025298 <__multadd>
 8024868:	4601      	mov	r1, r0
 802486a:	4604      	mov	r4, r0
 802486c:	4628      	mov	r0, r5
 802486e:	f000 ff2f 	bl	80256d0 <__mcmp>
 8024872:	2800      	cmp	r0, #0
 8024874:	f73f adde 	bgt.w	8024434 <_dtoa_r+0x434>
 8024878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802487a:	f8dd 8000 	ldr.w	r8, [sp]
 802487e:	ea6f 0b03 	mvn.w	fp, r3
 8024882:	f04f 0900 	mov.w	r9, #0
 8024886:	4621      	mov	r1, r4
 8024888:	4630      	mov	r0, r6
 802488a:	f000 fce3 	bl	8025254 <_Bfree>
 802488e:	2f00      	cmp	r7, #0
 8024890:	f43f aea7 	beq.w	80245e2 <_dtoa_r+0x5e2>
 8024894:	f1b9 0f00 	cmp.w	r9, #0
 8024898:	d005      	beq.n	80248a6 <_dtoa_r+0x8a6>
 802489a:	45b9      	cmp	r9, r7
 802489c:	d003      	beq.n	80248a6 <_dtoa_r+0x8a6>
 802489e:	4649      	mov	r1, r9
 80248a0:	4630      	mov	r0, r6
 80248a2:	f000 fcd7 	bl	8025254 <_Bfree>
 80248a6:	4639      	mov	r1, r7
 80248a8:	4630      	mov	r0, r6
 80248aa:	f000 fcd3 	bl	8025254 <_Bfree>
 80248ae:	e698      	b.n	80245e2 <_dtoa_r+0x5e2>
 80248b0:	2400      	movs	r4, #0
 80248b2:	4627      	mov	r7, r4
 80248b4:	e7e0      	b.n	8024878 <_dtoa_r+0x878>
 80248b6:	46bb      	mov	fp, r7
 80248b8:	4604      	mov	r4, r0
 80248ba:	4607      	mov	r7, r0
 80248bc:	e5ba      	b.n	8024434 <_dtoa_r+0x434>
 80248be:	9b08      	ldr	r3, [sp, #32]
 80248c0:	46ca      	mov	sl, r9
 80248c2:	2b00      	cmp	r3, #0
 80248c4:	f000 8100 	beq.w	8024ac8 <_dtoa_r+0xac8>
 80248c8:	f1b8 0f00 	cmp.w	r8, #0
 80248cc:	dd05      	ble.n	80248da <_dtoa_r+0x8da>
 80248ce:	4639      	mov	r1, r7
 80248d0:	4642      	mov	r2, r8
 80248d2:	4630      	mov	r0, r6
 80248d4:	f000 fe90 	bl	80255f8 <__lshift>
 80248d8:	4607      	mov	r7, r0
 80248da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80248dc:	2b00      	cmp	r3, #0
 80248de:	d05d      	beq.n	802499c <_dtoa_r+0x99c>
 80248e0:	6879      	ldr	r1, [r7, #4]
 80248e2:	4630      	mov	r0, r6
 80248e4:	f000 fc76 	bl	80251d4 <_Balloc>
 80248e8:	4680      	mov	r8, r0
 80248ea:	b928      	cbnz	r0, 80248f8 <_dtoa_r+0x8f8>
 80248ec:	4b82      	ldr	r3, [pc, #520]	; (8024af8 <_dtoa_r+0xaf8>)
 80248ee:	4602      	mov	r2, r0
 80248f0:	f240 21ea 	movw	r1, #746	; 0x2ea
 80248f4:	f7ff bb9a 	b.w	802402c <_dtoa_r+0x2c>
 80248f8:	693a      	ldr	r2, [r7, #16]
 80248fa:	3202      	adds	r2, #2
 80248fc:	0092      	lsls	r2, r2, #2
 80248fe:	f107 010c 	add.w	r1, r7, #12
 8024902:	300c      	adds	r0, #12
 8024904:	f7fc fefc 	bl	8021700 <memcpy>
 8024908:	2201      	movs	r2, #1
 802490a:	4641      	mov	r1, r8
 802490c:	4630      	mov	r0, r6
 802490e:	f000 fe73 	bl	80255f8 <__lshift>
 8024912:	9b00      	ldr	r3, [sp, #0]
 8024914:	3301      	adds	r3, #1
 8024916:	9305      	str	r3, [sp, #20]
 8024918:	9b00      	ldr	r3, [sp, #0]
 802491a:	4453      	add	r3, sl
 802491c:	9309      	str	r3, [sp, #36]	; 0x24
 802491e:	9b02      	ldr	r3, [sp, #8]
 8024920:	f003 0301 	and.w	r3, r3, #1
 8024924:	46b9      	mov	r9, r7
 8024926:	9308      	str	r3, [sp, #32]
 8024928:	4607      	mov	r7, r0
 802492a:	9b05      	ldr	r3, [sp, #20]
 802492c:	4621      	mov	r1, r4
 802492e:	3b01      	subs	r3, #1
 8024930:	4628      	mov	r0, r5
 8024932:	9302      	str	r3, [sp, #8]
 8024934:	f7ff fad6 	bl	8023ee4 <quorem>
 8024938:	4603      	mov	r3, r0
 802493a:	3330      	adds	r3, #48	; 0x30
 802493c:	9006      	str	r0, [sp, #24]
 802493e:	4649      	mov	r1, r9
 8024940:	4628      	mov	r0, r5
 8024942:	930a      	str	r3, [sp, #40]	; 0x28
 8024944:	f000 fec4 	bl	80256d0 <__mcmp>
 8024948:	463a      	mov	r2, r7
 802494a:	4682      	mov	sl, r0
 802494c:	4621      	mov	r1, r4
 802494e:	4630      	mov	r0, r6
 8024950:	f000 feda 	bl	8025708 <__mdiff>
 8024954:	68c2      	ldr	r2, [r0, #12]
 8024956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024958:	4680      	mov	r8, r0
 802495a:	bb0a      	cbnz	r2, 80249a0 <_dtoa_r+0x9a0>
 802495c:	4601      	mov	r1, r0
 802495e:	4628      	mov	r0, r5
 8024960:	f000 feb6 	bl	80256d0 <__mcmp>
 8024964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024966:	4602      	mov	r2, r0
 8024968:	4641      	mov	r1, r8
 802496a:	4630      	mov	r0, r6
 802496c:	920e      	str	r2, [sp, #56]	; 0x38
 802496e:	930a      	str	r3, [sp, #40]	; 0x28
 8024970:	f000 fc70 	bl	8025254 <_Bfree>
 8024974:	9b07      	ldr	r3, [sp, #28]
 8024976:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8024978:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802497c:	ea43 0102 	orr.w	r1, r3, r2
 8024980:	9b08      	ldr	r3, [sp, #32]
 8024982:	430b      	orrs	r3, r1
 8024984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024986:	d10d      	bne.n	80249a4 <_dtoa_r+0x9a4>
 8024988:	2b39      	cmp	r3, #57	; 0x39
 802498a:	d029      	beq.n	80249e0 <_dtoa_r+0x9e0>
 802498c:	f1ba 0f00 	cmp.w	sl, #0
 8024990:	dd01      	ble.n	8024996 <_dtoa_r+0x996>
 8024992:	9b06      	ldr	r3, [sp, #24]
 8024994:	3331      	adds	r3, #49	; 0x31
 8024996:	9a02      	ldr	r2, [sp, #8]
 8024998:	7013      	strb	r3, [r2, #0]
 802499a:	e774      	b.n	8024886 <_dtoa_r+0x886>
 802499c:	4638      	mov	r0, r7
 802499e:	e7b8      	b.n	8024912 <_dtoa_r+0x912>
 80249a0:	2201      	movs	r2, #1
 80249a2:	e7e1      	b.n	8024968 <_dtoa_r+0x968>
 80249a4:	f1ba 0f00 	cmp.w	sl, #0
 80249a8:	db06      	blt.n	80249b8 <_dtoa_r+0x9b8>
 80249aa:	9907      	ldr	r1, [sp, #28]
 80249ac:	ea41 0a0a 	orr.w	sl, r1, sl
 80249b0:	9908      	ldr	r1, [sp, #32]
 80249b2:	ea5a 0101 	orrs.w	r1, sl, r1
 80249b6:	d120      	bne.n	80249fa <_dtoa_r+0x9fa>
 80249b8:	2a00      	cmp	r2, #0
 80249ba:	ddec      	ble.n	8024996 <_dtoa_r+0x996>
 80249bc:	4629      	mov	r1, r5
 80249be:	2201      	movs	r2, #1
 80249c0:	4630      	mov	r0, r6
 80249c2:	9305      	str	r3, [sp, #20]
 80249c4:	f000 fe18 	bl	80255f8 <__lshift>
 80249c8:	4621      	mov	r1, r4
 80249ca:	4605      	mov	r5, r0
 80249cc:	f000 fe80 	bl	80256d0 <__mcmp>
 80249d0:	2800      	cmp	r0, #0
 80249d2:	9b05      	ldr	r3, [sp, #20]
 80249d4:	dc02      	bgt.n	80249dc <_dtoa_r+0x9dc>
 80249d6:	d1de      	bne.n	8024996 <_dtoa_r+0x996>
 80249d8:	07da      	lsls	r2, r3, #31
 80249da:	d5dc      	bpl.n	8024996 <_dtoa_r+0x996>
 80249dc:	2b39      	cmp	r3, #57	; 0x39
 80249de:	d1d8      	bne.n	8024992 <_dtoa_r+0x992>
 80249e0:	9a02      	ldr	r2, [sp, #8]
 80249e2:	2339      	movs	r3, #57	; 0x39
 80249e4:	7013      	strb	r3, [r2, #0]
 80249e6:	4643      	mov	r3, r8
 80249e8:	4698      	mov	r8, r3
 80249ea:	3b01      	subs	r3, #1
 80249ec:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80249f0:	2a39      	cmp	r2, #57	; 0x39
 80249f2:	d051      	beq.n	8024a98 <_dtoa_r+0xa98>
 80249f4:	3201      	adds	r2, #1
 80249f6:	701a      	strb	r2, [r3, #0]
 80249f8:	e745      	b.n	8024886 <_dtoa_r+0x886>
 80249fa:	2a00      	cmp	r2, #0
 80249fc:	dd03      	ble.n	8024a06 <_dtoa_r+0xa06>
 80249fe:	2b39      	cmp	r3, #57	; 0x39
 8024a00:	d0ee      	beq.n	80249e0 <_dtoa_r+0x9e0>
 8024a02:	3301      	adds	r3, #1
 8024a04:	e7c7      	b.n	8024996 <_dtoa_r+0x996>
 8024a06:	9a05      	ldr	r2, [sp, #20]
 8024a08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8024a0a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8024a0e:	428a      	cmp	r2, r1
 8024a10:	d02b      	beq.n	8024a6a <_dtoa_r+0xa6a>
 8024a12:	4629      	mov	r1, r5
 8024a14:	2300      	movs	r3, #0
 8024a16:	220a      	movs	r2, #10
 8024a18:	4630      	mov	r0, r6
 8024a1a:	f000 fc3d 	bl	8025298 <__multadd>
 8024a1e:	45b9      	cmp	r9, r7
 8024a20:	4605      	mov	r5, r0
 8024a22:	f04f 0300 	mov.w	r3, #0
 8024a26:	f04f 020a 	mov.w	r2, #10
 8024a2a:	4649      	mov	r1, r9
 8024a2c:	4630      	mov	r0, r6
 8024a2e:	d107      	bne.n	8024a40 <_dtoa_r+0xa40>
 8024a30:	f000 fc32 	bl	8025298 <__multadd>
 8024a34:	4681      	mov	r9, r0
 8024a36:	4607      	mov	r7, r0
 8024a38:	9b05      	ldr	r3, [sp, #20]
 8024a3a:	3301      	adds	r3, #1
 8024a3c:	9305      	str	r3, [sp, #20]
 8024a3e:	e774      	b.n	802492a <_dtoa_r+0x92a>
 8024a40:	f000 fc2a 	bl	8025298 <__multadd>
 8024a44:	4639      	mov	r1, r7
 8024a46:	4681      	mov	r9, r0
 8024a48:	2300      	movs	r3, #0
 8024a4a:	220a      	movs	r2, #10
 8024a4c:	4630      	mov	r0, r6
 8024a4e:	f000 fc23 	bl	8025298 <__multadd>
 8024a52:	4607      	mov	r7, r0
 8024a54:	e7f0      	b.n	8024a38 <_dtoa_r+0xa38>
 8024a56:	f1ba 0f00 	cmp.w	sl, #0
 8024a5a:	9a00      	ldr	r2, [sp, #0]
 8024a5c:	bfcc      	ite	gt
 8024a5e:	46d0      	movgt	r8, sl
 8024a60:	f04f 0801 	movle.w	r8, #1
 8024a64:	4490      	add	r8, r2
 8024a66:	f04f 0900 	mov.w	r9, #0
 8024a6a:	4629      	mov	r1, r5
 8024a6c:	2201      	movs	r2, #1
 8024a6e:	4630      	mov	r0, r6
 8024a70:	9302      	str	r3, [sp, #8]
 8024a72:	f000 fdc1 	bl	80255f8 <__lshift>
 8024a76:	4621      	mov	r1, r4
 8024a78:	4605      	mov	r5, r0
 8024a7a:	f000 fe29 	bl	80256d0 <__mcmp>
 8024a7e:	2800      	cmp	r0, #0
 8024a80:	dcb1      	bgt.n	80249e6 <_dtoa_r+0x9e6>
 8024a82:	d102      	bne.n	8024a8a <_dtoa_r+0xa8a>
 8024a84:	9b02      	ldr	r3, [sp, #8]
 8024a86:	07db      	lsls	r3, r3, #31
 8024a88:	d4ad      	bmi.n	80249e6 <_dtoa_r+0x9e6>
 8024a8a:	4643      	mov	r3, r8
 8024a8c:	4698      	mov	r8, r3
 8024a8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8024a92:	2a30      	cmp	r2, #48	; 0x30
 8024a94:	d0fa      	beq.n	8024a8c <_dtoa_r+0xa8c>
 8024a96:	e6f6      	b.n	8024886 <_dtoa_r+0x886>
 8024a98:	9a00      	ldr	r2, [sp, #0]
 8024a9a:	429a      	cmp	r2, r3
 8024a9c:	d1a4      	bne.n	80249e8 <_dtoa_r+0x9e8>
 8024a9e:	f10b 0b01 	add.w	fp, fp, #1
 8024aa2:	2331      	movs	r3, #49	; 0x31
 8024aa4:	e778      	b.n	8024998 <_dtoa_r+0x998>
 8024aa6:	4b15      	ldr	r3, [pc, #84]	; (8024afc <_dtoa_r+0xafc>)
 8024aa8:	f7ff bb12 	b.w	80240d0 <_dtoa_r+0xd0>
 8024aac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8024aae:	2b00      	cmp	r3, #0
 8024ab0:	f47f aaee 	bne.w	8024090 <_dtoa_r+0x90>
 8024ab4:	4b12      	ldr	r3, [pc, #72]	; (8024b00 <_dtoa_r+0xb00>)
 8024ab6:	f7ff bb0b 	b.w	80240d0 <_dtoa_r+0xd0>
 8024aba:	f1ba 0f00 	cmp.w	sl, #0
 8024abe:	dc03      	bgt.n	8024ac8 <_dtoa_r+0xac8>
 8024ac0:	9b07      	ldr	r3, [sp, #28]
 8024ac2:	2b02      	cmp	r3, #2
 8024ac4:	f73f aec7 	bgt.w	8024856 <_dtoa_r+0x856>
 8024ac8:	f8dd 8000 	ldr.w	r8, [sp]
 8024acc:	4621      	mov	r1, r4
 8024ace:	4628      	mov	r0, r5
 8024ad0:	f7ff fa08 	bl	8023ee4 <quorem>
 8024ad4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8024ad8:	f808 3b01 	strb.w	r3, [r8], #1
 8024adc:	9a00      	ldr	r2, [sp, #0]
 8024ade:	eba8 0202 	sub.w	r2, r8, r2
 8024ae2:	4592      	cmp	sl, r2
 8024ae4:	ddb7      	ble.n	8024a56 <_dtoa_r+0xa56>
 8024ae6:	4629      	mov	r1, r5
 8024ae8:	2300      	movs	r3, #0
 8024aea:	220a      	movs	r2, #10
 8024aec:	4630      	mov	r0, r6
 8024aee:	f000 fbd3 	bl	8025298 <__multadd>
 8024af2:	4605      	mov	r5, r0
 8024af4:	e7ea      	b.n	8024acc <_dtoa_r+0xacc>
 8024af6:	bf00      	nop
 8024af8:	0804252d 	.word	0x0804252d
 8024afc:	08042721 	.word	0x08042721
 8024b00:	080424c1 	.word	0x080424c1

08024b04 <__errno>:
 8024b04:	4b01      	ldr	r3, [pc, #4]	; (8024b0c <__errno+0x8>)
 8024b06:	6818      	ldr	r0, [r3, #0]
 8024b08:	4770      	bx	lr
 8024b0a:	bf00      	nop
 8024b0c:	20000480 	.word	0x20000480

08024b10 <__sflush_r>:
 8024b10:	898a      	ldrh	r2, [r1, #12]
 8024b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024b16:	4605      	mov	r5, r0
 8024b18:	0710      	lsls	r0, r2, #28
 8024b1a:	460c      	mov	r4, r1
 8024b1c:	d458      	bmi.n	8024bd0 <__sflush_r+0xc0>
 8024b1e:	684b      	ldr	r3, [r1, #4]
 8024b20:	2b00      	cmp	r3, #0
 8024b22:	dc05      	bgt.n	8024b30 <__sflush_r+0x20>
 8024b24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8024b26:	2b00      	cmp	r3, #0
 8024b28:	dc02      	bgt.n	8024b30 <__sflush_r+0x20>
 8024b2a:	2000      	movs	r0, #0
 8024b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024b30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8024b32:	2e00      	cmp	r6, #0
 8024b34:	d0f9      	beq.n	8024b2a <__sflush_r+0x1a>
 8024b36:	2300      	movs	r3, #0
 8024b38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8024b3c:	682f      	ldr	r7, [r5, #0]
 8024b3e:	602b      	str	r3, [r5, #0]
 8024b40:	d032      	beq.n	8024ba8 <__sflush_r+0x98>
 8024b42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8024b44:	89a3      	ldrh	r3, [r4, #12]
 8024b46:	075a      	lsls	r2, r3, #29
 8024b48:	d505      	bpl.n	8024b56 <__sflush_r+0x46>
 8024b4a:	6863      	ldr	r3, [r4, #4]
 8024b4c:	1ac0      	subs	r0, r0, r3
 8024b4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8024b50:	b10b      	cbz	r3, 8024b56 <__sflush_r+0x46>
 8024b52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8024b54:	1ac0      	subs	r0, r0, r3
 8024b56:	2300      	movs	r3, #0
 8024b58:	4602      	mov	r2, r0
 8024b5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8024b5c:	6a21      	ldr	r1, [r4, #32]
 8024b5e:	4628      	mov	r0, r5
 8024b60:	47b0      	blx	r6
 8024b62:	1c43      	adds	r3, r0, #1
 8024b64:	89a3      	ldrh	r3, [r4, #12]
 8024b66:	d106      	bne.n	8024b76 <__sflush_r+0x66>
 8024b68:	6829      	ldr	r1, [r5, #0]
 8024b6a:	291d      	cmp	r1, #29
 8024b6c:	d82c      	bhi.n	8024bc8 <__sflush_r+0xb8>
 8024b6e:	4a2a      	ldr	r2, [pc, #168]	; (8024c18 <__sflush_r+0x108>)
 8024b70:	40ca      	lsrs	r2, r1
 8024b72:	07d6      	lsls	r6, r2, #31
 8024b74:	d528      	bpl.n	8024bc8 <__sflush_r+0xb8>
 8024b76:	2200      	movs	r2, #0
 8024b78:	6062      	str	r2, [r4, #4]
 8024b7a:	04d9      	lsls	r1, r3, #19
 8024b7c:	6922      	ldr	r2, [r4, #16]
 8024b7e:	6022      	str	r2, [r4, #0]
 8024b80:	d504      	bpl.n	8024b8c <__sflush_r+0x7c>
 8024b82:	1c42      	adds	r2, r0, #1
 8024b84:	d101      	bne.n	8024b8a <__sflush_r+0x7a>
 8024b86:	682b      	ldr	r3, [r5, #0]
 8024b88:	b903      	cbnz	r3, 8024b8c <__sflush_r+0x7c>
 8024b8a:	6560      	str	r0, [r4, #84]	; 0x54
 8024b8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8024b8e:	602f      	str	r7, [r5, #0]
 8024b90:	2900      	cmp	r1, #0
 8024b92:	d0ca      	beq.n	8024b2a <__sflush_r+0x1a>
 8024b94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8024b98:	4299      	cmp	r1, r3
 8024b9a:	d002      	beq.n	8024ba2 <__sflush_r+0x92>
 8024b9c:	4628      	mov	r0, r5
 8024b9e:	f7fd f85d 	bl	8021c5c <_free_r>
 8024ba2:	2000      	movs	r0, #0
 8024ba4:	6360      	str	r0, [r4, #52]	; 0x34
 8024ba6:	e7c1      	b.n	8024b2c <__sflush_r+0x1c>
 8024ba8:	6a21      	ldr	r1, [r4, #32]
 8024baa:	2301      	movs	r3, #1
 8024bac:	4628      	mov	r0, r5
 8024bae:	47b0      	blx	r6
 8024bb0:	1c41      	adds	r1, r0, #1
 8024bb2:	d1c7      	bne.n	8024b44 <__sflush_r+0x34>
 8024bb4:	682b      	ldr	r3, [r5, #0]
 8024bb6:	2b00      	cmp	r3, #0
 8024bb8:	d0c4      	beq.n	8024b44 <__sflush_r+0x34>
 8024bba:	2b1d      	cmp	r3, #29
 8024bbc:	d001      	beq.n	8024bc2 <__sflush_r+0xb2>
 8024bbe:	2b16      	cmp	r3, #22
 8024bc0:	d101      	bne.n	8024bc6 <__sflush_r+0xb6>
 8024bc2:	602f      	str	r7, [r5, #0]
 8024bc4:	e7b1      	b.n	8024b2a <__sflush_r+0x1a>
 8024bc6:	89a3      	ldrh	r3, [r4, #12]
 8024bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024bcc:	81a3      	strh	r3, [r4, #12]
 8024bce:	e7ad      	b.n	8024b2c <__sflush_r+0x1c>
 8024bd0:	690f      	ldr	r7, [r1, #16]
 8024bd2:	2f00      	cmp	r7, #0
 8024bd4:	d0a9      	beq.n	8024b2a <__sflush_r+0x1a>
 8024bd6:	0793      	lsls	r3, r2, #30
 8024bd8:	680e      	ldr	r6, [r1, #0]
 8024bda:	bf08      	it	eq
 8024bdc:	694b      	ldreq	r3, [r1, #20]
 8024bde:	600f      	str	r7, [r1, #0]
 8024be0:	bf18      	it	ne
 8024be2:	2300      	movne	r3, #0
 8024be4:	eba6 0807 	sub.w	r8, r6, r7
 8024be8:	608b      	str	r3, [r1, #8]
 8024bea:	f1b8 0f00 	cmp.w	r8, #0
 8024bee:	dd9c      	ble.n	8024b2a <__sflush_r+0x1a>
 8024bf0:	6a21      	ldr	r1, [r4, #32]
 8024bf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8024bf4:	4643      	mov	r3, r8
 8024bf6:	463a      	mov	r2, r7
 8024bf8:	4628      	mov	r0, r5
 8024bfa:	47b0      	blx	r6
 8024bfc:	2800      	cmp	r0, #0
 8024bfe:	dc06      	bgt.n	8024c0e <__sflush_r+0xfe>
 8024c00:	89a3      	ldrh	r3, [r4, #12]
 8024c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024c06:	81a3      	strh	r3, [r4, #12]
 8024c08:	f04f 30ff 	mov.w	r0, #4294967295
 8024c0c:	e78e      	b.n	8024b2c <__sflush_r+0x1c>
 8024c0e:	4407      	add	r7, r0
 8024c10:	eba8 0800 	sub.w	r8, r8, r0
 8024c14:	e7e9      	b.n	8024bea <__sflush_r+0xda>
 8024c16:	bf00      	nop
 8024c18:	20400001 	.word	0x20400001

08024c1c <_fflush_r>:
 8024c1c:	b538      	push	{r3, r4, r5, lr}
 8024c1e:	690b      	ldr	r3, [r1, #16]
 8024c20:	4605      	mov	r5, r0
 8024c22:	460c      	mov	r4, r1
 8024c24:	b913      	cbnz	r3, 8024c2c <_fflush_r+0x10>
 8024c26:	2500      	movs	r5, #0
 8024c28:	4628      	mov	r0, r5
 8024c2a:	bd38      	pop	{r3, r4, r5, pc}
 8024c2c:	b118      	cbz	r0, 8024c36 <_fflush_r+0x1a>
 8024c2e:	6983      	ldr	r3, [r0, #24]
 8024c30:	b90b      	cbnz	r3, 8024c36 <_fflush_r+0x1a>
 8024c32:	f000 f887 	bl	8024d44 <__sinit>
 8024c36:	4b14      	ldr	r3, [pc, #80]	; (8024c88 <_fflush_r+0x6c>)
 8024c38:	429c      	cmp	r4, r3
 8024c3a:	d11b      	bne.n	8024c74 <_fflush_r+0x58>
 8024c3c:	686c      	ldr	r4, [r5, #4]
 8024c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024c42:	2b00      	cmp	r3, #0
 8024c44:	d0ef      	beq.n	8024c26 <_fflush_r+0xa>
 8024c46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8024c48:	07d0      	lsls	r0, r2, #31
 8024c4a:	d404      	bmi.n	8024c56 <_fflush_r+0x3a>
 8024c4c:	0599      	lsls	r1, r3, #22
 8024c4e:	d402      	bmi.n	8024c56 <_fflush_r+0x3a>
 8024c50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024c52:	f000 fa27 	bl	80250a4 <__retarget_lock_acquire_recursive>
 8024c56:	4628      	mov	r0, r5
 8024c58:	4621      	mov	r1, r4
 8024c5a:	f7ff ff59 	bl	8024b10 <__sflush_r>
 8024c5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024c60:	07da      	lsls	r2, r3, #31
 8024c62:	4605      	mov	r5, r0
 8024c64:	d4e0      	bmi.n	8024c28 <_fflush_r+0xc>
 8024c66:	89a3      	ldrh	r3, [r4, #12]
 8024c68:	059b      	lsls	r3, r3, #22
 8024c6a:	d4dd      	bmi.n	8024c28 <_fflush_r+0xc>
 8024c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024c6e:	f000 fa1b 	bl	80250a8 <__retarget_lock_release_recursive>
 8024c72:	e7d9      	b.n	8024c28 <_fflush_r+0xc>
 8024c74:	4b05      	ldr	r3, [pc, #20]	; (8024c8c <_fflush_r+0x70>)
 8024c76:	429c      	cmp	r4, r3
 8024c78:	d101      	bne.n	8024c7e <_fflush_r+0x62>
 8024c7a:	68ac      	ldr	r4, [r5, #8]
 8024c7c:	e7df      	b.n	8024c3e <_fflush_r+0x22>
 8024c7e:	4b04      	ldr	r3, [pc, #16]	; (8024c90 <_fflush_r+0x74>)
 8024c80:	429c      	cmp	r4, r3
 8024c82:	bf08      	it	eq
 8024c84:	68ec      	ldreq	r4, [r5, #12]
 8024c86:	e7da      	b.n	8024c3e <_fflush_r+0x22>
 8024c88:	08042560 	.word	0x08042560
 8024c8c:	08042580 	.word	0x08042580
 8024c90:	08042540 	.word	0x08042540

08024c94 <std>:
 8024c94:	2300      	movs	r3, #0
 8024c96:	b510      	push	{r4, lr}
 8024c98:	4604      	mov	r4, r0
 8024c9a:	e9c0 3300 	strd	r3, r3, [r0]
 8024c9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8024ca2:	6083      	str	r3, [r0, #8]
 8024ca4:	8181      	strh	r1, [r0, #12]
 8024ca6:	6643      	str	r3, [r0, #100]	; 0x64
 8024ca8:	81c2      	strh	r2, [r0, #14]
 8024caa:	6183      	str	r3, [r0, #24]
 8024cac:	4619      	mov	r1, r3
 8024cae:	2208      	movs	r2, #8
 8024cb0:	305c      	adds	r0, #92	; 0x5c
 8024cb2:	f7fc fd4d 	bl	8021750 <memset>
 8024cb6:	4b05      	ldr	r3, [pc, #20]	; (8024ccc <std+0x38>)
 8024cb8:	6263      	str	r3, [r4, #36]	; 0x24
 8024cba:	4b05      	ldr	r3, [pc, #20]	; (8024cd0 <std+0x3c>)
 8024cbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8024cbe:	4b05      	ldr	r3, [pc, #20]	; (8024cd4 <std+0x40>)
 8024cc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8024cc2:	4b05      	ldr	r3, [pc, #20]	; (8024cd8 <std+0x44>)
 8024cc4:	6224      	str	r4, [r4, #32]
 8024cc6:	6323      	str	r3, [r4, #48]	; 0x30
 8024cc8:	bd10      	pop	{r4, pc}
 8024cca:	bf00      	nop
 8024ccc:	080229bd 	.word	0x080229bd
 8024cd0:	080229e3 	.word	0x080229e3
 8024cd4:	08022a1b 	.word	0x08022a1b
 8024cd8:	08022a3f 	.word	0x08022a3f

08024cdc <_cleanup_r>:
 8024cdc:	4901      	ldr	r1, [pc, #4]	; (8024ce4 <_cleanup_r+0x8>)
 8024cde:	f000 b8c1 	b.w	8024e64 <_fwalk_reent>
 8024ce2:	bf00      	nop
 8024ce4:	08024c1d 	.word	0x08024c1d

08024ce8 <__sfmoreglue>:
 8024ce8:	b570      	push	{r4, r5, r6, lr}
 8024cea:	1e4a      	subs	r2, r1, #1
 8024cec:	2568      	movs	r5, #104	; 0x68
 8024cee:	4355      	muls	r5, r2
 8024cf0:	460e      	mov	r6, r1
 8024cf2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8024cf6:	f7fd f801 	bl	8021cfc <_malloc_r>
 8024cfa:	4604      	mov	r4, r0
 8024cfc:	b140      	cbz	r0, 8024d10 <__sfmoreglue+0x28>
 8024cfe:	2100      	movs	r1, #0
 8024d00:	e9c0 1600 	strd	r1, r6, [r0]
 8024d04:	300c      	adds	r0, #12
 8024d06:	60a0      	str	r0, [r4, #8]
 8024d08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8024d0c:	f7fc fd20 	bl	8021750 <memset>
 8024d10:	4620      	mov	r0, r4
 8024d12:	bd70      	pop	{r4, r5, r6, pc}

08024d14 <__sfp_lock_acquire>:
 8024d14:	4801      	ldr	r0, [pc, #4]	; (8024d1c <__sfp_lock_acquire+0x8>)
 8024d16:	f000 b9c5 	b.w	80250a4 <__retarget_lock_acquire_recursive>
 8024d1a:	bf00      	nop
 8024d1c:	2002faf4 	.word	0x2002faf4

08024d20 <__sfp_lock_release>:
 8024d20:	4801      	ldr	r0, [pc, #4]	; (8024d28 <__sfp_lock_release+0x8>)
 8024d22:	f000 b9c1 	b.w	80250a8 <__retarget_lock_release_recursive>
 8024d26:	bf00      	nop
 8024d28:	2002faf4 	.word	0x2002faf4

08024d2c <__sinit_lock_acquire>:
 8024d2c:	4801      	ldr	r0, [pc, #4]	; (8024d34 <__sinit_lock_acquire+0x8>)
 8024d2e:	f000 b9b9 	b.w	80250a4 <__retarget_lock_acquire_recursive>
 8024d32:	bf00      	nop
 8024d34:	2002faef 	.word	0x2002faef

08024d38 <__sinit_lock_release>:
 8024d38:	4801      	ldr	r0, [pc, #4]	; (8024d40 <__sinit_lock_release+0x8>)
 8024d3a:	f000 b9b5 	b.w	80250a8 <__retarget_lock_release_recursive>
 8024d3e:	bf00      	nop
 8024d40:	2002faef 	.word	0x2002faef

08024d44 <__sinit>:
 8024d44:	b510      	push	{r4, lr}
 8024d46:	4604      	mov	r4, r0
 8024d48:	f7ff fff0 	bl	8024d2c <__sinit_lock_acquire>
 8024d4c:	69a3      	ldr	r3, [r4, #24]
 8024d4e:	b11b      	cbz	r3, 8024d58 <__sinit+0x14>
 8024d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024d54:	f7ff bff0 	b.w	8024d38 <__sinit_lock_release>
 8024d58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8024d5c:	6523      	str	r3, [r4, #80]	; 0x50
 8024d5e:	4b13      	ldr	r3, [pc, #76]	; (8024dac <__sinit+0x68>)
 8024d60:	4a13      	ldr	r2, [pc, #76]	; (8024db0 <__sinit+0x6c>)
 8024d62:	681b      	ldr	r3, [r3, #0]
 8024d64:	62a2      	str	r2, [r4, #40]	; 0x28
 8024d66:	42a3      	cmp	r3, r4
 8024d68:	bf04      	itt	eq
 8024d6a:	2301      	moveq	r3, #1
 8024d6c:	61a3      	streq	r3, [r4, #24]
 8024d6e:	4620      	mov	r0, r4
 8024d70:	f000 f820 	bl	8024db4 <__sfp>
 8024d74:	6060      	str	r0, [r4, #4]
 8024d76:	4620      	mov	r0, r4
 8024d78:	f000 f81c 	bl	8024db4 <__sfp>
 8024d7c:	60a0      	str	r0, [r4, #8]
 8024d7e:	4620      	mov	r0, r4
 8024d80:	f000 f818 	bl	8024db4 <__sfp>
 8024d84:	2200      	movs	r2, #0
 8024d86:	60e0      	str	r0, [r4, #12]
 8024d88:	2104      	movs	r1, #4
 8024d8a:	6860      	ldr	r0, [r4, #4]
 8024d8c:	f7ff ff82 	bl	8024c94 <std>
 8024d90:	68a0      	ldr	r0, [r4, #8]
 8024d92:	2201      	movs	r2, #1
 8024d94:	2109      	movs	r1, #9
 8024d96:	f7ff ff7d 	bl	8024c94 <std>
 8024d9a:	68e0      	ldr	r0, [r4, #12]
 8024d9c:	2202      	movs	r2, #2
 8024d9e:	2112      	movs	r1, #18
 8024da0:	f7ff ff78 	bl	8024c94 <std>
 8024da4:	2301      	movs	r3, #1
 8024da6:	61a3      	str	r3, [r4, #24]
 8024da8:	e7d2      	b.n	8024d50 <__sinit+0xc>
 8024daa:	bf00      	nop
 8024dac:	08041f40 	.word	0x08041f40
 8024db0:	08024cdd 	.word	0x08024cdd

08024db4 <__sfp>:
 8024db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024db6:	4607      	mov	r7, r0
 8024db8:	f7ff ffac 	bl	8024d14 <__sfp_lock_acquire>
 8024dbc:	4b1e      	ldr	r3, [pc, #120]	; (8024e38 <__sfp+0x84>)
 8024dbe:	681e      	ldr	r6, [r3, #0]
 8024dc0:	69b3      	ldr	r3, [r6, #24]
 8024dc2:	b913      	cbnz	r3, 8024dca <__sfp+0x16>
 8024dc4:	4630      	mov	r0, r6
 8024dc6:	f7ff ffbd 	bl	8024d44 <__sinit>
 8024dca:	3648      	adds	r6, #72	; 0x48
 8024dcc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8024dd0:	3b01      	subs	r3, #1
 8024dd2:	d503      	bpl.n	8024ddc <__sfp+0x28>
 8024dd4:	6833      	ldr	r3, [r6, #0]
 8024dd6:	b30b      	cbz	r3, 8024e1c <__sfp+0x68>
 8024dd8:	6836      	ldr	r6, [r6, #0]
 8024dda:	e7f7      	b.n	8024dcc <__sfp+0x18>
 8024ddc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8024de0:	b9d5      	cbnz	r5, 8024e18 <__sfp+0x64>
 8024de2:	4b16      	ldr	r3, [pc, #88]	; (8024e3c <__sfp+0x88>)
 8024de4:	60e3      	str	r3, [r4, #12]
 8024de6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8024dea:	6665      	str	r5, [r4, #100]	; 0x64
 8024dec:	f000 f958 	bl	80250a0 <__retarget_lock_init_recursive>
 8024df0:	f7ff ff96 	bl	8024d20 <__sfp_lock_release>
 8024df4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8024df8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8024dfc:	6025      	str	r5, [r4, #0]
 8024dfe:	61a5      	str	r5, [r4, #24]
 8024e00:	2208      	movs	r2, #8
 8024e02:	4629      	mov	r1, r5
 8024e04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8024e08:	f7fc fca2 	bl	8021750 <memset>
 8024e0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8024e10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8024e14:	4620      	mov	r0, r4
 8024e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024e18:	3468      	adds	r4, #104	; 0x68
 8024e1a:	e7d9      	b.n	8024dd0 <__sfp+0x1c>
 8024e1c:	2104      	movs	r1, #4
 8024e1e:	4638      	mov	r0, r7
 8024e20:	f7ff ff62 	bl	8024ce8 <__sfmoreglue>
 8024e24:	4604      	mov	r4, r0
 8024e26:	6030      	str	r0, [r6, #0]
 8024e28:	2800      	cmp	r0, #0
 8024e2a:	d1d5      	bne.n	8024dd8 <__sfp+0x24>
 8024e2c:	f7ff ff78 	bl	8024d20 <__sfp_lock_release>
 8024e30:	230c      	movs	r3, #12
 8024e32:	603b      	str	r3, [r7, #0]
 8024e34:	e7ee      	b.n	8024e14 <__sfp+0x60>
 8024e36:	bf00      	nop
 8024e38:	08041f40 	.word	0x08041f40
 8024e3c:	ffff0001 	.word	0xffff0001

08024e40 <fiprintf>:
 8024e40:	b40e      	push	{r1, r2, r3}
 8024e42:	b503      	push	{r0, r1, lr}
 8024e44:	4601      	mov	r1, r0
 8024e46:	ab03      	add	r3, sp, #12
 8024e48:	4805      	ldr	r0, [pc, #20]	; (8024e60 <fiprintf+0x20>)
 8024e4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8024e4e:	6800      	ldr	r0, [r0, #0]
 8024e50:	9301      	str	r3, [sp, #4]
 8024e52:	f001 f8c9 	bl	8025fe8 <_vfiprintf_r>
 8024e56:	b002      	add	sp, #8
 8024e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8024e5c:	b003      	add	sp, #12
 8024e5e:	4770      	bx	lr
 8024e60:	20000480 	.word	0x20000480

08024e64 <_fwalk_reent>:
 8024e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8024e68:	4606      	mov	r6, r0
 8024e6a:	4688      	mov	r8, r1
 8024e6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8024e70:	2700      	movs	r7, #0
 8024e72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8024e76:	f1b9 0901 	subs.w	r9, r9, #1
 8024e7a:	d505      	bpl.n	8024e88 <_fwalk_reent+0x24>
 8024e7c:	6824      	ldr	r4, [r4, #0]
 8024e7e:	2c00      	cmp	r4, #0
 8024e80:	d1f7      	bne.n	8024e72 <_fwalk_reent+0xe>
 8024e82:	4638      	mov	r0, r7
 8024e84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8024e88:	89ab      	ldrh	r3, [r5, #12]
 8024e8a:	2b01      	cmp	r3, #1
 8024e8c:	d907      	bls.n	8024e9e <_fwalk_reent+0x3a>
 8024e8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8024e92:	3301      	adds	r3, #1
 8024e94:	d003      	beq.n	8024e9e <_fwalk_reent+0x3a>
 8024e96:	4629      	mov	r1, r5
 8024e98:	4630      	mov	r0, r6
 8024e9a:	47c0      	blx	r8
 8024e9c:	4307      	orrs	r7, r0
 8024e9e:	3568      	adds	r5, #104	; 0x68
 8024ea0:	e7e9      	b.n	8024e76 <_fwalk_reent+0x12>
	...

08024ea4 <_findenv_r>:
 8024ea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024ea8:	4607      	mov	r7, r0
 8024eaa:	4689      	mov	r9, r1
 8024eac:	4616      	mov	r6, r2
 8024eae:	f001 fbf9 	bl	80266a4 <__env_lock>
 8024eb2:	4b18      	ldr	r3, [pc, #96]	; (8024f14 <_findenv_r+0x70>)
 8024eb4:	681c      	ldr	r4, [r3, #0]
 8024eb6:	469a      	mov	sl, r3
 8024eb8:	b134      	cbz	r4, 8024ec8 <_findenv_r+0x24>
 8024eba:	464b      	mov	r3, r9
 8024ebc:	4698      	mov	r8, r3
 8024ebe:	f813 1b01 	ldrb.w	r1, [r3], #1
 8024ec2:	b139      	cbz	r1, 8024ed4 <_findenv_r+0x30>
 8024ec4:	293d      	cmp	r1, #61	; 0x3d
 8024ec6:	d1f9      	bne.n	8024ebc <_findenv_r+0x18>
 8024ec8:	4638      	mov	r0, r7
 8024eca:	f001 fbf1 	bl	80266b0 <__env_unlock>
 8024ece:	2000      	movs	r0, #0
 8024ed0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024ed4:	eba8 0809 	sub.w	r8, r8, r9
 8024ed8:	46a3      	mov	fp, r4
 8024eda:	f854 0b04 	ldr.w	r0, [r4], #4
 8024ede:	2800      	cmp	r0, #0
 8024ee0:	d0f2      	beq.n	8024ec8 <_findenv_r+0x24>
 8024ee2:	4642      	mov	r2, r8
 8024ee4:	4649      	mov	r1, r9
 8024ee6:	f7fe fb29 	bl	802353c <strncmp>
 8024eea:	2800      	cmp	r0, #0
 8024eec:	d1f4      	bne.n	8024ed8 <_findenv_r+0x34>
 8024eee:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8024ef2:	eb03 0508 	add.w	r5, r3, r8
 8024ef6:	f813 3008 	ldrb.w	r3, [r3, r8]
 8024efa:	2b3d      	cmp	r3, #61	; 0x3d
 8024efc:	d1ec      	bne.n	8024ed8 <_findenv_r+0x34>
 8024efe:	f8da 3000 	ldr.w	r3, [sl]
 8024f02:	ebab 0303 	sub.w	r3, fp, r3
 8024f06:	109b      	asrs	r3, r3, #2
 8024f08:	4638      	mov	r0, r7
 8024f0a:	6033      	str	r3, [r6, #0]
 8024f0c:	f001 fbd0 	bl	80266b0 <__env_unlock>
 8024f10:	1c68      	adds	r0, r5, #1
 8024f12:	e7dd      	b.n	8024ed0 <_findenv_r+0x2c>
 8024f14:	20000270 	.word	0x20000270

08024f18 <_getenv_r>:
 8024f18:	b507      	push	{r0, r1, r2, lr}
 8024f1a:	aa01      	add	r2, sp, #4
 8024f1c:	f7ff ffc2 	bl	8024ea4 <_findenv_r>
 8024f20:	b003      	add	sp, #12
 8024f22:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08024f28 <__gettzinfo>:
 8024f28:	4800      	ldr	r0, [pc, #0]	; (8024f2c <__gettzinfo+0x4>)
 8024f2a:	4770      	bx	lr
 8024f2c:	200004f0 	.word	0x200004f0

08024f30 <gmtime_r>:
 8024f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024f34:	e9d0 6700 	ldrd	r6, r7, [r0]
 8024f38:	460c      	mov	r4, r1
 8024f3a:	4a51      	ldr	r2, [pc, #324]	; (8025080 <gmtime_r+0x150>)
 8024f3c:	2300      	movs	r3, #0
 8024f3e:	4630      	mov	r0, r6
 8024f40:	4639      	mov	r1, r7
 8024f42:	f7db f9e5 	bl	8000310 <__aeabi_ldivmod>
 8024f46:	4639      	mov	r1, r7
 8024f48:	4605      	mov	r5, r0
 8024f4a:	4a4d      	ldr	r2, [pc, #308]	; (8025080 <gmtime_r+0x150>)
 8024f4c:	4630      	mov	r0, r6
 8024f4e:	2300      	movs	r3, #0
 8024f50:	f7db f9de 	bl	8000310 <__aeabi_ldivmod>
 8024f54:	2a00      	cmp	r2, #0
 8024f56:	bfbc      	itt	lt
 8024f58:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8024f5c:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8024f60:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8024f64:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8024f68:	fbb2 f3f1 	udiv	r3, r2, r1
 8024f6c:	fb01 2213 	mls	r2, r1, r3, r2
 8024f70:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8024f74:	bfac      	ite	ge
 8024f76:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 8024f7a:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 8024f7e:	60a3      	str	r3, [r4, #8]
 8024f80:	fbb2 f3f1 	udiv	r3, r2, r1
 8024f84:	fb01 2213 	mls	r2, r1, r3, r2
 8024f88:	6063      	str	r3, [r4, #4]
 8024f8a:	6022      	str	r2, [r4, #0]
 8024f8c:	1cc3      	adds	r3, r0, #3
 8024f8e:	2207      	movs	r2, #7
 8024f90:	fb93 f2f2 	sdiv	r2, r3, r2
 8024f94:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8024f98:	1a9b      	subs	r3, r3, r2
 8024f9a:	bf48      	it	mi
 8024f9c:	3307      	addmi	r3, #7
 8024f9e:	2800      	cmp	r0, #0
 8024fa0:	61a3      	str	r3, [r4, #24]
 8024fa2:	bfb8      	it	lt
 8024fa4:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8024fa8:	4936      	ldr	r1, [pc, #216]	; (8025084 <gmtime_r+0x154>)
 8024faa:	bfae      	itee	ge
 8024fac:	fb90 f1f1 	sdivge	r1, r0, r1
 8024fb0:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8024fb4:	fb93 f1f1 	sdivlt	r1, r3, r1
 8024fb8:	4b33      	ldr	r3, [pc, #204]	; (8025088 <gmtime_r+0x158>)
 8024fba:	fb03 0001 	mla	r0, r3, r1, r0
 8024fbe:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8024fc2:	fbb0 f2f2 	udiv	r2, r0, r2
 8024fc6:	4402      	add	r2, r0
 8024fc8:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 8024fcc:	fbb0 f3fc 	udiv	r3, r0, ip
 8024fd0:	1ad2      	subs	r2, r2, r3
 8024fd2:	f240 176d 	movw	r7, #365	; 0x16d
 8024fd6:	4b2d      	ldr	r3, [pc, #180]	; (802508c <gmtime_r+0x15c>)
 8024fd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8024fdc:	2664      	movs	r6, #100	; 0x64
 8024fde:	1ad3      	subs	r3, r2, r3
 8024fe0:	fbb3 f5f7 	udiv	r5, r3, r7
 8024fe4:	fbb3 f3fc 	udiv	r3, r3, ip
 8024fe8:	fbb5 f2f6 	udiv	r2, r5, r6
 8024fec:	1ad3      	subs	r3, r2, r3
 8024fee:	4403      	add	r3, r0
 8024ff0:	fb07 3315 	mls	r3, r7, r5, r3
 8024ff4:	2099      	movs	r0, #153	; 0x99
 8024ff6:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8024ffa:	f10c 0c02 	add.w	ip, ip, #2
 8024ffe:	f103 0e01 	add.w	lr, r3, #1
 8025002:	fbbc f7f0 	udiv	r7, ip, r0
 8025006:	4378      	muls	r0, r7
 8025008:	3002      	adds	r0, #2
 802500a:	f04f 0805 	mov.w	r8, #5
 802500e:	fbb0 f0f8 	udiv	r0, r0, r8
 8025012:	ebae 0000 	sub.w	r0, lr, r0
 8025016:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 802501a:	45f4      	cmp	ip, lr
 802501c:	bf94      	ite	ls
 802501e:	f04f 0c02 	movls.w	ip, #2
 8025022:	f06f 0c09 	mvnhi.w	ip, #9
 8025026:	4467      	add	r7, ip
 8025028:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 802502c:	fb0c 5101 	mla	r1, ip, r1, r5
 8025030:	2f01      	cmp	r7, #1
 8025032:	bf98      	it	ls
 8025034:	3101      	addls	r1, #1
 8025036:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 802503a:	d30c      	bcc.n	8025056 <gmtime_r+0x126>
 802503c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8025040:	61e3      	str	r3, [r4, #28]
 8025042:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8025046:	2300      	movs	r3, #0
 8025048:	60e0      	str	r0, [r4, #12]
 802504a:	e9c4 7104 	strd	r7, r1, [r4, #16]
 802504e:	6223      	str	r3, [r4, #32]
 8025050:	4620      	mov	r0, r4
 8025052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025056:	f015 0f03 	tst.w	r5, #3
 802505a:	d102      	bne.n	8025062 <gmtime_r+0x132>
 802505c:	fb06 5212 	mls	r2, r6, r2, r5
 8025060:	b95a      	cbnz	r2, 802507a <gmtime_r+0x14a>
 8025062:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8025066:	fbb5 f2f6 	udiv	r2, r5, r6
 802506a:	fb06 5212 	mls	r2, r6, r2, r5
 802506e:	fab2 f282 	clz	r2, r2
 8025072:	0952      	lsrs	r2, r2, #5
 8025074:	333b      	adds	r3, #59	; 0x3b
 8025076:	4413      	add	r3, r2
 8025078:	e7e2      	b.n	8025040 <gmtime_r+0x110>
 802507a:	2201      	movs	r2, #1
 802507c:	e7fa      	b.n	8025074 <gmtime_r+0x144>
 802507e:	bf00      	nop
 8025080:	00015180 	.word	0x00015180
 8025084:	00023ab1 	.word	0x00023ab1
 8025088:	fffdc54f 	.word	0xfffdc54f
 802508c:	00023ab0 	.word	0x00023ab0

08025090 <labs>:
 8025090:	2800      	cmp	r0, #0
 8025092:	bfb8      	it	lt
 8025094:	4240      	neglt	r0, r0
 8025096:	4770      	bx	lr

08025098 <_localeconv_r>:
 8025098:	4800      	ldr	r0, [pc, #0]	; (802509c <_localeconv_r+0x4>)
 802509a:	4770      	bx	lr
 802509c:	20000638 	.word	0x20000638

080250a0 <__retarget_lock_init_recursive>:
 80250a0:	4770      	bx	lr

080250a2 <__retarget_lock_acquire>:
 80250a2:	4770      	bx	lr

080250a4 <__retarget_lock_acquire_recursive>:
 80250a4:	4770      	bx	lr

080250a6 <__retarget_lock_release>:
 80250a6:	4770      	bx	lr

080250a8 <__retarget_lock_release_recursive>:
 80250a8:	4770      	bx	lr
	...

080250ac <_lseek_r>:
 80250ac:	b538      	push	{r3, r4, r5, lr}
 80250ae:	4d07      	ldr	r5, [pc, #28]	; (80250cc <_lseek_r+0x20>)
 80250b0:	4604      	mov	r4, r0
 80250b2:	4608      	mov	r0, r1
 80250b4:	4611      	mov	r1, r2
 80250b6:	2200      	movs	r2, #0
 80250b8:	602a      	str	r2, [r5, #0]
 80250ba:	461a      	mov	r2, r3
 80250bc:	f7e0 fd0e 	bl	8005adc <_lseek>
 80250c0:	1c43      	adds	r3, r0, #1
 80250c2:	d102      	bne.n	80250ca <_lseek_r+0x1e>
 80250c4:	682b      	ldr	r3, [r5, #0]
 80250c6:	b103      	cbz	r3, 80250ca <_lseek_r+0x1e>
 80250c8:	6023      	str	r3, [r4, #0]
 80250ca:	bd38      	pop	{r3, r4, r5, pc}
 80250cc:	2002e210 	.word	0x2002e210

080250d0 <__swhatbuf_r>:
 80250d0:	b570      	push	{r4, r5, r6, lr}
 80250d2:	460e      	mov	r6, r1
 80250d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80250d8:	2900      	cmp	r1, #0
 80250da:	b096      	sub	sp, #88	; 0x58
 80250dc:	4614      	mov	r4, r2
 80250de:	461d      	mov	r5, r3
 80250e0:	da07      	bge.n	80250f2 <__swhatbuf_r+0x22>
 80250e2:	2300      	movs	r3, #0
 80250e4:	602b      	str	r3, [r5, #0]
 80250e6:	89b3      	ldrh	r3, [r6, #12]
 80250e8:	061a      	lsls	r2, r3, #24
 80250ea:	d410      	bmi.n	802510e <__swhatbuf_r+0x3e>
 80250ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80250f0:	e00e      	b.n	8025110 <__swhatbuf_r+0x40>
 80250f2:	466a      	mov	r2, sp
 80250f4:	f001 fae2 	bl	80266bc <_fstat_r>
 80250f8:	2800      	cmp	r0, #0
 80250fa:	dbf2      	blt.n	80250e2 <__swhatbuf_r+0x12>
 80250fc:	9a01      	ldr	r2, [sp, #4]
 80250fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8025102:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8025106:	425a      	negs	r2, r3
 8025108:	415a      	adcs	r2, r3
 802510a:	602a      	str	r2, [r5, #0]
 802510c:	e7ee      	b.n	80250ec <__swhatbuf_r+0x1c>
 802510e:	2340      	movs	r3, #64	; 0x40
 8025110:	2000      	movs	r0, #0
 8025112:	6023      	str	r3, [r4, #0]
 8025114:	b016      	add	sp, #88	; 0x58
 8025116:	bd70      	pop	{r4, r5, r6, pc}

08025118 <__smakebuf_r>:
 8025118:	898b      	ldrh	r3, [r1, #12]
 802511a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802511c:	079d      	lsls	r5, r3, #30
 802511e:	4606      	mov	r6, r0
 8025120:	460c      	mov	r4, r1
 8025122:	d507      	bpl.n	8025134 <__smakebuf_r+0x1c>
 8025124:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8025128:	6023      	str	r3, [r4, #0]
 802512a:	6123      	str	r3, [r4, #16]
 802512c:	2301      	movs	r3, #1
 802512e:	6163      	str	r3, [r4, #20]
 8025130:	b002      	add	sp, #8
 8025132:	bd70      	pop	{r4, r5, r6, pc}
 8025134:	ab01      	add	r3, sp, #4
 8025136:	466a      	mov	r2, sp
 8025138:	f7ff ffca 	bl	80250d0 <__swhatbuf_r>
 802513c:	9900      	ldr	r1, [sp, #0]
 802513e:	4605      	mov	r5, r0
 8025140:	4630      	mov	r0, r6
 8025142:	f7fc fddb 	bl	8021cfc <_malloc_r>
 8025146:	b948      	cbnz	r0, 802515c <__smakebuf_r+0x44>
 8025148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802514c:	059a      	lsls	r2, r3, #22
 802514e:	d4ef      	bmi.n	8025130 <__smakebuf_r+0x18>
 8025150:	f023 0303 	bic.w	r3, r3, #3
 8025154:	f043 0302 	orr.w	r3, r3, #2
 8025158:	81a3      	strh	r3, [r4, #12]
 802515a:	e7e3      	b.n	8025124 <__smakebuf_r+0xc>
 802515c:	4b0d      	ldr	r3, [pc, #52]	; (8025194 <__smakebuf_r+0x7c>)
 802515e:	62b3      	str	r3, [r6, #40]	; 0x28
 8025160:	89a3      	ldrh	r3, [r4, #12]
 8025162:	6020      	str	r0, [r4, #0]
 8025164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025168:	81a3      	strh	r3, [r4, #12]
 802516a:	9b00      	ldr	r3, [sp, #0]
 802516c:	6163      	str	r3, [r4, #20]
 802516e:	9b01      	ldr	r3, [sp, #4]
 8025170:	6120      	str	r0, [r4, #16]
 8025172:	b15b      	cbz	r3, 802518c <__smakebuf_r+0x74>
 8025174:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8025178:	4630      	mov	r0, r6
 802517a:	f001 fab1 	bl	80266e0 <_isatty_r>
 802517e:	b128      	cbz	r0, 802518c <__smakebuf_r+0x74>
 8025180:	89a3      	ldrh	r3, [r4, #12]
 8025182:	f023 0303 	bic.w	r3, r3, #3
 8025186:	f043 0301 	orr.w	r3, r3, #1
 802518a:	81a3      	strh	r3, [r4, #12]
 802518c:	89a0      	ldrh	r0, [r4, #12]
 802518e:	4305      	orrs	r5, r0
 8025190:	81a5      	strh	r5, [r4, #12]
 8025192:	e7cd      	b.n	8025130 <__smakebuf_r+0x18>
 8025194:	08024cdd 	.word	0x08024cdd

08025198 <__ascii_mbtowc>:
 8025198:	b082      	sub	sp, #8
 802519a:	b901      	cbnz	r1, 802519e <__ascii_mbtowc+0x6>
 802519c:	a901      	add	r1, sp, #4
 802519e:	b142      	cbz	r2, 80251b2 <__ascii_mbtowc+0x1a>
 80251a0:	b14b      	cbz	r3, 80251b6 <__ascii_mbtowc+0x1e>
 80251a2:	7813      	ldrb	r3, [r2, #0]
 80251a4:	600b      	str	r3, [r1, #0]
 80251a6:	7812      	ldrb	r2, [r2, #0]
 80251a8:	1e10      	subs	r0, r2, #0
 80251aa:	bf18      	it	ne
 80251ac:	2001      	movne	r0, #1
 80251ae:	b002      	add	sp, #8
 80251b0:	4770      	bx	lr
 80251b2:	4610      	mov	r0, r2
 80251b4:	e7fb      	b.n	80251ae <__ascii_mbtowc+0x16>
 80251b6:	f06f 0001 	mvn.w	r0, #1
 80251ba:	e7f8      	b.n	80251ae <__ascii_mbtowc+0x16>

080251bc <__malloc_lock>:
 80251bc:	4801      	ldr	r0, [pc, #4]	; (80251c4 <__malloc_lock+0x8>)
 80251be:	f7ff bf71 	b.w	80250a4 <__retarget_lock_acquire_recursive>
 80251c2:	bf00      	nop
 80251c4:	2002faf0 	.word	0x2002faf0

080251c8 <__malloc_unlock>:
 80251c8:	4801      	ldr	r0, [pc, #4]	; (80251d0 <__malloc_unlock+0x8>)
 80251ca:	f7ff bf6d 	b.w	80250a8 <__retarget_lock_release_recursive>
 80251ce:	bf00      	nop
 80251d0:	2002faf0 	.word	0x2002faf0

080251d4 <_Balloc>:
 80251d4:	b570      	push	{r4, r5, r6, lr}
 80251d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80251d8:	4604      	mov	r4, r0
 80251da:	460d      	mov	r5, r1
 80251dc:	b976      	cbnz	r6, 80251fc <_Balloc+0x28>
 80251de:	2010      	movs	r0, #16
 80251e0:	f7fc fa70 	bl	80216c4 <malloc>
 80251e4:	4602      	mov	r2, r0
 80251e6:	6260      	str	r0, [r4, #36]	; 0x24
 80251e8:	b920      	cbnz	r0, 80251f4 <_Balloc+0x20>
 80251ea:	4b18      	ldr	r3, [pc, #96]	; (802524c <_Balloc+0x78>)
 80251ec:	4818      	ldr	r0, [pc, #96]	; (8025250 <_Balloc+0x7c>)
 80251ee:	2166      	movs	r1, #102	; 0x66
 80251f0:	f7fe fe36 	bl	8023e60 <__assert_func>
 80251f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80251f8:	6006      	str	r6, [r0, #0]
 80251fa:	60c6      	str	r6, [r0, #12]
 80251fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80251fe:	68f3      	ldr	r3, [r6, #12]
 8025200:	b183      	cbz	r3, 8025224 <_Balloc+0x50>
 8025202:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025204:	68db      	ldr	r3, [r3, #12]
 8025206:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802520a:	b9b8      	cbnz	r0, 802523c <_Balloc+0x68>
 802520c:	2101      	movs	r1, #1
 802520e:	fa01 f605 	lsl.w	r6, r1, r5
 8025212:	1d72      	adds	r2, r6, #5
 8025214:	0092      	lsls	r2, r2, #2
 8025216:	4620      	mov	r0, r4
 8025218:	f000 fb5a 	bl	80258d0 <_calloc_r>
 802521c:	b160      	cbz	r0, 8025238 <_Balloc+0x64>
 802521e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8025222:	e00e      	b.n	8025242 <_Balloc+0x6e>
 8025224:	2221      	movs	r2, #33	; 0x21
 8025226:	2104      	movs	r1, #4
 8025228:	4620      	mov	r0, r4
 802522a:	f000 fb51 	bl	80258d0 <_calloc_r>
 802522e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025230:	60f0      	str	r0, [r6, #12]
 8025232:	68db      	ldr	r3, [r3, #12]
 8025234:	2b00      	cmp	r3, #0
 8025236:	d1e4      	bne.n	8025202 <_Balloc+0x2e>
 8025238:	2000      	movs	r0, #0
 802523a:	bd70      	pop	{r4, r5, r6, pc}
 802523c:	6802      	ldr	r2, [r0, #0]
 802523e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8025242:	2300      	movs	r3, #0
 8025244:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8025248:	e7f7      	b.n	802523a <_Balloc+0x66>
 802524a:	bf00      	nop
 802524c:	08041f44 	.word	0x08041f44
 8025250:	080425aa 	.word	0x080425aa

08025254 <_Bfree>:
 8025254:	b570      	push	{r4, r5, r6, lr}
 8025256:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8025258:	4605      	mov	r5, r0
 802525a:	460c      	mov	r4, r1
 802525c:	b976      	cbnz	r6, 802527c <_Bfree+0x28>
 802525e:	2010      	movs	r0, #16
 8025260:	f7fc fa30 	bl	80216c4 <malloc>
 8025264:	4602      	mov	r2, r0
 8025266:	6268      	str	r0, [r5, #36]	; 0x24
 8025268:	b920      	cbnz	r0, 8025274 <_Bfree+0x20>
 802526a:	4b09      	ldr	r3, [pc, #36]	; (8025290 <_Bfree+0x3c>)
 802526c:	4809      	ldr	r0, [pc, #36]	; (8025294 <_Bfree+0x40>)
 802526e:	218a      	movs	r1, #138	; 0x8a
 8025270:	f7fe fdf6 	bl	8023e60 <__assert_func>
 8025274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8025278:	6006      	str	r6, [r0, #0]
 802527a:	60c6      	str	r6, [r0, #12]
 802527c:	b13c      	cbz	r4, 802528e <_Bfree+0x3a>
 802527e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8025280:	6862      	ldr	r2, [r4, #4]
 8025282:	68db      	ldr	r3, [r3, #12]
 8025284:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8025288:	6021      	str	r1, [r4, #0]
 802528a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802528e:	bd70      	pop	{r4, r5, r6, pc}
 8025290:	08041f44 	.word	0x08041f44
 8025294:	080425aa 	.word	0x080425aa

08025298 <__multadd>:
 8025298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802529c:	690e      	ldr	r6, [r1, #16]
 802529e:	4607      	mov	r7, r0
 80252a0:	4698      	mov	r8, r3
 80252a2:	460c      	mov	r4, r1
 80252a4:	f101 0014 	add.w	r0, r1, #20
 80252a8:	2300      	movs	r3, #0
 80252aa:	6805      	ldr	r5, [r0, #0]
 80252ac:	b2a9      	uxth	r1, r5
 80252ae:	fb02 8101 	mla	r1, r2, r1, r8
 80252b2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80252b6:	0c2d      	lsrs	r5, r5, #16
 80252b8:	fb02 c505 	mla	r5, r2, r5, ip
 80252bc:	b289      	uxth	r1, r1
 80252be:	3301      	adds	r3, #1
 80252c0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80252c4:	429e      	cmp	r6, r3
 80252c6:	f840 1b04 	str.w	r1, [r0], #4
 80252ca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80252ce:	dcec      	bgt.n	80252aa <__multadd+0x12>
 80252d0:	f1b8 0f00 	cmp.w	r8, #0
 80252d4:	d022      	beq.n	802531c <__multadd+0x84>
 80252d6:	68a3      	ldr	r3, [r4, #8]
 80252d8:	42b3      	cmp	r3, r6
 80252da:	dc19      	bgt.n	8025310 <__multadd+0x78>
 80252dc:	6861      	ldr	r1, [r4, #4]
 80252de:	4638      	mov	r0, r7
 80252e0:	3101      	adds	r1, #1
 80252e2:	f7ff ff77 	bl	80251d4 <_Balloc>
 80252e6:	4605      	mov	r5, r0
 80252e8:	b928      	cbnz	r0, 80252f6 <__multadd+0x5e>
 80252ea:	4602      	mov	r2, r0
 80252ec:	4b0d      	ldr	r3, [pc, #52]	; (8025324 <__multadd+0x8c>)
 80252ee:	480e      	ldr	r0, [pc, #56]	; (8025328 <__multadd+0x90>)
 80252f0:	21b5      	movs	r1, #181	; 0xb5
 80252f2:	f7fe fdb5 	bl	8023e60 <__assert_func>
 80252f6:	6922      	ldr	r2, [r4, #16]
 80252f8:	3202      	adds	r2, #2
 80252fa:	f104 010c 	add.w	r1, r4, #12
 80252fe:	0092      	lsls	r2, r2, #2
 8025300:	300c      	adds	r0, #12
 8025302:	f7fc f9fd 	bl	8021700 <memcpy>
 8025306:	4621      	mov	r1, r4
 8025308:	4638      	mov	r0, r7
 802530a:	f7ff ffa3 	bl	8025254 <_Bfree>
 802530e:	462c      	mov	r4, r5
 8025310:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8025314:	3601      	adds	r6, #1
 8025316:	f8c3 8014 	str.w	r8, [r3, #20]
 802531a:	6126      	str	r6, [r4, #16]
 802531c:	4620      	mov	r0, r4
 802531e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025322:	bf00      	nop
 8025324:	0804252d 	.word	0x0804252d
 8025328:	080425aa 	.word	0x080425aa

0802532c <__hi0bits>:
 802532c:	0c03      	lsrs	r3, r0, #16
 802532e:	041b      	lsls	r3, r3, #16
 8025330:	b9d3      	cbnz	r3, 8025368 <__hi0bits+0x3c>
 8025332:	0400      	lsls	r0, r0, #16
 8025334:	2310      	movs	r3, #16
 8025336:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 802533a:	bf04      	itt	eq
 802533c:	0200      	lsleq	r0, r0, #8
 802533e:	3308      	addeq	r3, #8
 8025340:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8025344:	bf04      	itt	eq
 8025346:	0100      	lsleq	r0, r0, #4
 8025348:	3304      	addeq	r3, #4
 802534a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802534e:	bf04      	itt	eq
 8025350:	0080      	lsleq	r0, r0, #2
 8025352:	3302      	addeq	r3, #2
 8025354:	2800      	cmp	r0, #0
 8025356:	db05      	blt.n	8025364 <__hi0bits+0x38>
 8025358:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 802535c:	f103 0301 	add.w	r3, r3, #1
 8025360:	bf08      	it	eq
 8025362:	2320      	moveq	r3, #32
 8025364:	4618      	mov	r0, r3
 8025366:	4770      	bx	lr
 8025368:	2300      	movs	r3, #0
 802536a:	e7e4      	b.n	8025336 <__hi0bits+0xa>

0802536c <__lo0bits>:
 802536c:	6803      	ldr	r3, [r0, #0]
 802536e:	f013 0207 	ands.w	r2, r3, #7
 8025372:	4601      	mov	r1, r0
 8025374:	d00b      	beq.n	802538e <__lo0bits+0x22>
 8025376:	07da      	lsls	r2, r3, #31
 8025378:	d424      	bmi.n	80253c4 <__lo0bits+0x58>
 802537a:	0798      	lsls	r0, r3, #30
 802537c:	bf49      	itett	mi
 802537e:	085b      	lsrmi	r3, r3, #1
 8025380:	089b      	lsrpl	r3, r3, #2
 8025382:	2001      	movmi	r0, #1
 8025384:	600b      	strmi	r3, [r1, #0]
 8025386:	bf5c      	itt	pl
 8025388:	600b      	strpl	r3, [r1, #0]
 802538a:	2002      	movpl	r0, #2
 802538c:	4770      	bx	lr
 802538e:	b298      	uxth	r0, r3
 8025390:	b9b0      	cbnz	r0, 80253c0 <__lo0bits+0x54>
 8025392:	0c1b      	lsrs	r3, r3, #16
 8025394:	2010      	movs	r0, #16
 8025396:	f013 0fff 	tst.w	r3, #255	; 0xff
 802539a:	bf04      	itt	eq
 802539c:	0a1b      	lsreq	r3, r3, #8
 802539e:	3008      	addeq	r0, #8
 80253a0:	071a      	lsls	r2, r3, #28
 80253a2:	bf04      	itt	eq
 80253a4:	091b      	lsreq	r3, r3, #4
 80253a6:	3004      	addeq	r0, #4
 80253a8:	079a      	lsls	r2, r3, #30
 80253aa:	bf04      	itt	eq
 80253ac:	089b      	lsreq	r3, r3, #2
 80253ae:	3002      	addeq	r0, #2
 80253b0:	07da      	lsls	r2, r3, #31
 80253b2:	d403      	bmi.n	80253bc <__lo0bits+0x50>
 80253b4:	085b      	lsrs	r3, r3, #1
 80253b6:	f100 0001 	add.w	r0, r0, #1
 80253ba:	d005      	beq.n	80253c8 <__lo0bits+0x5c>
 80253bc:	600b      	str	r3, [r1, #0]
 80253be:	4770      	bx	lr
 80253c0:	4610      	mov	r0, r2
 80253c2:	e7e8      	b.n	8025396 <__lo0bits+0x2a>
 80253c4:	2000      	movs	r0, #0
 80253c6:	4770      	bx	lr
 80253c8:	2020      	movs	r0, #32
 80253ca:	4770      	bx	lr

080253cc <__i2b>:
 80253cc:	b510      	push	{r4, lr}
 80253ce:	460c      	mov	r4, r1
 80253d0:	2101      	movs	r1, #1
 80253d2:	f7ff feff 	bl	80251d4 <_Balloc>
 80253d6:	4602      	mov	r2, r0
 80253d8:	b928      	cbnz	r0, 80253e6 <__i2b+0x1a>
 80253da:	4b05      	ldr	r3, [pc, #20]	; (80253f0 <__i2b+0x24>)
 80253dc:	4805      	ldr	r0, [pc, #20]	; (80253f4 <__i2b+0x28>)
 80253de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80253e2:	f7fe fd3d 	bl	8023e60 <__assert_func>
 80253e6:	2301      	movs	r3, #1
 80253e8:	6144      	str	r4, [r0, #20]
 80253ea:	6103      	str	r3, [r0, #16]
 80253ec:	bd10      	pop	{r4, pc}
 80253ee:	bf00      	nop
 80253f0:	0804252d 	.word	0x0804252d
 80253f4:	080425aa 	.word	0x080425aa

080253f8 <__multiply>:
 80253f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80253fc:	4614      	mov	r4, r2
 80253fe:	690a      	ldr	r2, [r1, #16]
 8025400:	6923      	ldr	r3, [r4, #16]
 8025402:	429a      	cmp	r2, r3
 8025404:	bfb8      	it	lt
 8025406:	460b      	movlt	r3, r1
 8025408:	460d      	mov	r5, r1
 802540a:	bfbc      	itt	lt
 802540c:	4625      	movlt	r5, r4
 802540e:	461c      	movlt	r4, r3
 8025410:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8025414:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8025418:	68ab      	ldr	r3, [r5, #8]
 802541a:	6869      	ldr	r1, [r5, #4]
 802541c:	eb0a 0709 	add.w	r7, sl, r9
 8025420:	42bb      	cmp	r3, r7
 8025422:	b085      	sub	sp, #20
 8025424:	bfb8      	it	lt
 8025426:	3101      	addlt	r1, #1
 8025428:	f7ff fed4 	bl	80251d4 <_Balloc>
 802542c:	b930      	cbnz	r0, 802543c <__multiply+0x44>
 802542e:	4602      	mov	r2, r0
 8025430:	4b42      	ldr	r3, [pc, #264]	; (802553c <__multiply+0x144>)
 8025432:	4843      	ldr	r0, [pc, #268]	; (8025540 <__multiply+0x148>)
 8025434:	f240 115d 	movw	r1, #349	; 0x15d
 8025438:	f7fe fd12 	bl	8023e60 <__assert_func>
 802543c:	f100 0614 	add.w	r6, r0, #20
 8025440:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8025444:	4633      	mov	r3, r6
 8025446:	2200      	movs	r2, #0
 8025448:	4543      	cmp	r3, r8
 802544a:	d31e      	bcc.n	802548a <__multiply+0x92>
 802544c:	f105 0c14 	add.w	ip, r5, #20
 8025450:	f104 0314 	add.w	r3, r4, #20
 8025454:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8025458:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 802545c:	9202      	str	r2, [sp, #8]
 802545e:	ebac 0205 	sub.w	r2, ip, r5
 8025462:	3a15      	subs	r2, #21
 8025464:	f022 0203 	bic.w	r2, r2, #3
 8025468:	3204      	adds	r2, #4
 802546a:	f105 0115 	add.w	r1, r5, #21
 802546e:	458c      	cmp	ip, r1
 8025470:	bf38      	it	cc
 8025472:	2204      	movcc	r2, #4
 8025474:	9201      	str	r2, [sp, #4]
 8025476:	9a02      	ldr	r2, [sp, #8]
 8025478:	9303      	str	r3, [sp, #12]
 802547a:	429a      	cmp	r2, r3
 802547c:	d808      	bhi.n	8025490 <__multiply+0x98>
 802547e:	2f00      	cmp	r7, #0
 8025480:	dc55      	bgt.n	802552e <__multiply+0x136>
 8025482:	6107      	str	r7, [r0, #16]
 8025484:	b005      	add	sp, #20
 8025486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802548a:	f843 2b04 	str.w	r2, [r3], #4
 802548e:	e7db      	b.n	8025448 <__multiply+0x50>
 8025490:	f8b3 a000 	ldrh.w	sl, [r3]
 8025494:	f1ba 0f00 	cmp.w	sl, #0
 8025498:	d020      	beq.n	80254dc <__multiply+0xe4>
 802549a:	f105 0e14 	add.w	lr, r5, #20
 802549e:	46b1      	mov	r9, r6
 80254a0:	2200      	movs	r2, #0
 80254a2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80254a6:	f8d9 b000 	ldr.w	fp, [r9]
 80254aa:	b2a1      	uxth	r1, r4
 80254ac:	fa1f fb8b 	uxth.w	fp, fp
 80254b0:	fb0a b101 	mla	r1, sl, r1, fp
 80254b4:	4411      	add	r1, r2
 80254b6:	f8d9 2000 	ldr.w	r2, [r9]
 80254ba:	0c24      	lsrs	r4, r4, #16
 80254bc:	0c12      	lsrs	r2, r2, #16
 80254be:	fb0a 2404 	mla	r4, sl, r4, r2
 80254c2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80254c6:	b289      	uxth	r1, r1
 80254c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80254cc:	45f4      	cmp	ip, lr
 80254ce:	f849 1b04 	str.w	r1, [r9], #4
 80254d2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80254d6:	d8e4      	bhi.n	80254a2 <__multiply+0xaa>
 80254d8:	9901      	ldr	r1, [sp, #4]
 80254da:	5072      	str	r2, [r6, r1]
 80254dc:	9a03      	ldr	r2, [sp, #12]
 80254de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80254e2:	3304      	adds	r3, #4
 80254e4:	f1b9 0f00 	cmp.w	r9, #0
 80254e8:	d01f      	beq.n	802552a <__multiply+0x132>
 80254ea:	6834      	ldr	r4, [r6, #0]
 80254ec:	f105 0114 	add.w	r1, r5, #20
 80254f0:	46b6      	mov	lr, r6
 80254f2:	f04f 0a00 	mov.w	sl, #0
 80254f6:	880a      	ldrh	r2, [r1, #0]
 80254f8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80254fc:	fb09 b202 	mla	r2, r9, r2, fp
 8025500:	4492      	add	sl, r2
 8025502:	b2a4      	uxth	r4, r4
 8025504:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8025508:	f84e 4b04 	str.w	r4, [lr], #4
 802550c:	f851 4b04 	ldr.w	r4, [r1], #4
 8025510:	f8be 2000 	ldrh.w	r2, [lr]
 8025514:	0c24      	lsrs	r4, r4, #16
 8025516:	fb09 2404 	mla	r4, r9, r4, r2
 802551a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 802551e:	458c      	cmp	ip, r1
 8025520:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8025524:	d8e7      	bhi.n	80254f6 <__multiply+0xfe>
 8025526:	9a01      	ldr	r2, [sp, #4]
 8025528:	50b4      	str	r4, [r6, r2]
 802552a:	3604      	adds	r6, #4
 802552c:	e7a3      	b.n	8025476 <__multiply+0x7e>
 802552e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8025532:	2b00      	cmp	r3, #0
 8025534:	d1a5      	bne.n	8025482 <__multiply+0x8a>
 8025536:	3f01      	subs	r7, #1
 8025538:	e7a1      	b.n	802547e <__multiply+0x86>
 802553a:	bf00      	nop
 802553c:	0804252d 	.word	0x0804252d
 8025540:	080425aa 	.word	0x080425aa

08025544 <__pow5mult>:
 8025544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025548:	4615      	mov	r5, r2
 802554a:	f012 0203 	ands.w	r2, r2, #3
 802554e:	4606      	mov	r6, r0
 8025550:	460f      	mov	r7, r1
 8025552:	d007      	beq.n	8025564 <__pow5mult+0x20>
 8025554:	4c25      	ldr	r4, [pc, #148]	; (80255ec <__pow5mult+0xa8>)
 8025556:	3a01      	subs	r2, #1
 8025558:	2300      	movs	r3, #0
 802555a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802555e:	f7ff fe9b 	bl	8025298 <__multadd>
 8025562:	4607      	mov	r7, r0
 8025564:	10ad      	asrs	r5, r5, #2
 8025566:	d03d      	beq.n	80255e4 <__pow5mult+0xa0>
 8025568:	6a74      	ldr	r4, [r6, #36]	; 0x24
 802556a:	b97c      	cbnz	r4, 802558c <__pow5mult+0x48>
 802556c:	2010      	movs	r0, #16
 802556e:	f7fc f8a9 	bl	80216c4 <malloc>
 8025572:	4602      	mov	r2, r0
 8025574:	6270      	str	r0, [r6, #36]	; 0x24
 8025576:	b928      	cbnz	r0, 8025584 <__pow5mult+0x40>
 8025578:	4b1d      	ldr	r3, [pc, #116]	; (80255f0 <__pow5mult+0xac>)
 802557a:	481e      	ldr	r0, [pc, #120]	; (80255f4 <__pow5mult+0xb0>)
 802557c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8025580:	f7fe fc6e 	bl	8023e60 <__assert_func>
 8025584:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8025588:	6004      	str	r4, [r0, #0]
 802558a:	60c4      	str	r4, [r0, #12]
 802558c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8025590:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8025594:	b94c      	cbnz	r4, 80255aa <__pow5mult+0x66>
 8025596:	f240 2171 	movw	r1, #625	; 0x271
 802559a:	4630      	mov	r0, r6
 802559c:	f7ff ff16 	bl	80253cc <__i2b>
 80255a0:	2300      	movs	r3, #0
 80255a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80255a6:	4604      	mov	r4, r0
 80255a8:	6003      	str	r3, [r0, #0]
 80255aa:	f04f 0900 	mov.w	r9, #0
 80255ae:	07eb      	lsls	r3, r5, #31
 80255b0:	d50a      	bpl.n	80255c8 <__pow5mult+0x84>
 80255b2:	4639      	mov	r1, r7
 80255b4:	4622      	mov	r2, r4
 80255b6:	4630      	mov	r0, r6
 80255b8:	f7ff ff1e 	bl	80253f8 <__multiply>
 80255bc:	4639      	mov	r1, r7
 80255be:	4680      	mov	r8, r0
 80255c0:	4630      	mov	r0, r6
 80255c2:	f7ff fe47 	bl	8025254 <_Bfree>
 80255c6:	4647      	mov	r7, r8
 80255c8:	106d      	asrs	r5, r5, #1
 80255ca:	d00b      	beq.n	80255e4 <__pow5mult+0xa0>
 80255cc:	6820      	ldr	r0, [r4, #0]
 80255ce:	b938      	cbnz	r0, 80255e0 <__pow5mult+0x9c>
 80255d0:	4622      	mov	r2, r4
 80255d2:	4621      	mov	r1, r4
 80255d4:	4630      	mov	r0, r6
 80255d6:	f7ff ff0f 	bl	80253f8 <__multiply>
 80255da:	6020      	str	r0, [r4, #0]
 80255dc:	f8c0 9000 	str.w	r9, [r0]
 80255e0:	4604      	mov	r4, r0
 80255e2:	e7e4      	b.n	80255ae <__pow5mult+0x6a>
 80255e4:	4638      	mov	r0, r7
 80255e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80255ea:	bf00      	nop
 80255ec:	08042700 	.word	0x08042700
 80255f0:	08041f44 	.word	0x08041f44
 80255f4:	080425aa 	.word	0x080425aa

080255f8 <__lshift>:
 80255f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80255fc:	460c      	mov	r4, r1
 80255fe:	6849      	ldr	r1, [r1, #4]
 8025600:	6923      	ldr	r3, [r4, #16]
 8025602:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8025606:	68a3      	ldr	r3, [r4, #8]
 8025608:	4607      	mov	r7, r0
 802560a:	4691      	mov	r9, r2
 802560c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8025610:	f108 0601 	add.w	r6, r8, #1
 8025614:	42b3      	cmp	r3, r6
 8025616:	db0b      	blt.n	8025630 <__lshift+0x38>
 8025618:	4638      	mov	r0, r7
 802561a:	f7ff fddb 	bl	80251d4 <_Balloc>
 802561e:	4605      	mov	r5, r0
 8025620:	b948      	cbnz	r0, 8025636 <__lshift+0x3e>
 8025622:	4602      	mov	r2, r0
 8025624:	4b28      	ldr	r3, [pc, #160]	; (80256c8 <__lshift+0xd0>)
 8025626:	4829      	ldr	r0, [pc, #164]	; (80256cc <__lshift+0xd4>)
 8025628:	f240 11d9 	movw	r1, #473	; 0x1d9
 802562c:	f7fe fc18 	bl	8023e60 <__assert_func>
 8025630:	3101      	adds	r1, #1
 8025632:	005b      	lsls	r3, r3, #1
 8025634:	e7ee      	b.n	8025614 <__lshift+0x1c>
 8025636:	2300      	movs	r3, #0
 8025638:	f100 0114 	add.w	r1, r0, #20
 802563c:	f100 0210 	add.w	r2, r0, #16
 8025640:	4618      	mov	r0, r3
 8025642:	4553      	cmp	r3, sl
 8025644:	db33      	blt.n	80256ae <__lshift+0xb6>
 8025646:	6920      	ldr	r0, [r4, #16]
 8025648:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802564c:	f104 0314 	add.w	r3, r4, #20
 8025650:	f019 091f 	ands.w	r9, r9, #31
 8025654:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8025658:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802565c:	d02b      	beq.n	80256b6 <__lshift+0xbe>
 802565e:	f1c9 0e20 	rsb	lr, r9, #32
 8025662:	468a      	mov	sl, r1
 8025664:	2200      	movs	r2, #0
 8025666:	6818      	ldr	r0, [r3, #0]
 8025668:	fa00 f009 	lsl.w	r0, r0, r9
 802566c:	4302      	orrs	r2, r0
 802566e:	f84a 2b04 	str.w	r2, [sl], #4
 8025672:	f853 2b04 	ldr.w	r2, [r3], #4
 8025676:	459c      	cmp	ip, r3
 8025678:	fa22 f20e 	lsr.w	r2, r2, lr
 802567c:	d8f3      	bhi.n	8025666 <__lshift+0x6e>
 802567e:	ebac 0304 	sub.w	r3, ip, r4
 8025682:	3b15      	subs	r3, #21
 8025684:	f023 0303 	bic.w	r3, r3, #3
 8025688:	3304      	adds	r3, #4
 802568a:	f104 0015 	add.w	r0, r4, #21
 802568e:	4584      	cmp	ip, r0
 8025690:	bf38      	it	cc
 8025692:	2304      	movcc	r3, #4
 8025694:	50ca      	str	r2, [r1, r3]
 8025696:	b10a      	cbz	r2, 802569c <__lshift+0xa4>
 8025698:	f108 0602 	add.w	r6, r8, #2
 802569c:	3e01      	subs	r6, #1
 802569e:	4638      	mov	r0, r7
 80256a0:	612e      	str	r6, [r5, #16]
 80256a2:	4621      	mov	r1, r4
 80256a4:	f7ff fdd6 	bl	8025254 <_Bfree>
 80256a8:	4628      	mov	r0, r5
 80256aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80256ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80256b2:	3301      	adds	r3, #1
 80256b4:	e7c5      	b.n	8025642 <__lshift+0x4a>
 80256b6:	3904      	subs	r1, #4
 80256b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80256bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80256c0:	459c      	cmp	ip, r3
 80256c2:	d8f9      	bhi.n	80256b8 <__lshift+0xc0>
 80256c4:	e7ea      	b.n	802569c <__lshift+0xa4>
 80256c6:	bf00      	nop
 80256c8:	0804252d 	.word	0x0804252d
 80256cc:	080425aa 	.word	0x080425aa

080256d0 <__mcmp>:
 80256d0:	b530      	push	{r4, r5, lr}
 80256d2:	6902      	ldr	r2, [r0, #16]
 80256d4:	690c      	ldr	r4, [r1, #16]
 80256d6:	1b12      	subs	r2, r2, r4
 80256d8:	d10e      	bne.n	80256f8 <__mcmp+0x28>
 80256da:	f100 0314 	add.w	r3, r0, #20
 80256de:	3114      	adds	r1, #20
 80256e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80256e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80256e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80256ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80256f0:	42a5      	cmp	r5, r4
 80256f2:	d003      	beq.n	80256fc <__mcmp+0x2c>
 80256f4:	d305      	bcc.n	8025702 <__mcmp+0x32>
 80256f6:	2201      	movs	r2, #1
 80256f8:	4610      	mov	r0, r2
 80256fa:	bd30      	pop	{r4, r5, pc}
 80256fc:	4283      	cmp	r3, r0
 80256fe:	d3f3      	bcc.n	80256e8 <__mcmp+0x18>
 8025700:	e7fa      	b.n	80256f8 <__mcmp+0x28>
 8025702:	f04f 32ff 	mov.w	r2, #4294967295
 8025706:	e7f7      	b.n	80256f8 <__mcmp+0x28>

08025708 <__mdiff>:
 8025708:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802570c:	460c      	mov	r4, r1
 802570e:	4606      	mov	r6, r0
 8025710:	4611      	mov	r1, r2
 8025712:	4620      	mov	r0, r4
 8025714:	4617      	mov	r7, r2
 8025716:	f7ff ffdb 	bl	80256d0 <__mcmp>
 802571a:	1e05      	subs	r5, r0, #0
 802571c:	d110      	bne.n	8025740 <__mdiff+0x38>
 802571e:	4629      	mov	r1, r5
 8025720:	4630      	mov	r0, r6
 8025722:	f7ff fd57 	bl	80251d4 <_Balloc>
 8025726:	b930      	cbnz	r0, 8025736 <__mdiff+0x2e>
 8025728:	4b39      	ldr	r3, [pc, #228]	; (8025810 <__mdiff+0x108>)
 802572a:	4602      	mov	r2, r0
 802572c:	f240 2132 	movw	r1, #562	; 0x232
 8025730:	4838      	ldr	r0, [pc, #224]	; (8025814 <__mdiff+0x10c>)
 8025732:	f7fe fb95 	bl	8023e60 <__assert_func>
 8025736:	2301      	movs	r3, #1
 8025738:	e9c0 3504 	strd	r3, r5, [r0, #16]
 802573c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025740:	bfa4      	itt	ge
 8025742:	463b      	movge	r3, r7
 8025744:	4627      	movge	r7, r4
 8025746:	4630      	mov	r0, r6
 8025748:	6879      	ldr	r1, [r7, #4]
 802574a:	bfa6      	itte	ge
 802574c:	461c      	movge	r4, r3
 802574e:	2500      	movge	r5, #0
 8025750:	2501      	movlt	r5, #1
 8025752:	f7ff fd3f 	bl	80251d4 <_Balloc>
 8025756:	b920      	cbnz	r0, 8025762 <__mdiff+0x5a>
 8025758:	4b2d      	ldr	r3, [pc, #180]	; (8025810 <__mdiff+0x108>)
 802575a:	4602      	mov	r2, r0
 802575c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8025760:	e7e6      	b.n	8025730 <__mdiff+0x28>
 8025762:	693e      	ldr	r6, [r7, #16]
 8025764:	60c5      	str	r5, [r0, #12]
 8025766:	6925      	ldr	r5, [r4, #16]
 8025768:	f107 0114 	add.w	r1, r7, #20
 802576c:	f104 0914 	add.w	r9, r4, #20
 8025770:	f100 0e14 	add.w	lr, r0, #20
 8025774:	f107 0210 	add.w	r2, r7, #16
 8025778:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 802577c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8025780:	46f2      	mov	sl, lr
 8025782:	2700      	movs	r7, #0
 8025784:	f859 3b04 	ldr.w	r3, [r9], #4
 8025788:	f852 bf04 	ldr.w	fp, [r2, #4]!
 802578c:	fa1f f883 	uxth.w	r8, r3
 8025790:	fa17 f78b 	uxtah	r7, r7, fp
 8025794:	0c1b      	lsrs	r3, r3, #16
 8025796:	eba7 0808 	sub.w	r8, r7, r8
 802579a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802579e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80257a2:	fa1f f888 	uxth.w	r8, r8
 80257a6:	141f      	asrs	r7, r3, #16
 80257a8:	454d      	cmp	r5, r9
 80257aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80257ae:	f84a 3b04 	str.w	r3, [sl], #4
 80257b2:	d8e7      	bhi.n	8025784 <__mdiff+0x7c>
 80257b4:	1b2b      	subs	r3, r5, r4
 80257b6:	3b15      	subs	r3, #21
 80257b8:	f023 0303 	bic.w	r3, r3, #3
 80257bc:	3304      	adds	r3, #4
 80257be:	3415      	adds	r4, #21
 80257c0:	42a5      	cmp	r5, r4
 80257c2:	bf38      	it	cc
 80257c4:	2304      	movcc	r3, #4
 80257c6:	4419      	add	r1, r3
 80257c8:	4473      	add	r3, lr
 80257ca:	469e      	mov	lr, r3
 80257cc:	460d      	mov	r5, r1
 80257ce:	4565      	cmp	r5, ip
 80257d0:	d30e      	bcc.n	80257f0 <__mdiff+0xe8>
 80257d2:	f10c 0203 	add.w	r2, ip, #3
 80257d6:	1a52      	subs	r2, r2, r1
 80257d8:	f022 0203 	bic.w	r2, r2, #3
 80257dc:	3903      	subs	r1, #3
 80257de:	458c      	cmp	ip, r1
 80257e0:	bf38      	it	cc
 80257e2:	2200      	movcc	r2, #0
 80257e4:	441a      	add	r2, r3
 80257e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80257ea:	b17b      	cbz	r3, 802580c <__mdiff+0x104>
 80257ec:	6106      	str	r6, [r0, #16]
 80257ee:	e7a5      	b.n	802573c <__mdiff+0x34>
 80257f0:	f855 8b04 	ldr.w	r8, [r5], #4
 80257f4:	fa17 f488 	uxtah	r4, r7, r8
 80257f8:	1422      	asrs	r2, r4, #16
 80257fa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80257fe:	b2a4      	uxth	r4, r4
 8025800:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8025804:	f84e 4b04 	str.w	r4, [lr], #4
 8025808:	1417      	asrs	r7, r2, #16
 802580a:	e7e0      	b.n	80257ce <__mdiff+0xc6>
 802580c:	3e01      	subs	r6, #1
 802580e:	e7ea      	b.n	80257e6 <__mdiff+0xde>
 8025810:	0804252d 	.word	0x0804252d
 8025814:	080425aa 	.word	0x080425aa

08025818 <__d2b>:
 8025818:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802581c:	4689      	mov	r9, r1
 802581e:	2101      	movs	r1, #1
 8025820:	ec57 6b10 	vmov	r6, r7, d0
 8025824:	4690      	mov	r8, r2
 8025826:	f7ff fcd5 	bl	80251d4 <_Balloc>
 802582a:	4604      	mov	r4, r0
 802582c:	b930      	cbnz	r0, 802583c <__d2b+0x24>
 802582e:	4602      	mov	r2, r0
 8025830:	4b25      	ldr	r3, [pc, #148]	; (80258c8 <__d2b+0xb0>)
 8025832:	4826      	ldr	r0, [pc, #152]	; (80258cc <__d2b+0xb4>)
 8025834:	f240 310a 	movw	r1, #778	; 0x30a
 8025838:	f7fe fb12 	bl	8023e60 <__assert_func>
 802583c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8025840:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8025844:	bb35      	cbnz	r5, 8025894 <__d2b+0x7c>
 8025846:	2e00      	cmp	r6, #0
 8025848:	9301      	str	r3, [sp, #4]
 802584a:	d028      	beq.n	802589e <__d2b+0x86>
 802584c:	4668      	mov	r0, sp
 802584e:	9600      	str	r6, [sp, #0]
 8025850:	f7ff fd8c 	bl	802536c <__lo0bits>
 8025854:	9900      	ldr	r1, [sp, #0]
 8025856:	b300      	cbz	r0, 802589a <__d2b+0x82>
 8025858:	9a01      	ldr	r2, [sp, #4]
 802585a:	f1c0 0320 	rsb	r3, r0, #32
 802585e:	fa02 f303 	lsl.w	r3, r2, r3
 8025862:	430b      	orrs	r3, r1
 8025864:	40c2      	lsrs	r2, r0
 8025866:	6163      	str	r3, [r4, #20]
 8025868:	9201      	str	r2, [sp, #4]
 802586a:	9b01      	ldr	r3, [sp, #4]
 802586c:	61a3      	str	r3, [r4, #24]
 802586e:	2b00      	cmp	r3, #0
 8025870:	bf14      	ite	ne
 8025872:	2202      	movne	r2, #2
 8025874:	2201      	moveq	r2, #1
 8025876:	6122      	str	r2, [r4, #16]
 8025878:	b1d5      	cbz	r5, 80258b0 <__d2b+0x98>
 802587a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 802587e:	4405      	add	r5, r0
 8025880:	f8c9 5000 	str.w	r5, [r9]
 8025884:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8025888:	f8c8 0000 	str.w	r0, [r8]
 802588c:	4620      	mov	r0, r4
 802588e:	b003      	add	sp, #12
 8025890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8025894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8025898:	e7d5      	b.n	8025846 <__d2b+0x2e>
 802589a:	6161      	str	r1, [r4, #20]
 802589c:	e7e5      	b.n	802586a <__d2b+0x52>
 802589e:	a801      	add	r0, sp, #4
 80258a0:	f7ff fd64 	bl	802536c <__lo0bits>
 80258a4:	9b01      	ldr	r3, [sp, #4]
 80258a6:	6163      	str	r3, [r4, #20]
 80258a8:	2201      	movs	r2, #1
 80258aa:	6122      	str	r2, [r4, #16]
 80258ac:	3020      	adds	r0, #32
 80258ae:	e7e3      	b.n	8025878 <__d2b+0x60>
 80258b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80258b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80258b8:	f8c9 0000 	str.w	r0, [r9]
 80258bc:	6918      	ldr	r0, [r3, #16]
 80258be:	f7ff fd35 	bl	802532c <__hi0bits>
 80258c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80258c6:	e7df      	b.n	8025888 <__d2b+0x70>
 80258c8:	0804252d 	.word	0x0804252d
 80258cc:	080425aa 	.word	0x080425aa

080258d0 <_calloc_r>:
 80258d0:	b513      	push	{r0, r1, r4, lr}
 80258d2:	434a      	muls	r2, r1
 80258d4:	4611      	mov	r1, r2
 80258d6:	9201      	str	r2, [sp, #4]
 80258d8:	f7fc fa10 	bl	8021cfc <_malloc_r>
 80258dc:	4604      	mov	r4, r0
 80258de:	b118      	cbz	r0, 80258e8 <_calloc_r+0x18>
 80258e0:	9a01      	ldr	r2, [sp, #4]
 80258e2:	2100      	movs	r1, #0
 80258e4:	f7fb ff34 	bl	8021750 <memset>
 80258e8:	4620      	mov	r0, r4
 80258ea:	b002      	add	sp, #8
 80258ec:	bd10      	pop	{r4, pc}

080258ee <_realloc_r>:
 80258ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80258f0:	4607      	mov	r7, r0
 80258f2:	4614      	mov	r4, r2
 80258f4:	460e      	mov	r6, r1
 80258f6:	b921      	cbnz	r1, 8025902 <_realloc_r+0x14>
 80258f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80258fc:	4611      	mov	r1, r2
 80258fe:	f7fc b9fd 	b.w	8021cfc <_malloc_r>
 8025902:	b922      	cbnz	r2, 802590e <_realloc_r+0x20>
 8025904:	f7fc f9aa 	bl	8021c5c <_free_r>
 8025908:	4625      	mov	r5, r4
 802590a:	4628      	mov	r0, r5
 802590c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802590e:	f000 fef7 	bl	8026700 <_malloc_usable_size_r>
 8025912:	42a0      	cmp	r0, r4
 8025914:	d20f      	bcs.n	8025936 <_realloc_r+0x48>
 8025916:	4621      	mov	r1, r4
 8025918:	4638      	mov	r0, r7
 802591a:	f7fc f9ef 	bl	8021cfc <_malloc_r>
 802591e:	4605      	mov	r5, r0
 8025920:	2800      	cmp	r0, #0
 8025922:	d0f2      	beq.n	802590a <_realloc_r+0x1c>
 8025924:	4631      	mov	r1, r6
 8025926:	4622      	mov	r2, r4
 8025928:	f7fb feea 	bl	8021700 <memcpy>
 802592c:	4631      	mov	r1, r6
 802592e:	4638      	mov	r0, r7
 8025930:	f7fc f994 	bl	8021c5c <_free_r>
 8025934:	e7e9      	b.n	802590a <_realloc_r+0x1c>
 8025936:	4635      	mov	r5, r6
 8025938:	e7e7      	b.n	802590a <_realloc_r+0x1c>

0802593a <__ssputs_r>:
 802593a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802593e:	688e      	ldr	r6, [r1, #8]
 8025940:	429e      	cmp	r6, r3
 8025942:	4682      	mov	sl, r0
 8025944:	460c      	mov	r4, r1
 8025946:	4690      	mov	r8, r2
 8025948:	461f      	mov	r7, r3
 802594a:	d838      	bhi.n	80259be <__ssputs_r+0x84>
 802594c:	898a      	ldrh	r2, [r1, #12]
 802594e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8025952:	d032      	beq.n	80259ba <__ssputs_r+0x80>
 8025954:	6825      	ldr	r5, [r4, #0]
 8025956:	6909      	ldr	r1, [r1, #16]
 8025958:	eba5 0901 	sub.w	r9, r5, r1
 802595c:	6965      	ldr	r5, [r4, #20]
 802595e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8025962:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8025966:	3301      	adds	r3, #1
 8025968:	444b      	add	r3, r9
 802596a:	106d      	asrs	r5, r5, #1
 802596c:	429d      	cmp	r5, r3
 802596e:	bf38      	it	cc
 8025970:	461d      	movcc	r5, r3
 8025972:	0553      	lsls	r3, r2, #21
 8025974:	d531      	bpl.n	80259da <__ssputs_r+0xa0>
 8025976:	4629      	mov	r1, r5
 8025978:	f7fc f9c0 	bl	8021cfc <_malloc_r>
 802597c:	4606      	mov	r6, r0
 802597e:	b950      	cbnz	r0, 8025996 <__ssputs_r+0x5c>
 8025980:	230c      	movs	r3, #12
 8025982:	f8ca 3000 	str.w	r3, [sl]
 8025986:	89a3      	ldrh	r3, [r4, #12]
 8025988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802598c:	81a3      	strh	r3, [r4, #12]
 802598e:	f04f 30ff 	mov.w	r0, #4294967295
 8025992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025996:	6921      	ldr	r1, [r4, #16]
 8025998:	464a      	mov	r2, r9
 802599a:	f7fb feb1 	bl	8021700 <memcpy>
 802599e:	89a3      	ldrh	r3, [r4, #12]
 80259a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80259a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80259a8:	81a3      	strh	r3, [r4, #12]
 80259aa:	6126      	str	r6, [r4, #16]
 80259ac:	6165      	str	r5, [r4, #20]
 80259ae:	444e      	add	r6, r9
 80259b0:	eba5 0509 	sub.w	r5, r5, r9
 80259b4:	6026      	str	r6, [r4, #0]
 80259b6:	60a5      	str	r5, [r4, #8]
 80259b8:	463e      	mov	r6, r7
 80259ba:	42be      	cmp	r6, r7
 80259bc:	d900      	bls.n	80259c0 <__ssputs_r+0x86>
 80259be:	463e      	mov	r6, r7
 80259c0:	4632      	mov	r2, r6
 80259c2:	6820      	ldr	r0, [r4, #0]
 80259c4:	4641      	mov	r1, r8
 80259c6:	f7fb fea9 	bl	802171c <memmove>
 80259ca:	68a3      	ldr	r3, [r4, #8]
 80259cc:	6822      	ldr	r2, [r4, #0]
 80259ce:	1b9b      	subs	r3, r3, r6
 80259d0:	4432      	add	r2, r6
 80259d2:	60a3      	str	r3, [r4, #8]
 80259d4:	6022      	str	r2, [r4, #0]
 80259d6:	2000      	movs	r0, #0
 80259d8:	e7db      	b.n	8025992 <__ssputs_r+0x58>
 80259da:	462a      	mov	r2, r5
 80259dc:	f7ff ff87 	bl	80258ee <_realloc_r>
 80259e0:	4606      	mov	r6, r0
 80259e2:	2800      	cmp	r0, #0
 80259e4:	d1e1      	bne.n	80259aa <__ssputs_r+0x70>
 80259e6:	6921      	ldr	r1, [r4, #16]
 80259e8:	4650      	mov	r0, sl
 80259ea:	f7fc f937 	bl	8021c5c <_free_r>
 80259ee:	e7c7      	b.n	8025980 <__ssputs_r+0x46>

080259f0 <_svfiprintf_r>:
 80259f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80259f4:	4698      	mov	r8, r3
 80259f6:	898b      	ldrh	r3, [r1, #12]
 80259f8:	061b      	lsls	r3, r3, #24
 80259fa:	b09d      	sub	sp, #116	; 0x74
 80259fc:	4607      	mov	r7, r0
 80259fe:	460d      	mov	r5, r1
 8025a00:	4614      	mov	r4, r2
 8025a02:	d50e      	bpl.n	8025a22 <_svfiprintf_r+0x32>
 8025a04:	690b      	ldr	r3, [r1, #16]
 8025a06:	b963      	cbnz	r3, 8025a22 <_svfiprintf_r+0x32>
 8025a08:	2140      	movs	r1, #64	; 0x40
 8025a0a:	f7fc f977 	bl	8021cfc <_malloc_r>
 8025a0e:	6028      	str	r0, [r5, #0]
 8025a10:	6128      	str	r0, [r5, #16]
 8025a12:	b920      	cbnz	r0, 8025a1e <_svfiprintf_r+0x2e>
 8025a14:	230c      	movs	r3, #12
 8025a16:	603b      	str	r3, [r7, #0]
 8025a18:	f04f 30ff 	mov.w	r0, #4294967295
 8025a1c:	e0d1      	b.n	8025bc2 <_svfiprintf_r+0x1d2>
 8025a1e:	2340      	movs	r3, #64	; 0x40
 8025a20:	616b      	str	r3, [r5, #20]
 8025a22:	2300      	movs	r3, #0
 8025a24:	9309      	str	r3, [sp, #36]	; 0x24
 8025a26:	2320      	movs	r3, #32
 8025a28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8025a2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8025a30:	2330      	movs	r3, #48	; 0x30
 8025a32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8025bdc <_svfiprintf_r+0x1ec>
 8025a36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8025a3a:	f04f 0901 	mov.w	r9, #1
 8025a3e:	4623      	mov	r3, r4
 8025a40:	469a      	mov	sl, r3
 8025a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8025a46:	b10a      	cbz	r2, 8025a4c <_svfiprintf_r+0x5c>
 8025a48:	2a25      	cmp	r2, #37	; 0x25
 8025a4a:	d1f9      	bne.n	8025a40 <_svfiprintf_r+0x50>
 8025a4c:	ebba 0b04 	subs.w	fp, sl, r4
 8025a50:	d00b      	beq.n	8025a6a <_svfiprintf_r+0x7a>
 8025a52:	465b      	mov	r3, fp
 8025a54:	4622      	mov	r2, r4
 8025a56:	4629      	mov	r1, r5
 8025a58:	4638      	mov	r0, r7
 8025a5a:	f7ff ff6e 	bl	802593a <__ssputs_r>
 8025a5e:	3001      	adds	r0, #1
 8025a60:	f000 80aa 	beq.w	8025bb8 <_svfiprintf_r+0x1c8>
 8025a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025a66:	445a      	add	r2, fp
 8025a68:	9209      	str	r2, [sp, #36]	; 0x24
 8025a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8025a6e:	2b00      	cmp	r3, #0
 8025a70:	f000 80a2 	beq.w	8025bb8 <_svfiprintf_r+0x1c8>
 8025a74:	2300      	movs	r3, #0
 8025a76:	f04f 32ff 	mov.w	r2, #4294967295
 8025a7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8025a7e:	f10a 0a01 	add.w	sl, sl, #1
 8025a82:	9304      	str	r3, [sp, #16]
 8025a84:	9307      	str	r3, [sp, #28]
 8025a86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8025a8a:	931a      	str	r3, [sp, #104]	; 0x68
 8025a8c:	4654      	mov	r4, sl
 8025a8e:	2205      	movs	r2, #5
 8025a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025a94:	4851      	ldr	r0, [pc, #324]	; (8025bdc <_svfiprintf_r+0x1ec>)
 8025a96:	f7da fbeb 	bl	8000270 <memchr>
 8025a9a:	9a04      	ldr	r2, [sp, #16]
 8025a9c:	b9d8      	cbnz	r0, 8025ad6 <_svfiprintf_r+0xe6>
 8025a9e:	06d0      	lsls	r0, r2, #27
 8025aa0:	bf44      	itt	mi
 8025aa2:	2320      	movmi	r3, #32
 8025aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8025aa8:	0711      	lsls	r1, r2, #28
 8025aaa:	bf44      	itt	mi
 8025aac:	232b      	movmi	r3, #43	; 0x2b
 8025aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8025ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8025ab6:	2b2a      	cmp	r3, #42	; 0x2a
 8025ab8:	d015      	beq.n	8025ae6 <_svfiprintf_r+0xf6>
 8025aba:	9a07      	ldr	r2, [sp, #28]
 8025abc:	4654      	mov	r4, sl
 8025abe:	2000      	movs	r0, #0
 8025ac0:	f04f 0c0a 	mov.w	ip, #10
 8025ac4:	4621      	mov	r1, r4
 8025ac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8025aca:	3b30      	subs	r3, #48	; 0x30
 8025acc:	2b09      	cmp	r3, #9
 8025ace:	d94e      	bls.n	8025b6e <_svfiprintf_r+0x17e>
 8025ad0:	b1b0      	cbz	r0, 8025b00 <_svfiprintf_r+0x110>
 8025ad2:	9207      	str	r2, [sp, #28]
 8025ad4:	e014      	b.n	8025b00 <_svfiprintf_r+0x110>
 8025ad6:	eba0 0308 	sub.w	r3, r0, r8
 8025ada:	fa09 f303 	lsl.w	r3, r9, r3
 8025ade:	4313      	orrs	r3, r2
 8025ae0:	9304      	str	r3, [sp, #16]
 8025ae2:	46a2      	mov	sl, r4
 8025ae4:	e7d2      	b.n	8025a8c <_svfiprintf_r+0x9c>
 8025ae6:	9b03      	ldr	r3, [sp, #12]
 8025ae8:	1d19      	adds	r1, r3, #4
 8025aea:	681b      	ldr	r3, [r3, #0]
 8025aec:	9103      	str	r1, [sp, #12]
 8025aee:	2b00      	cmp	r3, #0
 8025af0:	bfbb      	ittet	lt
 8025af2:	425b      	neglt	r3, r3
 8025af4:	f042 0202 	orrlt.w	r2, r2, #2
 8025af8:	9307      	strge	r3, [sp, #28]
 8025afa:	9307      	strlt	r3, [sp, #28]
 8025afc:	bfb8      	it	lt
 8025afe:	9204      	strlt	r2, [sp, #16]
 8025b00:	7823      	ldrb	r3, [r4, #0]
 8025b02:	2b2e      	cmp	r3, #46	; 0x2e
 8025b04:	d10c      	bne.n	8025b20 <_svfiprintf_r+0x130>
 8025b06:	7863      	ldrb	r3, [r4, #1]
 8025b08:	2b2a      	cmp	r3, #42	; 0x2a
 8025b0a:	d135      	bne.n	8025b78 <_svfiprintf_r+0x188>
 8025b0c:	9b03      	ldr	r3, [sp, #12]
 8025b0e:	1d1a      	adds	r2, r3, #4
 8025b10:	681b      	ldr	r3, [r3, #0]
 8025b12:	9203      	str	r2, [sp, #12]
 8025b14:	2b00      	cmp	r3, #0
 8025b16:	bfb8      	it	lt
 8025b18:	f04f 33ff 	movlt.w	r3, #4294967295
 8025b1c:	3402      	adds	r4, #2
 8025b1e:	9305      	str	r3, [sp, #20]
 8025b20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8025bec <_svfiprintf_r+0x1fc>
 8025b24:	7821      	ldrb	r1, [r4, #0]
 8025b26:	2203      	movs	r2, #3
 8025b28:	4650      	mov	r0, sl
 8025b2a:	f7da fba1 	bl	8000270 <memchr>
 8025b2e:	b140      	cbz	r0, 8025b42 <_svfiprintf_r+0x152>
 8025b30:	2340      	movs	r3, #64	; 0x40
 8025b32:	eba0 000a 	sub.w	r0, r0, sl
 8025b36:	fa03 f000 	lsl.w	r0, r3, r0
 8025b3a:	9b04      	ldr	r3, [sp, #16]
 8025b3c:	4303      	orrs	r3, r0
 8025b3e:	3401      	adds	r4, #1
 8025b40:	9304      	str	r3, [sp, #16]
 8025b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025b46:	4826      	ldr	r0, [pc, #152]	; (8025be0 <_svfiprintf_r+0x1f0>)
 8025b48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8025b4c:	2206      	movs	r2, #6
 8025b4e:	f7da fb8f 	bl	8000270 <memchr>
 8025b52:	2800      	cmp	r0, #0
 8025b54:	d038      	beq.n	8025bc8 <_svfiprintf_r+0x1d8>
 8025b56:	4b23      	ldr	r3, [pc, #140]	; (8025be4 <_svfiprintf_r+0x1f4>)
 8025b58:	bb1b      	cbnz	r3, 8025ba2 <_svfiprintf_r+0x1b2>
 8025b5a:	9b03      	ldr	r3, [sp, #12]
 8025b5c:	3307      	adds	r3, #7
 8025b5e:	f023 0307 	bic.w	r3, r3, #7
 8025b62:	3308      	adds	r3, #8
 8025b64:	9303      	str	r3, [sp, #12]
 8025b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025b68:	4433      	add	r3, r6
 8025b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8025b6c:	e767      	b.n	8025a3e <_svfiprintf_r+0x4e>
 8025b6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8025b72:	460c      	mov	r4, r1
 8025b74:	2001      	movs	r0, #1
 8025b76:	e7a5      	b.n	8025ac4 <_svfiprintf_r+0xd4>
 8025b78:	2300      	movs	r3, #0
 8025b7a:	3401      	adds	r4, #1
 8025b7c:	9305      	str	r3, [sp, #20]
 8025b7e:	4619      	mov	r1, r3
 8025b80:	f04f 0c0a 	mov.w	ip, #10
 8025b84:	4620      	mov	r0, r4
 8025b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8025b8a:	3a30      	subs	r2, #48	; 0x30
 8025b8c:	2a09      	cmp	r2, #9
 8025b8e:	d903      	bls.n	8025b98 <_svfiprintf_r+0x1a8>
 8025b90:	2b00      	cmp	r3, #0
 8025b92:	d0c5      	beq.n	8025b20 <_svfiprintf_r+0x130>
 8025b94:	9105      	str	r1, [sp, #20]
 8025b96:	e7c3      	b.n	8025b20 <_svfiprintf_r+0x130>
 8025b98:	fb0c 2101 	mla	r1, ip, r1, r2
 8025b9c:	4604      	mov	r4, r0
 8025b9e:	2301      	movs	r3, #1
 8025ba0:	e7f0      	b.n	8025b84 <_svfiprintf_r+0x194>
 8025ba2:	ab03      	add	r3, sp, #12
 8025ba4:	9300      	str	r3, [sp, #0]
 8025ba6:	462a      	mov	r2, r5
 8025ba8:	4b0f      	ldr	r3, [pc, #60]	; (8025be8 <_svfiprintf_r+0x1f8>)
 8025baa:	a904      	add	r1, sp, #16
 8025bac:	4638      	mov	r0, r7
 8025bae:	f7fc f98f 	bl	8021ed0 <_printf_float>
 8025bb2:	1c42      	adds	r2, r0, #1
 8025bb4:	4606      	mov	r6, r0
 8025bb6:	d1d6      	bne.n	8025b66 <_svfiprintf_r+0x176>
 8025bb8:	89ab      	ldrh	r3, [r5, #12]
 8025bba:	065b      	lsls	r3, r3, #25
 8025bbc:	f53f af2c 	bmi.w	8025a18 <_svfiprintf_r+0x28>
 8025bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8025bc2:	b01d      	add	sp, #116	; 0x74
 8025bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025bc8:	ab03      	add	r3, sp, #12
 8025bca:	9300      	str	r3, [sp, #0]
 8025bcc:	462a      	mov	r2, r5
 8025bce:	4b06      	ldr	r3, [pc, #24]	; (8025be8 <_svfiprintf_r+0x1f8>)
 8025bd0:	a904      	add	r1, sp, #16
 8025bd2:	4638      	mov	r0, r7
 8025bd4:	f7fc fc08 	bl	80223e8 <_printf_i>
 8025bd8:	e7eb      	b.n	8025bb2 <_svfiprintf_r+0x1c2>
 8025bda:	bf00      	nop
 8025bdc:	0804270c 	.word	0x0804270c
 8025be0:	08042716 	.word	0x08042716
 8025be4:	08021ed1 	.word	0x08021ed1
 8025be8:	0802593b 	.word	0x0802593b
 8025bec:	08042712 	.word	0x08042712

08025bf0 <_sungetc_r>:
 8025bf0:	b538      	push	{r3, r4, r5, lr}
 8025bf2:	1c4b      	adds	r3, r1, #1
 8025bf4:	4614      	mov	r4, r2
 8025bf6:	d103      	bne.n	8025c00 <_sungetc_r+0x10>
 8025bf8:	f04f 35ff 	mov.w	r5, #4294967295
 8025bfc:	4628      	mov	r0, r5
 8025bfe:	bd38      	pop	{r3, r4, r5, pc}
 8025c00:	8993      	ldrh	r3, [r2, #12]
 8025c02:	f023 0320 	bic.w	r3, r3, #32
 8025c06:	8193      	strh	r3, [r2, #12]
 8025c08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8025c0a:	6852      	ldr	r2, [r2, #4]
 8025c0c:	b2cd      	uxtb	r5, r1
 8025c0e:	b18b      	cbz	r3, 8025c34 <_sungetc_r+0x44>
 8025c10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8025c12:	4293      	cmp	r3, r2
 8025c14:	dd08      	ble.n	8025c28 <_sungetc_r+0x38>
 8025c16:	6823      	ldr	r3, [r4, #0]
 8025c18:	1e5a      	subs	r2, r3, #1
 8025c1a:	6022      	str	r2, [r4, #0]
 8025c1c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8025c20:	6863      	ldr	r3, [r4, #4]
 8025c22:	3301      	adds	r3, #1
 8025c24:	6063      	str	r3, [r4, #4]
 8025c26:	e7e9      	b.n	8025bfc <_sungetc_r+0xc>
 8025c28:	4621      	mov	r1, r4
 8025c2a:	f000 fced 	bl	8026608 <__submore>
 8025c2e:	2800      	cmp	r0, #0
 8025c30:	d0f1      	beq.n	8025c16 <_sungetc_r+0x26>
 8025c32:	e7e1      	b.n	8025bf8 <_sungetc_r+0x8>
 8025c34:	6921      	ldr	r1, [r4, #16]
 8025c36:	6823      	ldr	r3, [r4, #0]
 8025c38:	b151      	cbz	r1, 8025c50 <_sungetc_r+0x60>
 8025c3a:	4299      	cmp	r1, r3
 8025c3c:	d208      	bcs.n	8025c50 <_sungetc_r+0x60>
 8025c3e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8025c42:	42a9      	cmp	r1, r5
 8025c44:	d104      	bne.n	8025c50 <_sungetc_r+0x60>
 8025c46:	3b01      	subs	r3, #1
 8025c48:	3201      	adds	r2, #1
 8025c4a:	6023      	str	r3, [r4, #0]
 8025c4c:	6062      	str	r2, [r4, #4]
 8025c4e:	e7d5      	b.n	8025bfc <_sungetc_r+0xc>
 8025c50:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8025c54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025c58:	6363      	str	r3, [r4, #52]	; 0x34
 8025c5a:	2303      	movs	r3, #3
 8025c5c:	63a3      	str	r3, [r4, #56]	; 0x38
 8025c5e:	4623      	mov	r3, r4
 8025c60:	f803 5f46 	strb.w	r5, [r3, #70]!
 8025c64:	6023      	str	r3, [r4, #0]
 8025c66:	2301      	movs	r3, #1
 8025c68:	e7dc      	b.n	8025c24 <_sungetc_r+0x34>

08025c6a <__ssrefill_r>:
 8025c6a:	b510      	push	{r4, lr}
 8025c6c:	460c      	mov	r4, r1
 8025c6e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8025c70:	b169      	cbz	r1, 8025c8e <__ssrefill_r+0x24>
 8025c72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025c76:	4299      	cmp	r1, r3
 8025c78:	d001      	beq.n	8025c7e <__ssrefill_r+0x14>
 8025c7a:	f7fb ffef 	bl	8021c5c <_free_r>
 8025c7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8025c80:	6063      	str	r3, [r4, #4]
 8025c82:	2000      	movs	r0, #0
 8025c84:	6360      	str	r0, [r4, #52]	; 0x34
 8025c86:	b113      	cbz	r3, 8025c8e <__ssrefill_r+0x24>
 8025c88:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8025c8a:	6023      	str	r3, [r4, #0]
 8025c8c:	bd10      	pop	{r4, pc}
 8025c8e:	6923      	ldr	r3, [r4, #16]
 8025c90:	6023      	str	r3, [r4, #0]
 8025c92:	2300      	movs	r3, #0
 8025c94:	6063      	str	r3, [r4, #4]
 8025c96:	89a3      	ldrh	r3, [r4, #12]
 8025c98:	f043 0320 	orr.w	r3, r3, #32
 8025c9c:	81a3      	strh	r3, [r4, #12]
 8025c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8025ca2:	e7f3      	b.n	8025c8c <__ssrefill_r+0x22>

08025ca4 <__ssvfiscanf_r>:
 8025ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025ca8:	460c      	mov	r4, r1
 8025caa:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8025cae:	2100      	movs	r1, #0
 8025cb0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8025cb4:	49b2      	ldr	r1, [pc, #712]	; (8025f80 <__ssvfiscanf_r+0x2dc>)
 8025cb6:	91a0      	str	r1, [sp, #640]	; 0x280
 8025cb8:	f10d 0804 	add.w	r8, sp, #4
 8025cbc:	49b1      	ldr	r1, [pc, #708]	; (8025f84 <__ssvfiscanf_r+0x2e0>)
 8025cbe:	4fb2      	ldr	r7, [pc, #712]	; (8025f88 <__ssvfiscanf_r+0x2e4>)
 8025cc0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8025f8c <__ssvfiscanf_r+0x2e8>
 8025cc4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8025cc8:	4606      	mov	r6, r0
 8025cca:	91a1      	str	r1, [sp, #644]	; 0x284
 8025ccc:	9300      	str	r3, [sp, #0]
 8025cce:	f892 a000 	ldrb.w	sl, [r2]
 8025cd2:	f1ba 0f00 	cmp.w	sl, #0
 8025cd6:	f000 8151 	beq.w	8025f7c <__ssvfiscanf_r+0x2d8>
 8025cda:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8025cde:	f013 0308 	ands.w	r3, r3, #8
 8025ce2:	f102 0501 	add.w	r5, r2, #1
 8025ce6:	d019      	beq.n	8025d1c <__ssvfiscanf_r+0x78>
 8025ce8:	6863      	ldr	r3, [r4, #4]
 8025cea:	2b00      	cmp	r3, #0
 8025cec:	dd0f      	ble.n	8025d0e <__ssvfiscanf_r+0x6a>
 8025cee:	6823      	ldr	r3, [r4, #0]
 8025cf0:	781a      	ldrb	r2, [r3, #0]
 8025cf2:	5cba      	ldrb	r2, [r7, r2]
 8025cf4:	0712      	lsls	r2, r2, #28
 8025cf6:	d401      	bmi.n	8025cfc <__ssvfiscanf_r+0x58>
 8025cf8:	462a      	mov	r2, r5
 8025cfa:	e7e8      	b.n	8025cce <__ssvfiscanf_r+0x2a>
 8025cfc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8025cfe:	3201      	adds	r2, #1
 8025d00:	9245      	str	r2, [sp, #276]	; 0x114
 8025d02:	6862      	ldr	r2, [r4, #4]
 8025d04:	3301      	adds	r3, #1
 8025d06:	3a01      	subs	r2, #1
 8025d08:	6062      	str	r2, [r4, #4]
 8025d0a:	6023      	str	r3, [r4, #0]
 8025d0c:	e7ec      	b.n	8025ce8 <__ssvfiscanf_r+0x44>
 8025d0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8025d10:	4621      	mov	r1, r4
 8025d12:	4630      	mov	r0, r6
 8025d14:	4798      	blx	r3
 8025d16:	2800      	cmp	r0, #0
 8025d18:	d0e9      	beq.n	8025cee <__ssvfiscanf_r+0x4a>
 8025d1a:	e7ed      	b.n	8025cf8 <__ssvfiscanf_r+0x54>
 8025d1c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8025d20:	f040 8083 	bne.w	8025e2a <__ssvfiscanf_r+0x186>
 8025d24:	9341      	str	r3, [sp, #260]	; 0x104
 8025d26:	9343      	str	r3, [sp, #268]	; 0x10c
 8025d28:	7853      	ldrb	r3, [r2, #1]
 8025d2a:	2b2a      	cmp	r3, #42	; 0x2a
 8025d2c:	bf02      	ittt	eq
 8025d2e:	2310      	moveq	r3, #16
 8025d30:	1c95      	addeq	r5, r2, #2
 8025d32:	9341      	streq	r3, [sp, #260]	; 0x104
 8025d34:	220a      	movs	r2, #10
 8025d36:	46ab      	mov	fp, r5
 8025d38:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8025d3c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8025d40:	2b09      	cmp	r3, #9
 8025d42:	d91d      	bls.n	8025d80 <__ssvfiscanf_r+0xdc>
 8025d44:	4891      	ldr	r0, [pc, #580]	; (8025f8c <__ssvfiscanf_r+0x2e8>)
 8025d46:	2203      	movs	r2, #3
 8025d48:	f7da fa92 	bl	8000270 <memchr>
 8025d4c:	b140      	cbz	r0, 8025d60 <__ssvfiscanf_r+0xbc>
 8025d4e:	2301      	movs	r3, #1
 8025d50:	eba0 0009 	sub.w	r0, r0, r9
 8025d54:	fa03 f000 	lsl.w	r0, r3, r0
 8025d58:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8025d5a:	4318      	orrs	r0, r3
 8025d5c:	9041      	str	r0, [sp, #260]	; 0x104
 8025d5e:	465d      	mov	r5, fp
 8025d60:	f815 3b01 	ldrb.w	r3, [r5], #1
 8025d64:	2b78      	cmp	r3, #120	; 0x78
 8025d66:	d806      	bhi.n	8025d76 <__ssvfiscanf_r+0xd2>
 8025d68:	2b57      	cmp	r3, #87	; 0x57
 8025d6a:	d810      	bhi.n	8025d8e <__ssvfiscanf_r+0xea>
 8025d6c:	2b25      	cmp	r3, #37	; 0x25
 8025d6e:	d05c      	beq.n	8025e2a <__ssvfiscanf_r+0x186>
 8025d70:	d856      	bhi.n	8025e20 <__ssvfiscanf_r+0x17c>
 8025d72:	2b00      	cmp	r3, #0
 8025d74:	d074      	beq.n	8025e60 <__ssvfiscanf_r+0x1bc>
 8025d76:	2303      	movs	r3, #3
 8025d78:	9347      	str	r3, [sp, #284]	; 0x11c
 8025d7a:	230a      	movs	r3, #10
 8025d7c:	9342      	str	r3, [sp, #264]	; 0x108
 8025d7e:	e081      	b.n	8025e84 <__ssvfiscanf_r+0x1e0>
 8025d80:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8025d82:	fb02 1303 	mla	r3, r2, r3, r1
 8025d86:	3b30      	subs	r3, #48	; 0x30
 8025d88:	9343      	str	r3, [sp, #268]	; 0x10c
 8025d8a:	465d      	mov	r5, fp
 8025d8c:	e7d3      	b.n	8025d36 <__ssvfiscanf_r+0x92>
 8025d8e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8025d92:	2a20      	cmp	r2, #32
 8025d94:	d8ef      	bhi.n	8025d76 <__ssvfiscanf_r+0xd2>
 8025d96:	a101      	add	r1, pc, #4	; (adr r1, 8025d9c <__ssvfiscanf_r+0xf8>)
 8025d98:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8025d9c:	08025e6f 	.word	0x08025e6f
 8025da0:	08025d77 	.word	0x08025d77
 8025da4:	08025d77 	.word	0x08025d77
 8025da8:	08025ecd 	.word	0x08025ecd
 8025dac:	08025d77 	.word	0x08025d77
 8025db0:	08025d77 	.word	0x08025d77
 8025db4:	08025d77 	.word	0x08025d77
 8025db8:	08025d77 	.word	0x08025d77
 8025dbc:	08025d77 	.word	0x08025d77
 8025dc0:	08025d77 	.word	0x08025d77
 8025dc4:	08025d77 	.word	0x08025d77
 8025dc8:	08025ee3 	.word	0x08025ee3
 8025dcc:	08025eb9 	.word	0x08025eb9
 8025dd0:	08025e27 	.word	0x08025e27
 8025dd4:	08025e27 	.word	0x08025e27
 8025dd8:	08025e27 	.word	0x08025e27
 8025ddc:	08025d77 	.word	0x08025d77
 8025de0:	08025ebd 	.word	0x08025ebd
 8025de4:	08025d77 	.word	0x08025d77
 8025de8:	08025d77 	.word	0x08025d77
 8025dec:	08025d77 	.word	0x08025d77
 8025df0:	08025d77 	.word	0x08025d77
 8025df4:	08025ef3 	.word	0x08025ef3
 8025df8:	08025ec5 	.word	0x08025ec5
 8025dfc:	08025e67 	.word	0x08025e67
 8025e00:	08025d77 	.word	0x08025d77
 8025e04:	08025d77 	.word	0x08025d77
 8025e08:	08025eef 	.word	0x08025eef
 8025e0c:	08025d77 	.word	0x08025d77
 8025e10:	08025eb9 	.word	0x08025eb9
 8025e14:	08025d77 	.word	0x08025d77
 8025e18:	08025d77 	.word	0x08025d77
 8025e1c:	08025e6f 	.word	0x08025e6f
 8025e20:	3b45      	subs	r3, #69	; 0x45
 8025e22:	2b02      	cmp	r3, #2
 8025e24:	d8a7      	bhi.n	8025d76 <__ssvfiscanf_r+0xd2>
 8025e26:	2305      	movs	r3, #5
 8025e28:	e02b      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025e2a:	6863      	ldr	r3, [r4, #4]
 8025e2c:	2b00      	cmp	r3, #0
 8025e2e:	dd0d      	ble.n	8025e4c <__ssvfiscanf_r+0x1a8>
 8025e30:	6823      	ldr	r3, [r4, #0]
 8025e32:	781a      	ldrb	r2, [r3, #0]
 8025e34:	4552      	cmp	r2, sl
 8025e36:	f040 80a1 	bne.w	8025f7c <__ssvfiscanf_r+0x2d8>
 8025e3a:	3301      	adds	r3, #1
 8025e3c:	6862      	ldr	r2, [r4, #4]
 8025e3e:	6023      	str	r3, [r4, #0]
 8025e40:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8025e42:	3a01      	subs	r2, #1
 8025e44:	3301      	adds	r3, #1
 8025e46:	6062      	str	r2, [r4, #4]
 8025e48:	9345      	str	r3, [sp, #276]	; 0x114
 8025e4a:	e755      	b.n	8025cf8 <__ssvfiscanf_r+0x54>
 8025e4c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8025e4e:	4621      	mov	r1, r4
 8025e50:	4630      	mov	r0, r6
 8025e52:	4798      	blx	r3
 8025e54:	2800      	cmp	r0, #0
 8025e56:	d0eb      	beq.n	8025e30 <__ssvfiscanf_r+0x18c>
 8025e58:	9844      	ldr	r0, [sp, #272]	; 0x110
 8025e5a:	2800      	cmp	r0, #0
 8025e5c:	f040 8084 	bne.w	8025f68 <__ssvfiscanf_r+0x2c4>
 8025e60:	f04f 30ff 	mov.w	r0, #4294967295
 8025e64:	e086      	b.n	8025f74 <__ssvfiscanf_r+0x2d0>
 8025e66:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8025e68:	f042 0220 	orr.w	r2, r2, #32
 8025e6c:	9241      	str	r2, [sp, #260]	; 0x104
 8025e6e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8025e70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8025e74:	9241      	str	r2, [sp, #260]	; 0x104
 8025e76:	2210      	movs	r2, #16
 8025e78:	2b6f      	cmp	r3, #111	; 0x6f
 8025e7a:	9242      	str	r2, [sp, #264]	; 0x108
 8025e7c:	bf34      	ite	cc
 8025e7e:	2303      	movcc	r3, #3
 8025e80:	2304      	movcs	r3, #4
 8025e82:	9347      	str	r3, [sp, #284]	; 0x11c
 8025e84:	6863      	ldr	r3, [r4, #4]
 8025e86:	2b00      	cmp	r3, #0
 8025e88:	dd41      	ble.n	8025f0e <__ssvfiscanf_r+0x26a>
 8025e8a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8025e8c:	0659      	lsls	r1, r3, #25
 8025e8e:	d404      	bmi.n	8025e9a <__ssvfiscanf_r+0x1f6>
 8025e90:	6823      	ldr	r3, [r4, #0]
 8025e92:	781a      	ldrb	r2, [r3, #0]
 8025e94:	5cba      	ldrb	r2, [r7, r2]
 8025e96:	0712      	lsls	r2, r2, #28
 8025e98:	d440      	bmi.n	8025f1c <__ssvfiscanf_r+0x278>
 8025e9a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8025e9c:	2b02      	cmp	r3, #2
 8025e9e:	dc4f      	bgt.n	8025f40 <__ssvfiscanf_r+0x29c>
 8025ea0:	466b      	mov	r3, sp
 8025ea2:	4622      	mov	r2, r4
 8025ea4:	a941      	add	r1, sp, #260	; 0x104
 8025ea6:	4630      	mov	r0, r6
 8025ea8:	f000 f9ce 	bl	8026248 <_scanf_chars>
 8025eac:	2801      	cmp	r0, #1
 8025eae:	d065      	beq.n	8025f7c <__ssvfiscanf_r+0x2d8>
 8025eb0:	2802      	cmp	r0, #2
 8025eb2:	f47f af21 	bne.w	8025cf8 <__ssvfiscanf_r+0x54>
 8025eb6:	e7cf      	b.n	8025e58 <__ssvfiscanf_r+0x1b4>
 8025eb8:	220a      	movs	r2, #10
 8025eba:	e7dd      	b.n	8025e78 <__ssvfiscanf_r+0x1d4>
 8025ebc:	2300      	movs	r3, #0
 8025ebe:	9342      	str	r3, [sp, #264]	; 0x108
 8025ec0:	2303      	movs	r3, #3
 8025ec2:	e7de      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025ec4:	2308      	movs	r3, #8
 8025ec6:	9342      	str	r3, [sp, #264]	; 0x108
 8025ec8:	2304      	movs	r3, #4
 8025eca:	e7da      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025ecc:	4629      	mov	r1, r5
 8025ece:	4640      	mov	r0, r8
 8025ed0:	f000 fb60 	bl	8026594 <__sccl>
 8025ed4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8025ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025eda:	9341      	str	r3, [sp, #260]	; 0x104
 8025edc:	4605      	mov	r5, r0
 8025ede:	2301      	movs	r3, #1
 8025ee0:	e7cf      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025ee2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8025ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025ee8:	9341      	str	r3, [sp, #260]	; 0x104
 8025eea:	2300      	movs	r3, #0
 8025eec:	e7c9      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025eee:	2302      	movs	r3, #2
 8025ef0:	e7c7      	b.n	8025e82 <__ssvfiscanf_r+0x1de>
 8025ef2:	9841      	ldr	r0, [sp, #260]	; 0x104
 8025ef4:	06c3      	lsls	r3, r0, #27
 8025ef6:	f53f aeff 	bmi.w	8025cf8 <__ssvfiscanf_r+0x54>
 8025efa:	9b00      	ldr	r3, [sp, #0]
 8025efc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8025efe:	1d19      	adds	r1, r3, #4
 8025f00:	9100      	str	r1, [sp, #0]
 8025f02:	681b      	ldr	r3, [r3, #0]
 8025f04:	07c0      	lsls	r0, r0, #31
 8025f06:	bf4c      	ite	mi
 8025f08:	801a      	strhmi	r2, [r3, #0]
 8025f0a:	601a      	strpl	r2, [r3, #0]
 8025f0c:	e6f4      	b.n	8025cf8 <__ssvfiscanf_r+0x54>
 8025f0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8025f10:	4621      	mov	r1, r4
 8025f12:	4630      	mov	r0, r6
 8025f14:	4798      	blx	r3
 8025f16:	2800      	cmp	r0, #0
 8025f18:	d0b7      	beq.n	8025e8a <__ssvfiscanf_r+0x1e6>
 8025f1a:	e79d      	b.n	8025e58 <__ssvfiscanf_r+0x1b4>
 8025f1c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8025f1e:	3201      	adds	r2, #1
 8025f20:	9245      	str	r2, [sp, #276]	; 0x114
 8025f22:	6862      	ldr	r2, [r4, #4]
 8025f24:	3a01      	subs	r2, #1
 8025f26:	2a00      	cmp	r2, #0
 8025f28:	6062      	str	r2, [r4, #4]
 8025f2a:	dd02      	ble.n	8025f32 <__ssvfiscanf_r+0x28e>
 8025f2c:	3301      	adds	r3, #1
 8025f2e:	6023      	str	r3, [r4, #0]
 8025f30:	e7ae      	b.n	8025e90 <__ssvfiscanf_r+0x1ec>
 8025f32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8025f34:	4621      	mov	r1, r4
 8025f36:	4630      	mov	r0, r6
 8025f38:	4798      	blx	r3
 8025f3a:	2800      	cmp	r0, #0
 8025f3c:	d0a8      	beq.n	8025e90 <__ssvfiscanf_r+0x1ec>
 8025f3e:	e78b      	b.n	8025e58 <__ssvfiscanf_r+0x1b4>
 8025f40:	2b04      	cmp	r3, #4
 8025f42:	dc06      	bgt.n	8025f52 <__ssvfiscanf_r+0x2ae>
 8025f44:	466b      	mov	r3, sp
 8025f46:	4622      	mov	r2, r4
 8025f48:	a941      	add	r1, sp, #260	; 0x104
 8025f4a:	4630      	mov	r0, r6
 8025f4c:	f000 f9d4 	bl	80262f8 <_scanf_i>
 8025f50:	e7ac      	b.n	8025eac <__ssvfiscanf_r+0x208>
 8025f52:	4b0f      	ldr	r3, [pc, #60]	; (8025f90 <__ssvfiscanf_r+0x2ec>)
 8025f54:	2b00      	cmp	r3, #0
 8025f56:	f43f aecf 	beq.w	8025cf8 <__ssvfiscanf_r+0x54>
 8025f5a:	466b      	mov	r3, sp
 8025f5c:	4622      	mov	r2, r4
 8025f5e:	a941      	add	r1, sp, #260	; 0x104
 8025f60:	4630      	mov	r0, r6
 8025f62:	f3af 8000 	nop.w
 8025f66:	e7a1      	b.n	8025eac <__ssvfiscanf_r+0x208>
 8025f68:	89a3      	ldrh	r3, [r4, #12]
 8025f6a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8025f6e:	bf18      	it	ne
 8025f70:	f04f 30ff 	movne.w	r0, #4294967295
 8025f74:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8025f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025f7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8025f7e:	e7f9      	b.n	8025f74 <__ssvfiscanf_r+0x2d0>
 8025f80:	08025bf1 	.word	0x08025bf1
 8025f84:	08025c6b 	.word	0x08025c6b
 8025f88:	08041e3d 	.word	0x08041e3d
 8025f8c:	08042712 	.word	0x08042712
 8025f90:	00000000 	.word	0x00000000

08025f94 <__sfputc_r>:
 8025f94:	6893      	ldr	r3, [r2, #8]
 8025f96:	3b01      	subs	r3, #1
 8025f98:	2b00      	cmp	r3, #0
 8025f9a:	b410      	push	{r4}
 8025f9c:	6093      	str	r3, [r2, #8]
 8025f9e:	da08      	bge.n	8025fb2 <__sfputc_r+0x1e>
 8025fa0:	6994      	ldr	r4, [r2, #24]
 8025fa2:	42a3      	cmp	r3, r4
 8025fa4:	db01      	blt.n	8025faa <__sfputc_r+0x16>
 8025fa6:	290a      	cmp	r1, #10
 8025fa8:	d103      	bne.n	8025fb2 <__sfputc_r+0x1e>
 8025faa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8025fae:	f7fd be39 	b.w	8023c24 <__swbuf_r>
 8025fb2:	6813      	ldr	r3, [r2, #0]
 8025fb4:	1c58      	adds	r0, r3, #1
 8025fb6:	6010      	str	r0, [r2, #0]
 8025fb8:	7019      	strb	r1, [r3, #0]
 8025fba:	4608      	mov	r0, r1
 8025fbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8025fc0:	4770      	bx	lr

08025fc2 <__sfputs_r>:
 8025fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025fc4:	4606      	mov	r6, r0
 8025fc6:	460f      	mov	r7, r1
 8025fc8:	4614      	mov	r4, r2
 8025fca:	18d5      	adds	r5, r2, r3
 8025fcc:	42ac      	cmp	r4, r5
 8025fce:	d101      	bne.n	8025fd4 <__sfputs_r+0x12>
 8025fd0:	2000      	movs	r0, #0
 8025fd2:	e007      	b.n	8025fe4 <__sfputs_r+0x22>
 8025fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8025fd8:	463a      	mov	r2, r7
 8025fda:	4630      	mov	r0, r6
 8025fdc:	f7ff ffda 	bl	8025f94 <__sfputc_r>
 8025fe0:	1c43      	adds	r3, r0, #1
 8025fe2:	d1f3      	bne.n	8025fcc <__sfputs_r+0xa>
 8025fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08025fe8 <_vfiprintf_r>:
 8025fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025fec:	460d      	mov	r5, r1
 8025fee:	b09d      	sub	sp, #116	; 0x74
 8025ff0:	4614      	mov	r4, r2
 8025ff2:	4698      	mov	r8, r3
 8025ff4:	4606      	mov	r6, r0
 8025ff6:	b118      	cbz	r0, 8026000 <_vfiprintf_r+0x18>
 8025ff8:	6983      	ldr	r3, [r0, #24]
 8025ffa:	b90b      	cbnz	r3, 8026000 <_vfiprintf_r+0x18>
 8025ffc:	f7fe fea2 	bl	8024d44 <__sinit>
 8026000:	4b89      	ldr	r3, [pc, #548]	; (8026228 <_vfiprintf_r+0x240>)
 8026002:	429d      	cmp	r5, r3
 8026004:	d11b      	bne.n	802603e <_vfiprintf_r+0x56>
 8026006:	6875      	ldr	r5, [r6, #4]
 8026008:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802600a:	07d9      	lsls	r1, r3, #31
 802600c:	d405      	bmi.n	802601a <_vfiprintf_r+0x32>
 802600e:	89ab      	ldrh	r3, [r5, #12]
 8026010:	059a      	lsls	r2, r3, #22
 8026012:	d402      	bmi.n	802601a <_vfiprintf_r+0x32>
 8026014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026016:	f7ff f845 	bl	80250a4 <__retarget_lock_acquire_recursive>
 802601a:	89ab      	ldrh	r3, [r5, #12]
 802601c:	071b      	lsls	r3, r3, #28
 802601e:	d501      	bpl.n	8026024 <_vfiprintf_r+0x3c>
 8026020:	692b      	ldr	r3, [r5, #16]
 8026022:	b9eb      	cbnz	r3, 8026060 <_vfiprintf_r+0x78>
 8026024:	4629      	mov	r1, r5
 8026026:	4630      	mov	r0, r6
 8026028:	f7fd fe60 	bl	8023cec <__swsetup_r>
 802602c:	b1c0      	cbz	r0, 8026060 <_vfiprintf_r+0x78>
 802602e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8026030:	07dc      	lsls	r4, r3, #31
 8026032:	d50e      	bpl.n	8026052 <_vfiprintf_r+0x6a>
 8026034:	f04f 30ff 	mov.w	r0, #4294967295
 8026038:	b01d      	add	sp, #116	; 0x74
 802603a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802603e:	4b7b      	ldr	r3, [pc, #492]	; (802622c <_vfiprintf_r+0x244>)
 8026040:	429d      	cmp	r5, r3
 8026042:	d101      	bne.n	8026048 <_vfiprintf_r+0x60>
 8026044:	68b5      	ldr	r5, [r6, #8]
 8026046:	e7df      	b.n	8026008 <_vfiprintf_r+0x20>
 8026048:	4b79      	ldr	r3, [pc, #484]	; (8026230 <_vfiprintf_r+0x248>)
 802604a:	429d      	cmp	r5, r3
 802604c:	bf08      	it	eq
 802604e:	68f5      	ldreq	r5, [r6, #12]
 8026050:	e7da      	b.n	8026008 <_vfiprintf_r+0x20>
 8026052:	89ab      	ldrh	r3, [r5, #12]
 8026054:	0598      	lsls	r0, r3, #22
 8026056:	d4ed      	bmi.n	8026034 <_vfiprintf_r+0x4c>
 8026058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802605a:	f7ff f825 	bl	80250a8 <__retarget_lock_release_recursive>
 802605e:	e7e9      	b.n	8026034 <_vfiprintf_r+0x4c>
 8026060:	2300      	movs	r3, #0
 8026062:	9309      	str	r3, [sp, #36]	; 0x24
 8026064:	2320      	movs	r3, #32
 8026066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802606a:	f8cd 800c 	str.w	r8, [sp, #12]
 802606e:	2330      	movs	r3, #48	; 0x30
 8026070:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8026234 <_vfiprintf_r+0x24c>
 8026074:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8026078:	f04f 0901 	mov.w	r9, #1
 802607c:	4623      	mov	r3, r4
 802607e:	469a      	mov	sl, r3
 8026080:	f813 2b01 	ldrb.w	r2, [r3], #1
 8026084:	b10a      	cbz	r2, 802608a <_vfiprintf_r+0xa2>
 8026086:	2a25      	cmp	r2, #37	; 0x25
 8026088:	d1f9      	bne.n	802607e <_vfiprintf_r+0x96>
 802608a:	ebba 0b04 	subs.w	fp, sl, r4
 802608e:	d00b      	beq.n	80260a8 <_vfiprintf_r+0xc0>
 8026090:	465b      	mov	r3, fp
 8026092:	4622      	mov	r2, r4
 8026094:	4629      	mov	r1, r5
 8026096:	4630      	mov	r0, r6
 8026098:	f7ff ff93 	bl	8025fc2 <__sfputs_r>
 802609c:	3001      	adds	r0, #1
 802609e:	f000 80aa 	beq.w	80261f6 <_vfiprintf_r+0x20e>
 80260a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80260a4:	445a      	add	r2, fp
 80260a6:	9209      	str	r2, [sp, #36]	; 0x24
 80260a8:	f89a 3000 	ldrb.w	r3, [sl]
 80260ac:	2b00      	cmp	r3, #0
 80260ae:	f000 80a2 	beq.w	80261f6 <_vfiprintf_r+0x20e>
 80260b2:	2300      	movs	r3, #0
 80260b4:	f04f 32ff 	mov.w	r2, #4294967295
 80260b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80260bc:	f10a 0a01 	add.w	sl, sl, #1
 80260c0:	9304      	str	r3, [sp, #16]
 80260c2:	9307      	str	r3, [sp, #28]
 80260c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80260c8:	931a      	str	r3, [sp, #104]	; 0x68
 80260ca:	4654      	mov	r4, sl
 80260cc:	2205      	movs	r2, #5
 80260ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80260d2:	4858      	ldr	r0, [pc, #352]	; (8026234 <_vfiprintf_r+0x24c>)
 80260d4:	f7da f8cc 	bl	8000270 <memchr>
 80260d8:	9a04      	ldr	r2, [sp, #16]
 80260da:	b9d8      	cbnz	r0, 8026114 <_vfiprintf_r+0x12c>
 80260dc:	06d1      	lsls	r1, r2, #27
 80260de:	bf44      	itt	mi
 80260e0:	2320      	movmi	r3, #32
 80260e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80260e6:	0713      	lsls	r3, r2, #28
 80260e8:	bf44      	itt	mi
 80260ea:	232b      	movmi	r3, #43	; 0x2b
 80260ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80260f0:	f89a 3000 	ldrb.w	r3, [sl]
 80260f4:	2b2a      	cmp	r3, #42	; 0x2a
 80260f6:	d015      	beq.n	8026124 <_vfiprintf_r+0x13c>
 80260f8:	9a07      	ldr	r2, [sp, #28]
 80260fa:	4654      	mov	r4, sl
 80260fc:	2000      	movs	r0, #0
 80260fe:	f04f 0c0a 	mov.w	ip, #10
 8026102:	4621      	mov	r1, r4
 8026104:	f811 3b01 	ldrb.w	r3, [r1], #1
 8026108:	3b30      	subs	r3, #48	; 0x30
 802610a:	2b09      	cmp	r3, #9
 802610c:	d94e      	bls.n	80261ac <_vfiprintf_r+0x1c4>
 802610e:	b1b0      	cbz	r0, 802613e <_vfiprintf_r+0x156>
 8026110:	9207      	str	r2, [sp, #28]
 8026112:	e014      	b.n	802613e <_vfiprintf_r+0x156>
 8026114:	eba0 0308 	sub.w	r3, r0, r8
 8026118:	fa09 f303 	lsl.w	r3, r9, r3
 802611c:	4313      	orrs	r3, r2
 802611e:	9304      	str	r3, [sp, #16]
 8026120:	46a2      	mov	sl, r4
 8026122:	e7d2      	b.n	80260ca <_vfiprintf_r+0xe2>
 8026124:	9b03      	ldr	r3, [sp, #12]
 8026126:	1d19      	adds	r1, r3, #4
 8026128:	681b      	ldr	r3, [r3, #0]
 802612a:	9103      	str	r1, [sp, #12]
 802612c:	2b00      	cmp	r3, #0
 802612e:	bfbb      	ittet	lt
 8026130:	425b      	neglt	r3, r3
 8026132:	f042 0202 	orrlt.w	r2, r2, #2
 8026136:	9307      	strge	r3, [sp, #28]
 8026138:	9307      	strlt	r3, [sp, #28]
 802613a:	bfb8      	it	lt
 802613c:	9204      	strlt	r2, [sp, #16]
 802613e:	7823      	ldrb	r3, [r4, #0]
 8026140:	2b2e      	cmp	r3, #46	; 0x2e
 8026142:	d10c      	bne.n	802615e <_vfiprintf_r+0x176>
 8026144:	7863      	ldrb	r3, [r4, #1]
 8026146:	2b2a      	cmp	r3, #42	; 0x2a
 8026148:	d135      	bne.n	80261b6 <_vfiprintf_r+0x1ce>
 802614a:	9b03      	ldr	r3, [sp, #12]
 802614c:	1d1a      	adds	r2, r3, #4
 802614e:	681b      	ldr	r3, [r3, #0]
 8026150:	9203      	str	r2, [sp, #12]
 8026152:	2b00      	cmp	r3, #0
 8026154:	bfb8      	it	lt
 8026156:	f04f 33ff 	movlt.w	r3, #4294967295
 802615a:	3402      	adds	r4, #2
 802615c:	9305      	str	r3, [sp, #20]
 802615e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8026244 <_vfiprintf_r+0x25c>
 8026162:	7821      	ldrb	r1, [r4, #0]
 8026164:	2203      	movs	r2, #3
 8026166:	4650      	mov	r0, sl
 8026168:	f7da f882 	bl	8000270 <memchr>
 802616c:	b140      	cbz	r0, 8026180 <_vfiprintf_r+0x198>
 802616e:	2340      	movs	r3, #64	; 0x40
 8026170:	eba0 000a 	sub.w	r0, r0, sl
 8026174:	fa03 f000 	lsl.w	r0, r3, r0
 8026178:	9b04      	ldr	r3, [sp, #16]
 802617a:	4303      	orrs	r3, r0
 802617c:	3401      	adds	r4, #1
 802617e:	9304      	str	r3, [sp, #16]
 8026180:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026184:	482c      	ldr	r0, [pc, #176]	; (8026238 <_vfiprintf_r+0x250>)
 8026186:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802618a:	2206      	movs	r2, #6
 802618c:	f7da f870 	bl	8000270 <memchr>
 8026190:	2800      	cmp	r0, #0
 8026192:	d03f      	beq.n	8026214 <_vfiprintf_r+0x22c>
 8026194:	4b29      	ldr	r3, [pc, #164]	; (802623c <_vfiprintf_r+0x254>)
 8026196:	bb1b      	cbnz	r3, 80261e0 <_vfiprintf_r+0x1f8>
 8026198:	9b03      	ldr	r3, [sp, #12]
 802619a:	3307      	adds	r3, #7
 802619c:	f023 0307 	bic.w	r3, r3, #7
 80261a0:	3308      	adds	r3, #8
 80261a2:	9303      	str	r3, [sp, #12]
 80261a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80261a6:	443b      	add	r3, r7
 80261a8:	9309      	str	r3, [sp, #36]	; 0x24
 80261aa:	e767      	b.n	802607c <_vfiprintf_r+0x94>
 80261ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80261b0:	460c      	mov	r4, r1
 80261b2:	2001      	movs	r0, #1
 80261b4:	e7a5      	b.n	8026102 <_vfiprintf_r+0x11a>
 80261b6:	2300      	movs	r3, #0
 80261b8:	3401      	adds	r4, #1
 80261ba:	9305      	str	r3, [sp, #20]
 80261bc:	4619      	mov	r1, r3
 80261be:	f04f 0c0a 	mov.w	ip, #10
 80261c2:	4620      	mov	r0, r4
 80261c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80261c8:	3a30      	subs	r2, #48	; 0x30
 80261ca:	2a09      	cmp	r2, #9
 80261cc:	d903      	bls.n	80261d6 <_vfiprintf_r+0x1ee>
 80261ce:	2b00      	cmp	r3, #0
 80261d0:	d0c5      	beq.n	802615e <_vfiprintf_r+0x176>
 80261d2:	9105      	str	r1, [sp, #20]
 80261d4:	e7c3      	b.n	802615e <_vfiprintf_r+0x176>
 80261d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80261da:	4604      	mov	r4, r0
 80261dc:	2301      	movs	r3, #1
 80261de:	e7f0      	b.n	80261c2 <_vfiprintf_r+0x1da>
 80261e0:	ab03      	add	r3, sp, #12
 80261e2:	9300      	str	r3, [sp, #0]
 80261e4:	462a      	mov	r2, r5
 80261e6:	4b16      	ldr	r3, [pc, #88]	; (8026240 <_vfiprintf_r+0x258>)
 80261e8:	a904      	add	r1, sp, #16
 80261ea:	4630      	mov	r0, r6
 80261ec:	f7fb fe70 	bl	8021ed0 <_printf_float>
 80261f0:	4607      	mov	r7, r0
 80261f2:	1c78      	adds	r0, r7, #1
 80261f4:	d1d6      	bne.n	80261a4 <_vfiprintf_r+0x1bc>
 80261f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80261f8:	07d9      	lsls	r1, r3, #31
 80261fa:	d405      	bmi.n	8026208 <_vfiprintf_r+0x220>
 80261fc:	89ab      	ldrh	r3, [r5, #12]
 80261fe:	059a      	lsls	r2, r3, #22
 8026200:	d402      	bmi.n	8026208 <_vfiprintf_r+0x220>
 8026202:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026204:	f7fe ff50 	bl	80250a8 <__retarget_lock_release_recursive>
 8026208:	89ab      	ldrh	r3, [r5, #12]
 802620a:	065b      	lsls	r3, r3, #25
 802620c:	f53f af12 	bmi.w	8026034 <_vfiprintf_r+0x4c>
 8026210:	9809      	ldr	r0, [sp, #36]	; 0x24
 8026212:	e711      	b.n	8026038 <_vfiprintf_r+0x50>
 8026214:	ab03      	add	r3, sp, #12
 8026216:	9300      	str	r3, [sp, #0]
 8026218:	462a      	mov	r2, r5
 802621a:	4b09      	ldr	r3, [pc, #36]	; (8026240 <_vfiprintf_r+0x258>)
 802621c:	a904      	add	r1, sp, #16
 802621e:	4630      	mov	r0, r6
 8026220:	f7fc f8e2 	bl	80223e8 <_printf_i>
 8026224:	e7e4      	b.n	80261f0 <_vfiprintf_r+0x208>
 8026226:	bf00      	nop
 8026228:	08042560 	.word	0x08042560
 802622c:	08042580 	.word	0x08042580
 8026230:	08042540 	.word	0x08042540
 8026234:	0804270c 	.word	0x0804270c
 8026238:	08042716 	.word	0x08042716
 802623c:	08021ed1 	.word	0x08021ed1
 8026240:	08025fc3 	.word	0x08025fc3
 8026244:	08042712 	.word	0x08042712

08026248 <_scanf_chars>:
 8026248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802624c:	4615      	mov	r5, r2
 802624e:	688a      	ldr	r2, [r1, #8]
 8026250:	4680      	mov	r8, r0
 8026252:	460c      	mov	r4, r1
 8026254:	b932      	cbnz	r2, 8026264 <_scanf_chars+0x1c>
 8026256:	698a      	ldr	r2, [r1, #24]
 8026258:	2a00      	cmp	r2, #0
 802625a:	bf0c      	ite	eq
 802625c:	2201      	moveq	r2, #1
 802625e:	f04f 32ff 	movne.w	r2, #4294967295
 8026262:	608a      	str	r2, [r1, #8]
 8026264:	6822      	ldr	r2, [r4, #0]
 8026266:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80262f4 <_scanf_chars+0xac>
 802626a:	06d1      	lsls	r1, r2, #27
 802626c:	bf5f      	itttt	pl
 802626e:	681a      	ldrpl	r2, [r3, #0]
 8026270:	1d11      	addpl	r1, r2, #4
 8026272:	6019      	strpl	r1, [r3, #0]
 8026274:	6816      	ldrpl	r6, [r2, #0]
 8026276:	2700      	movs	r7, #0
 8026278:	69a0      	ldr	r0, [r4, #24]
 802627a:	b188      	cbz	r0, 80262a0 <_scanf_chars+0x58>
 802627c:	2801      	cmp	r0, #1
 802627e:	d107      	bne.n	8026290 <_scanf_chars+0x48>
 8026280:	682b      	ldr	r3, [r5, #0]
 8026282:	781a      	ldrb	r2, [r3, #0]
 8026284:	6963      	ldr	r3, [r4, #20]
 8026286:	5c9b      	ldrb	r3, [r3, r2]
 8026288:	b953      	cbnz	r3, 80262a0 <_scanf_chars+0x58>
 802628a:	bb27      	cbnz	r7, 80262d6 <_scanf_chars+0x8e>
 802628c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8026290:	2802      	cmp	r0, #2
 8026292:	d120      	bne.n	80262d6 <_scanf_chars+0x8e>
 8026294:	682b      	ldr	r3, [r5, #0]
 8026296:	781b      	ldrb	r3, [r3, #0]
 8026298:	f813 3009 	ldrb.w	r3, [r3, r9]
 802629c:	071b      	lsls	r3, r3, #28
 802629e:	d41a      	bmi.n	80262d6 <_scanf_chars+0x8e>
 80262a0:	6823      	ldr	r3, [r4, #0]
 80262a2:	06da      	lsls	r2, r3, #27
 80262a4:	bf5e      	ittt	pl
 80262a6:	682b      	ldrpl	r3, [r5, #0]
 80262a8:	781b      	ldrbpl	r3, [r3, #0]
 80262aa:	f806 3b01 	strbpl.w	r3, [r6], #1
 80262ae:	682a      	ldr	r2, [r5, #0]
 80262b0:	686b      	ldr	r3, [r5, #4]
 80262b2:	3201      	adds	r2, #1
 80262b4:	602a      	str	r2, [r5, #0]
 80262b6:	68a2      	ldr	r2, [r4, #8]
 80262b8:	3b01      	subs	r3, #1
 80262ba:	3a01      	subs	r2, #1
 80262bc:	606b      	str	r3, [r5, #4]
 80262be:	3701      	adds	r7, #1
 80262c0:	60a2      	str	r2, [r4, #8]
 80262c2:	b142      	cbz	r2, 80262d6 <_scanf_chars+0x8e>
 80262c4:	2b00      	cmp	r3, #0
 80262c6:	dcd7      	bgt.n	8026278 <_scanf_chars+0x30>
 80262c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80262cc:	4629      	mov	r1, r5
 80262ce:	4640      	mov	r0, r8
 80262d0:	4798      	blx	r3
 80262d2:	2800      	cmp	r0, #0
 80262d4:	d0d0      	beq.n	8026278 <_scanf_chars+0x30>
 80262d6:	6823      	ldr	r3, [r4, #0]
 80262d8:	f013 0310 	ands.w	r3, r3, #16
 80262dc:	d105      	bne.n	80262ea <_scanf_chars+0xa2>
 80262de:	68e2      	ldr	r2, [r4, #12]
 80262e0:	3201      	adds	r2, #1
 80262e2:	60e2      	str	r2, [r4, #12]
 80262e4:	69a2      	ldr	r2, [r4, #24]
 80262e6:	b102      	cbz	r2, 80262ea <_scanf_chars+0xa2>
 80262e8:	7033      	strb	r3, [r6, #0]
 80262ea:	6923      	ldr	r3, [r4, #16]
 80262ec:	441f      	add	r7, r3
 80262ee:	6127      	str	r7, [r4, #16]
 80262f0:	2000      	movs	r0, #0
 80262f2:	e7cb      	b.n	802628c <_scanf_chars+0x44>
 80262f4:	08041e3d 	.word	0x08041e3d

080262f8 <_scanf_i>:
 80262f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80262fc:	4698      	mov	r8, r3
 80262fe:	4b74      	ldr	r3, [pc, #464]	; (80264d0 <_scanf_i+0x1d8>)
 8026300:	460c      	mov	r4, r1
 8026302:	4682      	mov	sl, r0
 8026304:	4616      	mov	r6, r2
 8026306:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802630a:	b087      	sub	sp, #28
 802630c:	ab03      	add	r3, sp, #12
 802630e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8026312:	4b70      	ldr	r3, [pc, #448]	; (80264d4 <_scanf_i+0x1dc>)
 8026314:	69a1      	ldr	r1, [r4, #24]
 8026316:	4a70      	ldr	r2, [pc, #448]	; (80264d8 <_scanf_i+0x1e0>)
 8026318:	2903      	cmp	r1, #3
 802631a:	bf18      	it	ne
 802631c:	461a      	movne	r2, r3
 802631e:	68a3      	ldr	r3, [r4, #8]
 8026320:	9201      	str	r2, [sp, #4]
 8026322:	1e5a      	subs	r2, r3, #1
 8026324:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8026328:	bf88      	it	hi
 802632a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 802632e:	4627      	mov	r7, r4
 8026330:	bf82      	ittt	hi
 8026332:	eb03 0905 	addhi.w	r9, r3, r5
 8026336:	f240 135d 	movwhi	r3, #349	; 0x15d
 802633a:	60a3      	strhi	r3, [r4, #8]
 802633c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8026340:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8026344:	bf98      	it	ls
 8026346:	f04f 0900 	movls.w	r9, #0
 802634a:	6023      	str	r3, [r4, #0]
 802634c:	463d      	mov	r5, r7
 802634e:	f04f 0b00 	mov.w	fp, #0
 8026352:	6831      	ldr	r1, [r6, #0]
 8026354:	ab03      	add	r3, sp, #12
 8026356:	7809      	ldrb	r1, [r1, #0]
 8026358:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 802635c:	2202      	movs	r2, #2
 802635e:	f7d9 ff87 	bl	8000270 <memchr>
 8026362:	b328      	cbz	r0, 80263b0 <_scanf_i+0xb8>
 8026364:	f1bb 0f01 	cmp.w	fp, #1
 8026368:	d159      	bne.n	802641e <_scanf_i+0x126>
 802636a:	6862      	ldr	r2, [r4, #4]
 802636c:	b92a      	cbnz	r2, 802637a <_scanf_i+0x82>
 802636e:	6822      	ldr	r2, [r4, #0]
 8026370:	2308      	movs	r3, #8
 8026372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8026376:	6063      	str	r3, [r4, #4]
 8026378:	6022      	str	r2, [r4, #0]
 802637a:	6822      	ldr	r2, [r4, #0]
 802637c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8026380:	6022      	str	r2, [r4, #0]
 8026382:	68a2      	ldr	r2, [r4, #8]
 8026384:	1e51      	subs	r1, r2, #1
 8026386:	60a1      	str	r1, [r4, #8]
 8026388:	b192      	cbz	r2, 80263b0 <_scanf_i+0xb8>
 802638a:	6832      	ldr	r2, [r6, #0]
 802638c:	1c51      	adds	r1, r2, #1
 802638e:	6031      	str	r1, [r6, #0]
 8026390:	7812      	ldrb	r2, [r2, #0]
 8026392:	f805 2b01 	strb.w	r2, [r5], #1
 8026396:	6872      	ldr	r2, [r6, #4]
 8026398:	3a01      	subs	r2, #1
 802639a:	2a00      	cmp	r2, #0
 802639c:	6072      	str	r2, [r6, #4]
 802639e:	dc07      	bgt.n	80263b0 <_scanf_i+0xb8>
 80263a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80263a4:	4631      	mov	r1, r6
 80263a6:	4650      	mov	r0, sl
 80263a8:	4790      	blx	r2
 80263aa:	2800      	cmp	r0, #0
 80263ac:	f040 8085 	bne.w	80264ba <_scanf_i+0x1c2>
 80263b0:	f10b 0b01 	add.w	fp, fp, #1
 80263b4:	f1bb 0f03 	cmp.w	fp, #3
 80263b8:	d1cb      	bne.n	8026352 <_scanf_i+0x5a>
 80263ba:	6863      	ldr	r3, [r4, #4]
 80263bc:	b90b      	cbnz	r3, 80263c2 <_scanf_i+0xca>
 80263be:	230a      	movs	r3, #10
 80263c0:	6063      	str	r3, [r4, #4]
 80263c2:	6863      	ldr	r3, [r4, #4]
 80263c4:	4945      	ldr	r1, [pc, #276]	; (80264dc <_scanf_i+0x1e4>)
 80263c6:	6960      	ldr	r0, [r4, #20]
 80263c8:	1ac9      	subs	r1, r1, r3
 80263ca:	f000 f8e3 	bl	8026594 <__sccl>
 80263ce:	f04f 0b00 	mov.w	fp, #0
 80263d2:	68a3      	ldr	r3, [r4, #8]
 80263d4:	6822      	ldr	r2, [r4, #0]
 80263d6:	2b00      	cmp	r3, #0
 80263d8:	d03d      	beq.n	8026456 <_scanf_i+0x15e>
 80263da:	6831      	ldr	r1, [r6, #0]
 80263dc:	6960      	ldr	r0, [r4, #20]
 80263de:	f891 c000 	ldrb.w	ip, [r1]
 80263e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80263e6:	2800      	cmp	r0, #0
 80263e8:	d035      	beq.n	8026456 <_scanf_i+0x15e>
 80263ea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80263ee:	d124      	bne.n	802643a <_scanf_i+0x142>
 80263f0:	0510      	lsls	r0, r2, #20
 80263f2:	d522      	bpl.n	802643a <_scanf_i+0x142>
 80263f4:	f10b 0b01 	add.w	fp, fp, #1
 80263f8:	f1b9 0f00 	cmp.w	r9, #0
 80263fc:	d003      	beq.n	8026406 <_scanf_i+0x10e>
 80263fe:	3301      	adds	r3, #1
 8026400:	f109 39ff 	add.w	r9, r9, #4294967295
 8026404:	60a3      	str	r3, [r4, #8]
 8026406:	6873      	ldr	r3, [r6, #4]
 8026408:	3b01      	subs	r3, #1
 802640a:	2b00      	cmp	r3, #0
 802640c:	6073      	str	r3, [r6, #4]
 802640e:	dd1b      	ble.n	8026448 <_scanf_i+0x150>
 8026410:	6833      	ldr	r3, [r6, #0]
 8026412:	3301      	adds	r3, #1
 8026414:	6033      	str	r3, [r6, #0]
 8026416:	68a3      	ldr	r3, [r4, #8]
 8026418:	3b01      	subs	r3, #1
 802641a:	60a3      	str	r3, [r4, #8]
 802641c:	e7d9      	b.n	80263d2 <_scanf_i+0xda>
 802641e:	f1bb 0f02 	cmp.w	fp, #2
 8026422:	d1ae      	bne.n	8026382 <_scanf_i+0x8a>
 8026424:	6822      	ldr	r2, [r4, #0]
 8026426:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 802642a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 802642e:	d1bf      	bne.n	80263b0 <_scanf_i+0xb8>
 8026430:	2310      	movs	r3, #16
 8026432:	6063      	str	r3, [r4, #4]
 8026434:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8026438:	e7a2      	b.n	8026380 <_scanf_i+0x88>
 802643a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 802643e:	6022      	str	r2, [r4, #0]
 8026440:	780b      	ldrb	r3, [r1, #0]
 8026442:	f805 3b01 	strb.w	r3, [r5], #1
 8026446:	e7de      	b.n	8026406 <_scanf_i+0x10e>
 8026448:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802644c:	4631      	mov	r1, r6
 802644e:	4650      	mov	r0, sl
 8026450:	4798      	blx	r3
 8026452:	2800      	cmp	r0, #0
 8026454:	d0df      	beq.n	8026416 <_scanf_i+0x11e>
 8026456:	6823      	ldr	r3, [r4, #0]
 8026458:	05d9      	lsls	r1, r3, #23
 802645a:	d50d      	bpl.n	8026478 <_scanf_i+0x180>
 802645c:	42bd      	cmp	r5, r7
 802645e:	d909      	bls.n	8026474 <_scanf_i+0x17c>
 8026460:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8026464:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8026468:	4632      	mov	r2, r6
 802646a:	4650      	mov	r0, sl
 802646c:	4798      	blx	r3
 802646e:	f105 39ff 	add.w	r9, r5, #4294967295
 8026472:	464d      	mov	r5, r9
 8026474:	42bd      	cmp	r5, r7
 8026476:	d028      	beq.n	80264ca <_scanf_i+0x1d2>
 8026478:	6822      	ldr	r2, [r4, #0]
 802647a:	f012 0210 	ands.w	r2, r2, #16
 802647e:	d113      	bne.n	80264a8 <_scanf_i+0x1b0>
 8026480:	702a      	strb	r2, [r5, #0]
 8026482:	6863      	ldr	r3, [r4, #4]
 8026484:	9e01      	ldr	r6, [sp, #4]
 8026486:	4639      	mov	r1, r7
 8026488:	4650      	mov	r0, sl
 802648a:	47b0      	blx	r6
 802648c:	f8d8 3000 	ldr.w	r3, [r8]
 8026490:	6821      	ldr	r1, [r4, #0]
 8026492:	1d1a      	adds	r2, r3, #4
 8026494:	f8c8 2000 	str.w	r2, [r8]
 8026498:	f011 0f20 	tst.w	r1, #32
 802649c:	681b      	ldr	r3, [r3, #0]
 802649e:	d00f      	beq.n	80264c0 <_scanf_i+0x1c8>
 80264a0:	6018      	str	r0, [r3, #0]
 80264a2:	68e3      	ldr	r3, [r4, #12]
 80264a4:	3301      	adds	r3, #1
 80264a6:	60e3      	str	r3, [r4, #12]
 80264a8:	1bed      	subs	r5, r5, r7
 80264aa:	44ab      	add	fp, r5
 80264ac:	6925      	ldr	r5, [r4, #16]
 80264ae:	445d      	add	r5, fp
 80264b0:	6125      	str	r5, [r4, #16]
 80264b2:	2000      	movs	r0, #0
 80264b4:	b007      	add	sp, #28
 80264b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80264ba:	f04f 0b00 	mov.w	fp, #0
 80264be:	e7ca      	b.n	8026456 <_scanf_i+0x15e>
 80264c0:	07ca      	lsls	r2, r1, #31
 80264c2:	bf4c      	ite	mi
 80264c4:	8018      	strhmi	r0, [r3, #0]
 80264c6:	6018      	strpl	r0, [r3, #0]
 80264c8:	e7eb      	b.n	80264a2 <_scanf_i+0x1aa>
 80264ca:	2001      	movs	r0, #1
 80264cc:	e7f2      	b.n	80264b4 <_scanf_i+0x1bc>
 80264ce:	bf00      	nop
 80264d0:	0802698c 	.word	0x0802698c
 80264d4:	080237a1 	.word	0x080237a1
 80264d8:	08023691 	.word	0x08023691
 80264dc:	08042736 	.word	0x08042736

080264e0 <_putc_r>:
 80264e0:	b570      	push	{r4, r5, r6, lr}
 80264e2:	460d      	mov	r5, r1
 80264e4:	4614      	mov	r4, r2
 80264e6:	4606      	mov	r6, r0
 80264e8:	b118      	cbz	r0, 80264f2 <_putc_r+0x12>
 80264ea:	6983      	ldr	r3, [r0, #24]
 80264ec:	b90b      	cbnz	r3, 80264f2 <_putc_r+0x12>
 80264ee:	f7fe fc29 	bl	8024d44 <__sinit>
 80264f2:	4b1c      	ldr	r3, [pc, #112]	; (8026564 <_putc_r+0x84>)
 80264f4:	429c      	cmp	r4, r3
 80264f6:	d124      	bne.n	8026542 <_putc_r+0x62>
 80264f8:	6874      	ldr	r4, [r6, #4]
 80264fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80264fc:	07d8      	lsls	r0, r3, #31
 80264fe:	d405      	bmi.n	802650c <_putc_r+0x2c>
 8026500:	89a3      	ldrh	r3, [r4, #12]
 8026502:	0599      	lsls	r1, r3, #22
 8026504:	d402      	bmi.n	802650c <_putc_r+0x2c>
 8026506:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026508:	f7fe fdcc 	bl	80250a4 <__retarget_lock_acquire_recursive>
 802650c:	68a3      	ldr	r3, [r4, #8]
 802650e:	3b01      	subs	r3, #1
 8026510:	2b00      	cmp	r3, #0
 8026512:	60a3      	str	r3, [r4, #8]
 8026514:	da05      	bge.n	8026522 <_putc_r+0x42>
 8026516:	69a2      	ldr	r2, [r4, #24]
 8026518:	4293      	cmp	r3, r2
 802651a:	db1c      	blt.n	8026556 <_putc_r+0x76>
 802651c:	b2eb      	uxtb	r3, r5
 802651e:	2b0a      	cmp	r3, #10
 8026520:	d019      	beq.n	8026556 <_putc_r+0x76>
 8026522:	6823      	ldr	r3, [r4, #0]
 8026524:	1c5a      	adds	r2, r3, #1
 8026526:	6022      	str	r2, [r4, #0]
 8026528:	701d      	strb	r5, [r3, #0]
 802652a:	b2ed      	uxtb	r5, r5
 802652c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802652e:	07da      	lsls	r2, r3, #31
 8026530:	d405      	bmi.n	802653e <_putc_r+0x5e>
 8026532:	89a3      	ldrh	r3, [r4, #12]
 8026534:	059b      	lsls	r3, r3, #22
 8026536:	d402      	bmi.n	802653e <_putc_r+0x5e>
 8026538:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802653a:	f7fe fdb5 	bl	80250a8 <__retarget_lock_release_recursive>
 802653e:	4628      	mov	r0, r5
 8026540:	bd70      	pop	{r4, r5, r6, pc}
 8026542:	4b09      	ldr	r3, [pc, #36]	; (8026568 <_putc_r+0x88>)
 8026544:	429c      	cmp	r4, r3
 8026546:	d101      	bne.n	802654c <_putc_r+0x6c>
 8026548:	68b4      	ldr	r4, [r6, #8]
 802654a:	e7d6      	b.n	80264fa <_putc_r+0x1a>
 802654c:	4b07      	ldr	r3, [pc, #28]	; (802656c <_putc_r+0x8c>)
 802654e:	429c      	cmp	r4, r3
 8026550:	bf08      	it	eq
 8026552:	68f4      	ldreq	r4, [r6, #12]
 8026554:	e7d1      	b.n	80264fa <_putc_r+0x1a>
 8026556:	4629      	mov	r1, r5
 8026558:	4622      	mov	r2, r4
 802655a:	4630      	mov	r0, r6
 802655c:	f7fd fb62 	bl	8023c24 <__swbuf_r>
 8026560:	4605      	mov	r5, r0
 8026562:	e7e3      	b.n	802652c <_putc_r+0x4c>
 8026564:	08042560 	.word	0x08042560
 8026568:	08042580 	.word	0x08042580
 802656c:	08042540 	.word	0x08042540

08026570 <_read_r>:
 8026570:	b538      	push	{r3, r4, r5, lr}
 8026572:	4d07      	ldr	r5, [pc, #28]	; (8026590 <_read_r+0x20>)
 8026574:	4604      	mov	r4, r0
 8026576:	4608      	mov	r0, r1
 8026578:	4611      	mov	r1, r2
 802657a:	2200      	movs	r2, #0
 802657c:	602a      	str	r2, [r5, #0]
 802657e:	461a      	mov	r2, r3
 8026580:	f7df fa92 	bl	8005aa8 <_read>
 8026584:	1c43      	adds	r3, r0, #1
 8026586:	d102      	bne.n	802658e <_read_r+0x1e>
 8026588:	682b      	ldr	r3, [r5, #0]
 802658a:	b103      	cbz	r3, 802658e <_read_r+0x1e>
 802658c:	6023      	str	r3, [r4, #0]
 802658e:	bd38      	pop	{r3, r4, r5, pc}
 8026590:	2002e210 	.word	0x2002e210

08026594 <__sccl>:
 8026594:	b570      	push	{r4, r5, r6, lr}
 8026596:	780b      	ldrb	r3, [r1, #0]
 8026598:	4604      	mov	r4, r0
 802659a:	2b5e      	cmp	r3, #94	; 0x5e
 802659c:	bf0b      	itete	eq
 802659e:	784b      	ldrbeq	r3, [r1, #1]
 80265a0:	1c48      	addne	r0, r1, #1
 80265a2:	1c88      	addeq	r0, r1, #2
 80265a4:	2200      	movne	r2, #0
 80265a6:	bf08      	it	eq
 80265a8:	2201      	moveq	r2, #1
 80265aa:	1e61      	subs	r1, r4, #1
 80265ac:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80265b0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80265b4:	42a9      	cmp	r1, r5
 80265b6:	d1fb      	bne.n	80265b0 <__sccl+0x1c>
 80265b8:	b90b      	cbnz	r3, 80265be <__sccl+0x2a>
 80265ba:	3801      	subs	r0, #1
 80265bc:	bd70      	pop	{r4, r5, r6, pc}
 80265be:	f082 0101 	eor.w	r1, r2, #1
 80265c2:	54e1      	strb	r1, [r4, r3]
 80265c4:	1c42      	adds	r2, r0, #1
 80265c6:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80265ca:	2d2d      	cmp	r5, #45	; 0x2d
 80265cc:	f102 36ff 	add.w	r6, r2, #4294967295
 80265d0:	4610      	mov	r0, r2
 80265d2:	d006      	beq.n	80265e2 <__sccl+0x4e>
 80265d4:	2d5d      	cmp	r5, #93	; 0x5d
 80265d6:	d0f1      	beq.n	80265bc <__sccl+0x28>
 80265d8:	b90d      	cbnz	r5, 80265de <__sccl+0x4a>
 80265da:	4630      	mov	r0, r6
 80265dc:	e7ee      	b.n	80265bc <__sccl+0x28>
 80265de:	462b      	mov	r3, r5
 80265e0:	e7ef      	b.n	80265c2 <__sccl+0x2e>
 80265e2:	7816      	ldrb	r6, [r2, #0]
 80265e4:	2e5d      	cmp	r6, #93	; 0x5d
 80265e6:	d0fa      	beq.n	80265de <__sccl+0x4a>
 80265e8:	42b3      	cmp	r3, r6
 80265ea:	dcf8      	bgt.n	80265de <__sccl+0x4a>
 80265ec:	4618      	mov	r0, r3
 80265ee:	3001      	adds	r0, #1
 80265f0:	4286      	cmp	r6, r0
 80265f2:	5421      	strb	r1, [r4, r0]
 80265f4:	dcfb      	bgt.n	80265ee <__sccl+0x5a>
 80265f6:	43d8      	mvns	r0, r3
 80265f8:	4430      	add	r0, r6
 80265fa:	1c5d      	adds	r5, r3, #1
 80265fc:	42b3      	cmp	r3, r6
 80265fe:	bfa8      	it	ge
 8026600:	2000      	movge	r0, #0
 8026602:	182b      	adds	r3, r5, r0
 8026604:	3202      	adds	r2, #2
 8026606:	e7de      	b.n	80265c6 <__sccl+0x32>

08026608 <__submore>:
 8026608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802660c:	460c      	mov	r4, r1
 802660e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8026610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8026614:	4299      	cmp	r1, r3
 8026616:	d11d      	bne.n	8026654 <__submore+0x4c>
 8026618:	f44f 6180 	mov.w	r1, #1024	; 0x400
 802661c:	f7fb fb6e 	bl	8021cfc <_malloc_r>
 8026620:	b918      	cbnz	r0, 802662a <__submore+0x22>
 8026622:	f04f 30ff 	mov.w	r0, #4294967295
 8026626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802662a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802662e:	63a3      	str	r3, [r4, #56]	; 0x38
 8026630:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8026634:	6360      	str	r0, [r4, #52]	; 0x34
 8026636:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 802663a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 802663e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8026642:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8026646:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 802664a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 802664e:	6020      	str	r0, [r4, #0]
 8026650:	2000      	movs	r0, #0
 8026652:	e7e8      	b.n	8026626 <__submore+0x1e>
 8026654:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8026656:	0077      	lsls	r7, r6, #1
 8026658:	463a      	mov	r2, r7
 802665a:	f7ff f948 	bl	80258ee <_realloc_r>
 802665e:	4605      	mov	r5, r0
 8026660:	2800      	cmp	r0, #0
 8026662:	d0de      	beq.n	8026622 <__submore+0x1a>
 8026664:	eb00 0806 	add.w	r8, r0, r6
 8026668:	4601      	mov	r1, r0
 802666a:	4632      	mov	r2, r6
 802666c:	4640      	mov	r0, r8
 802666e:	f7fb f847 	bl	8021700 <memcpy>
 8026672:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8026676:	f8c4 8000 	str.w	r8, [r4]
 802667a:	e7e9      	b.n	8026650 <__submore+0x48>

0802667c <__ascii_wctomb>:
 802667c:	b149      	cbz	r1, 8026692 <__ascii_wctomb+0x16>
 802667e:	2aff      	cmp	r2, #255	; 0xff
 8026680:	bf85      	ittet	hi
 8026682:	238a      	movhi	r3, #138	; 0x8a
 8026684:	6003      	strhi	r3, [r0, #0]
 8026686:	700a      	strbls	r2, [r1, #0]
 8026688:	f04f 30ff 	movhi.w	r0, #4294967295
 802668c:	bf98      	it	ls
 802668e:	2001      	movls	r0, #1
 8026690:	4770      	bx	lr
 8026692:	4608      	mov	r0, r1
 8026694:	4770      	bx	lr

08026696 <abort>:
 8026696:	b508      	push	{r3, lr}
 8026698:	2006      	movs	r0, #6
 802669a:	f000 f861 	bl	8026760 <raise>
 802669e:	2001      	movs	r0, #1
 80266a0:	f7df f9fc 	bl	8005a9c <_exit>

080266a4 <__env_lock>:
 80266a4:	4801      	ldr	r0, [pc, #4]	; (80266ac <__env_lock+0x8>)
 80266a6:	f7fe bcfd 	b.w	80250a4 <__retarget_lock_acquire_recursive>
 80266aa:	bf00      	nop
 80266ac:	2002faee 	.word	0x2002faee

080266b0 <__env_unlock>:
 80266b0:	4801      	ldr	r0, [pc, #4]	; (80266b8 <__env_unlock+0x8>)
 80266b2:	f7fe bcf9 	b.w	80250a8 <__retarget_lock_release_recursive>
 80266b6:	bf00      	nop
 80266b8:	2002faee 	.word	0x2002faee

080266bc <_fstat_r>:
 80266bc:	b538      	push	{r3, r4, r5, lr}
 80266be:	4d07      	ldr	r5, [pc, #28]	; (80266dc <_fstat_r+0x20>)
 80266c0:	2300      	movs	r3, #0
 80266c2:	4604      	mov	r4, r0
 80266c4:	4608      	mov	r0, r1
 80266c6:	4611      	mov	r1, r2
 80266c8:	602b      	str	r3, [r5, #0]
 80266ca:	f7df f9ff 	bl	8005acc <_fstat>
 80266ce:	1c43      	adds	r3, r0, #1
 80266d0:	d102      	bne.n	80266d8 <_fstat_r+0x1c>
 80266d2:	682b      	ldr	r3, [r5, #0]
 80266d4:	b103      	cbz	r3, 80266d8 <_fstat_r+0x1c>
 80266d6:	6023      	str	r3, [r4, #0]
 80266d8:	bd38      	pop	{r3, r4, r5, pc}
 80266da:	bf00      	nop
 80266dc:	2002e210 	.word	0x2002e210

080266e0 <_isatty_r>:
 80266e0:	b538      	push	{r3, r4, r5, lr}
 80266e2:	4d06      	ldr	r5, [pc, #24]	; (80266fc <_isatty_r+0x1c>)
 80266e4:	2300      	movs	r3, #0
 80266e6:	4604      	mov	r4, r0
 80266e8:	4608      	mov	r0, r1
 80266ea:	602b      	str	r3, [r5, #0]
 80266ec:	f7df f9f4 	bl	8005ad8 <_isatty>
 80266f0:	1c43      	adds	r3, r0, #1
 80266f2:	d102      	bne.n	80266fa <_isatty_r+0x1a>
 80266f4:	682b      	ldr	r3, [r5, #0]
 80266f6:	b103      	cbz	r3, 80266fa <_isatty_r+0x1a>
 80266f8:	6023      	str	r3, [r4, #0]
 80266fa:	bd38      	pop	{r3, r4, r5, pc}
 80266fc:	2002e210 	.word	0x2002e210

08026700 <_malloc_usable_size_r>:
 8026700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8026704:	1f18      	subs	r0, r3, #4
 8026706:	2b00      	cmp	r3, #0
 8026708:	bfbc      	itt	lt
 802670a:	580b      	ldrlt	r3, [r1, r0]
 802670c:	18c0      	addlt	r0, r0, r3
 802670e:	4770      	bx	lr

08026710 <_raise_r>:
 8026710:	291f      	cmp	r1, #31
 8026712:	b538      	push	{r3, r4, r5, lr}
 8026714:	4604      	mov	r4, r0
 8026716:	460d      	mov	r5, r1
 8026718:	d904      	bls.n	8026724 <_raise_r+0x14>
 802671a:	2316      	movs	r3, #22
 802671c:	6003      	str	r3, [r0, #0]
 802671e:	f04f 30ff 	mov.w	r0, #4294967295
 8026722:	bd38      	pop	{r3, r4, r5, pc}
 8026724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8026726:	b112      	cbz	r2, 802672e <_raise_r+0x1e>
 8026728:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802672c:	b94b      	cbnz	r3, 8026742 <_raise_r+0x32>
 802672e:	4620      	mov	r0, r4
 8026730:	f000 f830 	bl	8026794 <_getpid_r>
 8026734:	462a      	mov	r2, r5
 8026736:	4601      	mov	r1, r0
 8026738:	4620      	mov	r0, r4
 802673a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802673e:	f000 b817 	b.w	8026770 <_kill_r>
 8026742:	2b01      	cmp	r3, #1
 8026744:	d00a      	beq.n	802675c <_raise_r+0x4c>
 8026746:	1c59      	adds	r1, r3, #1
 8026748:	d103      	bne.n	8026752 <_raise_r+0x42>
 802674a:	2316      	movs	r3, #22
 802674c:	6003      	str	r3, [r0, #0]
 802674e:	2001      	movs	r0, #1
 8026750:	e7e7      	b.n	8026722 <_raise_r+0x12>
 8026752:	2400      	movs	r4, #0
 8026754:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8026758:	4628      	mov	r0, r5
 802675a:	4798      	blx	r3
 802675c:	2000      	movs	r0, #0
 802675e:	e7e0      	b.n	8026722 <_raise_r+0x12>

08026760 <raise>:
 8026760:	4b02      	ldr	r3, [pc, #8]	; (802676c <raise+0xc>)
 8026762:	4601      	mov	r1, r0
 8026764:	6818      	ldr	r0, [r3, #0]
 8026766:	f7ff bfd3 	b.w	8026710 <_raise_r>
 802676a:	bf00      	nop
 802676c:	20000480 	.word	0x20000480

08026770 <_kill_r>:
 8026770:	b538      	push	{r3, r4, r5, lr}
 8026772:	4d07      	ldr	r5, [pc, #28]	; (8026790 <_kill_r+0x20>)
 8026774:	2300      	movs	r3, #0
 8026776:	4604      	mov	r4, r0
 8026778:	4608      	mov	r0, r1
 802677a:	4611      	mov	r1, r2
 802677c:	602b      	str	r3, [r5, #0]
 802677e:	f7df f985 	bl	8005a8c <_kill>
 8026782:	1c43      	adds	r3, r0, #1
 8026784:	d102      	bne.n	802678c <_kill_r+0x1c>
 8026786:	682b      	ldr	r3, [r5, #0]
 8026788:	b103      	cbz	r3, 802678c <_kill_r+0x1c>
 802678a:	6023      	str	r3, [r4, #0]
 802678c:	bd38      	pop	{r3, r4, r5, pc}
 802678e:	bf00      	nop
 8026790:	2002e210 	.word	0x2002e210

08026794 <_getpid_r>:
 8026794:	f7df b978 	b.w	8005a88 <_getpid>

08026798 <_init>:
 8026798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802679a:	bf00      	nop
 802679c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802679e:	bc08      	pop	{r3}
 80267a0:	469e      	mov	lr, r3
 80267a2:	4770      	bx	lr

080267a4 <_fini>:
 80267a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80267a6:	bf00      	nop
 80267a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80267aa:	bc08      	pop	{r3}
 80267ac:	469e      	mov	lr, r3
 80267ae:	4770      	bx	lr
