C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_comp.srs"  -top  CNT19  -hdllog  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synlog\lab4PLIS_impl1_compiler.srr"  -encrypt  -mp  1  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "C:\Users\markul4\Desktop\lab4 PLIS\impl1\source\cntr19 FPGA.vhd"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_comp.srs" -top CNT19 -hdllog "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synlog\lab4PLIS_impl1_compiler.srr" -encrypt -mp 1 -verification_mode 0 -vhdl -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\markul4\Desktop\lab4 PLIS\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "C:\Users\markul4\Desktop\lab4 PLIS\impl1\source\cntr19 FPGA.vhd" -jobname "compiler"
rc:0 success:1 runtime:0
file:..\synwork\lab4PLIS_impl1_comp.srs|io:o|time:1653318194|size:2207|exec:0|csum:
file:..\synlog\lab4PLIS_impl1_compiler.srr|io:o|time:1653319250|size:4511|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd|io:i|time:1542231136|size:146261|exec:0|csum:39E3C05F2F228E6747F370884BDFBB67
file:..\source\cntr19 FPGA.vhd|io:i|time:1652945830|size:857|exec:0|csum:072C4E59CA57B6992B7E79E8412434D2
file:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603955922|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
