;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	ADD 10, -8
	SUB @129, 106
	SLT 121, 0
	CMP @121, 106
	DAT <-1, #-828
	SUB @121, 106
	MOV -9, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -9, <-20
	SUB @0, @2
	SUB 12, @10
	SLT 21, 0
	CMP @129, 106
	MOV -1, <-20
	SUB @121, 106
	SUB -207, <-120
	DJN -1, @-20
	SUB @111, 103
	JMN <-127, 100
	ADD 0, @-72
	MOV -1, <-20
	ADD 210, 30
	ADD 210, 30
	SUB @121, 103
	CMP 0, @62
	CMP 0, @62
	SUB @121, 106
	SUB @-127, 100
	SUB 141, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB 141, 0
	CMP #12, @200
	JMN 112, 200
	SLT 121, 0
	SUB @121, 103
	MOV -1, <-20
	ADD 35, 9
	SUB @121, 103
	SUB @121, 101
	ADD 35, 9
	SUB @121, 103
	MOV -9, <-20
	CMP -207, <-120
	SPL 0, <402
