\hypertarget{structi2c__hardware}{\section{i2c\+\_\+hardware Struct Reference}
\label{structi2c__hardware}\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}}
}


Collaboration diagram for i2c\+\_\+hardware\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=162pt]{structi2c__hardware__coll__graph}
\end{center}
\end{figure}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
I2\+C\+\_\+\+Type\+Def $\ast$ \hyperlink{structi2c__hardware_afdf79636db539b889c9c0a28b787d569}{dev}
\item 
\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def} $\ast$ \hyperlink{structi2c__hardware_a6a852611ce5f7400d9f15764d5ceea12}{gpio}
\item 
uint16\+\_\+t \hyperlink{structi2c__hardware_ab5151d8d69e0ee681feae1f8159849e1}{scl}
\item 
uint16\+\_\+t \hyperlink{structi2c__hardware_aedf614b92fd17411f6e62fd24e0bd3a1}{sda}
\item 
uint8\+\_\+t \hyperlink{structi2c__hardware_a518fa0bd2d62bcaea89521ecb1abc866}{ev\+\_\+irq}
\item 
uint8\+\_\+t \hyperlink{structi2c__hardware_acc6003ffec72ac538d2250ad7dbcc53b}{er\+\_\+irq}
\item 
uint32\+\_\+t \hyperlink{structi2c__hardware_aecd3b2f9743d115b203b0bca7d6b5f57}{peripheral}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\hypertarget{structi2c__hardware_afdf79636db539b889c9c0a28b787d569}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!dev@{dev}}
\index{dev@{dev}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{dev}]{\setlength{\rightskip}{0pt plus 5cm}I2\+C\+\_\+\+Type\+Def$\ast$ i2c\+\_\+hardware\+::dev}}\label{structi2c__hardware_afdf79636db539b889c9c0a28b787d569}
\hypertarget{structi2c__hardware_acc6003ffec72ac538d2250ad7dbcc53b}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!er\+\_\+irq@{er\+\_\+irq}}
\index{er\+\_\+irq@{er\+\_\+irq}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{er\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t i2c\+\_\+hardware\+::er\+\_\+irq}}\label{structi2c__hardware_acc6003ffec72ac538d2250ad7dbcc53b}
\hypertarget{structi2c__hardware_a518fa0bd2d62bcaea89521ecb1abc866}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!ev\+\_\+irq@{ev\+\_\+irq}}
\index{ev\+\_\+irq@{ev\+\_\+irq}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{ev\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t i2c\+\_\+hardware\+::ev\+\_\+irq}}\label{structi2c__hardware_a518fa0bd2d62bcaea89521ecb1abc866}
\hypertarget{structi2c__hardware_a6a852611ce5f7400d9f15764d5ceea12}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!gpio@{gpio}}
\index{gpio@{gpio}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{gpio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+P\+I\+O\+\_\+\+Type\+Def}$\ast$ i2c\+\_\+hardware\+::gpio}}\label{structi2c__hardware_a6a852611ce5f7400d9f15764d5ceea12}
\hypertarget{structi2c__hardware_aecd3b2f9743d115b203b0bca7d6b5f57}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!peripheral@{peripheral}}
\index{peripheral@{peripheral}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{peripheral}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t i2c\+\_\+hardware\+::peripheral}}\label{structi2c__hardware_aecd3b2f9743d115b203b0bca7d6b5f57}
\hypertarget{structi2c__hardware_ab5151d8d69e0ee681feae1f8159849e1}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!scl@{scl}}
\index{scl@{scl}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{scl}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t i2c\+\_\+hardware\+::scl}}\label{structi2c__hardware_ab5151d8d69e0ee681feae1f8159849e1}
\hypertarget{structi2c__hardware_aedf614b92fd17411f6e62fd24e0bd3a1}{\index{i2c\+\_\+hardware@{i2c\+\_\+hardware}!sda@{sda}}
\index{sda@{sda}!i2c\+\_\+hardware@{i2c\+\_\+hardware}}
\subsubsection[{sda}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t i2c\+\_\+hardware\+::sda}}\label{structi2c__hardware_aedf614b92fd17411f6e62fd24e0bd3a1}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/main/drivers/\hyperlink{bus__i2c__stm32f10x_8c}{bus\+\_\+i2c\+\_\+stm32f10x.\+c}\end{DoxyCompactItemize}
