Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'Coarse' [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/TDC.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DO' [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/memory_ctrl.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 13 for port 'WRCOUNT' [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/memory_ctrl.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DI' [C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/memory_ctrl.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.Edge
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Fine(NUM=240)
Compiling module xil_defaultlib.DecodeStart(NUM_FF=240)
Compiling module xil_defaultlib.DecodeStop(NUM_FF=240)
Compiling module xil_defaultlib.Coarse(C_DIG=16)
Compiling module xil_defaultlib.merging(N=3)
Compiling module xil_defaultlib.TDC
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(DATA_WIDTH=36)
Compiling module xil_defaultlib.memory_ctrl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0
Compiling module xil_defaultlib.block_clock
Compiling module xil_defaultlib.block_clock_wrapper
Compiling module xil_defaultlib.uart_tx_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
