// Seed: 1595511101
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_4 (
      .min (id_2),
      .id_0(1)
  );
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11
);
  id_13(
      .id_0(id_11)
  );
  wire id_14;
  xnor (id_2, id_10, id_5, id_3, id_11, id_8, id_1, id_16, id_14, id_13, id_6, id_7, id_4);
  wire id_15;
  assign id_0 = id_11;
  wire id_16;
  module_0(
      id_16, id_15, id_15
  );
  integer id_17;
endmodule
