#include "mixed.h"



#include <stdio.h>
#include <stdlib.h>

#include <arm_neon.h>


// gemm_NEON_12x7_b0_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 12] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 12] @DRAM
// )
void gemm_NEON_12x7_b0_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 12 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_1_0);
vst1q_s32(&C[12 + 4], C_reg_1_1);
vst1q_s32(&C[12 + 8], C_reg_1_2);
vst1q_s32(&C[(2) * (12)], C_reg_2_0);
vst1q_s32(&C[(2) * (12) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (12) + 8], C_reg_2_2);
vst1q_s32(&C[(3) * (12)], C_reg_3_0);
vst1q_s32(&C[(3) * (12) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (12) + 8], C_reg_3_2);
vst1q_s32(&C[(4) * (12)], C_reg_4_0);
vst1q_s32(&C[(4) * (12) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (12) + 8], C_reg_4_2);
vst1q_s32(&C[(5) * (12)], C_reg_5_0);
vst1q_s32(&C[(5) * (12) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (12) + 8], C_reg_5_2);
vst1q_s32(&C[(6) * (12)], C_reg_6_0);
vst1q_s32(&C[(6) * (12) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (12) + 8], C_reg_6_2);
vst1q_s32(&C[(7) * (12)], C_reg_7_0);
vst1q_s32(&C[(7) * (12) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (12) + 8], C_reg_7_2);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[4] = C[4];
Ci.data[5] = C[5];
Ci.data[6] = C[6];
Ci.data[7] = C[7];
Ci.data[8] = C[8];
Ci.data[9] = C[9];
Ci.data[10] = C[10];
Ci.data[11] = C[11];
Ci.data[Ci.strides[0]] = C[12];
Ci.data[Ci.strides[0] + 1] = C[13];
Ci.data[Ci.strides[0] + 2] = C[14];
Ci.data[Ci.strides[0] + 3] = C[15];
Ci.data[Ci.strides[0] + 4] = C[16];
Ci.data[Ci.strides[0] + 5] = C[17];
Ci.data[Ci.strides[0] + 6] = C[18];
Ci.data[Ci.strides[0] + 7] = C[19];
Ci.data[Ci.strides[0] + 8] = C[20];
Ci.data[Ci.strides[0] + 9] = C[21];
Ci.data[Ci.strides[0] + 10] = C[22];
Ci.data[Ci.strides[0] + 11] = C[23];
Ci.data[2 * Ci.strides[0]] = C[24];
Ci.data[2 * Ci.strides[0] + 1] = C[25];
Ci.data[2 * Ci.strides[0] + 2] = C[26];
Ci.data[2 * Ci.strides[0] + 3] = C[27];
Ci.data[2 * Ci.strides[0] + 4] = C[28];
Ci.data[2 * Ci.strides[0] + 5] = C[29];
Ci.data[2 * Ci.strides[0] + 6] = C[30];
Ci.data[2 * Ci.strides[0] + 7] = C[31];
Ci.data[2 * Ci.strides[0] + 8] = C[32];
Ci.data[2 * Ci.strides[0] + 9] = C[33];
Ci.data[2 * Ci.strides[0] + 10] = C[34];
Ci.data[2 * Ci.strides[0] + 11] = C[35];
Ci.data[3 * Ci.strides[0]] = C[36];
Ci.data[3 * Ci.strides[0] + 1] = C[37];
Ci.data[3 * Ci.strides[0] + 2] = C[38];
Ci.data[3 * Ci.strides[0] + 3] = C[39];
Ci.data[3 * Ci.strides[0] + 4] = C[40];
Ci.data[3 * Ci.strides[0] + 5] = C[41];
Ci.data[3 * Ci.strides[0] + 6] = C[42];
Ci.data[3 * Ci.strides[0] + 7] = C[43];
Ci.data[3 * Ci.strides[0] + 8] = C[44];
Ci.data[3 * Ci.strides[0] + 9] = C[45];
Ci.data[3 * Ci.strides[0] + 10] = C[46];
Ci.data[3 * Ci.strides[0] + 11] = C[47];
Ci.data[4 * Ci.strides[0]] = C[48];
Ci.data[4 * Ci.strides[0] + 1] = C[49];
Ci.data[4 * Ci.strides[0] + 2] = C[50];
Ci.data[4 * Ci.strides[0] + 3] = C[51];
Ci.data[4 * Ci.strides[0] + 4] = C[52];
Ci.data[4 * Ci.strides[0] + 5] = C[53];
Ci.data[4 * Ci.strides[0] + 6] = C[54];
Ci.data[4 * Ci.strides[0] + 7] = C[55];
Ci.data[4 * Ci.strides[0] + 8] = C[56];
Ci.data[4 * Ci.strides[0] + 9] = C[57];
Ci.data[4 * Ci.strides[0] + 10] = C[58];
Ci.data[4 * Ci.strides[0] + 11] = C[59];
Ci.data[5 * Ci.strides[0]] = C[60];
Ci.data[5 * Ci.strides[0] + 1] = C[61];
Ci.data[5 * Ci.strides[0] + 2] = C[62];
Ci.data[5 * Ci.strides[0] + 3] = C[63];
Ci.data[5 * Ci.strides[0] + 4] = C[64];
Ci.data[5 * Ci.strides[0] + 5] = C[65];
Ci.data[5 * Ci.strides[0] + 6] = C[66];
Ci.data[5 * Ci.strides[0] + 7] = C[67];
Ci.data[5 * Ci.strides[0] + 8] = C[68];
Ci.data[5 * Ci.strides[0] + 9] = C[69];
Ci.data[5 * Ci.strides[0] + 10] = C[70];
Ci.data[5 * Ci.strides[0] + 11] = C[71];
Ci.data[6 * Ci.strides[0]] = C[72];
Ci.data[6 * Ci.strides[0] + 1] = C[73];
Ci.data[6 * Ci.strides[0] + 2] = C[74];
Ci.data[6 * Ci.strides[0] + 3] = C[75];
Ci.data[6 * Ci.strides[0] + 4] = C[76];
Ci.data[6 * Ci.strides[0] + 5] = C[77];
Ci.data[6 * Ci.strides[0] + 6] = C[78];
Ci.data[6 * Ci.strides[0] + 7] = C[79];
Ci.data[6 * Ci.strides[0] + 8] = C[80];
Ci.data[6 * Ci.strides[0] + 9] = C[81];
Ci.data[6 * Ci.strides[0] + 10] = C[82];
Ci.data[6 * Ci.strides[0] + 11] = C[83];
free(C);
}

// gemm_NEON_12x7_b1_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 12] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 12] @DRAM
// )
void gemm_NEON_12x7_b1_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 12 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_1_0);
vst1q_s32(&C[12 + 4], C_reg_1_1);
vst1q_s32(&C[12 + 8], C_reg_1_2);
vst1q_s32(&C[(2) * (12)], C_reg_2_0);
vst1q_s32(&C[(2) * (12) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (12) + 8], C_reg_2_2);
vst1q_s32(&C[(3) * (12)], C_reg_3_0);
vst1q_s32(&C[(3) * (12) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (12) + 8], C_reg_3_2);
vst1q_s32(&C[(4) * (12)], C_reg_4_0);
vst1q_s32(&C[(4) * (12) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (12) + 8], C_reg_4_2);
vst1q_s32(&C[(5) * (12)], C_reg_5_0);
vst1q_s32(&C[(5) * (12) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (12) + 8], C_reg_5_2);
vst1q_s32(&C[(6) * (12)], C_reg_6_0);
vst1q_s32(&C[(6) * (12) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (12) + 8], C_reg_6_2);
vst1q_s32(&C[(7) * (12)], C_reg_7_0);
vst1q_s32(&C[(7) * (12) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (12) + 8], C_reg_7_2);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[4] += C[4];
Ci.data[5] += C[5];
Ci.data[6] += C[6];
Ci.data[7] += C[7];
Ci.data[8] += C[8];
Ci.data[9] += C[9];
Ci.data[10] += C[10];
Ci.data[11] += C[11];
Ci.data[Ci.strides[0]] += C[12];
Ci.data[Ci.strides[0] + 1] += C[13];
Ci.data[Ci.strides[0] + 2] += C[14];
Ci.data[Ci.strides[0] + 3] += C[15];
Ci.data[Ci.strides[0] + 4] += C[16];
Ci.data[Ci.strides[0] + 5] += C[17];
Ci.data[Ci.strides[0] + 6] += C[18];
Ci.data[Ci.strides[0] + 7] += C[19];
Ci.data[Ci.strides[0] + 8] += C[20];
Ci.data[Ci.strides[0] + 9] += C[21];
Ci.data[Ci.strides[0] + 10] += C[22];
Ci.data[Ci.strides[0] + 11] += C[23];
Ci.data[2 * Ci.strides[0]] += C[24];
Ci.data[2 * Ci.strides[0] + 1] += C[25];
Ci.data[2 * Ci.strides[0] + 2] += C[26];
Ci.data[2 * Ci.strides[0] + 3] += C[27];
Ci.data[2 * Ci.strides[0] + 4] += C[28];
Ci.data[2 * Ci.strides[0] + 5] += C[29];
Ci.data[2 * Ci.strides[0] + 6] += C[30];
Ci.data[2 * Ci.strides[0] + 7] += C[31];
Ci.data[2 * Ci.strides[0] + 8] += C[32];
Ci.data[2 * Ci.strides[0] + 9] += C[33];
Ci.data[2 * Ci.strides[0] + 10] += C[34];
Ci.data[2 * Ci.strides[0] + 11] += C[35];
Ci.data[3 * Ci.strides[0]] += C[36];
Ci.data[3 * Ci.strides[0] + 1] += C[37];
Ci.data[3 * Ci.strides[0] + 2] += C[38];
Ci.data[3 * Ci.strides[0] + 3] += C[39];
Ci.data[3 * Ci.strides[0] + 4] += C[40];
Ci.data[3 * Ci.strides[0] + 5] += C[41];
Ci.data[3 * Ci.strides[0] + 6] += C[42];
Ci.data[3 * Ci.strides[0] + 7] += C[43];
Ci.data[3 * Ci.strides[0] + 8] += C[44];
Ci.data[3 * Ci.strides[0] + 9] += C[45];
Ci.data[3 * Ci.strides[0] + 10] += C[46];
Ci.data[3 * Ci.strides[0] + 11] += C[47];
Ci.data[4 * Ci.strides[0]] += C[48];
Ci.data[4 * Ci.strides[0] + 1] += C[49];
Ci.data[4 * Ci.strides[0] + 2] += C[50];
Ci.data[4 * Ci.strides[0] + 3] += C[51];
Ci.data[4 * Ci.strides[0] + 4] += C[52];
Ci.data[4 * Ci.strides[0] + 5] += C[53];
Ci.data[4 * Ci.strides[0] + 6] += C[54];
Ci.data[4 * Ci.strides[0] + 7] += C[55];
Ci.data[4 * Ci.strides[0] + 8] += C[56];
Ci.data[4 * Ci.strides[0] + 9] += C[57];
Ci.data[4 * Ci.strides[0] + 10] += C[58];
Ci.data[4 * Ci.strides[0] + 11] += C[59];
Ci.data[5 * Ci.strides[0]] += C[60];
Ci.data[5 * Ci.strides[0] + 1] += C[61];
Ci.data[5 * Ci.strides[0] + 2] += C[62];
Ci.data[5 * Ci.strides[0] + 3] += C[63];
Ci.data[5 * Ci.strides[0] + 4] += C[64];
Ci.data[5 * Ci.strides[0] + 5] += C[65];
Ci.data[5 * Ci.strides[0] + 6] += C[66];
Ci.data[5 * Ci.strides[0] + 7] += C[67];
Ci.data[5 * Ci.strides[0] + 8] += C[68];
Ci.data[5 * Ci.strides[0] + 9] += C[69];
Ci.data[5 * Ci.strides[0] + 10] += C[70];
Ci.data[5 * Ci.strides[0] + 11] += C[71];
Ci.data[6 * Ci.strides[0]] += C[72];
Ci.data[6 * Ci.strides[0] + 1] += C[73];
Ci.data[6 * Ci.strides[0] + 2] += C[74];
Ci.data[6 * Ci.strides[0] + 3] += C[75];
Ci.data[6 * Ci.strides[0] + 4] += C[76];
Ci.data[6 * Ci.strides[0] + 5] += C[77];
Ci.data[6 * Ci.strides[0] + 6] += C[78];
Ci.data[6 * Ci.strides[0] + 7] += C[79];
Ci.data[6 * Ci.strides[0] + 8] += C[80];
Ci.data[6 * Ci.strides[0] + 9] += C[81];
Ci.data[6 * Ci.strides[0] + 10] += C[82];
Ci.data[6 * Ci.strides[0] + 11] += C[83];
free(C);
}

// gemm_NEON_12x8_b0_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 12] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][8, 12] @DRAM
// )
void gemm_NEON_12x8_b0_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[4], C_reg_0_1);
vst1q_s32(&C.data[8], C_reg_0_2);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[C.strides[0] + 4], C_reg_1_1);
vst1q_s32(&C.data[C.strides[0] + 8], C_reg_1_2);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1);
vst1q_s32(&C.data[(2) * (C.strides[0]) + 8], C_reg_2_2);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1);
vst1q_s32(&C.data[(3) * (C.strides[0]) + 8], C_reg_3_2);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1);
vst1q_s32(&C.data[(4) * (C.strides[0]) + 8], C_reg_4_2);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1);
vst1q_s32(&C.data[(5) * (C.strides[0]) + 8], C_reg_5_2);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1);
vst1q_s32(&C.data[(6) * (C.strides[0]) + 8], C_reg_6_2);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1);
vst1q_s32(&C.data[(7) * (C.strides[0]) + 8], C_reg_7_2);
}

// gemm_NEON_12x8_b1_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 12] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     beta : i32[1] @DRAM,
//     C : [i32][8, 12] @DRAM
// )
void gemm_NEON_12x8_b1_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* beta, struct exo_win_2i32 C ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
C_reg_0_0 = vld1q_s32(&C.data[0]);
C_reg_0_1 = vld1q_s32(&C.data[4]);
C_reg_0_2 = vld1q_s32(&C.data[8]);
C_reg_1_0 = vld1q_s32(&C.data[C.strides[0]]);
C_reg_1_1 = vld1q_s32(&C.data[C.strides[0] + 4]);
C_reg_1_2 = vld1q_s32(&C.data[C.strides[0] + 8]);
C_reg_2_0 = vld1q_s32(&C.data[(2) * (C.strides[0])]);
C_reg_2_1 = vld1q_s32(&C.data[(2) * (C.strides[0]) + 4]);
C_reg_2_2 = vld1q_s32(&C.data[(2) * (C.strides[0]) + 8]);
C_reg_3_0 = vld1q_s32(&C.data[(3) * (C.strides[0])]);
C_reg_3_1 = vld1q_s32(&C.data[(3) * (C.strides[0]) + 4]);
C_reg_3_2 = vld1q_s32(&C.data[(3) * (C.strides[0]) + 8]);
C_reg_4_0 = vld1q_s32(&C.data[(4) * (C.strides[0])]);
C_reg_4_1 = vld1q_s32(&C.data[(4) * (C.strides[0]) + 4]);
C_reg_4_2 = vld1q_s32(&C.data[(4) * (C.strides[0]) + 8]);
C_reg_5_0 = vld1q_s32(&C.data[(5) * (C.strides[0])]);
C_reg_5_1 = vld1q_s32(&C.data[(5) * (C.strides[0]) + 4]);
C_reg_5_2 = vld1q_s32(&C.data[(5) * (C.strides[0]) + 8]);
C_reg_6_0 = vld1q_s32(&C.data[(6) * (C.strides[0])]);
C_reg_6_1 = vld1q_s32(&C.data[(6) * (C.strides[0]) + 4]);
C_reg_6_2 = vld1q_s32(&C.data[(6) * (C.strides[0]) + 8]);
C_reg_7_0 = vld1q_s32(&C.data[(7) * (C.strides[0])]);
C_reg_7_1 = vld1q_s32(&C.data[(7) * (C.strides[0]) + 4]);
C_reg_7_2 = vld1q_s32(&C.data[(7) * (C.strides[0]) + 8]);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
}
vst1q_s32(&C.data[0], C_reg_0_0);
vst1q_s32(&C.data[4], C_reg_0_1);
vst1q_s32(&C.data[8], C_reg_0_2);
vst1q_s32(&C.data[C.strides[0]], C_reg_1_0);
vst1q_s32(&C.data[C.strides[0] + 4], C_reg_1_1);
vst1q_s32(&C.data[C.strides[0] + 8], C_reg_1_2);
vst1q_s32(&C.data[(2) * (C.strides[0])], C_reg_2_0);
vst1q_s32(&C.data[(2) * (C.strides[0]) + 4], C_reg_2_1);
vst1q_s32(&C.data[(2) * (C.strides[0]) + 8], C_reg_2_2);
vst1q_s32(&C.data[(3) * (C.strides[0])], C_reg_3_0);
vst1q_s32(&C.data[(3) * (C.strides[0]) + 4], C_reg_3_1);
vst1q_s32(&C.data[(3) * (C.strides[0]) + 8], C_reg_3_2);
vst1q_s32(&C.data[(4) * (C.strides[0])], C_reg_4_0);
vst1q_s32(&C.data[(4) * (C.strides[0]) + 4], C_reg_4_1);
vst1q_s32(&C.data[(4) * (C.strides[0]) + 8], C_reg_4_2);
vst1q_s32(&C.data[(5) * (C.strides[0])], C_reg_5_0);
vst1q_s32(&C.data[(5) * (C.strides[0]) + 4], C_reg_5_1);
vst1q_s32(&C.data[(5) * (C.strides[0]) + 8], C_reg_5_2);
vst1q_s32(&C.data[(6) * (C.strides[0])], C_reg_6_0);
vst1q_s32(&C.data[(6) * (C.strides[0]) + 4], C_reg_6_1);
vst1q_s32(&C.data[(6) * (C.strides[0]) + 8], C_reg_6_2);
vst1q_s32(&C.data[(7) * (C.strides[0])], C_reg_7_0);
vst1q_s32(&C.data[(7) * (C.strides[0]) + 4], C_reg_7_1);
vst1q_s32(&C.data[(7) * (C.strides[0]) + 8], C_reg_7_2);
}

// gemm_NEON_13x7_b0_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 16] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 13] @DRAM
// )
void gemm_NEON_13x7_b0_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 16 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_0_3;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_1_3;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_2_3;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_3_3;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_4_3;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_5_3;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_6_3;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
int32x4_t C_reg_7_3;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_0_3 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_1_3 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_2_3 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_3_3 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_4_3 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_5_3 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_6_3 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
C_reg_7_3 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int16x4_t A_reg_3;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_0_3);
vst1q_s32(&C[16], C_reg_1_0);
vst1q_s32(&C[16 + 4], C_reg_1_1);
vst1q_s32(&C[16 + 8], C_reg_1_2);
vst1q_s32(&C[16 + 12], C_reg_1_3);
vst1q_s32(&C[(2) * (16)], C_reg_2_0);
vst1q_s32(&C[(2) * (16) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (16) + 8], C_reg_2_2);
vst1q_s32(&C[(2) * (16) + 12], C_reg_2_3);
vst1q_s32(&C[(3) * (16)], C_reg_3_0);
vst1q_s32(&C[(3) * (16) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (16) + 8], C_reg_3_2);
vst1q_s32(&C[(3) * (16) + 12], C_reg_3_3);
vst1q_s32(&C[(4) * (16)], C_reg_4_0);
vst1q_s32(&C[(4) * (16) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (16) + 8], C_reg_4_2);
vst1q_s32(&C[(4) * (16) + 12], C_reg_4_3);
vst1q_s32(&C[(5) * (16)], C_reg_5_0);
vst1q_s32(&C[(5) * (16) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (16) + 8], C_reg_5_2);
vst1q_s32(&C[(5) * (16) + 12], C_reg_5_3);
vst1q_s32(&C[(6) * (16)], C_reg_6_0);
vst1q_s32(&C[(6) * (16) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (16) + 8], C_reg_6_2);
vst1q_s32(&C[(6) * (16) + 12], C_reg_6_3);
vst1q_s32(&C[(7) * (16)], C_reg_7_0);
vst1q_s32(&C[(7) * (16) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (16) + 8], C_reg_7_2);
vst1q_s32(&C[(7) * (16) + 12], C_reg_7_3);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[4] = C[4];
Ci.data[5] = C[5];
Ci.data[6] = C[6];
Ci.data[7] = C[7];
Ci.data[8] = C[8];
Ci.data[9] = C[9];
Ci.data[10] = C[10];
Ci.data[11] = C[11];
Ci.data[12] = C[12];
Ci.data[Ci.strides[0]] = C[16];
Ci.data[Ci.strides[0] + 1] = C[17];
Ci.data[Ci.strides[0] + 2] = C[18];
Ci.data[Ci.strides[0] + 3] = C[19];
Ci.data[Ci.strides[0] + 4] = C[20];
Ci.data[Ci.strides[0] + 5] = C[21];
Ci.data[Ci.strides[0] + 6] = C[22];
Ci.data[Ci.strides[0] + 7] = C[23];
Ci.data[Ci.strides[0] + 8] = C[24];
Ci.data[Ci.strides[0] + 9] = C[25];
Ci.data[Ci.strides[0] + 10] = C[26];
Ci.data[Ci.strides[0] + 11] = C[27];
Ci.data[Ci.strides[0] + 12] = C[28];
Ci.data[2 * Ci.strides[0]] = C[32];
Ci.data[2 * Ci.strides[0] + 1] = C[33];
Ci.data[2 * Ci.strides[0] + 2] = C[34];
Ci.data[2 * Ci.strides[0] + 3] = C[35];
Ci.data[2 * Ci.strides[0] + 4] = C[36];
Ci.data[2 * Ci.strides[0] + 5] = C[37];
Ci.data[2 * Ci.strides[0] + 6] = C[38];
Ci.data[2 * Ci.strides[0] + 7] = C[39];
Ci.data[2 * Ci.strides[0] + 8] = C[40];
Ci.data[2 * Ci.strides[0] + 9] = C[41];
Ci.data[2 * Ci.strides[0] + 10] = C[42];
Ci.data[2 * Ci.strides[0] + 11] = C[43];
Ci.data[2 * Ci.strides[0] + 12] = C[44];
Ci.data[3 * Ci.strides[0]] = C[48];
Ci.data[3 * Ci.strides[0] + 1] = C[49];
Ci.data[3 * Ci.strides[0] + 2] = C[50];
Ci.data[3 * Ci.strides[0] + 3] = C[51];
Ci.data[3 * Ci.strides[0] + 4] = C[52];
Ci.data[3 * Ci.strides[0] + 5] = C[53];
Ci.data[3 * Ci.strides[0] + 6] = C[54];
Ci.data[3 * Ci.strides[0] + 7] = C[55];
Ci.data[3 * Ci.strides[0] + 8] = C[56];
Ci.data[3 * Ci.strides[0] + 9] = C[57];
Ci.data[3 * Ci.strides[0] + 10] = C[58];
Ci.data[3 * Ci.strides[0] + 11] = C[59];
Ci.data[3 * Ci.strides[0] + 12] = C[60];
Ci.data[4 * Ci.strides[0]] = C[64];
Ci.data[4 * Ci.strides[0] + 1] = C[65];
Ci.data[4 * Ci.strides[0] + 2] = C[66];
Ci.data[4 * Ci.strides[0] + 3] = C[67];
Ci.data[4 * Ci.strides[0] + 4] = C[68];
Ci.data[4 * Ci.strides[0] + 5] = C[69];
Ci.data[4 * Ci.strides[0] + 6] = C[70];
Ci.data[4 * Ci.strides[0] + 7] = C[71];
Ci.data[4 * Ci.strides[0] + 8] = C[72];
Ci.data[4 * Ci.strides[0] + 9] = C[73];
Ci.data[4 * Ci.strides[0] + 10] = C[74];
Ci.data[4 * Ci.strides[0] + 11] = C[75];
Ci.data[4 * Ci.strides[0] + 12] = C[76];
Ci.data[5 * Ci.strides[0]] = C[80];
Ci.data[5 * Ci.strides[0] + 1] = C[81];
Ci.data[5 * Ci.strides[0] + 2] = C[82];
Ci.data[5 * Ci.strides[0] + 3] = C[83];
Ci.data[5 * Ci.strides[0] + 4] = C[84];
Ci.data[5 * Ci.strides[0] + 5] = C[85];
Ci.data[5 * Ci.strides[0] + 6] = C[86];
Ci.data[5 * Ci.strides[0] + 7] = C[87];
Ci.data[5 * Ci.strides[0] + 8] = C[88];
Ci.data[5 * Ci.strides[0] + 9] = C[89];
Ci.data[5 * Ci.strides[0] + 10] = C[90];
Ci.data[5 * Ci.strides[0] + 11] = C[91];
Ci.data[5 * Ci.strides[0] + 12] = C[92];
Ci.data[6 * Ci.strides[0]] = C[96];
Ci.data[6 * Ci.strides[0] + 1] = C[97];
Ci.data[6 * Ci.strides[0] + 2] = C[98];
Ci.data[6 * Ci.strides[0] + 3] = C[99];
Ci.data[6 * Ci.strides[0] + 4] = C[100];
Ci.data[6 * Ci.strides[0] + 5] = C[101];
Ci.data[6 * Ci.strides[0] + 6] = C[102];
Ci.data[6 * Ci.strides[0] + 7] = C[103];
Ci.data[6 * Ci.strides[0] + 8] = C[104];
Ci.data[6 * Ci.strides[0] + 9] = C[105];
Ci.data[6 * Ci.strides[0] + 10] = C[106];
Ci.data[6 * Ci.strides[0] + 11] = C[107];
Ci.data[6 * Ci.strides[0] + 12] = C[108];
free(C);
}

// gemm_NEON_13x7_b1_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 16] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][7, 13] @DRAM
// )
void gemm_NEON_13x7_b1_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 16 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_0_3;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_1_3;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_2_3;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_3_3;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_4_3;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_5_3;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_6_3;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
int32x4_t C_reg_7_3;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_0_3 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_1_3 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_2_3 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_3_3 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_4_3 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_5_3 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_6_3 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
C_reg_7_3 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int16x4_t A_reg_3;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_0_3);
vst1q_s32(&C[16], C_reg_1_0);
vst1q_s32(&C[16 + 4], C_reg_1_1);
vst1q_s32(&C[16 + 8], C_reg_1_2);
vst1q_s32(&C[16 + 12], C_reg_1_3);
vst1q_s32(&C[(2) * (16)], C_reg_2_0);
vst1q_s32(&C[(2) * (16) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (16) + 8], C_reg_2_2);
vst1q_s32(&C[(2) * (16) + 12], C_reg_2_3);
vst1q_s32(&C[(3) * (16)], C_reg_3_0);
vst1q_s32(&C[(3) * (16) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (16) + 8], C_reg_3_2);
vst1q_s32(&C[(3) * (16) + 12], C_reg_3_3);
vst1q_s32(&C[(4) * (16)], C_reg_4_0);
vst1q_s32(&C[(4) * (16) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (16) + 8], C_reg_4_2);
vst1q_s32(&C[(4) * (16) + 12], C_reg_4_3);
vst1q_s32(&C[(5) * (16)], C_reg_5_0);
vst1q_s32(&C[(5) * (16) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (16) + 8], C_reg_5_2);
vst1q_s32(&C[(5) * (16) + 12], C_reg_5_3);
vst1q_s32(&C[(6) * (16)], C_reg_6_0);
vst1q_s32(&C[(6) * (16) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (16) + 8], C_reg_6_2);
vst1q_s32(&C[(6) * (16) + 12], C_reg_6_3);
vst1q_s32(&C[(7) * (16)], C_reg_7_0);
vst1q_s32(&C[(7) * (16) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (16) + 8], C_reg_7_2);
vst1q_s32(&C[(7) * (16) + 12], C_reg_7_3);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[4] += C[4];
Ci.data[5] += C[5];
Ci.data[6] += C[6];
Ci.data[7] += C[7];
Ci.data[8] += C[8];
Ci.data[9] += C[9];
Ci.data[10] += C[10];
Ci.data[11] += C[11];
Ci.data[12] += C[12];
Ci.data[Ci.strides[0]] += C[16];
Ci.data[Ci.strides[0] + 1] += C[17];
Ci.data[Ci.strides[0] + 2] += C[18];
Ci.data[Ci.strides[0] + 3] += C[19];
Ci.data[Ci.strides[0] + 4] += C[20];
Ci.data[Ci.strides[0] + 5] += C[21];
Ci.data[Ci.strides[0] + 6] += C[22];
Ci.data[Ci.strides[0] + 7] += C[23];
Ci.data[Ci.strides[0] + 8] += C[24];
Ci.data[Ci.strides[0] + 9] += C[25];
Ci.data[Ci.strides[0] + 10] += C[26];
Ci.data[Ci.strides[0] + 11] += C[27];
Ci.data[Ci.strides[0] + 12] += C[28];
Ci.data[2 * Ci.strides[0]] += C[32];
Ci.data[2 * Ci.strides[0] + 1] += C[33];
Ci.data[2 * Ci.strides[0] + 2] += C[34];
Ci.data[2 * Ci.strides[0] + 3] += C[35];
Ci.data[2 * Ci.strides[0] + 4] += C[36];
Ci.data[2 * Ci.strides[0] + 5] += C[37];
Ci.data[2 * Ci.strides[0] + 6] += C[38];
Ci.data[2 * Ci.strides[0] + 7] += C[39];
Ci.data[2 * Ci.strides[0] + 8] += C[40];
Ci.data[2 * Ci.strides[0] + 9] += C[41];
Ci.data[2 * Ci.strides[0] + 10] += C[42];
Ci.data[2 * Ci.strides[0] + 11] += C[43];
Ci.data[2 * Ci.strides[0] + 12] += C[44];
Ci.data[3 * Ci.strides[0]] += C[48];
Ci.data[3 * Ci.strides[0] + 1] += C[49];
Ci.data[3 * Ci.strides[0] + 2] += C[50];
Ci.data[3 * Ci.strides[0] + 3] += C[51];
Ci.data[3 * Ci.strides[0] + 4] += C[52];
Ci.data[3 * Ci.strides[0] + 5] += C[53];
Ci.data[3 * Ci.strides[0] + 6] += C[54];
Ci.data[3 * Ci.strides[0] + 7] += C[55];
Ci.data[3 * Ci.strides[0] + 8] += C[56];
Ci.data[3 * Ci.strides[0] + 9] += C[57];
Ci.data[3 * Ci.strides[0] + 10] += C[58];
Ci.data[3 * Ci.strides[0] + 11] += C[59];
Ci.data[3 * Ci.strides[0] + 12] += C[60];
Ci.data[4 * Ci.strides[0]] += C[64];
Ci.data[4 * Ci.strides[0] + 1] += C[65];
Ci.data[4 * Ci.strides[0] + 2] += C[66];
Ci.data[4 * Ci.strides[0] + 3] += C[67];
Ci.data[4 * Ci.strides[0] + 4] += C[68];
Ci.data[4 * Ci.strides[0] + 5] += C[69];
Ci.data[4 * Ci.strides[0] + 6] += C[70];
Ci.data[4 * Ci.strides[0] + 7] += C[71];
Ci.data[4 * Ci.strides[0] + 8] += C[72];
Ci.data[4 * Ci.strides[0] + 9] += C[73];
Ci.data[4 * Ci.strides[0] + 10] += C[74];
Ci.data[4 * Ci.strides[0] + 11] += C[75];
Ci.data[4 * Ci.strides[0] + 12] += C[76];
Ci.data[5 * Ci.strides[0]] += C[80];
Ci.data[5 * Ci.strides[0] + 1] += C[81];
Ci.data[5 * Ci.strides[0] + 2] += C[82];
Ci.data[5 * Ci.strides[0] + 3] += C[83];
Ci.data[5 * Ci.strides[0] + 4] += C[84];
Ci.data[5 * Ci.strides[0] + 5] += C[85];
Ci.data[5 * Ci.strides[0] + 6] += C[86];
Ci.data[5 * Ci.strides[0] + 7] += C[87];
Ci.data[5 * Ci.strides[0] + 8] += C[88];
Ci.data[5 * Ci.strides[0] + 9] += C[89];
Ci.data[5 * Ci.strides[0] + 10] += C[90];
Ci.data[5 * Ci.strides[0] + 11] += C[91];
Ci.data[5 * Ci.strides[0] + 12] += C[92];
Ci.data[6 * Ci.strides[0]] += C[96];
Ci.data[6 * Ci.strides[0] + 1] += C[97];
Ci.data[6 * Ci.strides[0] + 2] += C[98];
Ci.data[6 * Ci.strides[0] + 3] += C[99];
Ci.data[6 * Ci.strides[0] + 4] += C[100];
Ci.data[6 * Ci.strides[0] + 5] += C[101];
Ci.data[6 * Ci.strides[0] + 6] += C[102];
Ci.data[6 * Ci.strides[0] + 7] += C[103];
Ci.data[6 * Ci.strides[0] + 8] += C[104];
Ci.data[6 * Ci.strides[0] + 9] += C[105];
Ci.data[6 * Ci.strides[0] + 10] += C[106];
Ci.data[6 * Ci.strides[0] + 11] += C[107];
Ci.data[6 * Ci.strides[0] + 12] += C[108];
free(C);
}

// gemm_NEON_13x8_b0_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 16] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 13] @DRAM
// )
void gemm_NEON_13x8_b0_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 16 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_0_3;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_1_3;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_2_3;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_3_3;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_4_3;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_5_3;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_6_3;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
int32x4_t C_reg_7_3;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_0_3 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_1_3 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_2_3 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_3_3 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_4_3 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_5_3 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_6_3 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
C_reg_7_3 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int16x4_t A_reg_3;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_0_3);
vst1q_s32(&C[16], C_reg_1_0);
vst1q_s32(&C[16 + 4], C_reg_1_1);
vst1q_s32(&C[16 + 8], C_reg_1_2);
vst1q_s32(&C[16 + 12], C_reg_1_3);
vst1q_s32(&C[(2) * (16)], C_reg_2_0);
vst1q_s32(&C[(2) * (16) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (16) + 8], C_reg_2_2);
vst1q_s32(&C[(2) * (16) + 12], C_reg_2_3);
vst1q_s32(&C[(3) * (16)], C_reg_3_0);
vst1q_s32(&C[(3) * (16) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (16) + 8], C_reg_3_2);
vst1q_s32(&C[(3) * (16) + 12], C_reg_3_3);
vst1q_s32(&C[(4) * (16)], C_reg_4_0);
vst1q_s32(&C[(4) * (16) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (16) + 8], C_reg_4_2);
vst1q_s32(&C[(4) * (16) + 12], C_reg_4_3);
vst1q_s32(&C[(5) * (16)], C_reg_5_0);
vst1q_s32(&C[(5) * (16) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (16) + 8], C_reg_5_2);
vst1q_s32(&C[(5) * (16) + 12], C_reg_5_3);
vst1q_s32(&C[(6) * (16)], C_reg_6_0);
vst1q_s32(&C[(6) * (16) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (16) + 8], C_reg_6_2);
vst1q_s32(&C[(6) * (16) + 12], C_reg_6_3);
vst1q_s32(&C[(7) * (16)], C_reg_7_0);
vst1q_s32(&C[(7) * (16) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (16) + 8], C_reg_7_2);
vst1q_s32(&C[(7) * (16) + 12], C_reg_7_3);
Ci.data[0] = C[0];
Ci.data[1] = C[1];
Ci.data[2] = C[2];
Ci.data[3] = C[3];
Ci.data[4] = C[4];
Ci.data[5] = C[5];
Ci.data[6] = C[6];
Ci.data[7] = C[7];
Ci.data[8] = C[8];
Ci.data[9] = C[9];
Ci.data[10] = C[10];
Ci.data[11] = C[11];
Ci.data[12] = C[12];
Ci.data[Ci.strides[0]] = C[16];
Ci.data[Ci.strides[0] + 1] = C[17];
Ci.data[Ci.strides[0] + 2] = C[18];
Ci.data[Ci.strides[0] + 3] = C[19];
Ci.data[Ci.strides[0] + 4] = C[20];
Ci.data[Ci.strides[0] + 5] = C[21];
Ci.data[Ci.strides[0] + 6] = C[22];
Ci.data[Ci.strides[0] + 7] = C[23];
Ci.data[Ci.strides[0] + 8] = C[24];
Ci.data[Ci.strides[0] + 9] = C[25];
Ci.data[Ci.strides[0] + 10] = C[26];
Ci.data[Ci.strides[0] + 11] = C[27];
Ci.data[Ci.strides[0] + 12] = C[28];
Ci.data[2 * Ci.strides[0]] = C[32];
Ci.data[2 * Ci.strides[0] + 1] = C[33];
Ci.data[2 * Ci.strides[0] + 2] = C[34];
Ci.data[2 * Ci.strides[0] + 3] = C[35];
Ci.data[2 * Ci.strides[0] + 4] = C[36];
Ci.data[2 * Ci.strides[0] + 5] = C[37];
Ci.data[2 * Ci.strides[0] + 6] = C[38];
Ci.data[2 * Ci.strides[0] + 7] = C[39];
Ci.data[2 * Ci.strides[0] + 8] = C[40];
Ci.data[2 * Ci.strides[0] + 9] = C[41];
Ci.data[2 * Ci.strides[0] + 10] = C[42];
Ci.data[2 * Ci.strides[0] + 11] = C[43];
Ci.data[2 * Ci.strides[0] + 12] = C[44];
Ci.data[3 * Ci.strides[0]] = C[48];
Ci.data[3 * Ci.strides[0] + 1] = C[49];
Ci.data[3 * Ci.strides[0] + 2] = C[50];
Ci.data[3 * Ci.strides[0] + 3] = C[51];
Ci.data[3 * Ci.strides[0] + 4] = C[52];
Ci.data[3 * Ci.strides[0] + 5] = C[53];
Ci.data[3 * Ci.strides[0] + 6] = C[54];
Ci.data[3 * Ci.strides[0] + 7] = C[55];
Ci.data[3 * Ci.strides[0] + 8] = C[56];
Ci.data[3 * Ci.strides[0] + 9] = C[57];
Ci.data[3 * Ci.strides[0] + 10] = C[58];
Ci.data[3 * Ci.strides[0] + 11] = C[59];
Ci.data[3 * Ci.strides[0] + 12] = C[60];
Ci.data[4 * Ci.strides[0]] = C[64];
Ci.data[4 * Ci.strides[0] + 1] = C[65];
Ci.data[4 * Ci.strides[0] + 2] = C[66];
Ci.data[4 * Ci.strides[0] + 3] = C[67];
Ci.data[4 * Ci.strides[0] + 4] = C[68];
Ci.data[4 * Ci.strides[0] + 5] = C[69];
Ci.data[4 * Ci.strides[0] + 6] = C[70];
Ci.data[4 * Ci.strides[0] + 7] = C[71];
Ci.data[4 * Ci.strides[0] + 8] = C[72];
Ci.data[4 * Ci.strides[0] + 9] = C[73];
Ci.data[4 * Ci.strides[0] + 10] = C[74];
Ci.data[4 * Ci.strides[0] + 11] = C[75];
Ci.data[4 * Ci.strides[0] + 12] = C[76];
Ci.data[5 * Ci.strides[0]] = C[80];
Ci.data[5 * Ci.strides[0] + 1] = C[81];
Ci.data[5 * Ci.strides[0] + 2] = C[82];
Ci.data[5 * Ci.strides[0] + 3] = C[83];
Ci.data[5 * Ci.strides[0] + 4] = C[84];
Ci.data[5 * Ci.strides[0] + 5] = C[85];
Ci.data[5 * Ci.strides[0] + 6] = C[86];
Ci.data[5 * Ci.strides[0] + 7] = C[87];
Ci.data[5 * Ci.strides[0] + 8] = C[88];
Ci.data[5 * Ci.strides[0] + 9] = C[89];
Ci.data[5 * Ci.strides[0] + 10] = C[90];
Ci.data[5 * Ci.strides[0] + 11] = C[91];
Ci.data[5 * Ci.strides[0] + 12] = C[92];
Ci.data[6 * Ci.strides[0]] = C[96];
Ci.data[6 * Ci.strides[0] + 1] = C[97];
Ci.data[6 * Ci.strides[0] + 2] = C[98];
Ci.data[6 * Ci.strides[0] + 3] = C[99];
Ci.data[6 * Ci.strides[0] + 4] = C[100];
Ci.data[6 * Ci.strides[0] + 5] = C[101];
Ci.data[6 * Ci.strides[0] + 6] = C[102];
Ci.data[6 * Ci.strides[0] + 7] = C[103];
Ci.data[6 * Ci.strides[0] + 8] = C[104];
Ci.data[6 * Ci.strides[0] + 9] = C[105];
Ci.data[6 * Ci.strides[0] + 10] = C[106];
Ci.data[6 * Ci.strides[0] + 11] = C[107];
Ci.data[6 * Ci.strides[0] + 12] = C[108];
Ci.data[7 * Ci.strides[0]] = C[112];
Ci.data[7 * Ci.strides[0] + 1] = C[113];
Ci.data[7 * Ci.strides[0] + 2] = C[114];
Ci.data[7 * Ci.strides[0] + 3] = C[115];
Ci.data[7 * Ci.strides[0] + 4] = C[116];
Ci.data[7 * Ci.strides[0] + 5] = C[117];
Ci.data[7 * Ci.strides[0] + 6] = C[118];
Ci.data[7 * Ci.strides[0] + 7] = C[119];
Ci.data[7 * Ci.strides[0] + 8] = C[120];
Ci.data[7 * Ci.strides[0] + 9] = C[121];
Ci.data[7 * Ci.strides[0] + 10] = C[122];
Ci.data[7 * Ci.strides[0] + 11] = C[123];
Ci.data[7 * Ci.strides[0] + 12] = C[124];
free(C);
}

// gemm_NEON_13x8_b1_col_i16(
//     KC : size,
//     alpha : i32[1] @DRAM,
//     A : [i8][KC, 16] @DRAM,
//     B : [i8][KC, 8] @DRAM,
//     b : i32[1] @DRAM,
//     Ci : [i32][8, 13] @DRAM
// )
void gemm_NEON_13x8_b1_col_i16( void *ctxt, int_fast32_t KC, const int32_t* alpha, struct exo_win_2i8c A, struct exo_win_2i8c B, const int32_t* b, struct exo_win_2i32 Ci ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(Ci, 1) == 1
int32_t *C = (int32_t*) malloc(8 * 16 * sizeof(*C));
int32x4_t C_reg_0_0;
int32x4_t C_reg_0_1;
int32x4_t C_reg_0_2;
int32x4_t C_reg_0_3;
int32x4_t C_reg_1_0;
int32x4_t C_reg_1_1;
int32x4_t C_reg_1_2;
int32x4_t C_reg_1_3;
int32x4_t C_reg_2_0;
int32x4_t C_reg_2_1;
int32x4_t C_reg_2_2;
int32x4_t C_reg_2_3;
int32x4_t C_reg_3_0;
int32x4_t C_reg_3_1;
int32x4_t C_reg_3_2;
int32x4_t C_reg_3_3;
int32x4_t C_reg_4_0;
int32x4_t C_reg_4_1;
int32x4_t C_reg_4_2;
int32x4_t C_reg_4_3;
int32x4_t C_reg_5_0;
int32x4_t C_reg_5_1;
int32x4_t C_reg_5_2;
int32x4_t C_reg_5_3;
int32x4_t C_reg_6_0;
int32x4_t C_reg_6_1;
int32x4_t C_reg_6_2;
int32x4_t C_reg_6_3;
int32x4_t C_reg_7_0;
int32x4_t C_reg_7_1;
int32x4_t C_reg_7_2;
int32x4_t C_reg_7_3;
C_reg_0_0 = vmovq_n_s32(0);
C_reg_0_1 = vmovq_n_s32(0);
C_reg_0_2 = vmovq_n_s32(0);
C_reg_0_3 = vmovq_n_s32(0);
C_reg_1_0 = vmovq_n_s32(0);
C_reg_1_1 = vmovq_n_s32(0);
C_reg_1_2 = vmovq_n_s32(0);
C_reg_1_3 = vmovq_n_s32(0);
C_reg_2_0 = vmovq_n_s32(0);
C_reg_2_1 = vmovq_n_s32(0);
C_reg_2_2 = vmovq_n_s32(0);
C_reg_2_3 = vmovq_n_s32(0);
C_reg_3_0 = vmovq_n_s32(0);
C_reg_3_1 = vmovq_n_s32(0);
C_reg_3_2 = vmovq_n_s32(0);
C_reg_3_3 = vmovq_n_s32(0);
C_reg_4_0 = vmovq_n_s32(0);
C_reg_4_1 = vmovq_n_s32(0);
C_reg_4_2 = vmovq_n_s32(0);
C_reg_4_3 = vmovq_n_s32(0);
C_reg_5_0 = vmovq_n_s32(0);
C_reg_5_1 = vmovq_n_s32(0);
C_reg_5_2 = vmovq_n_s32(0);
C_reg_5_3 = vmovq_n_s32(0);
C_reg_6_0 = vmovq_n_s32(0);
C_reg_6_1 = vmovq_n_s32(0);
C_reg_6_2 = vmovq_n_s32(0);
C_reg_6_3 = vmovq_n_s32(0);
C_reg_7_0 = vmovq_n_s32(0);
C_reg_7_1 = vmovq_n_s32(0);
C_reg_7_2 = vmovq_n_s32(0);
C_reg_7_3 = vmovq_n_s32(0);
int16x4_t A_reg_0;
int16x4_t A_reg_1;
int16x4_t A_reg_2;
int16x4_t A_reg_3;
int8x8_t A_temp_0;
int8x8_t A_temp_1;
int16x4_t B_reg[2];
int8x8_t B_temp_0;
for (int_fast32_t kt = 0; kt < ((KC) / (4)); kt++) {
  A_temp_0 = vld1_s8(&A.data[(4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(1 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(1 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(2 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(2 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
  A_temp_0 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(3 + 4 * kt) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(3 + 4 * kt) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
for (int_fast32_t ktt = 0; ktt < KC % 4; ktt++) {
  A_temp_0 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0])]);
  A_temp_1 = vld1_s8(&A.data[(ktt + (KC / 4) * 4) * (A.strides[0]) + 8]);
  A_reg_0 = vget_low_s16(vmovl_s8(A_temp_0));
  A_reg_1 = vget_high_s16(vmovl_s8(A_temp_0));
  A_reg_2 = vget_low_s16(vmovl_s8(A_temp_1));
  A_reg_3 = vget_high_s16(vmovl_s8(A_temp_1));
  B_temp_0 = vld1_s8(&B.data[(ktt + (KC / 4) * 4) * (B.strides[0])]);
  B_reg[0] = vget_low_s16(vmovl_s8(B_temp_0));
  B_reg[1] = vget_high_s16(vmovl_s8(B_temp_0));
  C_reg_0_0 = vmlal_lane_s16(C_reg_0_0, A_reg_0, B_reg[0], (0));
  C_reg_1_0 = vmlal_lane_s16(C_reg_1_0, A_reg_0, B_reg[0], (1));
  C_reg_2_0 = vmlal_lane_s16(C_reg_2_0, A_reg_0, B_reg[0], (2));
  C_reg_3_0 = vmlal_lane_s16(C_reg_3_0, A_reg_0, B_reg[0], (3));
  C_reg_0_1 = vmlal_lane_s16(C_reg_0_1, A_reg_1, B_reg[0], (0));
  C_reg_1_1 = vmlal_lane_s16(C_reg_1_1, A_reg_1, B_reg[0], (1));
  C_reg_2_1 = vmlal_lane_s16(C_reg_2_1, A_reg_1, B_reg[0], (2));
  C_reg_3_1 = vmlal_lane_s16(C_reg_3_1, A_reg_1, B_reg[0], (3));
  C_reg_0_2 = vmlal_lane_s16(C_reg_0_2, A_reg_2, B_reg[0], (0));
  C_reg_1_2 = vmlal_lane_s16(C_reg_1_2, A_reg_2, B_reg[0], (1));
  C_reg_2_2 = vmlal_lane_s16(C_reg_2_2, A_reg_2, B_reg[0], (2));
  C_reg_3_2 = vmlal_lane_s16(C_reg_3_2, A_reg_2, B_reg[0], (3));
  C_reg_0_3 = vmlal_lane_s16(C_reg_0_3, A_reg_3, B_reg[0], (0));
  C_reg_1_3 = vmlal_lane_s16(C_reg_1_3, A_reg_3, B_reg[0], (1));
  C_reg_2_3 = vmlal_lane_s16(C_reg_2_3, A_reg_3, B_reg[0], (2));
  C_reg_3_3 = vmlal_lane_s16(C_reg_3_3, A_reg_3, B_reg[0], (3));
  C_reg_4_0 = vmlal_lane_s16(C_reg_4_0, A_reg_0, B_reg[1], (0));
  C_reg_5_0 = vmlal_lane_s16(C_reg_5_0, A_reg_0, B_reg[1], (1));
  C_reg_6_0 = vmlal_lane_s16(C_reg_6_0, A_reg_0, B_reg[1], (2));
  C_reg_7_0 = vmlal_lane_s16(C_reg_7_0, A_reg_0, B_reg[1], (3));
  C_reg_4_1 = vmlal_lane_s16(C_reg_4_1, A_reg_1, B_reg[1], (0));
  C_reg_5_1 = vmlal_lane_s16(C_reg_5_1, A_reg_1, B_reg[1], (1));
  C_reg_6_1 = vmlal_lane_s16(C_reg_6_1, A_reg_1, B_reg[1], (2));
  C_reg_7_1 = vmlal_lane_s16(C_reg_7_1, A_reg_1, B_reg[1], (3));
  C_reg_4_2 = vmlal_lane_s16(C_reg_4_2, A_reg_2, B_reg[1], (0));
  C_reg_5_2 = vmlal_lane_s16(C_reg_5_2, A_reg_2, B_reg[1], (1));
  C_reg_6_2 = vmlal_lane_s16(C_reg_6_2, A_reg_2, B_reg[1], (2));
  C_reg_7_2 = vmlal_lane_s16(C_reg_7_2, A_reg_2, B_reg[1], (3));
  C_reg_4_3 = vmlal_lane_s16(C_reg_4_3, A_reg_3, B_reg[1], (0));
  C_reg_5_3 = vmlal_lane_s16(C_reg_5_3, A_reg_3, B_reg[1], (1));
  C_reg_6_3 = vmlal_lane_s16(C_reg_6_3, A_reg_3, B_reg[1], (2));
  C_reg_7_3 = vmlal_lane_s16(C_reg_7_3, A_reg_3, B_reg[1], (3));
}
vst1q_s32(&C[0], C_reg_0_0);
vst1q_s32(&C[4], C_reg_0_1);
vst1q_s32(&C[8], C_reg_0_2);
vst1q_s32(&C[12], C_reg_0_3);
vst1q_s32(&C[16], C_reg_1_0);
vst1q_s32(&C[16 + 4], C_reg_1_1);
vst1q_s32(&C[16 + 8], C_reg_1_2);
vst1q_s32(&C[16 + 12], C_reg_1_3);
vst1q_s32(&C[(2) * (16)], C_reg_2_0);
vst1q_s32(&C[(2) * (16) + 4], C_reg_2_1);
vst1q_s32(&C[(2) * (16) + 8], C_reg_2_2);
vst1q_s32(&C[(2) * (16) + 12], C_reg_2_3);
vst1q_s32(&C[(3) * (16)], C_reg_3_0);
vst1q_s32(&C[(3) * (16) + 4], C_reg_3_1);
vst1q_s32(&C[(3) * (16) + 8], C_reg_3_2);
vst1q_s32(&C[(3) * (16) + 12], C_reg_3_3);
vst1q_s32(&C[(4) * (16)], C_reg_4_0);
vst1q_s32(&C[(4) * (16) + 4], C_reg_4_1);
vst1q_s32(&C[(4) * (16) + 8], C_reg_4_2);
vst1q_s32(&C[(4) * (16) + 12], C_reg_4_3);
vst1q_s32(&C[(5) * (16)], C_reg_5_0);
vst1q_s32(&C[(5) * (16) + 4], C_reg_5_1);
vst1q_s32(&C[(5) * (16) + 8], C_reg_5_2);
vst1q_s32(&C[(5) * (16) + 12], C_reg_5_3);
vst1q_s32(&C[(6) * (16)], C_reg_6_0);
vst1q_s32(&C[(6) * (16) + 4], C_reg_6_1);
vst1q_s32(&C[(6) * (16) + 8], C_reg_6_2);
vst1q_s32(&C[(6) * (16) + 12], C_reg_6_3);
vst1q_s32(&C[(7) * (16)], C_reg_7_0);
vst1q_s32(&C[(7) * (16) + 4], C_reg_7_1);
vst1q_s32(&C[(7) * (16) + 8], C_reg_7_2);
vst1q_s32(&C[(7) * (16) + 12], C_reg_7_3);
Ci.data[0] += C[0];
Ci.data[1] += C[1];
Ci.data[2] += C[2];
Ci.data[3] += C[3];
Ci.data[4] += C[4];
Ci.data[5] += C[5];
Ci.data[6] += C[6];
Ci.data[7] += C[7];
Ci.data[8] += C[8];
Ci.data[9] += C[9];
Ci.data[10] += C[10];
Ci.data[11] += C[11];
Ci.data[12] += C[12];
Ci.data[Ci.strides[0]] += C[16];
Ci.data[Ci.strides[0] + 1] += C[17];
Ci.data[Ci.strides[0] + 2] += C[18];
Ci.data[Ci.strides[0] + 3] += C[19];
Ci.data[Ci.strides[0] + 4] += C[20];
Ci.data[Ci.strides[0] + 5] += C[21];
Ci.data[Ci.strides[0] + 6] += C[22];
Ci.data[Ci.strides[0] + 7] += C[23];
Ci.data[Ci.strides[0] + 8] += C[24];
Ci.data[Ci.strides[0] + 9] += C[25];
Ci.data[Ci.strides[0] + 10] += C[26];
Ci.data[Ci.strides[0] + 11] += C[27];
Ci.data[Ci.strides[0] + 12] += C[28];
Ci.data[2 * Ci.strides[0]] += C[32];
Ci.data[2 * Ci.strides[0] + 1] += C[33];
Ci.data[2 * Ci.strides[0] + 2] += C[34];
Ci.data[2 * Ci.strides[0] + 3] += C[35];
Ci.data[2 * Ci.strides[0] + 4] += C[36];
Ci.data[2 * Ci.strides[0] + 5] += C[37];
Ci.data[2 * Ci.strides[0] + 6] += C[38];
Ci.data[2 * Ci.strides[0] + 7] += C[39];
Ci.data[2 * Ci.strides[0] + 8] += C[40];
Ci.data[2 * Ci.strides[0] + 9] += C[41];
Ci.data[2 * Ci.strides[0] + 10] += C[42];
Ci.data[2 * Ci.strides[0] + 11] += C[43];
Ci.data[2 * Ci.strides[0] + 12] += C[44];
Ci.data[3 * Ci.strides[0]] += C[48];
Ci.data[3 * Ci.strides[0] + 1] += C[49];
Ci.data[3 * Ci.strides[0] + 2] += C[50];
Ci.data[3 * Ci.strides[0] + 3] += C[51];
Ci.data[3 * Ci.strides[0] + 4] += C[52];
Ci.data[3 * Ci.strides[0] + 5] += C[53];
Ci.data[3 * Ci.strides[0] + 6] += C[54];
Ci.data[3 * Ci.strides[0] + 7] += C[55];
Ci.data[3 * Ci.strides[0] + 8] += C[56];
Ci.data[3 * Ci.strides[0] + 9] += C[57];
Ci.data[3 * Ci.strides[0] + 10] += C[58];
Ci.data[3 * Ci.strides[0] + 11] += C[59];
Ci.data[3 * Ci.strides[0] + 12] += C[60];
Ci.data[4 * Ci.strides[0]] += C[64];
Ci.data[4 * Ci.strides[0] + 1] += C[65];
Ci.data[4 * Ci.strides[0] + 2] += C[66];
Ci.data[4 * Ci.strides[0] + 3] += C[67];
Ci.data[4 * Ci.strides[0] + 4] += C[68];
Ci.data[4 * Ci.strides[0] + 5] += C[69];
Ci.data[4 * Ci.strides[0] + 6] += C[70];
Ci.data[4 * Ci.strides[0] + 7] += C[71];
Ci.data[4 * Ci.strides[0] + 8] += C[72];
Ci.data[4 * Ci.strides[0] + 9] += C[73];
Ci.data[4 * Ci.strides[0] + 10] += C[74];
Ci.data[4 * Ci.strides[0] + 11] += C[75];
Ci.data[4 * Ci.strides[0] + 12] += C[76];
Ci.data[5 * Ci.strides[0]] += C[80];
Ci.data[5 * Ci.strides[0] + 1] += C[81];
Ci.data[5 * Ci.strides[0] + 2] += C[82];
Ci.data[5 * Ci.strides[0] + 3] += C[83];
Ci.data[5 * Ci.strides[0] + 4] += C[84];
Ci.data[5 * Ci.strides[0] + 5] += C[85];
Ci.data[5 * Ci.strides[0] + 6] += C[86];
Ci.data[5 * Ci.strides[0] + 7] += C[87];
Ci.data[5 * Ci.strides[0] + 8] += C[88];
Ci.data[5 * Ci.strides[0] + 9] += C[89];
Ci.data[5 * Ci.strides[0] + 10] += C[90];
Ci.data[5 * Ci.strides[0] + 11] += C[91];
Ci.data[5 * Ci.strides[0] + 12] += C[92];
Ci.data[6 * Ci.strides[0]] += C[96];
Ci.data[6 * Ci.strides[0] + 1] += C[97];
Ci.data[6 * Ci.strides[0] + 2] += C[98];
Ci.data[6 * Ci.strides[0] + 3] += C[99];
Ci.data[6 * Ci.strides[0] + 4] += C[100];
Ci.data[6 * Ci.strides[0] + 5] += C[101];
Ci.data[6 * Ci.strides[0] + 6] += C[102];
Ci.data[6 * Ci.strides[0] + 7] += C[103];
Ci.data[6 * Ci.strides[0] + 8] += C[104];
Ci.data[6 * Ci.strides[0] + 9] += C[105];
Ci.data[6 * Ci.strides[0] + 10] += C[106];
Ci.data[6 * Ci.strides[0] + 11] += C[107];
Ci.data[6 * Ci.strides[0] + 12] += C[108];
Ci.data[7 * Ci.strides[0]] += C[112];
Ci.data[7 * Ci.strides[0] + 1] += C[113];
Ci.data[7 * Ci.strides[0] + 2] += C[114];
Ci.data[7 * Ci.strides[0] + 3] += C[115];
Ci.data[7 * Ci.strides[0] + 4] += C[116];
Ci.data[7 * Ci.strides[0] + 5] += C[117];
Ci.data[7 * Ci.strides[0] + 6] += C[118];
Ci.data[7 * Ci.strides[0] + 7] += C[119];
Ci.data[7 * Ci.strides[0] + 8] += C[120];
Ci.data[7 * Ci.strides[0] + 9] += C[121];
Ci.data[7 * Ci.strides[0] + 10] += C[122];
Ci.data[7 * Ci.strides[0] + 11] += C[123];
Ci.data[7 * Ci.strides[0] + 12] += C[124];
free(C);
}


/* relying on the following instruction..."
neon_get_high_8xi16(dst,src)
{dst_data} = vget_high_s16(vmovl_s8({src_data}));
*/

/* relying on the following instruction..."
neon_get_low_8xi16(dst,src)
{dst_data} = vget_low_s16(vmovl_s8({src_data}));
*/

/* relying on the following instruction..."
neon_vld_4xi32(dst,src)
{dst_data} = vld1q_s32(&{src_data});
*/

/* relying on the following instruction..."
neon_vld_8xi8(dst,src,e)
{dst_data} = vld1_s8(&{src_data});
*/

/* relying on the following instruction..."
neon_vmlal_8xi16_8xi16(dst,lhs,rhs,jtt)
{dst_data} = vmlal_lane_s16({dst_data}, {lhs_data}, {rhs_data}, {jtt});
*/

/* relying on the following instruction..."
neon_vst_4xi32(dst,src)
vst1q_s32(&{dst_data}, {src_data});
*/

/* relying on the following instruction..."
neon_zero_4xi32(dst)
{dst_data} = vmovq_n_s32(0);
*/
