 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 23:23:02 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/result_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[0]/Q (DFFRX1M)         0.85       0.85 f
  U0_ALU/U30/Y (OAI2BB2X8M)                0.33       1.17 f
  U0_ALU/result_reg[0]/D (DFFRX1M)         0.00       1.17 f
  data arrival time                                   1.17

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: U0_ALU/result_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[3]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[3]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U168/Y (AO22X1M)                  0.56       1.39 f
  U0_ALU/result_reg[3]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: U0_ALU/result_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[5]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[5]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U182/Y (AO22X1M)                  0.56       1.39 f
  U0_ALU/result_reg[5]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[5]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: U0_ALU/result_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[4]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[4]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U176/Y (AO22X1M)                  0.56       1.39 f
  U0_ALU/result_reg[4]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[4]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: U0_ALU/result_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[6]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[6]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U186/Y (AO22X1M)                  0.56       1.39 f
  U0_ALU/result_reg[6]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[6]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: U0_ALU/result_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[2]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[2]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U150/Y (AO22X1M)                  0.56       1.39 f
  U0_ALU/result_reg[2]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: U0_ALU/result_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[8]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[8]/Q (DFFRX1M)         0.83       0.83 f
  U0_ALU/U190/Y (AO22X1M)                  0.57       1.40 f
  U0_ALU/result_reg[8]/D (DFFRX1M)         0.00       1.40 f
  data arrival time                                   1.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[8]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: U0_ALU/result_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[1]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[1]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U146/Y (OAI2BB2X1M)               0.56       1.39 f
  U0_ALU/result_reg[1]/D (DFFRX1M)         0.00       1.39 f
  data arrival time                                   1.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: U0_ALU/result_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[7]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[7]/Q (DFFRX1M)         0.82       0.82 f
  U0_ALU/U194/Y (AO21XLM)                  0.68       1.50 f
  U0_ALU/result_reg[7]/D (DFFRX1M)         0.00       1.50 f
  data arrival time                                   1.50

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[7]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         1.49


  Startpoint: U0_ALU/result_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[9]/CK (DFFRX1M)        0.00       0.00 r
  U0_ALU/result_reg[9]/Q (DFFRX1M)         0.99       0.99 r
  U0_ALU/U181/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U180/Y (INVX2M)                   0.28       1.68 r
  U0_ALU/result_reg[9]/D (DFFRX1M)         0.00       1.68 r
  data arrival time                                   1.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[9]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: U0_ALU/result_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[10]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[10]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U173/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U172/Y (INVX2M)                   0.28       1.68 r
  U0_ALU/result_reg[10]/D (DFFRX1M)        0.00       1.68 r
  data arrival time                                   1.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[10]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: U0_ALU/result_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[12]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[12]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U165/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U164/Y (INVX2M)                   0.28       1.68 r
  U0_ALU/result_reg[12]/D (DFFRX1M)        0.00       1.68 r
  data arrival time                                   1.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[12]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: U0_ALU/result_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[15]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[15]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U158/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U157/Y (INVX2M)                   0.28       1.68 r
  U0_ALU/result_reg[15]/D (DFFRX1M)        0.00       1.68 r
  data arrival time                                   1.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[15]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.74


  Startpoint: U0_ALU/result_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[11]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[11]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U175/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U174/Y (INVX2M)                   0.29       1.69 r
  U0_ALU/result_reg[11]/D (DFFRX1M)        0.00       1.69 r
  data arrival time                                   1.69

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[11]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: U0_ALU/result_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[13]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[13]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U167/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U166/Y (INVX2M)                   0.29       1.69 r
  U0_ALU/result_reg[13]/D (DFFRX1M)        0.00       1.69 r
  data arrival time                                   1.69

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[13]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: U0_ALU/result_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[14]/CK (DFFRX1M)       0.00       0.00 r
  U0_ALU/result_reg[14]/Q (DFFRX1M)        0.99       0.99 r
  U0_ALU/U156/Y (AOI221X2M)                0.40       1.40 f
  U0_ALU/U155/Y (INVX2M)                   0.29       1.69 r
  U0_ALU/result_reg[14]/D (DFFRX1M)        0.00       1.69 r
  data arrival time                                   1.69

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/result_reg[14]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: U0_SYS_CTRL/current_state_1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_1_reg[2]/CK (DFFRHQX4M)       0.00       0.00 r
  U0_SYS_CTRL/current_state_1_reg[2]/Q (DFFRHQX4M)        0.47       0.47 f
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.50       0.97 r
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.65       1.62 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.62 f
  U0_ALU/enable (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)     0.00       1.62 f
  U0_ALU/U114/Y (OAI2B1X2M)                               0.43       2.05 r
  U0_ALU/U113/Y (INVX2M)                                  0.42       2.48 f
  U0_ALU/valid_reg/D (DFFRX1M)                            0.00       2.48 f
  data arrival time                                                  2.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/valid_reg/CK (DFFRX1M)                           0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        2.46


  Startpoint: U0_bit_synchronizer/Q_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_bit_synchronizer/Q_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_bit_synchronizer/Q_reg[0][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_bit_synchronizer/Q_reg[0][0]/Q (DFFRHQX1M)           0.43       0.43 f
  U0_bit_synchronizer/Q_reg[0][1]/D (DFFRHQX1M)           0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_bit_synchronizer/Q_reg[0][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_data_sync_1/U0/Q_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/U0/Q_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/U0/Q_reg[0][0]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_data_sync_1/U0/Q_reg[0][0]/Q (DFFRHQX1M)             0.43       0.43 f
  U0_data_sync_1/U0/Q_reg[0][1]/D (DFFRHQX1M)             0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/U0/Q_reg[0][1]/CK (DFFRHQX1M)            0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RST_SYNC_1/Q_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC_1/Q_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC_1/Q_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_RST_SYNC_1/Q_reg[0]/Q (DFFRQX2M)                     0.57       0.57 f
  U0_RST_SYNC_1/Q_reg[1]/D (DFFRQX2M)                     0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_1/Q_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_data_sync_1/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/U1/Q_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/U0/Q_reg[0][1]/CK (DFFRHQX1M)            0.00       0.00 r
  U0_data_sync_1/U0/Q_reg[0][1]/Q (DFFRHQX1M)             0.59       0.59 f
  U0_data_sync_1/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_2)
                                                          0.00       0.59 f
  U0_data_sync_1/U1/signal_in (pulse_generator_0)         0.00       0.59 f
  U0_data_sync_1/U1/Q_reg/D (DFFRHQX1M)                   0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/U1/Q_reg/CK (DFFRHQX1M)                  0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_Reg_File/registers_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][7]/Q (DFFRHQX4M)           0.41       0.41 f
  U0_Reg_File/U8/Y (OAI2BB2X1M)                           0.49       0.90 f
  U0_Reg_File/registers_reg[1][7]/D (DFFRHQX4M)           0.00       0.90 f
  data arrival time                                                  0.90

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[1][7]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: U0_Reg_File/registers_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][6]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][6]/Q (DFFRHQX4M)           0.42       0.42 f
  U0_Reg_File/U9/Y (OAI2BB2X1M)                           0.49       0.90 f
  U0_Reg_File/registers_reg[1][6]/D (DFFRHQX4M)           0.00       0.90 f
  data arrival time                                                  0.90

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[1][6]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_Reg_File/registers_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][3]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][3]/Q (DFFRHQX4M)           0.42       0.42 f
  U0_Reg_File/U157/Y (OAI2BB2X1M)                         0.49       0.91 f
  U0_Reg_File/registers_reg[1][3]/D (DFFRHQX4M)           0.00       0.91 f
  data arrival time                                                  0.91

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[1][3]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U0_Reg_File/registers_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[2][1]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[2][1]/Q (DFFRHQX4M)           0.46       0.46 f
  U0_Reg_File/U159/Y (OAI2BB2X1M)                         0.51       0.96 f
  U0_Reg_File/registers_reg[2][1]/D (DFFRHQX4M)           0.00       0.96 f
  data arrival time                                                  0.96

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[2][1]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U0_SYS_CTRL/current_state_2_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/current_state_2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_2_reg[2]/CK (DFFRHQX4M)       0.00       0.00 r
  U0_SYS_CTRL/current_state_2_reg[2]/Q (DFFRHQX4M)        0.46       0.46 f
  U0_SYS_CTRL/U119/Y (OAI211X2M)                          0.58       1.05 r
  U0_SYS_CTRL/current_state_2_reg[1]/D (DFFRHQX4M)        0.00       1.05 r
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_2_reg[1]/CK (DFFRHQX4M)       0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0_SYS_CTRL/current_state_2_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/current_state_2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_2_reg[2]/CK (DFFRHQX4M)       0.00       0.00 r
  U0_SYS_CTRL/current_state_2_reg[2]/Q (DFFRHQX4M)        0.64       0.64 r
  U0_SYS_CTRL/U116/Y (OAI211X2M)                          0.38       1.02 f
  U0_SYS_CTRL/current_state_2_reg[0]/D (DFFRHQX1M)        0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_2_reg[0]/CK (DFFRHQX1M)       0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0_data_sync_1/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/sync_bus_reg[5]/CK (DFFRHQX4M)           0.00       0.00 r
  U0_data_sync_1/sync_bus_reg[5]/Q (DFFRHQX4M)            0.46       0.46 f
  U0_data_sync_1/U21/Y (AO22X1M)                          0.57       1.03 f
  U0_data_sync_1/sync_bus_reg[5]/D (DFFRHQX4M)            0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/sync_bus_reg[5]/CK (DFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_Reg_File/registers_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][0]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][0]/Q (DFFRHQX4M)           0.41       0.41 r
  U0_Reg_File/U28/Y (INVX12M)                             0.11       0.51 f
  U0_Reg_File/U29/Y (CLKINVX40M)                          0.16       0.67 r
  U0_Reg_File/U126/Y (OAI2BB2X1M)                         0.41       1.09 r
  U0_Reg_File/registers_reg[1][0]/D (DFFRHQX4M)           0.00       1.09 r
  data arrival time                                                  1.09

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[1][0]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_data_sync_1/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/sync_bus_reg[1]/CK (DFFRHQX4M)           0.00       0.00 r
  U0_data_sync_1/sync_bus_reg[1]/Q (DFFRHQX4M)            0.46       0.46 f
  U0_data_sync_1/U19/Y (AO22X1M)                          0.57       1.03 f
  U0_data_sync_1/sync_bus_reg[1]/D (DFFRHQX4M)            0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/sync_bus_reg[1]/CK (DFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U0_data_sync_1/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/sync_bus_reg[2]/CK (DFFRHQX4M)           0.00       0.00 r
  U0_data_sync_1/sync_bus_reg[2]/Q (DFFRHQX4M)            0.47       0.47 f
  U0_data_sync_1/U20/Y (AO22X1M)                          0.58       1.04 f
  U0_data_sync_1/sync_bus_reg[2]/D (DFFRHQX4M)            0.00       1.04 f
  data arrival time                                                  1.04

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/sync_bus_reg[2]/CK (DFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_Reg_File/registers_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[2][0]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[2][0]/Q (DFFRHQX4M)           0.50       0.50 f
  U0_Reg_File/U127/Y (OAI2BB2X1M)                         0.53       1.03 f
  U0_Reg_File/registers_reg[2][0]/D (DFFRHQX4M)           0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[2][0]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_Reg_File/registers_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][5]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][5]/Q (DFFRHQX4M)           0.50       0.50 f
  U0_Reg_File/U206/Y (OAI2BB2X1M)                         0.53       1.03 f
  U0_Reg_File/registers_reg[3][5]/D (DFFRHQX4M)           0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][5]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_Reg_File/registers_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][4]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][4]/Q (DFFRHQX4M)           0.50       0.50 f
  U0_Reg_File/U163/Y (OAI2BB2X1M)                         0.53       1.03 f
  U0_Reg_File/registers_reg[3][4]/D (DFFRHQX4M)           0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][4]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U0_Reg_File/registers_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][1]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][1]/Q (DFFRHQX4M)           0.50       0.50 f
  U0_Reg_File/U162/Y (OAI2BB2X1M)                         0.53       1.03 f
  U0_Reg_File/registers_reg[3][1]/D (DFFRHQX4M)           0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][1]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_Reg_File/registers_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][2]/CK (DFFRHQX4M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][2]/Q (DFFRHQX4M)           0.50       0.50 f
  U0_Reg_File/U143/Y (OAI2BB2X1M)                         0.53       1.03 f
  U0_Reg_File/registers_reg[3][2]/D (DFFRHQX4M)           0.00       1.03 f
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][2]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_data_sync_1/sync_bus_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/sync_bus_reg[6]/CK (DFFRHQX4M)           0.00       0.00 r
  U0_data_sync_1/sync_bus_reg[6]/Q (DFFRHQX4M)            0.50       0.50 f
  U0_data_sync_1/U18/Y (AO22X1M)                          0.59       1.09 f
  U0_data_sync_1/sync_bus_reg[6]/D (DFFRHQX4M)            0.00       1.09 f
  data arrival time                                                  1.09

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/sync_bus_reg[6]/CK (DFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_data_sync_1/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_data_sync_1/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/sync_bus_reg[4]/CK (DFFRHQX4M)           0.00       0.00 r
  U0_data_sync_1/sync_bus_reg[4]/Q (DFFRHQX4M)            0.50       0.50 f
  U0_data_sync_1/U17/Y (AO22X1M)                          0.59       1.10 f
  U0_data_sync_1/sync_bus_reg[4]/D (DFFRHQX4M)            0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_1/sync_bus_reg[4]/CK (DFFRHQX4M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/isPreviousOperationALU_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/isPreviousOperationALU_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/isPreviousOperationALU_reg/CK (DFFRX1M)     0.00       0.00 r
  U0_SYS_CTRL/isPreviousOperationALU_reg/QN (DFFRX1M)     0.84       0.84 r
  U0_SYS_CTRL/U44/Y (OAI31X2M)                            0.34       1.19 f
  U0_SYS_CTRL/isPreviousOperationALU_reg/D (DFFRX1M)      0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/isPreviousOperationALU_reg/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_Reg_File/registers_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][1]/CK (DFFRHQX8M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][1]/Q (DFFRHQX8M)           0.58       0.58 f
  U0_Reg_File/U156/Y (OAI2BB2X1M)                         0.54       1.12 f
  U0_Reg_File/registers_reg[1][1]/D (DFFRHQX8M)           0.00       1.12 f
  data arrival time                                                  1.12

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[1][1]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U0_Reg_File/registers_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][7]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][7]/Q (DFFRHQX1M)           0.59       0.59 f
  U0_Reg_File/U208/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[3][7]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][7]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[3][6]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[3][6]/Q (DFFRHQX1M)           0.59       0.59 f
  U0_Reg_File/U207/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[3][6]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[3][6]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_SYS_CTRL/write_address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/write_address_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/write_address_reg[0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_SYS_CTRL/write_address_reg[0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_SYS_CTRL/U122/Y (OAI2BB2X1M)                         0.56       1.16 f
  U0_SYS_CTRL/write_address_reg[0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/write_address_reg[0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][7]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][7]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U241/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][7]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][6]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][6]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U240/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][6]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][5]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][5]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U239/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][5]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][5]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][4]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][4]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U196/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][4]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][4]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][3]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][3]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U195/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][3]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][3]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][2]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][2]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U154/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][2]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][2]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][1]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][1]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U194/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][1]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][1]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[14][0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[14][0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U139/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[14][0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[14][0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][7]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][7]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U229/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][7]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][6]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][6]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U228/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][6]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][5]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][5]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U227/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][5]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][5]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][4]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][4]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U184/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][4]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][4]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][3]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][3]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U183/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][3]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][3]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][2]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][2]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U150/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][2]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][2]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][1]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][1]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U182/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][1]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][1]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[10][0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[10][0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U135/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[10][0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[10][0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][7]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][7]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U217/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][7]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][7]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][6]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][6]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U216/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][6]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][6]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][5]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][5]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U215/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][5]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][5]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][4]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][4]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U172/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][4]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][4]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][3]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][3]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U171/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][3]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][3]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][2]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U146/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][2]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][2]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][1]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U170/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][1]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[6][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[6][0]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U131/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[6][0]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[6][0]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][7]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][7]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U238/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][7]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][6]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][6]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U237/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][6]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][5]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][5]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U236/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][5]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][5]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][4]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][4]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U193/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][4]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][4]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][3]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][3]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U192/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][3]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][3]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][2]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][2]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U153/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][2]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][2]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][1]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][1]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U191/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][1]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][1]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[13][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[13][0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[13][0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U138/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[13][0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[13][0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][7]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][7]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U226/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][7]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][7]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][6]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][6]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U225/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][6]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][6]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][5]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][5]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U224/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][5]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][5]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][4]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][4]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U181/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][4]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][4]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][3]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][3]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U180/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][3]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][3]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][2]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U149/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][2]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][2]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][1]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U179/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][1]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[9][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[9][0]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U134/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[9][0]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[9][0]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][7]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][7]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U214/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][7]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][7]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][6]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][6]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U213/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][6]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][6]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][5]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][5]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U212/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][5]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][5]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][4]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][4]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U169/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][4]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][4]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][3]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][3]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U168/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][3]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][3]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][2]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U145/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][2]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][2]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][1]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U167/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][1]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[5][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[5][0]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U130/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[5][0]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[5][0]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][7]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][7]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U244/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][7]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][6]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][6]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U243/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][6]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][5]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][5]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U242/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][5]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][5]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][4]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][4]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U199/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][4]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][4]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][3]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][3]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U198/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][3]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][3]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][2]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][2]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U155/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][2]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][2]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][1]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][1]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U197/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][1]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][1]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[15][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[15][0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[15][0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U140/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[15][0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[15][0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][7]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][7]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U232/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][7]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][7]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][6]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][6]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U231/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][6]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][6]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][5]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][5]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U230/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][5]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][5]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][4]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][4]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U187/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][4]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][4]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][3]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][3]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U186/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][3]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][3]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][2]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][2]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U151/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][2]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][2]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][1]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][1]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U185/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][1]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][1]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[11][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[11][0]/CK (DFFRHQX1M)         0.00       0.00 r
  U0_Reg_File/registers_reg[11][0]/Q (DFFRHQX1M)          0.60       0.60 f
  U0_Reg_File/U136/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[11][0]/D (DFFRHQX1M)          0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[11][0]/CK (DFFRHQX1M)         0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][7]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][7]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U220/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][7]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][7]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][6]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][6]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U219/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][6]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][6]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][5]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][5]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U218/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][5]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][5]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][4]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][4]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U175/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][4]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][4]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][3]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][3]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U174/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][3]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][3]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][2]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U147/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][2]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][2]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][1]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U173/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][1]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[7][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[7][0]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U132/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[7][0]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[7][0]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[4][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[4][1]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U164/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[4][1]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[4][1]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_Reg_File/registers_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[4][0]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[4][0]/Q (DFFRHQX1M)           0.60       0.60 f
  U0_Reg_File/U129/Y (OAI2BB2X1M)                         0.57       1.16 f
  U0_Reg_File/registers_reg[4][0]/D (DFFRHQX1M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_Reg_File/registers_reg[4][0]/CK (DFFRHQX1M)          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_RST_SYNC_2/Q_reg[0]/CK
              (internal path startpoint clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC_2/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC_2/Q_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_RST_SYNC_2/Q_reg[0]/Q (DFFRQX2M)                     0.57       0.57 f
  U0_RST_SYNC_2/Q_reg[1]/D (DFFRQX2M)                     0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC_2/Q_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  U0_UART/U1_UART_Rx/U3_Counter/U26/Y (OAI33X2M)          0.34       1.15 f
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/D (DFFRQX4M)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U0_ClkDiv/divided_clk_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/divided_clk_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/divided_clk_reg/Q (DFFRQX2M)                  0.67       0.67 f
  U0_ClkDiv/U19/Y (XOR2X1M)                               0.49       1.16 f
  U0_ClkDiv/divided_clk_reg/D (DFFRQX2M)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/divided_clk_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U0_UART/U1_UART_Rx/U5_Start/glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U5_Start/glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/Q (DFFRQX2M)     0.66       0.66 f
  U0_UART/U1_UART_Rx/U5_Start/U2/Y (AO2B2XLM)             0.58       1.24 f
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/D (DFFRQX2M)     0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART/U1_UART_Rx/U1_Sampler/U19/Y (AO2B2XLM)          0.58       1.25 f
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/D (DFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/Q (DFFRQX2M)
                                                          0.75       0.75 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U11/Y (OAI2BB2X1M)
                                                          0.53       1.28 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/Q (DFFRQX4M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U3_Counter/U31/Y (NAND4X1M)          0.42       1.18 r
  U0_UART/U1_UART_Rx/U3_Counter/U30/Y (OAI31X2M)          0.25       1.43 f
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U3_Counter/U29/Y (INVX2M)            0.49       1.24 r
  U0_UART/U1_UART_Rx/U3_Counter/U27/Y (OAI32X2M)          0.28       1.52 f
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/D (DFFRQX2M)
                                                          0.00       1.52 f
  data arrival time                                                  1.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/Q (DFFRQX2M)
                                                          0.55       0.55 r
  U0_UART/U1_UART_Rx/U6_Stop/U2/Y (CLKBUFX16M)            0.62       1.17 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error (stop_check)      0.00       1.17 r
  U0_UART/U1_UART_Rx/U0_FSM/stop_error (UART_Rx_FSM)      0.00       1.17 r
  U0_UART/U1_UART_Rx/U0_FSM/U65/Y (NOR3X1M)               0.38       1.55 f
  U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg/D (DFFRQX2M)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/Q (DFFRHQX8M)
                                                          0.66       0.66 f
  U0_UART/U1_UART_Rx/U3_Counter/U3/Y (AND2X2M)            0.46       1.12 f
  U0_UART/U1_UART_Rx/U3_Counter/U18/Y (NOR2X2M)           0.48       1.60 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/D (DFFRHQX8M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U1_UART_Rx/U4_Parity/U2/Y (BUFX10M)             0.46       1.05 f
  U0_UART/U1_UART_Rx/U4_Parity/U3/Y (OAI2BB2X1M)          0.55       1.60 f
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/D (DFFRQX2M)
                                                          0.00       1.60 f
  data arrival time                                                  1.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART/U1_UART_Rx/U1_Sampler/U22/Y (INVX2M)            0.46       1.14 r
  U0_UART/U1_UART_Rx/U1_Sampler/U18/Y (OAI2BB2X1M)        0.48       1.61 f
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/D (DFFRQX2M)
                                                          0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/Q (DFFRQX2M)
                                                          0.67       0.67 f
  U0_UART/U1_UART_Rx/U1_Sampler/U21/Y (INVX2M)            0.46       1.14 r
  U0_UART/U1_UART_Rx/U1_Sampler/U17/Y (OAI2BB2X1M)        0.48       1.61 f
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/D (DFFRQX2M)
                                                          0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/Q (DFFRQX2M)
                                                          0.75       0.75 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U16/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U8/Y (OAI22X1M)      0.38       1.62 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       1.62 f
  data arrival time                                                  1.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U1_UART_Rx/U0_FSM/U28/Y (NOR3X2M)               0.32       1.20 f
  U0_UART/U1_UART_Rx/U0_FSM/U27/Y (AOI2BB1X2M)            0.45       1.65 f
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/Q (DFFRQX2M)
                                                          0.75       0.75 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U18/Y (INVX2M)       0.48       1.23 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U3/Y (OAI22X1M)      0.40       1.64 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/Q (DFFRQX2M)
                                                          0.75       0.75 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U17/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U6/Y (OAI22X1M)      0.40       1.64 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U15/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U5/Y (OAI22X1M)      0.40       1.64 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U13/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U7/Y (OAI22X1M)      0.40       1.64 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U14/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U4/Y (OAI22X1M)      0.40       1.64 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U13/Y (INVX2M)       0.48       1.24 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U9/Y (OAI2BB2X1M)
                                                          0.47       1.71 f
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       1.71 f
  data arrival time                                                  1.71

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/Q (DFFRQX2M)
                                                          0.55       0.55 r
  U0_UART/U1_UART_Rx/U6_Stop/U2/Y (CLKBUFX16M)            0.62       1.17 r
  U0_UART/U1_UART_Rx/U6_Stop/U3/Y (OAI2BB2X1M)            0.45       1.62 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/D (DFFRQX2M)
                                                          0.00       1.62 r
  data arrival time                                                  1.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/Q (DFFRHQX8M)
                                                          0.65       0.65 f
  U0_UART/U1_UART_Rx/U3_Counter/U7/Y (AND2X2M)            0.37       1.03 f
  U0_UART/U1_UART_Rx/U3_Counter/U35/S (ADDHX1M)           0.45       1.48 f
  U0_UART/U1_UART_Rx/U3_Counter/U19/Y (NOR2BX2M)          0.34       1.81 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/D (DFFRHQX8M)
                                                          0.00       1.81 f
  data arrival time                                                  1.81

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.55       1.42 f
  U0_ClkDiv/U13/Y (NOR2BX2M)                              0.45       1.87 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U1_UART_Rx/U3_Counter/U9/Y (OAI31X2M)           0.82       1.58 r
  U0_UART/U1_UART_Rx/U3_Counter/U14/Y (NOR2X1M)           0.30       1.88 f
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.88 f
  data arrival time                                                  1.88

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.75       0.75 f
  U0_ClkDiv/U9/Y (AND2X2M)                                0.39       1.14 f
  U0_ClkDiv/U3/Y (XNOR2X4M)                               0.40       1.53 r
  U0_ClkDiv/U34/Y (NOR2X1M)                               0.36       1.90 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/Q (DFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U1_UART_Rx/U3_Counter/U8/Y (AND2X2M)            0.43       1.35 f
  U0_UART/U1_UART_Rx/U3_Counter/U34/Y (XNOR2X2M)          0.41       1.76 r
  U0_UART/U1_UART_Rx/U3_Counter/U33/Y (NOR2X2M)           0.26       2.02 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/D (DFFRQX4M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U1_UART_Rx/U3_Counter/U4/Y (AND2X2M)            0.40       1.32 f
  U0_UART/U1_UART_Rx/U3_Counter/U38/S (ADDHX1M)           0.45       1.77 f
  U0_UART/U1_UART_Rx/U3_Counter/U22/Y (NOR2BX2M)          0.33       2.11 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/D (DFFRQX4M)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/Q (DFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U1_UART_Rx/U3_Counter/U6/Y (AND2X2M)            0.40       1.32 f
  U0_UART/U1_UART_Rx/U3_Counter/U37/S (ADDHX1M)           0.45       1.78 f
  U0_UART/U1_UART_Rx/U3_Counter/U21/Y (NOR2BX2M)          0.33       2.11 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/D (DFFRQX4M)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/Q (DFFRQX4M)
                                                          0.92       0.92 f
  U0_UART/U1_UART_Rx/U3_Counter/U5/Y (AND2X2M)            0.40       1.32 f
  U0_UART/U1_UART_Rx/U3_Counter/U36/S (ADDHX1M)           0.45       1.78 f
  U0_UART/U1_UART_Rx/U3_Counter/U20/Y (NOR2BX2M)          0.33       2.11 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/D (DFFRQX4M)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.86       0.86 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.53       1.39 f
  U0_UART/U1_UART_Rx/U0_FSM/U21/Y (INVXLM)                0.58       1.97 r
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.86       0.86 f
  U0_UART/U1_UART_Rx/U0_FSM/U4/Y (AOI21X2M)               0.97       1.83 r
  U0_UART/U1_UART_Rx/U0_FSM/U17/Y (INVXLM)                0.53       2.37 f
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.75       0.75 f
  U0_ClkDiv/U6/Y (AND2X2M)                                0.35       1.10 f
  U0_ClkDiv/U22/S (ADDHX1M)                               0.45       1.55 f
  U0_ClkDiv/U38/Y (CLKINVX1M)                             0.73       2.29 r
  U0_ClkDiv/U37/Y (NOR2X1M)                               0.43       2.71 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.71 f
  data arrival time                                                  2.71

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.70


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.75       0.75 f
  U0_ClkDiv/U7/Y (AND2X2M)                                0.35       1.10 f
  U0_ClkDiv/U23/S (ADDHX1M)                               0.45       1.55 f
  U0_ClkDiv/U36/Y (CLKINVX1M)                             0.74       2.29 r
  U0_ClkDiv/U35/Y (NOR2X1M)                               0.43       2.72 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.72 f
  data arrival time                                                  2.72

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.70


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.75       0.75 f
  U0_ClkDiv/U5/Y (AND2X2M)                                0.35       1.10 f
  U0_ClkDiv/U21/S (ADDHX1M)                               0.45       1.55 f
  U0_ClkDiv/U40/Y (CLKINVX1M)                             0.74       2.30 r
  U0_ClkDiv/U39/Y (NOR2X1M)                               0.43       2.73 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       2.73 f
  data arrival time                                                  2.73

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.72


  Startpoint: U0_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.75       0.75 f
  U0_ClkDiv/U4/Y (AND2X2M)                                0.35       1.10 f
  U0_ClkDiv/U20/S (ADDHX1M)                               0.45       1.55 f
  U0_ClkDiv/U42/Y (CLKINVX1M)                             0.75       2.30 r
  U0_ClkDiv/U41/Y (NOR2X1M)                               0.43       2.73 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       2.73 f
  data arrival time                                                  2.73

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.72


  Startpoint: U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: PARITY_ERROR
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U1_UART_Rx/U4_Parity/U2/Y (BUFX10M)             0.46       1.05 f
  U0_UART/U1_UART_Rx/U4_Parity/parity_error (parity_check)
                                                          0.00       1.05 f
  U0_UART/U1_UART_Rx/PAR_ERR (UART_Rx)                    0.00       1.05 f
  U0_UART/PAR_ERR_RX (UART)                               0.00       1.05 f
  PARITY_ERROR (out)                                      0.00       1.05 f
  data arrival time                                                  1.05

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                       55.20


  Startpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/Q (DFFRQX2M)
                                                          0.59       0.59 f
  U0_UART/U1_UART_Rx/U6_Stop/U2/Y (CLKBUFX16M)            0.58       1.16 f
  U0_UART/U1_UART_Rx/U6_Stop/stop_error (stop_check)      0.00       1.16 f
  U0_UART/U1_UART_Rx/STP_ERR (UART_Rx)                    0.00       1.16 f
  U0_UART/STP_ERR_RX (UART)                               0.00       1.16 f
  STOP_ERROR (out)                                        0.00       1.16 f
  data arrival time                                                  1.16

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                       55.32


  Startpoint: U0_data_sync_2/U0/Q_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/U0/Q_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][0]/Q (DFFRQX1M)              0.66       0.66 f
  U0_data_sync_2/U0/Q_reg[0][1]/D (DFFRQX1M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/U1/Q_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.82       0.82 f
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.82 f
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.82 f
  U0_data_sync_2/U1/Q_reg/D (DFFRQX1M)                    0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/U1/Q_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_UART/U0_UART_Tx/U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/Q (DFFRQX2M)       0.76       0.76 f
  U0_UART/U0_UART_Tx/U1/U30/Y (AND3X2M)                   0.38       1.14 f
  U0_UART/U0_UART_Tx/U1/done_reg/D (DFFRQX2M)             0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/done_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/QN (DFFRX4M)
                                                          0.69       0.69 r
  U0_UART/U0_UART_Tx/U0/U6/Y (AOI21X6M)                   0.42       1.12 f
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_UART/U0_UART_Tx/U1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/Q (DFFRQX2M)       0.88       0.88 r
  U0_UART/U0_UART_Tx/U1/U23/Y (OAI32X2M)                  0.34       1.22 f
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/D (DFFRQX2M)       0.00       1.22 f
  data arrival time                                                  1.22

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U20/Y (OAI2BB1X2M)                0.42       1.25 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/D (DFFRX1M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U18/Y (OAI2BB1X2M)                0.42       1.25 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/D (DFFRX1M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U16/Y (OAI2BB1X2M)                0.42       1.25 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/D (DFFRX1M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U14/Y (OAI2BB1X2M)                0.42       1.25 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/D (DFFRX1M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U12/Y (OAI2BB1X2M)                0.42       1.25 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/D (DFFRX1M)      0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/Q (DFFRX4M)
                                                          0.98       0.98 r
  U0_UART/U0_UART_Tx/U0/U12/Y (NOR3X4M)                   0.28       1.26 f
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/D (DFFRX4M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/Q (DFFRX1M)      0.82       0.82 f
  U0_UART/U0_UART_Tx/U1/U10/Y (OAI2BB1X2M)                0.45       1.28 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/D (DFFRX1M)      0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/Q (DFFRX1M)      0.83       0.83 f
  U0_UART/U0_UART_Tx/U1/U8/Y (OAI2BB1X2M)                 0.45       1.28 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/D (DFFRX1M)      0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U0_data_sync_2/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[7]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[7]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/sync_bus[7] (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_1)
                                                          0.00       0.75 f
  U0_UART/P_DATA_TX[7] (UART)                             0.00       0.75 f
  U0_UART/U0_UART_Tx/P_DATA[7] (UART_Tx)                  0.00       0.75 f
  U0_UART/U0_UART_Tx/U1/data_in[7] (serializer)           0.00       0.75 f
  U0_UART/U0_UART_Tx/U1/U22/Y (AO22X1M)                   0.60       1.35 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]/D (DFFRX1M)      0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_data_sync_2/sync_bus_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[6]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[6]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U12/Y (AO22X1M)                          0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[6]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_data_sync_2/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[1]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U7/Y (AO22X1M)                           0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[1]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_data_sync_2/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[5]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[5]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U11/Y (AO22X1M)                          0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[5]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U0_data_sync_2/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[0]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U6/Y (AO22X1M)                           0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[0]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_data_sync_2/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[4]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[4]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U10/Y (AO22X1M)                          0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[4]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_data_sync_2/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[3]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U9/Y (AO22X1M)                           0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[3]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_data_sync_2/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[7]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[7]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U13/Y (AO22X1M)                          0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[7]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_data_sync_2/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/sync_bus_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  U0_data_sync_2/sync_bus_reg[2]/Q (DFFRQX2M)             0.75       0.75 f
  U0_data_sync_2/U8/Y (AO22X1M)                           0.60       1.35 f
  U0_data_sync_2/sync_bus_reg[2]/D (DFFRQX2M)             0.00       1.35 f
  data arrival time                                                  1.35

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/sync_bus_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U0_UART/U0_UART_Tx/U2/parity_result_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U2/parity_result_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U2/parity_result_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U2/parity_result_reg/Q (DFFRX1M)     0.83       0.83 f
  U0_UART/U0_UART_Tx/U2/U2/Y (OAI2BB2X1M)                 0.56       1.39 f
  U0_UART/U0_UART_Tx/U2/parity_result_reg/D (DFFRX1M)     0.00       1.39 f
  data arrival time                                                  1.39

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U2/parity_result_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/QN (DFFRX4M)
                                                          0.69       0.69 r
  U0_UART/U0_UART_Tx/U0/U6/Y (AOI21X6M)                   0.42       1.12 f
  U0_UART/U0_UART_Tx/U0/U10/Y (NAND2BX2M)                 0.37       1.49 f
  U0_UART/U0_UART_Tx/U0/busy_reg/D (DFFRX1M)              0.00       1.49 f
  data arrival time                                                  1.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U0/busy_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_UART/U0_UART_Tx/U1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/Q (DFFRQX2M)       1.04       1.04 r
  U0_UART/U0_UART_Tx/U1/U3/Y (NOR2X2M)                    0.49       1.53 f
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/D (DFFRQX2M)       0.00       1.53 f
  data arrival time                                                  1.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U0_UART/U0_UART_Tx/U1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/Q (DFFRQX2M)       0.84       0.84 f
  U0_UART/U0_UART_Tx/U1/U29/Y (XNOR2X2M)                  0.48       1.32 r
  U0_UART/U0_UART_Tx/U1/U28/Y (NOR2X2M)                   0.26       1.58 f
  U0_UART/U0_UART_Tx/U1/counter_reg[1]/D (DFFRQX2M)       0.00       1.58 f
  data arrival time                                                  1.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U1/counter_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U3/out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/Q (DFFRX4M)
                                                          0.98       0.98 r
  U0_UART/U0_UART_Tx/U0/U12/Y (NOR3X4M)                   0.28       1.26 f
  U0_UART/U0_UART_Tx/U0/mux_sel[2] (UART_Tx_FSM)          0.00       1.26 f
  U0_UART/U0_UART_Tx/U3/sel[2] (MUX_8x1)                  0.00       1.26 f
  U0_UART/U0_UART_Tx/U3/U5/Y (MX2X2M)                     0.32       1.58 f
  U0_UART/U0_UART_Tx/U3/out_reg/D (DFFSQX2M)              0.00       1.58 f
  data arrival time                                                  1.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U3/out_reg/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U0_data_sync_2/U1/Q_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U1/Q_reg/CK (DFFRQX1M)                   0.00       0.00 r
  U0_data_sync_2/U1/Q_reg/Q (DFFRQX1M)                    0.67       0.67 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.23       0.90 f
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       0.90 f
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.76       1.66 f
  U0_data_sync_2/enable_pulse_reg/D (DFFRQX1M)            0.00       1.66 f
  data arrival time                                                  1.66

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_data_sync_2/enable_pulse_reg/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: U0_data_sync_2/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/enable_pulse_reg/CK (DFFRQX1M)           0.00       0.00 r
  U0_data_sync_2/enable_pulse_reg/Q (DFFRQX1M)            0.69       0.69 r
  U0_data_sync_2/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_1)
                                                          0.00       0.69 r
  U0_UART/DATA_VALID_TX (UART)                            0.00       0.69 r
  U0_UART/U0_UART_Tx/DATA_VALID (UART_Tx)                 0.00       0.69 r
  U0_UART/U0_UART_Tx/U0/Data_Valid (UART_Tx_FSM)          0.00       0.69 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.38       1.07 f
  U0_UART/U0_UART_Tx/U0/U8/Y (CLKINVX2M)                  0.69       1.76 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U0_UART/U0_UART_Tx/U3/out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U3/out_reg/CK (DFFSQX2M)             0.00       0.00 r
  U0_UART/U0_UART_Tx/U3/out_reg/Q (DFFSQX2M)              0.56       0.56 f
  U0_UART/U0_UART_Tx/U3/U3/Y (INVXLM)                     0.62       1.18 r
  U0_UART/U0_UART_Tx/U3/U4/Y (INVX8M)                     0.64       1.81 f
  U0_UART/U0_UART_Tx/U3/out (MUX_8x1)                     0.00       1.81 f
  U0_UART/U0_UART_Tx/TX_OUT (UART_Tx)                     0.00       1.81 f
  U0_UART/TX_OUT (UART)                                   0.00       1.81 f
  TX_OUT (out)                                            0.00       1.81 f
  data arrival time                                                  1.81

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                       55.97


1
