<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: interface test
rc: 0 (means success: 1)
tags: 25.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-25
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>
defines: 
time_elapsed: 0.184s
ram usage: 25996 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4mdu32z4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-25 <a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-7" target="file-frame">tests/chapter-25/25.3-interface.sv:7</a>: No timescale set for &#34;test_bus&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-11" target="file-frame">tests/chapter-25/25.3-interface.sv:11</a>: No timescale set for &#34;sub&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-14" target="file-frame">tests/chapter-25/25.3-interface.sv:14</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-11" target="file-frame">tests/chapter-25/25.3-interface.sv:11</a>: Compile module &#34;work@sub&#34;.

[INF:CP0304] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-7" target="file-frame">tests/chapter-25/25.3-interface.sv:7</a>: Compile interface &#34;work@test_bus&#34;.

[INF:CP0303] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-14" target="file-frame">tests/chapter-25/25.3-interface.sv:14</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-25/25.3-interface.sv.html#l-14" target="file-frame">tests/chapter-25/25.3-interface.sv:14</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp4mdu32z4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sub
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4mdu32z4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4mdu32z4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@test_bus, file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:7, parent:work@top
   |vpiDefName:work@test_bus
   |vpiFullName:work@test_bus
   |vpiNet:
   \_logic_net: (test_pad), line:8
     |vpiName:test_pad
     |vpiFullName:work@test_bus.test_pad
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@sub, file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:11, parent:work@top
   |vpiDefName:work@sub
   |vpiFullName:work@sub
   |vpiPort:
   \_port: (iface), line:11
     |vpiName:iface
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_interface: work@test_bus, file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:7, parent:work@top
   |vpiNet:
   \_logic_net: (iface), line:11
     |vpiName:iface
     |vpiFullName:work@sub.iface
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:14, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (iface), line:15
     |vpiName:iface
     |vpiFullName:work@top.iface
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:14
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@sub (sub), file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:16, parent:work@top
     |vpiDefName:work@sub
     |vpiName:sub
     |vpiFullName:work@top.sub
     |vpiPort:
     \_port: (iface), line:11, parent:sub
       |vpiName:iface
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (iface), line:16
         |vpiName:iface
         |vpiActual:
         \_logic_net: (iface), line:15, parent:work@top
           |vpiName:iface
           |vpiFullName:work@top.iface
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_interface: work@test_bus (iface), file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:16
           |vpiDefName:work@test_bus
           |vpiName:iface
     |vpiNet:
     \_logic_net: (iface), line:11, parent:sub
       |vpiName:iface
       |vpiFullName:work@top.sub.iface
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../tests/chapter-25/25.3-interface.sv.html" target="file-frame">tests/chapter-25/25.3-interface.sv</a>, line:14
   |vpiNet:
   \_logic_net: (iface), line:15, parent:work@top
Object: \work_top of type 3000
Object: \work_test_bus of type 601
Object: \test_pad of type 36
Object: \work_top of type 32
Object: \sub of type 32
Object: \iface of type 44
Object: \iface of type 36
Object: \iface of type 36
Object: \work_sub of type 32
Object: \iface of type 44
Object: \iface of type 36
Object: \work_top of type 32
Object: \iface of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ee850] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x3206e30] str=&#39;\sub&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3202130] str=&#39;\work_sub&#39;
        AST_ARGUMENT &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x3202290] str=&#39;\iface&#39;
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x32023b0] str=&#39;\iface&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-15" target="file-frame">tests/chapter-25/25.3-interface.sv:15</a>.0-15.0&gt; [0x32025b0] str=&#39;\iface&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ee850] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x3206e30] str=&#39;\sub&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3202130] str=&#39;\work_sub&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x3202290] str=&#39;\iface&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-16" target="file-frame">tests/chapter-25/25.3-interface.sv:16</a>.0-16.0&gt; [0x32023b0 -&gt; 0x32025b0] str=&#39;\iface&#39; basic_prep
      AST_WIRE &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-15" target="file-frame">tests/chapter-25/25.3-interface.sv:15</a>.0-15.0&gt; [0x32025b0] str=&#39;\iface&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_test_bus&#39;.
Dumping AST before simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ee0d0] str=&#39;\work_test_bus&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-8" target="file-frame">tests/chapter-25/25.3-interface.sv:8</a>.0-8.0&gt; [0x31f9c40] str=&#39;\test_pad&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_INTERFACE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31ee0d0] str=&#39;\work_test_bus&#39; basic_prep
      AST_WIRE &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-8" target="file-frame">tests/chapter-25/25.3-interface.sv:8</a>.0-8.0&gt; [0x31f9c40] str=&#39;\test_pad&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sub&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3206fa0] str=&#39;\work_sub&#39;
      AST_INTERFACEPORT &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-11" target="file-frame">tests/chapter-25/25.3-interface.sv:11</a>.0-11.0&gt; [0x3201d60] str=&#39;\iface&#39; port=1
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3201f40] str=&#39;\work_test_bus&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3206fa0] str=&#39;\work_sub&#39; basic_prep
      AST_INTERFACEPORT &lt;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-11" target="file-frame">tests/chapter-25/25.3-interface.sv:11</a>.0-11.0&gt; [0x3201d60] str=&#39;\iface&#39; basic_prep port=1
        AST_INTERFACEPORTTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3201f40] str=&#39;\work_test_bus&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sub
Generating RTLIL representation for module `\work_sub&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_sub
Used module:     \work_test_bus

2.3. Analyzing design hierarchy..
Top module:  \work_sub
Used module:     \work_test_bus

2.4. Analyzing design hierarchy..
Top module:  \work_sub
Used module:     \work_test_bus
Removing unused module `\work_top&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test_bus..
checking module work_sub..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test_bus ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== work_sub ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_test_bus                   1

=== design hierarchy ===

   work_sub                          1
     work_test_bus                   1

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test_bus..
checking module work_sub..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sub&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;iface.test_pad&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
        &#34;iface_inst_from_top_dummy&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_test_bus&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-0" target="file-frame">tests/chapter-25/25.3-interface.sv:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;iface.test_pad&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-0" target="file-frame">tests/chapter-25/25.3-interface.sv:0</a>.0-0.0&#34;
          }
        }
      }
    },
    &#34;work_test_bus&#34;: {
      &#34;attributes&#34;: {
        &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;test_pad&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-8" target="file-frame">tests/chapter-25/25.3-interface.sv:8</a>.0-8.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sub&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sub(\iface.test_pad );
  (* src = &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-0" target="file-frame">tests/chapter-25/25.3-interface.sv:0</a>.0-0.0&#34; *)
  inout \iface.test_pad ;
  (* is_interface = 32&#39;d1 *)
  (* src = &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-0" target="file-frame">tests/chapter-25/25.3-interface.sv:0</a>.0-0.0&#34; *)
  work_test_bus iface_inst_from_top_dummy (
  );
endmodule
Dumping module `\work_test_bus&#39;.

(* is_interface =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test_bus();
  (* src = &#34;<a href="../../../tests/chapter-25/25.3-interface.sv.html#l-8" target="file-frame">tests/chapter-25/25.3-interface.sv:8</a>.0-8.0&#34; *)
  wire test_pad;
endmodule

End of script. Logfile hash: 2b7d1db4b0, CPU: user 0.01s system 0.00s, MEM: 13.10 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x proc_clean (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>