# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 9
attribute \dynports 1
attribute \src "dut.sv:2.1-35.10"
module \blockrom
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 3
  parameter \WORD 7
  parameter \DEPTH 7
  wire width 32 $auto$rtlil.cc:3006:Xor$4
  wire width 32 $auto$rtlil.cc:3006:Xor$6
  wire width 32 $auto$rtlil.cc:3006:Xor$8
  wire width 64 $auto$rtlil.cc:3019:Mul$2
  attribute \src "dut.sv:4.36-4.46"
  wire width 3 input 2 \address_in
  attribute \src "dut.sv:3.37-3.40"
  wire input 1 \clk
  attribute \src "dut.sv:5.36-5.44"
  wire width 8 output 3 \data_out
  attribute \reg 1
  attribute \src "dut.sv:10.15-10.25"
  wire width 8 \data_out_r
  attribute \src "dut.sv:13.10-13.11"
  wire width 32 \i
  attribute \src "dut.sv:13.12-13.13"
  wire width 32 \j
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:11.15-11.21"
  memory width 8 size 8 \memory
  cell $xor $auto$expression.cpp:300:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 32
    connect \A \j
    connect \B { }
    connect \Y $auto$rtlil.cc:3006:Xor$4
  end
  cell $xor $auto$expression.cpp:300:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 32
    connect \A \j
    connect \B { }
    connect \Y $auto$rtlil.cc:3006:Xor$6
  end
  cell $xor $auto$expression.cpp:300:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 32
    connect \A \j
    connect \B { }
    connect \Y $auto$rtlil.cc:3006:Xor$8
  end
  cell $mul $auto$expression.cpp:361:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \j
    connect \B 64'0010010101000101111101001001000101001111011011001101110100011101
    connect \Y $auto$rtlil.cc:3019:Mul$2
  end
  attribute \src "dut.sv:30.24-30.34"
  cell $memrd \memrd_memory
    parameter \ABITS 3
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:16.2-27.5"
  process $proc$dut.sv:16$1
    sync always
    sync init
      update \j 663114306
      update \j $auto$rtlil.cc:3006:Xor$4
      update \j $auto$rtlil.cc:3006:Xor$6
      update \j $auto$rtlil.cc:3006:Xor$8
      memwr \memory \i $auto$rtlil.cc:3019:Mul$2 [7:0] 8'11111111 0'x
  end
  attribute \always_ff 1
  attribute \src "dut.sv:29.2-31.5"
  process $proc$dut.sv:29$1
    sync posedge \clk
      update \data_out_r \memrd_memory_DATA
  end
  connect \data_out \data_out_r
end
