// vsltu
VI_VX_LOOP
({
    WRITE_RD(reg_t(rs1) < reg_t(vs2));
})
