verilog xil_defaultlib --include "../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/b65a" --include "../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ip/HDMI_VGA_hdmi_tx_0_0/sim/clk_wiz_0" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_VGA_controller_0_0/sim/HDMI_VGA_VGA_controller_0_0.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_clk_wiz_0_0/HDMI_VGA_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_clk_wiz_0_0/HDMI_VGA_clk_wiz_0_0.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_color_logic_0_0/sim/HDMI_VGA_color_logic_0_0.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_xlslice_0_0/sim/HDMI_VGA_xlslice_0_0.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_xlslice_0_1/sim/HDMI_VGA_xlslice_0_1.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_xlslice_0_2/sim/HDMI_VGA_xlslice_0_2.v" \
"../../../bd/HDMI_VGA/sim/HDMI_VGA.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_hdmi_tx_0_0/sim/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_hdmi_tx_0_0/sim/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/HDMI_VGA/ipshared/cb76/hdl/encode.v" \
"../../../bd/HDMI_VGA/ipshared/cb76/hdl/serdes_10_to_1.v" \
"../../../bd/HDMI_VGA/ipshared/cb76/hdl/srldelay.v" \
"../../../bd/HDMI_VGA/ipshared/cb76/hdl/hdmi_tx_v1_0.v" \
"../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/cb76/sim/hdmi_tx_tb.v" \
"../../../../Module_13.srcs/sources_1/bd/HDMI_VGA/ipshared/cb76/sim/wrapper.v" \
"../../../bd/HDMI_VGA/ip/HDMI_VGA_hdmi_tx_0_0/sim/HDMI_VGA_hdmi_tx_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
