
STM32F405_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd4  0800c378  0800c378  0001c378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d14c  0800d14c  00020950  2**0
                  CONTENTS
  4 .ARM          00000008  0800d14c  0800d14c  0001d14c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d154  0800d154  00020950  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d154  0800d154  0001d154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d158  0800d158  0001d158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000290  20000000  0800d15c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmbss       00000698  20000290  0800d3ec  00020290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .nzds         00000028  20000928  0800da84  00020928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .ccmram       00000000  10000000  10000000  00020950  2**0
                  CONTENTS
 12 .bss          00005940  20000950  20000950  00020950  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20006290  20006290  00020950  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  00020950  2**0
                  CONTENTS, READONLY
 15 .comment      00000043  00000000  00000000  00020980  2**0
                  CONTENTS, READONLY
 16 .debug_info   0002022c  00000000  00000000  000209c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000564b  00000000  00000000  00040bef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001a68  00000000  00000000  00046240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000142a  00000000  00000000  00047ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000b9b7  00000000  00000000  000490d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00020564  00000000  00000000  00054a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    000e1acc  00000000  00000000  00074fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  00007d84  00000000  00000000  00156abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005f  00000000  00000000  0015e840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000950 	.word	0x20000950
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c360 	.word	0x0800c360

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000954 	.word	0x20000954
 80001cc:	0800c360 	.word	0x0800c360

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f000 b9a4 	b.w	8000fc8 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f83a 	bl	8000d00 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_f2lz>:
 8000c98:	ee07 0a90 	vmov	s15, r0
 8000c9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca4:	d401      	bmi.n	8000caa <__aeabi_f2lz+0x12>
 8000ca6:	f000 b80b 	b.w	8000cc0 <__aeabi_f2ulz>
 8000caa:	eef1 7a67 	vneg.f32	s15, s15
 8000cae:	b508      	push	{r3, lr}
 8000cb0:	ee17 0a90 	vmov	r0, s15
 8000cb4:	f000 f804 	bl	8000cc0 <__aeabi_f2ulz>
 8000cb8:	4240      	negs	r0, r0
 8000cba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cbe:	bd08      	pop	{r3, pc}

08000cc0 <__aeabi_f2ulz>:
 8000cc0:	b5d0      	push	{r4, r6, r7, lr}
 8000cc2:	f7ff fc51 	bl	8000568 <__aeabi_f2d>
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <__aeabi_f2ulz+0x38>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	4606      	mov	r6, r0
 8000ccc:	460f      	mov	r7, r1
 8000cce:	f7ff fca3 	bl	8000618 <__aeabi_dmul>
 8000cd2:	f000 f97b 	bl	8000fcc <__aeabi_d2uiz>
 8000cd6:	4604      	mov	r4, r0
 8000cd8:	f7ff fc24 	bl	8000524 <__aeabi_ui2d>
 8000cdc:	4b07      	ldr	r3, [pc, #28]	; (8000cfc <__aeabi_f2ulz+0x3c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f7ff fc9a 	bl	8000618 <__aeabi_dmul>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	4630      	mov	r0, r6
 8000cea:	4639      	mov	r1, r7
 8000cec:	f7ff fadc 	bl	80002a8 <__aeabi_dsub>
 8000cf0:	f000 f96c 	bl	8000fcc <__aeabi_d2uiz>
 8000cf4:	4621      	mov	r1, r4
 8000cf6:	bdd0      	pop	{r4, r6, r7, pc}
 8000cf8:	3df00000 	.word	0x3df00000
 8000cfc:	41f00000 	.word	0x41f00000

08000d00 <__udivmoddi4>:
 8000d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d04:	9e08      	ldr	r6, [sp, #32]
 8000d06:	460d      	mov	r5, r1
 8000d08:	4604      	mov	r4, r0
 8000d0a:	460f      	mov	r7, r1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d14a      	bne.n	8000da6 <__udivmoddi4+0xa6>
 8000d10:	428a      	cmp	r2, r1
 8000d12:	4694      	mov	ip, r2
 8000d14:	d965      	bls.n	8000de2 <__udivmoddi4+0xe2>
 8000d16:	fab2 f382 	clz	r3, r2
 8000d1a:	b143      	cbz	r3, 8000d2e <__udivmoddi4+0x2e>
 8000d1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d20:	f1c3 0220 	rsb	r2, r3, #32
 8000d24:	409f      	lsls	r7, r3
 8000d26:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2a:	4317      	orrs	r7, r2
 8000d2c:	409c      	lsls	r4, r3
 8000d2e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d32:	fa1f f58c 	uxth.w	r5, ip
 8000d36:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d3a:	0c22      	lsrs	r2, r4, #16
 8000d3c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d40:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d44:	fb01 f005 	mul.w	r0, r1, r5
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	d90a      	bls.n	8000d62 <__udivmoddi4+0x62>
 8000d4c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d50:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d54:	f080 811c 	bcs.w	8000f90 <__udivmoddi4+0x290>
 8000d58:	4290      	cmp	r0, r2
 8000d5a:	f240 8119 	bls.w	8000f90 <__udivmoddi4+0x290>
 8000d5e:	3902      	subs	r1, #2
 8000d60:	4462      	add	r2, ip
 8000d62:	1a12      	subs	r2, r2, r0
 8000d64:	b2a4      	uxth	r4, r4
 8000d66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d6e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d72:	fb00 f505 	mul.w	r5, r0, r5
 8000d76:	42a5      	cmp	r5, r4
 8000d78:	d90a      	bls.n	8000d90 <__udivmoddi4+0x90>
 8000d7a:	eb1c 0404 	adds.w	r4, ip, r4
 8000d7e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d82:	f080 8107 	bcs.w	8000f94 <__udivmoddi4+0x294>
 8000d86:	42a5      	cmp	r5, r4
 8000d88:	f240 8104 	bls.w	8000f94 <__udivmoddi4+0x294>
 8000d8c:	4464      	add	r4, ip
 8000d8e:	3802      	subs	r0, #2
 8000d90:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d94:	1b64      	subs	r4, r4, r5
 8000d96:	2100      	movs	r1, #0
 8000d98:	b11e      	cbz	r6, 8000da2 <__udivmoddi4+0xa2>
 8000d9a:	40dc      	lsrs	r4, r3
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e9c6 4300 	strd	r4, r3, [r6]
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0xbc>
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	f000 80ed 	beq.w	8000f8a <__udivmoddi4+0x28a>
 8000db0:	2100      	movs	r1, #0
 8000db2:	e9c6 0500 	strd	r0, r5, [r6]
 8000db6:	4608      	mov	r0, r1
 8000db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbc:	fab3 f183 	clz	r1, r3
 8000dc0:	2900      	cmp	r1, #0
 8000dc2:	d149      	bne.n	8000e58 <__udivmoddi4+0x158>
 8000dc4:	42ab      	cmp	r3, r5
 8000dc6:	d302      	bcc.n	8000dce <__udivmoddi4+0xce>
 8000dc8:	4282      	cmp	r2, r0
 8000dca:	f200 80f8 	bhi.w	8000fbe <__udivmoddi4+0x2be>
 8000dce:	1a84      	subs	r4, r0, r2
 8000dd0:	eb65 0203 	sbc.w	r2, r5, r3
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	4617      	mov	r7, r2
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d0e2      	beq.n	8000da2 <__udivmoddi4+0xa2>
 8000ddc:	e9c6 4700 	strd	r4, r7, [r6]
 8000de0:	e7df      	b.n	8000da2 <__udivmoddi4+0xa2>
 8000de2:	b902      	cbnz	r2, 8000de6 <__udivmoddi4+0xe6>
 8000de4:	deff      	udf	#255	; 0xff
 8000de6:	fab2 f382 	clz	r3, r2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f040 8090 	bne.w	8000f10 <__udivmoddi4+0x210>
 8000df0:	1a8a      	subs	r2, r1, r2
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e00:	fb07 2015 	mls	r0, r7, r5, r2
 8000e04:	0c22      	lsrs	r2, r4, #16
 8000e06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e0a:	fb0e f005 	mul.w	r0, lr, r5
 8000e0e:	4290      	cmp	r0, r2
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x124>
 8000e12:	eb1c 0202 	adds.w	r2, ip, r2
 8000e16:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x122>
 8000e1c:	4290      	cmp	r0, r2
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2b8>
 8000e22:	4645      	mov	r5, r8
 8000e24:	1a12      	subs	r2, r2, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e2c:	fb07 2210 	mls	r2, r7, r0, r2
 8000e30:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x14e>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x14c>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2c2>
 8000e4c:	4610      	mov	r0, r2
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e56:	e79f      	b.n	8000d98 <__udivmoddi4+0x98>
 8000e58:	f1c1 0720 	rsb	r7, r1, #32
 8000e5c:	408b      	lsls	r3, r1
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6a:	fa20 f307 	lsr.w	r3, r0, r7
 8000e6e:	40fd      	lsrs	r5, r7
 8000e70:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e74:	4323      	orrs	r3, r4
 8000e76:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e7a:	fa1f fe8c 	uxth.w	lr, ip
 8000e7e:	fb09 5518 	mls	r5, r9, r8, r5
 8000e82:	0c1c      	lsrs	r4, r3, #16
 8000e84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e88:	fb08 f50e 	mul.w	r5, r8, lr
 8000e8c:	42a5      	cmp	r5, r4
 8000e8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e92:	fa00 f001 	lsl.w	r0, r0, r1
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b0>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2b4>
 8000ea4:	42a5      	cmp	r5, r4
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2b4>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4464      	add	r4, ip
 8000eb0:	1b64      	subs	r4, r4, r5
 8000eb2:	b29d      	uxth	r5, r3
 8000eb4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb8:	fb09 4413 	mls	r4, r9, r3, r4
 8000ebc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ec4:	45a6      	cmp	lr, r4
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1da>
 8000ec8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ecc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2ac>
 8000ed2:	45a6      	cmp	lr, r4
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2ac>
 8000ed6:	3b02      	subs	r3, #2
 8000ed8:	4464      	add	r4, ip
 8000eda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ede:	fba3 9502 	umull	r9, r5, r3, r2
 8000ee2:	eba4 040e 	sub.w	r4, r4, lr
 8000ee6:	42ac      	cmp	r4, r5
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46ae      	mov	lr, r5
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x29c>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x298>
 8000ef0:	b156      	cbz	r6, 8000f08 <__udivmoddi4+0x208>
 8000ef2:	ebb0 0208 	subs.w	r2, r0, r8
 8000ef6:	eb64 040e 	sbc.w	r4, r4, lr
 8000efa:	fa04 f707 	lsl.w	r7, r4, r7
 8000efe:	40ca      	lsrs	r2, r1
 8000f00:	40cc      	lsrs	r4, r1
 8000f02:	4317      	orrs	r7, r2
 8000f04:	e9c6 7400 	strd	r7, r4, [r6]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f10:	f1c3 0120 	rsb	r1, r3, #32
 8000f14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f18:	fa20 f201 	lsr.w	r2, r0, r1
 8000f1c:	fa25 f101 	lsr.w	r1, r5, r1
 8000f20:	409d      	lsls	r5, r3
 8000f22:	432a      	orrs	r2, r5
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f30:	fb07 1510 	mls	r5, r7, r0, r1
 8000f34:	0c11      	lsrs	r1, r2, #16
 8000f36:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f3a:	fb00 f50e 	mul.w	r5, r0, lr
 8000f3e:	428d      	cmp	r5, r1
 8000f40:	fa04 f403 	lsl.w	r4, r4, r3
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x258>
 8000f46:	eb1c 0101 	adds.w	r1, ip, r1
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b0>
 8000f50:	428d      	cmp	r5, r1
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b0>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4461      	add	r1, ip
 8000f58:	1b49      	subs	r1, r1, r5
 8000f5a:	b292      	uxth	r2, r2
 8000f5c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f60:	fb07 1115 	mls	r1, r7, r5, r1
 8000f64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f68:	fb05 f10e 	mul.w	r1, r5, lr
 8000f6c:	4291      	cmp	r1, r2
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x282>
 8000f70:	eb1c 0202 	adds.w	r2, ip, r2
 8000f74:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2a8>
 8000f7a:	4291      	cmp	r1, r2
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2a8>
 8000f7e:	3d02      	subs	r5, #2
 8000f80:	4462      	add	r2, ip
 8000f82:	1a52      	subs	r2, r2, r1
 8000f84:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0xfc>
 8000f8a:	4631      	mov	r1, r6
 8000f8c:	4630      	mov	r0, r6
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xa2>
 8000f90:	4639      	mov	r1, r7
 8000f92:	e6e6      	b.n	8000d62 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e6fb      	b.n	8000d90 <__udivmoddi4+0x90>
 8000f98:	4548      	cmp	r0, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f0>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f0>
 8000fa8:	4645      	mov	r5, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x282>
 8000fac:	462b      	mov	r3, r5
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1da>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x258>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b0>
 8000fb8:	3d02      	subs	r5, #2
 8000fba:	4462      	add	r2, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x124>
 8000fbe:	4608      	mov	r0, r1
 8000fc0:	e70a      	b.n	8000dd8 <__udivmoddi4+0xd8>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x14e>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <__aeabi_d2uiz>:
 8000fcc:	004a      	lsls	r2, r1, #1
 8000fce:	d211      	bcs.n	8000ff4 <__aeabi_d2uiz+0x28>
 8000fd0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fd4:	d211      	bcs.n	8000ffa <__aeabi_d2uiz+0x2e>
 8000fd6:	d50d      	bpl.n	8000ff4 <__aeabi_d2uiz+0x28>
 8000fd8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fdc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fe0:	d40e      	bmi.n	8001000 <__aeabi_d2uiz+0x34>
 8000fe2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fe6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fee:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff2:	4770      	bx	lr
 8000ff4:	f04f 0000 	mov.w	r0, #0
 8000ff8:	4770      	bx	lr
 8000ffa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ffe:	d102      	bne.n	8001006 <__aeabi_d2uiz+0x3a>
 8001000:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr

0800100c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	601a      	str	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f023 0210 	bic.w	r2, r3, #16
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	431a      	orrs	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	605a      	str	r2, [r3, #4]
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	2b01      	cmp	r3, #1
 8001064:	d101      	bne.n	800106a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	2b02      	cmp	r3, #2
 800108a:	d101      	bne.n	8001090 <LL_SPI_IsActiveFlag_TXE+0x18>
 800108c:	2301      	movs	r3, #1
 800108e:	e000      	b.n	8001092 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	330c      	adds	r3, #12
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b2db      	uxtb	r3, r3
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b085      	sub	sp, #20
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	460b      	mov	r3, r1
 80010c4:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	330c      	adds	r3, #12
 80010ca:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	78fa      	ldrb	r2, [r7, #3]
 80010d0:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80010e8:	4b08      	ldr	r3, [pc, #32]	; (800110c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010ec:	4907      	ldr	r1, [pc, #28]	; (800110c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4013      	ands	r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010fe:	68fb      	ldr	r3, [r7, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	40023800 	.word	0x40023800

08001110 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <LL_APB2_GRP1_EnableClock+0x2c>)
 800111a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800111c:	4907      	ldr	r1, [pc, #28]	; (800113c <LL_APB2_GRP1_EnableClock+0x2c>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4313      	orrs	r3, r2
 8001122:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001126:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4013      	ands	r3, r2
 800112c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800112e:	68fb      	ldr	r3, [r7, #12]
}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	40023800 	.word	0x40023800

08001140 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	683a      	ldr	r2, [r7, #0]
 800114e:	619a      	str	r2, [r3, #24]
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	041a      	lsls	r2, r3, #16
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	619a      	str	r2, [r3, #24]
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b090      	sub	sp, #64	; 0x40
 8001180:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	2228      	movs	r2, #40	; 0x28
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f009 fa3c 	bl	800a608 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
 800119e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80011a0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80011a4:	f7ff ffb4 	bl	8001110 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ff99 	bl	80010e0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80011ae:	2004      	movs	r0, #4
 80011b0:	f7ff ff96 	bl	80010e0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80011b4:	23e0      	movs	r3, #224	; 0xe0
 80011b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011b8:	2302      	movs	r3, #2
 80011ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011c4:	2300      	movs	r3, #0
 80011c6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80011c8:	2305      	movs	r3, #5
 80011ca:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011cc:	463b      	mov	r3, r7
 80011ce:	4619      	mov	r1, r3
 80011d0:	4825      	ldr	r0, [pc, #148]	; (8001268 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80011d2:	f005 f8a2 	bl	800631a <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80011da:	f44f 7382 	mov.w	r3, #260	; 0x104
 80011de:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80011e4:	2302      	movs	r3, #2
 80011e6:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80011e8:	2301      	movs	r3, #1
 80011ea:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80011ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80011f2:	2310      	movs	r3, #16
 80011f4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80011f6:	2300      	movs	r3, #0
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80011fe:	230a      	movs	r3, #10
 8001200:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001202:	f107 0318 	add.w	r3, r7, #24
 8001206:	4619      	mov	r1, r3
 8001208:	4818      	ldr	r0, [pc, #96]	; (800126c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800120a:	f005 f92a 	bl	8006462 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800120e:	2100      	movs	r1, #0
 8001210:	4816      	ldr	r0, [pc, #88]	; (800126c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001212:	f7ff ff0b 	bl	800102c <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001216:	2110      	movs	r1, #16
 8001218:	4813      	ldr	r0, [pc, #76]	; (8001268 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800121a:	f7ff ff9f 	bl	800115c <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 800121e:	2310      	movs	r3, #16
 8001220:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001222:	2301      	movs	r3, #1
 8001224:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8001232:	463b      	mov	r3, r7
 8001234:	4619      	mov	r1, r3
 8001236:	480c      	ldr	r0, [pc, #48]	; (8001268 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001238:	f005 f86f 	bl	800631a <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 800123c:	2310      	movs	r3, #16
 800123e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001240:	2300      	movs	r3, #0
 8001242:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001244:	2301      	movs	r3, #1
 8001246:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8001248:	463b      	mov	r3, r7
 800124a:	4619      	mov	r1, r3
 800124c:	4808      	ldr	r0, [pc, #32]	; (8001270 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800124e:	f005 f864 	bl	800631a <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8001252:	4806      	ldr	r0, [pc, #24]	; (800126c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001254:	f7ff feda 	bl	800100c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8001258:	2110      	movs	r1, #16
 800125a:	4803      	ldr	r0, [pc, #12]	; (8001268 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800125c:	f7ff ff70 	bl	8001140 <LL_GPIO_SetOutputPin>
}
 8001260:	bf00      	nop
 8001262:	3740      	adds	r7, #64	; 0x40
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40020000 	.word	0x40020000
 800126c:	40013000 	.word	0x40013000
 8001270:	40020800 	.word	0x40020800

08001274 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800127e:	bf00      	nop
 8001280:	480c      	ldr	r0, [pc, #48]	; (80012b4 <SPI1_SendByte+0x40>)
 8001282:	f7ff fef9 	bl	8001078 <LL_SPI_IsActiveFlag_TXE>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0f9      	beq.n	8001280 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	4619      	mov	r1, r3
 8001290:	4808      	ldr	r0, [pc, #32]	; (80012b4 <SPI1_SendByte+0x40>)
 8001292:	f7ff ff12 	bl	80010ba <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001296:	bf00      	nop
 8001298:	4806      	ldr	r0, [pc, #24]	; (80012b4 <SPI1_SendByte+0x40>)
 800129a:	f7ff feda 	bl	8001052 <LL_SPI_IsActiveFlag_RXNE>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f9      	beq.n	8001298 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 80012a4:	4803      	ldr	r0, [pc, #12]	; (80012b4 <SPI1_SendByte+0x40>)
 80012a6:	f7ff fefa 	bl	800109e <LL_SPI_ReceiveData8>
 80012aa:	4603      	mov	r3, r0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40013000 	.word	0x40013000

080012b8 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 80012c2:	2110      	movs	r1, #16
 80012c4:	480b      	ldr	r0, [pc, #44]	; (80012f4 <ICM20602_Readbyte+0x3c>)
 80012c6:	f7ff ff49 	bl	800115c <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ffce 	bl	8001274 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 80012d8:	2000      	movs	r0, #0
 80012da:	f7ff ffcb 	bl	8001274 <SPI1_SendByte>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 80012e2:	2110      	movs	r1, #16
 80012e4:	4803      	ldr	r0, [pc, #12]	; (80012f4 <ICM20602_Readbyte+0x3c>)
 80012e6:	f7ff ff2b 	bl	8001140 <LL_GPIO_SetOutputPin>
	
	return val;
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40020000 	.word	0x40020000

080012f8 <ICM20602_Writebyte>:
	}
	CHIP_DESELECT(ICM20602);
}

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	460a      	mov	r2, r1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	4613      	mov	r3, r2
 8001306:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001308:	2110      	movs	r1, #16
 800130a:	480b      	ldr	r0, [pc, #44]	; (8001338 <ICM20602_Writebyte+0x40>)
 800130c:	f7ff ff26 	bl	800115c <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001316:	b2db      	uxtb	r3, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ffab 	bl	8001274 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800131e:	79bb      	ldrb	r3, [r7, #6]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ffa7 	bl	8001274 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001326:	2110      	movs	r1, #16
 8001328:	4803      	ldr	r0, [pc, #12]	; (8001338 <ICM20602_Writebyte+0x40>)
 800132a:	f7ff ff09 	bl	8001140 <LL_GPIO_SetOutputPin>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40020000 	.word	0x40020000

0800133c <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001346:	f107 0308 	add.w	r3, r7, #8
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001350:	463b      	mov	r3, r7
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001358:	f7ff ff10 	bl	800117c <ICM20602_GPIO_SPI_Initialization>
	
	DEBUG_PRINT("Checking ICM20602...");
 800135c:	4934      	ldr	r1, [pc, #208]	; (8001430 <ICM20602_Initialization+0xf4>)
 800135e:	4835      	ldr	r0, [pc, #212]	; (8001434 <ICM20602_Initialization+0xf8>)
 8001360:	f001 f85c 	bl	800241c <eprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001364:	2075      	movs	r0, #117	; 0x75
 8001366:	f7ff ffa7 	bl	80012b8 <ICM20602_Readbyte>
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	2b12      	cmp	r3, #18
 8001372:	d106      	bne.n	8001382 <ICM20602_Initialization+0x46>
	{
		DEBUG_PRINT("\r\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	461a      	mov	r2, r3
 8001378:	492f      	ldr	r1, [pc, #188]	; (8001438 <ICM20602_Initialization+0xfc>)
 800137a:	482e      	ldr	r0, [pc, #184]	; (8001434 <ICM20602_Initialization+0xf8>)
 800137c:	f001 f84e 	bl	800241c <eprintf>
 8001380:	e012      	b.n	80013a8 <ICM20602_Initialization+0x6c>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	2b12      	cmp	r3, #18
 8001386:	d00f      	beq.n	80013a8 <ICM20602_Initialization+0x6c>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001388:	2075      	movs	r0, #117	; 0x75
 800138a:	f7ff ff95 	bl	80012b8 <ICM20602_Readbyte>
 800138e:	4603      	mov	r3, r0
 8001390:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	2b12      	cmp	r3, #18
 8001396:	d007      	beq.n	80013a8 <ICM20602_Initialization+0x6c>
			DEBUG_PRINT( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001398:	7bfa      	ldrb	r2, [r7, #15]
 800139a:	2312      	movs	r3, #18
 800139c:	4927      	ldr	r1, [pc, #156]	; (800143c <ICM20602_Initialization+0x100>)
 800139e:	4825      	ldr	r0, [pc, #148]	; (8001434 <ICM20602_Initialization+0xf8>)
 80013a0:	f001 f83c 	bl	800241c <eprintf>
			return 1; //ERROR
 80013a4:	2301      	movs	r3, #1
 80013a6:	e03f      	b.n	8001428 <ICM20602_Initialization+0xec>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80013a8:	2180      	movs	r1, #128	; 0x80
 80013aa:	206b      	movs	r0, #107	; 0x6b
 80013ac:	f7ff ffa4 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);
 80013b0:	2032      	movs	r0, #50	; 0x32
 80013b2:	f002 f8fb 	bl	80035ac <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80013b6:	2101      	movs	r1, #1
 80013b8:	206b      	movs	r0, #107	; 0x6b
 80013ba:	f7ff ff9d 	bl	80012f8 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);;
 80013be:	2032      	movs	r0, #50	; 0x32
 80013c0:	f002 f8f4 	bl	80035ac <HAL_Delay>

	// PWR_MGMT_2 0x6C
	//ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
	ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
 80013c4:	2100      	movs	r1, #0
 80013c6:	206c      	movs	r0, #108	; 0x6c
 80013c8:	f7ff ff96 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 80013cc:	2032      	movs	r0, #50	; 0x32
 80013ce:	f002 f8ed 	bl	80035ac <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80013d2:	2100      	movs	r1, #0
 80013d4:	2019      	movs	r0, #25
 80013d6:	f7ff ff8f 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 80013da:	2032      	movs	r0, #50	; 0x32
 80013dc:	f002 f8e6 	bl	80035ac <HAL_Delay>
	
	// Gyro DLPF Config
//	ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80013e0:	2105      	movs	r1, #5
 80013e2:	201a      	movs	r0, #26
 80013e4:	f7ff ff88 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 80013e8:	2032      	movs	r0, #50	; 0x32
 80013ea:	f002 f8df 	bl	80035ac <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80013ee:	2118      	movs	r1, #24
 80013f0:	201b      	movs	r0, #27
 80013f2:	f7ff ff81 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 80013f6:	2032      	movs	r0, #50	; 0x32
 80013f8:	f002 f8d8 	bl	80035ac <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 80013fc:	2118      	movs	r1, #24
 80013fe:	201c      	movs	r0, #28
 8001400:	f7ff ff7a 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 8001404:	2032      	movs	r0, #50	; 0x32
 8001406:	f002 f8d1 	bl	80035ac <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 800140a:	2103      	movs	r1, #3
 800140c:	201d      	movs	r0, #29
 800140e:	f7ff ff73 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 8001412:	2032      	movs	r0, #50	; 0x32
 8001414:	f002 f8ca 	bl	80035ac <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8001418:	2101      	movs	r1, #1
 800141a:	2038      	movs	r0, #56	; 0x38
 800141c:	f7ff ff6c 	bl	80012f8 <ICM20602_Writebyte>
	HAL_Delay(50);;
 8001420:	2032      	movs	r0, #50	; 0x32
 8001422:	f002 f8c3 	bl	80035ac <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	0800c378 	.word	0x0800c378
 8001434:	080027bd 	.word	0x080027bd
 8001438:	0800c390 	.word	0x0800c390
 800143c:	0800c3b4 	.word	0x0800c3b4

08001440 <branch_to_bootloader>:
 * Based from the micropython machine_bootloader function.
 * 
 * @param r0 The register to utilize
 * @param bl_addr The bootloader address to jump to
 */
static void branch_to_bootloader(uint32_t r0, uint32_t bl_addr){
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
    __asm volatile (
 800144a:	680a      	ldr	r2, [r1, #0]
 800144c:	f382 8808 	msr	MSP, r2
 8001450:	684a      	ldr	r2, [r1, #4]
 8001452:	4710      	bx	r2
        "msr msp, r2\n"         // get stack pointer
        "ldr r2, [r1, #4]\n"    // get address of destination
        "bx r2\n"               // branch to bootloader
        );
    //unreachable code
    while(1);
 8001454:	e7fe      	b.n	8001454 <branch_to_bootloader+0x14>
	...

08001458 <check_enter_bootloader>:
}

void check_enter_bootloader(){
 8001458:	b5b0      	push	{r4, r5, r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
    uint64_t bl_state = *BL_STATE_PTR;
 800145e:	491d      	ldr	r1, [pc, #116]	; (80014d4 <check_enter_bootloader+0x7c>)
 8001460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001464:	e9c7 0100 	strd	r0, r1, [r7]
    //set to invalid for next boot
    *BL_STATE_PTR = BL_STATE_INVALID;
 8001468:	4c1a      	ldr	r4, [pc, #104]	; (80014d4 <check_enter_bootloader+0x7c>)
 800146a:	f04f 0000 	mov.w	r0, #0
 800146e:	f04f 0100 	mov.w	r1, #0
 8001472:	e9c4 0100 	strd	r0, r1, [r4]

    if(BL_STATE_GET_KEY(bl_state) == BL_STATE_KEY && (RCC->CSR & RCC_CSR_SFTRSTF)){
 8001476:	e9d7 4500 	ldrd	r4, r5, [r7]
 800147a:	f04f 0000 	mov.w	r0, #0
 800147e:	f04f 0100 	mov.w	r1, #0
 8001482:	0028      	movs	r0, r5
 8001484:	2100      	movs	r1, #0
 8001486:	f3c0 020b 	ubfx	r2, r0, #0, #12
 800148a:	2300      	movs	r3, #0
 800148c:	4912      	ldr	r1, [pc, #72]	; (80014d8 <check_enter_bootloader+0x80>)
 800148e:	4411      	add	r1, r2
 8001490:	430b      	orrs	r3, r1
 8001492:	d11a      	bne.n	80014ca <check_enter_bootloader+0x72>
 8001494:	4b11      	ldr	r3, [pc, #68]	; (80014dc <check_enter_bootloader+0x84>)
 8001496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d014      	beq.n	80014ca <check_enter_bootloader+0x72>

        //remap memory to system flash
//        SYSCFG_MemoryRemapConfig(SYSCFG_MemoryRemap_SystemFlash);
    		//    
        assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap_SystemFlash));
        SYSCFG->MEMRMP = SYSCFG_MemoryRemap_SystemFlash;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <check_enter_bootloader+0x88>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	601a      	str	r2, [r3, #0]

        branch_to_bootloader(BL_STATE_GET_REG(bl_state), BL_STATE_GET_ADDR(bl_state));
 80014a6:	683c      	ldr	r4, [r7, #0]
 80014a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	f04f 0300 	mov.w	r3, #0
 80014b4:	000a      	movs	r2, r1
 80014b6:	2300      	movs	r3, #0
 80014b8:	4613      	mov	r3, r2
 80014ba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80014be:	f023 030f 	bic.w	r3, r3, #15
 80014c2:	4619      	mov	r1, r3
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff ffbb 	bl	8001440 <branch_to_bootloader>
    }
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bdb0      	pop	{r4, r5, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2001c000 	.word	0x2001c000
 80014d8:	fffffa5b 	.word	0xfffffa5b
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40013800 	.word	0x40013800

080014e4 <ledSetForce>:
    ledSet(i, ledLastState[i]);
  }
}

static void ledSetForce(led_t led, bool value)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	460a      	mov	r2, r1
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	4613      	mov	r3, r2
 80014f2:	71bb      	strb	r3, [r7, #6]
  if (led > LED_NUM)
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	2b06      	cmp	r3, #6
 80014f8:	d832      	bhi.n	8001560 <ledSetForce+0x7c>
  {
    return;
  }

  if (led_polarity[led] == LED_POL_NEG)
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	4a1a      	ldr	r2, [pc, #104]	; (8001568 <ledSetForce+0x84>)
 80014fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d10d      	bne.n	8001522 <ledSetForce+0x3e>
  {
    value = !value;
 8001506:	79bb      	ldrb	r3, [r7, #6]
 8001508:	2b00      	cmp	r3, #0
 800150a:	bf14      	ite	ne
 800150c:	2301      	movne	r3, #1
 800150e:	2300      	moveq	r3, #0
 8001510:	b2db      	uxtb	r3, r3
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	71bb      	strb	r3, [r7, #6]
 800151a:	79bb      	ldrb	r3, [r7, #6]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	71bb      	strb	r3, [r7, #6]
    syslinkSendPacket(&slp);
  }
  else
  {
  */
    if (value)
 8001522:	79bb      	ldrb	r3, [r7, #6]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00d      	beq.n	8001544 <ledSetForce+0x60>
    {
      HAL_GPIO_WritePin(led_port[led], led_pin[led], GPIO_PIN_SET);
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	4a10      	ldr	r2, [pc, #64]	; (800156c <ledSetForce+0x88>)
 800152c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4a0f      	ldr	r2, [pc, #60]	; (8001570 <ledSetForce+0x8c>)
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	b29b      	uxth	r3, r3
 800153a:	2201      	movs	r2, #1
 800153c:	4619      	mov	r1, r3
 800153e:	f002 fe83 	bl	8004248 <HAL_GPIO_WritePin>
 8001542:	e00e      	b.n	8001562 <ledSetForce+0x7e>
    }
    else
    {
        HAL_GPIO_WritePin(led_port[led], led_pin[led], GPIO_PIN_RESET);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	4a09      	ldr	r2, [pc, #36]	; (800156c <ledSetForce+0x88>)
 8001548:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	4a08      	ldr	r2, [pc, #32]	; (8001570 <ledSetForce+0x8c>)
 8001550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001554:	b29b      	uxth	r3, r3
 8001556:	2200      	movs	r2, #0
 8001558:	4619      	mov	r1, r3
 800155a:	f002 fe75 	bl	8004248 <HAL_GPIO_WritePin>
 800155e:	e000      	b.n	8001562 <ledSetForce+0x7e>
    return;
 8001560:	bf00      	nop
    }

//  }

}
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000030 	.word	0x20000030
 800156c:	20000000 	.word	0x20000000
 8001570:	20000018 	.word	0x20000018

08001574 <ledInit>:
    ledSetSwitch(LED_LEDSEQ);
  }
}

void ledInit(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
  int i;

  if(isInit)
 800157a:	4b32      	ldr	r3, [pc, #200]	; (8001644 <ledInit+0xd0>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d15b      	bne.n	800163a <ledInit+0xc6>
    return;

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	4b2c      	ldr	r3, [pc, #176]	; (8001648 <ledInit+0xd4>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a2b      	ldr	r2, [pc, #172]	; (8001648 <ledInit+0xd4>)
 800159c:	f043 0304 	orr.w	r3, r3, #4
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b29      	ldr	r3, [pc, #164]	; (8001648 <ledInit+0xd4>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0304 	and.w	r3, r3, #4
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	4b25      	ldr	r3, [pc, #148]	; (8001648 <ledInit+0xd4>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a24      	ldr	r2, [pc, #144]	; (8001648 <ledInit+0xd4>)
 80015b8:	f043 0302 	orr.w	r3, r3, #2
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b22      	ldr	r3, [pc, #136]	; (8001648 <ledInit+0xd4>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]

  for (i = 0; i < LED_NUM; i++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
 80015ce:	e02a      	b.n	8001626 <ledInit+0xb2>
  {
    //Initialize the LED pins as an output
	HAL_GPIO_WritePin(led_port[i], led_pin[i], GPIO_PIN_RESET);
 80015d0:	4a1e      	ldr	r2, [pc, #120]	; (800164c <ledInit+0xd8>)
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015d8:	4a1d      	ldr	r2, [pc, #116]	; (8001650 <ledInit+0xdc>)
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	2200      	movs	r2, #0
 80015e4:	4619      	mov	r1, r3
 80015e6:	f002 fe2f 	bl	8004248 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = led_pin[i];
 80015ea:	4a19      	ldr	r2, [pc, #100]	; (8001650 <ledInit+0xdc>)
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80015f8:	2301      	movs	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(led_port[i], &GPIO_InitStruct);
 8001600:	4a12      	ldr	r2, [pc, #72]	; (800164c <ledInit+0xd8>)
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001608:	f107 0208 	add.w	r2, r7, #8
 800160c:	4611      	mov	r1, r2
 800160e:	4618      	mov	r0, r3
 8001610:	f002 fc7e 	bl	8003f10 <HAL_GPIO_Init>
    //Turn off the LED:s
    ledSet(i, 0);
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f81c 	bl	8001658 <ledSet>
  for (i = 0; i < LED_NUM; i++)
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	3301      	adds	r3, #1
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	2b05      	cmp	r3, #5
 800162a:	ddd1      	ble.n	80015d0 <ledInit+0x5c>
  }

  ledSwitchState = LED_LEDSEQ;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <ledInit+0xe0>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
  isInit = true;
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <ledInit+0xd0>)
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
 8001638:	e000      	b.n	800163c <ledInit+0xc8>
    return;
 800163a:	bf00      	nop
}
 800163c:	3720      	adds	r7, #32
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	2000096c 	.word	0x2000096c
 8001648:	40023800 	.word	0x40023800
 800164c:	20000000 	.word	0x20000000
 8001650:	20000018 	.word	0x20000018
 8001654:	20000976 	.word	0x20000976

08001658 <ledSet>:
    //Turn on the LED:s
    ledSet(i, 1);
  }
}
void ledSet(led_t led, bool value)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	460a      	mov	r2, r1
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	4613      	mov	r3, r2
 8001666:	71bb      	strb	r3, [r7, #6]
  ASSERT(led < LED_NUM);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b05      	cmp	r3, #5
 800166c:	d904      	bls.n	8001678 <ledSet+0x20>
 800166e:	22e4      	movs	r2, #228	; 0xe4
 8001670:	490a      	ldr	r1, [pc, #40]	; (800169c <ledSet+0x44>)
 8001672:	480b      	ldr	r0, [pc, #44]	; (80016a0 <ledSet+0x48>)
 8001674:	f000 fa54 	bl	8001b20 <assertFail>
  if (ledSwitchState == LED_LEDSEQ)
 8001678:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <ledSet+0x4c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d105      	bne.n	800168c <ledSet+0x34>
  {
    ledSetForce(led, value);
 8001680:	79ba      	ldrb	r2, [r7, #6]
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff2c 	bl	80014e4 <ledSetForce>
  }

  ledLastState[led] = value;
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	79b9      	ldrb	r1, [r7, #6]
 8001690:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <ledSet+0x50>)
 8001692:	54d1      	strb	r1, [r2, r3]
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	0800c3e0 	.word	0x0800c3e0
 80016a0:	0800c3fc 	.word	0x0800c3fc
 80016a4:	20000976 	.word	0x20000976
 80016a8:	20000970 	.word	0x20000970

080016ac <ledShowFaultPattern>:

void ledShowFaultPattern(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  ledSet(LED_GREEN_L, 0);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2001      	movs	r0, #1
 80016b4:	f7ff ffd0 	bl	8001658 <ledSet>
  ledSet(LED_GREEN_R, 0);
 80016b8:	2100      	movs	r1, #0
 80016ba:	2003      	movs	r0, #3
 80016bc:	f7ff ffcc 	bl	8001658 <ledSet>
  ledSet(LED_RED_L, 1);
 80016c0:	2101      	movs	r1, #1
 80016c2:	2002      	movs	r0, #2
 80016c4:	f7ff ffc8 	bl	8001658 <ledSet>
  ledSet(LED_RED_R, 1);
 80016c8:	2101      	movs	r1, #1
 80016ca:	2004      	movs	r0, #4
 80016cc:	f7ff ffc4 	bl	8001658 <ledSet>
  ledSet(LED_BLUE_L, 0);
 80016d0:	2100      	movs	r1, #0
 80016d2:	2000      	movs	r0, #0
 80016d4:	f7ff ffc0 	bl	8001658 <ledSet>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <systemLaunch>:
/* Private functions */
static void systemTask(void *arg);

/* Public functions */
void systemLaunch(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af04      	add	r7, sp, #16
  STATIC_MEM_TASK_CREATE(systemTask, systemTask, SYSTEM_TASK_NAME, NULL, SYSTEM_TASK_PRI);
 80016e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <systemLaunch+0x28>)
 80016ea:	9302      	str	r3, [sp, #8]
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <systemLaunch+0x2c>)
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	2302      	movs	r3, #2
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	2300      	movs	r3, #0
 80016f6:	4905      	ldr	r1, [pc, #20]	; (800170c <systemLaunch+0x30>)
 80016f8:	4805      	ldr	r0, [pc, #20]	; (8001710 <systemLaunch+0x34>)
 80016fa:	f005 ff9b 	bl	8007634 <xTaskCreateStatic>
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000290 	.word	0x20000290
 8001708:	20000980 	.word	0x20000980
 800170c:	0800c424 	.word	0x0800c424
 8001710:	08001715 	.word	0x08001715

08001714 <systemTask>:


/* Private functions implementation */

void systemTask(void *arg)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]

  bool pass = true;
 800171c:	2301      	movs	r3, #1
 800171e:	73fb      	strb	r3, [r7, #15]

  uint32_t ld = SysTick->LOAD;
 8001720:	4b1a      	ldr	r3, [pc, #104]	; (800178c <systemTask+0x78>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	60bb      	str	r3, [r7, #8]
  time1 = DWT->CYCCNT;
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <systemTask+0x7c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	4a1a      	ldr	r2, [pc, #104]	; (8001794 <systemTask+0x80>)
 800172c:	6013      	str	r3, [r2, #0]
  delay_us(10);	// 1ms
 800172e:	200a      	movs	r0, #10
 8001730:	f001 fbbe 	bl	8002eb0 <delay_us>
  time2 = DWT->CYCCNT;
 8001734:	4b16      	ldr	r3, [pc, #88]	; (8001790 <systemTask+0x7c>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	4a17      	ldr	r2, [pc, #92]	; (8001798 <systemTask+0x84>)
 800173a:	6013      	str	r3, [r2, #0]
  printf("delay = %.2f(us)\n",(float)(time2-time1)/CLOCK_PER_USEC);
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <systemTask+0x84>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b14      	ldr	r3, [pc, #80]	; (8001794 <systemTask+0x80>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800174e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800179c <systemTask+0x88>
 8001752:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001756:	ee16 0a90 	vmov	r0, s13
 800175a:	f7fe ff05 	bl	8000568 <__aeabi_f2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	480f      	ldr	r0, [pc, #60]	; (80017a0 <systemTask+0x8c>)
 8001764:	f008 fe5e 	bl	800a424 <iprintf>


  ledInit();
 8001768:	f7ff ff04 	bl	8001574 <ledInit>
  ledSet(CHG_LED, SET);
 800176c:	2101      	movs	r1, #1
 800176e:	2000      	movs	r0, #0
 8001770:	f7ff ff72 	bl	8001658 <ledSet>


#ifdef CONFIG_DEBUG_QUEUE_MONITOR
  queueMonitorInit();
 8001774:	f000 fe68 	bl	8002448 <queueMonitorInit>
#endif

  ICM20602_Initialization();
 8001778:	f7ff fde0 	bl	800133c <ICM20602_Initialization>

  passthroughInit();	// Create passthrough task
 800177c:	f000 f856 	bl	800182c <passthroughInit>

  systemInit();
 8001780:	f000 f832 	bl	80017e8 <systemInit>
//  commInit();
//  commanderInit();

}
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	e000e010 	.word	0xe000e010
 8001790:	e0001000 	.word	0xe0001000
 8001794:	20000978 	.word	0x20000978
 8001798:	2000097c 	.word	0x2000097c
 800179c:	43280000 	.word	0x43280000
 80017a0:	0800c42c 	.word	0x0800c42c

080017a4 <systemWaitStart>:



void systemWaitStart(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  //This permits to guarantee that the system task is initialized before other
  //tasks waits for the start event.
  while(!isInit)
 80017a8:	e002      	b.n	80017b0 <systemWaitStart+0xc>
    vTaskDelay(2);
 80017aa:	2002      	movs	r0, #2
 80017ac:	f006 f8fe 	bl	80079ac <vTaskDelay>
  while(!isInit)
 80017b0:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <systemWaitStart+0x3c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	f083 0301 	eor.w	r3, r3, #1
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f5      	bne.n	80017aa <systemWaitStart+0x6>

  xSemaphoreTake(canStartMutex, portMAX_DELAY);
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <systemWaitStart+0x40>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017c6:	4618      	mov	r0, r3
 80017c8:	f005 fc14 	bl	8006ff4 <xQueueSemaphoreTake>
  xSemaphoreGive(canStartMutex);
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <systemWaitStart+0x40>)
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	2300      	movs	r3, #0
 80017d2:	2200      	movs	r2, #0
 80017d4:	2100      	movs	r1, #0
 80017d6:	f005 f907 	bl	80069e8 <xQueueGenericSend>
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000977 	.word	0x20000977
 80017e4:	20000d80 	.word	0x20000d80

080017e8 <systemInit>:



// This must be the first module to be initialized!
void systemInit(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  if(isInit)
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <systemInit+0x38>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d112      	bne.n	800181a <systemInit+0x32>
    return;

  canStartMutex = xSemaphoreCreateMutexStatic(&canStartMutexBuffer);
 80017f4:	490b      	ldr	r1, [pc, #44]	; (8001824 <systemInit+0x3c>)
 80017f6:	2001      	movs	r0, #1
 80017f8:	f005 f8db 	bl	80069b2 <xQueueCreateMutexStatic>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a0a      	ldr	r2, [pc, #40]	; (8001828 <systemInit+0x40>)
 8001800:	6013      	str	r3, [r2, #0]
  xSemaphoreTake(canStartMutex, portMAX_DELAY);
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <systemInit+0x40>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800180a:	4618      	mov	r0, r3
 800180c:	f005 fbf2 	bl	8006ff4 <xQueueSemaphoreTake>


  uartInit();
 8001810:	f000 ff3a 	bl	8002688 <uartInit>
  uartDmaInit();
 8001814:	f000 ff56 	bl	80026c4 <uartDmaInit>

  while(1);
 8001818:	e7fe      	b.n	8001818 <systemInit+0x30>
    return;
 800181a:	bf00      	nop
#ifdef CONFIG_APP_ENABLE
  appInit();
#endif
*/
  isInit = true;
}
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000977 	.word	0x20000977
 8001824:	20000d84 	.word	0x20000d84
 8001828:	20000d80 	.word	0x20000d80

0800182c <passthroughInit>:
static void blHeliConfigHandshake();

void passthroughTask(void *param);

void passthroughInit()
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af04      	add	r7, sp, #16
  if(isInit)
 8001832:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <passthroughInit+0x8c>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d13b      	bne.n	80018b2 <passthroughInit+0x86>
    return;

  ptRxQueue = STATIC_MEM_QUEUE_CREATE(ptRxQueue);
 800183a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800183e:	4618      	mov	r0, r3
 8001840:	2301      	movs	r3, #1
 8001842:	4619      	mov	r1, r3
 8001844:	2300      	movs	r3, #0
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <passthroughInit+0x90>)
 800184a:	4a1d      	ldr	r2, [pc, #116]	; (80018c0 <passthroughInit+0x94>)
 800184c:	f004 fffc 	bl	8006848 <xQueueGenericCreateStatic>
 8001850:	4603      	mov	r3, r0
 8001852:	4a1c      	ldr	r2, [pc, #112]	; (80018c4 <passthroughInit+0x98>)
 8001854:	6013      	str	r3, [r2, #0]
  DEBUG_QUEUE_MONITOR_REGISTER(ptRxQueue);
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <passthroughInit+0x98>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a1b      	ldr	r2, [pc, #108]	; (80018c8 <passthroughInit+0x9c>)
 800185c:	491b      	ldr	r1, [pc, #108]	; (80018cc <passthroughInit+0xa0>)
 800185e:	4618      	mov	r0, r3
 8001860:	f000 fe3a 	bl	80024d8 <qmRegisterQueue>
  ptTxQueue = STATIC_MEM_QUEUE_CREATE(ptTxQueue);
 8001864:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001868:	4618      	mov	r0, r3
 800186a:	2301      	movs	r3, #1
 800186c:	4619      	mov	r1, r3
 800186e:	2300      	movs	r3, #0
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <passthroughInit+0xa4>)
 8001874:	4a17      	ldr	r2, [pc, #92]	; (80018d4 <passthroughInit+0xa8>)
 8001876:	f004 ffe7 	bl	8006848 <xQueueGenericCreateStatic>
 800187a:	4603      	mov	r3, r0
 800187c:	4a16      	ldr	r2, [pc, #88]	; (80018d8 <passthroughInit+0xac>)
 800187e:	6013      	str	r3, [r2, #0]
  DEBUG_QUEUE_MONITOR_REGISTER(ptRxQueue);
 8001880:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <passthroughInit+0x98>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a10      	ldr	r2, [pc, #64]	; (80018c8 <passthroughInit+0x9c>)
 8001886:	4911      	ldr	r1, [pc, #68]	; (80018cc <passthroughInit+0xa0>)
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fe25 	bl	80024d8 <qmRegisterQueue>

  passthroughTaskHandle = STATIC_MEM_TASK_CREATE(passthroughTask, passthroughTask, PASSTHROUGH_TASK_NAME, NULL, PASSTHROUGH_TASK_PRI);
 800188e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001892:	461a      	mov	r2, r3
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <passthroughInit+0xb0>)
 8001896:	9302      	str	r3, [sp, #8]
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <passthroughInit+0xb4>)
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	2305      	movs	r3, #5
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2300      	movs	r3, #0
 80018a2:	4910      	ldr	r1, [pc, #64]	; (80018e4 <passthroughInit+0xb8>)
 80018a4:	4810      	ldr	r0, [pc, #64]	; (80018e8 <passthroughInit+0xbc>)
 80018a6:	f005 fec5 	bl	8007634 <xTaskCreateStatic>
 80018aa:	4603      	mov	r3, r0
 80018ac:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <passthroughInit+0xc0>)
 80018ae:	6013      	str	r3, [r2, #0]
 80018b0:	e000      	b.n	80018b4 <passthroughInit+0x88>
    return;
 80018b2:	bf00      	nop
}
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200011d8 	.word	0x200011d8
 80018bc:	200005f8 	.word	0x200005f8
 80018c0:	200003f8 	.word	0x200003f8
 80018c4:	200011dc 	.word	0x200011dc
 80018c8:	0800c440 	.word	0x0800c440
 80018cc:	0800c44c 	.word	0x0800c44c
 80018d0:	20000848 	.word	0x20000848
 80018d4:	20000648 	.word	0x20000648
 80018d8:	200011e0 	.word	0x200011e0
 80018dc:	20000344 	.word	0x20000344
 80018e0:	20000dd8 	.word	0x20000dd8
 80018e4:	0800c478 	.word	0x0800c478
 80018e8:	080018f1 	.word	0x080018f1
 80018ec:	20000dd4 	.word	0x20000dd4

080018f0 <passthroughTask>:
  BaseType_t xHigherPriorityTaskWoken;
  return xQueueReceiveFromISR(ptTxQueue, receiveChPtr, &xHigherPriorityTaskWoken);
}

void passthroughTask(void *param)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  systemWaitStart();
 80018f8:	f7ff ff54 	bl	80017a4 <systemWaitStart>

  while (true)
  {
    // Wait for interface to be activated, typically when ACM or COM port control message is sent
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001900:	2001      	movs	r0, #1
 8001902:	f006 fed5 	bl	80086b0 <ulTaskNotifyTake>
//    paramVarId_t motorPowerSetEnableParam;
//    motorPowerSetEnableParam = paramGetVarId("motorPowerSet", "enable");
//    paramSetInt(motorPowerSetEnableParam, 0);

    // Clear any notifications that was queued during 4way process.
    ulTaskNotifyValueClear(NULL, 0xFFFFFFFF);
 8001906:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800190a:	2000      	movs	r0, #0
 800190c:	f006 ff1c 	bl	8008748 <ulTaskNotifyValueClear>
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001910:	e7f4      	b.n	80018fc <passthroughTask+0xc>

08001912 <platformInit>:
#include <string.h>
#include "platform.h"

static const platformConfig_t* active_config = 0;

int platformInit(void) {
 8001912:	b580      	push	{r7, lr}
 8001914:	b084      	sub	sp, #16
 8001916:	af00      	add	r7, sp, #0
  int nrOfConfigs = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	607b      	str	r3, [r7, #4]
  const platformConfig_t* configs = platformGetListOfConfigurations(&nrOfConfigs);
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f896 	bl	8001a50 <platformGetListOfConfigurations>
 8001924:	60f8      	str	r0, [r7, #12]

  int err = platformInitConfiguration(configs, nrOfConfigs);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4619      	mov	r1, r3
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 f854 	bl	80019d8 <platformInitConfiguration>
 8001930:	60b8      	str	r0, [r7, #8]
  if (err != 0)
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <platformInit+0x2a>
  {
    // This firmware is not compatible, abort init
    return 1;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <platformInit+0x2c>
  }

//  platformInitHardware();	// NVIC, EXINT  
  return 0;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <platformParseDeviceTypeString>:

int platformParseDeviceTypeString(const char* deviceTypeString, char* deviceType) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	6039      	str	r1, [r7, #0]
  if (deviceTypeString[0] != '0' || deviceTypeString[1] != ';') {
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b30      	cmp	r3, #48	; 0x30
 8001956:	d104      	bne.n	8001962 <platformParseDeviceTypeString+0x1c>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3301      	adds	r3, #1
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b3b      	cmp	r3, #59	; 0x3b
 8001960:	d001      	beq.n	8001966 <platformParseDeviceTypeString+0x20>
    return 1;
 8001962:	2301      	movs	r3, #1
 8001964:	e034      	b.n	80019d0 <platformParseDeviceTypeString+0x8a>
  }

  const int start = 2;
 8001966:	2302      	movs	r3, #2
 8001968:	613b      	str	r3, [r7, #16]
  const int last = start + PLATFORM_DEVICE_TYPE_MAX_LEN - 1;
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	3304      	adds	r3, #4
 800196e:	60fb      	str	r3, [r7, #12]
  int end = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
  for (end = start; end <= last; end++) {
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e00e      	b.n	8001998 <platformParseDeviceTypeString+0x52>
    if (deviceTypeString[end] == '\0' || deviceTypeString[end] == ';') {
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00c      	beq.n	80019a0 <platformParseDeviceTypeString+0x5a>
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	4413      	add	r3, r2
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b3b      	cmp	r3, #59	; 0x3b
 8001990:	d006      	beq.n	80019a0 <platformParseDeviceTypeString+0x5a>
  for (end = start; end <= last; end++) {
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	3301      	adds	r3, #1
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	429a      	cmp	r2, r3
 800199e:	ddec      	ble.n	800197a <platformParseDeviceTypeString+0x34>
      break;
    }
  }

  if (end > last) {
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dd01      	ble.n	80019ac <platformParseDeviceTypeString+0x66>
    return 1;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e011      	b.n	80019d0 <platformParseDeviceTypeString+0x8a>
  }

  int length = end - start;
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	60bb      	str	r3, [r7, #8]
  memcpy(deviceType, &deviceTypeString[start], length);
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	4619      	mov	r1, r3
 80019be:	6838      	ldr	r0, [r7, #0]
 80019c0:	f008 ff0b 	bl	800a7da <memcpy>
  deviceType[length] = '\0';
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	4413      	add	r3, r2
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
  return 0;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <platformInitConfiguration>:

int platformInitConfiguration(const platformConfig_t* configs, const int nrOfConfigs) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b090      	sub	sp, #64	; 0x40
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
#ifndef DEVICE_TYPE_STRING_FORCE
  char deviceTypeString[PLATFORM_DEVICE_TYPE_STRING_MAX_LEN];
  char deviceType[PLATFORM_DEVICE_TYPE_MAX_LEN];

  platformGetDeviceTypeString(deviceTypeString);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4618      	mov	r0, r3
 80019e8:	f000 f852 	bl	8001a90 <platformGetDeviceTypeString>
  platformParseDeviceTypeString(deviceTypeString, deviceType);
 80019ec:	f107 020c 	add.w	r2, r7, #12
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ffa5 	bl	8001946 <platformParseDeviceTypeString>
  #define str(s) #s

  char* deviceType = xstr(DEVICE_TYPE_STRING_FORCE);
#endif

  for (int i = 0; i < nrOfConfigs; i++) {
 80019fc:	2300      	movs	r3, #0
 80019fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a00:	e01a      	b.n	8001a38 <platformInitConfiguration+0x60>
    const platformConfig_t* config = &configs[i];
 8001a02:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a04:	4613      	mov	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4413      	add	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	63bb      	str	r3, [r7, #56]	; 0x38
    if (strcmp(config->deviceType, deviceType) == 0) {
 8001a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a16:	f107 020c 	add.w	r2, r7, #12
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fbd7 	bl	80001d0 <strcmp>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d104      	bne.n	8001a32 <platformInitConfiguration+0x5a>
      active_config = config;
 8001a28:	4a08      	ldr	r2, [pc, #32]	; (8001a4c <platformInitConfiguration+0x74>)
 8001a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a2c:	6013      	str	r3, [r2, #0]
      return 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e007      	b.n	8001a42 <platformInitConfiguration+0x6a>
  for (int i = 0; i < nrOfConfigs; i++) {
 8001a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a34:	3301      	adds	r3, #1
 8001a36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dbe0      	blt.n	8001a02 <platformInitConfiguration+0x2a>
    }
  }

  return 1;
 8001a40:	2301      	movs	r3, #1
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3740      	adds	r7, #64	; 0x40
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200011e4 	.word	0x200011e4

08001a50 <platformGetListOfConfigurations>:
  //  .motorMap = motorMapCF21Brushless,
  },
#endif
};

const platformConfig_t* platformGetListOfConfigurations(int* nrOfConfigs) {
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  *nrOfConfigs = sizeof(configs) / sizeof(platformConfig_t);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	601a      	str	r2, [r3, #0]
  return configs;
 8001a5e:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <platformGetListOfConfigurations+0x1c>)
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	20000048 	.word	0x20000048

08001a70 <getAddressOfOtpMemoryBlock>:

#define DEFAULT_PLATFORM_STRING "0;CF20"


#ifndef UNIT_TEST_MODE
static char* getAddressOfOtpMemoryBlock(int blockNr) {
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  return (char*)(0x1fff7800 + blockNr * 0x20);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 8001a7e:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8001a82:	015b      	lsls	r3, r3, #5
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <platformGetDeviceTypeString>:
#endif




void platformGetDeviceTypeString(char* deviceTypeString) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  char* block = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]

  for (int i = 0; i < PLATFORM_INFO_OTP_NR_OF_BLOCKS; i++) {
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	e00d      	b.n	8001abe <platformGetDeviceTypeString+0x2e>
    char* candidateBlock = getAddressOfOtpMemoryBlock(i);
 8001aa2:	6938      	ldr	r0, [r7, #16]
 8001aa4:	f7ff ffe4 	bl	8001a70 <getAddressOfOtpMemoryBlock>
 8001aa8:	60f8      	str	r0, [r7, #12]
    if (candidateBlock[0] != 0) {
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d002      	beq.n	8001ab8 <platformGetDeviceTypeString+0x28>
      block = candidateBlock;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	617b      	str	r3, [r7, #20]
      break;
 8001ab6:	e005      	b.n	8001ac4 <platformGetDeviceTypeString+0x34>
  for (int i = 0; i < PLATFORM_INFO_OTP_NR_OF_BLOCKS; i++) {
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	3301      	adds	r3, #1
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	ddee      	ble.n	8001aa2 <platformGetDeviceTypeString+0x12>
    }
  }

  if (!block || ((unsigned char)block[0]) == 0xff) {
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <platformGetDeviceTypeString+0x42>
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2bff      	cmp	r3, #255	; 0xff
 8001ad0:	d101      	bne.n	8001ad6 <platformGetDeviceTypeString+0x46>
    block = DEFAULT_PLATFORM_STRING;
 8001ad2:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <platformGetDeviceTypeString+0x60>)
 8001ad4:	617b      	str	r3, [r7, #20]
  }

  strncpy(deviceTypeString, block, PLATFORM_INFO_OTP_BLOCK_LEN);
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	6979      	ldr	r1, [r7, #20]
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f008 fd9c 	bl	800a618 <strncpy>
  deviceTypeString[PLATFORM_INFO_OTP_BLOCK_LEN] = '\0';
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	0800c56c 	.word	0x0800c56c

08001af4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001af8:	f3bf 8f4f 	dsb	sy
}
 8001afc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <__NVIC_SystemReset+0x24>)
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b06:	4904      	ldr	r1, [pc, #16]	; (8001b18 <__NVIC_SystemReset+0x24>)
 8001b08:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <__NVIC_SystemReset+0x28>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b0e:	f3bf 8f4f 	dsb	sy
}
 8001b12:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <__NVIC_SystemReset+0x20>
 8001b18:	e000ed00 	.word	0xe000ed00
 8001b1c:	05fa0004 	.word	0x05fa0004

08001b20 <assertFail>:

static enum snapshotType_e currentType = SnapshotTypeNone;


void assertFail(char *exp, char *file, int line)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b30:	f383 8811 	msr	BASEPRI, r3
 8001b34:	f3bf 8f6f 	isb	sy
 8001b38:	f3bf 8f4f 	dsb	sy
 8001b3c:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b3e:	bf00      	nop
  portDISABLE_INTERRUPTS();
  storeAssertFileData(file, line);
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	68b8      	ldr	r0, [r7, #8]
 8001b44:	f000 f810 	bl	8001b68 <storeAssertFileData>
//  DEBUG_PRINT("Assert failed %s:%d\n", file, line);
//  motorsStop();
  ledShowFaultPattern();
 8001b48:	f7ff fdb0 	bl	80016ac <ledShowFaultPattern>

  if(!(CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk))
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <assertFail+0x44>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <assertFail+0x3c>
  {
    // Only reset if debugger is not connected
    NVIC_SystemReset();
 8001b58:	f7ff ffcc 	bl	8001af4 <__NVIC_SystemReset>
  }
}
 8001b5c:	bf00      	nop
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	e000edf0 	.word	0xe000edf0

08001b68 <storeAssertFileData>:

void storeAssertFileData(const char *file, int line)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 8001b72:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <storeAssertFileData+0x38>)
 8001b74:	4a0b      	ldr	r2, [pc, #44]	; (8001ba4 <storeAssertFileData+0x3c>)
 8001b76:	601a      	str	r2, [r3, #0]
  snapshot.type = SnapshotTypeFile;
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <storeAssertFileData+0x38>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	711a      	strb	r2, [r3, #4]
  currentType = snapshot.type;
 8001b7e:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <storeAssertFileData+0x38>)
 8001b80:	791a      	ldrb	r2, [r3, #4]
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <storeAssertFileData+0x40>)
 8001b84:	701a      	strb	r2, [r3, #0]
  snapshot.file.fileName = file;
 8001b86:	4a06      	ldr	r2, [pc, #24]	; (8001ba0 <storeAssertFileData+0x38>)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6093      	str	r3, [r2, #8]
  snapshot.file.line = line;
 8001b8c:	4a04      	ldr	r2, [pc, #16]	; (8001ba0 <storeAssertFileData+0x38>)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	60d3      	str	r3, [r2, #12]
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	20000928 	.word	0x20000928
 8001ba4:	2f8a001f 	.word	0x2f8a001f
 8001ba8:	200011e8 	.word	0x200011e8

08001bac <getIntLen>:

static const char digit[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 
                             'A', 'B', 'C', 'D', 'E', 'F'};

static int getIntLen (long int value)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  int l = 1;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
  while(value > 9)
 8001bb8:	e00a      	b.n	8001bd0 <getIntLen+0x24>
  {
    l++;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	60fb      	str	r3, [r7, #12]
    value /= 10;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a08      	ldr	r2, [pc, #32]	; (8001be4 <getIntLen+0x38>)
 8001bc4:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc8:	1092      	asrs	r2, r2, #2
 8001bca:	17db      	asrs	r3, r3, #31
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	607b      	str	r3, [r7, #4]
  while(value > 9)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b09      	cmp	r3, #9
 8001bd4:	dcf1      	bgt.n	8001bba <getIntLen+0xe>
  }
  return l;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	66666667 	.word	0x66666667

08001be8 <power>:

int power(int a, int b)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  int i;
  int x = a;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	60bb      	str	r3, [r7, #8]

  for (i = 1; i < b; i++)
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	e007      	b.n	8001c0c <power+0x24>
  {
    x *= a;
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	fb02 f303 	mul.w	r3, r2, r3
 8001c04:	60bb      	str	r3, [r7, #8]
  for (i = 1; i < b; i++)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dbf3      	blt.n	8001bfc <power+0x14>
  }

  return x;
 8001c14:	68bb      	ldr	r3, [r7, #8]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <itoa10Unsigned>:

static int itoa10Unsigned(putc_t putcf, unsigned long long int num)
{
 8001c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c28:	b088      	sub	sp, #32
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	e9c7 2300 	strd	r2, r3, [r7]
  int len = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]

  if (num == 0)
 8001c36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	d104      	bne.n	8001c48 <itoa10Unsigned+0x24>
  {
    putcf('0');
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2030      	movs	r0, #48	; 0x30
 8001c42:	4798      	blx	r3
    return 1;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e057      	b.n	8001cf8 <itoa10Unsigned+0xd4>
  }

  unsigned long long int i = 1;
 8001c48:	f04f 0201 	mov.w	r2, #1
 8001c4c:	f04f 0300 	mov.w	r3, #0
 8001c50:	e9c7 2304 	strd	r2, r3, [r7, #16]

  while ((num / i) > 9)
 8001c54:	e019      	b.n	8001c8a <itoa10Unsigned+0x66>
  {
    i *= 10L;
 8001c56:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001c5a:	4642      	mov	r2, r8
 8001c5c:	464b      	mov	r3, r9
 8001c5e:	f04f 0000 	mov.w	r0, #0
 8001c62:	f04f 0100 	mov.w	r1, #0
 8001c66:	0099      	lsls	r1, r3, #2
 8001c68:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c6c:	0090      	lsls	r0, r2, #2
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	eb12 0408 	adds.w	r4, r2, r8
 8001c76:	eb43 0509 	adc.w	r5, r3, r9
 8001c7a:	eb14 0a04 	adds.w	sl, r4, r4
 8001c7e:	eb45 0b05 	adc.w	fp, r5, r5
 8001c82:	4654      	mov	r4, sl
 8001c84:	465d      	mov	r5, fp
 8001c86:	e9c7 4504 	strd	r4, r5, [r7, #16]
  while ((num / i) > 9)
 8001c8a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c92:	f7fe ffe9 	bl	8000c68 <__aeabi_uldivmod>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	2a0a      	cmp	r2, #10
 8001c9c:	f173 0300 	sbcs.w	r3, r3, #0
 8001ca0:	d2d9      	bcs.n	8001c56 <itoa10Unsigned+0x32>
  }

  do
  {
    putcf(digit[(num / i) % 10L]);
 8001ca2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ca6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001caa:	f7fe ffdd 	bl	8000c68 <__aeabi_uldivmod>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f04f 020a 	mov.w	r2, #10
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	f7fe ffd3 	bl	8000c68 <__aeabi_uldivmod>
 8001cc2:	4910      	ldr	r1, [pc, #64]	; (8001d04 <itoa10Unsigned+0xe0>)
 8001cc4:	188b      	adds	r3, r1, r2
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4798      	blx	r3
    len++;
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	61fb      	str	r3, [r7, #28]
  }
  while (i /= 10L);
 8001cd6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cda:	f04f 020a 	mov.w	r2, #10
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	f7fe ffc1 	bl	8000c68 <__aeabi_uldivmod>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001cee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	d1d5      	bne.n	8001ca2 <itoa10Unsigned+0x7e>

  return len;
 8001cf6:	69fb      	ldr	r3, [r7, #28]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3720      	adds	r7, #32
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d02:	bf00      	nop
 8001d04:	0800cdac 	.word	0x0800cdac

08001d08 <itoa10>:

static int itoa10(putc_t putcf, long long int num, int precision)
{
 8001d08:	b5b0      	push	{r4, r5, r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	e9c7 2300 	strd	r2, r3, [r7]
  int len = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24

  if (num == 0)
 8001d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	d104      	bne.n	8001d2a <itoa10+0x22>
  {
    putcf('0');
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2030      	movs	r0, #48	; 0x30
 8001d24:	4798      	blx	r3
    return 1;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e037      	b.n	8001d9a <itoa10+0x92>
  }

  long long unsigned int n = num;
 8001d2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d2e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (num < 0)
 8001d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	da0d      	bge.n	8001d56 <itoa10+0x4e>
  {
    n = -num;
 8001d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4254      	negs	r4, r2
 8001d42:	eb61 0503 	sbc.w	r5, r1, r3
 8001d46:	e9c7 4506 	strd	r4, r5, [r7, #24]
    putcf('-');
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	202d      	movs	r0, #45	; 0x2d
 8001d4e:	4798      	blx	r3
    len++;
 8001d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d52:	3301      	adds	r3, #1
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
  }

  int numLenght = getIntLen(num);
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ff27 	bl	8001bac <getIntLen>
 8001d5e:	6138      	str	r0, [r7, #16]
  if (numLenght < precision)
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d64:	429a      	cmp	r2, r3
 8001d66:	da10      	bge.n	8001d8a <itoa10+0x82>
  {
    int fillWithZero = precision - numLenght;
 8001d68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
    while (fillWithZero > 0)
 8001d70:	e008      	b.n	8001d84 <itoa10+0x7c>
    {
      putcf('0');
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2030      	movs	r0, #48	; 0x30
 8001d76:	4798      	blx	r3
      len++;
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
      fillWithZero--;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3b01      	subs	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
    while (fillWithZero > 0)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	dcf3      	bgt.n	8001d72 <itoa10+0x6a>
    }
  }

  return itoa10Unsigned(putcf, n) + len;
 8001d8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f7ff ff48 	bl	8001c24 <itoa10Unsigned>
 8001d94:	4602      	mov	r2, r0
 8001d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d98:	4413      	add	r3, r2
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3728      	adds	r7, #40	; 0x28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001da4 <itoa16>:

static int itoa16(putc_t putcf, uint64_t num, int width, char padChar)
{
 8001da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001da8:	b08d      	sub	sp, #52	; 0x34
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	e9c7 2300 	strd	r2, r3, [r7]
  int len = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool foundFirst = false;
 8001db6:	2300      	movs	r3, #0
 8001db8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  for (int i = 15; i >= 0; i--)
 8001dbc:	230f      	movs	r3, #15
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc0:	e059      	b.n	8001e76 <itoa16+0xd2>
  {
    int shift = i * 4;
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	623b      	str	r3, [r7, #32]
    uint64_t mask = (uint64_t)0x0F << shift;
 8001dc8:	f04f 020f 	mov.w	r2, #15
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	6a39      	ldr	r1, [r7, #32]
 8001dd2:	f1a1 0620 	sub.w	r6, r1, #32
 8001dd6:	f1c1 0020 	rsb	r0, r1, #32
 8001dda:	fa03 f501 	lsl.w	r5, r3, r1
 8001dde:	fa02 f606 	lsl.w	r6, r2, r6
 8001de2:	4335      	orrs	r5, r6
 8001de4:	fa22 f000 	lsr.w	r0, r2, r0
 8001de8:	4305      	orrs	r5, r0
 8001dea:	fa02 f401 	lsl.w	r4, r2, r1
 8001dee:	e9c7 4506 	strd	r4, r5, [r7, #24]
    uint64_t val = (num & mask) >> shift;
 8001df2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001df6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dfa:	ea00 0a02 	and.w	sl, r0, r2
 8001dfe:	ea01 0b03 	and.w	fp, r1, r3
 8001e02:	6a3b      	ldr	r3, [r7, #32]
 8001e04:	f1c3 0120 	rsb	r1, r3, #32
 8001e08:	f1a3 0220 	sub.w	r2, r3, #32
 8001e0c:	fa2a f803 	lsr.w	r8, sl, r3
 8001e10:	fa0b f101 	lsl.w	r1, fp, r1
 8001e14:	ea48 0801 	orr.w	r8, r8, r1
 8001e18:	fa2b f202 	lsr.w	r2, fp, r2
 8001e1c:	ea48 0802 	orr.w	r8, r8, r2
 8001e20:	fa2b f903 	lsr.w	r9, fp, r3
 8001e24:	e9c7 8904 	strd	r8, r9, [r7, #16]

    if (val > 0)
 8001e28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	d002      	beq.n	8001e36 <itoa16+0x92>
    {
      foundFirst = true;
 8001e30:	2301      	movs	r3, #1
 8001e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    }

    if (foundFirst || i < width)
 8001e36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d103      	bne.n	8001e46 <itoa16+0xa2>
 8001e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e42:	429a      	cmp	r2, r3
 8001e44:	da14      	bge.n	8001e70 <itoa16+0xcc>
    {
      if (foundFirst)
 8001e46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d008      	beq.n	8001e60 <itoa16+0xbc>
      {
        putcf(digit[val]);
 8001e4e:	4a0e      	ldr	r2, [pc, #56]	; (8001e88 <itoa16+0xe4>)
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	4413      	add	r3, r2
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4798      	blx	r3
 8001e5e:	e004      	b.n	8001e6a <itoa16+0xc6>
      }
      else
      {
        putcf(padChar);
 8001e60:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4610      	mov	r0, r2
 8001e68:	4798      	blx	r3
      }

      len++;
 8001e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  for (int i = 15; i >= 0; i--)
 8001e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e72:	3b01      	subs	r3, #1
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	daa2      	bge.n	8001dc2 <itoa16+0x1e>
    }
  }

  return len;
 8001e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3734      	adds	r7, #52	; 0x34
 8001e82:	46bd      	mov	sp, r7
 8001e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e88:	0800cdac 	.word	0x0800cdac

08001e8c <handleLongLong>:

static int handleLongLong(putc_t putcf, const char** fmt, unsigned long long int val, int width, char padChar)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	e9c7 2300 	strd	r2, r3, [r7]
  int len = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]

  switch(*((*fmt)++))
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	1c59      	adds	r1, r3, #1
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	6011      	str	r1, [r2, #0]
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	3b58      	subs	r3, #88	; 0x58
 8001eac:	2b20      	cmp	r3, #32
 8001eae:	d861      	bhi.n	8001f74 <handleLongLong+0xe8>
 8001eb0:	a201      	add	r2, pc, #4	; (adr r2, 8001eb8 <handleLongLong+0x2c>)
 8001eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb6:	bf00      	nop
 8001eb8:	08001f5d 	.word	0x08001f5d
 8001ebc:	08001f75 	.word	0x08001f75
 8001ec0:	08001f75 	.word	0x08001f75
 8001ec4:	08001f75 	.word	0x08001f75
 8001ec8:	08001f75 	.word	0x08001f75
 8001ecc:	08001f75 	.word	0x08001f75
 8001ed0:	08001f75 	.word	0x08001f75
 8001ed4:	08001f75 	.word	0x08001f75
 8001ed8:	08001f75 	.word	0x08001f75
 8001edc:	08001f75 	.word	0x08001f75
 8001ee0:	08001f75 	.word	0x08001f75
 8001ee4:	08001f75 	.word	0x08001f75
 8001ee8:	08001f3d 	.word	0x08001f3d
 8001eec:	08001f75 	.word	0x08001f75
 8001ef0:	08001f75 	.word	0x08001f75
 8001ef4:	08001f75 	.word	0x08001f75
 8001ef8:	08001f75 	.word	0x08001f75
 8001efc:	08001f3d 	.word	0x08001f3d
 8001f00:	08001f75 	.word	0x08001f75
 8001f04:	08001f75 	.word	0x08001f75
 8001f08:	08001f75 	.word	0x08001f75
 8001f0c:	08001f75 	.word	0x08001f75
 8001f10:	08001f75 	.word	0x08001f75
 8001f14:	08001f75 	.word	0x08001f75
 8001f18:	08001f75 	.word	0x08001f75
 8001f1c:	08001f75 	.word	0x08001f75
 8001f20:	08001f75 	.word	0x08001f75
 8001f24:	08001f75 	.word	0x08001f75
 8001f28:	08001f75 	.word	0x08001f75
 8001f2c:	08001f4f 	.word	0x08001f4f
 8001f30:	08001f75 	.word	0x08001f75
 8001f34:	08001f75 	.word	0x08001f75
 8001f38:	08001f5d 	.word	0x08001f5d
  {
    case 'i':
    case 'd':
      len = itoa10(putcf, (long long int)val, 0);
 8001f3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f40:	2100      	movs	r1, #0
 8001f42:	9100      	str	r1, [sp, #0]
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f7ff fedf 	bl	8001d08 <itoa10>
 8001f4a:	6178      	str	r0, [r7, #20]
      break;
 8001f4c:	e013      	b.n	8001f76 <handleLongLong+0xea>
    case 'u':
      len = itoa10Unsigned(putcf, val);
 8001f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f7ff fe66 	bl	8001c24 <itoa10Unsigned>
 8001f58:	6178      	str	r0, [r7, #20]
      break;
 8001f5a:	e00c      	b.n	8001f76 <handleLongLong+0xea>
    case 'x':
    case 'X':
      len = itoa16(putcf, val, width, padChar);
 8001f5c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001f60:	9301      	str	r3, [sp, #4]
 8001f62:	6a3b      	ldr	r3, [r7, #32]
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f7ff ff1a 	bl	8001da4 <itoa16>
 8001f70:	6178      	str	r0, [r7, #20]
      break;
 8001f72:	e000      	b.n	8001f76 <handleLongLong+0xea>
    default:
      // Nothing here
      break;
 8001f74:	bf00      	nop
  }

  return len;
 8001f76:	697b      	ldr	r3, [r7, #20]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <handleLong>:

static int handleLong(putc_t putcf, const char** fmt, unsigned long int val, int width, char padChar)
{
 8001f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f84:	b088      	sub	sp, #32
 8001f86:	af02      	add	r7, sp, #8
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
 8001f8e:	603b      	str	r3, [r7, #0]
  int len = 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]

  switch(*((*fmt)++))
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	1c59      	adds	r1, r3, #1
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	6011      	str	r1, [r2, #0]
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	3b58      	subs	r3, #88	; 0x58
 8001fa2:	2b20      	cmp	r3, #32
 8001fa4:	d86c      	bhi.n	8002080 <handleLong+0x100>
 8001fa6:	a201      	add	r2, pc, #4	; (adr r2, 8001fac <handleLong+0x2c>)
 8001fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fac:	08002061 	.word	0x08002061
 8001fb0:	08002081 	.word	0x08002081
 8001fb4:	08002081 	.word	0x08002081
 8001fb8:	08002081 	.word	0x08002081
 8001fbc:	08002081 	.word	0x08002081
 8001fc0:	08002081 	.word	0x08002081
 8001fc4:	08002081 	.word	0x08002081
 8001fc8:	08002081 	.word	0x08002081
 8001fcc:	08002081 	.word	0x08002081
 8001fd0:	08002081 	.word	0x08002081
 8001fd4:	08002081 	.word	0x08002081
 8001fd8:	08002081 	.word	0x08002081
 8001fdc:	08002031 	.word	0x08002031
 8001fe0:	08002081 	.word	0x08002081
 8001fe4:	08002081 	.word	0x08002081
 8001fe8:	08002081 	.word	0x08002081
 8001fec:	08002081 	.word	0x08002081
 8001ff0:	08002031 	.word	0x08002031
 8001ff4:	08002081 	.word	0x08002081
 8001ff8:	08002081 	.word	0x08002081
 8001ffc:	08002081 	.word	0x08002081
 8002000:	08002081 	.word	0x08002081
 8002004:	08002081 	.word	0x08002081
 8002008:	08002081 	.word	0x08002081
 800200c:	08002081 	.word	0x08002081
 8002010:	08002081 	.word	0x08002081
 8002014:	08002081 	.word	0x08002081
 8002018:	08002081 	.word	0x08002081
 800201c:	08002081 	.word	0x08002081
 8002020:	0800204b 	.word	0x0800204b
 8002024:	08002081 	.word	0x08002081
 8002028:	08002081 	.word	0x08002081
 800202c:	08002061 	.word	0x08002061
  {
    case 'i':
    case 'd':
      len = itoa10(putcf, (long int)val, 0);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	17da      	asrs	r2, r3, #31
 8002034:	469a      	mov	sl, r3
 8002036:	4693      	mov	fp, r2
 8002038:	2300      	movs	r3, #0
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	4652      	mov	r2, sl
 800203e:	465b      	mov	r3, fp
 8002040:	68f8      	ldr	r0, [r7, #12]
 8002042:	f7ff fe61 	bl	8001d08 <itoa10>
 8002046:	6178      	str	r0, [r7, #20]
      break;
 8002048:	e01b      	b.n	8002082 <handleLong+0x102>
    case 'u':
      len = itoa10Unsigned(putcf, val);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	4698      	mov	r8, r3
 8002050:	4691      	mov	r9, r2
 8002052:	4642      	mov	r2, r8
 8002054:	464b      	mov	r3, r9
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f7ff fde4 	bl	8001c24 <itoa10Unsigned>
 800205c:	6178      	str	r0, [r7, #20]
      break;
 800205e:	e010      	b.n	8002082 <handleLong+0x102>
    case 'x':
    case 'X':
      len = itoa16(putcf, val, width, padChar);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	461c      	mov	r4, r3
 8002066:	4615      	mov	r5, r2
 8002068:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	4622      	mov	r2, r4
 8002074:	462b      	mov	r3, r5
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f7ff fe94 	bl	8001da4 <itoa16>
 800207c:	6178      	str	r0, [r7, #20]
      break;
 800207e:	e000      	b.n	8002082 <handleLong+0x102>
    default:
      // Nothing here
      break;
 8002080:	bf00      	nop
  }

  return len;
 8002082:	697b      	ldr	r3, [r7, #20]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800208e:	bf00      	nop

08002090 <evprintf>:

int evprintf(putc_t putcf, const char * fmt, va_list ap)
{
 8002090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002094:	ed2d 8b02 	vpush	{d8}
 8002098:	b08e      	sub	sp, #56	; 0x38
 800209a:	af02      	add	r7, sp, #8
 800209c:	6178      	str	r0, [r7, #20]
 800209e:	6139      	str	r1, [r7, #16]
 80020a0:	60fa      	str	r2, [r7, #12]
  int len=0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  char* str;
  int precision;
  int width;
  char padChar;

  while (*fmt)
 80020a6:	e1ac      	b.n	8002402 <evprintf+0x372>
  {
    if (*fmt == '%')
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b25      	cmp	r3, #37	; 0x25
 80020ae:	f040 819d 	bne.w	80023ec <evprintf+0x35c>
    {
      precision = 6;
 80020b2:	2306      	movs	r3, #6
 80020b4:	623b      	str	r3, [r7, #32]
      padChar = ' ';
 80020b6:	2320      	movs	r3, #32
 80020b8:	76fb      	strb	r3, [r7, #27]
      width = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]

      fmt++;
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	3301      	adds	r3, #1
 80020c2:	613b      	str	r3, [r7, #16]
      if (*fmt == '%') {
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b25      	cmp	r3, #37	; 0x25
 80020ca:	d110      	bne.n	80020ee <evprintf+0x5e>
        putcf(*fmt++);
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	613a      	str	r2, [r7, #16]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	461a      	mov	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	4610      	mov	r0, r2
 80020da:	4798      	blx	r3
        len++;
 80020dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020de:	3301      	adds	r3, #1
 80020e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        continue;
 80020e2:	e18e      	b.n	8002402 <evprintf+0x372>
      }

      while ('0' == *fmt)
      {
        padChar = '0';
 80020e4:	2330      	movs	r3, #48	; 0x30
 80020e6:	76fb      	strb	r3, [r7, #27]
        fmt++;
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	3301      	adds	r3, #1
 80020ec:	613b      	str	r3, [r7, #16]
      while ('0' == *fmt)
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	2b30      	cmp	r3, #48	; 0x30
 80020f4:	d0f6      	beq.n	80020e4 <evprintf+0x54>
      }

			while(isdigit((unsigned)*fmt))
 80020f6:	e00e      	b.n	8002116 <evprintf+0x86>
			{
				width *= 10;
 80020f8:	69fa      	ldr	r2, [r7, #28]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	61fb      	str	r3, [r7, #28]
				width += *fmt - '0';
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	3b30      	subs	r3, #48	; 0x30
 800210a:	69fa      	ldr	r2, [r7, #28]
 800210c:	4413      	add	r3, r2
 800210e:	61fb      	str	r3, [r7, #28]
				fmt++;
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	3301      	adds	r3, #1
 8002114:	613b      	str	r3, [r7, #16]
			while(isdigit((unsigned)*fmt))
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	3301      	adds	r3, #1
 800211c:	4ab2      	ldr	r2, [pc, #712]	; (80023e8 <evprintf+0x358>)
 800211e:	4413      	add	r3, r2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1e6      	bne.n	80020f8 <evprintf+0x68>
			}

      while (!isalpha((unsigned) *fmt))
 800212a:	e017      	b.n	800215c <evprintf+0xcc>
      {
        if (*fmt == '.')
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b2e      	cmp	r3, #46	; 0x2e
 8002132:	d113      	bne.n	800215c <evprintf+0xcc>
        {
          fmt++;
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	3301      	adds	r3, #1
 8002138:	613b      	str	r3, [r7, #16]
          if (isdigit((unsigned)*fmt))
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	3301      	adds	r3, #1
 8002140:	4aa9      	ldr	r2, [pc, #676]	; (80023e8 <evprintf+0x358>)
 8002142:	4413      	add	r3, r2
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	f003 0304 	and.w	r3, r3, #4
 800214a:	2b00      	cmp	r3, #0
 800214c:	d006      	beq.n	800215c <evprintf+0xcc>
          {
            precision = *fmt - '0';
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	3b30      	subs	r3, #48	; 0x30
 8002154:	623b      	str	r3, [r7, #32]
            fmt++;
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	3301      	adds	r3, #1
 800215a:	613b      	str	r3, [r7, #16]
      while (!isalpha((unsigned) *fmt))
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	4aa1      	ldr	r2, [pc, #644]	; (80023e8 <evprintf+0x358>)
 8002164:	4413      	add	r3, r2
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0dd      	beq.n	800212c <evprintf+0x9c>
          }
        }
      }
      switch (*fmt++)
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1c5a      	adds	r2, r3, #1
 8002174:	613a      	str	r2, [r7, #16]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	3b58      	subs	r3, #88	; 0x58
 800217a:	2b20      	cmp	r3, #32
 800217c:	f200 8132 	bhi.w	80023e4 <evprintf+0x354>
 8002180:	a201      	add	r2, pc, #4	; (adr r2, 8002188 <evprintf+0xf8>)
 8002182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002186:	bf00      	nop
 8002188:	08002255 	.word	0x08002255
 800218c:	080023e5 	.word	0x080023e5
 8002190:	080023e5 	.word	0x080023e5
 8002194:	080023e5 	.word	0x080023e5
 8002198:	080023e5 	.word	0x080023e5
 800219c:	080023e5 	.word	0x080023e5
 80021a0:	080023e5 	.word	0x080023e5
 80021a4:	080023e5 	.word	0x080023e5
 80021a8:	080023e5 	.word	0x080023e5
 80021ac:	080023e5 	.word	0x080023e5
 80021b0:	080023e5 	.word	0x080023e5
 80021b4:	080023cb 	.word	0x080023cb
 80021b8:	0800220d 	.word	0x0800220d
 80021bc:	080023e5 	.word	0x080023e5
 80021c0:	080022df 	.word	0x080022df
 80021c4:	080023e5 	.word	0x080023e5
 80021c8:	080023e5 	.word	0x080023e5
 80021cc:	0800220d 	.word	0x0800220d
 80021d0:	080023e5 	.word	0x080023e5
 80021d4:	080023e5 	.word	0x080023e5
 80021d8:	0800227f 	.word	0x0800227f
 80021dc:	080023e5 	.word	0x080023e5
 80021e0:	080023e5 	.word	0x080023e5
 80021e4:	080023e5 	.word	0x080023e5
 80021e8:	080023e5 	.word	0x080023e5
 80021ec:	080023e5 	.word	0x080023e5
 80021f0:	080023e5 	.word	0x080023e5
 80021f4:	0800239f 	.word	0x0800239f
 80021f8:	080023e5 	.word	0x080023e5
 80021fc:	08002233 	.word	0x08002233
 8002200:	080023e5 	.word	0x080023e5
 8002204:	080023e5 	.word	0x080023e5
 8002208:	08002255 	.word	0x08002255
      {
        case 'i':
        case 'd':
          len += itoa10(putcf, va_arg(ap, int), 0);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1d1a      	adds	r2, r3, #4
 8002210:	60fa      	str	r2, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	17da      	asrs	r2, r3, #31
 8002216:	461c      	mov	r4, r3
 8002218:	4615      	mov	r5, r2
 800221a:	2300      	movs	r3, #0
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	4622      	mov	r2, r4
 8002220:	462b      	mov	r3, r5
 8002222:	6978      	ldr	r0, [r7, #20]
 8002224:	f7ff fd70 	bl	8001d08 <itoa10>
 8002228:	4602      	mov	r2, r0
 800222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222c:	4413      	add	r3, r2
 800222e:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 8002230:	e0e7      	b.n	8002402 <evprintf+0x372>
        case 'u':
          len += itoa10Unsigned(putcf, va_arg(ap, unsigned int));
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1d1a      	adds	r2, r3, #4
 8002236:	60fa      	str	r2, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2200      	movs	r2, #0
 800223c:	4698      	mov	r8, r3
 800223e:	4691      	mov	r9, r2
 8002240:	4642      	mov	r2, r8
 8002242:	464b      	mov	r3, r9
 8002244:	6978      	ldr	r0, [r7, #20]
 8002246:	f7ff fced 	bl	8001c24 <itoa10Unsigned>
 800224a:	4602      	mov	r2, r0
 800224c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800224e:	4413      	add	r3, r2
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 8002252:	e0d6      	b.n	8002402 <evprintf+0x372>
        case 'x':
        case 'X':
          len += itoa16(putcf, va_arg(ap, unsigned int), width, padChar);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1d1a      	adds	r2, r3, #4
 8002258:	60fa      	str	r2, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2200      	movs	r2, #0
 800225e:	469a      	mov	sl, r3
 8002260:	4693      	mov	fp, r2
 8002262:	7efb      	ldrb	r3, [r7, #27]
 8002264:	9301      	str	r3, [sp, #4]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	9300      	str	r3, [sp, #0]
 800226a:	4652      	mov	r2, sl
 800226c:	465b      	mov	r3, fp
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff fd98 	bl	8001da4 <itoa16>
 8002274:	4602      	mov	r2, r0
 8002276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002278:	4413      	add	r3, r2
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 800227c:	e0c1      	b.n	8002402 <evprintf+0x372>
        case 'l':
          // Look ahead for ll
          if (*fmt == 'l') {
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b6c      	cmp	r3, #108	; 0x6c
 8002284:	d11a      	bne.n	80022bc <evprintf+0x22c>
            fmt++;
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	3301      	adds	r3, #1
 800228a:	613b      	str	r3, [r7, #16]
            len += handleLongLong(putcf, &fmt, va_arg(ap, unsigned long long int), width, padChar);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3307      	adds	r3, #7
 8002290:	f023 0307 	bic.w	r3, r3, #7
 8002294:	f103 0208 	add.w	r2, r3, #8
 8002298:	60fa      	str	r2, [r7, #12]
 800229a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229e:	f107 0010 	add.w	r0, r7, #16
 80022a2:	7ef9      	ldrb	r1, [r7, #27]
 80022a4:	9101      	str	r1, [sp, #4]
 80022a6:	69f9      	ldr	r1, [r7, #28]
 80022a8:	9100      	str	r1, [sp, #0]
 80022aa:	4601      	mov	r1, r0
 80022ac:	6978      	ldr	r0, [r7, #20]
 80022ae:	f7ff fded 	bl	8001e8c <handleLongLong>
 80022b2:	4602      	mov	r2, r0
 80022b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b6:	4413      	add	r3, r2
 80022b8:	62fb      	str	r3, [r7, #44]	; 0x2c
          } else {
            len += handleLong(putcf, &fmt, va_arg(ap, unsigned long int), width, padChar);
          }

          break;
 80022ba:	e0a2      	b.n	8002402 <evprintf+0x372>
            len += handleLong(putcf, &fmt, va_arg(ap, unsigned long int), width, padChar);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1d1a      	adds	r2, r3, #4
 80022c0:	60fa      	str	r2, [r7, #12]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	f107 0110 	add.w	r1, r7, #16
 80022c8:	7efb      	ldrb	r3, [r7, #27]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	6978      	ldr	r0, [r7, #20]
 80022d0:	f7ff fe56 	bl	8001f80 <handleLong>
 80022d4:	4602      	mov	r2, r0
 80022d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d8:	4413      	add	r3, r2
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 80022dc:	e091      	b.n	8002402 <evprintf+0x372>
        case 'f':
          num = va_arg(ap, double);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	3307      	adds	r3, #7
 80022e2:	f023 0307 	bic.w	r3, r3, #7
 80022e6:	f103 0208 	add.w	r2, r3, #8
 80022ea:	60fa      	str	r2, [r7, #12]
 80022ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f0:	4610      	mov	r0, r2
 80022f2:	4619      	mov	r1, r3
 80022f4:	f7fe fc68 	bl	8000bc8 <__aeabi_d2f>
 80022f8:	4603      	mov	r3, r0
 80022fa:	62bb      	str	r3, [r7, #40]	; 0x28
          if(num<0)
 80022fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002300:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002308:	d50b      	bpl.n	8002322 <evprintf+0x292>
          {
            putcf('-');
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	202d      	movs	r0, #45	; 0x2d
 800230e:	4798      	blx	r3
            num = -num;
 8002310:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002314:	eef1 7a67 	vneg.f32	s15, s15
 8002318:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            len++;
 800231c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231e:	3301      	adds	r3, #1
 8002320:	62fb      	str	r3, [r7, #44]	; 0x2c
          }
          len += itoa10(putcf, (int)num, 0);
 8002322:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002326:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800232a:	ee17 2a90 	vmov	r2, s15
 800232e:	17d3      	asrs	r3, r2, #31
 8002330:	603a      	str	r2, [r7, #0]
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	2300      	movs	r3, #0
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	e9d7 2300 	ldrd	r2, r3, [r7]
 800233c:	6978      	ldr	r0, [r7, #20]
 800233e:	f7ff fce3 	bl	8001d08 <itoa10>
 8002342:	4602      	mov	r2, r0
 8002344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002346:	4413      	add	r3, r2
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
          putcf('.'); len++;
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	202e      	movs	r0, #46	; 0x2e
 800234e:	4798      	blx	r3
 8002350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002352:	3301      	adds	r3, #1
 8002354:	62fb      	str	r3, [r7, #44]	; 0x2c
          len += itoa10(putcf, (num - (int)num) * power(10,precision), precision);
 8002356:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800235a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800235e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002362:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002366:	ee37 8a67 	vsub.f32	s16, s14, s15
 800236a:	6a39      	ldr	r1, [r7, #32]
 800236c:	200a      	movs	r0, #10
 800236e:	f7ff fc3b 	bl	8001be8 <power>
 8002372:	ee07 0a90 	vmov	s15, r0
 8002376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800237a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800237e:	ee17 0a90 	vmov	r0, s15
 8002382:	f7fe fc89 	bl	8000c98 <__aeabi_f2lz>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	6a39      	ldr	r1, [r7, #32]
 800238c:	9100      	str	r1, [sp, #0]
 800238e:	6978      	ldr	r0, [r7, #20]
 8002390:	f7ff fcba 	bl	8001d08 <itoa10>
 8002394:	4602      	mov	r2, r0
 8002396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002398:	4413      	add	r3, r2
 800239a:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 800239c:	e031      	b.n	8002402 <evprintf+0x372>
        case 's':
          str = va_arg(ap, char* );
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1d1a      	adds	r2, r3, #4
 80023a2:	60fa      	str	r2, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
          while(*str)
 80023a8:	e00a      	b.n	80023c0 <evprintf+0x330>
          {
            putcf(*str++);
 80023aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ac:	1c5a      	adds	r2, r3, #1
 80023ae:	627a      	str	r2, [r7, #36]	; 0x24
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	4610      	mov	r0, r2
 80023b8:	4798      	blx	r3
            len++;
 80023ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023bc:	3301      	adds	r3, #1
 80023be:	62fb      	str	r3, [r7, #44]	; 0x2c
          while(*str)
 80023c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f0      	bne.n	80023aa <evprintf+0x31a>
          }
          break;
 80023c8:	e01b      	b.n	8002402 <evprintf+0x372>
        case 'c':
          putcf((char)va_arg(ap, int));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1d1a      	adds	r2, r3, #4
 80023ce:	60fa      	str	r2, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	461a      	mov	r2, r3
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	4610      	mov	r0, r2
 80023da:	4798      	blx	r3
          len++;
 80023dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023de:	3301      	adds	r3, #1
 80023e0:	62fb      	str	r3, [r7, #44]	; 0x2c
          break;
 80023e2:	e00e      	b.n	8002402 <evprintf+0x372>
        default:
          break;
 80023e4:	bf00      	nop
 80023e6:	e00c      	b.n	8002402 <evprintf+0x372>
 80023e8:	0800cddc 	.word	0x0800cddc
      }
    }
    else
    {
      putcf(*fmt++);
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	613a      	str	r2, [r7, #16]
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	4610      	mov	r0, r2
 80023fa:	4798      	blx	r3
      len++;
 80023fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023fe:	3301      	adds	r3, #1
 8002400:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (*fmt)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f47f ae4e 	bne.w	80020a8 <evprintf+0x18>
    }
  }
  
  return len;
 800240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800240e:	4618      	mov	r0, r3
 8002410:	3730      	adds	r7, #48	; 0x30
 8002412:	46bd      	mov	sp, r7
 8002414:	ecbd 8b02 	vpop	{d8}
 8002418:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800241c <eprintf>:

int eprintf(putc_t putcf, const char * fmt, ...)
{
 800241c:	b40e      	push	{r1, r2, r3}
 800241e:	b580      	push	{r7, lr}
 8002420:	b085      	sub	sp, #20
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  va_list ap;
  int len;

  va_start(ap, fmt);
 8002426:	f107 0320 	add.w	r3, r7, #32
 800242a:	60bb      	str	r3, [r7, #8]
  len = evprintf(putcf, fmt, ap);
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	69f9      	ldr	r1, [r7, #28]
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7ff fe2d 	bl	8002090 <evprintf>
 8002436:	60f8      	str	r0, [r7, #12]
  va_end(ap);

  return len;
 8002438:	68fb      	ldr	r3, [r7, #12]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002444:	b003      	add	sp, #12
 8002446:	4770      	bx	lr

08002448 <queueMonitorInit>:
static int getMaxWaiting(xQueueHandle* xQueue, int prevPeak);
static void resetCounters();

unsigned char ucQueueGetQueueNumber( xQueueHandle xQueue );

void queueMonitorInit() {
 8002448:	b590      	push	{r4, r7, lr}
 800244a:	b083      	sub	sp, #12
 800244c:	af02      	add	r7, sp, #8
  ASSERT(!initialized);
 800244e:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <queueMonitorInit+0x6c>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	f083 0301 	eor.w	r3, r3, #1
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b00      	cmp	r3, #0
 800245a:	d104      	bne.n	8002466 <queueMonitorInit+0x1e>
 800245c:	2248      	movs	r2, #72	; 0x48
 800245e:	4916      	ldr	r1, [pc, #88]	; (80024b8 <queueMonitorInit+0x70>)
 8002460:	4816      	ldr	r0, [pc, #88]	; (80024bc <queueMonitorInit+0x74>)
 8002462:	f7ff fb5d 	bl	8001b20 <assertFail>
  timer = xTimerCreateStatic( "queueMonitorTimer", TIMER_PERIOD, pdTRUE, NULL, timerHandler, &timerBuffer);
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <queueMonitorInit+0x78>)
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <queueMonitorInit+0x7c>)
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	2300      	movs	r3, #0
 8002470:	2201      	movs	r2, #1
 8002472:	f242 7110 	movw	r1, #10000	; 0x2710
 8002476:	4814      	ldr	r0, [pc, #80]	; (80024c8 <queueMonitorInit+0x80>)
 8002478:	f006 fa3a 	bl	80088f0 <xTimerCreateStatic>
 800247c:	4603      	mov	r3, r0
 800247e:	4a13      	ldr	r2, [pc, #76]	; (80024cc <queueMonitorInit+0x84>)
 8002480:	6013      	str	r3, [r2, #0]
  xTimerStart(timer, 100);
 8002482:	4b12      	ldr	r3, [pc, #72]	; (80024cc <queueMonitorInit+0x84>)
 8002484:	681c      	ldr	r4, [r3, #0]
 8002486:	f005 fbe1 	bl	8007c4c <xTaskGetTickCount>
 800248a:	4602      	mov	r2, r0
 800248c:	2364      	movs	r3, #100	; 0x64
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	2300      	movs	r3, #0
 8002492:	2101      	movs	r1, #1
 8002494:	4620      	mov	r0, r4
 8002496:	f006 faa5 	bl	80089e4 <xTimerGenericCommand>

  data[0].fileName = "Na";
 800249a:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <queueMonitorInit+0x88>)
 800249c:	4a0d      	ldr	r2, [pc, #52]	; (80024d4 <queueMonitorInit+0x8c>)
 800249e:	601a      	str	r2, [r3, #0]
  data[0].queueName = "Na";
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <queueMonitorInit+0x88>)
 80024a2:	4a0c      	ldr	r2, [pc, #48]	; (80024d4 <queueMonitorInit+0x8c>)
 80024a4:	605a      	str	r2, [r3, #4]

  initialized = true;
 80024a6:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <queueMonitorInit+0x6c>)
 80024a8:	2201      	movs	r2, #1
 80024aa:	701a      	strb	r2, [r3, #0]
}
 80024ac:	bf00      	nop
 80024ae:	3704      	adds	r7, #4
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd90      	pop	{r4, r7, pc}
 80024b4:	200013ac 	.word	0x200013ac
 80024b8:	0800c574 	.word	0x0800c574
 80024bc:	0800c598 	.word	0x0800c598
 80024c0:	20001380 	.word	0x20001380
 80024c4:	08002675 	.word	0x08002675
 80024c8:	0800c5a8 	.word	0x0800c5a8
 80024cc:	2000137c 	.word	0x2000137c
 80024d0:	200011ec 	.word	0x200011ec
 80024d4:	0800c5bc 	.word	0x0800c5bc

080024d8 <qmRegisterQueue>:

    queueData->fullCount++;
  }
}

void qmRegisterQueue(xQueueHandle* xQueue, char* fileName, char* queueName) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  ASSERT(initialized);
 80024e4:	4b18      	ldr	r3, [pc, #96]	; (8002548 <qmRegisterQueue+0x70>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d104      	bne.n	80024f6 <qmRegisterQueue+0x1e>
 80024ec:	2265      	movs	r2, #101	; 0x65
 80024ee:	4917      	ldr	r1, [pc, #92]	; (800254c <qmRegisterQueue+0x74>)
 80024f0:	4817      	ldr	r0, [pc, #92]	; (8002550 <qmRegisterQueue+0x78>)
 80024f2:	f7ff fb15 	bl	8001b20 <assertFail>
  ASSERT(nrOfQueues < MAX_NR_OF_QUEUES);
 80024f6:	4b17      	ldr	r3, [pc, #92]	; (8002554 <qmRegisterQueue+0x7c>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b13      	cmp	r3, #19
 80024fc:	d904      	bls.n	8002508 <qmRegisterQueue+0x30>
 80024fe:	2266      	movs	r2, #102	; 0x66
 8002500:	4912      	ldr	r1, [pc, #72]	; (800254c <qmRegisterQueue+0x74>)
 8002502:	4815      	ldr	r0, [pc, #84]	; (8002558 <qmRegisterQueue+0x80>)
 8002504:	f7ff fb0c 	bl	8001b20 <assertFail>
  Data* queueData = &data[nrOfQueues];
 8002508:	4b12      	ldr	r3, [pc, #72]	; (8002554 <qmRegisterQueue+0x7c>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	4613      	mov	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4a11      	ldr	r2, [pc, #68]	; (800255c <qmRegisterQueue+0x84>)
 8002518:	4413      	add	r3, r2
 800251a:	617b      	str	r3, [r7, #20]

  queueData->fileName = fileName;
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	601a      	str	r2, [r3, #0]
  queueData->queueName = queueName;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	605a      	str	r2, [r3, #4]
  vQueueSetQueueNumber(xQueue, nrOfQueues);
 8002528:	4b0a      	ldr	r3, [pc, #40]	; (8002554 <qmRegisterQueue+0x7c>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	4619      	mov	r1, r3
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f004 feec 	bl	800730c <vQueueSetQueueNumber>

  nrOfQueues++;
 8002534:	4b07      	ldr	r3, [pc, #28]	; (8002554 <qmRegisterQueue+0x7c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	3301      	adds	r3, #1
 800253a:	b2da      	uxtb	r2, r3
 800253c:	4b05      	ldr	r3, [pc, #20]	; (8002554 <qmRegisterQueue+0x7c>)
 800253e:	701a      	strb	r2, [r3, #0]
}
 8002540:	bf00      	nop
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	200013ac 	.word	0x200013ac
 800254c:	0800c574 	.word	0x0800c574
 8002550:	0800c5c0 	.word	0x0800c5c0
 8002554:	200000b7 	.word	0x200000b7
 8002558:	0800c5cc 	.word	0x0800c5cc
 800255c:	200011ec 	.word	0x200011ec

08002560 <debugPrint>:
    return waiting;
  }
  return prevPeak;
}

static void debugPrint() {
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
  int i = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
  for (i = 0; i < nrOfQueues; i++) {
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	e013      	b.n	8002598 <debugPrint+0x38>
    Data* queueData = &data[i];
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4a0d      	ldr	r2, [pc, #52]	; (80025b0 <debugPrint+0x50>)
 800257c:	4413      	add	r3, r2
 800257e:	603b      	str	r3, [r7, #0]
    if (filter(queueData)) {
 8002580:	6838      	ldr	r0, [r7, #0]
 8002582:	f000 f819 	bl	80025b8 <filter>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d002      	beq.n	8002592 <debugPrint+0x32>
      debugPrintQueue(queueData);
 800258c:	6838      	ldr	r0, [r7, #0]
 800258e:	f000 f827 	bl	80025e0 <debugPrintQueue>
  for (i = 0; i < nrOfQueues; i++) {
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3301      	adds	r3, #1
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <debugPrint+0x54>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4293      	cmp	r3, r2
 80025a2:	dbe5      	blt.n	8002570 <debugPrint+0x10>
    }
  }

  if (RESET_COUNTERS_AFTER_DISPLAY) {
    resetCounters();
 80025a4:	f000 f838 	bl	8002618 <resetCounters>
  }
}
 80025a8:	bf00      	nop
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	200011ec 	.word	0x200011ec
 80025b4:	200000b7 	.word	0x200000b7

080025b8 <filter>:

static bool filter(Data* queueData) {
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  bool doDisplay = false;
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]
  if (DISPLAY_ONLY_OVERFLOW_QUEUES) {
    doDisplay = (queueData->fullCount != 0);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf14      	ite	ne
 80025cc:	2301      	movne	r3, #1
 80025ce:	2300      	moveq	r3, #0
 80025d0:	73fb      	strb	r3, [r7, #15]
  } else {
    doDisplay = true;
  }
  return doDisplay;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <debugPrintQueue>:

static void debugPrintQueue(Data* queueData) {
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af02      	add	r7, sp, #8
 80025e6:	6078      	str	r0, [r7, #4]
  printf("%s:%s, sent: %i, peak: %i, full: %i\n",queueData->fileName, queueData->queueName, queueData->sendCount,queueData->maxWaiting, queueData->fullCount);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6858      	ldr	r0, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689c      	ldr	r4, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6912      	ldr	r2, [r2, #16]
 80025fc:	9201      	str	r2, [sp, #4]
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	4623      	mov	r3, r4
 8002602:	4602      	mov	r2, r0
 8002604:	4803      	ldr	r0, [pc, #12]	; (8002614 <debugPrintQueue+0x34>)
 8002606:	f007 ff0d 	bl	800a424 <iprintf>
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	bd90      	pop	{r4, r7, pc}
 8002612:	bf00      	nop
 8002614:	0800c608 	.word	0x0800c608

08002618 <resetCounters>:

static void resetCounters() {
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
  int i = 0;
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
  for (i = 0; i < nrOfQueues; i++) {
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	e013      	b.n	8002650 <resetCounters+0x38>
    Data* queueData = &data[i];
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4a0e      	ldr	r2, [pc, #56]	; (800266c <resetCounters+0x54>)
 8002634:	4413      	add	r3, r2
 8002636:	603b      	str	r3, [r7, #0]

    queueData->sendCount = 0;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
    queueData->maxWaiting = 0;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2200      	movs	r2, #0
 8002642:	60da      	str	r2, [r3, #12]
    queueData->fullCount = 0;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  for (i = 0; i < nrOfQueues; i++) {
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3301      	adds	r3, #1
 800264e:	607b      	str	r3, [r7, #4]
 8002650:	4b07      	ldr	r3, [pc, #28]	; (8002670 <resetCounters+0x58>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4293      	cmp	r3, r2
 800265a:	dbe5      	blt.n	8002628 <resetCounters+0x10>
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	200011ec 	.word	0x200011ec
 8002670:	200000b7 	.word	0x200000b7

08002674 <timerHandler>:

static void timerHandler(xTimerHandle timer) {
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  debugPrint();
 800267c:	f7ff ff70 	bl	8002560 <debugPrint>
}
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <uartInit>:
			return -1;
		return len;
}


void uartInit(void) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af02      	add	r7, sp, #8
	uartqueue = STATIC_MEM_QUEUE_CREATE(uartqueue);
 800268e:	2340      	movs	r3, #64	; 0x40
 8002690:	4618      	mov	r0, r3
 8002692:	2301      	movs	r3, #1
 8002694:	4619      	mov	r1, r3
 8002696:	2300      	movs	r3, #0
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <uartInit+0x2c>)
 800269c:	4a06      	ldr	r2, [pc, #24]	; (80026b8 <uartInit+0x30>)
 800269e:	f004 f8d3 	bl	8006848 <xQueueGenericCreateStatic>
 80026a2:	4603      	mov	r3, r0
 80026a4:	4a05      	ldr	r2, [pc, #20]	; (80026bc <uartInit+0x34>)
 80026a6:	6013      	str	r3, [r2, #0]
    isInit = true;
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <uartInit+0x38>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	701a      	strb	r2, [r3, #0]
}
 80026ae:	bf00      	nop
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	200008d8 	.word	0x200008d8
 80026b8:	20000898 	.word	0x20000898
 80026bc:	200013b0 	.word	0x200013b0
 80026c0:	2000145d 	.word	0x2000145d

080026c4 <uartDmaInit>:



void uartDmaInit(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af02      	add	r7, sp, #8

  // initialize the FreeRTOS structures first, to prevent null pointers in interrupts
  waitUntilSendDone = xSemaphoreCreateBinaryStatic(&waitUntilSendDoneBuffer); // initialized as blocking
 80026ca:	2303      	movs	r3, #3
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	4b21      	ldr	r3, [pc, #132]	; (8002754 <uartDmaInit+0x90>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	2100      	movs	r1, #0
 80026d4:	2001      	movs	r0, #1
 80026d6:	f004 f8b7 	bl	8006848 <xQueueGenericCreateStatic>
 80026da:	4603      	mov	r3, r0
 80026dc:	4a1e      	ldr	r2, [pc, #120]	; (8002758 <uartDmaInit+0x94>)
 80026de:	6013      	str	r3, [r2, #0]
  uartBusy = xSemaphoreCreateBinaryStatic(&uartBusyBuffer); // initialized as blocking
 80026e0:	2303      	movs	r3, #3
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	4b1d      	ldr	r3, [pc, #116]	; (800275c <uartDmaInit+0x98>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	2100      	movs	r1, #0
 80026ea:	2001      	movs	r0, #1
 80026ec:	f004 f8ac 	bl	8006848 <xQueueGenericCreateStatic>
 80026f0:	4603      	mov	r3, r0
 80026f2:	4a1b      	ldr	r2, [pc, #108]	; (8002760 <uartDmaInit+0x9c>)
 80026f4:	6013      	str	r3, [r2, #0]
  xSemaphoreGive(uartBusy); // but we give it because the uart isn't busy at initialization
 80026f6:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <uartDmaInit+0x9c>)
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	2300      	movs	r3, #0
 80026fc:	2200      	movs	r2, #0
 80026fe:	2100      	movs	r1, #0
 8002700:	f004 f972 	bl	80069e8 <xQueueGenericSend>
  xSemaphoreGive(waitUntilSendDone);
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <uartDmaInit+0x94>)
 8002706:	6818      	ldr	r0, [r3, #0]
 8002708:	2300      	movs	r3, #0
 800270a:	2200      	movs	r2, #0
 800270c:	2100      	movs	r1, #0
 800270e:	f004 f96b 	bl	80069e8 <xQueueGenericSend>

  __HAL_RCC_DMA2_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
 8002716:	4b13      	ldr	r3, [pc, #76]	; (8002764 <uartDmaInit+0xa0>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a12      	ldr	r2, [pc, #72]	; (8002764 <uartDmaInit+0xa0>)
 800271c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <uartDmaInit+0xa0>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
  HAL_DMA_Init(&hdma_usart6_tx);
 800272e:	480e      	ldr	r0, [pc, #56]	; (8002768 <uartDmaInit+0xa4>)
 8002730:	f001 f872 	bl	8003818 <HAL_DMA_Init>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002734:	2200      	movs	r2, #0
 8002736:	2105      	movs	r1, #5
 8002738:	2045      	movs	r0, #69	; 0x45
 800273a:	f001 f836 	bl	80037aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800273e:	2045      	movs	r0, #69	; 0x45
 8002740:	f001 f84f 	bl	80037e2 <HAL_NVIC_EnableIRQ>

  isUartDmaInitialized = true;
 8002744:	4b09      	ldr	r3, [pc, #36]	; (800276c <uartDmaInit+0xa8>)
 8002746:	2201      	movs	r2, #1
 8002748:	701a      	strb	r2, [r3, #0]

}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	2000140c 	.word	0x2000140c
 8002758:	20001408 	.word	0x20001408
 800275c:	200013b8 	.word	0x200013b8
 8002760:	200013b4 	.word	0x200013b4
 8002764:	40023800 	.word	0x40023800
 8002768:	20002058 	.word	0x20002058
 800276c:	2000145c 	.word	0x2000145c

08002770 <uartSendData>:




void uartSendData(uint32_t size, uint8_t* data)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for(i = 0; i < size; i++)
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	e00f      	b.n	80027a0 <uartSendData+0x30>
  {
    while (!(USART6->SR & UART_FLAG_TXE));
 8002780:	bf00      	nop
 8002782:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <uartSendData+0x48>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f9      	beq.n	8002782 <uartSendData+0x12>
    USART6->DR = (data[i] & 0x00FF);
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4413      	add	r3, r2
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <uartSendData+0x48>)
 8002798:	605a      	str	r2, [r3, #4]
  for(i = 0; i < size; i++)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3301      	adds	r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d3eb      	bcc.n	8002780 <uartSendData+0x10>
  }
}
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	40011400 	.word	0x40011400

080027bc <uartPutchar>:


int uartPutchar(int ch)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
    uartSendData(1, (uint8_t *)&ch);
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	4619      	mov	r1, r3
 80027c8:	2001      	movs	r0, #1
 80027ca:	f7ff ffd1 	bl	8002770 <uartSendData>
    return (unsigned char)ch;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	b2db      	uxtb	r3, r3
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <configureTimerForRunTimeStats>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 80027da:	b480      	push	{r7}
 80027dc:	af00      	add	r7, sp, #0

}
 80027de:	bf00      	nop
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
return 0;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4a07      	ldr	r2, [pc, #28]	; (800283c <vApplicationGetIdleTaskMemory+0x2c>)
 8002820:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	4a06      	ldr	r2, [pc, #24]	; (8002840 <vApplicationGetIdleTaskMemory+0x30>)
 8002826:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2280      	movs	r2, #128	; 0x80
 800282c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800282e:	bf00      	nop
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	20001460 	.word	0x20001460
 8002840:	20001514 	.word	0x20001514

08002844 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4a07      	ldr	r2, [pc, #28]	; (8002870 <vApplicationGetTimerTaskMemory+0x2c>)
 8002854:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	4a06      	ldr	r2, [pc, #24]	; (8002874 <vApplicationGetTimerTaskMemory+0x30>)
 800285a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002862:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	20001714 	.word	0x20001714
 8002874:	200017c8 	.word	0x200017c8

08002878 <LL_SPI_SetStandard>:
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f023 0210 	bic.w	r2, r3, #16
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	605a      	str	r2, [r3, #4]
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
	...

080028a0 <LL_AHB1_GRP1_EnableClock>:
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80028a8:	4b08      	ldr	r3, [pc, #32]	; (80028cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ac:	4907      	ldr	r1, [pc, #28]	; (80028cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4013      	ands	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028be:	68fb      	ldr	r3, [r7, #12]
}
 80028c0:	bf00      	nop
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40023800 	.word	0x40023800

080028d0 <LL_APB2_GRP1_EnableClock>:
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80028d8:	4b08      	ldr	r3, [pc, #32]	; (80028fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80028da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028dc:	4907      	ldr	r1, [pc, #28]	; (80028fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80028e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4013      	ands	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028ee:	68fb      	ldr	r3, [r7, #12]
}
 80028f0:	bf00      	nop
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40023800 	.word	0x40023800

08002900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002900:	b5b0      	push	{r4, r5, r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002906:	f000 fddf 	bl	80034c8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800290a:	f000 f87b 	bl	8002a04 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800290e:	f000 f9b5 	bl	8002c7c <MX_GPIO_Init>
  MX_DMA_Init();
 8002912:	f000 f993 	bl	8002c3c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8002916:	f000 f967 	bl	8002be8 <MX_USART6_UART_Init>
  MX_TIM7_Init();
 800291a:	f000 f92f 	bl	8002b7c <MX_TIM7_Init>
  MX_SPI1_Init();
 800291e:	f000 f8db 	bl	8002ad8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

//  InitTick(168000000, 1000000U);			//	Clock 1us , 1ms   

  __HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 8002922:	4b2c      	ldr	r3, [pc, #176]	; (80029d4 <main+0xd4>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68da      	ldr	r2, [r3, #12]
 8002928:	4b2a      	ldr	r3, [pc, #168]	; (80029d4 <main+0xd4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0220 	orr.w	r2, r2, #32
 8002930:	60da      	str	r2, [r3, #12]

  freertos_IntroTitle();
 8002932:	f000 fa2f 	bl	8002d94 <freertos_IntroTitle>
  DEBUG_PRINT("[TASK]main\n");
 8002936:	4928      	ldr	r1, [pc, #160]	; (80029d8 <main+0xd8>)
 8002938:	4828      	ldr	r0, [pc, #160]	; (80029dc <main+0xdc>)
 800293a:	f7ff fd6f 	bl	800241c <eprintf>


  check_enter_bootloader();
 800293e:	f7fe fd8b 	bl	8001458 <check_enter_bootloader>

  int err = platformInit();
 8002942:	f7fe ffe6 	bl	8001912 <platformInit>
 8002946:	6278      	str	r0, [r7, #36]	; 0x24
  if (err != 0) {
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	2b00      	cmp	r3, #0
 800294c:	d000      	beq.n	8002950 <main+0x50>
  	    // The firmware is running on the wrong hardware. Halt
  	    while(1);
 800294e:	e7fe      	b.n	800294e <main+0x4e>
  }

  HAL_TIM_Base_Start_IT(&htim7);
 8002950:	4823      	ldr	r0, [pc, #140]	; (80029e0 <main+0xe0>)
 8002952:	f002 f97b 	bl	8004c4c <HAL_TIM_Base_Start_IT>
  t1 = DWT->CYCCNT;
 8002956:	4b23      	ldr	r3, [pc, #140]	; (80029e4 <main+0xe4>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	4a23      	ldr	r2, [pc, #140]	; (80029e8 <main+0xe8>)
 800295c:	6013      	str	r3, [r2, #0]
  //  delay_us(1);	// 1ms
  delay_us(10);	// 1ms
 800295e:	200a      	movs	r0, #10
 8002960:	f000 faa6 	bl	8002eb0 <delay_us>
  t2 = DWT->CYCCNT;
 8002964:	4b1f      	ldr	r3, [pc, #124]	; (80029e4 <main+0xe4>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4a20      	ldr	r2, [pc, #128]	; (80029ec <main+0xec>)
 800296a:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Stop_IT(&htim7);
 800296c:	481c      	ldr	r0, [pc, #112]	; (80029e0 <main+0xe0>)
 800296e:	f002 f9dd 	bl	8004d2c <HAL_TIM_Base_Stop_IT>
  DEBUG_PRINT("delay = %.2f(us)\n",(float)(t2-t1)/CLOCK_PER_USEC);
 8002972:	4b1e      	ldr	r3, [pc, #120]	; (80029ec <main+0xec>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4b1c      	ldr	r3, [pc, #112]	; (80029e8 <main+0xe8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002984:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80029f0 <main+0xf0>
 8002988:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800298c:	ee16 0a90 	vmov	r0, s13
 8002990:	f7fd fdea 	bl	8000568 <__aeabi_f2d>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4916      	ldr	r1, [pc, #88]	; (80029f4 <main+0xf4>)
 800299a:	4810      	ldr	r0, [pc, #64]	; (80029dc <main+0xdc>)
 800299c:	f7ff fd3e 	bl	800241c <eprintf>
  uint32_t ld = SysTick->LOAD;
 80029a0:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <main+0xf8>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	623b      	str	r3, [r7, #32]


  systemLaunch();
 80029a6:	f7fe fe99 	bl	80016dc <systemLaunch>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80029aa:	4b14      	ldr	r3, [pc, #80]	; (80029fc <main+0xfc>)
 80029ac:	1d3c      	adds	r4, r7, #4
 80029ae:	461d      	mov	r5, r3
 80029b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80029b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80029bc:	1d3b      	adds	r3, r7, #4
 80029be:	2100      	movs	r1, #0
 80029c0:	4618      	mov	r0, r3
 80029c2:	f003 fdbf 	bl	8006544 <osThreadCreate>
 80029c6:	4603      	mov	r3, r0
 80029c8:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <main+0x100>)
 80029ca:	6013      	str	r3, [r2, #0]


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80029cc:	f003 fdb3 	bl	8006536 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029d0:	e7fe      	b.n	80029d0 <main+0xd0>
 80029d2:	bf00      	nop
 80029d4:	20002010 	.word	0x20002010
 80029d8:	0800c630 	.word	0x0800c630
 80029dc:	080027bd 	.word	0x080027bd
 80029e0:	20001fc8 	.word	0x20001fc8
 80029e4:	e0001000 	.word	0xe0001000
 80029e8:	200020bc 	.word	0x200020bc
 80029ec:	200020c0 	.word	0x200020c0
 80029f0:	43280000 	.word	0x43280000
 80029f4:	0800c63c 	.word	0x0800c63c
 80029f8:	e000e010 	.word	0xe000e010
 80029fc:	0800c65c 	.word	0x0800c65c
 8002a00:	200020b8 	.word	0x200020b8

08002a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b094      	sub	sp, #80	; 0x50
 8002a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a0a:	f107 0320 	add.w	r3, r7, #32
 8002a0e:	2230      	movs	r2, #48	; 0x30
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f007 fdf8 	bl	800a608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a18:	f107 030c 	add.w	r3, r7, #12
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60bb      	str	r3, [r7, #8]
 8002a2c:	4b28      	ldr	r3, [pc, #160]	; (8002ad0 <SystemClock_Config+0xcc>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	4a27      	ldr	r2, [pc, #156]	; (8002ad0 <SystemClock_Config+0xcc>)
 8002a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a36:	6413      	str	r3, [r2, #64]	; 0x40
 8002a38:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <SystemClock_Config+0xcc>)
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a40:	60bb      	str	r3, [r7, #8]
 8002a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a44:	2300      	movs	r3, #0
 8002a46:	607b      	str	r3, [r7, #4]
 8002a48:	4b22      	ldr	r3, [pc, #136]	; (8002ad4 <SystemClock_Config+0xd0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a21      	ldr	r2, [pc, #132]	; (8002ad4 <SystemClock_Config+0xd0>)
 8002a4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	4b1f      	ldr	r3, [pc, #124]	; (8002ad4 <SystemClock_Config+0xd0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a5c:	607b      	str	r3, [r7, #4]
 8002a5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a60:	2301      	movs	r3, #1
 8002a62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a74:	2304      	movs	r3, #4
 8002a76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a78:	23a8      	movs	r3, #168	; 0xa8
 8002a7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a80:	2304      	movs	r3, #4
 8002a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a84:	f107 0320 	add.w	r3, r7, #32
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f001 fbf7 	bl	800427c <HAL_RCC_OscConfig>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a94:	f000 fa38 	bl	8002f08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a98:	230f      	movs	r3, #15
 8002a9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002aa4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002aa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002ab0:	f107 030c 	add.w	r3, r7, #12
 8002ab4:	2105      	movs	r1, #5
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f001 fe58 	bl	800476c <HAL_RCC_ClockConfig>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002ac2:	f000 fa21 	bl	8002f08 <Error_Handler>
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	3750      	adds	r7, #80	; 0x50
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40007000 	.word	0x40007000

08002ad8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b090      	sub	sp, #64	; 0x40
 8002adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002ade:	f107 0318 	add.w	r3, r7, #24
 8002ae2:	2228      	movs	r2, #40	; 0x28
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f007 fd8e 	bl	800a608 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	463b      	mov	r3, r7
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
 8002af8:	611a      	str	r2, [r3, #16]
 8002afa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002afc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b00:	f7ff fee6 	bl	80028d0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b04:	2001      	movs	r0, #1
 8002b06:	f7ff fecb 	bl	80028a0 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b0a:	23e0      	movs	r3, #224	; 0xe0
 8002b0c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002b1e:	2305      	movs	r3, #5
 8002b20:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	463b      	mov	r3, r7
 8002b24:	4619      	mov	r1, r3
 8002b26:	4813      	ldr	r0, [pc, #76]	; (8002b74 <MX_SPI1_Init+0x9c>)
 8002b28:	f003 fbf7 	bl	800631a <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002b30:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002b34:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002b36:	2300      	movs	r3, #0
 8002b38:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002b48:	2310      	movs	r3, #16
 8002b4a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002b50:	2300      	movs	r3, #0
 8002b52:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002b54:	230a      	movs	r3, #10
 8002b56:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002b58:	f107 0318 	add.w	r3, r7, #24
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4806      	ldr	r0, [pc, #24]	; (8002b78 <MX_SPI1_Init+0xa0>)
 8002b60:	f003 fc7f 	bl	8006462 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002b64:	2100      	movs	r1, #0
 8002b66:	4804      	ldr	r0, [pc, #16]	; (8002b78 <MX_SPI1_Init+0xa0>)
 8002b68:	f7ff fe86 	bl	8002878 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b6c:	bf00      	nop
 8002b6e:	3740      	adds	r7, #64	; 0x40
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40020000 	.word	0x40020000
 8002b78:	40013000 	.word	0x40013000

08002b7c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b82:	463b      	mov	r3, r7
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002b8a:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002b8c:	4a15      	ldr	r2, [pc, #84]	; (8002be4 <MX_TIM7_Init+0x68>)
 8002b8e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002b90:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002b92:	2253      	movs	r2, #83	; 0x53
 8002b94:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b96:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002b9c:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ba2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002baa:	480d      	ldr	r0, [pc, #52]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002bac:	f001 fffe 	bl	8004bac <HAL_TIM_Base_Init>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002bb6:	f000 f9a7 	bl	8002f08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002bc2:	463b      	mov	r3, r7
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4806      	ldr	r0, [pc, #24]	; (8002be0 <MX_TIM7_Init+0x64>)
 8002bc8:	f002 faae 	bl	8005128 <HAL_TIMEx_MasterConfigSynchronization>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002bd2:	f000 f999 	bl	8002f08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20001fc8 	.word	0x20001fc8
 8002be4:	40001400 	.word	0x40001400

08002be8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <MX_USART6_UART_Init+0x50>)
 8002bf0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bf8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002c06:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002c0c:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c0e:	220c      	movs	r2, #12
 8002c10:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c12:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c18:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002c1e:	4805      	ldr	r0, [pc, #20]	; (8002c34 <MX_USART6_UART_Init+0x4c>)
 8002c20:	f002 fb12 	bl	8005248 <HAL_UART_Init>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002c2a:	f000 f96d 	bl	8002f08 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20002010 	.word	0x20002010
 8002c38:	40011400 	.word	0x40011400

08002c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	607b      	str	r3, [r7, #4]
 8002c46:	4b0c      	ldr	r3, [pc, #48]	; (8002c78 <MX_DMA_Init+0x3c>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	4a0b      	ldr	r2, [pc, #44]	; (8002c78 <MX_DMA_Init+0x3c>)
 8002c4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c50:	6313      	str	r3, [r2, #48]	; 0x30
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <MX_DMA_Init+0x3c>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	607b      	str	r3, [r7, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2105      	movs	r1, #5
 8002c62:	2045      	movs	r0, #69	; 0x45
 8002c64:	f000 fda1 	bl	80037aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002c68:	2045      	movs	r0, #69	; 0x45
 8002c6a:	f000 fdba 	bl	80037e2 <HAL_NVIC_EnableIRQ>

}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40023800 	.word	0x40023800

08002c7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08a      	sub	sp, #40	; 0x28
 8002c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c82:	f107 0314 	add.w	r3, r7, #20
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	605a      	str	r2, [r3, #4]
 8002c8c:	609a      	str	r2, [r3, #8]
 8002c8e:	60da      	str	r2, [r3, #12]
 8002c90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	4b36      	ldr	r3, [pc, #216]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	4a35      	ldr	r2, [pc, #212]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca2:	4b33      	ldr	r3, [pc, #204]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b2f      	ldr	r3, [pc, #188]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a2e      	ldr	r2, [pc, #184]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b2c      	ldr	r3, [pc, #176]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	4b28      	ldr	r3, [pc, #160]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a27      	ldr	r2, [pc, #156]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cd4:	f043 0304 	orr.w	r3, r3, #4
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b25      	ldr	r3, [pc, #148]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
 8002cea:	4b21      	ldr	r3, [pc, #132]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	4a20      	ldr	r2, [pc, #128]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cf0:	f043 0302 	orr.w	r3, r3, #2
 8002cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <MX_GPIO_Init+0xf4>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	607b      	str	r3, [r7, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_PIN_GPIO_Port, SPI1_NSS_PIN_Pin, GPIO_PIN_SET);
 8002d02:	2201      	movs	r2, #1
 8002d04:	2110      	movs	r1, #16
 8002d06:	481b      	ldr	r0, [pc, #108]	; (8002d74 <MX_GPIO_Init+0xf8>)
 8002d08:	f001 fa9e 	bl	8004248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2120      	movs	r1, #32
 8002d10:	4819      	ldr	r0, [pc, #100]	; (8002d78 <MX_GPIO_Init+0xfc>)
 8002d12:	f001 fa99 	bl	8004248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_NSS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_PIN_Pin;
 8002d16:	2310      	movs	r3, #16
 8002d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d22:	2303      	movs	r3, #3
 8002d24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_NSS_PIN_GPIO_Port, &GPIO_InitStruct);
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4811      	ldr	r0, [pc, #68]	; (8002d74 <MX_GPIO_Init+0xf8>)
 8002d2e:	f001 f8ef 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_INT_Pin */
  GPIO_InitStruct.Pin = SPI1_INT_Pin;
 8002d32:	2310      	movs	r3, #16
 8002d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d36:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_INT_GPIO_Port, &GPIO_InitStruct);
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	4619      	mov	r1, r3
 8002d46:	480d      	ldr	r0, [pc, #52]	; (8002d7c <MX_GPIO_Init+0x100>)
 8002d48:	f001 f8e2 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8002d4c:	2320      	movs	r3, #32
 8002d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d50:	2301      	movs	r3, #1
 8002d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8002d5c:	f107 0314 	add.w	r3, r7, #20
 8002d60:	4619      	mov	r1, r3
 8002d62:	4805      	ldr	r0, [pc, #20]	; (8002d78 <MX_GPIO_Init+0xfc>)
 8002d64:	f001 f8d4 	bl	8003f10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d68:	bf00      	nop
 8002d6a:	3728      	adds	r7, #40	; 0x28
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40020000 	.word	0x40020000
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	40020800 	.word	0x40020800

08002d80 <OSVersion>:

/* USER CODE BEGIN 4 */

char* OSVersion(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
	return tskKERNEL_VERSION_NUMBER;
 8002d84:	4b02      	ldr	r3, [pc, #8]	; (8002d90 <OSVersion+0x10>)
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	0800c678 	.word	0x0800c678

08002d94 <freertos_IntroTitle>:


void freertos_IntroTitle(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]] \n");
 8002d98:	492e      	ldr	r1, [pc, #184]	; (8002e54 <freertos_IntroTitle+0xc0>)
 8002d9a:	482f      	ldr	r0, [pc, #188]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002d9c:	f7ff fb3e 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]                     \n");
 8002da0:	492e      	ldr	r1, [pc, #184]	; (8002e5c <freertos_IntroTitle+0xc8>)
 8002da2:	482d      	ldr	r0, [pc, #180]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002da4:	f7ff fb3a 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]                      \n");
 8002da8:	492d      	ldr	r1, [pc, #180]	; (8002e60 <freertos_IntroTitle+0xcc>)
 8002daa:	482b      	ldr	r0, [pc, #172]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dac:	f7ff fb36 	bl	800241c <eprintf>
  DEBUG_PRINT("]        ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]      :]]]        ]   .]]]].    :]]]]:  \n");
 8002db0:	492c      	ldr	r1, [pc, #176]	; (8002e64 <freertos_IntroTitle+0xd0>)
 8002db2:	4829      	ldr	r0, [pc, #164]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002db4:	f7ff fb32 	bl	800241c <eprintf>
  DEBUG_PRINT("]        ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]       ]]]       ]]   ]]]]]]   :]]]]]]  \n");
 8002db8:	492b      	ldr	r1, [pc, #172]	; (8002e68 <freertos_IntroTitle+0xd4>)
 8002dba:	4827      	ldr	r0, [pc, #156]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dbc:	f7ff fb2e 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]  ]]]:  ]]]]]        :]]  ]]:  ]]:  :]  \n");
 8002dc0:	492a      	ldr	r1, [pc, #168]	; (8002e6c <freertos_IntroTitle+0xd8>)
 8002dc2:	4825      	ldr	r0, [pc, #148]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dc4:	f7ff fb2a 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  .    ]]].    :]]]].    :]]]  ]]]]  ]]]]]  ]     ]]:  :]]  ]]       \n");
 8002dc8:	4929      	ldr	r1, [pc, #164]	; (8002e70 <freertos_IntroTitle+0xdc>)
 8002dca:	4823      	ldr	r0, [pc, #140]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dcc:	f7ff fb26 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]       ]].      :]].      :]]  ]]]:  ]]]]] ]]     ]]    ]]  ]]]:     \n");
 8002dd0:	4928      	ldr	r1, [pc, #160]	; (8002e74 <freertos_IntroTitle+0xe0>)
 8002dd2:	4821      	ldr	r0, [pc, #132]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dd4:	f7ff fb22 	bl	800241c <eprintf>
  DEBUG_PRINT("]       ]]]]   .]]]]]  :]]:  ]]  :]]:  ]]       :]]]]  ]]     ]]    ]]  :]]]]]:  \n");
 8002dd8:	4927      	ldr	r1, [pc, #156]	; (8002e78 <freertos_IntroTitle+0xe4>)
 8002dda:	481f      	ldr	r0, [pc, #124]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002ddc:	f7ff fb1e 	bl	800241c <eprintf>
  DEBUG_PRINT("]       ]]]]  ]]]]]]]        ]]        ]]      ]]]]]   ]]     ]]    ]]   .]]]]]: \n");
 8002de0:	4926      	ldr	r1, [pc, #152]	; (8002e7c <freertos_IntroTitle+0xe8>)
 8002de2:	481d      	ldr	r0, [pc, #116]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002de4:	f7ff fb1a 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  ]]]]]]]        ]]        ]]  ]]]  .]]    ]]     ]]    ]]      :]]] \n");
 8002de8:	4925      	ldr	r1, [pc, #148]	; (8002e80 <freertos_IntroTitle+0xec>)
 8002dea:	481b      	ldr	r0, [pc, #108]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dec:	f7ff fb16 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  ]]]]]]]  ]]]]]]]]  ]]]]]]]]  ]]]  ]]     ]]     ]]:  :]]        ]] \n");
 8002df0:	4924      	ldr	r1, [pc, #144]	; (8002e84 <freertos_IntroTitle+0xf0>)
 8002df2:	4819      	ldr	r0, [pc, #100]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002df4:	f7ff fb12 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  ]]]]]]]   .]]: ]]   .]]: ]]  ]]]:        ]]     :]]  ]]:  ]:.  :]] \n");
 8002df8:	4923      	ldr	r1, [pc, #140]	; (8002e88 <freertos_IntroTitle+0xf4>)
 8002dfa:	4817      	ldr	r0, [pc, #92]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002dfc:	f7ff fb0e 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  ]]]]]]].       ]].       ]]  ]]]]  ]:    ]]      ]]]]]]   ]]]]]]]: \n");
 8002e00:	4922      	ldr	r1, [pc, #136]	; (8002e8c <freertos_IntroTitle+0xf8>)
 8002e02:	4815      	ldr	r0, [pc, #84]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e04:	f7ff fb0a 	bl	800241c <eprintf>
  DEBUG_PRINT("]  ]]]]]]]]]  ]]]]]]]].     :]]].     :]]  ]]]] ]]]    ]]      .]]]].   .]]]]]:  \n");
 8002e08:	4921      	ldr	r1, [pc, #132]	; (8002e90 <freertos_IntroTitle+0xfc>)
 8002e0a:	4813      	ldr	r0, [pc, #76]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e0c:	f7ff fb06 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]                                   \n");
 8002e10:	4920      	ldr	r1, [pc, #128]	; (8002e94 <freertos_IntroTitle+0x100>)
 8002e12:	4811      	ldr	r0, [pc, #68]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e14:	f7ff fb02 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]                                    \n");
 8002e18:	491f      	ldr	r1, [pc, #124]	; (8002e98 <freertos_IntroTitle+0x104>)
 8002e1a:	480f      	ldr	r0, [pc, #60]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e1c:	f7ff fafe 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]   The Real Time Kernel \n");
 8002e20:	491e      	ldr	r1, [pc, #120]	; (8002e9c <freertos_IntroTitle+0x108>)
 8002e22:	480d      	ldr	r0, [pc, #52]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e24:	f7ff fafa 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]\n");
 8002e28:	491d      	ldr	r1, [pc, #116]	; (8002ea0 <freertos_IntroTitle+0x10c>)
 8002e2a:	480b      	ldr	r0, [pc, #44]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e2c:	f7ff faf6 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]     FreeRTOS version %s\n", OSVersion());
 8002e30:	f7ff ffa6 	bl	8002d80 <OSVersion>
 8002e34:	4603      	mov	r3, r0
 8002e36:	461a      	mov	r2, r3
 8002e38:	491a      	ldr	r1, [pc, #104]	; (8002ea4 <freertos_IntroTitle+0x110>)
 8002e3a:	4807      	ldr	r0, [pc, #28]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e3c:	f7ff faee 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]\n");
 8002e40:	4919      	ldr	r1, [pc, #100]	; (8002ea8 <freertos_IntroTitle+0x114>)
 8002e42:	4805      	ldr	r0, [pc, #20]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e44:	f7ff faea 	bl	800241c <eprintf>
  DEBUG_PRINT("]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]   Copyright guileschool.com\n");
 8002e48:	4918      	ldr	r1, [pc, #96]	; (8002eac <freertos_IntroTitle+0x118>)
 8002e4a:	4803      	ldr	r0, [pc, #12]	; (8002e58 <freertos_IntroTitle+0xc4>)
 8002e4c:	f7ff fae6 	bl	800241c <eprintf>
}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	0800c680 	.word	0x0800c680
 8002e58:	080027bd 	.word	0x080027bd
 8002e5c:	0800c6c0 	.word	0x0800c6c0
 8002e60:	0800c714 	.word	0x0800c714
 8002e64:	0800c768 	.word	0x0800c768
 8002e68:	0800c7bc 	.word	0x0800c7bc
 8002e6c:	0800c810 	.word	0x0800c810
 8002e70:	0800c864 	.word	0x0800c864
 8002e74:	0800c8b8 	.word	0x0800c8b8
 8002e78:	0800c90c 	.word	0x0800c90c
 8002e7c:	0800c960 	.word	0x0800c960
 8002e80:	0800c9b4 	.word	0x0800c9b4
 8002e84:	0800ca08 	.word	0x0800ca08
 8002e88:	0800ca5c 	.word	0x0800ca5c
 8002e8c:	0800cab0 	.word	0x0800cab0
 8002e90:	0800cb04 	.word	0x0800cb04
 8002e94:	0800cb58 	.word	0x0800cb58
 8002e98:	0800cbac 	.word	0x0800cbac
 8002e9c:	0800cc00 	.word	0x0800cc00
 8002ea0:	0800cc48 	.word	0x0800cc48
 8002ea4:	0800cc78 	.word	0x0800cc78
 8002ea8:	0800ccbc 	.word	0x0800ccbc
 8002eac:	0800cce8 	.word	0x0800cce8

08002eb0 <delay_us>:
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; 				//   
  DWT->CYCCNT = 0;   DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
}

void delay_us (uint16_t us)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]

	HAL_TIM_Base_Start_IT(&htim7);
 8002eba:	480a      	ldr	r0, [pc, #40]	; (8002ee4 <delay_us+0x34>)
 8002ebc:	f001 fec6 	bl	8004c4c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002ec0:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <delay_us+0x34>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002ec8:	bf00      	nop
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <delay_us+0x34>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ed0:	88fb      	ldrh	r3, [r7, #6]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d3f9      	bcc.n	8002eca <delay_us+0x1a>
	HAL_TIM_Base_Stop_IT(&htim7);
 8002ed6:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <delay_us+0x34>)
 8002ed8:	f001 ff28 	bl	8004d2c <HAL_TIM_Base_Stop_IT>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20001fc8 	.word	0x20001fc8

08002ee8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	DEBUG_PRINT("[TASK] StartDefaultTask!\n");
 8002ef0:	4903      	ldr	r1, [pc, #12]	; (8002f00 <StartDefaultTask+0x18>)
 8002ef2:	4804      	ldr	r0, [pc, #16]	; (8002f04 <StartDefaultTask+0x1c>)
 8002ef4:	f7ff fa92 	bl	800241c <eprintf>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002ef8:	2001      	movs	r0, #1
 8002efa:	f003 fb6f 	bl	80065dc <osDelay>
 8002efe:	e7fb      	b.n	8002ef8 <StartDefaultTask+0x10>
 8002f00:	0800cd50 	.word	0x0800cd50
 8002f04:	080027bd 	.word	0x080027bd

08002f08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f0c:	b672      	cpsid	i
}
 8002f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <Error_Handler+0x8>
	...

08002f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	607b      	str	r3, [r7, #4]
 8002f1e:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <HAL_MspInit+0x64>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f22:	4a15      	ldr	r2, [pc, #84]	; (8002f78 <HAL_MspInit+0x64>)
 8002f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f28:	6453      	str	r3, [r2, #68]	; 0x44
 8002f2a:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <HAL_MspInit+0x64>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f32:	607b      	str	r3, [r7, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	603b      	str	r3, [r7, #0]
 8002f3a:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <HAL_MspInit+0x64>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	4a0e      	ldr	r2, [pc, #56]	; (8002f78 <HAL_MspInit+0x64>)
 8002f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f44:	6413      	str	r3, [r2, #64]	; 0x40
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <HAL_MspInit+0x64>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f52:	2200      	movs	r2, #0
 8002f54:	210f      	movs	r1, #15
 8002f56:	f06f 0001 	mvn.w	r0, #1
 8002f5a:	f000 fc26 	bl	80037aa <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2105      	movs	r1, #5
 8002f62:	2005      	movs	r0, #5
 8002f64:	f000 fc21 	bl	80037aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002f68:	2005      	movs	r0, #5
 8002f6a:	f000 fc3a 	bl	80037e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40023800 	.word	0x40023800

08002f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a0e      	ldr	r2, [pc, #56]	; (8002fc4 <HAL_TIM_Base_MspInit+0x48>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d115      	bne.n	8002fba <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	4b0d      	ldr	r3, [pc, #52]	; (8002fc8 <HAL_TIM_Base_MspInit+0x4c>)
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	4a0c      	ldr	r2, [pc, #48]	; (8002fc8 <HAL_TIM_Base_MspInit+0x4c>)
 8002f98:	f043 0320 	orr.w	r3, r3, #32
 8002f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9e:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <HAL_TIM_Base_MspInit+0x4c>)
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	f003 0320 	and.w	r3, r3, #32
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002faa:	2200      	movs	r2, #0
 8002fac:	2105      	movs	r1, #5
 8002fae:	2037      	movs	r0, #55	; 0x37
 8002fb0:	f000 fbfb 	bl	80037aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002fb4:	2037      	movs	r0, #55	; 0x37
 8002fb6:	f000 fc14 	bl	80037e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40001400 	.word	0x40001400
 8002fc8:	40023800 	.word	0x40023800

08002fcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08a      	sub	sp, #40	; 0x28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a34      	ldr	r2, [pc, #208]	; (80030bc <HAL_UART_MspInit+0xf0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d161      	bne.n	80030b2 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	4b33      	ldr	r3, [pc, #204]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a32      	ldr	r2, [pc, #200]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 8002ff8:	f043 0320 	orr.w	r3, r3, #32
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b30      	ldr	r3, [pc, #192]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b2c      	ldr	r3, [pc, #176]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	4a2b      	ldr	r2, [pc, #172]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 8003014:	f043 0304 	orr.w	r3, r3, #4
 8003018:	6313      	str	r3, [r2, #48]	; 0x30
 800301a:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <HAL_UART_MspInit+0xf4>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = UART6_TX_DEBUG_Pin|UART6_RX_DEBUG_Pin;
 8003026:	23c0      	movs	r3, #192	; 0xc0
 8003028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003032:	2303      	movs	r3, #3
 8003034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003036:	2308      	movs	r3, #8
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303a:	f107 0314 	add.w	r3, r7, #20
 800303e:	4619      	mov	r1, r3
 8003040:	4820      	ldr	r0, [pc, #128]	; (80030c4 <HAL_UART_MspInit+0xf8>)
 8003042:	f000 ff65 	bl	8003f10 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8003046:	4b20      	ldr	r3, [pc, #128]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003048:	4a20      	ldr	r2, [pc, #128]	; (80030cc <HAL_UART_MspInit+0x100>)
 800304a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800304c:	4b1e      	ldr	r3, [pc, #120]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800304e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003052:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003054:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003056:	2240      	movs	r2, #64	; 0x40
 8003058:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800305a:	4b1b      	ldr	r3, [pc, #108]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800305c:	2200      	movs	r2, #0
 800305e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003060:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003062:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003066:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003068:	4b17      	ldr	r3, [pc, #92]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800306a:	2200      	movs	r2, #0
 800306c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800306e:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003070:	2200      	movs	r2, #0
 8003072:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003074:	4b14      	ldr	r3, [pc, #80]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003076:	2200      	movs	r2, #0
 8003078:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800307a:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800307c:	2200      	movs	r2, #0
 800307e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003080:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003082:	2200      	movs	r2, #0
 8003084:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003086:	4810      	ldr	r0, [pc, #64]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 8003088:	f000 fbc6 	bl	8003818 <HAL_DMA_Init>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003092:	f7ff ff39 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a0b      	ldr	r2, [pc, #44]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800309a:	639a      	str	r2, [r3, #56]	; 0x38
 800309c:	4a0a      	ldr	r2, [pc, #40]	; (80030c8 <HAL_UART_MspInit+0xfc>)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80030a2:	2200      	movs	r2, #0
 80030a4:	2105      	movs	r1, #5
 80030a6:	2047      	movs	r0, #71	; 0x47
 80030a8:	f000 fb7f 	bl	80037aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80030ac:	2047      	movs	r0, #71	; 0x47
 80030ae:	f000 fb98 	bl	80037e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80030b2:	bf00      	nop
 80030b4:	3728      	adds	r7, #40	; 0x28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40011400 	.word	0x40011400
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40020800 	.word	0x40020800
 80030c8:	20002058 	.word	0x20002058
 80030cc:	400264a0 	.word	0x400264a0

080030d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030d4:	e7fe      	b.n	80030d4 <NMI_Handler+0x4>

080030d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030d6:	b480      	push	{r7}
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030da:	e7fe      	b.n	80030da <HardFault_Handler+0x4>

080030dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030e0:	e7fe      	b.n	80030e0 <MemManage_Handler+0x4>

080030e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e6:	e7fe      	b.n	80030e6 <BusFault_Handler+0x4>

080030e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ec:	e7fe      	b.n	80030ec <UsageFault_Handler+0x4>

080030ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if (TimingDelay != 0x00) {
 8003100:	4b09      	ldr	r3, [pc, #36]	; (8003128 <SysTick_Handler+0x2c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d004      	beq.n	8003112 <SysTick_Handler+0x16>

		TimingDelay--;
 8003108:	4b07      	ldr	r3, [pc, #28]	; (8003128 <SysTick_Handler+0x2c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3b01      	subs	r3, #1
 800310e:	4a06      	ldr	r2, [pc, #24]	; (8003128 <SysTick_Handler+0x2c>)
 8003110:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003112:	f000 fa2b 	bl	800356c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003116:	f005 f90f 	bl	8008338 <xTaskGetSchedulerState>
 800311a:	4603      	mov	r3, r0
 800311c:	2b01      	cmp	r3, #1
 800311e:	d001      	beq.n	8003124 <SysTick_Handler+0x28>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003120:	f006 f922 	bl	8009368 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}
 8003128:	200020c8 	.word	0x200020c8

0800312c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003130:	bf00      	nop
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003140:	4802      	ldr	r0, [pc, #8]	; (800314c <TIM7_IRQHandler+0x10>)
 8003142:	f001 fe22 	bl	8004d8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20001fc8 	.word	0x20001fc8

08003150 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
  xSemaphoreTakeFromISR(waitUntilSendDone, portMAX_DELAY);
 8003156:	4b28      	ldr	r3, [pc, #160]	; (80031f8 <DMA2_Stream6_IRQHandler+0xa8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800315e:	2100      	movs	r1, #0
 8003160:	4618      	mov	r0, r3
 8003162:	f004 f853 	bl	800720c <xQueueReceiveFromISR>

  portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8003166:	2300      	movs	r3, #0
 8003168:	607b      	str	r3, [r7, #4]
  __HAL_DMA_CLEAR_FLAG(&hdma_usart6_tx, DMA_FLAG_TCIF2_6);
 800316a:	4b24      	ldr	r3, [pc, #144]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	461a      	mov	r2, r3
 8003170:	4b23      	ldr	r3, [pc, #140]	; (8003200 <DMA2_Stream6_IRQHandler+0xb0>)
 8003172:	429a      	cmp	r2, r3
 8003174:	d904      	bls.n	8003180 <DMA2_Stream6_IRQHandler+0x30>
 8003176:	4b23      	ldr	r3, [pc, #140]	; (8003204 <DMA2_Stream6_IRQHandler+0xb4>)
 8003178:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	e019      	b.n	80031b4 <DMA2_Stream6_IRQHandler+0x64>
 8003180:	4b1e      	ldr	r3, [pc, #120]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	4b20      	ldr	r3, [pc, #128]	; (8003208 <DMA2_Stream6_IRQHandler+0xb8>)
 8003188:	429a      	cmp	r2, r3
 800318a:	d904      	bls.n	8003196 <DMA2_Stream6_IRQHandler+0x46>
 800318c:	4a1d      	ldr	r2, [pc, #116]	; (8003204 <DMA2_Stream6_IRQHandler+0xb4>)
 800318e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003192:	6093      	str	r3, [r2, #8]
 8003194:	e00e      	b.n	80031b4 <DMA2_Stream6_IRQHandler+0x64>
 8003196:	4b19      	ldr	r3, [pc, #100]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	461a      	mov	r2, r3
 800319c:	4b1b      	ldr	r3, [pc, #108]	; (800320c <DMA2_Stream6_IRQHandler+0xbc>)
 800319e:	429a      	cmp	r2, r3
 80031a0:	d904      	bls.n	80031ac <DMA2_Stream6_IRQHandler+0x5c>
 80031a2:	4a1b      	ldr	r2, [pc, #108]	; (8003210 <DMA2_Stream6_IRQHandler+0xc0>)
 80031a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031a8:	60d3      	str	r3, [r2, #12]
 80031aa:	e003      	b.n	80031b4 <DMA2_Stream6_IRQHandler+0x64>
 80031ac:	4a18      	ldr	r2, [pc, #96]	; (8003210 <DMA2_Stream6_IRQHandler+0xc0>)
 80031ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031b2:	6093      	str	r3, [r2, #8]
  __HAL_DMA_DISABLE(&hdma_usart6_tx);
 80031b4:	4b11      	ldr	r3, [pc, #68]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	4b10      	ldr	r3, [pc, #64]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]
  xSemaphoreGiveFromISR(waitUntilSendDone, &xHigherPriorityTaskWoken);
 80031c4:	4b0c      	ldr	r3, [pc, #48]	; (80031f8 <DMA2_Stream6_IRQHandler+0xa8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	1d3a      	adds	r2, r7, #4
 80031ca:	4611      	mov	r1, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 fda4 	bl	8006d1a <xQueueGiveFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d007      	beq.n	80031e8 <DMA2_Stream6_IRQHandler+0x98>
 80031d8:	4b0e      	ldr	r3, [pc, #56]	; (8003214 <DMA2_Stream6_IRQHandler+0xc4>)
 80031da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	f3bf 8f4f 	dsb	sy
 80031e4:	f3bf 8f6f 	isb	sy
  /* USER CODE END DMA2_Stream6_IRQn 0 */


  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80031e8:	4804      	ldr	r0, [pc, #16]	; (80031fc <DMA2_Stream6_IRQHandler+0xac>)
 80031ea:	f000 fc55 	bl	8003a98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20001408 	.word	0x20001408
 80031fc:	20002058 	.word	0x20002058
 8003200:	40026458 	.word	0x40026458
 8003204:	40026400 	.word	0x40026400
 8003208:	400260b8 	.word	0x400260b8
 800320c:	40026058 	.word	0x40026058
 8003210:	40026000 	.word	0x40026000
 8003214:	e000ed04 	.word	0xe000ed04

08003218 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if((__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)!=RESET)&&(__HAL_UART_GET_IT_SOURCE(&huart6, UART_IT_RXNE)!=RESET) ){
 800321e:	4b1d      	ldr	r3, [pc, #116]	; (8003294 <USART6_IRQHandler+0x7c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0320 	and.w	r3, r3, #32
 8003228:	2b20      	cmp	r3, #32
 800322a:	d12b      	bne.n	8003284 <USART6_IRQHandler+0x6c>
 800322c:	4b19      	ldr	r3, [pc, #100]	; (8003294 <USART6_IRQHandler+0x7c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	d024      	beq.n	8003284 <USART6_IRQHandler+0x6c>
		portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 800323a:	2300      	movs	r3, #0
 800323c:	607b      	str	r3, [r7, #4]
		g_rx_buffer = (uint8_t)(huart6.Instance->DR & (uint8_t)0x00FF);	//  1 
 800323e:	4b15      	ldr	r3, [pc, #84]	; (8003294 <USART6_IRQHandler+0x7c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4b14      	ldr	r3, [pc, #80]	; (8003298 <USART6_IRQHandler+0x80>)
 8003248:	701a      	strb	r2, [r3, #0]
	  __HAL_UART_CLEAR_PEFLAG(&huart6);
 800324a:	2300      	movs	r3, #0
 800324c:	603b      	str	r3, [r7, #0]
 800324e:	4b11      	ldr	r3, [pc, #68]	; (8003294 <USART6_IRQHandler+0x7c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	603b      	str	r3, [r7, #0]
 8003256:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <USART6_IRQHandler+0x7c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	603b      	str	r3, [r7, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
		xQueueSendFromISR(uartqueue, &g_rx_buffer, &xHigherPriorityTaskWoken);	// Queue 
 8003260:	4b0e      	ldr	r3, [pc, #56]	; (800329c <USART6_IRQHandler+0x84>)
 8003262:	6818      	ldr	r0, [r3, #0]
 8003264:	1d3a      	adds	r2, r7, #4
 8003266:	2300      	movs	r3, #0
 8003268:	490b      	ldr	r1, [pc, #44]	; (8003298 <USART6_IRQHandler+0x80>)
 800326a:	f003 fcbb 	bl	8006be4 <xQueueGenericSendFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d007      	beq.n	8003284 <USART6_IRQHandler+0x6c>
 8003274:	4b0a      	ldr	r3, [pc, #40]	; (80032a0 <USART6_IRQHandler+0x88>)
 8003276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	f3bf 8f6f 	isb	sy
	}

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003284:	4803      	ldr	r0, [pc, #12]	; (8003294 <USART6_IRQHandler+0x7c>)
 8003286:	f002 f82f 	bl	80052e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20002010 	.word	0x20002010
 8003298:	200020c4 	.word	0x200020c4
 800329c:	200013b0 	.word	0x200013b0
 80032a0:	e000ed04 	.word	0xe000ed04

080032a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return 1;
 80032a8:	2301      	movs	r3, #1
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <_kill>:

int _kill(int pid, int sig)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032be:	f007 fa5f 	bl	800a780 <__errno>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2216      	movs	r2, #22
 80032c6:	601a      	str	r2, [r3, #0]
  return -1;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <_exit>:

void _exit (int status)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff ffe7 	bl	80032b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032e6:	e7fe      	b.n	80032e6 <_exit+0x12>

080032e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e00a      	b.n	8003310 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032fa:	f3af 8000 	nop.w
 80032fe:	4601      	mov	r1, r0
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	60ba      	str	r2, [r7, #8]
 8003306:	b2ca      	uxtb	r2, r1
 8003308:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbf0      	blt.n	80032fa <_read+0x12>
  }

  return len;
 8003318:	687b      	ldr	r3, [r7, #4]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	e009      	b.n	8003348 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	60ba      	str	r2, [r7, #8]
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	3301      	adds	r3, #1
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	429a      	cmp	r2, r3
 800334e:	dbf1      	blt.n	8003334 <_write+0x12>
  }
  return len;
 8003350:	687b      	ldr	r3, [r7, #4]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <_close>:

int _close(int file)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003366:	4618      	mov	r0, r3
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003372:	b480      	push	{r7}
 8003374:	b083      	sub	sp, #12
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003382:	605a      	str	r2, [r3, #4]
  return 0;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <_isatty>:

int _isatty(int file)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800339a:	2301      	movs	r3, #1
}
 800339c:	4618      	mov	r0, r3
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <_sbrk+0x5c>)
 80033ce:	4b15      	ldr	r3, [pc, #84]	; (8003424 <_sbrk+0x60>)
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033d8:	4b13      	ldr	r3, [pc, #76]	; (8003428 <_sbrk+0x64>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033e0:	4b11      	ldr	r3, [pc, #68]	; (8003428 <_sbrk+0x64>)
 80033e2:	4a12      	ldr	r2, [pc, #72]	; (800342c <_sbrk+0x68>)
 80033e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <_sbrk+0x64>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4413      	add	r3, r2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d207      	bcs.n	8003404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033f4:	f007 f9c4 	bl	800a780 <__errno>
 80033f8:	4603      	mov	r3, r0
 80033fa:	220c      	movs	r2, #12
 80033fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003402:	e009      	b.n	8003418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <_sbrk+0x64>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800340a:	4b07      	ldr	r3, [pc, #28]	; (8003428 <_sbrk+0x64>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4413      	add	r3, r2
 8003412:	4a05      	ldr	r2, [pc, #20]	; (8003428 <_sbrk+0x64>)
 8003414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003416:	68fb      	ldr	r3, [r7, #12]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	20020000 	.word	0x20020000
 8003424:	00000400 	.word	0x00000400
 8003428:	200020cc 	.word	0x200020cc
 800342c:	20006290 	.word	0x20006290

08003430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003434:	4b06      	ldr	r3, [pc, #24]	; (8003450 <SystemInit+0x20>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343a:	4a05      	ldr	r2, [pc, #20]	; (8003450 <SystemInit+0x20>)
 800343c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <vApplicationIdleHook>:
	}
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook (void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
	printf("."); fflush(stdout);
 8003458:	202e      	movs	r0, #46	; 0x2e
 800345a:	f006 fff5 	bl	800a448 <putchar>
 800345e:	4b04      	ldr	r3, [pc, #16]	; (8003470 <vApplicationIdleHook+0x1c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4618      	mov	r0, r3
 8003466:	f006 ff07 	bl	800a278 <fflush>
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000120 	.word	0x20000120

08003474 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003474:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003478:	f7ff ffda 	bl	8003430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800347c:	480c      	ldr	r0, [pc, #48]	; (80034b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800347e:	490d      	ldr	r1, [pc, #52]	; (80034b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003480:	4a0d      	ldr	r2, [pc, #52]	; (80034b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003484:	e002      	b.n	800348c <LoopCopyDataInit>

08003486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800348a:	3304      	adds	r3, #4

0800348c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800348c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800348e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003490:	d3f9      	bcc.n	8003486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003492:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003494:	4c0a      	ldr	r4, [pc, #40]	; (80034c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003498:	e001      	b.n	800349e <LoopFillZerobss>

0800349a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800349a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800349c:	3204      	adds	r2, #4

0800349e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800349e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a0:	d3fb      	bcc.n	800349a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80034a2:	f007 f973 	bl	800a78c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034a6:	f7ff fa2b 	bl	8002900 <main>
  bx  lr    
 80034aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b4:	20000290 	.word	0x20000290
  ldr r2, =_sidata
 80034b8:	0800d15c 	.word	0x0800d15c
  ldr r2, =_sbss
 80034bc:	20000950 	.word	0x20000950
  ldr r4, =_ebss
 80034c0:	20006290 	.word	0x20006290

080034c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034c4:	e7fe      	b.n	80034c4 <ADC_IRQHandler>
	...

080034c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034cc:	4b0e      	ldr	r3, [pc, #56]	; (8003508 <HAL_Init+0x40>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a0d      	ldr	r2, [pc, #52]	; (8003508 <HAL_Init+0x40>)
 80034d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_Init+0x40>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a0a      	ldr	r2, [pc, #40]	; (8003508 <HAL_Init+0x40>)
 80034de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034e4:	4b08      	ldr	r3, [pc, #32]	; (8003508 <HAL_Init+0x40>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a07      	ldr	r2, [pc, #28]	; (8003508 <HAL_Init+0x40>)
 80034ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034f0:	2003      	movs	r0, #3
 80034f2:	f000 f94f 	bl	8003794 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034f6:	200f      	movs	r0, #15
 80034f8:	f000 f808 	bl	800350c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034fc:	f7ff fd0a 	bl	8002f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40023c00 	.word	0x40023c00

0800350c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003514:	4b12      	ldr	r3, [pc, #72]	; (8003560 <HAL_InitTick+0x54>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b12      	ldr	r3, [pc, #72]	; (8003564 <HAL_InitTick+0x58>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	4619      	mov	r1, r3
 800351e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003522:	fbb3 f3f1 	udiv	r3, r3, r1
 8003526:	fbb2 f3f3 	udiv	r3, r2, r3
 800352a:	4618      	mov	r0, r3
 800352c:	f000 f967 	bl	80037fe <HAL_SYSTICK_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e00e      	b.n	8003558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2b0f      	cmp	r3, #15
 800353e:	d80a      	bhi.n	8003556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003540:	2200      	movs	r2, #0
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003548:	f000 f92f 	bl	80037aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800354c:	4a06      	ldr	r2, [pc, #24]	; (8003568 <HAL_InitTick+0x5c>)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
 8003554:	e000      	b.n	8003558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
}
 8003558:	4618      	mov	r0, r3
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	200000b8 	.word	0x200000b8
 8003564:	200000c0 	.word	0x200000c0
 8003568:	200000bc 	.word	0x200000bc

0800356c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <HAL_IncTick+0x20>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	461a      	mov	r2, r3
 8003576:	4b06      	ldr	r3, [pc, #24]	; (8003590 <HAL_IncTick+0x24>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4413      	add	r3, r2
 800357c:	4a04      	ldr	r2, [pc, #16]	; (8003590 <HAL_IncTick+0x24>)
 800357e:	6013      	str	r3, [r2, #0]
}
 8003580:	bf00      	nop
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	200000c0 	.word	0x200000c0
 8003590:	200020d0 	.word	0x200020d0

08003594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  return uwTick;
 8003598:	4b03      	ldr	r3, [pc, #12]	; (80035a8 <HAL_GetTick+0x14>)
 800359a:	681b      	ldr	r3, [r3, #0]
}
 800359c:	4618      	mov	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	200020d0 	.word	0x200020d0

080035ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035b4:	f7ff ffee 	bl	8003594 <HAL_GetTick>
 80035b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035c4:	d005      	beq.n	80035d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035c6:	4b0a      	ldr	r3, [pc, #40]	; (80035f0 <HAL_Delay+0x44>)
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4413      	add	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035d2:	bf00      	nop
 80035d4:	f7ff ffde 	bl	8003594 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d8f7      	bhi.n	80035d4 <HAL_Delay+0x28>
  {
  }
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	200000c0 	.word	0x200000c0

080035f4 <__NVIC_SetPriorityGrouping>:
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003604:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <__NVIC_SetPriorityGrouping+0x44>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003610:	4013      	ands	r3, r2
 8003612:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800361c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003626:	4a04      	ldr	r2, [pc, #16]	; (8003638 <__NVIC_SetPriorityGrouping+0x44>)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	60d3      	str	r3, [r2, #12]
}
 800362c:	bf00      	nop
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <__NVIC_GetPriorityGrouping>:
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <__NVIC_GetPriorityGrouping+0x18>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	0a1b      	lsrs	r3, r3, #8
 8003646:	f003 0307 	and.w	r3, r3, #7
}
 800364a:	4618      	mov	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <__NVIC_EnableIRQ>:
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003666:	2b00      	cmp	r3, #0
 8003668:	db0b      	blt.n	8003682 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	f003 021f 	and.w	r2, r3, #31
 8003670:	4907      	ldr	r1, [pc, #28]	; (8003690 <__NVIC_EnableIRQ+0x38>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	2001      	movs	r0, #1
 800367a:	fa00 f202 	lsl.w	r2, r0, r2
 800367e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000e100 	.word	0xe000e100

08003694 <__NVIC_SetPriority>:
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	6039      	str	r1, [r7, #0]
 800369e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	db0a      	blt.n	80036be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	490c      	ldr	r1, [pc, #48]	; (80036e0 <__NVIC_SetPriority+0x4c>)
 80036ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b2:	0112      	lsls	r2, r2, #4
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	440b      	add	r3, r1
 80036b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80036bc:	e00a      	b.n	80036d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	4908      	ldr	r1, [pc, #32]	; (80036e4 <__NVIC_SetPriority+0x50>)
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	3b04      	subs	r3, #4
 80036cc:	0112      	lsls	r2, r2, #4
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	440b      	add	r3, r1
 80036d2:	761a      	strb	r2, [r3, #24]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000e100 	.word	0xe000e100
 80036e4:	e000ed00 	.word	0xe000ed00

080036e8 <NVIC_EncodePriority>:
{
 80036e8:	b480      	push	{r7}
 80036ea:	b089      	sub	sp, #36	; 0x24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f1c3 0307 	rsb	r3, r3, #7
 8003702:	2b04      	cmp	r3, #4
 8003704:	bf28      	it	cs
 8003706:	2304      	movcs	r3, #4
 8003708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	3304      	adds	r3, #4
 800370e:	2b06      	cmp	r3, #6
 8003710:	d902      	bls.n	8003718 <NVIC_EncodePriority+0x30>
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	3b03      	subs	r3, #3
 8003716:	e000      	b.n	800371a <NVIC_EncodePriority+0x32>
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800371c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	43da      	mvns	r2, r3
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	401a      	ands	r2, r3
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003730:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	fa01 f303 	lsl.w	r3, r1, r3
 800373a:	43d9      	mvns	r1, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003740:	4313      	orrs	r3, r2
}
 8003742:	4618      	mov	r0, r3
 8003744:	3724      	adds	r7, #36	; 0x24
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
	...

08003750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3b01      	subs	r3, #1
 800375c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003760:	d301      	bcc.n	8003766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003762:	2301      	movs	r3, #1
 8003764:	e00f      	b.n	8003786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003766:	4a0a      	ldr	r2, [pc, #40]	; (8003790 <SysTick_Config+0x40>)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3b01      	subs	r3, #1
 800376c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800376e:	210f      	movs	r1, #15
 8003770:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003774:	f7ff ff8e 	bl	8003694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003778:	4b05      	ldr	r3, [pc, #20]	; (8003790 <SysTick_Config+0x40>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800377e:	4b04      	ldr	r3, [pc, #16]	; (8003790 <SysTick_Config+0x40>)
 8003780:	2207      	movs	r2, #7
 8003782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	e000e010 	.word	0xe000e010

08003794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff ff29 	bl	80035f4 <__NVIC_SetPriorityGrouping>
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b086      	sub	sp, #24
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	4603      	mov	r3, r0
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	607a      	str	r2, [r7, #4]
 80037b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037bc:	f7ff ff3e 	bl	800363c <__NVIC_GetPriorityGrouping>
 80037c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68b9      	ldr	r1, [r7, #8]
 80037c6:	6978      	ldr	r0, [r7, #20]
 80037c8:	f7ff ff8e 	bl	80036e8 <NVIC_EncodePriority>
 80037cc:	4602      	mov	r2, r0
 80037ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037d2:	4611      	mov	r1, r2
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff ff5d 	bl	8003694 <__NVIC_SetPriority>
}
 80037da:	bf00      	nop
 80037dc:	3718      	adds	r7, #24
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	4603      	mov	r3, r0
 80037ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff31 	bl	8003658 <__NVIC_EnableIRQ>
}
 80037f6:	bf00      	nop
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff ffa2 	bl	8003750 <SysTick_Config>
 800380c:	4603      	mov	r3, r0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003824:	f7ff feb6 	bl	8003594 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e099      	b.n	8003968 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003854:	e00f      	b.n	8003876 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003856:	f7ff fe9d 	bl	8003594 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b05      	cmp	r3, #5
 8003862:	d908      	bls.n	8003876 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2203      	movs	r2, #3
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e078      	b.n	8003968 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1e8      	bne.n	8003856 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	4b38      	ldr	r3, [pc, #224]	; (8003970 <HAL_DMA_Init+0x158>)
 8003890:	4013      	ands	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038cc:	2b04      	cmp	r3, #4
 80038ce:	d107      	bne.n	80038e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d8:	4313      	orrs	r3, r2
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f023 0307 	bic.w	r3, r3, #7
 80038f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	2b04      	cmp	r3, #4
 8003908:	d117      	bne.n	800393a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00e      	beq.n	800393a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fa7b 	bl	8003e18 <DMA_CheckFifoParam>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2240      	movs	r2, #64	; 0x40
 800392c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003936:	2301      	movs	r3, #1
 8003938:	e016      	b.n	8003968 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fa32 	bl	8003dac <DMA_CalcBaseAndBitshift>
 8003948:	4603      	mov	r3, r0
 800394a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	223f      	movs	r2, #63	; 0x3f
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	f010803f 	.word	0xf010803f

08003974 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003980:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003982:	f7ff fe07 	bl	8003594 <HAL_GetTick>
 8003986:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d008      	beq.n	80039a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2280      	movs	r2, #128	; 0x80
 8003998:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e052      	b.n	8003a4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0216 	bic.w	r2, r2, #22
 80039b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695a      	ldr	r2, [r3, #20]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d103      	bne.n	80039d6 <HAL_DMA_Abort+0x62>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d007      	beq.n	80039e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0208 	bic.w	r2, r2, #8
 80039e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0201 	bic.w	r2, r2, #1
 80039f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039f6:	e013      	b.n	8003a20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039f8:	f7ff fdcc 	bl	8003594 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b05      	cmp	r3, #5
 8003a04:	d90c      	bls.n	8003a20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2220      	movs	r2, #32
 8003a0a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2203      	movs	r2, #3
 8003a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e015      	b.n	8003a4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1e4      	bne.n	80039f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a32:	223f      	movs	r2, #63	; 0x3f
 8003a34:	409a      	lsls	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d004      	beq.n	8003a72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2280      	movs	r2, #128	; 0x80
 8003a6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e00c      	b.n	8003a8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2205      	movs	r2, #5
 8003a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0201 	bic.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003aa4:	4b8e      	ldr	r3, [pc, #568]	; (8003ce0 <HAL_DMA_IRQHandler+0x248>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a8e      	ldr	r2, [pc, #568]	; (8003ce4 <HAL_DMA_IRQHandler+0x24c>)
 8003aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8003aae:	0a9b      	lsrs	r3, r3, #10
 8003ab0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d01a      	beq.n	8003b04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d013      	beq.n	8003b04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0204 	bic.w	r2, r2, #4
 8003aea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af0:	2208      	movs	r2, #8
 8003af2:	409a      	lsls	r2, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003afc:	f043 0201 	orr.w	r2, r3, #1
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b08:	2201      	movs	r2, #1
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d012      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	2201      	movs	r2, #1
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b32:	f043 0202 	orr.w	r2, r3, #2
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3e:	2204      	movs	r2, #4
 8003b40:	409a      	lsls	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	4013      	ands	r3, r2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d012      	beq.n	8003b70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00b      	beq.n	8003b70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b68:	f043 0204 	orr.w	r2, r3, #4
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b74:	2210      	movs	r2, #16
 8003b76:	409a      	lsls	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d043      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d03c      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b92:	2210      	movs	r2, #16
 8003b94:	409a      	lsls	r2, r3
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d018      	beq.n	8003bda <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d108      	bne.n	8003bc8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d024      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	4798      	blx	r3
 8003bc6:	e01f      	b.n	8003c08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01b      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4798      	blx	r3
 8003bd8:	e016      	b.n	8003c08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d107      	bne.n	8003bf8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0208 	bic.w	r2, r2, #8
 8003bf6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	409a      	lsls	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4013      	ands	r3, r2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 808f 	beq.w	8003d38 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0310 	and.w	r3, r3, #16
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 8087 	beq.w	8003d38 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2e:	2220      	movs	r2, #32
 8003c30:	409a      	lsls	r2, r3
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b05      	cmp	r3, #5
 8003c40:	d136      	bne.n	8003cb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0216 	bic.w	r2, r2, #22
 8003c50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d103      	bne.n	8003c72 <HAL_DMA_IRQHandler+0x1da>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d007      	beq.n	8003c82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f022 0208 	bic.w	r2, r2, #8
 8003c80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c86:	223f      	movs	r2, #63	; 0x3f
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d07e      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
        }
        return;
 8003cae:	e079      	b.n	8003da4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d01d      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10d      	bne.n	8003ce8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d031      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	4798      	blx	r3
 8003cdc:	e02c      	b.n	8003d38 <HAL_DMA_IRQHandler+0x2a0>
 8003cde:	bf00      	nop
 8003ce0:	200000b8 	.word	0x200000b8
 8003ce4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d023      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	4798      	blx	r3
 8003cf8:	e01e      	b.n	8003d38 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10f      	bne.n	8003d28 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0210 	bic.w	r2, r2, #16
 8003d16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d032      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d022      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2205      	movs	r2, #5
 8003d50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0201 	bic.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	3301      	adds	r3, #1
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d307      	bcc.n	8003d80 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f2      	bne.n	8003d64 <HAL_DMA_IRQHandler+0x2cc>
 8003d7e:	e000      	b.n	8003d82 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d80:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	4798      	blx	r3
 8003da2:	e000      	b.n	8003da6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003da4:	bf00      	nop
    }
  }
}
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	3b10      	subs	r3, #16
 8003dbc:	4a14      	ldr	r2, [pc, #80]	; (8003e10 <DMA_CalcBaseAndBitshift+0x64>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	091b      	lsrs	r3, r3, #4
 8003dc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003dc6:	4a13      	ldr	r2, [pc, #76]	; (8003e14 <DMA_CalcBaseAndBitshift+0x68>)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4413      	add	r3, r2
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2b03      	cmp	r3, #3
 8003dd8:	d909      	bls.n	8003dee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003de2:	f023 0303 	bic.w	r3, r3, #3
 8003de6:	1d1a      	adds	r2, r3, #4
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	659a      	str	r2, [r3, #88]	; 0x58
 8003dec:	e007      	b.n	8003dfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003df6:	f023 0303 	bic.w	r3, r3, #3
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	aaaaaaab 	.word	0xaaaaaaab
 8003e14:	0800cdd4 	.word	0x0800cdd4

08003e18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d11f      	bne.n	8003e72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d856      	bhi.n	8003ee6 <DMA_CheckFifoParam+0xce>
 8003e38:	a201      	add	r2, pc, #4	; (adr r2, 8003e40 <DMA_CheckFifoParam+0x28>)
 8003e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3e:	bf00      	nop
 8003e40:	08003e51 	.word	0x08003e51
 8003e44:	08003e63 	.word	0x08003e63
 8003e48:	08003e51 	.word	0x08003e51
 8003e4c:	08003ee7 	.word	0x08003ee7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d046      	beq.n	8003eea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e60:	e043      	b.n	8003eea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e6a:	d140      	bne.n	8003eee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e70:	e03d      	b.n	8003eee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e7a:	d121      	bne.n	8003ec0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d837      	bhi.n	8003ef2 <DMA_CheckFifoParam+0xda>
 8003e82:	a201      	add	r2, pc, #4	; (adr r2, 8003e88 <DMA_CheckFifoParam+0x70>)
 8003e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e88:	08003e99 	.word	0x08003e99
 8003e8c:	08003e9f 	.word	0x08003e9f
 8003e90:	08003e99 	.word	0x08003e99
 8003e94:	08003eb1 	.word	0x08003eb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e9c:	e030      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d025      	beq.n	8003ef6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eae:	e022      	b.n	8003ef6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003eb8:	d11f      	bne.n	8003efa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ebe:	e01c      	b.n	8003efa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d903      	bls.n	8003ece <DMA_CheckFifoParam+0xb6>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d003      	beq.n	8003ed4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ecc:	e018      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed2:	e015      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00e      	beq.n	8003efe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ee4:	e00b      	b.n	8003efe <DMA_CheckFifoParam+0xe6>
      break;
 8003ee6:	bf00      	nop
 8003ee8:	e00a      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;
 8003eea:	bf00      	nop
 8003eec:	e008      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;
 8003eee:	bf00      	nop
 8003ef0:	e006      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;
 8003ef2:	bf00      	nop
 8003ef4:	e004      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;
 8003ef6:	bf00      	nop
 8003ef8:	e002      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;   
 8003efa:	bf00      	nop
 8003efc:	e000      	b.n	8003f00 <DMA_CheckFifoParam+0xe8>
      break;
 8003efe:	bf00      	nop
    }
  } 
  
  return status; 
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop

08003f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b089      	sub	sp, #36	; 0x24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f26:	2300      	movs	r3, #0
 8003f28:	61fb      	str	r3, [r7, #28]
 8003f2a:	e16b      	b.n	8004204 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	f040 815a 	bne.w	80041fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d005      	beq.n	8003f62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d130      	bne.n	8003fc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	2203      	movs	r2, #3
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43db      	mvns	r3, r3
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4013      	ands	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	68da      	ldr	r2, [r3, #12]
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	fa02 f303 	lsl.w	r3, r2, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f98:	2201      	movs	r2, #1
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	091b      	lsrs	r3, r3, #4
 8003fae:	f003 0201 	and.w	r2, r3, #1
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	2b03      	cmp	r3, #3
 8003fce:	d017      	beq.n	8004000 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	2203      	movs	r2, #3
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d123      	bne.n	8004054 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	08da      	lsrs	r2, r3, #3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3208      	adds	r2, #8
 8004014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004018:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	220f      	movs	r2, #15
 8004024:	fa02 f303 	lsl.w	r3, r2, r3
 8004028:	43db      	mvns	r3, r3
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4013      	ands	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	691a      	ldr	r2, [r3, #16]
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	4313      	orrs	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	08da      	lsrs	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3208      	adds	r2, #8
 800404e:	69b9      	ldr	r1, [r7, #24]
 8004050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	2203      	movs	r2, #3
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f003 0203 	and.w	r2, r3, #3
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 80b4 	beq.w	80041fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	4b60      	ldr	r3, [pc, #384]	; (800421c <HAL_GPIO_Init+0x30c>)
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	4a5f      	ldr	r2, [pc, #380]	; (800421c <HAL_GPIO_Init+0x30c>)
 80040a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040a4:	6453      	str	r3, [r2, #68]	; 0x44
 80040a6:	4b5d      	ldr	r3, [pc, #372]	; (800421c <HAL_GPIO_Init+0x30c>)
 80040a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040b2:	4a5b      	ldr	r2, [pc, #364]	; (8004220 <HAL_GPIO_Init+0x310>)
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	089b      	lsrs	r3, r3, #2
 80040b8:	3302      	adds	r3, #2
 80040ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	220f      	movs	r2, #15
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	43db      	mvns	r3, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4013      	ands	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a52      	ldr	r2, [pc, #328]	; (8004224 <HAL_GPIO_Init+0x314>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d02b      	beq.n	8004136 <HAL_GPIO_Init+0x226>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a51      	ldr	r2, [pc, #324]	; (8004228 <HAL_GPIO_Init+0x318>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d025      	beq.n	8004132 <HAL_GPIO_Init+0x222>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a50      	ldr	r2, [pc, #320]	; (800422c <HAL_GPIO_Init+0x31c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d01f      	beq.n	800412e <HAL_GPIO_Init+0x21e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a4f      	ldr	r2, [pc, #316]	; (8004230 <HAL_GPIO_Init+0x320>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d019      	beq.n	800412a <HAL_GPIO_Init+0x21a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a4e      	ldr	r2, [pc, #312]	; (8004234 <HAL_GPIO_Init+0x324>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d013      	beq.n	8004126 <HAL_GPIO_Init+0x216>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a4d      	ldr	r2, [pc, #308]	; (8004238 <HAL_GPIO_Init+0x328>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d00d      	beq.n	8004122 <HAL_GPIO_Init+0x212>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a4c      	ldr	r2, [pc, #304]	; (800423c <HAL_GPIO_Init+0x32c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d007      	beq.n	800411e <HAL_GPIO_Init+0x20e>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a4b      	ldr	r2, [pc, #300]	; (8004240 <HAL_GPIO_Init+0x330>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d101      	bne.n	800411a <HAL_GPIO_Init+0x20a>
 8004116:	2307      	movs	r3, #7
 8004118:	e00e      	b.n	8004138 <HAL_GPIO_Init+0x228>
 800411a:	2308      	movs	r3, #8
 800411c:	e00c      	b.n	8004138 <HAL_GPIO_Init+0x228>
 800411e:	2306      	movs	r3, #6
 8004120:	e00a      	b.n	8004138 <HAL_GPIO_Init+0x228>
 8004122:	2305      	movs	r3, #5
 8004124:	e008      	b.n	8004138 <HAL_GPIO_Init+0x228>
 8004126:	2304      	movs	r3, #4
 8004128:	e006      	b.n	8004138 <HAL_GPIO_Init+0x228>
 800412a:	2303      	movs	r3, #3
 800412c:	e004      	b.n	8004138 <HAL_GPIO_Init+0x228>
 800412e:	2302      	movs	r3, #2
 8004130:	e002      	b.n	8004138 <HAL_GPIO_Init+0x228>
 8004132:	2301      	movs	r3, #1
 8004134:	e000      	b.n	8004138 <HAL_GPIO_Init+0x228>
 8004136:	2300      	movs	r3, #0
 8004138:	69fa      	ldr	r2, [r7, #28]
 800413a:	f002 0203 	and.w	r2, r2, #3
 800413e:	0092      	lsls	r2, r2, #2
 8004140:	4093      	lsls	r3, r2
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4313      	orrs	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004148:	4935      	ldr	r1, [pc, #212]	; (8004220 <HAL_GPIO_Init+0x310>)
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	089b      	lsrs	r3, r3, #2
 800414e:	3302      	adds	r3, #2
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004156:	4b3b      	ldr	r3, [pc, #236]	; (8004244 <HAL_GPIO_Init+0x334>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	43db      	mvns	r3, r3
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	4013      	ands	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	4313      	orrs	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800417a:	4a32      	ldr	r2, [pc, #200]	; (8004244 <HAL_GPIO_Init+0x334>)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004180:	4b30      	ldr	r3, [pc, #192]	; (8004244 <HAL_GPIO_Init+0x334>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	43db      	mvns	r3, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4013      	ands	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041a4:	4a27      	ldr	r2, [pc, #156]	; (8004244 <HAL_GPIO_Init+0x334>)
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041aa:	4b26      	ldr	r3, [pc, #152]	; (8004244 <HAL_GPIO_Init+0x334>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	43db      	mvns	r3, r3
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	4013      	ands	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041ce:	4a1d      	ldr	r2, [pc, #116]	; (8004244 <HAL_GPIO_Init+0x334>)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041d4:	4b1b      	ldr	r3, [pc, #108]	; (8004244 <HAL_GPIO_Init+0x334>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041f8:	4a12      	ldr	r2, [pc, #72]	; (8004244 <HAL_GPIO_Init+0x334>)
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	3301      	adds	r3, #1
 8004202:	61fb      	str	r3, [r7, #28]
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	2b0f      	cmp	r3, #15
 8004208:	f67f ae90 	bls.w	8003f2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3724      	adds	r7, #36	; 0x24
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	40023800 	.word	0x40023800
 8004220:	40013800 	.word	0x40013800
 8004224:	40020000 	.word	0x40020000
 8004228:	40020400 	.word	0x40020400
 800422c:	40020800 	.word	0x40020800
 8004230:	40020c00 	.word	0x40020c00
 8004234:	40021000 	.word	0x40021000
 8004238:	40021400 	.word	0x40021400
 800423c:	40021800 	.word	0x40021800
 8004240:	40021c00 	.word	0x40021c00
 8004244:	40013c00 	.word	0x40013c00

08004248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	460b      	mov	r3, r1
 8004252:	807b      	strh	r3, [r7, #2]
 8004254:	4613      	mov	r3, r2
 8004256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004258:	787b      	ldrb	r3, [r7, #1]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800425e:	887a      	ldrh	r2, [r7, #2]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004264:	e003      	b.n	800426e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004266:	887b      	ldrh	r3, [r7, #2]
 8004268:	041a      	lsls	r2, r3, #16
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	619a      	str	r2, [r3, #24]
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
	...

0800427c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e267      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d075      	beq.n	8004386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800429a:	4b88      	ldr	r3, [pc, #544]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d00c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042a6:	4b85      	ldr	r3, [pc, #532]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d112      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042b2:	4b82      	ldr	r3, [pc, #520]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042be:	d10b      	bne.n	80042d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c0:	4b7e      	ldr	r3, [pc, #504]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d05b      	beq.n	8004384 <HAL_RCC_OscConfig+0x108>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d157      	bne.n	8004384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e242      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e0:	d106      	bne.n	80042f0 <HAL_RCC_OscConfig+0x74>
 80042e2:	4b76      	ldr	r3, [pc, #472]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a75      	ldr	r2, [pc, #468]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0x98>
 80042fa:	4b70      	ldr	r3, [pc, #448]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a6f      	ldr	r2, [pc, #444]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b6d      	ldr	r3, [pc, #436]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a6c      	ldr	r2, [pc, #432]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xb0>
 8004314:	4b69      	ldr	r3, [pc, #420]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a68      	ldr	r2, [pc, #416]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b66      	ldr	r3, [pc, #408]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a65      	ldr	r2, [pc, #404]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7ff f92e 	bl	8003594 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800433c:	f7ff f92a 	bl	8003594 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	; 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e207      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b5b      	ldr	r3, [pc, #364]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xc0>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7ff f91a 	bl	8003594 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004364:	f7ff f916 	bl	8003594 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e1f3      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b51      	ldr	r3, [pc, #324]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0xe8>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d063      	beq.n	800445a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004392:	4b4a      	ldr	r3, [pc, #296]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b47      	ldr	r3, [pc, #284]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043aa:	4b44      	ldr	r3, [pc, #272]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b41      	ldr	r3, [pc, #260]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1c7      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b3b      	ldr	r3, [pc, #236]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4937      	ldr	r1, [pc, #220]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e03a      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b34      	ldr	r3, [pc, #208]	; (80044c0 <HAL_RCC_OscConfig+0x244>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f2:	f7ff f8cf 	bl	8003594 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043fa:	f7ff f8cb 	bl	8003594 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e1a8      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	4b2b      	ldr	r3, [pc, #172]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004418:	4b28      	ldr	r3, [pc, #160]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4925      	ldr	r1, [pc, #148]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	e015      	b.n	800445a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800442e:	4b24      	ldr	r3, [pc, #144]	; (80044c0 <HAL_RCC_OscConfig+0x244>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7ff f8ae 	bl	8003594 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800443c:	f7ff f8aa 	bl	8003594 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e187      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	4b1b      	ldr	r3, [pc, #108]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d036      	beq.n	80044d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446e:	4b15      	ldr	r3, [pc, #84]	; (80044c4 <HAL_RCC_OscConfig+0x248>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7ff f88e 	bl	8003594 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800447c:	f7ff f88a 	bl	8003594 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e167      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <HAL_RCC_OscConfig+0x240>)
 8004490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x200>
 800449a:	e01b      	b.n	80044d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800449c:	4b09      	ldr	r3, [pc, #36]	; (80044c4 <HAL_RCC_OscConfig+0x248>)
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a2:	f7ff f877 	bl	8003594 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a8:	e00e      	b.n	80044c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044aa:	f7ff f873 	bl	8003594 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d907      	bls.n	80044c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e150      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80044bc:	40023800 	.word	0x40023800
 80044c0:	42470000 	.word	0x42470000
 80044c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	4b88      	ldr	r3, [pc, #544]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80044ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ea      	bne.n	80044aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8097 	beq.w	8004610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e6:	4b81      	ldr	r3, [pc, #516]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10f      	bne.n	8004512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	4b7d      	ldr	r3, [pc, #500]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fa:	4a7c      	ldr	r2, [pc, #496]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80044fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004500:	6413      	str	r3, [r2, #64]	; 0x40
 8004502:	4b7a      	ldr	r3, [pc, #488]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800450a:	60bb      	str	r3, [r7, #8]
 800450c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450e:	2301      	movs	r3, #1
 8004510:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004512:	4b77      	ldr	r3, [pc, #476]	; (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d118      	bne.n	8004550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800451e:	4b74      	ldr	r3, [pc, #464]	; (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a73      	ldr	r2, [pc, #460]	; (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452a:	f7ff f833 	bl	8003594 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004532:	f7ff f82f 	bl	8003594 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e10c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b6a      	ldr	r3, [pc, #424]	; (80046f0 <HAL_RCC_OscConfig+0x474>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d106      	bne.n	8004566 <HAL_RCC_OscConfig+0x2ea>
 8004558:	4b64      	ldr	r3, [pc, #400]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455c:	4a63      	ldr	r2, [pc, #396]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6713      	str	r3, [r2, #112]	; 0x70
 8004564:	e01c      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b05      	cmp	r3, #5
 800456c:	d10c      	bne.n	8004588 <HAL_RCC_OscConfig+0x30c>
 800456e:	4b5f      	ldr	r3, [pc, #380]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004572:	4a5e      	ldr	r2, [pc, #376]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004574:	f043 0304 	orr.w	r3, r3, #4
 8004578:	6713      	str	r3, [r2, #112]	; 0x70
 800457a:	4b5c      	ldr	r3, [pc, #368]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457e:	4a5b      	ldr	r2, [pc, #364]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6713      	str	r3, [r2, #112]	; 0x70
 8004586:	e00b      	b.n	80045a0 <HAL_RCC_OscConfig+0x324>
 8004588:	4b58      	ldr	r3, [pc, #352]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800458c:	4a57      	ldr	r2, [pc, #348]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	; 0x70
 8004594:	4b55      	ldr	r3, [pc, #340]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004598:	4a54      	ldr	r2, [pc, #336]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800459a:	f023 0304 	bic.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d015      	beq.n	80045d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fe fff4 	bl	8003594 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045b0:	f7fe fff0 	bl	8003594 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0cb      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c6:	4b49      	ldr	r3, [pc, #292]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ee      	beq.n	80045b0 <HAL_RCC_OscConfig+0x334>
 80045d2:	e014      	b.n	80045fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d4:	f7fe ffde 	bl	8003594 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045dc:	f7fe ffda 	bl	8003594 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0b5      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f2:	4b3e      	ldr	r3, [pc, #248]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ee      	bne.n	80045dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004604:	4b39      	ldr	r3, [pc, #228]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	4a38      	ldr	r2, [pc, #224]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800460a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80a1 	beq.w	800475c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800461a:	4b34      	ldr	r3, [pc, #208]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b08      	cmp	r3, #8
 8004624:	d05c      	beq.n	80046e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b02      	cmp	r3, #2
 800462c:	d141      	bne.n	80046b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b31      	ldr	r3, [pc, #196]	; (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fe ffae 	bl	8003594 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800463c:	f7fe ffaa 	bl	8003594 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e087      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b27      	ldr	r3, [pc, #156]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	019b      	lsls	r3, r3, #6
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004670:	085b      	lsrs	r3, r3, #1
 8004672:	3b01      	subs	r3, #1
 8004674:	041b      	lsls	r3, r3, #16
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	491b      	ldr	r1, [pc, #108]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 8004680:	4313      	orrs	r3, r2
 8004682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004684:	4b1b      	ldr	r3, [pc, #108]	; (80046f4 <HAL_RCC_OscConfig+0x478>)
 8004686:	2201      	movs	r2, #1
 8004688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468a:	f7fe ff83 	bl	8003594 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004692:	f7fe ff7f 	bl	8003594 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e05c      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a4:	4b11      	ldr	r3, [pc, #68]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d0f0      	beq.n	8004692 <HAL_RCC_OscConfig+0x416>
 80046b0:	e054      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b2:	4b10      	ldr	r3, [pc, #64]	; (80046f4 <HAL_RCC_OscConfig+0x478>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fe ff6c 	bl	8003594 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fe ff68 	bl	8003594 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e045      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d2:	4b06      	ldr	r3, [pc, #24]	; (80046ec <HAL_RCC_OscConfig+0x470>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x444>
 80046de:	e03d      	b.n	800475c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d107      	bne.n	80046f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e038      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40007000 	.word	0x40007000
 80046f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046f8:	4b1b      	ldr	r3, [pc, #108]	; (8004768 <HAL_RCC_OscConfig+0x4ec>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d028      	beq.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004710:	429a      	cmp	r2, r3
 8004712:	d121      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800471e:	429a      	cmp	r2, r3
 8004720:	d11a      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004728:	4013      	ands	r3, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800472e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004730:	4293      	cmp	r3, r2
 8004732:	d111      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800473e:	085b      	lsrs	r3, r3, #1
 8004740:	3b01      	subs	r3, #1
 8004742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d107      	bne.n	8004758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004754:	429a      	cmp	r2, r3
 8004756:	d001      	beq.n	800475c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	40023800 	.word	0x40023800

0800476c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e0cc      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004780:	4b68      	ldr	r3, [pc, #416]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	429a      	cmp	r2, r3
 800478c:	d90c      	bls.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478e:	4b65      	ldr	r3, [pc, #404]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	4b63      	ldr	r3, [pc, #396]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0b8      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d020      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c0:	4b59      	ldr	r3, [pc, #356]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	4a58      	ldr	r2, [pc, #352]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d8:	4b53      	ldr	r3, [pc, #332]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	4a52      	ldr	r2, [pc, #328]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e4:	4b50      	ldr	r3, [pc, #320]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	494d      	ldr	r1, [pc, #308]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d044      	beq.n	800488c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b47      	ldr	r3, [pc, #284]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d119      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e07f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d003      	beq.n	800482a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004826:	2b03      	cmp	r3, #3
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482a:	4b3f      	ldr	r3, [pc, #252]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e06f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483a:	4b3b      	ldr	r3, [pc, #236]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e067      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800484a:	4b37      	ldr	r3, [pc, #220]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f023 0203 	bic.w	r2, r3, #3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	4934      	ldr	r1, [pc, #208]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 8004858:	4313      	orrs	r3, r2
 800485a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800485c:	f7fe fe9a 	bl	8003594 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004862:	e00a      	b.n	800487a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004864:	f7fe fe96 	bl	8003594 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e04f      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487a:	4b2b      	ldr	r3, [pc, #172]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 020c 	and.w	r2, r3, #12
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	429a      	cmp	r2, r3
 800488a:	d1eb      	bne.n	8004864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800488c:	4b25      	ldr	r3, [pc, #148]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d20c      	bcs.n	80048b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489a:	4b22      	ldr	r3, [pc, #136]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	683a      	ldr	r2, [r7, #0]
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b20      	ldr	r3, [pc, #128]	; (8004924 <HAL_RCC_ClockConfig+0x1b8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e032      	b.n	800491a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d008      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c0:	4b19      	ldr	r3, [pc, #100]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4916      	ldr	r1, [pc, #88]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d009      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048de:	4b12      	ldr	r3, [pc, #72]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	490e      	ldr	r1, [pc, #56]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048f2:	f000 f821 	bl	8004938 <HAL_RCC_GetSysClockFreq>
 80048f6:	4602      	mov	r2, r0
 80048f8:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	091b      	lsrs	r3, r3, #4
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	490a      	ldr	r1, [pc, #40]	; (800492c <HAL_RCC_ClockConfig+0x1c0>)
 8004904:	5ccb      	ldrb	r3, [r1, r3]
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	4a09      	ldr	r2, [pc, #36]	; (8004930 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800490e:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_RCC_ClockConfig+0x1c8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fe fdfa 	bl	800350c <HAL_InitTick>

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023c00 	.word	0x40023c00
 8004928:	40023800 	.word	0x40023800
 800492c:	0800cdbc 	.word	0x0800cdbc
 8004930:	200000b8 	.word	0x200000b8
 8004934:	200000bc 	.word	0x200000bc

08004938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800493c:	b094      	sub	sp, #80	; 0x50
 800493e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	647b      	str	r3, [r7, #68]	; 0x44
 8004944:	2300      	movs	r3, #0
 8004946:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004948:	2300      	movs	r3, #0
 800494a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004950:	4b79      	ldr	r3, [pc, #484]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 030c 	and.w	r3, r3, #12
 8004958:	2b08      	cmp	r3, #8
 800495a:	d00d      	beq.n	8004978 <HAL_RCC_GetSysClockFreq+0x40>
 800495c:	2b08      	cmp	r3, #8
 800495e:	f200 80e1 	bhi.w	8004b24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_RCC_GetSysClockFreq+0x34>
 8004966:	2b04      	cmp	r3, #4
 8004968:	d003      	beq.n	8004972 <HAL_RCC_GetSysClockFreq+0x3a>
 800496a:	e0db      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800496c:	4b73      	ldr	r3, [pc, #460]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x204>)
 800496e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004970:	e0db      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004972:	4b73      	ldr	r3, [pc, #460]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x208>)
 8004974:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004976:	e0d8      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004978:	4b6f      	ldr	r3, [pc, #444]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004980:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004982:	4b6d      	ldr	r3, [pc, #436]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d063      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800498e:	4b6a      	ldr	r3, [pc, #424]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	2200      	movs	r2, #0
 8004996:	63bb      	str	r3, [r7, #56]	; 0x38
 8004998:	63fa      	str	r2, [r7, #60]	; 0x3c
 800499a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800499c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a0:	633b      	str	r3, [r7, #48]	; 0x30
 80049a2:	2300      	movs	r3, #0
 80049a4:	637b      	str	r3, [r7, #52]	; 0x34
 80049a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80049aa:	4622      	mov	r2, r4
 80049ac:	462b      	mov	r3, r5
 80049ae:	f04f 0000 	mov.w	r0, #0
 80049b2:	f04f 0100 	mov.w	r1, #0
 80049b6:	0159      	lsls	r1, r3, #5
 80049b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049bc:	0150      	lsls	r0, r2, #5
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	4621      	mov	r1, r4
 80049c4:	1a51      	subs	r1, r2, r1
 80049c6:	6139      	str	r1, [r7, #16]
 80049c8:	4629      	mov	r1, r5
 80049ca:	eb63 0301 	sbc.w	r3, r3, r1
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049dc:	4659      	mov	r1, fp
 80049de:	018b      	lsls	r3, r1, #6
 80049e0:	4651      	mov	r1, sl
 80049e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049e6:	4651      	mov	r1, sl
 80049e8:	018a      	lsls	r2, r1, #6
 80049ea:	4651      	mov	r1, sl
 80049ec:	ebb2 0801 	subs.w	r8, r2, r1
 80049f0:	4659      	mov	r1, fp
 80049f2:	eb63 0901 	sbc.w	r9, r3, r1
 80049f6:	f04f 0200 	mov.w	r2, #0
 80049fa:	f04f 0300 	mov.w	r3, #0
 80049fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a0a:	4690      	mov	r8, r2
 8004a0c:	4699      	mov	r9, r3
 8004a0e:	4623      	mov	r3, r4
 8004a10:	eb18 0303 	adds.w	r3, r8, r3
 8004a14:	60bb      	str	r3, [r7, #8]
 8004a16:	462b      	mov	r3, r5
 8004a18:	eb49 0303 	adc.w	r3, r9, r3
 8004a1c:	60fb      	str	r3, [r7, #12]
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	f04f 0300 	mov.w	r3, #0
 8004a26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	024b      	lsls	r3, r1, #9
 8004a2e:	4621      	mov	r1, r4
 8004a30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a34:	4621      	mov	r1, r4
 8004a36:	024a      	lsls	r2, r1, #9
 8004a38:	4610      	mov	r0, r2
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a3e:	2200      	movs	r2, #0
 8004a40:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a48:	f7fc f90e 	bl	8000c68 <__aeabi_uldivmod>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4613      	mov	r3, r2
 8004a52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a54:	e058      	b.n	8004b08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a56:	4b38      	ldr	r3, [pc, #224]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	099b      	lsrs	r3, r3, #6
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	4618      	mov	r0, r3
 8004a60:	4611      	mov	r1, r2
 8004a62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a66:	623b      	str	r3, [r7, #32]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004a6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a70:	4642      	mov	r2, r8
 8004a72:	464b      	mov	r3, r9
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f04f 0100 	mov.w	r1, #0
 8004a7c:	0159      	lsls	r1, r3, #5
 8004a7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a82:	0150      	lsls	r0, r2, #5
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4641      	mov	r1, r8
 8004a8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a8e:	4649      	mov	r1, r9
 8004a90:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004aa0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004aa4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004aa8:	ebb2 040a 	subs.w	r4, r2, sl
 8004aac:	eb63 050b 	sbc.w	r5, r3, fp
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	00eb      	lsls	r3, r5, #3
 8004aba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004abe:	00e2      	lsls	r2, r4, #3
 8004ac0:	4614      	mov	r4, r2
 8004ac2:	461d      	mov	r5, r3
 8004ac4:	4643      	mov	r3, r8
 8004ac6:	18e3      	adds	r3, r4, r3
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	464b      	mov	r3, r9
 8004acc:	eb45 0303 	adc.w	r3, r5, r3
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ade:	4629      	mov	r1, r5
 8004ae0:	028b      	lsls	r3, r1, #10
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ae8:	4621      	mov	r1, r4
 8004aea:	028a      	lsls	r2, r1, #10
 8004aec:	4610      	mov	r0, r2
 8004aee:	4619      	mov	r1, r3
 8004af0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af2:	2200      	movs	r2, #0
 8004af4:	61bb      	str	r3, [r7, #24]
 8004af6:	61fa      	str	r2, [r7, #28]
 8004af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004afc:	f7fc f8b4 	bl	8000c68 <__aeabi_uldivmod>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4613      	mov	r3, r2
 8004b06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b08:	4b0b      	ldr	r3, [pc, #44]	; (8004b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	0c1b      	lsrs	r3, r3, #16
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	3301      	adds	r3, #1
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004b18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b22:	e002      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3750      	adds	r7, #80	; 0x50
 8004b30:	46bd      	mov	sp, r7
 8004b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b36:	bf00      	nop
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	00f42400 	.word	0x00f42400
 8004b40:	007a1200 	.word	0x007a1200

08004b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b48:	4b03      	ldr	r3, [pc, #12]	; (8004b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	200000b8 	.word	0x200000b8

08004b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b60:	f7ff fff0 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b05      	ldr	r3, [pc, #20]	; (8004b7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	0a9b      	lsrs	r3, r3, #10
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4903      	ldr	r1, [pc, #12]	; (8004b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	0800cdcc 	.word	0x0800cdcc

08004b84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b88:	f7ff ffdc 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	0b5b      	lsrs	r3, r3, #13
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	4903      	ldr	r1, [pc, #12]	; (8004ba8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b9a:	5ccb      	ldrb	r3, [r1, r3]
 8004b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	0800cdcc 	.word	0x0800cdcc

08004bac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e041      	b.n	8004c42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d106      	bne.n	8004bd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7fe f9d2 	bl	8002f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3304      	adds	r3, #4
 8004be8:	4619      	mov	r1, r3
 8004bea:	4610      	mov	r0, r2
 8004bec:	f000 f9f0 	bl	8004fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
	...

08004c4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d001      	beq.n	8004c64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e04e      	b.n	8004d02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68da      	ldr	r2, [r3, #12]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a23      	ldr	r2, [pc, #140]	; (8004d10 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d022      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8e:	d01d      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1f      	ldr	r2, [pc, #124]	; (8004d14 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d018      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a1e      	ldr	r2, [pc, #120]	; (8004d18 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d013      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1c      	ldr	r2, [pc, #112]	; (8004d1c <HAL_TIM_Base_Start_IT+0xd0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00e      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a1b      	ldr	r2, [pc, #108]	; (8004d20 <HAL_TIM_Base_Start_IT+0xd4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d009      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a19      	ldr	r2, [pc, #100]	; (8004d24 <HAL_TIM_Base_Start_IT+0xd8>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d004      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x80>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a18      	ldr	r2, [pc, #96]	; (8004d28 <HAL_TIM_Base_Start_IT+0xdc>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d111      	bne.n	8004cf0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 0307 	and.w	r3, r3, #7
 8004cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b06      	cmp	r3, #6
 8004cdc:	d010      	beq.n	8004d00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0201 	orr.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cee:	e007      	b.n	8004d00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0201 	orr.w	r2, r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40010000 	.word	0x40010000
 8004d14:	40000400 	.word	0x40000400
 8004d18:	40000800 	.word	0x40000800
 8004d1c:	40000c00 	.word	0x40000c00
 8004d20:	40010400 	.word	0x40010400
 8004d24:	40014000 	.word	0x40014000
 8004d28:	40001800 	.word	0x40001800

08004d2c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f022 0201 	bic.w	r2, r2, #1
 8004d42:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6a1a      	ldr	r2, [r3, #32]
 8004d4a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d4e:	4013      	ands	r3, r2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10f      	bne.n	8004d74 <HAL_TIM_Base_Stop_IT+0x48>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6a1a      	ldr	r2, [r3, #32]
 8004d5a:	f240 4344 	movw	r3, #1092	; 0x444
 8004d5e:	4013      	ands	r3, r2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d107      	bne.n	8004d74 <HAL_TIM_Base_Stop_IT+0x48>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d020      	beq.n	8004dee <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d01b      	beq.n	8004dee <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f06f 0202 	mvn.w	r2, #2
 8004dbe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 f8dc 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004dda:	e005      	b.n	8004de8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f8ce 	bl	8004f7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f8df 	bl	8004fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d020      	beq.n	8004e3a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d01b      	beq.n	8004e3a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f06f 0204 	mvn.w	r2, #4
 8004e0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f8b6 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004e26:	e005      	b.n	8004e34 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f8a8 	bl	8004f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f8b9 	bl	8004fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	f003 0308 	and.w	r3, r3, #8
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d020      	beq.n	8004e86 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d01b      	beq.n	8004e86 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f06f 0208 	mvn.w	r2, #8
 8004e56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2204      	movs	r2, #4
 8004e5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f003 0303 	and.w	r3, r3, #3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d003      	beq.n	8004e74 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 f890 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004e72:	e005      	b.n	8004e80 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f882 	bl	8004f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f893 	bl	8004fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f003 0310 	and.w	r3, r3, #16
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d020      	beq.n	8004ed2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f003 0310 	and.w	r3, r3, #16
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d01b      	beq.n	8004ed2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f06f 0210 	mvn.w	r2, #16
 8004ea2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2208      	movs	r2, #8
 8004ea8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	69db      	ldr	r3, [r3, #28]
 8004eb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 f86a 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004ebe:	e005      	b.n	8004ecc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f85c 	bl	8004f7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f86d 	bl	8004fa6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00c      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d007      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f06f 0201 	mvn.w	r2, #1
 8004eee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 f83a 	bl	8004f6a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00c      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d007      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f98d 	bl	8005234 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00c      	beq.n	8004f3e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d007      	beq.n	8004f3e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f83e 	bl	8004fba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f003 0320 	and.w	r3, r3, #32
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00c      	beq.n	8004f62 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f003 0320 	and.w	r3, r3, #32
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d007      	beq.n	8004f62 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f06f 0220 	mvn.w	r2, #32
 8004f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 f95f 	bl	8005220 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr

08004f7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f7e:	b480      	push	{r7}
 8004f80:	b083      	sub	sp, #12
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f86:	bf00      	nop
 8004f88:	370c      	adds	r7, #12
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
	...

08004fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a46      	ldr	r2, [pc, #280]	; (80050fc <TIM_Base_SetConfig+0x12c>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d013      	beq.n	8005010 <TIM_Base_SetConfig+0x40>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fee:	d00f      	beq.n	8005010 <TIM_Base_SetConfig+0x40>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a43      	ldr	r2, [pc, #268]	; (8005100 <TIM_Base_SetConfig+0x130>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d00b      	beq.n	8005010 <TIM_Base_SetConfig+0x40>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a42      	ldr	r2, [pc, #264]	; (8005104 <TIM_Base_SetConfig+0x134>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d007      	beq.n	8005010 <TIM_Base_SetConfig+0x40>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a41      	ldr	r2, [pc, #260]	; (8005108 <TIM_Base_SetConfig+0x138>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d003      	beq.n	8005010 <TIM_Base_SetConfig+0x40>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a40      	ldr	r2, [pc, #256]	; (800510c <TIM_Base_SetConfig+0x13c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d108      	bne.n	8005022 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a35      	ldr	r2, [pc, #212]	; (80050fc <TIM_Base_SetConfig+0x12c>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d02b      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005030:	d027      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a32      	ldr	r2, [pc, #200]	; (8005100 <TIM_Base_SetConfig+0x130>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d023      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a31      	ldr	r2, [pc, #196]	; (8005104 <TIM_Base_SetConfig+0x134>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d01f      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a30      	ldr	r2, [pc, #192]	; (8005108 <TIM_Base_SetConfig+0x138>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d01b      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a2f      	ldr	r2, [pc, #188]	; (800510c <TIM_Base_SetConfig+0x13c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d017      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2e      	ldr	r2, [pc, #184]	; (8005110 <TIM_Base_SetConfig+0x140>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d013      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a2d      	ldr	r2, [pc, #180]	; (8005114 <TIM_Base_SetConfig+0x144>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d00f      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2c      	ldr	r2, [pc, #176]	; (8005118 <TIM_Base_SetConfig+0x148>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00b      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a2b      	ldr	r2, [pc, #172]	; (800511c <TIM_Base_SetConfig+0x14c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d007      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a2a      	ldr	r2, [pc, #168]	; (8005120 <TIM_Base_SetConfig+0x150>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d003      	beq.n	8005082 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a29      	ldr	r2, [pc, #164]	; (8005124 <TIM_Base_SetConfig+0x154>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d108      	bne.n	8005094 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	689a      	ldr	r2, [r3, #8]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a10      	ldr	r2, [pc, #64]	; (80050fc <TIM_Base_SetConfig+0x12c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d003      	beq.n	80050c8 <TIM_Base_SetConfig+0xf8>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a12      	ldr	r2, [pc, #72]	; (800510c <TIM_Base_SetConfig+0x13c>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d103      	bne.n	80050d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d105      	bne.n	80050ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f023 0201 	bic.w	r2, r3, #1
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	611a      	str	r2, [r3, #16]
  }
}
 80050ee:	bf00      	nop
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40010000 	.word	0x40010000
 8005100:	40000400 	.word	0x40000400
 8005104:	40000800 	.word	0x40000800
 8005108:	40000c00 	.word	0x40000c00
 800510c:	40010400 	.word	0x40010400
 8005110:	40014000 	.word	0x40014000
 8005114:	40014400 	.word	0x40014400
 8005118:	40014800 	.word	0x40014800
 800511c:	40001800 	.word	0x40001800
 8005120:	40001c00 	.word	0x40001c00
 8005124:	40002000 	.word	0x40002000

08005128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800513c:	2302      	movs	r3, #2
 800513e:	e05a      	b.n	80051f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005166:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a21      	ldr	r2, [pc, #132]	; (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d022      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800518c:	d01d      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a1d      	ldr	r2, [pc, #116]	; (8005208 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d018      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a1b      	ldr	r2, [pc, #108]	; (800520c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d013      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a1a      	ldr	r2, [pc, #104]	; (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00e      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a18      	ldr	r2, [pc, #96]	; (8005214 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d009      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a17      	ldr	r2, [pc, #92]	; (8005218 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a15      	ldr	r2, [pc, #84]	; (800521c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d10c      	bne.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40010000 	.word	0x40010000
 8005208:	40000400 	.word	0x40000400
 800520c:	40000800 	.word	0x40000800
 8005210:	40000c00 	.word	0x40000c00
 8005214:	40010400 	.word	0x40010400
 8005218:	40014000 	.word	0x40014000
 800521c:	40001800 	.word	0x40001800

08005220 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e042      	b.n	80052e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d106      	bne.n	8005274 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fd feac 	bl	8002fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2224      	movs	r2, #36	; 0x24
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800528a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 fc85 	bl	8005b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	695a      	ldr	r2, [r3, #20]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3708      	adds	r7, #8
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b0ba      	sub	sp, #232	; 0xe8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800530e:	2300      	movs	r3, #0
 8005310:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005314:	2300      	movs	r3, #0
 8005316:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800531a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10f      	bne.n	800534e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d009      	beq.n	800534e <HAL_UART_IRQHandler+0x66>
 800533a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800533e:	f003 0320 	and.w	r3, r3, #32
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fb69 	bl	8005a1e <UART_Receive_IT>
      return;
 800534c:	e25b      	b.n	8005806 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800534e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 80de 	beq.w	8005514 <HAL_UART_IRQHandler+0x22c>
 8005358:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d106      	bne.n	8005372 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005368:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 80d1 	beq.w	8005514 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00b      	beq.n	8005396 <HAL_UART_IRQHandler+0xae>
 800537e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005386:	2b00      	cmp	r3, #0
 8005388:	d005      	beq.n	8005396 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538e:	f043 0201 	orr.w	r2, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_UART_IRQHandler+0xd2>
 80053a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b2:	f043 0202 	orr.w	r2, r3, #2
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_UART_IRQHandler+0xf6>
 80053c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d6:	f043 0204 	orr.w	r2, r3, #4
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d011      	beq.n	800540e <HAL_UART_IRQHandler+0x126>
 80053ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d105      	bne.n	8005402 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005406:	f043 0208 	orr.w	r2, r3, #8
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 81f2 	beq.w	80057fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d008      	beq.n	8005436 <HAL_UART_IRQHandler+0x14e>
 8005424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 faf4 	bl	8005a1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	bf0c      	ite	eq
 8005444:	2301      	moveq	r3, #1
 8005446:	2300      	movne	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005452:	f003 0308 	and.w	r3, r3, #8
 8005456:	2b00      	cmp	r3, #0
 8005458:	d103      	bne.n	8005462 <HAL_UART_IRQHandler+0x17a>
 800545a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800545e:	2b00      	cmp	r3, #0
 8005460:	d04f      	beq.n	8005502 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f9fc 	bl	8005860 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005472:	2b40      	cmp	r3, #64	; 0x40
 8005474:	d141      	bne.n	80054fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3314      	adds	r3, #20
 800547c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800548c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005494:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3314      	adds	r3, #20
 800549e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1d9      	bne.n	8005476 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d013      	beq.n	80054f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ce:	4a7e      	ldr	r2, [pc, #504]	; (80056c8 <HAL_UART_IRQHandler+0x3e0>)
 80054d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fe fabc 	bl	8003a54 <HAL_DMA_Abort_IT>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d016      	beq.n	8005510 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054ec:	4610      	mov	r0, r2
 80054ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f0:	e00e      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f99e 	bl	8005834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f8:	e00a      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f99a 	bl	8005834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	e006      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f996 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800550e:	e175      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005510:	bf00      	nop
    return;
 8005512:	e173      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005518:	2b01      	cmp	r3, #1
 800551a:	f040 814f 	bne.w	80057bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800551e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005522:	f003 0310 	and.w	r3, r3, #16
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 8148 	beq.w	80057bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800552c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005530:	f003 0310 	and.w	r3, r3, #16
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 8141 	beq.w	80057bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800553a:	2300      	movs	r3, #0
 800553c:	60bb      	str	r3, [r7, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	60bb      	str	r3, [r7, #8]
 800554e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555a:	2b40      	cmp	r3, #64	; 0x40
 800555c:	f040 80b6 	bne.w	80056cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800556c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8145 	beq.w	8005800 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800557a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800557e:	429a      	cmp	r2, r3
 8005580:	f080 813e 	bcs.w	8005800 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800558a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005596:	f000 8088 	beq.w	80056aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	330c      	adds	r3, #12
 80055a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055a8:	e853 3f00 	ldrex	r3, [r3]
 80055ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	330c      	adds	r3, #12
 80055c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055d6:	e841 2300 	strex	r3, r2, [r1]
 80055da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1d9      	bne.n	800559a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3314      	adds	r3, #20
 80055ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3314      	adds	r3, #20
 8005606:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800560a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800560e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005612:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005616:	e841 2300 	strex	r3, r2, [r1]
 800561a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800561c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1e1      	bne.n	80055e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3314      	adds	r3, #20
 8005628:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005638:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3314      	adds	r3, #20
 8005642:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005646:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005648:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800564c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005654:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e3      	bne.n	8005622 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	330c      	adds	r3, #12
 800566e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005678:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800567a:	f023 0310 	bic.w	r3, r3, #16
 800567e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800568c:	65ba      	str	r2, [r7, #88]	; 0x58
 800568e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005690:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005692:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005694:	e841 2300 	strex	r3, r2, [r1]
 8005698:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800569a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e3      	bne.n	8005668 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7fe f965 	bl	8003974 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2202      	movs	r2, #2
 80056ae:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	b29b      	uxth	r3, r3
 80056be:	4619      	mov	r1, r3
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f8c1 	bl	8005848 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056c6:	e09b      	b.n	8005800 <HAL_UART_IRQHandler+0x518>
 80056c8:	08005927 	.word	0x08005927
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 808e 	beq.w	8005804 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f000 8089 	beq.w	8005804 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	330c      	adds	r3, #12
 80056f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056fc:	e853 3f00 	ldrex	r3, [r3]
 8005700:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005704:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005708:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	330c      	adds	r3, #12
 8005712:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005716:	647a      	str	r2, [r7, #68]	; 0x44
 8005718:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800571c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1e3      	bne.n	80056f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	3314      	adds	r3, #20
 8005730:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005734:	e853 3f00 	ldrex	r3, [r3]
 8005738:	623b      	str	r3, [r7, #32]
   return(result);
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	f023 0301 	bic.w	r3, r3, #1
 8005740:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3314      	adds	r3, #20
 800574a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800574e:	633a      	str	r2, [r7, #48]	; 0x30
 8005750:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005756:	e841 2300 	strex	r3, r2, [r1]
 800575a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800575c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1e3      	bne.n	800572a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2220      	movs	r2, #32
 8005766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	330c      	adds	r3, #12
 8005776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0310 	bic.w	r3, r3, #16
 8005786:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005794:	61fa      	str	r2, [r7, #28]
 8005796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	69b9      	ldr	r1, [r7, #24]
 800579a:	69fa      	ldr	r2, [r7, #28]
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	617b      	str	r3, [r7, #20]
   return(result);
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e3      	bne.n	8005770 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2202      	movs	r2, #2
 80057ac:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057b2:	4619      	mov	r1, r3
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f847 	bl	8005848 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057ba:	e023      	b.n	8005804 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d009      	beq.n	80057dc <HAL_UART_IRQHandler+0x4f4>
 80057c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d003      	beq.n	80057dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f8ba 	bl	800594e <UART_Transmit_IT>
    return;
 80057da:	e014      	b.n	8005806 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00e      	beq.n	8005806 <HAL_UART_IRQHandler+0x51e>
 80057e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f8fa 	bl	80059ee <UART_EndTransmit_IT>
    return;
 80057fa:	e004      	b.n	8005806 <HAL_UART_IRQHandler+0x51e>
    return;
 80057fc:	bf00      	nop
 80057fe:	e002      	b.n	8005806 <HAL_UART_IRQHandler+0x51e>
      return;
 8005800:	bf00      	nop
 8005802:	e000      	b.n	8005806 <HAL_UART_IRQHandler+0x51e>
      return;
 8005804:	bf00      	nop
  }
}
 8005806:	37e8      	adds	r7, #232	; 0xe8
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	460b      	mov	r3, r1
 8005852:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b095      	sub	sp, #84	; 0x54
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	330c      	adds	r3, #12
 800586e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005872:	e853 3f00 	ldrex	r3, [r3]
 8005876:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800587e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	330c      	adds	r3, #12
 8005886:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005888:	643a      	str	r2, [r7, #64]	; 0x40
 800588a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800588e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e5      	bne.n	8005868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3314      	adds	r3, #20
 80058a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	f023 0301 	bic.w	r3, r3, #1
 80058b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3314      	adds	r3, #20
 80058ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e5      	bne.n	800589c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d119      	bne.n	800590c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	330c      	adds	r3, #12
 80058de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f023 0310 	bic.w	r3, r3, #16
 80058ee:	647b      	str	r3, [r7, #68]	; 0x44
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	330c      	adds	r3, #12
 80058f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058f8:	61ba      	str	r2, [r7, #24]
 80058fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6979      	ldr	r1, [r7, #20]
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	613b      	str	r3, [r7, #16]
   return(result);
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e5      	bne.n	80058d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	631a      	str	r2, [r3, #48]	; 0x30
}
 800591a:	bf00      	nop
 800591c:	3754      	adds	r7, #84	; 0x54
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b084      	sub	sp, #16
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f7ff ff77 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005946:	bf00      	nop
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800594e:	b480      	push	{r7}
 8005950:	b085      	sub	sp, #20
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b21      	cmp	r3, #33	; 0x21
 8005960:	d13e      	bne.n	80059e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800596a:	d114      	bne.n	8005996 <UART_Transmit_IT+0x48>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d110      	bne.n	8005996 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a1b      	ldr	r3, [r3, #32]
 8005978:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	881b      	ldrh	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005988:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	1c9a      	adds	r2, r3, #2
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	621a      	str	r2, [r3, #32]
 8005994:	e008      	b.n	80059a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	1c59      	adds	r1, r3, #1
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6211      	str	r1, [r2, #32]
 80059a0:	781a      	ldrb	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	3b01      	subs	r3, #1
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4619      	mov	r1, r3
 80059b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10f      	bne.n	80059dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059dc:	2300      	movs	r3, #0
 80059de:	e000      	b.n	80059e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059e0:	2302      	movs	r3, #2
  }
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7ff fefc 	bl	800580c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b08c      	sub	sp, #48	; 0x30
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b22      	cmp	r3, #34	; 0x22
 8005a30:	f040 80ae 	bne.w	8005b90 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a3c:	d117      	bne.n	8005a6e <UART_Receive_IT+0x50>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d113      	bne.n	8005a6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	1c9a      	adds	r2, r3, #2
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a6c:	e026      	b.n	8005abc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a72:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005a74:	2300      	movs	r3, #0
 8005a76:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a80:	d007      	beq.n	8005a92 <UART_Receive_IT+0x74>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10a      	bne.n	8005aa0 <UART_Receive_IT+0x82>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d106      	bne.n	8005aa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a9c:	701a      	strb	r2, [r3, #0]
 8005a9e:	e008      	b.n	8005ab2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	4619      	mov	r1, r3
 8005aca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d15d      	bne.n	8005b8c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0220 	bic.w	r2, r2, #32
 8005ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005aee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d135      	bne.n	8005b82 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	330c      	adds	r3, #12
 8005b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	e853 3f00 	ldrex	r3, [r3]
 8005b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	f023 0310 	bic.w	r3, r3, #16
 8005b32:	627b      	str	r3, [r7, #36]	; 0x24
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	330c      	adds	r3, #12
 8005b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b3c:	623a      	str	r2, [r7, #32]
 8005b3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b40:	69f9      	ldr	r1, [r7, #28]
 8005b42:	6a3a      	ldr	r2, [r7, #32]
 8005b44:	e841 2300 	strex	r3, r2, [r1]
 8005b48:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1e5      	bne.n	8005b1c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0310 	and.w	r3, r3, #16
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d10a      	bne.n	8005b74 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b78:	4619      	mov	r1, r3
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f7ff fe64 	bl	8005848 <HAL_UARTEx_RxEventCallback>
 8005b80:	e002      	b.n	8005b88 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7ff fe4c 	bl	8005820 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e002      	b.n	8005b92 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	e000      	b.n	8005b92 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b90:	2302      	movs	r3, #2
  }
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3730      	adds	r7, #48	; 0x30
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ba0:	b0c0      	sub	sp, #256	; 0x100
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bb8:	68d9      	ldr	r1, [r3, #12]
 8005bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	ea40 0301 	orr.w	r3, r0, r1
 8005bc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005bf4:	f021 010c 	bic.w	r1, r1, #12
 8005bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c02:	430b      	orrs	r3, r1
 8005c04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	695b      	ldr	r3, [r3, #20]
 8005c0e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c16:	6999      	ldr	r1, [r3, #24]
 8005c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	ea40 0301 	orr.w	r3, r0, r1
 8005c22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	4b8f      	ldr	r3, [pc, #572]	; (8005e68 <UART_SetConfig+0x2cc>)
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d005      	beq.n	8005c3c <UART_SetConfig+0xa0>
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b8d      	ldr	r3, [pc, #564]	; (8005e6c <UART_SetConfig+0x2d0>)
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d104      	bne.n	8005c46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c3c:	f7fe ffa2 	bl	8004b84 <HAL_RCC_GetPCLK2Freq>
 8005c40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005c44:	e003      	b.n	8005c4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c46:	f7fe ff89 	bl	8004b5c <HAL_RCC_GetPCLK1Freq>
 8005c4a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c58:	f040 810c 	bne.w	8005e74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c60:	2200      	movs	r2, #0
 8005c62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005c6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005c6e:	4622      	mov	r2, r4
 8005c70:	462b      	mov	r3, r5
 8005c72:	1891      	adds	r1, r2, r2
 8005c74:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c76:	415b      	adcs	r3, r3
 8005c78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c7e:	4621      	mov	r1, r4
 8005c80:	eb12 0801 	adds.w	r8, r2, r1
 8005c84:	4629      	mov	r1, r5
 8005c86:	eb43 0901 	adc.w	r9, r3, r1
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	f04f 0300 	mov.w	r3, #0
 8005c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c9e:	4690      	mov	r8, r2
 8005ca0:	4699      	mov	r9, r3
 8005ca2:	4623      	mov	r3, r4
 8005ca4:	eb18 0303 	adds.w	r3, r8, r3
 8005ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005cac:	462b      	mov	r3, r5
 8005cae:	eb49 0303 	adc.w	r3, r9, r3
 8005cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005cc2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005cc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005cca:	460b      	mov	r3, r1
 8005ccc:	18db      	adds	r3, r3, r3
 8005cce:	653b      	str	r3, [r7, #80]	; 0x50
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	eb42 0303 	adc.w	r3, r2, r3
 8005cd6:	657b      	str	r3, [r7, #84]	; 0x54
 8005cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005cdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005ce0:	f7fa ffc2 	bl	8000c68 <__aeabi_uldivmod>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	4b61      	ldr	r3, [pc, #388]	; (8005e70 <UART_SetConfig+0x2d4>)
 8005cea:	fba3 2302 	umull	r2, r3, r3, r2
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	011c      	lsls	r4, r3, #4
 8005cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005cfc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005d00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005d04:	4642      	mov	r2, r8
 8005d06:	464b      	mov	r3, r9
 8005d08:	1891      	adds	r1, r2, r2
 8005d0a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005d0c:	415b      	adcs	r3, r3
 8005d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005d14:	4641      	mov	r1, r8
 8005d16:	eb12 0a01 	adds.w	sl, r2, r1
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	eb43 0b01 	adc.w	fp, r3, r1
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	f04f 0300 	mov.w	r3, #0
 8005d28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d34:	4692      	mov	sl, r2
 8005d36:	469b      	mov	fp, r3
 8005d38:	4643      	mov	r3, r8
 8005d3a:	eb1a 0303 	adds.w	r3, sl, r3
 8005d3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d42:	464b      	mov	r3, r9
 8005d44:	eb4b 0303 	adc.w	r3, fp, r3
 8005d48:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005d58:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005d5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005d60:	460b      	mov	r3, r1
 8005d62:	18db      	adds	r3, r3, r3
 8005d64:	643b      	str	r3, [r7, #64]	; 0x40
 8005d66:	4613      	mov	r3, r2
 8005d68:	eb42 0303 	adc.w	r3, r2, r3
 8005d6c:	647b      	str	r3, [r7, #68]	; 0x44
 8005d6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d76:	f7fa ff77 	bl	8000c68 <__aeabi_uldivmod>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4611      	mov	r1, r2
 8005d80:	4b3b      	ldr	r3, [pc, #236]	; (8005e70 <UART_SetConfig+0x2d4>)
 8005d82:	fba3 2301 	umull	r2, r3, r3, r1
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	2264      	movs	r2, #100	; 0x64
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	1acb      	subs	r3, r1, r3
 8005d90:	00db      	lsls	r3, r3, #3
 8005d92:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005d96:	4b36      	ldr	r3, [pc, #216]	; (8005e70 <UART_SetConfig+0x2d4>)
 8005d98:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005da4:	441c      	add	r4, r3
 8005da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005daa:	2200      	movs	r2, #0
 8005dac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005db0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005db4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005db8:	4642      	mov	r2, r8
 8005dba:	464b      	mov	r3, r9
 8005dbc:	1891      	adds	r1, r2, r2
 8005dbe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005dc0:	415b      	adcs	r3, r3
 8005dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005dc8:	4641      	mov	r1, r8
 8005dca:	1851      	adds	r1, r2, r1
 8005dcc:	6339      	str	r1, [r7, #48]	; 0x30
 8005dce:	4649      	mov	r1, r9
 8005dd0:	414b      	adcs	r3, r1
 8005dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005de0:	4659      	mov	r1, fp
 8005de2:	00cb      	lsls	r3, r1, #3
 8005de4:	4651      	mov	r1, sl
 8005de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dea:	4651      	mov	r1, sl
 8005dec:	00ca      	lsls	r2, r1, #3
 8005dee:	4610      	mov	r0, r2
 8005df0:	4619      	mov	r1, r3
 8005df2:	4603      	mov	r3, r0
 8005df4:	4642      	mov	r2, r8
 8005df6:	189b      	adds	r3, r3, r2
 8005df8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005dfc:	464b      	mov	r3, r9
 8005dfe:	460a      	mov	r2, r1
 8005e00:	eb42 0303 	adc.w	r3, r2, r3
 8005e04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005e14:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	18db      	adds	r3, r3, r3
 8005e20:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e22:	4613      	mov	r3, r2
 8005e24:	eb42 0303 	adc.w	r3, r2, r3
 8005e28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005e32:	f7fa ff19 	bl	8000c68 <__aeabi_uldivmod>
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4b0d      	ldr	r3, [pc, #52]	; (8005e70 <UART_SetConfig+0x2d4>)
 8005e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e40:	095b      	lsrs	r3, r3, #5
 8005e42:	2164      	movs	r1, #100	; 0x64
 8005e44:	fb01 f303 	mul.w	r3, r1, r3
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	3332      	adds	r3, #50	; 0x32
 8005e4e:	4a08      	ldr	r2, [pc, #32]	; (8005e70 <UART_SetConfig+0x2d4>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	095b      	lsrs	r3, r3, #5
 8005e56:	f003 0207 	and.w	r2, r3, #7
 8005e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4422      	add	r2, r4
 8005e62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e64:	e106      	b.n	8006074 <UART_SetConfig+0x4d8>
 8005e66:	bf00      	nop
 8005e68:	40011000 	.word	0x40011000
 8005e6c:	40011400 	.word	0x40011400
 8005e70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005e7e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005e82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005e86:	4642      	mov	r2, r8
 8005e88:	464b      	mov	r3, r9
 8005e8a:	1891      	adds	r1, r2, r2
 8005e8c:	6239      	str	r1, [r7, #32]
 8005e8e:	415b      	adcs	r3, r3
 8005e90:	627b      	str	r3, [r7, #36]	; 0x24
 8005e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e96:	4641      	mov	r1, r8
 8005e98:	1854      	adds	r4, r2, r1
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	eb43 0501 	adc.w	r5, r3, r1
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	00eb      	lsls	r3, r5, #3
 8005eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eae:	00e2      	lsls	r2, r4, #3
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	461d      	mov	r5, r3
 8005eb4:	4643      	mov	r3, r8
 8005eb6:	18e3      	adds	r3, r4, r3
 8005eb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005ebc:	464b      	mov	r3, r9
 8005ebe:	eb45 0303 	adc.w	r3, r5, r3
 8005ec2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005ed2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	f04f 0300 	mov.w	r3, #0
 8005ede:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005ee2:	4629      	mov	r1, r5
 8005ee4:	008b      	lsls	r3, r1, #2
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eec:	4621      	mov	r1, r4
 8005eee:	008a      	lsls	r2, r1, #2
 8005ef0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005ef4:	f7fa feb8 	bl	8000c68 <__aeabi_uldivmod>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4b60      	ldr	r3, [pc, #384]	; (8006080 <UART_SetConfig+0x4e4>)
 8005efe:	fba3 2302 	umull	r2, r3, r3, r2
 8005f02:	095b      	lsrs	r3, r3, #5
 8005f04:	011c      	lsls	r4, r3, #4
 8005f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f10:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005f14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005f18:	4642      	mov	r2, r8
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	1891      	adds	r1, r2, r2
 8005f1e:	61b9      	str	r1, [r7, #24]
 8005f20:	415b      	adcs	r3, r3
 8005f22:	61fb      	str	r3, [r7, #28]
 8005f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f28:	4641      	mov	r1, r8
 8005f2a:	1851      	adds	r1, r2, r1
 8005f2c:	6139      	str	r1, [r7, #16]
 8005f2e:	4649      	mov	r1, r9
 8005f30:	414b      	adcs	r3, r1
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	f04f 0200 	mov.w	r2, #0
 8005f38:	f04f 0300 	mov.w	r3, #0
 8005f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f40:	4659      	mov	r1, fp
 8005f42:	00cb      	lsls	r3, r1, #3
 8005f44:	4651      	mov	r1, sl
 8005f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f4a:	4651      	mov	r1, sl
 8005f4c:	00ca      	lsls	r2, r1, #3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	4619      	mov	r1, r3
 8005f52:	4603      	mov	r3, r0
 8005f54:	4642      	mov	r2, r8
 8005f56:	189b      	adds	r3, r3, r2
 8005f58:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	460a      	mov	r2, r1
 8005f60:	eb42 0303 	adc.w	r3, r2, r3
 8005f64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f72:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005f80:	4649      	mov	r1, r9
 8005f82:	008b      	lsls	r3, r1, #2
 8005f84:	4641      	mov	r1, r8
 8005f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f8a:	4641      	mov	r1, r8
 8005f8c:	008a      	lsls	r2, r1, #2
 8005f8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005f92:	f7fa fe69 	bl	8000c68 <__aeabi_uldivmod>
 8005f96:	4602      	mov	r2, r0
 8005f98:	460b      	mov	r3, r1
 8005f9a:	4611      	mov	r1, r2
 8005f9c:	4b38      	ldr	r3, [pc, #224]	; (8006080 <UART_SetConfig+0x4e4>)
 8005f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8005fa2:	095b      	lsrs	r3, r3, #5
 8005fa4:	2264      	movs	r2, #100	; 0x64
 8005fa6:	fb02 f303 	mul.w	r3, r2, r3
 8005faa:	1acb      	subs	r3, r1, r3
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	3332      	adds	r3, #50	; 0x32
 8005fb0:	4a33      	ldr	r2, [pc, #204]	; (8006080 <UART_SetConfig+0x4e4>)
 8005fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb6:	095b      	lsrs	r3, r3, #5
 8005fb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fbc:	441c      	add	r4, r3
 8005fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	673b      	str	r3, [r7, #112]	; 0x70
 8005fc6:	677a      	str	r2, [r7, #116]	; 0x74
 8005fc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005fcc:	4642      	mov	r2, r8
 8005fce:	464b      	mov	r3, r9
 8005fd0:	1891      	adds	r1, r2, r2
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	415b      	adcs	r3, r3
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fdc:	4641      	mov	r1, r8
 8005fde:	1851      	adds	r1, r2, r1
 8005fe0:	6039      	str	r1, [r7, #0]
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	414b      	adcs	r3, r1
 8005fe6:	607b      	str	r3, [r7, #4]
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ff4:	4659      	mov	r1, fp
 8005ff6:	00cb      	lsls	r3, r1, #3
 8005ff8:	4651      	mov	r1, sl
 8005ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ffe:	4651      	mov	r1, sl
 8006000:	00ca      	lsls	r2, r1, #3
 8006002:	4610      	mov	r0, r2
 8006004:	4619      	mov	r1, r3
 8006006:	4603      	mov	r3, r0
 8006008:	4642      	mov	r2, r8
 800600a:	189b      	adds	r3, r3, r2
 800600c:	66bb      	str	r3, [r7, #104]	; 0x68
 800600e:	464b      	mov	r3, r9
 8006010:	460a      	mov	r2, r1
 8006012:	eb42 0303 	adc.w	r3, r2, r3
 8006016:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	663b      	str	r3, [r7, #96]	; 0x60
 8006022:	667a      	str	r2, [r7, #100]	; 0x64
 8006024:	f04f 0200 	mov.w	r2, #0
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006030:	4649      	mov	r1, r9
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	4641      	mov	r1, r8
 8006036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800603a:	4641      	mov	r1, r8
 800603c:	008a      	lsls	r2, r1, #2
 800603e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006042:	f7fa fe11 	bl	8000c68 <__aeabi_uldivmod>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4b0d      	ldr	r3, [pc, #52]	; (8006080 <UART_SetConfig+0x4e4>)
 800604c:	fba3 1302 	umull	r1, r3, r3, r2
 8006050:	095b      	lsrs	r3, r3, #5
 8006052:	2164      	movs	r1, #100	; 0x64
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	3332      	adds	r3, #50	; 0x32
 800605e:	4a08      	ldr	r2, [pc, #32]	; (8006080 <UART_SetConfig+0x4e4>)
 8006060:	fba2 2303 	umull	r2, r3, r2, r3
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	f003 020f 	and.w	r2, r3, #15
 800606a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4422      	add	r2, r4
 8006072:	609a      	str	r2, [r3, #8]
}
 8006074:	bf00      	nop
 8006076:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800607a:	46bd      	mov	sp, r7
 800607c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006080:	51eb851f 	.word	0x51eb851f

08006084 <LL_GPIO_SetPinMode>:
{
 8006084:	b480      	push	{r7}
 8006086:	b08b      	sub	sp, #44	; 0x2c
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	fa93 f3a3 	rbit	r3, r3
 800609e:	613b      	str	r3, [r7, #16]
  return result;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80060aa:	2320      	movs	r3, #32
 80060ac:	e003      	b.n	80060b6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	fab3 f383 	clz	r3, r3
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	2103      	movs	r1, #3
 80060ba:	fa01 f303 	lsl.w	r3, r1, r3
 80060be:	43db      	mvns	r3, r3
 80060c0:	401a      	ands	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	fa93 f3a3 	rbit	r3, r3
 80060cc:	61fb      	str	r3, [r7, #28]
  return result;
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80060d8:	2320      	movs	r3, #32
 80060da:	e003      	b.n	80060e4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80060dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060de:	fab3 f383 	clz	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	005b      	lsls	r3, r3, #1
 80060e6:	6879      	ldr	r1, [r7, #4]
 80060e8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ec:	431a      	orrs	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	601a      	str	r2, [r3, #0]
}
 80060f2:	bf00      	nop
 80060f4:	372c      	adds	r7, #44	; 0x2c
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <LL_GPIO_SetPinOutputType>:
{
 80060fe:	b480      	push	{r7}
 8006100:	b085      	sub	sp, #20
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	43db      	mvns	r3, r3
 8006112:	401a      	ands	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	6879      	ldr	r1, [r7, #4]
 8006118:	fb01 f303 	mul.w	r3, r1, r3
 800611c:	431a      	orrs	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	605a      	str	r2, [r3, #4]
}
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <LL_GPIO_SetPinSpeed>:
{
 800612e:	b480      	push	{r7}
 8006130:	b08b      	sub	sp, #44	; 0x2c
 8006132:	af00      	add	r7, sp, #0
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	fa93 f3a3 	rbit	r3, r3
 8006148:	613b      	str	r3, [r7, #16]
  return result;
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d101      	bne.n	8006158 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006154:	2320      	movs	r3, #32
 8006156:	e003      	b.n	8006160 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	fab3 f383 	clz	r3, r3
 800615e:	b2db      	uxtb	r3, r3
 8006160:	005b      	lsls	r3, r3, #1
 8006162:	2103      	movs	r1, #3
 8006164:	fa01 f303 	lsl.w	r3, r1, r3
 8006168:	43db      	mvns	r3, r3
 800616a:	401a      	ands	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	fa93 f3a3 	rbit	r3, r3
 8006176:	61fb      	str	r3, [r7, #28]
  return result;
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800617c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006182:	2320      	movs	r3, #32
 8006184:	e003      	b.n	800618e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	fab3 f383 	clz	r3, r3
 800618c:	b2db      	uxtb	r3, r3
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	fa01 f303 	lsl.w	r3, r1, r3
 8006196:	431a      	orrs	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	609a      	str	r2, [r3, #8]
}
 800619c:	bf00      	nop
 800619e:	372c      	adds	r7, #44	; 0x2c
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <LL_GPIO_SetPinPull>:
{
 80061a8:	b480      	push	{r7}
 80061aa:	b08b      	sub	sp, #44	; 0x2c
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	68da      	ldr	r2, [r3, #12]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	fa93 f3a3 	rbit	r3, r3
 80061c2:	613b      	str	r3, [r7, #16]
  return result;
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80061ce:	2320      	movs	r3, #32
 80061d0:	e003      	b.n	80061da <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	fab3 f383 	clz	r3, r3
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	2103      	movs	r1, #3
 80061de:	fa01 f303 	lsl.w	r3, r1, r3
 80061e2:	43db      	mvns	r3, r3
 80061e4:	401a      	ands	r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	fa93 f3a3 	rbit	r3, r3
 80061f0:	61fb      	str	r3, [r7, #28]
  return result;
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80061fc:	2320      	movs	r3, #32
 80061fe:	e003      	b.n	8006208 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	fab3 f383 	clz	r3, r3
 8006206:	b2db      	uxtb	r3, r3
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	6879      	ldr	r1, [r7, #4]
 800620c:	fa01 f303 	lsl.w	r3, r1, r3
 8006210:	431a      	orrs	r2, r3
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	60da      	str	r2, [r3, #12]
}
 8006216:	bf00      	nop
 8006218:	372c      	adds	r7, #44	; 0x2c
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <LL_GPIO_SetAFPin_0_7>:
{
 8006222:	b480      	push	{r7}
 8006224:	b08b      	sub	sp, #44	; 0x2c
 8006226:	af00      	add	r7, sp, #0
 8006228:	60f8      	str	r0, [r7, #12]
 800622a:	60b9      	str	r1, [r7, #8]
 800622c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a1a      	ldr	r2, [r3, #32]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	fa93 f3a3 	rbit	r3, r3
 800623c:	613b      	str	r3, [r7, #16]
  return result;
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d101      	bne.n	800624c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8006248:	2320      	movs	r3, #32
 800624a:	e003      	b.n	8006254 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	fab3 f383 	clz	r3, r3
 8006252:	b2db      	uxtb	r3, r3
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	210f      	movs	r1, #15
 8006258:	fa01 f303 	lsl.w	r3, r1, r3
 800625c:	43db      	mvns	r3, r3
 800625e:	401a      	ands	r2, r3
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006264:	6a3b      	ldr	r3, [r7, #32]
 8006266:	fa93 f3a3 	rbit	r3, r3
 800626a:	61fb      	str	r3, [r7, #28]
  return result;
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006276:	2320      	movs	r3, #32
 8006278:	e003      	b.n	8006282 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	fab3 f383 	clz	r3, r3
 8006280:	b2db      	uxtb	r3, r3
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	6879      	ldr	r1, [r7, #4]
 8006286:	fa01 f303 	lsl.w	r3, r1, r3
 800628a:	431a      	orrs	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	621a      	str	r2, [r3, #32]
}
 8006290:	bf00      	nop
 8006292:	372c      	adds	r7, #44	; 0x2c
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <LL_GPIO_SetAFPin_8_15>:
{
 800629c:	b480      	push	{r7}
 800629e:	b08b      	sub	sp, #44	; 0x2c
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	0a1b      	lsrs	r3, r3, #8
 80062b0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	fa93 f3a3 	rbit	r3, r3
 80062b8:	613b      	str	r3, [r7, #16]
  return result;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80062c4:	2320      	movs	r3, #32
 80062c6:	e003      	b.n	80062d0 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	fab3 f383 	clz	r3, r3
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	210f      	movs	r1, #15
 80062d4:	fa01 f303 	lsl.w	r3, r1, r3
 80062d8:	43db      	mvns	r3, r3
 80062da:	401a      	ands	r2, r3
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	0a1b      	lsrs	r3, r3, #8
 80062e0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	fa93 f3a3 	rbit	r3, r3
 80062e8:	61fb      	str	r3, [r7, #28]
  return result;
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80062f4:	2320      	movs	r3, #32
 80062f6:	e003      	b.n	8006300 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	fab3 f383 	clz	r3, r3
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	6879      	ldr	r1, [r7, #4]
 8006304:	fa01 f303 	lsl.w	r3, r1, r3
 8006308:	431a      	orrs	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800630e:	bf00      	nop
 8006310:	372c      	adds	r7, #44	; 0x2c
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b08a      	sub	sp, #40	; 0x28
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8006324:	2300      	movs	r3, #0
 8006326:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8006328:	2300      	movs	r3, #0
 800632a:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	fa93 f3a3 	rbit	r3, r3
 8006338:	617b      	str	r3, [r7, #20]
  return result;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <LL_GPIO_Init+0x2e>
    return 32U;
 8006344:	2320      	movs	r3, #32
 8006346:	e003      	b.n	8006350 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	fab3 f383 	clz	r3, r3
 800634e:	b2db      	uxtb	r3, r3
 8006350:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006352:	e057      	b.n	8006404 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	2101      	movs	r1, #1
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	fa01 f303 	lsl.w	r3, r1, r3
 8006360:	4013      	ands	r3, r2
 8006362:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d049      	beq.n	80063fe <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d003      	beq.n	800637a <LL_GPIO_Init+0x60>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d10d      	bne.n	8006396 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	461a      	mov	r2, r3
 8006380:	6a39      	ldr	r1, [r7, #32]
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff fed3 	bl	800612e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	461a      	mov	r2, r3
 800638e:	6a39      	ldr	r1, [r7, #32]
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f7ff feb4 	bl	80060fe <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	461a      	mov	r2, r3
 800639c:	6a39      	ldr	r1, [r7, #32]
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7ff ff02 	bl	80061a8 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d121      	bne.n	80063f0 <LL_GPIO_Init+0xd6>
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	fa93 f3a3 	rbit	r3, r3
 80063b6:	60bb      	str	r3, [r7, #8]
  return result;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <LL_GPIO_Init+0xac>
    return 32U;
 80063c2:	2320      	movs	r3, #32
 80063c4:	e003      	b.n	80063ce <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	fab3 f383 	clz	r3, r3
 80063cc:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80063ce:	2b07      	cmp	r3, #7
 80063d0:	d807      	bhi.n	80063e2 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	461a      	mov	r2, r3
 80063d8:	6a39      	ldr	r1, [r7, #32]
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7ff ff21 	bl	8006222 <LL_GPIO_SetAFPin_0_7>
 80063e0:	e006      	b.n	80063f0 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	461a      	mov	r2, r3
 80063e8:	6a39      	ldr	r1, [r7, #32]
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f7ff ff56 	bl	800629c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	461a      	mov	r2, r3
 80063f6:	6a39      	ldr	r1, [r7, #32]
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f7ff fe43 	bl	8006084 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80063fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006400:	3301      	adds	r3, #1
 8006402:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640a:	fa22 f303 	lsr.w	r3, r2, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1a0      	bne.n	8006354 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3728      	adds	r7, #40	; 0x28
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <LL_SPI_IsEnabled>:
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800642c:	2b40      	cmp	r3, #64	; 0x40
 800642e:	d101      	bne.n	8006434 <LL_SPI_IsEnabled+0x18>
 8006430:	2301      	movs	r3, #1
 8006432:	e000      	b.n	8006436 <LL_SPI_IsEnabled+0x1a>
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <LL_SPI_SetCRCPolynomial>:
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	b29b      	uxth	r3, r3
 8006450:	461a      	mov	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	611a      	str	r2, [r3, #16]
}
 8006456:	bf00      	nop
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f7ff ffd3 	bl	800641c <LL_SPI_IsEnabled>
 8006476:	4603      	mov	r3, r0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d139      	bne.n	80064f0 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006484:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	6811      	ldr	r1, [r2, #0]
 800648c:	683a      	ldr	r2, [r7, #0]
 800648e:	6852      	ldr	r2, [r2, #4]
 8006490:	4311      	orrs	r1, r2
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	6892      	ldr	r2, [r2, #8]
 8006496:	4311      	orrs	r1, r2
 8006498:	683a      	ldr	r2, [r7, #0]
 800649a:	68d2      	ldr	r2, [r2, #12]
 800649c:	4311      	orrs	r1, r2
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	6912      	ldr	r2, [r2, #16]
 80064a2:	4311      	orrs	r1, r2
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	6952      	ldr	r2, [r2, #20]
 80064a8:	4311      	orrs	r1, r2
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	6992      	ldr	r2, [r2, #24]
 80064ae:	4311      	orrs	r1, r2
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	69d2      	ldr	r2, [r2, #28]
 80064b4:	4311      	orrs	r1, r2
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	6a12      	ldr	r2, [r2, #32]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	431a      	orrs	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f023 0204 	bic.w	r2, r3, #4
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	0c1b      	lsrs	r3, r3, #16
 80064d0:	431a      	orrs	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	6a1b      	ldr	r3, [r3, #32]
 80064da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064de:	d105      	bne.n	80064ec <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e4:	4619      	mov	r1, r3
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7ff ffab 	bl	8006442 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80064ec:	2300      	movs	r3, #0
 80064ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	69db      	ldr	r3, [r3, #28]
 80064f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	61da      	str	r2, [r3, #28]
  return status;
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006506:	b480      	push	{r7}
 8006508:	b085      	sub	sp, #20
 800650a:	af00      	add	r7, sp, #0
 800650c:	4603      	mov	r3, r0
 800650e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006510:	2300      	movs	r3, #0
 8006512:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006518:	2b84      	cmp	r3, #132	; 0x84
 800651a:	d005      	beq.n	8006528 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800651c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	3303      	adds	r3, #3
 8006526:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006528:	68fb      	ldr	r3, [r7, #12]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800653a:	f001 fa6b 	bl	8007a14 <vTaskStartScheduler>
  
  return osOK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	bd80      	pop	{r7, pc}

08006544 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006546:	b089      	sub	sp, #36	; 0x24
 8006548:	af04      	add	r7, sp, #16
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d020      	beq.n	8006598 <osThreadCreate+0x54>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d01c      	beq.n	8006598 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685c      	ldr	r4, [r3, #4]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691e      	ldr	r6, [r3, #16]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff ffc8 	bl	8006506 <makeFreeRtosPriority>
 8006576:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006580:	9202      	str	r2, [sp, #8]
 8006582:	9301      	str	r3, [sp, #4]
 8006584:	9100      	str	r1, [sp, #0]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	4632      	mov	r2, r6
 800658a:	4629      	mov	r1, r5
 800658c:	4620      	mov	r0, r4
 800658e:	f001 f851 	bl	8007634 <xTaskCreateStatic>
 8006592:	4603      	mov	r3, r0
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	e01c      	b.n	80065d2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685c      	ldr	r4, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065a4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7ff ffaa 	bl	8006506 <makeFreeRtosPriority>
 80065b2:	4602      	mov	r2, r0
 80065b4:	f107 030c 	add.w	r3, r7, #12
 80065b8:	9301      	str	r3, [sp, #4]
 80065ba:	9200      	str	r2, [sp, #0]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	4632      	mov	r2, r6
 80065c0:	4629      	mov	r1, r5
 80065c2:	4620      	mov	r0, r4
 80065c4:	f001 f893 	bl	80076ee <xTaskCreate>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d001      	beq.n	80065d2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80065ce:	2300      	movs	r3, #0
 80065d0:	e000      	b.n	80065d4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80065d2:	68fb      	ldr	r3, [r7, #12]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3714      	adds	r7, #20
 80065d8:	46bd      	mov	sp, r7
 80065da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080065dc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a09      	ldr	r2, [pc, #36]	; (800660c <osDelay+0x30>)
 80065e8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ec:	099b      	lsrs	r3, r3, #6
 80065ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <osDelay+0x1e>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	e000      	b.n	80065fc <osDelay+0x20>
 80065fa:	2301      	movs	r3, #1
 80065fc:	4618      	mov	r0, r3
 80065fe:	f001 f9d5 	bl	80079ac <vTaskDelay>
  
  return osOK;
 8006602:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006604:	4618      	mov	r0, r3
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	10624dd3 	.word	0x10624dd3

08006610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f103 0208 	add.w	r2, r3, #8
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f103 0208 	add.w	r2, r3, #8
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f103 0208 	add.w	r2, r3, #8
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800665e:	bf00      	nop
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800666a:	b480      	push	{r7}
 800666c:	b085      	sub	sp, #20
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
 8006672:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	689a      	ldr	r2, [r3, #8]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	1c5a      	adds	r2, r3, #1
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	601a      	str	r2, [r3, #0]
}
 80066a6:	bf00      	nop
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066b2:	b480      	push	{r7}
 80066b4:	b085      	sub	sp, #20
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
 80066ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066c8:	d103      	bne.n	80066d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	60fb      	str	r3, [r7, #12]
 80066d0:	e00c      	b.n	80066ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3308      	adds	r3, #8
 80066d6:	60fb      	str	r3, [r7, #12]
 80066d8:	e002      	b.n	80066e0 <vListInsert+0x2e>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d2f6      	bcs.n	80066da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	683a      	ldr	r2, [r7, #0]
 8006706:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	1c5a      	adds	r2, r3, #1
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	601a      	str	r2, [r3, #0]
}
 8006718:	bf00      	nop
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6892      	ldr	r2, [r2, #8]
 800673a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6852      	ldr	r2, [r2, #4]
 8006744:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	429a      	cmp	r2, r3
 800674e:	d103      	bne.n	8006758 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689a      	ldr	r2, [r3, #8]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	1e5a      	subs	r2, r3, #1
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d10a      	bne.n	80067a2 <xQueueGenericReset+0x2a>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	60bb      	str	r3, [r7, #8]
}
 800679e:	bf00      	nop
 80067a0:	e7fe      	b.n	80067a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80067a2:	f002 fd4f 	bl	8009244 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ae:	68f9      	ldr	r1, [r7, #12]
 80067b0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80067b2:	fb01 f303 	mul.w	r3, r1, r3
 80067b6:	441a      	add	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d2:	3b01      	subs	r3, #1
 80067d4:	68f9      	ldr	r1, [r7, #12]
 80067d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80067d8:	fb01 f303 	mul.w	r3, r1, r3
 80067dc:	441a      	add	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	22ff      	movs	r2, #255	; 0xff
 80067e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	22ff      	movs	r2, #255	; 0xff
 80067ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d114      	bne.n	8006822 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d01a      	beq.n	8006836 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	3310      	adds	r3, #16
 8006804:	4618      	mov	r0, r3
 8006806:	f001 fbd5 	bl	8007fb4 <xTaskRemoveFromEventList>
 800680a:	4603      	mov	r3, r0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d012      	beq.n	8006836 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006810:	4b0c      	ldr	r3, [pc, #48]	; (8006844 <xQueueGenericReset+0xcc>)
 8006812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006816:	601a      	str	r2, [r3, #0]
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	e009      	b.n	8006836 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	3310      	adds	r3, #16
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff fef2 	bl	8006610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	3324      	adds	r3, #36	; 0x24
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff feed 	bl	8006610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006836:	f002 fd35 	bl	80092a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800683a:	2301      	movs	r3, #1
}
 800683c:	4618      	mov	r0, r3
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	e000ed04 	.word	0xe000ed04

08006848 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006848:	b580      	push	{r7, lr}
 800684a:	b08e      	sub	sp, #56	; 0x38
 800684c:	af02      	add	r7, sp, #8
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	60b9      	str	r1, [r7, #8]
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10a      	bne.n	8006872 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800685c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800686e:	bf00      	nop
 8006870:	e7fe      	b.n	8006870 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10a      	bne.n	800688e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	627b      	str	r3, [r7, #36]	; 0x24
}
 800688a:	bf00      	nop
 800688c:	e7fe      	b.n	800688c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d002      	beq.n	800689a <xQueueGenericCreateStatic+0x52>
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <xQueueGenericCreateStatic+0x56>
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <xQueueGenericCreateStatic+0x58>
 800689e:	2300      	movs	r3, #0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10a      	bne.n	80068ba <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	623b      	str	r3, [r7, #32]
}
 80068b6:	bf00      	nop
 80068b8:	e7fe      	b.n	80068b8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d102      	bne.n	80068c6 <xQueueGenericCreateStatic+0x7e>
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <xQueueGenericCreateStatic+0x82>
 80068c6:	2301      	movs	r3, #1
 80068c8:	e000      	b.n	80068cc <xQueueGenericCreateStatic+0x84>
 80068ca:	2300      	movs	r3, #0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	61fb      	str	r3, [r7, #28]
}
 80068e2:	bf00      	nop
 80068e4:	e7fe      	b.n	80068e4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068e6:	2350      	movs	r3, #80	; 0x50
 80068e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	2b50      	cmp	r3, #80	; 0x50
 80068ee:	d00a      	beq.n	8006906 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80068f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f4:	f383 8811 	msr	BASEPRI, r3
 80068f8:	f3bf 8f6f 	isb	sy
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	61bb      	str	r3, [r7, #24]
}
 8006902:	bf00      	nop
 8006904:	e7fe      	b.n	8006904 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006906:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800690c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00d      	beq.n	800692e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800691a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800691e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	4613      	mov	r3, r2
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	68b9      	ldr	r1, [r7, #8]
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f805 	bl	8006938 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800692e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006930:	4618      	mov	r0, r3
 8006932:	3730      	adds	r7, #48	; 0x30
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
 8006944:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d103      	bne.n	8006954 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	601a      	str	r2, [r3, #0]
 8006952:	e002      	b.n	800695a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006966:	2101      	movs	r1, #1
 8006968:	69b8      	ldr	r0, [r7, #24]
 800696a:	f7ff ff05 	bl	8006778 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	78fa      	ldrb	r2, [r7, #3]
 8006972:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006976:	bf00      	nop
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800697e:	b580      	push	{r7, lr}
 8006980:	b082      	sub	sp, #8
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00e      	beq.n	80069aa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800699e:	2300      	movs	r3, #0
 80069a0:	2200      	movs	r2, #0
 80069a2:	2100      	movs	r1, #0
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 f81f 	bl	80069e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80069aa:	bf00      	nop
 80069ac:	3708      	adds	r7, #8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b088      	sub	sp, #32
 80069b6:	af02      	add	r7, sp, #8
 80069b8:	4603      	mov	r3, r0
 80069ba:	6039      	str	r1, [r7, #0]
 80069bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80069be:	2301      	movs	r3, #1
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	2300      	movs	r3, #0
 80069c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80069c6:	79fb      	ldrb	r3, [r7, #7]
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2200      	movs	r2, #0
 80069ce:	6939      	ldr	r1, [r7, #16]
 80069d0:	6978      	ldr	r0, [r7, #20]
 80069d2:	f7ff ff39 	bl	8006848 <xQueueGenericCreateStatic>
 80069d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f7ff ffd0 	bl	800697e <prvInitialiseMutex>

		return xNewQueue;
 80069de:	68fb      	ldr	r3, [r7, #12]
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3718      	adds	r7, #24
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08e      	sub	sp, #56	; 0x38
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80069f6:	2300      	movs	r3, #0
 80069f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10a      	bne.n	8006a1a <xQueueGenericSend+0x32>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a16:	bf00      	nop
 8006a18:	e7fe      	b.n	8006a18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d103      	bne.n	8006a28 <xQueueGenericSend+0x40>
 8006a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <xQueueGenericSend+0x44>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e000      	b.n	8006a2e <xQueueGenericSend+0x46>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10a      	bne.n	8006a48 <xQueueGenericSend+0x60>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a44:	bf00      	nop
 8006a46:	e7fe      	b.n	8006a46 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d103      	bne.n	8006a56 <xQueueGenericSend+0x6e>
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <xQueueGenericSend+0x72>
 8006a56:	2301      	movs	r3, #1
 8006a58:	e000      	b.n	8006a5c <xQueueGenericSend+0x74>
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10a      	bne.n	8006a76 <xQueueGenericSend+0x8e>
	__asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	623b      	str	r3, [r7, #32]
}
 8006a72:	bf00      	nop
 8006a74:	e7fe      	b.n	8006a74 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a76:	f001 fc5f 	bl	8008338 <xTaskGetSchedulerState>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d102      	bne.n	8006a86 <xQueueGenericSend+0x9e>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <xQueueGenericSend+0xa2>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <xQueueGenericSend+0xa4>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <xQueueGenericSend+0xbe>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	61fb      	str	r3, [r7, #28]
}
 8006aa2:	bf00      	nop
 8006aa4:	e7fe      	b.n	8006aa4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006aa6:	f002 fbcd 	bl	8009244 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d302      	bcc.n	8006abc <xQueueGenericSend+0xd4>
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d129      	bne.n	8006b10 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	68b9      	ldr	r1, [r7, #8]
 8006ac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ac2:	f000 fc49 	bl	8007358 <prvCopyDataToQueue>
 8006ac6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d010      	beq.n	8006af2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad2:	3324      	adds	r3, #36	; 0x24
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f001 fa6d 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d013      	beq.n	8006b08 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ae0:	4b3f      	ldr	r3, [pc, #252]	; (8006be0 <xQueueGenericSend+0x1f8>)
 8006ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae6:	601a      	str	r2, [r3, #0]
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	e00a      	b.n	8006b08 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d007      	beq.n	8006b08 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006af8:	4b39      	ldr	r3, [pc, #228]	; (8006be0 <xQueueGenericSend+0x1f8>)
 8006afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b08:	f002 fbcc 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e063      	b.n	8006bd8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d103      	bne.n	8006b1e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b16:	f002 fbc5 	bl	80092a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	e05c      	b.n	8006bd8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b24:	f107 0314 	add.w	r3, r7, #20
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f001 faa5 	bl	8008078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b32:	f002 fbb7 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b36:	f000 ffdf 	bl	8007af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b3a:	f002 fb83 	bl	8009244 <vPortEnterCritical>
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b44:	b25b      	sxtb	r3, r3
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b4a:	d103      	bne.n	8006b54 <xQueueGenericSend+0x16c>
 8006b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b5a:	b25b      	sxtb	r3, r3
 8006b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b60:	d103      	bne.n	8006b6a <xQueueGenericSend+0x182>
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b6a:	f002 fb9b 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b6e:	1d3a      	adds	r2, r7, #4
 8006b70:	f107 0314 	add.w	r3, r7, #20
 8006b74:	4611      	mov	r1, r2
 8006b76:	4618      	mov	r0, r3
 8006b78:	f001 fa94 	bl	80080a4 <xTaskCheckForTimeOut>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d124      	bne.n	8006bcc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006b82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b84:	f000 fce0 	bl	8007548 <prvIsQueueFull>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d018      	beq.n	8006bc0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	3310      	adds	r3, #16
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	4611      	mov	r1, r2
 8006b96:	4618      	mov	r0, r3
 8006b98:	f001 f9bc 	bl	8007f14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006b9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b9e:	f000 fc6b 	bl	8007478 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ba2:	f000 ffb7 	bl	8007b14 <xTaskResumeAll>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f47f af7c 	bne.w	8006aa6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006bae:	4b0c      	ldr	r3, [pc, #48]	; (8006be0 <xQueueGenericSend+0x1f8>)
 8006bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb4:	601a      	str	r2, [r3, #0]
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	e772      	b.n	8006aa6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006bc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bc2:	f000 fc59 	bl	8007478 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006bc6:	f000 ffa5 	bl	8007b14 <xTaskResumeAll>
 8006bca:	e76c      	b.n	8006aa6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006bcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bce:	f000 fc53 	bl	8007478 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006bd2:	f000 ff9f 	bl	8007b14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006bd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3738      	adds	r7, #56	; 0x38
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	e000ed04 	.word	0xe000ed04

08006be4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b090      	sub	sp, #64	; 0x40
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10a      	bne.n	8006c12 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c0e:	bf00      	nop
 8006c10:	e7fe      	b.n	8006c10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d103      	bne.n	8006c20 <xQueueGenericSendFromISR+0x3c>
 8006c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <xQueueGenericSendFromISR+0x40>
 8006c20:	2301      	movs	r3, #1
 8006c22:	e000      	b.n	8006c26 <xQueueGenericSendFromISR+0x42>
 8006c24:	2300      	movs	r3, #0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10a      	bne.n	8006c40 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2e:	f383 8811 	msr	BASEPRI, r3
 8006c32:	f3bf 8f6f 	isb	sy
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c3c:	bf00      	nop
 8006c3e:	e7fe      	b.n	8006c3e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d103      	bne.n	8006c4e <xQueueGenericSendFromISR+0x6a>
 8006c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d101      	bne.n	8006c52 <xQueueGenericSendFromISR+0x6e>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e000      	b.n	8006c54 <xQueueGenericSendFromISR+0x70>
 8006c52:	2300      	movs	r3, #0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d10a      	bne.n	8006c6e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c5c:	f383 8811 	msr	BASEPRI, r3
 8006c60:	f3bf 8f6f 	isb	sy
 8006c64:	f3bf 8f4f 	dsb	sy
 8006c68:	623b      	str	r3, [r7, #32]
}
 8006c6a:	bf00      	nop
 8006c6c:	e7fe      	b.n	8006c6c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c6e:	f002 fbc5 	bl	80093fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006c72:	f3ef 8211 	mrs	r2, BASEPRI
 8006c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7a:	f383 8811 	msr	BASEPRI, r3
 8006c7e:	f3bf 8f6f 	isb	sy
 8006c82:	f3bf 8f4f 	dsb	sy
 8006c86:	61fa      	str	r2, [r7, #28]
 8006c88:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006c8a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006c8c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d302      	bcc.n	8006ca0 <xQueueGenericSendFromISR+0xbc>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d12f      	bne.n	8006d00 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	68b9      	ldr	r1, [r7, #8]
 8006cb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006cb6:	f000 fb4f 	bl	8007358 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006cba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cc2:	d112      	bne.n	8006cea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d016      	beq.n	8006cfa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cce:	3324      	adds	r3, #36	; 0x24
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f001 f96f 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00e      	beq.n	8006cfa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d00b      	beq.n	8006cfa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	e007      	b.n	8006cfa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006cea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006cee:	3301      	adds	r3, #1
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	b25a      	sxtb	r2, r3
 8006cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006cfe:	e001      	b.n	8006d04 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d06:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006d0e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3740      	adds	r7, #64	; 0x40
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b08e      	sub	sp, #56	; 0x38
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10a      	bne.n	8006d44 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	623b      	str	r3, [r7, #32]
}
 8006d40:	bf00      	nop
 8006d42:	e7fe      	b.n	8006d42 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00a      	beq.n	8006d62 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d50:	f383 8811 	msr	BASEPRI, r3
 8006d54:	f3bf 8f6f 	isb	sy
 8006d58:	f3bf 8f4f 	dsb	sy
 8006d5c:	61fb      	str	r3, [r7, #28]
}
 8006d5e:	bf00      	nop
 8006d60:	e7fe      	b.n	8006d60 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d103      	bne.n	8006d72 <xQueueGiveFromISR+0x58>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <xQueueGiveFromISR+0x5c>
 8006d72:	2301      	movs	r3, #1
 8006d74:	e000      	b.n	8006d78 <xQueueGiveFromISR+0x5e>
 8006d76:	2300      	movs	r3, #0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10a      	bne.n	8006d92 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	61bb      	str	r3, [r7, #24]
}
 8006d8e:	bf00      	nop
 8006d90:	e7fe      	b.n	8006d90 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d92:	f002 fb33 	bl	80093fc <vPortValidateInterruptPriority>
	__asm volatile
 8006d96:	f3ef 8211 	mrs	r2, BASEPRI
 8006d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9e:	f383 8811 	msr	BASEPRI, r3
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	f3bf 8f4f 	dsb	sy
 8006daa:	617a      	str	r2, [r7, #20]
 8006dac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006dae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006db0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d22b      	bcs.n	8006e1a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dce:	1c5a      	adds	r2, r3, #1
 8006dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006dd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ddc:	d112      	bne.n	8006e04 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d016      	beq.n	8006e14 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de8:	3324      	adds	r3, #36	; 0x24
 8006dea:	4618      	mov	r0, r3
 8006dec:	f001 f8e2 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00e      	beq.n	8006e14 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00b      	beq.n	8006e14 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	e007      	b.n	8006e14 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e08:	3301      	adds	r3, #1
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	b25a      	sxtb	r2, r3
 8006e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006e14:	2301      	movs	r3, #1
 8006e16:	637b      	str	r3, [r7, #52]	; 0x34
 8006e18:	e001      	b.n	8006e1e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8006e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e20:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f383 8811 	msr	BASEPRI, r3
}
 8006e28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3738      	adds	r7, #56	; 0x38
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08c      	sub	sp, #48	; 0x30
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e40:	2300      	movs	r3, #0
 8006e42:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10a      	bne.n	8006e64 <xQueueReceive+0x30>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	623b      	str	r3, [r7, #32]
}
 8006e60:	bf00      	nop
 8006e62:	e7fe      	b.n	8006e62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d103      	bne.n	8006e72 <xQueueReceive+0x3e>
 8006e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <xQueueReceive+0x42>
 8006e72:	2301      	movs	r3, #1
 8006e74:	e000      	b.n	8006e78 <xQueueReceive+0x44>
 8006e76:	2300      	movs	r3, #0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <xQueueReceive+0x5e>
	__asm volatile
 8006e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e80:	f383 8811 	msr	BASEPRI, r3
 8006e84:	f3bf 8f6f 	isb	sy
 8006e88:	f3bf 8f4f 	dsb	sy
 8006e8c:	61fb      	str	r3, [r7, #28]
}
 8006e8e:	bf00      	nop
 8006e90:	e7fe      	b.n	8006e90 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e92:	f001 fa51 	bl	8008338 <xTaskGetSchedulerState>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d102      	bne.n	8006ea2 <xQueueReceive+0x6e>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d101      	bne.n	8006ea6 <xQueueReceive+0x72>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e000      	b.n	8006ea8 <xQueueReceive+0x74>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d10a      	bne.n	8006ec2 <xQueueReceive+0x8e>
	__asm volatile
 8006eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb0:	f383 8811 	msr	BASEPRI, r3
 8006eb4:	f3bf 8f6f 	isb	sy
 8006eb8:	f3bf 8f4f 	dsb	sy
 8006ebc:	61bb      	str	r3, [r7, #24]
}
 8006ebe:	bf00      	nop
 8006ec0:	e7fe      	b.n	8006ec0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ec2:	f002 f9bf 	bl	8009244 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d01f      	beq.n	8006f12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ed2:	68b9      	ldr	r1, [r7, #8]
 8006ed4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ed6:	f000 faa9 	bl	800742c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006edc:	1e5a      	subs	r2, r3, #1
 8006ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00f      	beq.n	8006f0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eec:	3310      	adds	r3, #16
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f001 f860 	bl	8007fb4 <xTaskRemoveFromEventList>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d007      	beq.n	8006f0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006efa:	4b3d      	ldr	r3, [pc, #244]	; (8006ff0 <xQueueReceive+0x1bc>)
 8006efc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f00:	601a      	str	r2, [r3, #0]
 8006f02:	f3bf 8f4f 	dsb	sy
 8006f06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f0a:	f002 f9cb 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e069      	b.n	8006fe6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d103      	bne.n	8006f20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f18:	f002 f9c4 	bl	80092a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	e062      	b.n	8006fe6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d106      	bne.n	8006f34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f26:	f107 0310 	add.w	r3, r7, #16
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f001 f8a4 	bl	8008078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f30:	2301      	movs	r3, #1
 8006f32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f34:	f002 f9b6 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f38:	f000 fdde 	bl	8007af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f3c:	f002 f982 	bl	8009244 <vPortEnterCritical>
 8006f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f46:	b25b      	sxtb	r3, r3
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f4c:	d103      	bne.n	8006f56 <xQueueReceive+0x122>
 8006f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f5c:	b25b      	sxtb	r3, r3
 8006f5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f62:	d103      	bne.n	8006f6c <xQueueReceive+0x138>
 8006f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f66:	2200      	movs	r2, #0
 8006f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f6c:	f002 f99a 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f70:	1d3a      	adds	r2, r7, #4
 8006f72:	f107 0310 	add.w	r3, r7, #16
 8006f76:	4611      	mov	r1, r2
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f001 f893 	bl	80080a4 <xTaskCheckForTimeOut>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d123      	bne.n	8006fcc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f86:	f000 fac9 	bl	800751c <prvIsQueueEmpty>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d017      	beq.n	8006fc0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f92:	3324      	adds	r3, #36	; 0x24
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	4611      	mov	r1, r2
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f000 ffbb 	bl	8007f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fa0:	f000 fa6a 	bl	8007478 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006fa4:	f000 fdb6 	bl	8007b14 <xTaskResumeAll>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d189      	bne.n	8006ec2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006fae:	4b10      	ldr	r3, [pc, #64]	; (8006ff0 <xQueueReceive+0x1bc>)
 8006fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fb4:	601a      	str	r2, [r3, #0]
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	e780      	b.n	8006ec2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006fc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fc2:	f000 fa59 	bl	8007478 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fc6:	f000 fda5 	bl	8007b14 <xTaskResumeAll>
 8006fca:	e77a      	b.n	8006ec2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006fcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fce:	f000 fa53 	bl	8007478 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fd2:	f000 fd9f 	bl	8007b14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fd8:	f000 faa0 	bl	800751c <prvIsQueueEmpty>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f43f af6f 	beq.w	8006ec2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fe4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3730      	adds	r7, #48	; 0x30
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	e000ed04 	.word	0xe000ed04

08006ff4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b08e      	sub	sp, #56	; 0x38
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ffe:	2300      	movs	r3, #0
 8007000:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007006:	2300      	movs	r3, #0
 8007008:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800700a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10a      	bne.n	8007026 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	623b      	str	r3, [r7, #32]
}
 8007022:	bf00      	nop
 8007024:	e7fe      	b.n	8007024 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702a:	2b00      	cmp	r3, #0
 800702c:	d00a      	beq.n	8007044 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800702e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	61fb      	str	r3, [r7, #28]
}
 8007040:	bf00      	nop
 8007042:	e7fe      	b.n	8007042 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007044:	f001 f978 	bl	8008338 <xTaskGetSchedulerState>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d102      	bne.n	8007054 <xQueueSemaphoreTake+0x60>
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <xQueueSemaphoreTake+0x64>
 8007054:	2301      	movs	r3, #1
 8007056:	e000      	b.n	800705a <xQueueSemaphoreTake+0x66>
 8007058:	2300      	movs	r3, #0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10a      	bne.n	8007074 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	61bb      	str	r3, [r7, #24]
}
 8007070:	bf00      	nop
 8007072:	e7fe      	b.n	8007072 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007074:	f002 f8e6 	bl	8009244 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800707e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007080:	2b00      	cmp	r3, #0
 8007082:	d024      	beq.n	80070ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007086:	1e5a      	subs	r2, r3, #1
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800708c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d104      	bne.n	800709e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007094:	f001 faf8 	bl	8008688 <pvTaskIncrementMutexHeldCount>
 8007098:	4602      	mov	r2, r0
 800709a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800709e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00f      	beq.n	80070c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a8:	3310      	adds	r3, #16
 80070aa:	4618      	mov	r0, r3
 80070ac:	f000 ff82 	bl	8007fb4 <xTaskRemoveFromEventList>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d007      	beq.n	80070c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80070b6:	4b54      	ldr	r3, [pc, #336]	; (8007208 <xQueueSemaphoreTake+0x214>)
 80070b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070bc:	601a      	str	r2, [r3, #0]
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070c6:	f002 f8ed 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e097      	b.n	80071fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d111      	bne.n	80070f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80070d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	617b      	str	r3, [r7, #20]
}
 80070ec:	bf00      	nop
 80070ee:	e7fe      	b.n	80070ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80070f0:	f002 f8d8 	bl	80092a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070f4:	2300      	movs	r3, #0
 80070f6:	e082      	b.n	80071fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d106      	bne.n	800710c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070fe:	f107 030c 	add.w	r3, r7, #12
 8007102:	4618      	mov	r0, r3
 8007104:	f000 ffb8 	bl	8008078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007108:	2301      	movs	r3, #1
 800710a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800710c:	f002 f8ca 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007110:	f000 fcf2 	bl	8007af8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007114:	f002 f896 	bl	8009244 <vPortEnterCritical>
 8007118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800711e:	b25b      	sxtb	r3, r3
 8007120:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007124:	d103      	bne.n	800712e <xQueueSemaphoreTake+0x13a>
 8007126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800712e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007130:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007134:	b25b      	sxtb	r3, r3
 8007136:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800713a:	d103      	bne.n	8007144 <xQueueSemaphoreTake+0x150>
 800713c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713e:	2200      	movs	r2, #0
 8007140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007144:	f002 f8ae 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007148:	463a      	mov	r2, r7
 800714a:	f107 030c 	add.w	r3, r7, #12
 800714e:	4611      	mov	r1, r2
 8007150:	4618      	mov	r0, r3
 8007152:	f000 ffa7 	bl	80080a4 <xTaskCheckForTimeOut>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d132      	bne.n	80071c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800715c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800715e:	f000 f9dd 	bl	800751c <prvIsQueueEmpty>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d026      	beq.n	80071b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d109      	bne.n	8007184 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007170:	f002 f868 	bl	8009244 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	4618      	mov	r0, r3
 800717a:	f001 f8fb 	bl	8008374 <xTaskPriorityInherit>
 800717e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007180:	f002 f890 	bl	80092a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007186:	3324      	adds	r3, #36	; 0x24
 8007188:	683a      	ldr	r2, [r7, #0]
 800718a:	4611      	mov	r1, r2
 800718c:	4618      	mov	r0, r3
 800718e:	f000 fec1 	bl	8007f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007192:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007194:	f000 f970 	bl	8007478 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007198:	f000 fcbc 	bl	8007b14 <xTaskResumeAll>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f47f af68 	bne.w	8007074 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80071a4:	4b18      	ldr	r3, [pc, #96]	; (8007208 <xQueueSemaphoreTake+0x214>)
 80071a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	f3bf 8f6f 	isb	sy
 80071b4:	e75e      	b.n	8007074 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80071b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071b8:	f000 f95e 	bl	8007478 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071bc:	f000 fcaa 	bl	8007b14 <xTaskResumeAll>
 80071c0:	e758      	b.n	8007074 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80071c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071c4:	f000 f958 	bl	8007478 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071c8:	f000 fca4 	bl	8007b14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071ce:	f000 f9a5 	bl	800751c <prvIsQueueEmpty>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f43f af4d 	beq.w	8007074 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80071da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00d      	beq.n	80071fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80071e0:	f002 f830 	bl	8009244 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80071e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80071e6:	f000 f89f 	bl	8007328 <prvGetDisinheritPriorityAfterTimeout>
 80071ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80071ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f9ba 	bl	800856c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80071f8:	f002 f854 	bl	80092a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3738      	adds	r7, #56	; 0x38
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	e000ed04 	.word	0xe000ed04

0800720c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08e      	sub	sp, #56	; 0x38
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800721c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10a      	bne.n	8007238 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007226:	f383 8811 	msr	BASEPRI, r3
 800722a:	f3bf 8f6f 	isb	sy
 800722e:	f3bf 8f4f 	dsb	sy
 8007232:	623b      	str	r3, [r7, #32]
}
 8007234:	bf00      	nop
 8007236:	e7fe      	b.n	8007236 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d103      	bne.n	8007246 <xQueueReceiveFromISR+0x3a>
 800723e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	2b00      	cmp	r3, #0
 8007244:	d101      	bne.n	800724a <xQueueReceiveFromISR+0x3e>
 8007246:	2301      	movs	r3, #1
 8007248:	e000      	b.n	800724c <xQueueReceiveFromISR+0x40>
 800724a:	2300      	movs	r3, #0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10a      	bne.n	8007266 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007254:	f383 8811 	msr	BASEPRI, r3
 8007258:	f3bf 8f6f 	isb	sy
 800725c:	f3bf 8f4f 	dsb	sy
 8007260:	61fb      	str	r3, [r7, #28]
}
 8007262:	bf00      	nop
 8007264:	e7fe      	b.n	8007264 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007266:	f002 f8c9 	bl	80093fc <vPortValidateInterruptPriority>
	__asm volatile
 800726a:	f3ef 8211 	mrs	r2, BASEPRI
 800726e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	61ba      	str	r2, [r7, #24]
 8007280:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007282:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007284:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800728c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800728e:	2b00      	cmp	r3, #0
 8007290:	d02f      	beq.n	80072f2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007294:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800729c:	68b9      	ldr	r1, [r7, #8]
 800729e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072a0:	f000 f8c4 	bl	800742c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80072a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a6:	1e5a      	subs	r2, r3, #1
 80072a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80072ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80072b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072b4:	d112      	bne.n	80072dc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d016      	beq.n	80072ec <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c0:	3310      	adds	r3, #16
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 fe76 	bl	8007fb4 <xTaskRemoveFromEventList>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00e      	beq.n	80072ec <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00b      	beq.n	80072ec <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	e007      	b.n	80072ec <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80072dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072e0:	3301      	adds	r3, #1
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	b25a      	sxtb	r2, r3
 80072e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80072ec:	2301      	movs	r3, #1
 80072ee:	637b      	str	r3, [r7, #52]	; 0x34
 80072f0:	e001      	b.n	80072f6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80072f2:	2300      	movs	r3, #0
 80072f4:	637b      	str	r3, [r7, #52]	; 0x34
 80072f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f383 8811 	msr	BASEPRI, r3
}
 8007300:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007304:	4618      	mov	r0, r3
 8007306:	3738      	adds	r7, #56	; 0x38
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	649a      	str	r2, [r3, #72]	; 0x48
	}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007334:	2b00      	cmp	r3, #0
 8007336:	d006      	beq.n	8007346 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f1c3 0314 	rsb	r3, r3, #20
 8007342:	60fb      	str	r3, [r7, #12]
 8007344:	e001      	b.n	800734a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007346:	2300      	movs	r3, #0
 8007348:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800734a:	68fb      	ldr	r3, [r7, #12]
	}
 800734c:	4618      	mov	r0, r3
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007364:	2300      	movs	r3, #0
 8007366:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10d      	bne.n	8007392 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d14d      	bne.n	800741a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	4618      	mov	r0, r3
 8007384:	f001 f86c 	bl	8008460 <xTaskPriorityDisinherit>
 8007388:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	609a      	str	r2, [r3, #8]
 8007390:	e043      	b.n	800741a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d119      	bne.n	80073cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6858      	ldr	r0, [r3, #4]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a0:	461a      	mov	r2, r3
 80073a2:	68b9      	ldr	r1, [r7, #8]
 80073a4:	f003 fa19 	bl	800a7da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b0:	441a      	add	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	429a      	cmp	r2, r3
 80073c0:	d32b      	bcc.n	800741a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	605a      	str	r2, [r3, #4]
 80073ca:	e026      	b.n	800741a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	68d8      	ldr	r0, [r3, #12]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d4:	461a      	mov	r2, r3
 80073d6:	68b9      	ldr	r1, [r7, #8]
 80073d8:	f003 f9ff 	bl	800a7da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	68da      	ldr	r2, [r3, #12]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e4:	425b      	negs	r3, r3
 80073e6:	441a      	add	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	68da      	ldr	r2, [r3, #12]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d207      	bcs.n	8007408 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007400:	425b      	negs	r3, r3
 8007402:	441a      	add	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b02      	cmp	r3, #2
 800740c:	d105      	bne.n	800741a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d002      	beq.n	800741a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	3b01      	subs	r3, #1
 8007418:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	1c5a      	adds	r2, r3, #1
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007422:	697b      	ldr	r3, [r7, #20]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3718      	adds	r7, #24
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	2b00      	cmp	r3, #0
 800743c:	d018      	beq.n	8007470 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68da      	ldr	r2, [r3, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	441a      	add	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68da      	ldr	r2, [r3, #12]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	429a      	cmp	r2, r3
 8007456:	d303      	bcc.n	8007460 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68d9      	ldr	r1, [r3, #12]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007468:	461a      	mov	r2, r3
 800746a:	6838      	ldr	r0, [r7, #0]
 800746c:	f003 f9b5 	bl	800a7da <memcpy>
	}
}
 8007470:	bf00      	nop
 8007472:	3708      	adds	r7, #8
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007480:	f001 fee0 	bl	8009244 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800748a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800748c:	e011      	b.n	80074b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	2b00      	cmp	r3, #0
 8007494:	d012      	beq.n	80074bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	3324      	adds	r3, #36	; 0x24
 800749a:	4618      	mov	r0, r3
 800749c:	f000 fd8a 	bl	8007fb4 <xTaskRemoveFromEventList>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d001      	beq.n	80074aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80074a6:	f000 fe5f 	bl	8008168 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80074aa:	7bfb      	ldrb	r3, [r7, #15]
 80074ac:	3b01      	subs	r3, #1
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	dce9      	bgt.n	800748e <prvUnlockQueue+0x16>
 80074ba:	e000      	b.n	80074be <prvUnlockQueue+0x46>
					break;
 80074bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	22ff      	movs	r2, #255	; 0xff
 80074c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80074c6:	f001 feed 	bl	80092a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80074ca:	f001 febb 	bl	8009244 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074d6:	e011      	b.n	80074fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d012      	beq.n	8007506 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	3310      	adds	r3, #16
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fd65 	bl	8007fb4 <xTaskRemoveFromEventList>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d001      	beq.n	80074f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074f0:	f000 fe3a 	bl	8008168 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074f4:	7bbb      	ldrb	r3, [r7, #14]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007500:	2b00      	cmp	r3, #0
 8007502:	dce9      	bgt.n	80074d8 <prvUnlockQueue+0x60>
 8007504:	e000      	b.n	8007508 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007506:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	22ff      	movs	r2, #255	; 0xff
 800750c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007510:	f001 fec8 	bl	80092a4 <vPortExitCritical>
}
 8007514:	bf00      	nop
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007524:	f001 fe8e 	bl	8009244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752c:	2b00      	cmp	r3, #0
 800752e:	d102      	bne.n	8007536 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007530:	2301      	movs	r3, #1
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	e001      	b.n	800753a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800753a:	f001 feb3 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 800753e:	68fb      	ldr	r3, [r7, #12]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007550:	f001 fe78 	bl	8009244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800755c:	429a      	cmp	r2, r3
 800755e:	d102      	bne.n	8007566 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007560:	2301      	movs	r3, #1
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	e001      	b.n	800756a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007566:	2300      	movs	r3, #0
 8007568:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800756a:	f001 fe9b 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 800756e:	68fb      	ldr	r3, [r7, #12]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007578:	b480      	push	{r7}
 800757a:	b085      	sub	sp, #20
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007582:	2300      	movs	r3, #0
 8007584:	60fb      	str	r3, [r7, #12]
 8007586:	e014      	b.n	80075b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007588:	4a0f      	ldr	r2, [pc, #60]	; (80075c8 <vQueueAddToRegistry+0x50>)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10b      	bne.n	80075ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007594:	490c      	ldr	r1, [pc, #48]	; (80075c8 <vQueueAddToRegistry+0x50>)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800759e:	4a0a      	ldr	r2, [pc, #40]	; (80075c8 <vQueueAddToRegistry+0x50>)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	00db      	lsls	r3, r3, #3
 80075a4:	4413      	add	r3, r2
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80075aa:	e006      	b.n	80075ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	3301      	adds	r3, #1
 80075b0:	60fb      	str	r3, [r7, #12]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2b07      	cmp	r3, #7
 80075b6:	d9e7      	bls.n	8007588 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop
 80075c8:	200020d4 	.word	0x200020d4

080075cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80075dc:	f001 fe32 	bl	8009244 <vPortEnterCritical>
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075e6:	b25b      	sxtb	r3, r3
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075ec:	d103      	bne.n	80075f6 <vQueueWaitForMessageRestricted+0x2a>
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075fc:	b25b      	sxtb	r3, r3
 80075fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007602:	d103      	bne.n	800760c <vQueueWaitForMessageRestricted+0x40>
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	2200      	movs	r2, #0
 8007608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800760c:	f001 fe4a 	bl	80092a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007614:	2b00      	cmp	r3, #0
 8007616:	d106      	bne.n	8007626 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	3324      	adds	r3, #36	; 0x24
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	68b9      	ldr	r1, [r7, #8]
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fc9b 	bl	8007f5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007626:	6978      	ldr	r0, [r7, #20]
 8007628:	f7ff ff26 	bl	8007478 <prvUnlockQueue>
	}
 800762c:	bf00      	nop
 800762e:	3718      	adds	r7, #24
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08e      	sub	sp, #56	; 0x38
 8007638:	af04      	add	r7, sp, #16
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	607a      	str	r2, [r7, #4]
 8007640:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10a      	bne.n	800765e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764c:	f383 8811 	msr	BASEPRI, r3
 8007650:	f3bf 8f6f 	isb	sy
 8007654:	f3bf 8f4f 	dsb	sy
 8007658:	623b      	str	r3, [r7, #32]
}
 800765a:	bf00      	nop
 800765c:	e7fe      	b.n	800765c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800765e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10a      	bne.n	800767a <xTaskCreateStatic+0x46>
	__asm volatile
 8007664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	61fb      	str	r3, [r7, #28]
}
 8007676:	bf00      	nop
 8007678:	e7fe      	b.n	8007678 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800767a:	23b4      	movs	r3, #180	; 0xb4
 800767c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	2bb4      	cmp	r3, #180	; 0xb4
 8007682:	d00a      	beq.n	800769a <xTaskCreateStatic+0x66>
	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	61bb      	str	r3, [r7, #24]
}
 8007696:	bf00      	nop
 8007698:	e7fe      	b.n	8007698 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800769a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800769c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d01e      	beq.n	80076e0 <xTaskCreateStatic+0xac>
 80076a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d01b      	beq.n	80076e0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076aa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80076ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076b0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80076b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b4:	2202      	movs	r2, #2
 80076b6:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076ba:	2300      	movs	r3, #0
 80076bc:	9303      	str	r3, [sp, #12]
 80076be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c0:	9302      	str	r3, [sp, #8]
 80076c2:	f107 0314 	add.w	r3, r7, #20
 80076c6:	9301      	str	r3, [sp, #4]
 80076c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 f850 	bl	8007778 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80076da:	f000 f8f9 	bl	80078d0 <prvAddNewTaskToReadyList>
 80076de:	e001      	b.n	80076e4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80076e0:	2300      	movs	r3, #0
 80076e2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076e4:	697b      	ldr	r3, [r7, #20]
	}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3728      	adds	r7, #40	; 0x28
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}

080076ee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b08c      	sub	sp, #48	; 0x30
 80076f2:	af04      	add	r7, sp, #16
 80076f4:	60f8      	str	r0, [r7, #12]
 80076f6:	60b9      	str	r1, [r7, #8]
 80076f8:	603b      	str	r3, [r7, #0]
 80076fa:	4613      	mov	r3, r2
 80076fc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	4618      	mov	r0, r3
 8007704:	f001 feba 	bl	800947c <pvPortMalloc>
 8007708:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00e      	beq.n	800772e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007710:	20b4      	movs	r0, #180	; 0xb4
 8007712:	f001 feb3 	bl	800947c <pvPortMalloc>
 8007716:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	631a      	str	r2, [r3, #48]	; 0x30
 8007724:	e005      	b.n	8007732 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007726:	6978      	ldr	r0, [r7, #20]
 8007728:	f001 ff74 	bl	8009614 <vPortFree>
 800772c:	e001      	b.n	8007732 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800772e:	2300      	movs	r3, #0
 8007730:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d017      	beq.n	8007768 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007740:	88fa      	ldrh	r2, [r7, #6]
 8007742:	2300      	movs	r3, #0
 8007744:	9303      	str	r3, [sp, #12]
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	9302      	str	r3, [sp, #8]
 800774a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800774c:	9301      	str	r3, [sp, #4]
 800774e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68b9      	ldr	r1, [r7, #8]
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f80e 	bl	8007778 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800775c:	69f8      	ldr	r0, [r7, #28]
 800775e:	f000 f8b7 	bl	80078d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007762:	2301      	movs	r3, #1
 8007764:	61bb      	str	r3, [r7, #24]
 8007766:	e002      	b.n	800776e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007768:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800776c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800776e:	69bb      	ldr	r3, [r7, #24]
	}
 8007770:	4618      	mov	r0, r3
 8007772:	3720      	adds	r7, #32
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b088      	sub	sp, #32
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
 8007784:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007788:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	461a      	mov	r2, r3
 8007790:	21a5      	movs	r1, #165	; 0xa5
 8007792:	f002 ff39 	bl	800a608 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80077a0:	3b01      	subs	r3, #1
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	4413      	add	r3, r2
 80077a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	f023 0307 	bic.w	r3, r3, #7
 80077ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80077ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077be:	f383 8811 	msr	BASEPRI, r3
 80077c2:	f3bf 8f6f 	isb	sy
 80077c6:	f3bf 8f4f 	dsb	sy
 80077ca:	617b      	str	r3, [r7, #20]
}
 80077cc:	bf00      	nop
 80077ce:	e7fe      	b.n	80077ce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d01f      	beq.n	8007816 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077d6:	2300      	movs	r3, #0
 80077d8:	61fb      	str	r3, [r7, #28]
 80077da:	e012      	b.n	8007802 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	4413      	add	r3, r2
 80077e2:	7819      	ldrb	r1, [r3, #0]
 80077e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e6:	69fb      	ldr	r3, [r7, #28]
 80077e8:	4413      	add	r3, r2
 80077ea:	3334      	adds	r3, #52	; 0x34
 80077ec:	460a      	mov	r2, r1
 80077ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	4413      	add	r3, r2
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d006      	beq.n	800780a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	3301      	adds	r3, #1
 8007800:	61fb      	str	r3, [r7, #28]
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	2b0f      	cmp	r3, #15
 8007806:	d9e9      	bls.n	80077dc <prvInitialiseNewTask+0x64>
 8007808:	e000      	b.n	800780c <prvInitialiseNewTask+0x94>
			{
				break;
 800780a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800780c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007814:	e003      	b.n	800781e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800781e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007820:	2b13      	cmp	r3, #19
 8007822:	d901      	bls.n	8007828 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007824:	2313      	movs	r3, #19
 8007826:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800782c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800782e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007830:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007832:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007836:	2200      	movs	r2, #0
 8007838:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800783a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783c:	3304      	adds	r3, #4
 800783e:	4618      	mov	r0, r3
 8007840:	f7fe ff06 	bl	8006650 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007846:	3318      	adds	r3, #24
 8007848:	4618      	mov	r0, r3
 800784a:	f7fe ff01 	bl	8006650 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800784e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007852:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007856:	f1c3 0214 	rsb	r2, r3, #20
 800785a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800785c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800785e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007862:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8007864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007866:	2200      	movs	r2, #0
 8007868:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800786a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800786c:	2200      	movs	r2, #0
 800786e:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007872:	2200      	movs	r2, #0
 8007874:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787a:	2200      	movs	r2, #0
 800787c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007882:	335c      	adds	r3, #92	; 0x5c
 8007884:	224c      	movs	r2, #76	; 0x4c
 8007886:	2100      	movs	r1, #0
 8007888:	4618      	mov	r0, r3
 800788a:	f002 febd 	bl	800a608 <memset>
 800788e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007890:	4a0c      	ldr	r2, [pc, #48]	; (80078c4 <prvInitialiseNewTask+0x14c>)
 8007892:	661a      	str	r2, [r3, #96]	; 0x60
 8007894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007896:	4a0c      	ldr	r2, [pc, #48]	; (80078c8 <prvInitialiseNewTask+0x150>)
 8007898:	665a      	str	r2, [r3, #100]	; 0x64
 800789a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800789c:	4a0b      	ldr	r2, [pc, #44]	; (80078cc <prvInitialiseNewTask+0x154>)
 800789e:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	68f9      	ldr	r1, [r7, #12]
 80078a4:	69b8      	ldr	r0, [r7, #24]
 80078a6:	f001 fba3 	bl	8008ff0 <pxPortInitialiseStack>
 80078aa:	4602      	mov	r2, r0
 80078ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80078b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d002      	beq.n	80078bc <prvInitialiseNewTask+0x144>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80078b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078bc:	bf00      	nop
 80078be:	3720      	adds	r7, #32
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	20006144 	.word	0x20006144
 80078c8:	200061ac 	.word	0x200061ac
 80078cc:	20006214 	.word	0x20006214

080078d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078d8:	f001 fcb4 	bl	8009244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078dc:	4b2c      	ldr	r3, [pc, #176]	; (8007990 <prvAddNewTaskToReadyList+0xc0>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3301      	adds	r3, #1
 80078e2:	4a2b      	ldr	r2, [pc, #172]	; (8007990 <prvAddNewTaskToReadyList+0xc0>)
 80078e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078e6:	4b2b      	ldr	r3, [pc, #172]	; (8007994 <prvAddNewTaskToReadyList+0xc4>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d109      	bne.n	8007902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078ee:	4a29      	ldr	r2, [pc, #164]	; (8007994 <prvAddNewTaskToReadyList+0xc4>)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078f4:	4b26      	ldr	r3, [pc, #152]	; (8007990 <prvAddNewTaskToReadyList+0xc0>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d110      	bne.n	800791e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078fc:	f000 fc5a 	bl	80081b4 <prvInitialiseTaskLists>
 8007900:	e00d      	b.n	800791e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007902:	4b25      	ldr	r3, [pc, #148]	; (8007998 <prvAddNewTaskToReadyList+0xc8>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d109      	bne.n	800791e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800790a:	4b22      	ldr	r3, [pc, #136]	; (8007994 <prvAddNewTaskToReadyList+0xc4>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007914:	429a      	cmp	r2, r3
 8007916:	d802      	bhi.n	800791e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007918:	4a1e      	ldr	r2, [pc, #120]	; (8007994 <prvAddNewTaskToReadyList+0xc4>)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800791e:	4b1f      	ldr	r3, [pc, #124]	; (800799c <prvAddNewTaskToReadyList+0xcc>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	4a1d      	ldr	r2, [pc, #116]	; (800799c <prvAddNewTaskToReadyList+0xcc>)
 8007926:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007928:	4b1c      	ldr	r3, [pc, #112]	; (800799c <prvAddNewTaskToReadyList+0xcc>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007934:	2201      	movs	r2, #1
 8007936:	409a      	lsls	r2, r3
 8007938:	4b19      	ldr	r3, [pc, #100]	; (80079a0 <prvAddNewTaskToReadyList+0xd0>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4313      	orrs	r3, r2
 800793e:	4a18      	ldr	r2, [pc, #96]	; (80079a0 <prvAddNewTaskToReadyList+0xd0>)
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	4a15      	ldr	r2, [pc, #84]	; (80079a4 <prvAddNewTaskToReadyList+0xd4>)
 8007950:	441a      	add	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3304      	adds	r3, #4
 8007956:	4619      	mov	r1, r3
 8007958:	4610      	mov	r0, r2
 800795a:	f7fe fe86 	bl	800666a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800795e:	f001 fca1 	bl	80092a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007962:	4b0d      	ldr	r3, [pc, #52]	; (8007998 <prvAddNewTaskToReadyList+0xc8>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00e      	beq.n	8007988 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800796a:	4b0a      	ldr	r3, [pc, #40]	; (8007994 <prvAddNewTaskToReadyList+0xc4>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007974:	429a      	cmp	r2, r3
 8007976:	d207      	bcs.n	8007988 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007978:	4b0b      	ldr	r3, [pc, #44]	; (80079a8 <prvAddNewTaskToReadyList+0xd8>)
 800797a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800797e:	601a      	str	r2, [r3, #0]
 8007980:	f3bf 8f4f 	dsb	sy
 8007984:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007988:	bf00      	nop
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	2000231c 	.word	0x2000231c
 8007994:	20002114 	.word	0x20002114
 8007998:	20002328 	.word	0x20002328
 800799c:	20002338 	.word	0x20002338
 80079a0:	20002324 	.word	0x20002324
 80079a4:	20002118 	.word	0x20002118
 80079a8:	e000ed04 	.word	0xe000ed04

080079ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d017      	beq.n	80079ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80079be:	4b13      	ldr	r3, [pc, #76]	; (8007a0c <vTaskDelay+0x60>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00a      	beq.n	80079dc <vTaskDelay+0x30>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	60bb      	str	r3, [r7, #8]
}
 80079d8:	bf00      	nop
 80079da:	e7fe      	b.n	80079da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80079dc:	f000 f88c 	bl	8007af8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80079e0:	2100      	movs	r1, #0
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fed6 	bl	8008794 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079e8:	f000 f894 	bl	8007b14 <xTaskResumeAll>
 80079ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d107      	bne.n	8007a04 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80079f4:	4b06      	ldr	r3, [pc, #24]	; (8007a10 <vTaskDelay+0x64>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a04:	bf00      	nop
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	20002344 	.word	0x20002344
 8007a10:	e000ed04 	.word	0xe000ed04

08007a14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b08a      	sub	sp, #40	; 0x28
 8007a18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a22:	463a      	mov	r2, r7
 8007a24:	1d39      	adds	r1, r7, #4
 8007a26:	f107 0308 	add.w	r3, r7, #8
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fa fef0 	bl	8002810 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007a30:	6839      	ldr	r1, [r7, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68ba      	ldr	r2, [r7, #8]
 8007a36:	9202      	str	r2, [sp, #8]
 8007a38:	9301      	str	r3, [sp, #4]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	2300      	movs	r3, #0
 8007a40:	460a      	mov	r2, r1
 8007a42:	4925      	ldr	r1, [pc, #148]	; (8007ad8 <vTaskStartScheduler+0xc4>)
 8007a44:	4825      	ldr	r0, [pc, #148]	; (8007adc <vTaskStartScheduler+0xc8>)
 8007a46:	f7ff fdf5 	bl	8007634 <xTaskCreateStatic>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	4a24      	ldr	r2, [pc, #144]	; (8007ae0 <vTaskStartScheduler+0xcc>)
 8007a4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007a50:	4b23      	ldr	r3, [pc, #140]	; (8007ae0 <vTaskStartScheduler+0xcc>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d002      	beq.n	8007a5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	617b      	str	r3, [r7, #20]
 8007a5c:	e001      	b.n	8007a62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d102      	bne.n	8007a6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007a68:	f000 fefa 	bl	8008860 <xTimerCreateTimerTask>
 8007a6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d11d      	bne.n	8007ab0 <vTaskStartScheduler+0x9c>
	__asm volatile
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	613b      	str	r3, [r7, #16]
}
 8007a86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a88:	4b16      	ldr	r3, [pc, #88]	; (8007ae4 <vTaskStartScheduler+0xd0>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	335c      	adds	r3, #92	; 0x5c
 8007a8e:	4a16      	ldr	r2, [pc, #88]	; (8007ae8 <vTaskStartScheduler+0xd4>)
 8007a90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a92:	4b16      	ldr	r3, [pc, #88]	; (8007aec <vTaskStartScheduler+0xd8>)
 8007a94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a9a:	4b15      	ldr	r3, [pc, #84]	; (8007af0 <vTaskStartScheduler+0xdc>)
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007aa0:	4b14      	ldr	r3, [pc, #80]	; (8007af4 <vTaskStartScheduler+0xe0>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8007aa6:	f7fa fe98 	bl	80027da <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007aaa:	f001 fb29 	bl	8009100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007aae:	e00e      	b.n	8007ace <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ab6:	d10a      	bne.n	8007ace <vTaskStartScheduler+0xba>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	60fb      	str	r3, [r7, #12]
}
 8007aca:	bf00      	nop
 8007acc:	e7fe      	b.n	8007acc <vTaskStartScheduler+0xb8>
}
 8007ace:	bf00      	nop
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	0800cd6c 	.word	0x0800cd6c
 8007adc:	08008181 	.word	0x08008181
 8007ae0:	20002340 	.word	0x20002340
 8007ae4:	20002114 	.word	0x20002114
 8007ae8:	20000120 	.word	0x20000120
 8007aec:	2000233c 	.word	0x2000233c
 8007af0:	20002328 	.word	0x20002328
 8007af4:	20002320 	.word	0x20002320

08007af8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007af8:	b480      	push	{r7}
 8007afa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007afc:	4b04      	ldr	r3, [pc, #16]	; (8007b10 <vTaskSuspendAll+0x18>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3301      	adds	r3, #1
 8007b02:	4a03      	ldr	r2, [pc, #12]	; (8007b10 <vTaskSuspendAll+0x18>)
 8007b04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b06:	bf00      	nop
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr
 8007b10:	20002344 	.word	0x20002344

08007b14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b22:	4b41      	ldr	r3, [pc, #260]	; (8007c28 <xTaskResumeAll+0x114>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10a      	bne.n	8007b40 <xTaskResumeAll+0x2c>
	__asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	603b      	str	r3, [r7, #0]
}
 8007b3c:	bf00      	nop
 8007b3e:	e7fe      	b.n	8007b3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007b40:	f001 fb80 	bl	8009244 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007b44:	4b38      	ldr	r3, [pc, #224]	; (8007c28 <xTaskResumeAll+0x114>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	4a37      	ldr	r2, [pc, #220]	; (8007c28 <xTaskResumeAll+0x114>)
 8007b4c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b4e:	4b36      	ldr	r3, [pc, #216]	; (8007c28 <xTaskResumeAll+0x114>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d161      	bne.n	8007c1a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b56:	4b35      	ldr	r3, [pc, #212]	; (8007c2c <xTaskResumeAll+0x118>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d05d      	beq.n	8007c1a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b5e:	e02e      	b.n	8007bbe <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b60:	4b33      	ldr	r3, [pc, #204]	; (8007c30 <xTaskResumeAll+0x11c>)
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	3318      	adds	r3, #24
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7fe fdd9 	bl	8006724 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	3304      	adds	r3, #4
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fe fdd4 	bl	8006724 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b80:	2201      	movs	r2, #1
 8007b82:	409a      	lsls	r2, r3
 8007b84:	4b2b      	ldr	r3, [pc, #172]	; (8007c34 <xTaskResumeAll+0x120>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	4a2a      	ldr	r2, [pc, #168]	; (8007c34 <xTaskResumeAll+0x120>)
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b92:	4613      	mov	r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	4413      	add	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4a27      	ldr	r2, [pc, #156]	; (8007c38 <xTaskResumeAll+0x124>)
 8007b9c:	441a      	add	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3304      	adds	r3, #4
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	4610      	mov	r0, r2
 8007ba6:	f7fe fd60 	bl	800666a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bae:	4b23      	ldr	r3, [pc, #140]	; (8007c3c <xTaskResumeAll+0x128>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d302      	bcc.n	8007bbe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007bb8:	4b21      	ldr	r3, [pc, #132]	; (8007c40 <xTaskResumeAll+0x12c>)
 8007bba:	2201      	movs	r2, #1
 8007bbc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bbe:	4b1c      	ldr	r3, [pc, #112]	; (8007c30 <xTaskResumeAll+0x11c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d1cc      	bne.n	8007b60 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007bcc:	f000 fb94 	bl	80082f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007bd0:	4b1c      	ldr	r3, [pc, #112]	; (8007c44 <xTaskResumeAll+0x130>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d010      	beq.n	8007bfe <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007bdc:	f000 f846 	bl	8007c6c <xTaskIncrementTick>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007be6:	4b16      	ldr	r3, [pc, #88]	; (8007c40 <xTaskResumeAll+0x12c>)
 8007be8:	2201      	movs	r2, #1
 8007bea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1f1      	bne.n	8007bdc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007bf8:	4b12      	ldr	r3, [pc, #72]	; (8007c44 <xTaskResumeAll+0x130>)
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007bfe:	4b10      	ldr	r3, [pc, #64]	; (8007c40 <xTaskResumeAll+0x12c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d009      	beq.n	8007c1a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c06:	2301      	movs	r3, #1
 8007c08:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c0a:	4b0f      	ldr	r3, [pc, #60]	; (8007c48 <xTaskResumeAll+0x134>)
 8007c0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c1a:	f001 fb43 	bl	80092a4 <vPortExitCritical>

	return xAlreadyYielded;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	20002344 	.word	0x20002344
 8007c2c:	2000231c 	.word	0x2000231c
 8007c30:	200022d8 	.word	0x200022d8
 8007c34:	20002324 	.word	0x20002324
 8007c38:	20002118 	.word	0x20002118
 8007c3c:	20002114 	.word	0x20002114
 8007c40:	20002330 	.word	0x20002330
 8007c44:	2000232c 	.word	0x2000232c
 8007c48:	e000ed04 	.word	0xe000ed04

08007c4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007c52:	4b05      	ldr	r3, [pc, #20]	; (8007c68 <xTaskGetTickCount+0x1c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007c58:	687b      	ldr	r3, [r7, #4]
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	20002320 	.word	0x20002320

08007c6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c72:	2300      	movs	r3, #0
 8007c74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c76:	4b4e      	ldr	r3, [pc, #312]	; (8007db0 <xTaskIncrementTick+0x144>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f040 808e 	bne.w	8007d9c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c80:	4b4c      	ldr	r3, [pc, #304]	; (8007db4 <xTaskIncrementTick+0x148>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3301      	adds	r3, #1
 8007c86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c88:	4a4a      	ldr	r2, [pc, #296]	; (8007db4 <xTaskIncrementTick+0x148>)
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d120      	bne.n	8007cd6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c94:	4b48      	ldr	r3, [pc, #288]	; (8007db8 <xTaskIncrementTick+0x14c>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <xTaskIncrementTick+0x48>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	603b      	str	r3, [r7, #0]
}
 8007cb0:	bf00      	nop
 8007cb2:	e7fe      	b.n	8007cb2 <xTaskIncrementTick+0x46>
 8007cb4:	4b40      	ldr	r3, [pc, #256]	; (8007db8 <xTaskIncrementTick+0x14c>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	60fb      	str	r3, [r7, #12]
 8007cba:	4b40      	ldr	r3, [pc, #256]	; (8007dbc <xTaskIncrementTick+0x150>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a3e      	ldr	r2, [pc, #248]	; (8007db8 <xTaskIncrementTick+0x14c>)
 8007cc0:	6013      	str	r3, [r2, #0]
 8007cc2:	4a3e      	ldr	r2, [pc, #248]	; (8007dbc <xTaskIncrementTick+0x150>)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	4b3d      	ldr	r3, [pc, #244]	; (8007dc0 <xTaskIncrementTick+0x154>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	3301      	adds	r3, #1
 8007cce:	4a3c      	ldr	r2, [pc, #240]	; (8007dc0 <xTaskIncrementTick+0x154>)
 8007cd0:	6013      	str	r3, [r2, #0]
 8007cd2:	f000 fb11 	bl	80082f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007cd6:	4b3b      	ldr	r3, [pc, #236]	; (8007dc4 <xTaskIncrementTick+0x158>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d348      	bcc.n	8007d72 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ce0:	4b35      	ldr	r3, [pc, #212]	; (8007db8 <xTaskIncrementTick+0x14c>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d104      	bne.n	8007cf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cea:	4b36      	ldr	r3, [pc, #216]	; (8007dc4 <xTaskIncrementTick+0x158>)
 8007cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007cf0:	601a      	str	r2, [r3, #0]
					break;
 8007cf2:	e03e      	b.n	8007d72 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cf4:	4b30      	ldr	r3, [pc, #192]	; (8007db8 <xTaskIncrementTick+0x14c>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d203      	bcs.n	8007d14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d0c:	4a2d      	ldr	r2, [pc, #180]	; (8007dc4 <xTaskIncrementTick+0x158>)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d12:	e02e      	b.n	8007d72 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	3304      	adds	r3, #4
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7fe fd03 	bl	8006724 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d004      	beq.n	8007d30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	3318      	adds	r3, #24
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fe fcfa 	bl	8006724 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d34:	2201      	movs	r2, #1
 8007d36:	409a      	lsls	r2, r3
 8007d38:	4b23      	ldr	r3, [pc, #140]	; (8007dc8 <xTaskIncrementTick+0x15c>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	4a22      	ldr	r2, [pc, #136]	; (8007dc8 <xTaskIncrementTick+0x15c>)
 8007d40:	6013      	str	r3, [r2, #0]
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d46:	4613      	mov	r3, r2
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4a1f      	ldr	r2, [pc, #124]	; (8007dcc <xTaskIncrementTick+0x160>)
 8007d50:	441a      	add	r2, r3
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	3304      	adds	r3, #4
 8007d56:	4619      	mov	r1, r3
 8007d58:	4610      	mov	r0, r2
 8007d5a:	f7fe fc86 	bl	800666a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d62:	4b1b      	ldr	r3, [pc, #108]	; (8007dd0 <xTaskIncrementTick+0x164>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d3b9      	bcc.n	8007ce0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d70:	e7b6      	b.n	8007ce0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d72:	4b17      	ldr	r3, [pc, #92]	; (8007dd0 <xTaskIncrementTick+0x164>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d78:	4914      	ldr	r1, [pc, #80]	; (8007dcc <xTaskIncrementTick+0x160>)
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	440b      	add	r3, r1
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d901      	bls.n	8007d8e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007d8e:	4b11      	ldr	r3, [pc, #68]	; (8007dd4 <xTaskIncrementTick+0x168>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007d96:	2301      	movs	r3, #1
 8007d98:	617b      	str	r3, [r7, #20]
 8007d9a:	e004      	b.n	8007da6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007d9c:	4b0e      	ldr	r3, [pc, #56]	; (8007dd8 <xTaskIncrementTick+0x16c>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	3301      	adds	r3, #1
 8007da2:	4a0d      	ldr	r2, [pc, #52]	; (8007dd8 <xTaskIncrementTick+0x16c>)
 8007da4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007da6:	697b      	ldr	r3, [r7, #20]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3718      	adds	r7, #24
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	20002344 	.word	0x20002344
 8007db4:	20002320 	.word	0x20002320
 8007db8:	200022d0 	.word	0x200022d0
 8007dbc:	200022d4 	.word	0x200022d4
 8007dc0:	20002334 	.word	0x20002334
 8007dc4:	2000233c 	.word	0x2000233c
 8007dc8:	20002324 	.word	0x20002324
 8007dcc:	20002118 	.word	0x20002118
 8007dd0:	20002114 	.word	0x20002114
 8007dd4:	20002330 	.word	0x20002330
 8007dd8:	2000232c 	.word	0x2000232c

08007ddc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007de2:	4b43      	ldr	r3, [pc, #268]	; (8007ef0 <vTaskSwitchContext+0x114>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d003      	beq.n	8007df2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007dea:	4b42      	ldr	r3, [pc, #264]	; (8007ef4 <vTaskSwitchContext+0x118>)
 8007dec:	2201      	movs	r2, #1
 8007dee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007df0:	e07a      	b.n	8007ee8 <vTaskSwitchContext+0x10c>
		xYieldPending = pdFALSE;
 8007df2:	4b40      	ldr	r3, [pc, #256]	; (8007ef4 <vTaskSwitchContext+0x118>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007df8:	f7fa fcf6 	bl	80027e8 <getRunTimeCounterValue>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	4a3e      	ldr	r2, [pc, #248]	; (8007ef8 <vTaskSwitchContext+0x11c>)
 8007e00:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007e02:	4b3d      	ldr	r3, [pc, #244]	; (8007ef8 <vTaskSwitchContext+0x11c>)
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	4b3d      	ldr	r3, [pc, #244]	; (8007efc <vTaskSwitchContext+0x120>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d909      	bls.n	8007e22 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007e0e:	4b3c      	ldr	r3, [pc, #240]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8007e14:	4a38      	ldr	r2, [pc, #224]	; (8007ef8 <vTaskSwitchContext+0x11c>)
 8007e16:	6810      	ldr	r0, [r2, #0]
 8007e18:	4a38      	ldr	r2, [pc, #224]	; (8007efc <vTaskSwitchContext+0x120>)
 8007e1a:	6812      	ldr	r2, [r2, #0]
 8007e1c:	1a82      	subs	r2, r0, r2
 8007e1e:	440a      	add	r2, r1
 8007e20:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8007e22:	4b35      	ldr	r3, [pc, #212]	; (8007ef8 <vTaskSwitchContext+0x11c>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a35      	ldr	r2, [pc, #212]	; (8007efc <vTaskSwitchContext+0x120>)
 8007e28:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8007e2a:	4b35      	ldr	r3, [pc, #212]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	4b33      	ldr	r3, [pc, #204]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d808      	bhi.n	8007e4c <vTaskSwitchContext+0x70>
 8007e3a:	4b31      	ldr	r3, [pc, #196]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	4b30      	ldr	r3, [pc, #192]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3334      	adds	r3, #52	; 0x34
 8007e44:	4619      	mov	r1, r3
 8007e46:	4610      	mov	r0, r2
 8007e48:	f7fa fcd6 	bl	80027f8 <vApplicationStackOverflowHook>
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8007e4c:	4b2c      	ldr	r3, [pc, #176]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a2c      	ldr	r2, [pc, #176]	; (8007f04 <vTaskSwitchContext+0x128>)
 8007e52:	6812      	ldr	r2, [r2, #0]
 8007e54:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e58:	4b2b      	ldr	r3, [pc, #172]	; (8007f08 <vTaskSwitchContext+0x12c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	fab3 f383 	clz	r3, r3
 8007e64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007e66:	7afb      	ldrb	r3, [r7, #11]
 8007e68:	f1c3 031f 	rsb	r3, r3, #31
 8007e6c:	617b      	str	r3, [r7, #20]
 8007e6e:	4927      	ldr	r1, [pc, #156]	; (8007f0c <vTaskSwitchContext+0x130>)
 8007e70:	697a      	ldr	r2, [r7, #20]
 8007e72:	4613      	mov	r3, r2
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	4413      	add	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	440b      	add	r3, r1
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10a      	bne.n	8007e98 <vTaskSwitchContext+0xbc>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	607b      	str	r3, [r7, #4]
}
 8007e94:	bf00      	nop
 8007e96:	e7fe      	b.n	8007e96 <vTaskSwitchContext+0xba>
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4413      	add	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4a1a      	ldr	r2, [pc, #104]	; (8007f0c <vTaskSwitchContext+0x130>)
 8007ea4:	4413      	add	r3, r2
 8007ea6:	613b      	str	r3, [r7, #16]
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	605a      	str	r2, [r3, #4]
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	685a      	ldr	r2, [r3, #4]
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	3308      	adds	r3, #8
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d104      	bne.n	8007ec8 <vTaskSwitchContext+0xec>
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	605a      	str	r2, [r3, #4]
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	4a0c      	ldr	r2, [pc, #48]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007ed0:	6013      	str	r3, [r2, #0]
			FreeRTOS_errno = pxCurrentTCB->iTaskErrno;
 8007ed2:	4b0b      	ldr	r3, [pc, #44]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007eda:	4a0a      	ldr	r2, [pc, #40]	; (8007f04 <vTaskSwitchContext+0x128>)
 8007edc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ede:	4b08      	ldr	r3, [pc, #32]	; (8007f00 <vTaskSwitchContext+0x124>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	335c      	adds	r3, #92	; 0x5c
 8007ee4:	4a0a      	ldr	r2, [pc, #40]	; (8007f10 <vTaskSwitchContext+0x134>)
 8007ee6:	6013      	str	r3, [r2, #0]
}
 8007ee8:	bf00      	nop
 8007eea:	3718      	adds	r7, #24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	20002344 	.word	0x20002344
 8007ef4:	20002330 	.word	0x20002330
 8007ef8:	2000234c 	.word	0x2000234c
 8007efc:	20002348 	.word	0x20002348
 8007f00:	20002114 	.word	0x20002114
 8007f04:	20002318 	.word	0x20002318
 8007f08:	20002324 	.word	0x20002324
 8007f0c:	20002118 	.word	0x20002118
 8007f10:	20000120 	.word	0x20000120

08007f14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10a      	bne.n	8007f3a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	60fb      	str	r3, [r7, #12]
}
 8007f36:	bf00      	nop
 8007f38:	e7fe      	b.n	8007f38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f3a:	4b07      	ldr	r3, [pc, #28]	; (8007f58 <vTaskPlaceOnEventList+0x44>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	3318      	adds	r3, #24
 8007f40:	4619      	mov	r1, r3
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f7fe fbb5 	bl	80066b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f48:	2101      	movs	r1, #1
 8007f4a:	6838      	ldr	r0, [r7, #0]
 8007f4c:	f000 fc22 	bl	8008794 <prvAddCurrentTaskToDelayedList>
}
 8007f50:	bf00      	nop
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	20002114 	.word	0x20002114

08007f5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10a      	bne.n	8007f84 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	617b      	str	r3, [r7, #20]
}
 8007f80:	bf00      	nop
 8007f82:	e7fe      	b.n	8007f82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f84:	4b0a      	ldr	r3, [pc, #40]	; (8007fb0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3318      	adds	r3, #24
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f7fe fb6c 	bl	800666a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f9c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007f9e:	6879      	ldr	r1, [r7, #4]
 8007fa0:	68b8      	ldr	r0, [r7, #8]
 8007fa2:	f000 fbf7 	bl	8008794 <prvAddCurrentTaskToDelayedList>
	}
 8007fa6:	bf00      	nop
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	20002114 	.word	0x20002114

08007fb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10a      	bne.n	8007fe0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	60fb      	str	r3, [r7, #12]
}
 8007fdc:	bf00      	nop
 8007fde:	e7fe      	b.n	8007fde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	3318      	adds	r3, #24
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe fb9d 	bl	8006724 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fea:	4b1d      	ldr	r3, [pc, #116]	; (8008060 <xTaskRemoveFromEventList+0xac>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d11c      	bne.n	800802c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	3304      	adds	r3, #4
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7fe fb94 	bl	8006724 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008000:	2201      	movs	r2, #1
 8008002:	409a      	lsls	r2, r3
 8008004:	4b17      	ldr	r3, [pc, #92]	; (8008064 <xTaskRemoveFromEventList+0xb0>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4313      	orrs	r3, r2
 800800a:	4a16      	ldr	r2, [pc, #88]	; (8008064 <xTaskRemoveFromEventList+0xb0>)
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008012:	4613      	mov	r3, r2
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	4413      	add	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	4a13      	ldr	r2, [pc, #76]	; (8008068 <xTaskRemoveFromEventList+0xb4>)
 800801c:	441a      	add	r2, r3
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	3304      	adds	r3, #4
 8008022:	4619      	mov	r1, r3
 8008024:	4610      	mov	r0, r2
 8008026:	f7fe fb20 	bl	800666a <vListInsertEnd>
 800802a:	e005      	b.n	8008038 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	3318      	adds	r3, #24
 8008030:	4619      	mov	r1, r3
 8008032:	480e      	ldr	r0, [pc, #56]	; (800806c <xTaskRemoveFromEventList+0xb8>)
 8008034:	f7fe fb19 	bl	800666a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800803c:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <xTaskRemoveFromEventList+0xbc>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008042:	429a      	cmp	r2, r3
 8008044:	d905      	bls.n	8008052 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008046:	2301      	movs	r3, #1
 8008048:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800804a:	4b0a      	ldr	r3, [pc, #40]	; (8008074 <xTaskRemoveFromEventList+0xc0>)
 800804c:	2201      	movs	r2, #1
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	e001      	b.n	8008056 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008052:	2300      	movs	r3, #0
 8008054:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008056:	697b      	ldr	r3, [r7, #20]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3718      	adds	r7, #24
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	20002344 	.word	0x20002344
 8008064:	20002324 	.word	0x20002324
 8008068:	20002118 	.word	0x20002118
 800806c:	200022d8 	.word	0x200022d8
 8008070:	20002114 	.word	0x20002114
 8008074:	20002330 	.word	0x20002330

08008078 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008080:	4b06      	ldr	r3, [pc, #24]	; (800809c <vTaskInternalSetTimeOutState+0x24>)
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008088:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <vTaskInternalSetTimeOutState+0x28>)
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	605a      	str	r2, [r3, #4]
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	20002334 	.word	0x20002334
 80080a0:	20002320 	.word	0x20002320

080080a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10a      	bne.n	80080ca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	613b      	str	r3, [r7, #16]
}
 80080c6:	bf00      	nop
 80080c8:	e7fe      	b.n	80080c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10a      	bne.n	80080e6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80080d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d4:	f383 8811 	msr	BASEPRI, r3
 80080d8:	f3bf 8f6f 	isb	sy
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	60fb      	str	r3, [r7, #12]
}
 80080e2:	bf00      	nop
 80080e4:	e7fe      	b.n	80080e4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80080e6:	f001 f8ad 	bl	8009244 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080ea:	4b1d      	ldr	r3, [pc, #116]	; (8008160 <xTaskCheckForTimeOut+0xbc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008102:	d102      	bne.n	800810a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008104:	2300      	movs	r3, #0
 8008106:	61fb      	str	r3, [r7, #28]
 8008108:	e023      	b.n	8008152 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	4b15      	ldr	r3, [pc, #84]	; (8008164 <xTaskCheckForTimeOut+0xc0>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	429a      	cmp	r2, r3
 8008114:	d007      	beq.n	8008126 <xTaskCheckForTimeOut+0x82>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	429a      	cmp	r2, r3
 800811e:	d302      	bcc.n	8008126 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008120:	2301      	movs	r3, #1
 8008122:	61fb      	str	r3, [r7, #28]
 8008124:	e015      	b.n	8008152 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	697a      	ldr	r2, [r7, #20]
 800812c:	429a      	cmp	r2, r3
 800812e:	d20b      	bcs.n	8008148 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	1ad2      	subs	r2, r2, r3
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f7ff ff9b 	bl	8008078 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008142:	2300      	movs	r3, #0
 8008144:	61fb      	str	r3, [r7, #28]
 8008146:	e004      	b.n	8008152 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	2200      	movs	r2, #0
 800814c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800814e:	2301      	movs	r3, #1
 8008150:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008152:	f001 f8a7 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 8008156:	69fb      	ldr	r3, [r7, #28]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3720      	adds	r7, #32
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	20002320 	.word	0x20002320
 8008164:	20002334 	.word	0x20002334

08008168 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008168:	b480      	push	{r7}
 800816a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800816c:	4b03      	ldr	r3, [pc, #12]	; (800817c <vTaskMissedYield+0x14>)
 800816e:	2201      	movs	r2, #1
 8008170:	601a      	str	r2, [r3, #0]
}
 8008172:	bf00      	nop
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr
 800817c:	20002330 	.word	0x20002330

08008180 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008188:	f000 f854 	bl	8008234 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800818c:	4b07      	ldr	r3, [pc, #28]	; (80081ac <prvIdleTask+0x2c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d907      	bls.n	80081a4 <prvIdleTask+0x24>
			{
				taskYIELD();
 8008194:	4b06      	ldr	r3, [pc, #24]	; (80081b0 <prvIdleTask+0x30>)
 8008196:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800819a:	601a      	str	r2, [r3, #0]
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80081a4:	f7fb f956 	bl	8003454 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80081a8:	e7ee      	b.n	8008188 <prvIdleTask+0x8>
 80081aa:	bf00      	nop
 80081ac:	20002118 	.word	0x20002118
 80081b0:	e000ed04 	.word	0xe000ed04

080081b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081ba:	2300      	movs	r3, #0
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	e00c      	b.n	80081da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	4613      	mov	r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	4a12      	ldr	r2, [pc, #72]	; (8008214 <prvInitialiseTaskLists+0x60>)
 80081cc:	4413      	add	r3, r2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fe fa1e 	bl	8006610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	3301      	adds	r3, #1
 80081d8:	607b      	str	r3, [r7, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b13      	cmp	r3, #19
 80081de:	d9ef      	bls.n	80081c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081e0:	480d      	ldr	r0, [pc, #52]	; (8008218 <prvInitialiseTaskLists+0x64>)
 80081e2:	f7fe fa15 	bl	8006610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081e6:	480d      	ldr	r0, [pc, #52]	; (800821c <prvInitialiseTaskLists+0x68>)
 80081e8:	f7fe fa12 	bl	8006610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081ec:	480c      	ldr	r0, [pc, #48]	; (8008220 <prvInitialiseTaskLists+0x6c>)
 80081ee:	f7fe fa0f 	bl	8006610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081f2:	480c      	ldr	r0, [pc, #48]	; (8008224 <prvInitialiseTaskLists+0x70>)
 80081f4:	f7fe fa0c 	bl	8006610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081f8:	480b      	ldr	r0, [pc, #44]	; (8008228 <prvInitialiseTaskLists+0x74>)
 80081fa:	f7fe fa09 	bl	8006610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081fe:	4b0b      	ldr	r3, [pc, #44]	; (800822c <prvInitialiseTaskLists+0x78>)
 8008200:	4a05      	ldr	r2, [pc, #20]	; (8008218 <prvInitialiseTaskLists+0x64>)
 8008202:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008204:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <prvInitialiseTaskLists+0x7c>)
 8008206:	4a05      	ldr	r2, [pc, #20]	; (800821c <prvInitialiseTaskLists+0x68>)
 8008208:	601a      	str	r2, [r3, #0]
}
 800820a:	bf00      	nop
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	20002118 	.word	0x20002118
 8008218:	200022a8 	.word	0x200022a8
 800821c:	200022bc 	.word	0x200022bc
 8008220:	200022d8 	.word	0x200022d8
 8008224:	200022ec 	.word	0x200022ec
 8008228:	20002304 	.word	0x20002304
 800822c:	200022d0 	.word	0x200022d0
 8008230:	200022d4 	.word	0x200022d4

08008234 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800823a:	e019      	b.n	8008270 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800823c:	f001 f802 	bl	8009244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008240:	4b10      	ldr	r3, [pc, #64]	; (8008284 <prvCheckTasksWaitingTermination+0x50>)
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	3304      	adds	r3, #4
 800824c:	4618      	mov	r0, r3
 800824e:	f7fe fa69 	bl	8006724 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008252:	4b0d      	ldr	r3, [pc, #52]	; (8008288 <prvCheckTasksWaitingTermination+0x54>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3b01      	subs	r3, #1
 8008258:	4a0b      	ldr	r2, [pc, #44]	; (8008288 <prvCheckTasksWaitingTermination+0x54>)
 800825a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800825c:	4b0b      	ldr	r3, [pc, #44]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3b01      	subs	r3, #1
 8008262:	4a0a      	ldr	r2, [pc, #40]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008264:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008266:	f001 f81d 	bl	80092a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f810 	bl	8008290 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008270:	4b06      	ldr	r3, [pc, #24]	; (800828c <prvCheckTasksWaitingTermination+0x58>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e1      	bne.n	800823c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	200022ec 	.word	0x200022ec
 8008288:	2000231c 	.word	0x2000231c
 800828c:	20002300 	.word	0x20002300

08008290 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	335c      	adds	r3, #92	; 0x5c
 800829c:	4618      	mov	r0, r3
 800829e:	f002 f9e3 	bl	800a668 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d108      	bne.n	80082be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	4618      	mov	r0, r3
 80082b2:	f001 f9af 	bl	8009614 <vPortFree>
				vPortFree( pxTCB );
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f001 f9ac 	bl	8009614 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082bc:	e018      	b.n	80082f0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d103      	bne.n	80082d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 f9a3 	bl	8009614 <vPortFree>
	}
 80082ce:	e00f      	b.n	80082f0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d00a      	beq.n	80082f0 <prvDeleteTCB+0x60>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	60fb      	str	r3, [r7, #12]
}
 80082ec:	bf00      	nop
 80082ee:	e7fe      	b.n	80082ee <prvDeleteTCB+0x5e>
	}
 80082f0:	bf00      	nop
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082fe:	4b0c      	ldr	r3, [pc, #48]	; (8008330 <prvResetNextTaskUnblockTime+0x38>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d104      	bne.n	8008312 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008308:	4b0a      	ldr	r3, [pc, #40]	; (8008334 <prvResetNextTaskUnblockTime+0x3c>)
 800830a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800830e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008310:	e008      	b.n	8008324 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008312:	4b07      	ldr	r3, [pc, #28]	; (8008330 <prvResetNextTaskUnblockTime+0x38>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	4a04      	ldr	r2, [pc, #16]	; (8008334 <prvResetNextTaskUnblockTime+0x3c>)
 8008322:	6013      	str	r3, [r2, #0]
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr
 8008330:	200022d0 	.word	0x200022d0
 8008334:	2000233c 	.word	0x2000233c

08008338 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800833e:	4b0b      	ldr	r3, [pc, #44]	; (800836c <xTaskGetSchedulerState+0x34>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d102      	bne.n	800834c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008346:	2301      	movs	r3, #1
 8008348:	607b      	str	r3, [r7, #4]
 800834a:	e008      	b.n	800835e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800834c:	4b08      	ldr	r3, [pc, #32]	; (8008370 <xTaskGetSchedulerState+0x38>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d102      	bne.n	800835a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008354:	2302      	movs	r3, #2
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	e001      	b.n	800835e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800835a:	2300      	movs	r3, #0
 800835c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800835e:	687b      	ldr	r3, [r7, #4]
	}
 8008360:	4618      	mov	r0, r3
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	20002328 	.word	0x20002328
 8008370:	20002344 	.word	0x20002344

08008374 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d05e      	beq.n	8008448 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800838e:	4b31      	ldr	r3, [pc, #196]	; (8008454 <xTaskPriorityInherit+0xe0>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008394:	429a      	cmp	r2, r3
 8008396:	d24e      	bcs.n	8008436 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	2b00      	cmp	r3, #0
 800839e:	db06      	blt.n	80083ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083a0:	4b2c      	ldr	r3, [pc, #176]	; (8008454 <xTaskPriorityInherit+0xe0>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a6:	f1c3 0214 	rsb	r2, r3, #20
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	6959      	ldr	r1, [r3, #20]
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4a26      	ldr	r2, [pc, #152]	; (8008458 <xTaskPriorityInherit+0xe4>)
 80083c0:	4413      	add	r3, r2
 80083c2:	4299      	cmp	r1, r3
 80083c4:	d12f      	bne.n	8008426 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe f9aa 	bl	8006724 <uxListRemove>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10a      	bne.n	80083ec <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083da:	2201      	movs	r2, #1
 80083dc:	fa02 f303 	lsl.w	r3, r2, r3
 80083e0:	43da      	mvns	r2, r3
 80083e2:	4b1e      	ldr	r3, [pc, #120]	; (800845c <xTaskPriorityInherit+0xe8>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4013      	ands	r3, r2
 80083e8:	4a1c      	ldr	r2, [pc, #112]	; (800845c <xTaskPriorityInherit+0xe8>)
 80083ea:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083ec:	4b19      	ldr	r3, [pc, #100]	; (8008454 <xTaskPriorityInherit+0xe0>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fa:	2201      	movs	r2, #1
 80083fc:	409a      	lsls	r2, r3
 80083fe:	4b17      	ldr	r3, [pc, #92]	; (800845c <xTaskPriorityInherit+0xe8>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4313      	orrs	r3, r2
 8008404:	4a15      	ldr	r2, [pc, #84]	; (800845c <xTaskPriorityInherit+0xe8>)
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840c:	4613      	mov	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4a10      	ldr	r2, [pc, #64]	; (8008458 <xTaskPriorityInherit+0xe4>)
 8008416:	441a      	add	r2, r3
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	3304      	adds	r3, #4
 800841c:	4619      	mov	r1, r3
 800841e:	4610      	mov	r0, r2
 8008420:	f7fe f923 	bl	800666a <vListInsertEnd>
 8008424:	e004      	b.n	8008430 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008426:	4b0b      	ldr	r3, [pc, #44]	; (8008454 <xTaskPriorityInherit+0xe0>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008430:	2301      	movs	r3, #1
 8008432:	60fb      	str	r3, [r7, #12]
 8008434:	e008      	b.n	8008448 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800843a:	4b06      	ldr	r3, [pc, #24]	; (8008454 <xTaskPriorityInherit+0xe0>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008440:	429a      	cmp	r2, r3
 8008442:	d201      	bcs.n	8008448 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008444:	2301      	movs	r3, #1
 8008446:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008448:	68fb      	ldr	r3, [r7, #12]
	}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	20002114 	.word	0x20002114
 8008458:	20002118 	.word	0x20002118
 800845c:	20002324 	.word	0x20002324

08008460 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800846c:	2300      	movs	r3, #0
 800846e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d06e      	beq.n	8008554 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008476:	4b3a      	ldr	r3, [pc, #232]	; (8008560 <xTaskPriorityDisinherit+0x100>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	693a      	ldr	r2, [r7, #16]
 800847c:	429a      	cmp	r2, r3
 800847e:	d00a      	beq.n	8008496 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	60fb      	str	r3, [r7, #12]
}
 8008492:	bf00      	nop
 8008494:	e7fe      	b.n	8008494 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800849a:	2b00      	cmp	r3, #0
 800849c:	d10a      	bne.n	80084b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800849e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	60bb      	str	r3, [r7, #8]
}
 80084b0:	bf00      	nop
 80084b2:	e7fe      	b.n	80084b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b8:	1e5a      	subs	r2, r3, #1
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d044      	beq.n	8008554 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d140      	bne.n	8008554 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	3304      	adds	r3, #4
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe f924 	bl	8006724 <uxListRemove>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d115      	bne.n	800850e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e6:	491f      	ldr	r1, [pc, #124]	; (8008564 <xTaskPriorityDisinherit+0x104>)
 80084e8:	4613      	mov	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	440b      	add	r3, r1
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d10a      	bne.n	800850e <xTaskPriorityDisinherit+0xae>
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084fc:	2201      	movs	r2, #1
 80084fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008502:	43da      	mvns	r2, r3
 8008504:	4b18      	ldr	r3, [pc, #96]	; (8008568 <xTaskPriorityDisinherit+0x108>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4013      	ands	r3, r2
 800850a:	4a17      	ldr	r2, [pc, #92]	; (8008568 <xTaskPriorityDisinherit+0x108>)
 800850c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800851a:	f1c3 0214 	rsb	r2, r3, #20
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008526:	2201      	movs	r2, #1
 8008528:	409a      	lsls	r2, r3
 800852a:	4b0f      	ldr	r3, [pc, #60]	; (8008568 <xTaskPriorityDisinherit+0x108>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4313      	orrs	r3, r2
 8008530:	4a0d      	ldr	r2, [pc, #52]	; (8008568 <xTaskPriorityDisinherit+0x108>)
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008538:	4613      	mov	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4413      	add	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4a08      	ldr	r2, [pc, #32]	; (8008564 <xTaskPriorityDisinherit+0x104>)
 8008542:	441a      	add	r2, r3
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	3304      	adds	r3, #4
 8008548:	4619      	mov	r1, r3
 800854a:	4610      	mov	r0, r2
 800854c:	f7fe f88d 	bl	800666a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008550:	2301      	movs	r3, #1
 8008552:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008554:	697b      	ldr	r3, [r7, #20]
	}
 8008556:	4618      	mov	r0, r3
 8008558:	3718      	adds	r7, #24
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20002114 	.word	0x20002114
 8008564:	20002118 	.word	0x20002118
 8008568:	20002324 	.word	0x20002324

0800856c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800857a:	2301      	movs	r3, #1
 800857c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d077      	beq.n	8008674 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10a      	bne.n	80085a2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800858c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	60fb      	str	r3, [r7, #12]
}
 800859e:	bf00      	nop
 80085a0:	e7fe      	b.n	80085a0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d902      	bls.n	80085b2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	61fb      	str	r3, [r7, #28]
 80085b0:	e002      	b.n	80085b8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085b6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085bc:	69fa      	ldr	r2, [r7, #28]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d058      	beq.n	8008674 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80085c2:	69bb      	ldr	r3, [r7, #24]
 80085c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d153      	bne.n	8008674 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80085cc:	4b2b      	ldr	r3, [pc, #172]	; (800867c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	69ba      	ldr	r2, [r7, #24]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d10a      	bne.n	80085ec <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	60bb      	str	r3, [r7, #8]
}
 80085e8:	bf00      	nop
 80085ea:	e7fe      	b.n	80085ea <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	69fa      	ldr	r2, [r7, #28]
 80085f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	db04      	blt.n	800860a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	f1c3 0214 	rsb	r2, r3, #20
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800860a:	69bb      	ldr	r3, [r7, #24]
 800860c:	6959      	ldr	r1, [r3, #20]
 800860e:	693a      	ldr	r2, [r7, #16]
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	4a19      	ldr	r2, [pc, #100]	; (8008680 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800861a:	4413      	add	r3, r2
 800861c:	4299      	cmp	r1, r3
 800861e:	d129      	bne.n	8008674 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	3304      	adds	r3, #4
 8008624:	4618      	mov	r0, r3
 8008626:	f7fe f87d 	bl	8006724 <uxListRemove>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10a      	bne.n	8008646 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008634:	2201      	movs	r2, #1
 8008636:	fa02 f303 	lsl.w	r3, r2, r3
 800863a:	43da      	mvns	r2, r3
 800863c:	4b11      	ldr	r3, [pc, #68]	; (8008684 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4013      	ands	r3, r2
 8008642:	4a10      	ldr	r2, [pc, #64]	; (8008684 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008644:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864a:	2201      	movs	r2, #1
 800864c:	409a      	lsls	r2, r3
 800864e:	4b0d      	ldr	r3, [pc, #52]	; (8008684 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4313      	orrs	r3, r2
 8008654:	4a0b      	ldr	r2, [pc, #44]	; (8008684 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008656:	6013      	str	r3, [r2, #0]
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800865c:	4613      	mov	r3, r2
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4413      	add	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4a06      	ldr	r2, [pc, #24]	; (8008680 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008666:	441a      	add	r2, r3
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	3304      	adds	r3, #4
 800866c:	4619      	mov	r1, r3
 800866e:	4610      	mov	r0, r2
 8008670:	f7fd fffb 	bl	800666a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008674:	bf00      	nop
 8008676:	3720      	adds	r7, #32
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20002114 	.word	0x20002114
 8008680:	20002118 	.word	0x20002118
 8008684:	20002324 	.word	0x20002324

08008688 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008688:	b480      	push	{r7}
 800868a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800868c:	4b07      	ldr	r3, [pc, #28]	; (80086ac <pvTaskIncrementMutexHeldCount+0x24>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d004      	beq.n	800869e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008694:	4b05      	ldr	r3, [pc, #20]	; (80086ac <pvTaskIncrementMutexHeldCount+0x24>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800869a:	3201      	adds	r2, #1
 800869c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800869e:	4b03      	ldr	r3, [pc, #12]	; (80086ac <pvTaskIncrementMutexHeldCount+0x24>)
 80086a0:	681b      	ldr	r3, [r3, #0]
	}
 80086a2:	4618      	mov	r0, r3
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	20002114 	.word	0x20002114

080086b0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80086ba:	f000 fdc3 	bl	8009244 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80086be:	4b20      	ldr	r3, [pc, #128]	; (8008740 <ulTaskNotifyTake+0x90>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d113      	bne.n	80086f2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80086ca:	4b1d      	ldr	r3, [pc, #116]	; (8008740 <ulTaskNotifyTake+0x90>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac

				if( xTicksToWait > ( TickType_t ) 0 )
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00b      	beq.n	80086f2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80086da:	2101      	movs	r1, #1
 80086dc:	6838      	ldr	r0, [r7, #0]
 80086de:	f000 f859 	bl	8008794 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80086e2:	4b18      	ldr	r3, [pc, #96]	; (8008744 <ulTaskNotifyTake+0x94>)
 80086e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086e8:	601a      	str	r2, [r3, #0]
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80086f2:	f000 fdd7 	bl	80092a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80086f6:	f000 fda5 	bl	8009244 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80086fa:	4b11      	ldr	r3, [pc, #68]	; (8008740 <ulTaskNotifyTake+0x90>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008702:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00e      	beq.n	8008728 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d005      	beq.n	800871c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008710:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <ulTaskNotifyTake+0x90>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2200      	movs	r2, #0
 8008716:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800871a:	e005      	b.n	8008728 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800871c:	4b08      	ldr	r3, [pc, #32]	; (8008740 <ulTaskNotifyTake+0x90>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	3a01      	subs	r2, #1
 8008724:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008728:	4b05      	ldr	r3, [pc, #20]	; (8008740 <ulTaskNotifyTake+0x90>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2200      	movs	r2, #0
 800872e:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
		}
		taskEXIT_CRITICAL();
 8008732:	f000 fdb7 	bl	80092a4 <vPortExitCritical>

		return ulReturn;
 8008736:	68fb      	ldr	r3, [r7, #12]
	}
 8008738:	4618      	mov	r0, r3
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	20002114 	.word	0x20002114
 8008744:	e000ed04 	.word	0xe000ed04

08008748 <ulTaskNotifyValueClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyValueClear( TaskHandle_t xTask, uint32_t ulBitsToClear )
	{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	uint32_t ulReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d102      	bne.n	800875e <ulTaskNotifyValueClear+0x16>
 8008758:	4b0d      	ldr	r3, [pc, #52]	; (8008790 <ulTaskNotifyValueClear+0x48>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	e000      	b.n	8008760 <ulTaskNotifyValueClear+0x18>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	60fb      	str	r3, [r7, #12]

		taskENTER_CRITICAL();
 8008762:	f000 fd6f 	bl	8009244 <vPortEnterCritical>
		{
			/* Return the notification as it was before the bits were cleared,
			then clear the bit mask. */
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008766:	4b0a      	ldr	r3, [pc, #40]	; (8008790 <ulTaskNotifyValueClear+0x48>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800876e:	60bb      	str	r3, [r7, #8]
			pxTCB->ulNotifiedValue &= ~ulBitsToClear;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	43db      	mvns	r3, r3
 800877a:	401a      	ands	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		}
		taskEXIT_CRITICAL();
 8008782:	f000 fd8f 	bl	80092a4 <vPortExitCritical>

		return ulReturn;
 8008786:	68bb      	ldr	r3, [r7, #8]
	}
 8008788:	4618      	mov	r0, r3
 800878a:	3710      	adds	r7, #16
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	20002114 	.word	0x20002114

08008794 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800879e:	4b29      	ldr	r3, [pc, #164]	; (8008844 <prvAddCurrentTaskToDelayedList+0xb0>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087a4:	4b28      	ldr	r3, [pc, #160]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	3304      	adds	r3, #4
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7fd ffba 	bl	8006724 <uxListRemove>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d10b      	bne.n	80087ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80087b6:	4b24      	ldr	r3, [pc, #144]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087bc:	2201      	movs	r2, #1
 80087be:	fa02 f303 	lsl.w	r3, r2, r3
 80087c2:	43da      	mvns	r2, r3
 80087c4:	4b21      	ldr	r3, [pc, #132]	; (800884c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4013      	ands	r3, r2
 80087ca:	4a20      	ldr	r2, [pc, #128]	; (800884c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087d4:	d10a      	bne.n	80087ec <prvAddCurrentTaskToDelayedList+0x58>
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d007      	beq.n	80087ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087dc:	4b1a      	ldr	r3, [pc, #104]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3304      	adds	r3, #4
 80087e2:	4619      	mov	r1, r3
 80087e4:	481a      	ldr	r0, [pc, #104]	; (8008850 <prvAddCurrentTaskToDelayedList+0xbc>)
 80087e6:	f7fd ff40 	bl	800666a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80087ea:	e026      	b.n	800883a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4413      	add	r3, r2
 80087f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087f4:	4b14      	ldr	r3, [pc, #80]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	429a      	cmp	r2, r3
 8008802:	d209      	bcs.n	8008818 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008804:	4b13      	ldr	r3, [pc, #76]	; (8008854 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	4b0f      	ldr	r3, [pc, #60]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3304      	adds	r3, #4
 800880e:	4619      	mov	r1, r3
 8008810:	4610      	mov	r0, r2
 8008812:	f7fd ff4e 	bl	80066b2 <vListInsert>
}
 8008816:	e010      	b.n	800883a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008818:	4b0f      	ldr	r3, [pc, #60]	; (8008858 <prvAddCurrentTaskToDelayedList+0xc4>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	4b0a      	ldr	r3, [pc, #40]	; (8008848 <prvAddCurrentTaskToDelayedList+0xb4>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	3304      	adds	r3, #4
 8008822:	4619      	mov	r1, r3
 8008824:	4610      	mov	r0, r2
 8008826:	f7fd ff44 	bl	80066b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800882a:	4b0c      	ldr	r3, [pc, #48]	; (800885c <prvAddCurrentTaskToDelayedList+0xc8>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68ba      	ldr	r2, [r7, #8]
 8008830:	429a      	cmp	r2, r3
 8008832:	d202      	bcs.n	800883a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008834:	4a09      	ldr	r2, [pc, #36]	; (800885c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	6013      	str	r3, [r2, #0]
}
 800883a:	bf00      	nop
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	20002320 	.word	0x20002320
 8008848:	20002114 	.word	0x20002114
 800884c:	20002324 	.word	0x20002324
 8008850:	20002304 	.word	0x20002304
 8008854:	200022d4 	.word	0x200022d4
 8008858:	200022d0 	.word	0x200022d0
 800885c:	2000233c 	.word	0x2000233c

08008860 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b08a      	sub	sp, #40	; 0x28
 8008864:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008866:	2300      	movs	r3, #0
 8008868:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800886a:	f000 fb81 	bl	8008f70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800886e:	4b1c      	ldr	r3, [pc, #112]	; (80088e0 <xTimerCreateTimerTask+0x80>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d021      	beq.n	80088ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008876:	2300      	movs	r3, #0
 8008878:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800887a:	2300      	movs	r3, #0
 800887c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800887e:	1d3a      	adds	r2, r7, #4
 8008880:	f107 0108 	add.w	r1, r7, #8
 8008884:	f107 030c 	add.w	r3, r7, #12
 8008888:	4618      	mov	r0, r3
 800888a:	f7f9 ffdb 	bl	8002844 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800888e:	6879      	ldr	r1, [r7, #4]
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	9202      	str	r2, [sp, #8]
 8008896:	9301      	str	r3, [sp, #4]
 8008898:	2301      	movs	r3, #1
 800889a:	9300      	str	r3, [sp, #0]
 800889c:	2300      	movs	r3, #0
 800889e:	460a      	mov	r2, r1
 80088a0:	4910      	ldr	r1, [pc, #64]	; (80088e4 <xTimerCreateTimerTask+0x84>)
 80088a2:	4811      	ldr	r0, [pc, #68]	; (80088e8 <xTimerCreateTimerTask+0x88>)
 80088a4:	f7fe fec6 	bl	8007634 <xTaskCreateStatic>
 80088a8:	4603      	mov	r3, r0
 80088aa:	4a10      	ldr	r2, [pc, #64]	; (80088ec <xTimerCreateTimerTask+0x8c>)
 80088ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80088ae:	4b0f      	ldr	r3, [pc, #60]	; (80088ec <xTimerCreateTimerTask+0x8c>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80088b6:	2301      	movs	r3, #1
 80088b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10a      	bne.n	80088d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80088c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c4:	f383 8811 	msr	BASEPRI, r3
 80088c8:	f3bf 8f6f 	isb	sy
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	613b      	str	r3, [r7, #16]
}
 80088d2:	bf00      	nop
 80088d4:	e7fe      	b.n	80088d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80088d6:	697b      	ldr	r3, [r7, #20]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3718      	adds	r7, #24
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	20002380 	.word	0x20002380
 80088e4:	0800cd9c 	.word	0x0800cd9c
 80088e8:	08008b19 	.word	0x08008b19
 80088ec:	20002384 	.word	0x20002384

080088f0 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b08a      	sub	sp, #40	; 0x28
 80088f4:	af02      	add	r7, sp, #8
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	607a      	str	r2, [r7, #4]
 80088fc:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80088fe:	232c      	movs	r3, #44	; 0x2c
 8008900:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	2b2c      	cmp	r3, #44	; 0x2c
 8008906:	d00a      	beq.n	800891e <xTimerCreateStatic+0x2e>
	__asm volatile
 8008908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890c:	f383 8811 	msr	BASEPRI, r3
 8008910:	f3bf 8f6f 	isb	sy
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	61bb      	str	r3, [r7, #24]
}
 800891a:	bf00      	nop
 800891c:	e7fe      	b.n	800891c <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800891e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008922:	2b00      	cmp	r3, #0
 8008924:	d10a      	bne.n	800893c <xTimerCreateStatic+0x4c>
	__asm volatile
 8008926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892a:	f383 8811 	msr	BASEPRI, r3
 800892e:	f3bf 8f6f 	isb	sy
 8008932:	f3bf 8f4f 	dsb	sy
 8008936:	617b      	str	r3, [r7, #20]
}
 8008938:	bf00      	nop
 800893a:	e7fe      	b.n	800893a <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800893c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893e:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00d      	beq.n	8008962 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	2202      	movs	r2, #2
 800894a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	9301      	str	r3, [sp, #4]
 8008952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	68b9      	ldr	r1, [r7, #8]
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 f805 	bl	800896c <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008962:	69fb      	ldr	r3, [r7, #28]
	}
 8008964:	4618      	mov	r0, r3
 8008966:	3720      	adds	r7, #32
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b086      	sub	sp, #24
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
 8008978:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	617b      	str	r3, [r7, #20]
}
 8008992:	bf00      	nop
 8008994:	e7fe      	b.n	8008994 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008998:	2b00      	cmp	r3, #0
 800899a:	d01e      	beq.n	80089da <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800899c:	f000 fae8 	bl	8008f70 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80089a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80089a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80089ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ae:	683a      	ldr	r2, [r7, #0]
 80089b0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80089b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b4:	6a3a      	ldr	r2, [r7, #32]
 80089b6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80089b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ba:	3304      	adds	r3, #4
 80089bc:	4618      	mov	r0, r3
 80089be:	f7fd fe47 	bl	8006650 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d008      	beq.n	80089da <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089ce:	f043 0304 	orr.w	r3, r3, #4
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80089da:	bf00      	nop
 80089dc:	3718      	adds	r7, #24
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}
	...

080089e4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b08a      	sub	sp, #40	; 0x28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
 80089f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80089f2:	2300      	movs	r3, #0
 80089f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d10a      	bne.n	8008a12 <xTimerGenericCommand+0x2e>
	__asm volatile
 80089fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	623b      	str	r3, [r7, #32]
}
 8008a0e:	bf00      	nop
 8008a10:	e7fe      	b.n	8008a10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a12:	4b1a      	ldr	r3, [pc, #104]	; (8008a7c <xTimerGenericCommand+0x98>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d02a      	beq.n	8008a70 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	2b05      	cmp	r3, #5
 8008a2a:	dc18      	bgt.n	8008a5e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a2c:	f7ff fc84 	bl	8008338 <xTaskGetSchedulerState>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d109      	bne.n	8008a4a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a36:	4b11      	ldr	r3, [pc, #68]	; (8008a7c <xTimerGenericCommand+0x98>)
 8008a38:	6818      	ldr	r0, [r3, #0]
 8008a3a:	f107 0110 	add.w	r1, r7, #16
 8008a3e:	2300      	movs	r3, #0
 8008a40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a42:	f7fd ffd1 	bl	80069e8 <xQueueGenericSend>
 8008a46:	6278      	str	r0, [r7, #36]	; 0x24
 8008a48:	e012      	b.n	8008a70 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a4a:	4b0c      	ldr	r3, [pc, #48]	; (8008a7c <xTimerGenericCommand+0x98>)
 8008a4c:	6818      	ldr	r0, [r3, #0]
 8008a4e:	f107 0110 	add.w	r1, r7, #16
 8008a52:	2300      	movs	r3, #0
 8008a54:	2200      	movs	r2, #0
 8008a56:	f7fd ffc7 	bl	80069e8 <xQueueGenericSend>
 8008a5a:	6278      	str	r0, [r7, #36]	; 0x24
 8008a5c:	e008      	b.n	8008a70 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008a5e:	4b07      	ldr	r3, [pc, #28]	; (8008a7c <xTimerGenericCommand+0x98>)
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	f107 0110 	add.w	r1, r7, #16
 8008a66:	2300      	movs	r3, #0
 8008a68:	683a      	ldr	r2, [r7, #0]
 8008a6a:	f7fe f8bb 	bl	8006be4 <xQueueGenericSendFromISR>
 8008a6e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3728      	adds	r7, #40	; 0x28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	20002380 	.word	0x20002380

08008a80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af02      	add	r7, sp, #8
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a8a:	4b22      	ldr	r3, [pc, #136]	; (8008b14 <prvProcessExpiredTimer+0x94>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	3304      	adds	r3, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f7fd fe43 	bl	8006724 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008aa4:	f003 0304 	and.w	r3, r3, #4
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d022      	beq.n	8008af2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	699a      	ldr	r2, [r3, #24]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	18d1      	adds	r1, r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	6978      	ldr	r0, [r7, #20]
 8008aba:	f000 f8d1 	bl	8008c60 <prvInsertTimerInActiveList>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d01f      	beq.n	8008b04 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	2300      	movs	r3, #0
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	2100      	movs	r1, #0
 8008ace:	6978      	ldr	r0, [r7, #20]
 8008ad0:	f7ff ff88 	bl	80089e4 <xTimerGenericCommand>
 8008ad4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d113      	bne.n	8008b04 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae0:	f383 8811 	msr	BASEPRI, r3
 8008ae4:	f3bf 8f6f 	isb	sy
 8008ae8:	f3bf 8f4f 	dsb	sy
 8008aec:	60fb      	str	r3, [r7, #12]
}
 8008aee:	bf00      	nop
 8008af0:	e7fe      	b.n	8008af0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008af8:	f023 0301 	bic.w	r3, r3, #1
 8008afc:	b2da      	uxtb	r2, r3
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	6978      	ldr	r0, [r7, #20]
 8008b0a:	4798      	blx	r3
}
 8008b0c:	bf00      	nop
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	20002378 	.word	0x20002378

08008b18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b20:	f107 0308 	add.w	r3, r7, #8
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 f857 	bl	8008bd8 <prvGetNextExpireTime>
 8008b2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	4619      	mov	r1, r3
 8008b30:	68f8      	ldr	r0, [r7, #12]
 8008b32:	f000 f803 	bl	8008b3c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b36:	f000 f8d5 	bl	8008ce4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b3a:	e7f1      	b.n	8008b20 <prvTimerTask+0x8>

08008b3c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b46:	f7fe ffd7 	bl	8007af8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b4a:	f107 0308 	add.w	r3, r7, #8
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 f866 	bl	8008c20 <prvSampleTimeNow>
 8008b54:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d130      	bne.n	8008bbe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10a      	bne.n	8008b78 <prvProcessTimerOrBlockTask+0x3c>
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d806      	bhi.n	8008b78 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008b6a:	f7fe ffd3 	bl	8007b14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008b6e:	68f9      	ldr	r1, [r7, #12]
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7ff ff85 	bl	8008a80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008b76:	e024      	b.n	8008bc2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d008      	beq.n	8008b90 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008b7e:	4b13      	ldr	r3, [pc, #76]	; (8008bcc <prvProcessTimerOrBlockTask+0x90>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d101      	bne.n	8008b8c <prvProcessTimerOrBlockTask+0x50>
 8008b88:	2301      	movs	r3, #1
 8008b8a:	e000      	b.n	8008b8e <prvProcessTimerOrBlockTask+0x52>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008b90:	4b0f      	ldr	r3, [pc, #60]	; (8008bd0 <prvProcessTimerOrBlockTask+0x94>)
 8008b92:	6818      	ldr	r0, [r3, #0]
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	f7fe fd15 	bl	80075cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008ba2:	f7fe ffb7 	bl	8007b14 <xTaskResumeAll>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d10a      	bne.n	8008bc2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008bac:	4b09      	ldr	r3, [pc, #36]	; (8008bd4 <prvProcessTimerOrBlockTask+0x98>)
 8008bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bb2:	601a      	str	r2, [r3, #0]
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	f3bf 8f6f 	isb	sy
}
 8008bbc:	e001      	b.n	8008bc2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008bbe:	f7fe ffa9 	bl	8007b14 <xTaskResumeAll>
}
 8008bc2:	bf00      	nop
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
 8008bca:	bf00      	nop
 8008bcc:	2000237c 	.word	0x2000237c
 8008bd0:	20002380 	.word	0x20002380
 8008bd4:	e000ed04 	.word	0xe000ed04

08008bd8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b085      	sub	sp, #20
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008be0:	4b0e      	ldr	r3, [pc, #56]	; (8008c1c <prvGetNextExpireTime+0x44>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d101      	bne.n	8008bee <prvGetNextExpireTime+0x16>
 8008bea:	2201      	movs	r2, #1
 8008bec:	e000      	b.n	8008bf0 <prvGetNextExpireTime+0x18>
 8008bee:	2200      	movs	r2, #0
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008bfc:	4b07      	ldr	r3, [pc, #28]	; (8008c1c <prvGetNextExpireTime+0x44>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	60fb      	str	r3, [r7, #12]
 8008c06:	e001      	b.n	8008c0c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	20002378 	.word	0x20002378

08008c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c28:	f7ff f810 	bl	8007c4c <xTaskGetTickCount>
 8008c2c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c2e:	4b0b      	ldr	r3, [pc, #44]	; (8008c5c <prvSampleTimeNow+0x3c>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d205      	bcs.n	8008c44 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c38:	f000 f936 	bl	8008ea8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	e002      	b.n	8008c4a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c4a:	4a04      	ldr	r2, [pc, #16]	; (8008c5c <prvSampleTimeNow+0x3c>)
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c50:	68fb      	ldr	r3, [r7, #12]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	20002388 	.word	0x20002388

08008c60 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	607a      	str	r2, [r7, #4]
 8008c6c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008c7e:	68ba      	ldr	r2, [r7, #8]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d812      	bhi.n	8008cac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	1ad2      	subs	r2, r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	699b      	ldr	r3, [r3, #24]
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d302      	bcc.n	8008c9a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008c94:	2301      	movs	r3, #1
 8008c96:	617b      	str	r3, [r7, #20]
 8008c98:	e01b      	b.n	8008cd2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008c9a:	4b10      	ldr	r3, [pc, #64]	; (8008cdc <prvInsertTimerInActiveList+0x7c>)
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	3304      	adds	r3, #4
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	f7fd fd04 	bl	80066b2 <vListInsert>
 8008caa:	e012      	b.n	8008cd2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d206      	bcs.n	8008cc2 <prvInsertTimerInActiveList+0x62>
 8008cb4:	68ba      	ldr	r2, [r7, #8]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d302      	bcc.n	8008cc2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	617b      	str	r3, [r7, #20]
 8008cc0:	e007      	b.n	8008cd2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008cc2:	4b07      	ldr	r3, [pc, #28]	; (8008ce0 <prvInsertTimerInActiveList+0x80>)
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3304      	adds	r3, #4
 8008cca:	4619      	mov	r1, r3
 8008ccc:	4610      	mov	r0, r2
 8008cce:	f7fd fcf0 	bl	80066b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008cd2:	697b      	ldr	r3, [r7, #20]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3718      	adds	r7, #24
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}
 8008cdc:	2000237c 	.word	0x2000237c
 8008ce0:	20002378 	.word	0x20002378

08008ce4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b08e      	sub	sp, #56	; 0x38
 8008ce8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cea:	e0ca      	b.n	8008e82 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	da18      	bge.n	8008d24 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008cf2:	1d3b      	adds	r3, r7, #4
 8008cf4:	3304      	adds	r3, #4
 8008cf6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10a      	bne.n	8008d14 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	61fb      	str	r3, [r7, #28]
}
 8008d10:	bf00      	nop
 8008d12:	e7fe      	b.n	8008d12 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d1a:	6850      	ldr	r0, [r2, #4]
 8008d1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d1e:	6892      	ldr	r2, [r2, #8]
 8008d20:	4611      	mov	r1, r2
 8008d22:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	f2c0 80ab 	blt.w	8008e82 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d32:	695b      	ldr	r3, [r3, #20]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d004      	beq.n	8008d42 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3a:	3304      	adds	r3, #4
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7fd fcf1 	bl	8006724 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d42:	463b      	mov	r3, r7
 8008d44:	4618      	mov	r0, r3
 8008d46:	f7ff ff6b 	bl	8008c20 <prvSampleTimeNow>
 8008d4a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b09      	cmp	r3, #9
 8008d50:	f200 8096 	bhi.w	8008e80 <prvProcessReceivedCommands+0x19c>
 8008d54:	a201      	add	r2, pc, #4	; (adr r2, 8008d5c <prvProcessReceivedCommands+0x78>)
 8008d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d5a:	bf00      	nop
 8008d5c:	08008d85 	.word	0x08008d85
 8008d60:	08008d85 	.word	0x08008d85
 8008d64:	08008d85 	.word	0x08008d85
 8008d68:	08008df9 	.word	0x08008df9
 8008d6c:	08008e0d 	.word	0x08008e0d
 8008d70:	08008e57 	.word	0x08008e57
 8008d74:	08008d85 	.word	0x08008d85
 8008d78:	08008d85 	.word	0x08008d85
 8008d7c:	08008df9 	.word	0x08008df9
 8008d80:	08008e0d 	.word	0x08008e0d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d8a:	f043 0301 	orr.w	r3, r3, #1
 8008d8e:	b2da      	uxtb	r2, r3
 8008d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008d96:	68ba      	ldr	r2, [r7, #8]
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	18d1      	adds	r1, r2, r3
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008da4:	f7ff ff5c 	bl	8008c60 <prvInsertTimerInActiveList>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d069      	beq.n	8008e82 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008db4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dbc:	f003 0304 	and.w	r3, r3, #4
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d05e      	beq.n	8008e82 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	441a      	add	r2, r3
 8008dcc:	2300      	movs	r3, #0
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	2100      	movs	r1, #0
 8008dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dd6:	f7ff fe05 	bl	80089e4 <xTimerGenericCommand>
 8008dda:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008ddc:	6a3b      	ldr	r3, [r7, #32]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d14f      	bne.n	8008e82 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de6:	f383 8811 	msr	BASEPRI, r3
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	61bb      	str	r3, [r7, #24]
}
 8008df4:	bf00      	nop
 8008df6:	e7fe      	b.n	8008df6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dfe:	f023 0301 	bic.w	r3, r3, #1
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008e0a:	e03a      	b.n	8008e82 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e12:	f043 0301 	orr.w	r3, r3, #1
 8008e16:	b2da      	uxtb	r2, r3
 8008e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e1e:	68ba      	ldr	r2, [r7, #8]
 8008e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e22:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e26:	699b      	ldr	r3, [r3, #24]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10a      	bne.n	8008e42 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e30:	f383 8811 	msr	BASEPRI, r3
 8008e34:	f3bf 8f6f 	isb	sy
 8008e38:	f3bf 8f4f 	dsb	sy
 8008e3c:	617b      	str	r3, [r7, #20]
}
 8008e3e:	bf00      	nop
 8008e40:	e7fe      	b.n	8008e40 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e44:	699a      	ldr	r2, [r3, #24]
 8008e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e48:	18d1      	adds	r1, r2, r3
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e50:	f7ff ff06 	bl	8008c60 <prvInsertTimerInActiveList>
					break;
 8008e54:	e015      	b.n	8008e82 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e5c:	f003 0302 	and.w	r3, r3, #2
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d103      	bne.n	8008e6c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008e64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e66:	f000 fbd5 	bl	8009614 <vPortFree>
 8008e6a:	e00a      	b.n	8008e82 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e72:	f023 0301 	bic.w	r3, r3, #1
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008e7e:	e000      	b.n	8008e82 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8008e80:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e82:	4b08      	ldr	r3, [pc, #32]	; (8008ea4 <prvProcessReceivedCommands+0x1c0>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	1d39      	adds	r1, r7, #4
 8008e88:	2200      	movs	r2, #0
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f7fd ffd2 	bl	8006e34 <xQueueReceive>
 8008e90:	4603      	mov	r3, r0
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f47f af2a 	bne.w	8008cec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008e98:	bf00      	nop
 8008e9a:	bf00      	nop
 8008e9c:	3730      	adds	r7, #48	; 0x30
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	20002380 	.word	0x20002380

08008ea8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b088      	sub	sp, #32
 8008eac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008eae:	e048      	b.n	8008f42 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008eb0:	4b2d      	ldr	r3, [pc, #180]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eba:	4b2b      	ldr	r3, [pc, #172]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	3304      	adds	r3, #4
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7fd fc2b 	bl	8006724 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008edc:	f003 0304 	and.w	r3, r3, #4
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d02e      	beq.n	8008f42 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	699b      	ldr	r3, [r3, #24]
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	4413      	add	r3, r2
 8008eec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008eee:	68ba      	ldr	r2, [r7, #8]
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d90e      	bls.n	8008f14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	68ba      	ldr	r2, [r7, #8]
 8008efa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	68fa      	ldr	r2, [r7, #12]
 8008f00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f02:	4b19      	ldr	r3, [pc, #100]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3304      	adds	r3, #4
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	4610      	mov	r0, r2
 8008f0e:	f7fd fbd0 	bl	80066b2 <vListInsert>
 8008f12:	e016      	b.n	8008f42 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f14:	2300      	movs	r3, #0
 8008f16:	9300      	str	r3, [sp, #0]
 8008f18:	2300      	movs	r3, #0
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7ff fd60 	bl	80089e4 <xTimerGenericCommand>
 8008f24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10a      	bne.n	8008f42 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f30:	f383 8811 	msr	BASEPRI, r3
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	603b      	str	r3, [r7, #0]
}
 8008f3e:	bf00      	nop
 8008f40:	e7fe      	b.n	8008f40 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f42:	4b09      	ldr	r3, [pc, #36]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1b1      	bne.n	8008eb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008f4c:	4b06      	ldr	r3, [pc, #24]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008f52:	4b06      	ldr	r3, [pc, #24]	; (8008f6c <prvSwitchTimerLists+0xc4>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a04      	ldr	r2, [pc, #16]	; (8008f68 <prvSwitchTimerLists+0xc0>)
 8008f58:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008f5a:	4a04      	ldr	r2, [pc, #16]	; (8008f6c <prvSwitchTimerLists+0xc4>)
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	6013      	str	r3, [r2, #0]
}
 8008f60:	bf00      	nop
 8008f62:	3718      	adds	r7, #24
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}
 8008f68:	20002378 	.word	0x20002378
 8008f6c:	2000237c 	.word	0x2000237c

08008f70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008f76:	f000 f965 	bl	8009244 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008f7a:	4b15      	ldr	r3, [pc, #84]	; (8008fd0 <prvCheckForValidListAndQueue+0x60>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d120      	bne.n	8008fc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008f82:	4814      	ldr	r0, [pc, #80]	; (8008fd4 <prvCheckForValidListAndQueue+0x64>)
 8008f84:	f7fd fb44 	bl	8006610 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008f88:	4813      	ldr	r0, [pc, #76]	; (8008fd8 <prvCheckForValidListAndQueue+0x68>)
 8008f8a:	f7fd fb41 	bl	8006610 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008f8e:	4b13      	ldr	r3, [pc, #76]	; (8008fdc <prvCheckForValidListAndQueue+0x6c>)
 8008f90:	4a10      	ldr	r2, [pc, #64]	; (8008fd4 <prvCheckForValidListAndQueue+0x64>)
 8008f92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008f94:	4b12      	ldr	r3, [pc, #72]	; (8008fe0 <prvCheckForValidListAndQueue+0x70>)
 8008f96:	4a10      	ldr	r2, [pc, #64]	; (8008fd8 <prvCheckForValidListAndQueue+0x68>)
 8008f98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	4b11      	ldr	r3, [pc, #68]	; (8008fe4 <prvCheckForValidListAndQueue+0x74>)
 8008fa0:	4a11      	ldr	r2, [pc, #68]	; (8008fe8 <prvCheckForValidListAndQueue+0x78>)
 8008fa2:	2110      	movs	r1, #16
 8008fa4:	2014      	movs	r0, #20
 8008fa6:	f7fd fc4f 	bl	8006848 <xQueueGenericCreateStatic>
 8008faa:	4603      	mov	r3, r0
 8008fac:	4a08      	ldr	r2, [pc, #32]	; (8008fd0 <prvCheckForValidListAndQueue+0x60>)
 8008fae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008fb0:	4b07      	ldr	r3, [pc, #28]	; (8008fd0 <prvCheckForValidListAndQueue+0x60>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d005      	beq.n	8008fc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008fb8:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <prvCheckForValidListAndQueue+0x60>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	490b      	ldr	r1, [pc, #44]	; (8008fec <prvCheckForValidListAndQueue+0x7c>)
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fe fada 	bl	8007578 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fc4:	f000 f96e 	bl	80092a4 <vPortExitCritical>
}
 8008fc8:	bf00      	nop
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	20002380 	.word	0x20002380
 8008fd4:	20002350 	.word	0x20002350
 8008fd8:	20002364 	.word	0x20002364
 8008fdc:	20002378 	.word	0x20002378
 8008fe0:	2000237c 	.word	0x2000237c
 8008fe4:	200024cc 	.word	0x200024cc
 8008fe8:	2000238c 	.word	0x2000238c
 8008fec:	0800cda4 	.word	0x0800cda4

08008ff0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	3b04      	subs	r3, #4
 8009000:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009008:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3b04      	subs	r3, #4
 800900e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	f023 0201 	bic.w	r2, r3, #1
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	3b04      	subs	r3, #4
 800901e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009020:	4a0c      	ldr	r2, [pc, #48]	; (8009054 <pxPortInitialiseStack+0x64>)
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	3b14      	subs	r3, #20
 800902a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3b04      	subs	r3, #4
 8009036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f06f 0202 	mvn.w	r2, #2
 800903e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	3b20      	subs	r3, #32
 8009044:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009046:	68fb      	ldr	r3, [r7, #12]
}
 8009048:	4618      	mov	r0, r3
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	08009059 	.word	0x08009059

08009058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800905e:	2300      	movs	r3, #0
 8009060:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009062:	4b12      	ldr	r3, [pc, #72]	; (80090ac <prvTaskExitError+0x54>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800906a:	d00a      	beq.n	8009082 <prvTaskExitError+0x2a>
	__asm volatile
 800906c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009070:	f383 8811 	msr	BASEPRI, r3
 8009074:	f3bf 8f6f 	isb	sy
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	60fb      	str	r3, [r7, #12]
}
 800907e:	bf00      	nop
 8009080:	e7fe      	b.n	8009080 <prvTaskExitError+0x28>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	60bb      	str	r3, [r7, #8]
}
 8009094:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009096:	bf00      	nop
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d0fc      	beq.n	8009098 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800909e:	bf00      	nop
 80090a0:	bf00      	nop
 80090a2:	3714      	adds	r7, #20
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	200000c4 	.word	0x200000c4

080090b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80090b0:	4b07      	ldr	r3, [pc, #28]	; (80090d0 <pxCurrentTCBConst2>)
 80090b2:	6819      	ldr	r1, [r3, #0]
 80090b4:	6808      	ldr	r0, [r1, #0]
 80090b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ba:	f380 8809 	msr	PSP, r0
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	f04f 0000 	mov.w	r0, #0
 80090c6:	f380 8811 	msr	BASEPRI, r0
 80090ca:	4770      	bx	lr
 80090cc:	f3af 8000 	nop.w

080090d0 <pxCurrentTCBConst2>:
 80090d0:	20002114 	.word	0x20002114
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80090d4:	bf00      	nop
 80090d6:	bf00      	nop

080090d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80090d8:	4808      	ldr	r0, [pc, #32]	; (80090fc <prvPortStartFirstTask+0x24>)
 80090da:	6800      	ldr	r0, [r0, #0]
 80090dc:	6800      	ldr	r0, [r0, #0]
 80090de:	f380 8808 	msr	MSP, r0
 80090e2:	f04f 0000 	mov.w	r0, #0
 80090e6:	f380 8814 	msr	CONTROL, r0
 80090ea:	b662      	cpsie	i
 80090ec:	b661      	cpsie	f
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	df00      	svc	0
 80090f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80090fa:	bf00      	nop
 80090fc:	e000ed08 	.word	0xe000ed08

08009100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b086      	sub	sp, #24
 8009104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009106:	4b46      	ldr	r3, [pc, #280]	; (8009220 <xPortStartScheduler+0x120>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a46      	ldr	r2, [pc, #280]	; (8009224 <xPortStartScheduler+0x124>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d10a      	bne.n	8009126 <xPortStartScheduler+0x26>
	__asm volatile
 8009110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	613b      	str	r3, [r7, #16]
}
 8009122:	bf00      	nop
 8009124:	e7fe      	b.n	8009124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009126:	4b3e      	ldr	r3, [pc, #248]	; (8009220 <xPortStartScheduler+0x120>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a3f      	ldr	r2, [pc, #252]	; (8009228 <xPortStartScheduler+0x128>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d10a      	bne.n	8009146 <xPortStartScheduler+0x46>
	__asm volatile
 8009130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	60fb      	str	r3, [r7, #12]
}
 8009142:	bf00      	nop
 8009144:	e7fe      	b.n	8009144 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009146:	4b39      	ldr	r3, [pc, #228]	; (800922c <xPortStartScheduler+0x12c>)
 8009148:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	b2db      	uxtb	r3, r3
 8009150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	22ff      	movs	r2, #255	; 0xff
 8009156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009160:	78fb      	ldrb	r3, [r7, #3]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009168:	b2da      	uxtb	r2, r3
 800916a:	4b31      	ldr	r3, [pc, #196]	; (8009230 <xPortStartScheduler+0x130>)
 800916c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800916e:	4b31      	ldr	r3, [pc, #196]	; (8009234 <xPortStartScheduler+0x134>)
 8009170:	2207      	movs	r2, #7
 8009172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009174:	e009      	b.n	800918a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009176:	4b2f      	ldr	r3, [pc, #188]	; (8009234 <xPortStartScheduler+0x134>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3b01      	subs	r3, #1
 800917c:	4a2d      	ldr	r2, [pc, #180]	; (8009234 <xPortStartScheduler+0x134>)
 800917e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009180:	78fb      	ldrb	r3, [r7, #3]
 8009182:	b2db      	uxtb	r3, r3
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	b2db      	uxtb	r3, r3
 8009188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800918a:	78fb      	ldrb	r3, [r7, #3]
 800918c:	b2db      	uxtb	r3, r3
 800918e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009192:	2b80      	cmp	r3, #128	; 0x80
 8009194:	d0ef      	beq.n	8009176 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009196:	4b27      	ldr	r3, [pc, #156]	; (8009234 <xPortStartScheduler+0x134>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f1c3 0307 	rsb	r3, r3, #7
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d00a      	beq.n	80091b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80091a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a6:	f383 8811 	msr	BASEPRI, r3
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	f3bf 8f4f 	dsb	sy
 80091b2:	60bb      	str	r3, [r7, #8]
}
 80091b4:	bf00      	nop
 80091b6:	e7fe      	b.n	80091b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80091b8:	4b1e      	ldr	r3, [pc, #120]	; (8009234 <xPortStartScheduler+0x134>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	021b      	lsls	r3, r3, #8
 80091be:	4a1d      	ldr	r2, [pc, #116]	; (8009234 <xPortStartScheduler+0x134>)
 80091c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80091c2:	4b1c      	ldr	r3, [pc, #112]	; (8009234 <xPortStartScheduler+0x134>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80091ca:	4a1a      	ldr	r2, [pc, #104]	; (8009234 <xPortStartScheduler+0x134>)
 80091cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80091d6:	4b18      	ldr	r3, [pc, #96]	; (8009238 <xPortStartScheduler+0x138>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a17      	ldr	r2, [pc, #92]	; (8009238 <xPortStartScheduler+0x138>)
 80091dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80091e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80091e2:	4b15      	ldr	r3, [pc, #84]	; (8009238 <xPortStartScheduler+0x138>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a14      	ldr	r2, [pc, #80]	; (8009238 <xPortStartScheduler+0x138>)
 80091e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80091ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80091ee:	f000 f8dd 	bl	80093ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80091f2:	4b12      	ldr	r3, [pc, #72]	; (800923c <xPortStartScheduler+0x13c>)
 80091f4:	2200      	movs	r2, #0
 80091f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80091f8:	f000 f8f6 	bl	80093e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80091fc:	4b10      	ldr	r3, [pc, #64]	; (8009240 <xPortStartScheduler+0x140>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a0f      	ldr	r2, [pc, #60]	; (8009240 <xPortStartScheduler+0x140>)
 8009202:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009206:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009208:	f7ff ff66 	bl	80090d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800920c:	f7fe fde6 	bl	8007ddc <vTaskSwitchContext>
	prvTaskExitError();
 8009210:	f7ff ff22 	bl	8009058 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3718      	adds	r7, #24
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	e000ed00 	.word	0xe000ed00
 8009224:	410fc271 	.word	0x410fc271
 8009228:	410fc270 	.word	0x410fc270
 800922c:	e000e400 	.word	0xe000e400
 8009230:	2000251c 	.word	0x2000251c
 8009234:	20002520 	.word	0x20002520
 8009238:	e000ed20 	.word	0xe000ed20
 800923c:	200000c4 	.word	0x200000c4
 8009240:	e000ef34 	.word	0xe000ef34

08009244 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
	__asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	607b      	str	r3, [r7, #4]
}
 800925c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800925e:	4b0f      	ldr	r3, [pc, #60]	; (800929c <vPortEnterCritical+0x58>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	3301      	adds	r3, #1
 8009264:	4a0d      	ldr	r2, [pc, #52]	; (800929c <vPortEnterCritical+0x58>)
 8009266:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009268:	4b0c      	ldr	r3, [pc, #48]	; (800929c <vPortEnterCritical+0x58>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d10f      	bne.n	8009290 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009270:	4b0b      	ldr	r3, [pc, #44]	; (80092a0 <vPortEnterCritical+0x5c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	b2db      	uxtb	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00a      	beq.n	8009290 <vPortEnterCritical+0x4c>
	__asm volatile
 800927a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	603b      	str	r3, [r7, #0]
}
 800928c:	bf00      	nop
 800928e:	e7fe      	b.n	800928e <vPortEnterCritical+0x4a>
	}
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	200000c4 	.word	0x200000c4
 80092a0:	e000ed04 	.word	0xe000ed04

080092a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092a4:	b480      	push	{r7}
 80092a6:	b083      	sub	sp, #12
 80092a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80092aa:	4b12      	ldr	r3, [pc, #72]	; (80092f4 <vPortExitCritical+0x50>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d10a      	bne.n	80092c8 <vPortExitCritical+0x24>
	__asm volatile
 80092b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b6:	f383 8811 	msr	BASEPRI, r3
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	607b      	str	r3, [r7, #4]
}
 80092c4:	bf00      	nop
 80092c6:	e7fe      	b.n	80092c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80092c8:	4b0a      	ldr	r3, [pc, #40]	; (80092f4 <vPortExitCritical+0x50>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3b01      	subs	r3, #1
 80092ce:	4a09      	ldr	r2, [pc, #36]	; (80092f4 <vPortExitCritical+0x50>)
 80092d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80092d2:	4b08      	ldr	r3, [pc, #32]	; (80092f4 <vPortExitCritical+0x50>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d105      	bne.n	80092e6 <vPortExitCritical+0x42>
 80092da:	2300      	movs	r3, #0
 80092dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	f383 8811 	msr	BASEPRI, r3
}
 80092e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80092e6:	bf00      	nop
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	200000c4 	.word	0x200000c4
	...

08009300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009300:	f3ef 8009 	mrs	r0, PSP
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	4b15      	ldr	r3, [pc, #84]	; (8009360 <pxCurrentTCBConst>)
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	f01e 0f10 	tst.w	lr, #16
 8009310:	bf08      	it	eq
 8009312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931a:	6010      	str	r0, [r2, #0]
 800931c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009320:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009324:	f380 8811 	msr	BASEPRI, r0
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f7fe fd54 	bl	8007ddc <vTaskSwitchContext>
 8009334:	f04f 0000 	mov.w	r0, #0
 8009338:	f380 8811 	msr	BASEPRI, r0
 800933c:	bc09      	pop	{r0, r3}
 800933e:	6819      	ldr	r1, [r3, #0]
 8009340:	6808      	ldr	r0, [r1, #0]
 8009342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009346:	f01e 0f10 	tst.w	lr, #16
 800934a:	bf08      	it	eq
 800934c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009350:	f380 8809 	msr	PSP, r0
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	f3af 8000 	nop.w

08009360 <pxCurrentTCBConst>:
 8009360:	20002114 	.word	0x20002114
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop

08009368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	607b      	str	r3, [r7, #4]
}
 8009380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009382:	f7fe fc73 	bl	8007c6c <xTaskIncrementTick>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d003      	beq.n	8009394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800938c:	4b06      	ldr	r3, [pc, #24]	; (80093a8 <xPortSysTickHandler+0x40>)
 800938e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	2300      	movs	r3, #0
 8009396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	f383 8811 	msr	BASEPRI, r3
}
 800939e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093a0:	bf00      	nop
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	e000ed04 	.word	0xe000ed04

080093ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093ac:	b480      	push	{r7}
 80093ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093b0:	4b09      	ldr	r3, [pc, #36]	; (80093d8 <vPortSetupTimerInterrupt+0x2c>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093b6:	4b09      	ldr	r3, [pc, #36]	; (80093dc <vPortSetupTimerInterrupt+0x30>)
 80093b8:	2200      	movs	r2, #0
 80093ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093bc:	4b08      	ldr	r3, [pc, #32]	; (80093e0 <vPortSetupTimerInterrupt+0x34>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a08      	ldr	r2, [pc, #32]	; (80093e4 <vPortSetupTimerInterrupt+0x38>)
 80093c2:	3b01      	subs	r3, #1
 80093c4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093c6:	4b04      	ldr	r3, [pc, #16]	; (80093d8 <vPortSetupTimerInterrupt+0x2c>)
 80093c8:	2207      	movs	r2, #7
 80093ca:	601a      	str	r2, [r3, #0]
}
 80093cc:	bf00      	nop
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr
 80093d6:	bf00      	nop
 80093d8:	e000e010 	.word	0xe000e010
 80093dc:	e000e018 	.word	0xe000e018
 80093e0:	200000b8 	.word	0x200000b8
 80093e4:	e000e014 	.word	0xe000e014

080093e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80093e8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80093f8 <vPortEnableVFP+0x10>
 80093ec:	6801      	ldr	r1, [r0, #0]
 80093ee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80093f2:	6001      	str	r1, [r0, #0]
 80093f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80093f6:	bf00      	nop
 80093f8:	e000ed88 	.word	0xe000ed88

080093fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009402:	f3ef 8305 	mrs	r3, IPSR
 8009406:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2b0f      	cmp	r3, #15
 800940c:	d914      	bls.n	8009438 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800940e:	4a17      	ldr	r2, [pc, #92]	; (800946c <vPortValidateInterruptPriority+0x70>)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	4413      	add	r3, r2
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009418:	4b15      	ldr	r3, [pc, #84]	; (8009470 <vPortValidateInterruptPriority+0x74>)
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	7afa      	ldrb	r2, [r7, #11]
 800941e:	429a      	cmp	r2, r3
 8009420:	d20a      	bcs.n	8009438 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	607b      	str	r3, [r7, #4]
}
 8009434:	bf00      	nop
 8009436:	e7fe      	b.n	8009436 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009438:	4b0e      	ldr	r3, [pc, #56]	; (8009474 <vPortValidateInterruptPriority+0x78>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009440:	4b0d      	ldr	r3, [pc, #52]	; (8009478 <vPortValidateInterruptPriority+0x7c>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	429a      	cmp	r2, r3
 8009446:	d90a      	bls.n	800945e <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800944c:	f383 8811 	msr	BASEPRI, r3
 8009450:	f3bf 8f6f 	isb	sy
 8009454:	f3bf 8f4f 	dsb	sy
 8009458:	603b      	str	r3, [r7, #0]
}
 800945a:	bf00      	nop
 800945c:	e7fe      	b.n	800945c <vPortValidateInterruptPriority+0x60>
	}
 800945e:	bf00      	nop
 8009460:	3714      	adds	r7, #20
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	e000e3f0 	.word	0xe000e3f0
 8009470:	2000251c 	.word	0x2000251c
 8009474:	e000ed0c 	.word	0xe000ed0c
 8009478:	20002520 	.word	0x20002520

0800947c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b08a      	sub	sp, #40	; 0x28
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009484:	2300      	movs	r3, #0
 8009486:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009488:	f7fe fb36 	bl	8007af8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800948c:	4b5b      	ldr	r3, [pc, #364]	; (80095fc <pvPortMalloc+0x180>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009494:	f000 f920 	bl	80096d8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009498:	4b59      	ldr	r3, [pc, #356]	; (8009600 <pvPortMalloc+0x184>)
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4013      	ands	r3, r2
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f040 8093 	bne.w	80095cc <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d01d      	beq.n	80094e8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80094ac:	2208      	movs	r2, #8
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4413      	add	r3, r2
 80094b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f003 0307 	and.w	r3, r3, #7
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d014      	beq.n	80094e8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f023 0307 	bic.w	r3, r3, #7
 80094c4:	3308      	adds	r3, #8
 80094c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f003 0307 	and.w	r3, r3, #7
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d00a      	beq.n	80094e8 <pvPortMalloc+0x6c>
	__asm volatile
 80094d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d6:	f383 8811 	msr	BASEPRI, r3
 80094da:	f3bf 8f6f 	isb	sy
 80094de:	f3bf 8f4f 	dsb	sy
 80094e2:	617b      	str	r3, [r7, #20]
}
 80094e4:	bf00      	nop
 80094e6:	e7fe      	b.n	80094e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d06e      	beq.n	80095cc <pvPortMalloc+0x150>
 80094ee:	4b45      	ldr	r3, [pc, #276]	; (8009604 <pvPortMalloc+0x188>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d869      	bhi.n	80095cc <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80094f8:	4b43      	ldr	r3, [pc, #268]	; (8009608 <pvPortMalloc+0x18c>)
 80094fa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80094fc:	4b42      	ldr	r3, [pc, #264]	; (8009608 <pvPortMalloc+0x18c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009502:	e004      	b.n	800950e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009506:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800950e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	429a      	cmp	r2, r3
 8009516:	d903      	bls.n	8009520 <pvPortMalloc+0xa4>
 8009518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1f1      	bne.n	8009504 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009520:	4b36      	ldr	r3, [pc, #216]	; (80095fc <pvPortMalloc+0x180>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009526:	429a      	cmp	r2, r3
 8009528:	d050      	beq.n	80095cc <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800952a:	6a3b      	ldr	r3, [r7, #32]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2208      	movs	r2, #8
 8009530:	4413      	add	r3, r2
 8009532:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800953c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953e:	685a      	ldr	r2, [r3, #4]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	1ad2      	subs	r2, r2, r3
 8009544:	2308      	movs	r3, #8
 8009546:	005b      	lsls	r3, r3, #1
 8009548:	429a      	cmp	r2, r3
 800954a:	d91f      	bls.n	800958c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800954c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4413      	add	r3, r2
 8009552:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <pvPortMalloc+0xf8>
	__asm volatile
 800955e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	613b      	str	r3, [r7, #16]
}
 8009570:	bf00      	nop
 8009572:	e7fe      	b.n	8009572 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	685a      	ldr	r2, [r3, #4]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	1ad2      	subs	r2, r2, r3
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009586:	69b8      	ldr	r0, [r7, #24]
 8009588:	f000 f908 	bl	800979c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800958c:	4b1d      	ldr	r3, [pc, #116]	; (8009604 <pvPortMalloc+0x188>)
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	1ad3      	subs	r3, r2, r3
 8009596:	4a1b      	ldr	r2, [pc, #108]	; (8009604 <pvPortMalloc+0x188>)
 8009598:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800959a:	4b1a      	ldr	r3, [pc, #104]	; (8009604 <pvPortMalloc+0x188>)
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	4b1b      	ldr	r3, [pc, #108]	; (800960c <pvPortMalloc+0x190>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d203      	bcs.n	80095ae <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095a6:	4b17      	ldr	r3, [pc, #92]	; (8009604 <pvPortMalloc+0x188>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a18      	ldr	r2, [pc, #96]	; (800960c <pvPortMalloc+0x190>)
 80095ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	4b13      	ldr	r3, [pc, #76]	; (8009600 <pvPortMalloc+0x184>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	431a      	orrs	r2, r3
 80095b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095be:	2200      	movs	r2, #0
 80095c0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095c2:	4b13      	ldr	r3, [pc, #76]	; (8009610 <pvPortMalloc+0x194>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3301      	adds	r3, #1
 80095c8:	4a11      	ldr	r2, [pc, #68]	; (8009610 <pvPortMalloc+0x194>)
 80095ca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095cc:	f7fe faa2 	bl	8007b14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	f003 0307 	and.w	r3, r3, #7
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00a      	beq.n	80095f0 <pvPortMalloc+0x174>
	__asm volatile
 80095da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095de:	f383 8811 	msr	BASEPRI, r3
 80095e2:	f3bf 8f6f 	isb	sy
 80095e6:	f3bf 8f4f 	dsb	sy
 80095ea:	60fb      	str	r3, [r7, #12]
}
 80095ec:	bf00      	nop
 80095ee:	e7fe      	b.n	80095ee <pvPortMalloc+0x172>
	return pvReturn;
 80095f0:	69fb      	ldr	r3, [r7, #28]
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3728      	adds	r7, #40	; 0x28
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	2000612c 	.word	0x2000612c
 8009600:	20006140 	.word	0x20006140
 8009604:	20006130 	.word	0x20006130
 8009608:	20006124 	.word	0x20006124
 800960c:	20006134 	.word	0x20006134
 8009610:	20006138 	.word	0x20006138

08009614 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d04d      	beq.n	80096c2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009626:	2308      	movs	r3, #8
 8009628:	425b      	negs	r3, r3
 800962a:	697a      	ldr	r2, [r7, #20]
 800962c:	4413      	add	r3, r2
 800962e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	685a      	ldr	r2, [r3, #4]
 8009638:	4b24      	ldr	r3, [pc, #144]	; (80096cc <vPortFree+0xb8>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4013      	ands	r3, r2
 800963e:	2b00      	cmp	r3, #0
 8009640:	d10a      	bne.n	8009658 <vPortFree+0x44>
	__asm volatile
 8009642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009646:	f383 8811 	msr	BASEPRI, r3
 800964a:	f3bf 8f6f 	isb	sy
 800964e:	f3bf 8f4f 	dsb	sy
 8009652:	60fb      	str	r3, [r7, #12]
}
 8009654:	bf00      	nop
 8009656:	e7fe      	b.n	8009656 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00a      	beq.n	8009676 <vPortFree+0x62>
	__asm volatile
 8009660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009664:	f383 8811 	msr	BASEPRI, r3
 8009668:	f3bf 8f6f 	isb	sy
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	60bb      	str	r3, [r7, #8]
}
 8009672:	bf00      	nop
 8009674:	e7fe      	b.n	8009674 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	685a      	ldr	r2, [r3, #4]
 800967a:	4b14      	ldr	r3, [pc, #80]	; (80096cc <vPortFree+0xb8>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4013      	ands	r3, r2
 8009680:	2b00      	cmp	r3, #0
 8009682:	d01e      	beq.n	80096c2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d11a      	bne.n	80096c2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	685a      	ldr	r2, [r3, #4]
 8009690:	4b0e      	ldr	r3, [pc, #56]	; (80096cc <vPortFree+0xb8>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	43db      	mvns	r3, r3
 8009696:	401a      	ands	r2, r3
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800969c:	f7fe fa2c 	bl	8007af8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	685a      	ldr	r2, [r3, #4]
 80096a4:	4b0a      	ldr	r3, [pc, #40]	; (80096d0 <vPortFree+0xbc>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4413      	add	r3, r2
 80096aa:	4a09      	ldr	r2, [pc, #36]	; (80096d0 <vPortFree+0xbc>)
 80096ac:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096ae:	6938      	ldr	r0, [r7, #16]
 80096b0:	f000 f874 	bl	800979c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096b4:	4b07      	ldr	r3, [pc, #28]	; (80096d4 <vPortFree+0xc0>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	3301      	adds	r3, #1
 80096ba:	4a06      	ldr	r2, [pc, #24]	; (80096d4 <vPortFree+0xc0>)
 80096bc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096be:	f7fe fa29 	bl	8007b14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096c2:	bf00      	nop
 80096c4:	3718      	adds	r7, #24
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20006140 	.word	0x20006140
 80096d0:	20006130 	.word	0x20006130
 80096d4:	2000613c 	.word	0x2000613c

080096d8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80096de:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80096e2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80096e4:	4b27      	ldr	r3, [pc, #156]	; (8009784 <prvHeapInit+0xac>)
 80096e6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f003 0307 	and.w	r3, r3, #7
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00c      	beq.n	800970c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	3307      	adds	r3, #7
 80096f6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f023 0307 	bic.w	r3, r3, #7
 80096fe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009700:	68ba      	ldr	r2, [r7, #8]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	1ad3      	subs	r3, r2, r3
 8009706:	4a1f      	ldr	r2, [pc, #124]	; (8009784 <prvHeapInit+0xac>)
 8009708:	4413      	add	r3, r2
 800970a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009710:	4a1d      	ldr	r2, [pc, #116]	; (8009788 <prvHeapInit+0xb0>)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009716:	4b1c      	ldr	r3, [pc, #112]	; (8009788 <prvHeapInit+0xb0>)
 8009718:	2200      	movs	r2, #0
 800971a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	4413      	add	r3, r2
 8009722:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009724:	2208      	movs	r2, #8
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	1a9b      	subs	r3, r3, r2
 800972a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f023 0307 	bic.w	r3, r3, #7
 8009732:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	4a15      	ldr	r2, [pc, #84]	; (800978c <prvHeapInit+0xb4>)
 8009738:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800973a:	4b14      	ldr	r3, [pc, #80]	; (800978c <prvHeapInit+0xb4>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2200      	movs	r2, #0
 8009740:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009742:	4b12      	ldr	r3, [pc, #72]	; (800978c <prvHeapInit+0xb4>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2200      	movs	r2, #0
 8009748:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	68fa      	ldr	r2, [r7, #12]
 8009752:	1ad2      	subs	r2, r2, r3
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009758:	4b0c      	ldr	r3, [pc, #48]	; (800978c <prvHeapInit+0xb4>)
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	4a0a      	ldr	r2, [pc, #40]	; (8009790 <prvHeapInit+0xb8>)
 8009766:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	4a09      	ldr	r2, [pc, #36]	; (8009794 <prvHeapInit+0xbc>)
 800976e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009770:	4b09      	ldr	r3, [pc, #36]	; (8009798 <prvHeapInit+0xc0>)
 8009772:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009776:	601a      	str	r2, [r3, #0]
}
 8009778:	bf00      	nop
 800977a:	3714      	adds	r7, #20
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr
 8009784:	20002524 	.word	0x20002524
 8009788:	20006124 	.word	0x20006124
 800978c:	2000612c 	.word	0x2000612c
 8009790:	20006134 	.word	0x20006134
 8009794:	20006130 	.word	0x20006130
 8009798:	20006140 	.word	0x20006140

0800979c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800979c:	b480      	push	{r7}
 800979e:	b085      	sub	sp, #20
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097a4:	4b28      	ldr	r3, [pc, #160]	; (8009848 <prvInsertBlockIntoFreeList+0xac>)
 80097a6:	60fb      	str	r3, [r7, #12]
 80097a8:	e002      	b.n	80097b0 <prvInsertBlockIntoFreeList+0x14>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	60fb      	str	r3, [r7, #12]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d8f7      	bhi.n	80097aa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	68ba      	ldr	r2, [r7, #8]
 80097c4:	4413      	add	r3, r2
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d108      	bne.n	80097de <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	441a      	add	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	68ba      	ldr	r2, [r7, #8]
 80097e8:	441a      	add	r2, r3
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d118      	bne.n	8009824 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	4b15      	ldr	r3, [pc, #84]	; (800984c <prvInsertBlockIntoFreeList+0xb0>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d00d      	beq.n	800981a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	441a      	add	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	601a      	str	r2, [r3, #0]
 8009818:	e008      	b.n	800982c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800981a:	4b0c      	ldr	r3, [pc, #48]	; (800984c <prvInsertBlockIntoFreeList+0xb0>)
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	601a      	str	r2, [r3, #0]
 8009822:	e003      	b.n	800982c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	429a      	cmp	r2, r3
 8009832:	d002      	beq.n	800983a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800983a:	bf00      	nop
 800983c:	3714      	adds	r7, #20
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr
 8009846:	bf00      	nop
 8009848:	20006124 	.word	0x20006124
 800984c:	2000612c 	.word	0x2000612c

08009850 <__cvt>:
 8009850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009854:	ec55 4b10 	vmov	r4, r5, d0
 8009858:	2d00      	cmp	r5, #0
 800985a:	460e      	mov	r6, r1
 800985c:	4619      	mov	r1, r3
 800985e:	462b      	mov	r3, r5
 8009860:	bfbb      	ittet	lt
 8009862:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009866:	461d      	movlt	r5, r3
 8009868:	2300      	movge	r3, #0
 800986a:	232d      	movlt	r3, #45	; 0x2d
 800986c:	700b      	strb	r3, [r1, #0]
 800986e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009870:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009874:	4691      	mov	r9, r2
 8009876:	f023 0820 	bic.w	r8, r3, #32
 800987a:	bfbc      	itt	lt
 800987c:	4622      	movlt	r2, r4
 800987e:	4614      	movlt	r4, r2
 8009880:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009884:	d005      	beq.n	8009892 <__cvt+0x42>
 8009886:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800988a:	d100      	bne.n	800988e <__cvt+0x3e>
 800988c:	3601      	adds	r6, #1
 800988e:	2102      	movs	r1, #2
 8009890:	e000      	b.n	8009894 <__cvt+0x44>
 8009892:	2103      	movs	r1, #3
 8009894:	ab03      	add	r3, sp, #12
 8009896:	9301      	str	r3, [sp, #4]
 8009898:	ab02      	add	r3, sp, #8
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	ec45 4b10 	vmov	d0, r4, r5
 80098a0:	4653      	mov	r3, sl
 80098a2:	4632      	mov	r2, r6
 80098a4:	f001 f830 	bl	800a908 <_dtoa_r>
 80098a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80098ac:	4607      	mov	r7, r0
 80098ae:	d102      	bne.n	80098b6 <__cvt+0x66>
 80098b0:	f019 0f01 	tst.w	r9, #1
 80098b4:	d022      	beq.n	80098fc <__cvt+0xac>
 80098b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098ba:	eb07 0906 	add.w	r9, r7, r6
 80098be:	d110      	bne.n	80098e2 <__cvt+0x92>
 80098c0:	783b      	ldrb	r3, [r7, #0]
 80098c2:	2b30      	cmp	r3, #48	; 0x30
 80098c4:	d10a      	bne.n	80098dc <__cvt+0x8c>
 80098c6:	2200      	movs	r2, #0
 80098c8:	2300      	movs	r3, #0
 80098ca:	4620      	mov	r0, r4
 80098cc:	4629      	mov	r1, r5
 80098ce:	f7f7 f90b 	bl	8000ae8 <__aeabi_dcmpeq>
 80098d2:	b918      	cbnz	r0, 80098dc <__cvt+0x8c>
 80098d4:	f1c6 0601 	rsb	r6, r6, #1
 80098d8:	f8ca 6000 	str.w	r6, [sl]
 80098dc:	f8da 3000 	ldr.w	r3, [sl]
 80098e0:	4499      	add	r9, r3
 80098e2:	2200      	movs	r2, #0
 80098e4:	2300      	movs	r3, #0
 80098e6:	4620      	mov	r0, r4
 80098e8:	4629      	mov	r1, r5
 80098ea:	f7f7 f8fd 	bl	8000ae8 <__aeabi_dcmpeq>
 80098ee:	b108      	cbz	r0, 80098f4 <__cvt+0xa4>
 80098f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80098f4:	2230      	movs	r2, #48	; 0x30
 80098f6:	9b03      	ldr	r3, [sp, #12]
 80098f8:	454b      	cmp	r3, r9
 80098fa:	d307      	bcc.n	800990c <__cvt+0xbc>
 80098fc:	9b03      	ldr	r3, [sp, #12]
 80098fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009900:	1bdb      	subs	r3, r3, r7
 8009902:	4638      	mov	r0, r7
 8009904:	6013      	str	r3, [r2, #0]
 8009906:	b004      	add	sp, #16
 8009908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800990c:	1c59      	adds	r1, r3, #1
 800990e:	9103      	str	r1, [sp, #12]
 8009910:	701a      	strb	r2, [r3, #0]
 8009912:	e7f0      	b.n	80098f6 <__cvt+0xa6>

08009914 <__exponent>:
 8009914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009916:	4603      	mov	r3, r0
 8009918:	2900      	cmp	r1, #0
 800991a:	bfb8      	it	lt
 800991c:	4249      	neglt	r1, r1
 800991e:	f803 2b02 	strb.w	r2, [r3], #2
 8009922:	bfb4      	ite	lt
 8009924:	222d      	movlt	r2, #45	; 0x2d
 8009926:	222b      	movge	r2, #43	; 0x2b
 8009928:	2909      	cmp	r1, #9
 800992a:	7042      	strb	r2, [r0, #1]
 800992c:	dd2a      	ble.n	8009984 <__exponent+0x70>
 800992e:	f10d 0207 	add.w	r2, sp, #7
 8009932:	4617      	mov	r7, r2
 8009934:	260a      	movs	r6, #10
 8009936:	4694      	mov	ip, r2
 8009938:	fb91 f5f6 	sdiv	r5, r1, r6
 800993c:	fb06 1415 	mls	r4, r6, r5, r1
 8009940:	3430      	adds	r4, #48	; 0x30
 8009942:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009946:	460c      	mov	r4, r1
 8009948:	2c63      	cmp	r4, #99	; 0x63
 800994a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800994e:	4629      	mov	r1, r5
 8009950:	dcf1      	bgt.n	8009936 <__exponent+0x22>
 8009952:	3130      	adds	r1, #48	; 0x30
 8009954:	f1ac 0402 	sub.w	r4, ip, #2
 8009958:	f802 1c01 	strb.w	r1, [r2, #-1]
 800995c:	1c41      	adds	r1, r0, #1
 800995e:	4622      	mov	r2, r4
 8009960:	42ba      	cmp	r2, r7
 8009962:	d30a      	bcc.n	800997a <__exponent+0x66>
 8009964:	f10d 0209 	add.w	r2, sp, #9
 8009968:	eba2 020c 	sub.w	r2, r2, ip
 800996c:	42bc      	cmp	r4, r7
 800996e:	bf88      	it	hi
 8009970:	2200      	movhi	r2, #0
 8009972:	4413      	add	r3, r2
 8009974:	1a18      	subs	r0, r3, r0
 8009976:	b003      	add	sp, #12
 8009978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800997a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800997e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009982:	e7ed      	b.n	8009960 <__exponent+0x4c>
 8009984:	2330      	movs	r3, #48	; 0x30
 8009986:	3130      	adds	r1, #48	; 0x30
 8009988:	7083      	strb	r3, [r0, #2]
 800998a:	70c1      	strb	r1, [r0, #3]
 800998c:	1d03      	adds	r3, r0, #4
 800998e:	e7f1      	b.n	8009974 <__exponent+0x60>

08009990 <_printf_float>:
 8009990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009994:	ed2d 8b02 	vpush	{d8}
 8009998:	b08d      	sub	sp, #52	; 0x34
 800999a:	460c      	mov	r4, r1
 800999c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80099a0:	4616      	mov	r6, r2
 80099a2:	461f      	mov	r7, r3
 80099a4:	4605      	mov	r5, r0
 80099a6:	f000 fe4b 	bl	800a640 <_localeconv_r>
 80099aa:	f8d0 a000 	ldr.w	sl, [r0]
 80099ae:	4650      	mov	r0, sl
 80099b0:	f7f6 fc6e 	bl	8000290 <strlen>
 80099b4:	2300      	movs	r3, #0
 80099b6:	930a      	str	r3, [sp, #40]	; 0x28
 80099b8:	6823      	ldr	r3, [r4, #0]
 80099ba:	9305      	str	r3, [sp, #20]
 80099bc:	f8d8 3000 	ldr.w	r3, [r8]
 80099c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80099c4:	3307      	adds	r3, #7
 80099c6:	f023 0307 	bic.w	r3, r3, #7
 80099ca:	f103 0208 	add.w	r2, r3, #8
 80099ce:	f8c8 2000 	str.w	r2, [r8]
 80099d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099da:	9307      	str	r3, [sp, #28]
 80099dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80099e0:	ee08 0a10 	vmov	s16, r0
 80099e4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80099e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099ec:	4b9e      	ldr	r3, [pc, #632]	; (8009c68 <_printf_float+0x2d8>)
 80099ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80099f2:	f7f7 f8ab 	bl	8000b4c <__aeabi_dcmpun>
 80099f6:	bb88      	cbnz	r0, 8009a5c <_printf_float+0xcc>
 80099f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099fc:	4b9a      	ldr	r3, [pc, #616]	; (8009c68 <_printf_float+0x2d8>)
 80099fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a02:	f7f7 f885 	bl	8000b10 <__aeabi_dcmple>
 8009a06:	bb48      	cbnz	r0, 8009a5c <_printf_float+0xcc>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	4649      	mov	r1, r9
 8009a10:	f7f7 f874 	bl	8000afc <__aeabi_dcmplt>
 8009a14:	b110      	cbz	r0, 8009a1c <_printf_float+0x8c>
 8009a16:	232d      	movs	r3, #45	; 0x2d
 8009a18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a1c:	4a93      	ldr	r2, [pc, #588]	; (8009c6c <_printf_float+0x2dc>)
 8009a1e:	4b94      	ldr	r3, [pc, #592]	; (8009c70 <_printf_float+0x2e0>)
 8009a20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a24:	bf94      	ite	ls
 8009a26:	4690      	movls	r8, r2
 8009a28:	4698      	movhi	r8, r3
 8009a2a:	2303      	movs	r3, #3
 8009a2c:	6123      	str	r3, [r4, #16]
 8009a2e:	9b05      	ldr	r3, [sp, #20]
 8009a30:	f023 0304 	bic.w	r3, r3, #4
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	f04f 0900 	mov.w	r9, #0
 8009a3a:	9700      	str	r7, [sp, #0]
 8009a3c:	4633      	mov	r3, r6
 8009a3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a40:	4621      	mov	r1, r4
 8009a42:	4628      	mov	r0, r5
 8009a44:	f000 f9da 	bl	8009dfc <_printf_common>
 8009a48:	3001      	adds	r0, #1
 8009a4a:	f040 8090 	bne.w	8009b6e <_printf_float+0x1de>
 8009a4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a52:	b00d      	add	sp, #52	; 0x34
 8009a54:	ecbd 8b02 	vpop	{d8}
 8009a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a5c:	4642      	mov	r2, r8
 8009a5e:	464b      	mov	r3, r9
 8009a60:	4640      	mov	r0, r8
 8009a62:	4649      	mov	r1, r9
 8009a64:	f7f7 f872 	bl	8000b4c <__aeabi_dcmpun>
 8009a68:	b140      	cbz	r0, 8009a7c <_printf_float+0xec>
 8009a6a:	464b      	mov	r3, r9
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	bfbc      	itt	lt
 8009a70:	232d      	movlt	r3, #45	; 0x2d
 8009a72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009a76:	4a7f      	ldr	r2, [pc, #508]	; (8009c74 <_printf_float+0x2e4>)
 8009a78:	4b7f      	ldr	r3, [pc, #508]	; (8009c78 <_printf_float+0x2e8>)
 8009a7a:	e7d1      	b.n	8009a20 <_printf_float+0x90>
 8009a7c:	6863      	ldr	r3, [r4, #4]
 8009a7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009a82:	9206      	str	r2, [sp, #24]
 8009a84:	1c5a      	adds	r2, r3, #1
 8009a86:	d13f      	bne.n	8009b08 <_printf_float+0x178>
 8009a88:	2306      	movs	r3, #6
 8009a8a:	6063      	str	r3, [r4, #4]
 8009a8c:	9b05      	ldr	r3, [sp, #20]
 8009a8e:	6861      	ldr	r1, [r4, #4]
 8009a90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009a94:	2300      	movs	r3, #0
 8009a96:	9303      	str	r3, [sp, #12]
 8009a98:	ab0a      	add	r3, sp, #40	; 0x28
 8009a9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009a9e:	ab09      	add	r3, sp, #36	; 0x24
 8009aa0:	ec49 8b10 	vmov	d0, r8, r9
 8009aa4:	9300      	str	r3, [sp, #0]
 8009aa6:	6022      	str	r2, [r4, #0]
 8009aa8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009aac:	4628      	mov	r0, r5
 8009aae:	f7ff fecf 	bl	8009850 <__cvt>
 8009ab2:	9b06      	ldr	r3, [sp, #24]
 8009ab4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ab6:	2b47      	cmp	r3, #71	; 0x47
 8009ab8:	4680      	mov	r8, r0
 8009aba:	d108      	bne.n	8009ace <_printf_float+0x13e>
 8009abc:	1cc8      	adds	r0, r1, #3
 8009abe:	db02      	blt.n	8009ac6 <_printf_float+0x136>
 8009ac0:	6863      	ldr	r3, [r4, #4]
 8009ac2:	4299      	cmp	r1, r3
 8009ac4:	dd41      	ble.n	8009b4a <_printf_float+0x1ba>
 8009ac6:	f1ab 0302 	sub.w	r3, fp, #2
 8009aca:	fa5f fb83 	uxtb.w	fp, r3
 8009ace:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ad2:	d820      	bhi.n	8009b16 <_printf_float+0x186>
 8009ad4:	3901      	subs	r1, #1
 8009ad6:	465a      	mov	r2, fp
 8009ad8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009adc:	9109      	str	r1, [sp, #36]	; 0x24
 8009ade:	f7ff ff19 	bl	8009914 <__exponent>
 8009ae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ae4:	1813      	adds	r3, r2, r0
 8009ae6:	2a01      	cmp	r2, #1
 8009ae8:	4681      	mov	r9, r0
 8009aea:	6123      	str	r3, [r4, #16]
 8009aec:	dc02      	bgt.n	8009af4 <_printf_float+0x164>
 8009aee:	6822      	ldr	r2, [r4, #0]
 8009af0:	07d2      	lsls	r2, r2, #31
 8009af2:	d501      	bpl.n	8009af8 <_printf_float+0x168>
 8009af4:	3301      	adds	r3, #1
 8009af6:	6123      	str	r3, [r4, #16]
 8009af8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d09c      	beq.n	8009a3a <_printf_float+0xaa>
 8009b00:	232d      	movs	r3, #45	; 0x2d
 8009b02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b06:	e798      	b.n	8009a3a <_printf_float+0xaa>
 8009b08:	9a06      	ldr	r2, [sp, #24]
 8009b0a:	2a47      	cmp	r2, #71	; 0x47
 8009b0c:	d1be      	bne.n	8009a8c <_printf_float+0xfc>
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1bc      	bne.n	8009a8c <_printf_float+0xfc>
 8009b12:	2301      	movs	r3, #1
 8009b14:	e7b9      	b.n	8009a8a <_printf_float+0xfa>
 8009b16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b1a:	d118      	bne.n	8009b4e <_printf_float+0x1be>
 8009b1c:	2900      	cmp	r1, #0
 8009b1e:	6863      	ldr	r3, [r4, #4]
 8009b20:	dd0b      	ble.n	8009b3a <_printf_float+0x1aa>
 8009b22:	6121      	str	r1, [r4, #16]
 8009b24:	b913      	cbnz	r3, 8009b2c <_printf_float+0x19c>
 8009b26:	6822      	ldr	r2, [r4, #0]
 8009b28:	07d0      	lsls	r0, r2, #31
 8009b2a:	d502      	bpl.n	8009b32 <_printf_float+0x1a2>
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	440b      	add	r3, r1
 8009b30:	6123      	str	r3, [r4, #16]
 8009b32:	65a1      	str	r1, [r4, #88]	; 0x58
 8009b34:	f04f 0900 	mov.w	r9, #0
 8009b38:	e7de      	b.n	8009af8 <_printf_float+0x168>
 8009b3a:	b913      	cbnz	r3, 8009b42 <_printf_float+0x1b2>
 8009b3c:	6822      	ldr	r2, [r4, #0]
 8009b3e:	07d2      	lsls	r2, r2, #31
 8009b40:	d501      	bpl.n	8009b46 <_printf_float+0x1b6>
 8009b42:	3302      	adds	r3, #2
 8009b44:	e7f4      	b.n	8009b30 <_printf_float+0x1a0>
 8009b46:	2301      	movs	r3, #1
 8009b48:	e7f2      	b.n	8009b30 <_printf_float+0x1a0>
 8009b4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b50:	4299      	cmp	r1, r3
 8009b52:	db05      	blt.n	8009b60 <_printf_float+0x1d0>
 8009b54:	6823      	ldr	r3, [r4, #0]
 8009b56:	6121      	str	r1, [r4, #16]
 8009b58:	07d8      	lsls	r0, r3, #31
 8009b5a:	d5ea      	bpl.n	8009b32 <_printf_float+0x1a2>
 8009b5c:	1c4b      	adds	r3, r1, #1
 8009b5e:	e7e7      	b.n	8009b30 <_printf_float+0x1a0>
 8009b60:	2900      	cmp	r1, #0
 8009b62:	bfd4      	ite	le
 8009b64:	f1c1 0202 	rsble	r2, r1, #2
 8009b68:	2201      	movgt	r2, #1
 8009b6a:	4413      	add	r3, r2
 8009b6c:	e7e0      	b.n	8009b30 <_printf_float+0x1a0>
 8009b6e:	6823      	ldr	r3, [r4, #0]
 8009b70:	055a      	lsls	r2, r3, #21
 8009b72:	d407      	bmi.n	8009b84 <_printf_float+0x1f4>
 8009b74:	6923      	ldr	r3, [r4, #16]
 8009b76:	4642      	mov	r2, r8
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	47b8      	blx	r7
 8009b7e:	3001      	adds	r0, #1
 8009b80:	d12c      	bne.n	8009bdc <_printf_float+0x24c>
 8009b82:	e764      	b.n	8009a4e <_printf_float+0xbe>
 8009b84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b88:	f240 80e0 	bls.w	8009d4c <_printf_float+0x3bc>
 8009b8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b90:	2200      	movs	r2, #0
 8009b92:	2300      	movs	r3, #0
 8009b94:	f7f6 ffa8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d034      	beq.n	8009c06 <_printf_float+0x276>
 8009b9c:	4a37      	ldr	r2, [pc, #220]	; (8009c7c <_printf_float+0x2ec>)
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	4631      	mov	r1, r6
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	47b8      	blx	r7
 8009ba6:	3001      	adds	r0, #1
 8009ba8:	f43f af51 	beq.w	8009a4e <_printf_float+0xbe>
 8009bac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	db02      	blt.n	8009bba <_printf_float+0x22a>
 8009bb4:	6823      	ldr	r3, [r4, #0]
 8009bb6:	07d8      	lsls	r0, r3, #31
 8009bb8:	d510      	bpl.n	8009bdc <_printf_float+0x24c>
 8009bba:	ee18 3a10 	vmov	r3, s16
 8009bbe:	4652      	mov	r2, sl
 8009bc0:	4631      	mov	r1, r6
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	47b8      	blx	r7
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	f43f af41 	beq.w	8009a4e <_printf_float+0xbe>
 8009bcc:	f04f 0800 	mov.w	r8, #0
 8009bd0:	f104 091a 	add.w	r9, r4, #26
 8009bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	4543      	cmp	r3, r8
 8009bda:	dc09      	bgt.n	8009bf0 <_printf_float+0x260>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	079b      	lsls	r3, r3, #30
 8009be0:	f100 8107 	bmi.w	8009df2 <_printf_float+0x462>
 8009be4:	68e0      	ldr	r0, [r4, #12]
 8009be6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009be8:	4298      	cmp	r0, r3
 8009bea:	bfb8      	it	lt
 8009bec:	4618      	movlt	r0, r3
 8009bee:	e730      	b.n	8009a52 <_printf_float+0xc2>
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	464a      	mov	r2, r9
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	47b8      	blx	r7
 8009bfa:	3001      	adds	r0, #1
 8009bfc:	f43f af27 	beq.w	8009a4e <_printf_float+0xbe>
 8009c00:	f108 0801 	add.w	r8, r8, #1
 8009c04:	e7e6      	b.n	8009bd4 <_printf_float+0x244>
 8009c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	dc39      	bgt.n	8009c80 <_printf_float+0x2f0>
 8009c0c:	4a1b      	ldr	r2, [pc, #108]	; (8009c7c <_printf_float+0x2ec>)
 8009c0e:	2301      	movs	r3, #1
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	47b8      	blx	r7
 8009c16:	3001      	adds	r0, #1
 8009c18:	f43f af19 	beq.w	8009a4e <_printf_float+0xbe>
 8009c1c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009c20:	4313      	orrs	r3, r2
 8009c22:	d102      	bne.n	8009c2a <_printf_float+0x29a>
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	07d9      	lsls	r1, r3, #31
 8009c28:	d5d8      	bpl.n	8009bdc <_printf_float+0x24c>
 8009c2a:	ee18 3a10 	vmov	r3, s16
 8009c2e:	4652      	mov	r2, sl
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	47b8      	blx	r7
 8009c36:	3001      	adds	r0, #1
 8009c38:	f43f af09 	beq.w	8009a4e <_printf_float+0xbe>
 8009c3c:	f04f 0900 	mov.w	r9, #0
 8009c40:	f104 0a1a 	add.w	sl, r4, #26
 8009c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c46:	425b      	negs	r3, r3
 8009c48:	454b      	cmp	r3, r9
 8009c4a:	dc01      	bgt.n	8009c50 <_printf_float+0x2c0>
 8009c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c4e:	e792      	b.n	8009b76 <_printf_float+0x1e6>
 8009c50:	2301      	movs	r3, #1
 8009c52:	4652      	mov	r2, sl
 8009c54:	4631      	mov	r1, r6
 8009c56:	4628      	mov	r0, r5
 8009c58:	47b8      	blx	r7
 8009c5a:	3001      	adds	r0, #1
 8009c5c:	f43f aef7 	beq.w	8009a4e <_printf_float+0xbe>
 8009c60:	f109 0901 	add.w	r9, r9, #1
 8009c64:	e7ee      	b.n	8009c44 <_printf_float+0x2b4>
 8009c66:	bf00      	nop
 8009c68:	7fefffff 	.word	0x7fefffff
 8009c6c:	0800cedd 	.word	0x0800cedd
 8009c70:	0800cee1 	.word	0x0800cee1
 8009c74:	0800cee5 	.word	0x0800cee5
 8009c78:	0800cee9 	.word	0x0800cee9
 8009c7c:	0800ceed 	.word	0x0800ceed
 8009c80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c84:	429a      	cmp	r2, r3
 8009c86:	bfa8      	it	ge
 8009c88:	461a      	movge	r2, r3
 8009c8a:	2a00      	cmp	r2, #0
 8009c8c:	4691      	mov	r9, r2
 8009c8e:	dc37      	bgt.n	8009d00 <_printf_float+0x370>
 8009c90:	f04f 0b00 	mov.w	fp, #0
 8009c94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c98:	f104 021a 	add.w	r2, r4, #26
 8009c9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c9e:	9305      	str	r3, [sp, #20]
 8009ca0:	eba3 0309 	sub.w	r3, r3, r9
 8009ca4:	455b      	cmp	r3, fp
 8009ca6:	dc33      	bgt.n	8009d10 <_printf_float+0x380>
 8009ca8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cac:	429a      	cmp	r2, r3
 8009cae:	db3b      	blt.n	8009d28 <_printf_float+0x398>
 8009cb0:	6823      	ldr	r3, [r4, #0]
 8009cb2:	07da      	lsls	r2, r3, #31
 8009cb4:	d438      	bmi.n	8009d28 <_printf_float+0x398>
 8009cb6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009cba:	eba2 0903 	sub.w	r9, r2, r3
 8009cbe:	9b05      	ldr	r3, [sp, #20]
 8009cc0:	1ad2      	subs	r2, r2, r3
 8009cc2:	4591      	cmp	r9, r2
 8009cc4:	bfa8      	it	ge
 8009cc6:	4691      	movge	r9, r2
 8009cc8:	f1b9 0f00 	cmp.w	r9, #0
 8009ccc:	dc35      	bgt.n	8009d3a <_printf_float+0x3aa>
 8009cce:	f04f 0800 	mov.w	r8, #0
 8009cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cd6:	f104 0a1a 	add.w	sl, r4, #26
 8009cda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cde:	1a9b      	subs	r3, r3, r2
 8009ce0:	eba3 0309 	sub.w	r3, r3, r9
 8009ce4:	4543      	cmp	r3, r8
 8009ce6:	f77f af79 	ble.w	8009bdc <_printf_float+0x24c>
 8009cea:	2301      	movs	r3, #1
 8009cec:	4652      	mov	r2, sl
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	47b8      	blx	r7
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	f43f aeaa 	beq.w	8009a4e <_printf_float+0xbe>
 8009cfa:	f108 0801 	add.w	r8, r8, #1
 8009cfe:	e7ec      	b.n	8009cda <_printf_float+0x34a>
 8009d00:	4613      	mov	r3, r2
 8009d02:	4631      	mov	r1, r6
 8009d04:	4642      	mov	r2, r8
 8009d06:	4628      	mov	r0, r5
 8009d08:	47b8      	blx	r7
 8009d0a:	3001      	adds	r0, #1
 8009d0c:	d1c0      	bne.n	8009c90 <_printf_float+0x300>
 8009d0e:	e69e      	b.n	8009a4e <_printf_float+0xbe>
 8009d10:	2301      	movs	r3, #1
 8009d12:	4631      	mov	r1, r6
 8009d14:	4628      	mov	r0, r5
 8009d16:	9205      	str	r2, [sp, #20]
 8009d18:	47b8      	blx	r7
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	f43f ae97 	beq.w	8009a4e <_printf_float+0xbe>
 8009d20:	9a05      	ldr	r2, [sp, #20]
 8009d22:	f10b 0b01 	add.w	fp, fp, #1
 8009d26:	e7b9      	b.n	8009c9c <_printf_float+0x30c>
 8009d28:	ee18 3a10 	vmov	r3, s16
 8009d2c:	4652      	mov	r2, sl
 8009d2e:	4631      	mov	r1, r6
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b8      	blx	r7
 8009d34:	3001      	adds	r0, #1
 8009d36:	d1be      	bne.n	8009cb6 <_printf_float+0x326>
 8009d38:	e689      	b.n	8009a4e <_printf_float+0xbe>
 8009d3a:	9a05      	ldr	r2, [sp, #20]
 8009d3c:	464b      	mov	r3, r9
 8009d3e:	4442      	add	r2, r8
 8009d40:	4631      	mov	r1, r6
 8009d42:	4628      	mov	r0, r5
 8009d44:	47b8      	blx	r7
 8009d46:	3001      	adds	r0, #1
 8009d48:	d1c1      	bne.n	8009cce <_printf_float+0x33e>
 8009d4a:	e680      	b.n	8009a4e <_printf_float+0xbe>
 8009d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d4e:	2a01      	cmp	r2, #1
 8009d50:	dc01      	bgt.n	8009d56 <_printf_float+0x3c6>
 8009d52:	07db      	lsls	r3, r3, #31
 8009d54:	d53a      	bpl.n	8009dcc <_printf_float+0x43c>
 8009d56:	2301      	movs	r3, #1
 8009d58:	4642      	mov	r2, r8
 8009d5a:	4631      	mov	r1, r6
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	47b8      	blx	r7
 8009d60:	3001      	adds	r0, #1
 8009d62:	f43f ae74 	beq.w	8009a4e <_printf_float+0xbe>
 8009d66:	ee18 3a10 	vmov	r3, s16
 8009d6a:	4652      	mov	r2, sl
 8009d6c:	4631      	mov	r1, r6
 8009d6e:	4628      	mov	r0, r5
 8009d70:	47b8      	blx	r7
 8009d72:	3001      	adds	r0, #1
 8009d74:	f43f ae6b 	beq.w	8009a4e <_printf_float+0xbe>
 8009d78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	2300      	movs	r3, #0
 8009d80:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009d84:	f7f6 feb0 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d88:	b9d8      	cbnz	r0, 8009dc2 <_printf_float+0x432>
 8009d8a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009d8e:	f108 0201 	add.w	r2, r8, #1
 8009d92:	4631      	mov	r1, r6
 8009d94:	4628      	mov	r0, r5
 8009d96:	47b8      	blx	r7
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d10e      	bne.n	8009dba <_printf_float+0x42a>
 8009d9c:	e657      	b.n	8009a4e <_printf_float+0xbe>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4652      	mov	r2, sl
 8009da2:	4631      	mov	r1, r6
 8009da4:	4628      	mov	r0, r5
 8009da6:	47b8      	blx	r7
 8009da8:	3001      	adds	r0, #1
 8009daa:	f43f ae50 	beq.w	8009a4e <_printf_float+0xbe>
 8009dae:	f108 0801 	add.w	r8, r8, #1
 8009db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009db4:	3b01      	subs	r3, #1
 8009db6:	4543      	cmp	r3, r8
 8009db8:	dcf1      	bgt.n	8009d9e <_printf_float+0x40e>
 8009dba:	464b      	mov	r3, r9
 8009dbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009dc0:	e6da      	b.n	8009b78 <_printf_float+0x1e8>
 8009dc2:	f04f 0800 	mov.w	r8, #0
 8009dc6:	f104 0a1a 	add.w	sl, r4, #26
 8009dca:	e7f2      	b.n	8009db2 <_printf_float+0x422>
 8009dcc:	2301      	movs	r3, #1
 8009dce:	4642      	mov	r2, r8
 8009dd0:	e7df      	b.n	8009d92 <_printf_float+0x402>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	464a      	mov	r2, r9
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b8      	blx	r7
 8009ddc:	3001      	adds	r0, #1
 8009dde:	f43f ae36 	beq.w	8009a4e <_printf_float+0xbe>
 8009de2:	f108 0801 	add.w	r8, r8, #1
 8009de6:	68e3      	ldr	r3, [r4, #12]
 8009de8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009dea:	1a5b      	subs	r3, r3, r1
 8009dec:	4543      	cmp	r3, r8
 8009dee:	dcf0      	bgt.n	8009dd2 <_printf_float+0x442>
 8009df0:	e6f8      	b.n	8009be4 <_printf_float+0x254>
 8009df2:	f04f 0800 	mov.w	r8, #0
 8009df6:	f104 0919 	add.w	r9, r4, #25
 8009dfa:	e7f4      	b.n	8009de6 <_printf_float+0x456>

08009dfc <_printf_common>:
 8009dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e00:	4616      	mov	r6, r2
 8009e02:	4699      	mov	r9, r3
 8009e04:	688a      	ldr	r2, [r1, #8]
 8009e06:	690b      	ldr	r3, [r1, #16]
 8009e08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	bfb8      	it	lt
 8009e10:	4613      	movlt	r3, r2
 8009e12:	6033      	str	r3, [r6, #0]
 8009e14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e18:	4607      	mov	r7, r0
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	b10a      	cbz	r2, 8009e22 <_printf_common+0x26>
 8009e1e:	3301      	adds	r3, #1
 8009e20:	6033      	str	r3, [r6, #0]
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	0699      	lsls	r1, r3, #26
 8009e26:	bf42      	ittt	mi
 8009e28:	6833      	ldrmi	r3, [r6, #0]
 8009e2a:	3302      	addmi	r3, #2
 8009e2c:	6033      	strmi	r3, [r6, #0]
 8009e2e:	6825      	ldr	r5, [r4, #0]
 8009e30:	f015 0506 	ands.w	r5, r5, #6
 8009e34:	d106      	bne.n	8009e44 <_printf_common+0x48>
 8009e36:	f104 0a19 	add.w	sl, r4, #25
 8009e3a:	68e3      	ldr	r3, [r4, #12]
 8009e3c:	6832      	ldr	r2, [r6, #0]
 8009e3e:	1a9b      	subs	r3, r3, r2
 8009e40:	42ab      	cmp	r3, r5
 8009e42:	dc26      	bgt.n	8009e92 <_printf_common+0x96>
 8009e44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e48:	1e13      	subs	r3, r2, #0
 8009e4a:	6822      	ldr	r2, [r4, #0]
 8009e4c:	bf18      	it	ne
 8009e4e:	2301      	movne	r3, #1
 8009e50:	0692      	lsls	r2, r2, #26
 8009e52:	d42b      	bmi.n	8009eac <_printf_common+0xb0>
 8009e54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e58:	4649      	mov	r1, r9
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	47c0      	blx	r8
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d01e      	beq.n	8009ea0 <_printf_common+0xa4>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	6922      	ldr	r2, [r4, #16]
 8009e66:	f003 0306 	and.w	r3, r3, #6
 8009e6a:	2b04      	cmp	r3, #4
 8009e6c:	bf02      	ittt	eq
 8009e6e:	68e5      	ldreq	r5, [r4, #12]
 8009e70:	6833      	ldreq	r3, [r6, #0]
 8009e72:	1aed      	subeq	r5, r5, r3
 8009e74:	68a3      	ldr	r3, [r4, #8]
 8009e76:	bf0c      	ite	eq
 8009e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e7c:	2500      	movne	r5, #0
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	bfc4      	itt	gt
 8009e82:	1a9b      	subgt	r3, r3, r2
 8009e84:	18ed      	addgt	r5, r5, r3
 8009e86:	2600      	movs	r6, #0
 8009e88:	341a      	adds	r4, #26
 8009e8a:	42b5      	cmp	r5, r6
 8009e8c:	d11a      	bne.n	8009ec4 <_printf_common+0xc8>
 8009e8e:	2000      	movs	r0, #0
 8009e90:	e008      	b.n	8009ea4 <_printf_common+0xa8>
 8009e92:	2301      	movs	r3, #1
 8009e94:	4652      	mov	r2, sl
 8009e96:	4649      	mov	r1, r9
 8009e98:	4638      	mov	r0, r7
 8009e9a:	47c0      	blx	r8
 8009e9c:	3001      	adds	r0, #1
 8009e9e:	d103      	bne.n	8009ea8 <_printf_common+0xac>
 8009ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea8:	3501      	adds	r5, #1
 8009eaa:	e7c6      	b.n	8009e3a <_printf_common+0x3e>
 8009eac:	18e1      	adds	r1, r4, r3
 8009eae:	1c5a      	adds	r2, r3, #1
 8009eb0:	2030      	movs	r0, #48	; 0x30
 8009eb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009eb6:	4422      	add	r2, r4
 8009eb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ebc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ec0:	3302      	adds	r3, #2
 8009ec2:	e7c7      	b.n	8009e54 <_printf_common+0x58>
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	4622      	mov	r2, r4
 8009ec8:	4649      	mov	r1, r9
 8009eca:	4638      	mov	r0, r7
 8009ecc:	47c0      	blx	r8
 8009ece:	3001      	adds	r0, #1
 8009ed0:	d0e6      	beq.n	8009ea0 <_printf_common+0xa4>
 8009ed2:	3601      	adds	r6, #1
 8009ed4:	e7d9      	b.n	8009e8a <_printf_common+0x8e>
	...

08009ed8 <_printf_i>:
 8009ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009edc:	7e0f      	ldrb	r7, [r1, #24]
 8009ede:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ee0:	2f78      	cmp	r7, #120	; 0x78
 8009ee2:	4691      	mov	r9, r2
 8009ee4:	4680      	mov	r8, r0
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	469a      	mov	sl, r3
 8009eea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009eee:	d807      	bhi.n	8009f00 <_printf_i+0x28>
 8009ef0:	2f62      	cmp	r7, #98	; 0x62
 8009ef2:	d80a      	bhi.n	8009f0a <_printf_i+0x32>
 8009ef4:	2f00      	cmp	r7, #0
 8009ef6:	f000 80d4 	beq.w	800a0a2 <_printf_i+0x1ca>
 8009efa:	2f58      	cmp	r7, #88	; 0x58
 8009efc:	f000 80c0 	beq.w	800a080 <_printf_i+0x1a8>
 8009f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f08:	e03a      	b.n	8009f80 <_printf_i+0xa8>
 8009f0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f0e:	2b15      	cmp	r3, #21
 8009f10:	d8f6      	bhi.n	8009f00 <_printf_i+0x28>
 8009f12:	a101      	add	r1, pc, #4	; (adr r1, 8009f18 <_printf_i+0x40>)
 8009f14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f18:	08009f71 	.word	0x08009f71
 8009f1c:	08009f85 	.word	0x08009f85
 8009f20:	08009f01 	.word	0x08009f01
 8009f24:	08009f01 	.word	0x08009f01
 8009f28:	08009f01 	.word	0x08009f01
 8009f2c:	08009f01 	.word	0x08009f01
 8009f30:	08009f85 	.word	0x08009f85
 8009f34:	08009f01 	.word	0x08009f01
 8009f38:	08009f01 	.word	0x08009f01
 8009f3c:	08009f01 	.word	0x08009f01
 8009f40:	08009f01 	.word	0x08009f01
 8009f44:	0800a089 	.word	0x0800a089
 8009f48:	08009fb1 	.word	0x08009fb1
 8009f4c:	0800a043 	.word	0x0800a043
 8009f50:	08009f01 	.word	0x08009f01
 8009f54:	08009f01 	.word	0x08009f01
 8009f58:	0800a0ab 	.word	0x0800a0ab
 8009f5c:	08009f01 	.word	0x08009f01
 8009f60:	08009fb1 	.word	0x08009fb1
 8009f64:	08009f01 	.word	0x08009f01
 8009f68:	08009f01 	.word	0x08009f01
 8009f6c:	0800a04b 	.word	0x0800a04b
 8009f70:	682b      	ldr	r3, [r5, #0]
 8009f72:	1d1a      	adds	r2, r3, #4
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	602a      	str	r2, [r5, #0]
 8009f78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f80:	2301      	movs	r3, #1
 8009f82:	e09f      	b.n	800a0c4 <_printf_i+0x1ec>
 8009f84:	6820      	ldr	r0, [r4, #0]
 8009f86:	682b      	ldr	r3, [r5, #0]
 8009f88:	0607      	lsls	r7, r0, #24
 8009f8a:	f103 0104 	add.w	r1, r3, #4
 8009f8e:	6029      	str	r1, [r5, #0]
 8009f90:	d501      	bpl.n	8009f96 <_printf_i+0xbe>
 8009f92:	681e      	ldr	r6, [r3, #0]
 8009f94:	e003      	b.n	8009f9e <_printf_i+0xc6>
 8009f96:	0646      	lsls	r6, r0, #25
 8009f98:	d5fb      	bpl.n	8009f92 <_printf_i+0xba>
 8009f9a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009f9e:	2e00      	cmp	r6, #0
 8009fa0:	da03      	bge.n	8009faa <_printf_i+0xd2>
 8009fa2:	232d      	movs	r3, #45	; 0x2d
 8009fa4:	4276      	negs	r6, r6
 8009fa6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009faa:	485a      	ldr	r0, [pc, #360]	; (800a114 <_printf_i+0x23c>)
 8009fac:	230a      	movs	r3, #10
 8009fae:	e012      	b.n	8009fd6 <_printf_i+0xfe>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	6820      	ldr	r0, [r4, #0]
 8009fb4:	1d19      	adds	r1, r3, #4
 8009fb6:	6029      	str	r1, [r5, #0]
 8009fb8:	0605      	lsls	r5, r0, #24
 8009fba:	d501      	bpl.n	8009fc0 <_printf_i+0xe8>
 8009fbc:	681e      	ldr	r6, [r3, #0]
 8009fbe:	e002      	b.n	8009fc6 <_printf_i+0xee>
 8009fc0:	0641      	lsls	r1, r0, #25
 8009fc2:	d5fb      	bpl.n	8009fbc <_printf_i+0xe4>
 8009fc4:	881e      	ldrh	r6, [r3, #0]
 8009fc6:	4853      	ldr	r0, [pc, #332]	; (800a114 <_printf_i+0x23c>)
 8009fc8:	2f6f      	cmp	r7, #111	; 0x6f
 8009fca:	bf0c      	ite	eq
 8009fcc:	2308      	moveq	r3, #8
 8009fce:	230a      	movne	r3, #10
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fd6:	6865      	ldr	r5, [r4, #4]
 8009fd8:	60a5      	str	r5, [r4, #8]
 8009fda:	2d00      	cmp	r5, #0
 8009fdc:	bfa2      	ittt	ge
 8009fde:	6821      	ldrge	r1, [r4, #0]
 8009fe0:	f021 0104 	bicge.w	r1, r1, #4
 8009fe4:	6021      	strge	r1, [r4, #0]
 8009fe6:	b90e      	cbnz	r6, 8009fec <_printf_i+0x114>
 8009fe8:	2d00      	cmp	r5, #0
 8009fea:	d04b      	beq.n	800a084 <_printf_i+0x1ac>
 8009fec:	4615      	mov	r5, r2
 8009fee:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ff2:	fb03 6711 	mls	r7, r3, r1, r6
 8009ff6:	5dc7      	ldrb	r7, [r0, r7]
 8009ff8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ffc:	4637      	mov	r7, r6
 8009ffe:	42bb      	cmp	r3, r7
 800a000:	460e      	mov	r6, r1
 800a002:	d9f4      	bls.n	8009fee <_printf_i+0x116>
 800a004:	2b08      	cmp	r3, #8
 800a006:	d10b      	bne.n	800a020 <_printf_i+0x148>
 800a008:	6823      	ldr	r3, [r4, #0]
 800a00a:	07de      	lsls	r6, r3, #31
 800a00c:	d508      	bpl.n	800a020 <_printf_i+0x148>
 800a00e:	6923      	ldr	r3, [r4, #16]
 800a010:	6861      	ldr	r1, [r4, #4]
 800a012:	4299      	cmp	r1, r3
 800a014:	bfde      	ittt	le
 800a016:	2330      	movle	r3, #48	; 0x30
 800a018:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a01c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a020:	1b52      	subs	r2, r2, r5
 800a022:	6122      	str	r2, [r4, #16]
 800a024:	f8cd a000 	str.w	sl, [sp]
 800a028:	464b      	mov	r3, r9
 800a02a:	aa03      	add	r2, sp, #12
 800a02c:	4621      	mov	r1, r4
 800a02e:	4640      	mov	r0, r8
 800a030:	f7ff fee4 	bl	8009dfc <_printf_common>
 800a034:	3001      	adds	r0, #1
 800a036:	d14a      	bne.n	800a0ce <_printf_i+0x1f6>
 800a038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a03c:	b004      	add	sp, #16
 800a03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a042:	6823      	ldr	r3, [r4, #0]
 800a044:	f043 0320 	orr.w	r3, r3, #32
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	4833      	ldr	r0, [pc, #204]	; (800a118 <_printf_i+0x240>)
 800a04c:	2778      	movs	r7, #120	; 0x78
 800a04e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	6829      	ldr	r1, [r5, #0]
 800a056:	061f      	lsls	r7, r3, #24
 800a058:	f851 6b04 	ldr.w	r6, [r1], #4
 800a05c:	d402      	bmi.n	800a064 <_printf_i+0x18c>
 800a05e:	065f      	lsls	r7, r3, #25
 800a060:	bf48      	it	mi
 800a062:	b2b6      	uxthmi	r6, r6
 800a064:	07df      	lsls	r7, r3, #31
 800a066:	bf48      	it	mi
 800a068:	f043 0320 	orrmi.w	r3, r3, #32
 800a06c:	6029      	str	r1, [r5, #0]
 800a06e:	bf48      	it	mi
 800a070:	6023      	strmi	r3, [r4, #0]
 800a072:	b91e      	cbnz	r6, 800a07c <_printf_i+0x1a4>
 800a074:	6823      	ldr	r3, [r4, #0]
 800a076:	f023 0320 	bic.w	r3, r3, #32
 800a07a:	6023      	str	r3, [r4, #0]
 800a07c:	2310      	movs	r3, #16
 800a07e:	e7a7      	b.n	8009fd0 <_printf_i+0xf8>
 800a080:	4824      	ldr	r0, [pc, #144]	; (800a114 <_printf_i+0x23c>)
 800a082:	e7e4      	b.n	800a04e <_printf_i+0x176>
 800a084:	4615      	mov	r5, r2
 800a086:	e7bd      	b.n	800a004 <_printf_i+0x12c>
 800a088:	682b      	ldr	r3, [r5, #0]
 800a08a:	6826      	ldr	r6, [r4, #0]
 800a08c:	6961      	ldr	r1, [r4, #20]
 800a08e:	1d18      	adds	r0, r3, #4
 800a090:	6028      	str	r0, [r5, #0]
 800a092:	0635      	lsls	r5, r6, #24
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	d501      	bpl.n	800a09c <_printf_i+0x1c4>
 800a098:	6019      	str	r1, [r3, #0]
 800a09a:	e002      	b.n	800a0a2 <_printf_i+0x1ca>
 800a09c:	0670      	lsls	r0, r6, #25
 800a09e:	d5fb      	bpl.n	800a098 <_printf_i+0x1c0>
 800a0a0:	8019      	strh	r1, [r3, #0]
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	6123      	str	r3, [r4, #16]
 800a0a6:	4615      	mov	r5, r2
 800a0a8:	e7bc      	b.n	800a024 <_printf_i+0x14c>
 800a0aa:	682b      	ldr	r3, [r5, #0]
 800a0ac:	1d1a      	adds	r2, r3, #4
 800a0ae:	602a      	str	r2, [r5, #0]
 800a0b0:	681d      	ldr	r5, [r3, #0]
 800a0b2:	6862      	ldr	r2, [r4, #4]
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	4628      	mov	r0, r5
 800a0b8:	f7f6 f89a 	bl	80001f0 <memchr>
 800a0bc:	b108      	cbz	r0, 800a0c2 <_printf_i+0x1ea>
 800a0be:	1b40      	subs	r0, r0, r5
 800a0c0:	6060      	str	r0, [r4, #4]
 800a0c2:	6863      	ldr	r3, [r4, #4]
 800a0c4:	6123      	str	r3, [r4, #16]
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0cc:	e7aa      	b.n	800a024 <_printf_i+0x14c>
 800a0ce:	6923      	ldr	r3, [r4, #16]
 800a0d0:	462a      	mov	r2, r5
 800a0d2:	4649      	mov	r1, r9
 800a0d4:	4640      	mov	r0, r8
 800a0d6:	47d0      	blx	sl
 800a0d8:	3001      	adds	r0, #1
 800a0da:	d0ad      	beq.n	800a038 <_printf_i+0x160>
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	079b      	lsls	r3, r3, #30
 800a0e0:	d413      	bmi.n	800a10a <_printf_i+0x232>
 800a0e2:	68e0      	ldr	r0, [r4, #12]
 800a0e4:	9b03      	ldr	r3, [sp, #12]
 800a0e6:	4298      	cmp	r0, r3
 800a0e8:	bfb8      	it	lt
 800a0ea:	4618      	movlt	r0, r3
 800a0ec:	e7a6      	b.n	800a03c <_printf_i+0x164>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	4632      	mov	r2, r6
 800a0f2:	4649      	mov	r1, r9
 800a0f4:	4640      	mov	r0, r8
 800a0f6:	47d0      	blx	sl
 800a0f8:	3001      	adds	r0, #1
 800a0fa:	d09d      	beq.n	800a038 <_printf_i+0x160>
 800a0fc:	3501      	adds	r5, #1
 800a0fe:	68e3      	ldr	r3, [r4, #12]
 800a100:	9903      	ldr	r1, [sp, #12]
 800a102:	1a5b      	subs	r3, r3, r1
 800a104:	42ab      	cmp	r3, r5
 800a106:	dcf2      	bgt.n	800a0ee <_printf_i+0x216>
 800a108:	e7eb      	b.n	800a0e2 <_printf_i+0x20a>
 800a10a:	2500      	movs	r5, #0
 800a10c:	f104 0619 	add.w	r6, r4, #25
 800a110:	e7f5      	b.n	800a0fe <_printf_i+0x226>
 800a112:	bf00      	nop
 800a114:	0800ceef 	.word	0x0800ceef
 800a118:	0800cf00 	.word	0x0800cf00

0800a11c <__sflush_r>:
 800a11c:	898a      	ldrh	r2, [r1, #12]
 800a11e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a122:	4605      	mov	r5, r0
 800a124:	0710      	lsls	r0, r2, #28
 800a126:	460c      	mov	r4, r1
 800a128:	d458      	bmi.n	800a1dc <__sflush_r+0xc0>
 800a12a:	684b      	ldr	r3, [r1, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	dc05      	bgt.n	800a13c <__sflush_r+0x20>
 800a130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a132:	2b00      	cmp	r3, #0
 800a134:	dc02      	bgt.n	800a13c <__sflush_r+0x20>
 800a136:	2000      	movs	r0, #0
 800a138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a13c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a13e:	2e00      	cmp	r6, #0
 800a140:	d0f9      	beq.n	800a136 <__sflush_r+0x1a>
 800a142:	2300      	movs	r3, #0
 800a144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a148:	682f      	ldr	r7, [r5, #0]
 800a14a:	6a21      	ldr	r1, [r4, #32]
 800a14c:	602b      	str	r3, [r5, #0]
 800a14e:	d032      	beq.n	800a1b6 <__sflush_r+0x9a>
 800a150:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a152:	89a3      	ldrh	r3, [r4, #12]
 800a154:	075a      	lsls	r2, r3, #29
 800a156:	d505      	bpl.n	800a164 <__sflush_r+0x48>
 800a158:	6863      	ldr	r3, [r4, #4]
 800a15a:	1ac0      	subs	r0, r0, r3
 800a15c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a15e:	b10b      	cbz	r3, 800a164 <__sflush_r+0x48>
 800a160:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a162:	1ac0      	subs	r0, r0, r3
 800a164:	2300      	movs	r3, #0
 800a166:	4602      	mov	r2, r0
 800a168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a16a:	6a21      	ldr	r1, [r4, #32]
 800a16c:	4628      	mov	r0, r5
 800a16e:	47b0      	blx	r6
 800a170:	1c43      	adds	r3, r0, #1
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	d106      	bne.n	800a184 <__sflush_r+0x68>
 800a176:	6829      	ldr	r1, [r5, #0]
 800a178:	291d      	cmp	r1, #29
 800a17a:	d82b      	bhi.n	800a1d4 <__sflush_r+0xb8>
 800a17c:	4a29      	ldr	r2, [pc, #164]	; (800a224 <__sflush_r+0x108>)
 800a17e:	410a      	asrs	r2, r1
 800a180:	07d6      	lsls	r6, r2, #31
 800a182:	d427      	bmi.n	800a1d4 <__sflush_r+0xb8>
 800a184:	2200      	movs	r2, #0
 800a186:	6062      	str	r2, [r4, #4]
 800a188:	04d9      	lsls	r1, r3, #19
 800a18a:	6922      	ldr	r2, [r4, #16]
 800a18c:	6022      	str	r2, [r4, #0]
 800a18e:	d504      	bpl.n	800a19a <__sflush_r+0x7e>
 800a190:	1c42      	adds	r2, r0, #1
 800a192:	d101      	bne.n	800a198 <__sflush_r+0x7c>
 800a194:	682b      	ldr	r3, [r5, #0]
 800a196:	b903      	cbnz	r3, 800a19a <__sflush_r+0x7e>
 800a198:	6560      	str	r0, [r4, #84]	; 0x54
 800a19a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a19c:	602f      	str	r7, [r5, #0]
 800a19e:	2900      	cmp	r1, #0
 800a1a0:	d0c9      	beq.n	800a136 <__sflush_r+0x1a>
 800a1a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1a6:	4299      	cmp	r1, r3
 800a1a8:	d002      	beq.n	800a1b0 <__sflush_r+0x94>
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f001 f99e 	bl	800b4ec <_free_r>
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	6360      	str	r0, [r4, #52]	; 0x34
 800a1b4:	e7c0      	b.n	800a138 <__sflush_r+0x1c>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	47b0      	blx	r6
 800a1bc:	1c41      	adds	r1, r0, #1
 800a1be:	d1c8      	bne.n	800a152 <__sflush_r+0x36>
 800a1c0:	682b      	ldr	r3, [r5, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d0c5      	beq.n	800a152 <__sflush_r+0x36>
 800a1c6:	2b1d      	cmp	r3, #29
 800a1c8:	d001      	beq.n	800a1ce <__sflush_r+0xb2>
 800a1ca:	2b16      	cmp	r3, #22
 800a1cc:	d101      	bne.n	800a1d2 <__sflush_r+0xb6>
 800a1ce:	602f      	str	r7, [r5, #0]
 800a1d0:	e7b1      	b.n	800a136 <__sflush_r+0x1a>
 800a1d2:	89a3      	ldrh	r3, [r4, #12]
 800a1d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1d8:	81a3      	strh	r3, [r4, #12]
 800a1da:	e7ad      	b.n	800a138 <__sflush_r+0x1c>
 800a1dc:	690f      	ldr	r7, [r1, #16]
 800a1de:	2f00      	cmp	r7, #0
 800a1e0:	d0a9      	beq.n	800a136 <__sflush_r+0x1a>
 800a1e2:	0793      	lsls	r3, r2, #30
 800a1e4:	680e      	ldr	r6, [r1, #0]
 800a1e6:	bf08      	it	eq
 800a1e8:	694b      	ldreq	r3, [r1, #20]
 800a1ea:	600f      	str	r7, [r1, #0]
 800a1ec:	bf18      	it	ne
 800a1ee:	2300      	movne	r3, #0
 800a1f0:	eba6 0807 	sub.w	r8, r6, r7
 800a1f4:	608b      	str	r3, [r1, #8]
 800a1f6:	f1b8 0f00 	cmp.w	r8, #0
 800a1fa:	dd9c      	ble.n	800a136 <__sflush_r+0x1a>
 800a1fc:	6a21      	ldr	r1, [r4, #32]
 800a1fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a200:	4643      	mov	r3, r8
 800a202:	463a      	mov	r2, r7
 800a204:	4628      	mov	r0, r5
 800a206:	47b0      	blx	r6
 800a208:	2800      	cmp	r0, #0
 800a20a:	dc06      	bgt.n	800a21a <__sflush_r+0xfe>
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a212:	81a3      	strh	r3, [r4, #12]
 800a214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a218:	e78e      	b.n	800a138 <__sflush_r+0x1c>
 800a21a:	4407      	add	r7, r0
 800a21c:	eba8 0800 	sub.w	r8, r8, r0
 800a220:	e7e9      	b.n	800a1f6 <__sflush_r+0xda>
 800a222:	bf00      	nop
 800a224:	dfbffffe 	.word	0xdfbffffe

0800a228 <_fflush_r>:
 800a228:	b538      	push	{r3, r4, r5, lr}
 800a22a:	690b      	ldr	r3, [r1, #16]
 800a22c:	4605      	mov	r5, r0
 800a22e:	460c      	mov	r4, r1
 800a230:	b913      	cbnz	r3, 800a238 <_fflush_r+0x10>
 800a232:	2500      	movs	r5, #0
 800a234:	4628      	mov	r0, r5
 800a236:	bd38      	pop	{r3, r4, r5, pc}
 800a238:	b118      	cbz	r0, 800a242 <_fflush_r+0x1a>
 800a23a:	6a03      	ldr	r3, [r0, #32]
 800a23c:	b90b      	cbnz	r3, 800a242 <_fflush_r+0x1a>
 800a23e:	f000 f8bb 	bl	800a3b8 <__sinit>
 800a242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d0f3      	beq.n	800a232 <_fflush_r+0xa>
 800a24a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a24c:	07d0      	lsls	r0, r2, #31
 800a24e:	d404      	bmi.n	800a25a <_fflush_r+0x32>
 800a250:	0599      	lsls	r1, r3, #22
 800a252:	d402      	bmi.n	800a25a <_fflush_r+0x32>
 800a254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a256:	f000 fabe 	bl	800a7d6 <__retarget_lock_acquire_recursive>
 800a25a:	4628      	mov	r0, r5
 800a25c:	4621      	mov	r1, r4
 800a25e:	f7ff ff5d 	bl	800a11c <__sflush_r>
 800a262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a264:	07da      	lsls	r2, r3, #31
 800a266:	4605      	mov	r5, r0
 800a268:	d4e4      	bmi.n	800a234 <_fflush_r+0xc>
 800a26a:	89a3      	ldrh	r3, [r4, #12]
 800a26c:	059b      	lsls	r3, r3, #22
 800a26e:	d4e1      	bmi.n	800a234 <_fflush_r+0xc>
 800a270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a272:	f000 fab1 	bl	800a7d8 <__retarget_lock_release_recursive>
 800a276:	e7dd      	b.n	800a234 <_fflush_r+0xc>

0800a278 <fflush>:
 800a278:	4601      	mov	r1, r0
 800a27a:	b920      	cbnz	r0, 800a286 <fflush+0xe>
 800a27c:	4a04      	ldr	r2, [pc, #16]	; (800a290 <fflush+0x18>)
 800a27e:	4905      	ldr	r1, [pc, #20]	; (800a294 <fflush+0x1c>)
 800a280:	4805      	ldr	r0, [pc, #20]	; (800a298 <fflush+0x20>)
 800a282:	f000 b8b1 	b.w	800a3e8 <_fwalk_sglue>
 800a286:	4b05      	ldr	r3, [pc, #20]	; (800a29c <fflush+0x24>)
 800a288:	6818      	ldr	r0, [r3, #0]
 800a28a:	f7ff bfcd 	b.w	800a228 <_fflush_r>
 800a28e:	bf00      	nop
 800a290:	200000c8 	.word	0x200000c8
 800a294:	0800a229 	.word	0x0800a229
 800a298:	200000d4 	.word	0x200000d4
 800a29c:	20000120 	.word	0x20000120

0800a2a0 <std>:
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	b510      	push	{r4, lr}
 800a2a4:	4604      	mov	r4, r0
 800a2a6:	e9c0 3300 	strd	r3, r3, [r0]
 800a2aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2ae:	6083      	str	r3, [r0, #8]
 800a2b0:	8181      	strh	r1, [r0, #12]
 800a2b2:	6643      	str	r3, [r0, #100]	; 0x64
 800a2b4:	81c2      	strh	r2, [r0, #14]
 800a2b6:	6183      	str	r3, [r0, #24]
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	2208      	movs	r2, #8
 800a2bc:	305c      	adds	r0, #92	; 0x5c
 800a2be:	f000 f9a3 	bl	800a608 <memset>
 800a2c2:	4b0d      	ldr	r3, [pc, #52]	; (800a2f8 <std+0x58>)
 800a2c4:	6263      	str	r3, [r4, #36]	; 0x24
 800a2c6:	4b0d      	ldr	r3, [pc, #52]	; (800a2fc <std+0x5c>)
 800a2c8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2ca:	4b0d      	ldr	r3, [pc, #52]	; (800a300 <std+0x60>)
 800a2cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2ce:	4b0d      	ldr	r3, [pc, #52]	; (800a304 <std+0x64>)
 800a2d0:	6323      	str	r3, [r4, #48]	; 0x30
 800a2d2:	4b0d      	ldr	r3, [pc, #52]	; (800a308 <std+0x68>)
 800a2d4:	6224      	str	r4, [r4, #32]
 800a2d6:	429c      	cmp	r4, r3
 800a2d8:	d006      	beq.n	800a2e8 <std+0x48>
 800a2da:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a2de:	4294      	cmp	r4, r2
 800a2e0:	d002      	beq.n	800a2e8 <std+0x48>
 800a2e2:	33d0      	adds	r3, #208	; 0xd0
 800a2e4:	429c      	cmp	r4, r3
 800a2e6:	d105      	bne.n	800a2f4 <std+0x54>
 800a2e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2f0:	f000 ba70 	b.w	800a7d4 <__retarget_lock_init_recursive>
 800a2f4:	bd10      	pop	{r4, pc}
 800a2f6:	bf00      	nop
 800a2f8:	0800a459 	.word	0x0800a459
 800a2fc:	0800a47b 	.word	0x0800a47b
 800a300:	0800a4b3 	.word	0x0800a4b3
 800a304:	0800a4d7 	.word	0x0800a4d7
 800a308:	20006144 	.word	0x20006144

0800a30c <stdio_exit_handler>:
 800a30c:	4a02      	ldr	r2, [pc, #8]	; (800a318 <stdio_exit_handler+0xc>)
 800a30e:	4903      	ldr	r1, [pc, #12]	; (800a31c <stdio_exit_handler+0x10>)
 800a310:	4803      	ldr	r0, [pc, #12]	; (800a320 <stdio_exit_handler+0x14>)
 800a312:	f000 b869 	b.w	800a3e8 <_fwalk_sglue>
 800a316:	bf00      	nop
 800a318:	200000c8 	.word	0x200000c8
 800a31c:	0800a229 	.word	0x0800a229
 800a320:	200000d4 	.word	0x200000d4

0800a324 <cleanup_stdio>:
 800a324:	6841      	ldr	r1, [r0, #4]
 800a326:	4b0c      	ldr	r3, [pc, #48]	; (800a358 <cleanup_stdio+0x34>)
 800a328:	4299      	cmp	r1, r3
 800a32a:	b510      	push	{r4, lr}
 800a32c:	4604      	mov	r4, r0
 800a32e:	d001      	beq.n	800a334 <cleanup_stdio+0x10>
 800a330:	f7ff ff7a 	bl	800a228 <_fflush_r>
 800a334:	68a1      	ldr	r1, [r4, #8]
 800a336:	4b09      	ldr	r3, [pc, #36]	; (800a35c <cleanup_stdio+0x38>)
 800a338:	4299      	cmp	r1, r3
 800a33a:	d002      	beq.n	800a342 <cleanup_stdio+0x1e>
 800a33c:	4620      	mov	r0, r4
 800a33e:	f7ff ff73 	bl	800a228 <_fflush_r>
 800a342:	68e1      	ldr	r1, [r4, #12]
 800a344:	4b06      	ldr	r3, [pc, #24]	; (800a360 <cleanup_stdio+0x3c>)
 800a346:	4299      	cmp	r1, r3
 800a348:	d004      	beq.n	800a354 <cleanup_stdio+0x30>
 800a34a:	4620      	mov	r0, r4
 800a34c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a350:	f7ff bf6a 	b.w	800a228 <_fflush_r>
 800a354:	bd10      	pop	{r4, pc}
 800a356:	bf00      	nop
 800a358:	20006144 	.word	0x20006144
 800a35c:	200061ac 	.word	0x200061ac
 800a360:	20006214 	.word	0x20006214

0800a364 <global_stdio_init.part.0>:
 800a364:	b510      	push	{r4, lr}
 800a366:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <global_stdio_init.part.0+0x30>)
 800a368:	4c0b      	ldr	r4, [pc, #44]	; (800a398 <global_stdio_init.part.0+0x34>)
 800a36a:	4a0c      	ldr	r2, [pc, #48]	; (800a39c <global_stdio_init.part.0+0x38>)
 800a36c:	601a      	str	r2, [r3, #0]
 800a36e:	4620      	mov	r0, r4
 800a370:	2200      	movs	r2, #0
 800a372:	2104      	movs	r1, #4
 800a374:	f7ff ff94 	bl	800a2a0 <std>
 800a378:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a37c:	2201      	movs	r2, #1
 800a37e:	2109      	movs	r1, #9
 800a380:	f7ff ff8e 	bl	800a2a0 <std>
 800a384:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a388:	2202      	movs	r2, #2
 800a38a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a38e:	2112      	movs	r1, #18
 800a390:	f7ff bf86 	b.w	800a2a0 <std>
 800a394:	2000627c 	.word	0x2000627c
 800a398:	20006144 	.word	0x20006144
 800a39c:	0800a30d 	.word	0x0800a30d

0800a3a0 <__sfp_lock_acquire>:
 800a3a0:	4801      	ldr	r0, [pc, #4]	; (800a3a8 <__sfp_lock_acquire+0x8>)
 800a3a2:	f000 ba18 	b.w	800a7d6 <__retarget_lock_acquire_recursive>
 800a3a6:	bf00      	nop
 800a3a8:	20006285 	.word	0x20006285

0800a3ac <__sfp_lock_release>:
 800a3ac:	4801      	ldr	r0, [pc, #4]	; (800a3b4 <__sfp_lock_release+0x8>)
 800a3ae:	f000 ba13 	b.w	800a7d8 <__retarget_lock_release_recursive>
 800a3b2:	bf00      	nop
 800a3b4:	20006285 	.word	0x20006285

0800a3b8 <__sinit>:
 800a3b8:	b510      	push	{r4, lr}
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	f7ff fff0 	bl	800a3a0 <__sfp_lock_acquire>
 800a3c0:	6a23      	ldr	r3, [r4, #32]
 800a3c2:	b11b      	cbz	r3, 800a3cc <__sinit+0x14>
 800a3c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3c8:	f7ff bff0 	b.w	800a3ac <__sfp_lock_release>
 800a3cc:	4b04      	ldr	r3, [pc, #16]	; (800a3e0 <__sinit+0x28>)
 800a3ce:	6223      	str	r3, [r4, #32]
 800a3d0:	4b04      	ldr	r3, [pc, #16]	; (800a3e4 <__sinit+0x2c>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d1f5      	bne.n	800a3c4 <__sinit+0xc>
 800a3d8:	f7ff ffc4 	bl	800a364 <global_stdio_init.part.0>
 800a3dc:	e7f2      	b.n	800a3c4 <__sinit+0xc>
 800a3de:	bf00      	nop
 800a3e0:	0800a325 	.word	0x0800a325
 800a3e4:	2000627c 	.word	0x2000627c

0800a3e8 <_fwalk_sglue>:
 800a3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3ec:	4607      	mov	r7, r0
 800a3ee:	4688      	mov	r8, r1
 800a3f0:	4614      	mov	r4, r2
 800a3f2:	2600      	movs	r6, #0
 800a3f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3f8:	f1b9 0901 	subs.w	r9, r9, #1
 800a3fc:	d505      	bpl.n	800a40a <_fwalk_sglue+0x22>
 800a3fe:	6824      	ldr	r4, [r4, #0]
 800a400:	2c00      	cmp	r4, #0
 800a402:	d1f7      	bne.n	800a3f4 <_fwalk_sglue+0xc>
 800a404:	4630      	mov	r0, r6
 800a406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a40a:	89ab      	ldrh	r3, [r5, #12]
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d907      	bls.n	800a420 <_fwalk_sglue+0x38>
 800a410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a414:	3301      	adds	r3, #1
 800a416:	d003      	beq.n	800a420 <_fwalk_sglue+0x38>
 800a418:	4629      	mov	r1, r5
 800a41a:	4638      	mov	r0, r7
 800a41c:	47c0      	blx	r8
 800a41e:	4306      	orrs	r6, r0
 800a420:	3568      	adds	r5, #104	; 0x68
 800a422:	e7e9      	b.n	800a3f8 <_fwalk_sglue+0x10>

0800a424 <iprintf>:
 800a424:	b40f      	push	{r0, r1, r2, r3}
 800a426:	b507      	push	{r0, r1, r2, lr}
 800a428:	4906      	ldr	r1, [pc, #24]	; (800a444 <iprintf+0x20>)
 800a42a:	ab04      	add	r3, sp, #16
 800a42c:	6808      	ldr	r0, [r1, #0]
 800a42e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a432:	6881      	ldr	r1, [r0, #8]
 800a434:	9301      	str	r3, [sp, #4]
 800a436:	f001 fcff 	bl	800be38 <_vfiprintf_r>
 800a43a:	b003      	add	sp, #12
 800a43c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a440:	b004      	add	sp, #16
 800a442:	4770      	bx	lr
 800a444:	20000120 	.word	0x20000120

0800a448 <putchar>:
 800a448:	4b02      	ldr	r3, [pc, #8]	; (800a454 <putchar+0xc>)
 800a44a:	4601      	mov	r1, r0
 800a44c:	6818      	ldr	r0, [r3, #0]
 800a44e:	6882      	ldr	r2, [r0, #8]
 800a450:	f001 be6e 	b.w	800c130 <_putc_r>
 800a454:	20000120 	.word	0x20000120

0800a458 <__sread>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	460c      	mov	r4, r1
 800a45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a460:	f000 f96a 	bl	800a738 <_read_r>
 800a464:	2800      	cmp	r0, #0
 800a466:	bfab      	itete	ge
 800a468:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a46a:	89a3      	ldrhlt	r3, [r4, #12]
 800a46c:	181b      	addge	r3, r3, r0
 800a46e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a472:	bfac      	ite	ge
 800a474:	6563      	strge	r3, [r4, #84]	; 0x54
 800a476:	81a3      	strhlt	r3, [r4, #12]
 800a478:	bd10      	pop	{r4, pc}

0800a47a <__swrite>:
 800a47a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a47e:	461f      	mov	r7, r3
 800a480:	898b      	ldrh	r3, [r1, #12]
 800a482:	05db      	lsls	r3, r3, #23
 800a484:	4605      	mov	r5, r0
 800a486:	460c      	mov	r4, r1
 800a488:	4616      	mov	r6, r2
 800a48a:	d505      	bpl.n	800a498 <__swrite+0x1e>
 800a48c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a490:	2302      	movs	r3, #2
 800a492:	2200      	movs	r2, #0
 800a494:	f000 f93e 	bl	800a714 <_lseek_r>
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a49e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4a2:	81a3      	strh	r3, [r4, #12]
 800a4a4:	4632      	mov	r2, r6
 800a4a6:	463b      	mov	r3, r7
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ae:	f000 b955 	b.w	800a75c <_write_r>

0800a4b2 <__sseek>:
 800a4b2:	b510      	push	{r4, lr}
 800a4b4:	460c      	mov	r4, r1
 800a4b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ba:	f000 f92b 	bl	800a714 <_lseek_r>
 800a4be:	1c43      	adds	r3, r0, #1
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	bf15      	itete	ne
 800a4c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a4ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4ce:	81a3      	strheq	r3, [r4, #12]
 800a4d0:	bf18      	it	ne
 800a4d2:	81a3      	strhne	r3, [r4, #12]
 800a4d4:	bd10      	pop	{r4, pc}

0800a4d6 <__sclose>:
 800a4d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4da:	f000 b8b5 	b.w	800a648 <_close_r>

0800a4de <__swbuf_r>:
 800a4de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e0:	460e      	mov	r6, r1
 800a4e2:	4614      	mov	r4, r2
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	b118      	cbz	r0, 800a4f0 <__swbuf_r+0x12>
 800a4e8:	6a03      	ldr	r3, [r0, #32]
 800a4ea:	b90b      	cbnz	r3, 800a4f0 <__swbuf_r+0x12>
 800a4ec:	f7ff ff64 	bl	800a3b8 <__sinit>
 800a4f0:	69a3      	ldr	r3, [r4, #24]
 800a4f2:	60a3      	str	r3, [r4, #8]
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	071a      	lsls	r2, r3, #28
 800a4f8:	d525      	bpl.n	800a546 <__swbuf_r+0x68>
 800a4fa:	6923      	ldr	r3, [r4, #16]
 800a4fc:	b31b      	cbz	r3, 800a546 <__swbuf_r+0x68>
 800a4fe:	6823      	ldr	r3, [r4, #0]
 800a500:	6922      	ldr	r2, [r4, #16]
 800a502:	1a98      	subs	r0, r3, r2
 800a504:	6963      	ldr	r3, [r4, #20]
 800a506:	b2f6      	uxtb	r6, r6
 800a508:	4283      	cmp	r3, r0
 800a50a:	4637      	mov	r7, r6
 800a50c:	dc04      	bgt.n	800a518 <__swbuf_r+0x3a>
 800a50e:	4621      	mov	r1, r4
 800a510:	4628      	mov	r0, r5
 800a512:	f7ff fe89 	bl	800a228 <_fflush_r>
 800a516:	b9e0      	cbnz	r0, 800a552 <__swbuf_r+0x74>
 800a518:	68a3      	ldr	r3, [r4, #8]
 800a51a:	3b01      	subs	r3, #1
 800a51c:	60a3      	str	r3, [r4, #8]
 800a51e:	6823      	ldr	r3, [r4, #0]
 800a520:	1c5a      	adds	r2, r3, #1
 800a522:	6022      	str	r2, [r4, #0]
 800a524:	701e      	strb	r6, [r3, #0]
 800a526:	6962      	ldr	r2, [r4, #20]
 800a528:	1c43      	adds	r3, r0, #1
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d004      	beq.n	800a538 <__swbuf_r+0x5a>
 800a52e:	89a3      	ldrh	r3, [r4, #12]
 800a530:	07db      	lsls	r3, r3, #31
 800a532:	d506      	bpl.n	800a542 <__swbuf_r+0x64>
 800a534:	2e0a      	cmp	r6, #10
 800a536:	d104      	bne.n	800a542 <__swbuf_r+0x64>
 800a538:	4621      	mov	r1, r4
 800a53a:	4628      	mov	r0, r5
 800a53c:	f7ff fe74 	bl	800a228 <_fflush_r>
 800a540:	b938      	cbnz	r0, 800a552 <__swbuf_r+0x74>
 800a542:	4638      	mov	r0, r7
 800a544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a546:	4621      	mov	r1, r4
 800a548:	4628      	mov	r0, r5
 800a54a:	f000 f805 	bl	800a558 <__swsetup_r>
 800a54e:	2800      	cmp	r0, #0
 800a550:	d0d5      	beq.n	800a4fe <__swbuf_r+0x20>
 800a552:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a556:	e7f4      	b.n	800a542 <__swbuf_r+0x64>

0800a558 <__swsetup_r>:
 800a558:	b538      	push	{r3, r4, r5, lr}
 800a55a:	4b2a      	ldr	r3, [pc, #168]	; (800a604 <__swsetup_r+0xac>)
 800a55c:	4605      	mov	r5, r0
 800a55e:	6818      	ldr	r0, [r3, #0]
 800a560:	460c      	mov	r4, r1
 800a562:	b118      	cbz	r0, 800a56c <__swsetup_r+0x14>
 800a564:	6a03      	ldr	r3, [r0, #32]
 800a566:	b90b      	cbnz	r3, 800a56c <__swsetup_r+0x14>
 800a568:	f7ff ff26 	bl	800a3b8 <__sinit>
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a572:	0718      	lsls	r0, r3, #28
 800a574:	d422      	bmi.n	800a5bc <__swsetup_r+0x64>
 800a576:	06d9      	lsls	r1, r3, #27
 800a578:	d407      	bmi.n	800a58a <__swsetup_r+0x32>
 800a57a:	2309      	movs	r3, #9
 800a57c:	602b      	str	r3, [r5, #0]
 800a57e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a582:	81a3      	strh	r3, [r4, #12]
 800a584:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a588:	e034      	b.n	800a5f4 <__swsetup_r+0x9c>
 800a58a:	0758      	lsls	r0, r3, #29
 800a58c:	d512      	bpl.n	800a5b4 <__swsetup_r+0x5c>
 800a58e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a590:	b141      	cbz	r1, 800a5a4 <__swsetup_r+0x4c>
 800a592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a596:	4299      	cmp	r1, r3
 800a598:	d002      	beq.n	800a5a0 <__swsetup_r+0x48>
 800a59a:	4628      	mov	r0, r5
 800a59c:	f000 ffa6 	bl	800b4ec <_free_r>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	6363      	str	r3, [r4, #52]	; 0x34
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5aa:	81a3      	strh	r3, [r4, #12]
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	6063      	str	r3, [r4, #4]
 800a5b0:	6923      	ldr	r3, [r4, #16]
 800a5b2:	6023      	str	r3, [r4, #0]
 800a5b4:	89a3      	ldrh	r3, [r4, #12]
 800a5b6:	f043 0308 	orr.w	r3, r3, #8
 800a5ba:	81a3      	strh	r3, [r4, #12]
 800a5bc:	6923      	ldr	r3, [r4, #16]
 800a5be:	b94b      	cbnz	r3, 800a5d4 <__swsetup_r+0x7c>
 800a5c0:	89a3      	ldrh	r3, [r4, #12]
 800a5c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a5c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5ca:	d003      	beq.n	800a5d4 <__swsetup_r+0x7c>
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	f001 fd72 	bl	800c0b8 <__smakebuf_r>
 800a5d4:	89a0      	ldrh	r0, [r4, #12]
 800a5d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5da:	f010 0301 	ands.w	r3, r0, #1
 800a5de:	d00a      	beq.n	800a5f6 <__swsetup_r+0x9e>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	60a3      	str	r3, [r4, #8]
 800a5e4:	6963      	ldr	r3, [r4, #20]
 800a5e6:	425b      	negs	r3, r3
 800a5e8:	61a3      	str	r3, [r4, #24]
 800a5ea:	6923      	ldr	r3, [r4, #16]
 800a5ec:	b943      	cbnz	r3, 800a600 <__swsetup_r+0xa8>
 800a5ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5f2:	d1c4      	bne.n	800a57e <__swsetup_r+0x26>
 800a5f4:	bd38      	pop	{r3, r4, r5, pc}
 800a5f6:	0781      	lsls	r1, r0, #30
 800a5f8:	bf58      	it	pl
 800a5fa:	6963      	ldrpl	r3, [r4, #20]
 800a5fc:	60a3      	str	r3, [r4, #8]
 800a5fe:	e7f4      	b.n	800a5ea <__swsetup_r+0x92>
 800a600:	2000      	movs	r0, #0
 800a602:	e7f7      	b.n	800a5f4 <__swsetup_r+0x9c>
 800a604:	20000120 	.word	0x20000120

0800a608 <memset>:
 800a608:	4402      	add	r2, r0
 800a60a:	4603      	mov	r3, r0
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d100      	bne.n	800a612 <memset+0xa>
 800a610:	4770      	bx	lr
 800a612:	f803 1b01 	strb.w	r1, [r3], #1
 800a616:	e7f9      	b.n	800a60c <memset+0x4>

0800a618 <strncpy>:
 800a618:	b510      	push	{r4, lr}
 800a61a:	3901      	subs	r1, #1
 800a61c:	4603      	mov	r3, r0
 800a61e:	b132      	cbz	r2, 800a62e <strncpy+0x16>
 800a620:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a624:	f803 4b01 	strb.w	r4, [r3], #1
 800a628:	3a01      	subs	r2, #1
 800a62a:	2c00      	cmp	r4, #0
 800a62c:	d1f7      	bne.n	800a61e <strncpy+0x6>
 800a62e:	441a      	add	r2, r3
 800a630:	2100      	movs	r1, #0
 800a632:	4293      	cmp	r3, r2
 800a634:	d100      	bne.n	800a638 <strncpy+0x20>
 800a636:	bd10      	pop	{r4, pc}
 800a638:	f803 1b01 	strb.w	r1, [r3], #1
 800a63c:	e7f9      	b.n	800a632 <strncpy+0x1a>
	...

0800a640 <_localeconv_r>:
 800a640:	4800      	ldr	r0, [pc, #0]	; (800a644 <_localeconv_r+0x4>)
 800a642:	4770      	bx	lr
 800a644:	20000214 	.word	0x20000214

0800a648 <_close_r>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	4d06      	ldr	r5, [pc, #24]	; (800a664 <_close_r+0x1c>)
 800a64c:	2300      	movs	r3, #0
 800a64e:	4604      	mov	r4, r0
 800a650:	4608      	mov	r0, r1
 800a652:	602b      	str	r3, [r5, #0]
 800a654:	f7f8 fe81 	bl	800335a <_close>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_close_r+0x1a>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_close_r+0x1a>
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	20006280 	.word	0x20006280

0800a668 <_reclaim_reent>:
 800a668:	4b29      	ldr	r3, [pc, #164]	; (800a710 <_reclaim_reent+0xa8>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4283      	cmp	r3, r0
 800a66e:	b570      	push	{r4, r5, r6, lr}
 800a670:	4604      	mov	r4, r0
 800a672:	d04b      	beq.n	800a70c <_reclaim_reent+0xa4>
 800a674:	69c3      	ldr	r3, [r0, #28]
 800a676:	b143      	cbz	r3, 800a68a <_reclaim_reent+0x22>
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d144      	bne.n	800a708 <_reclaim_reent+0xa0>
 800a67e:	69e3      	ldr	r3, [r4, #28]
 800a680:	6819      	ldr	r1, [r3, #0]
 800a682:	b111      	cbz	r1, 800a68a <_reclaim_reent+0x22>
 800a684:	4620      	mov	r0, r4
 800a686:	f000 ff31 	bl	800b4ec <_free_r>
 800a68a:	6961      	ldr	r1, [r4, #20]
 800a68c:	b111      	cbz	r1, 800a694 <_reclaim_reent+0x2c>
 800a68e:	4620      	mov	r0, r4
 800a690:	f000 ff2c 	bl	800b4ec <_free_r>
 800a694:	69e1      	ldr	r1, [r4, #28]
 800a696:	b111      	cbz	r1, 800a69e <_reclaim_reent+0x36>
 800a698:	4620      	mov	r0, r4
 800a69a:	f000 ff27 	bl	800b4ec <_free_r>
 800a69e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a6a0:	b111      	cbz	r1, 800a6a8 <_reclaim_reent+0x40>
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f000 ff22 	bl	800b4ec <_free_r>
 800a6a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6aa:	b111      	cbz	r1, 800a6b2 <_reclaim_reent+0x4a>
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	f000 ff1d 	bl	800b4ec <_free_r>
 800a6b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a6b4:	b111      	cbz	r1, 800a6bc <_reclaim_reent+0x54>
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	f000 ff18 	bl	800b4ec <_free_r>
 800a6bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6be:	b111      	cbz	r1, 800a6c6 <_reclaim_reent+0x5e>
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	f000 ff13 	bl	800b4ec <_free_r>
 800a6c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a6c8:	b111      	cbz	r1, 800a6d0 <_reclaim_reent+0x68>
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	f000 ff0e 	bl	800b4ec <_free_r>
 800a6d0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a6d2:	b111      	cbz	r1, 800a6da <_reclaim_reent+0x72>
 800a6d4:	4620      	mov	r0, r4
 800a6d6:	f000 ff09 	bl	800b4ec <_free_r>
 800a6da:	6a23      	ldr	r3, [r4, #32]
 800a6dc:	b1b3      	cbz	r3, 800a70c <_reclaim_reent+0xa4>
 800a6de:	4620      	mov	r0, r4
 800a6e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6e4:	4718      	bx	r3
 800a6e6:	5949      	ldr	r1, [r1, r5]
 800a6e8:	b941      	cbnz	r1, 800a6fc <_reclaim_reent+0x94>
 800a6ea:	3504      	adds	r5, #4
 800a6ec:	69e3      	ldr	r3, [r4, #28]
 800a6ee:	2d80      	cmp	r5, #128	; 0x80
 800a6f0:	68d9      	ldr	r1, [r3, #12]
 800a6f2:	d1f8      	bne.n	800a6e6 <_reclaim_reent+0x7e>
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f000 fef9 	bl	800b4ec <_free_r>
 800a6fa:	e7c0      	b.n	800a67e <_reclaim_reent+0x16>
 800a6fc:	680e      	ldr	r6, [r1, #0]
 800a6fe:	4620      	mov	r0, r4
 800a700:	f000 fef4 	bl	800b4ec <_free_r>
 800a704:	4631      	mov	r1, r6
 800a706:	e7ef      	b.n	800a6e8 <_reclaim_reent+0x80>
 800a708:	2500      	movs	r5, #0
 800a70a:	e7ef      	b.n	800a6ec <_reclaim_reent+0x84>
 800a70c:	bd70      	pop	{r4, r5, r6, pc}
 800a70e:	bf00      	nop
 800a710:	20000120 	.word	0x20000120

0800a714 <_lseek_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d07      	ldr	r5, [pc, #28]	; (800a734 <_lseek_r+0x20>)
 800a718:	4604      	mov	r4, r0
 800a71a:	4608      	mov	r0, r1
 800a71c:	4611      	mov	r1, r2
 800a71e:	2200      	movs	r2, #0
 800a720:	602a      	str	r2, [r5, #0]
 800a722:	461a      	mov	r2, r3
 800a724:	f7f8 fe40 	bl	80033a8 <_lseek>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d102      	bne.n	800a732 <_lseek_r+0x1e>
 800a72c:	682b      	ldr	r3, [r5, #0]
 800a72e:	b103      	cbz	r3, 800a732 <_lseek_r+0x1e>
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	20006280 	.word	0x20006280

0800a738 <_read_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	4d07      	ldr	r5, [pc, #28]	; (800a758 <_read_r+0x20>)
 800a73c:	4604      	mov	r4, r0
 800a73e:	4608      	mov	r0, r1
 800a740:	4611      	mov	r1, r2
 800a742:	2200      	movs	r2, #0
 800a744:	602a      	str	r2, [r5, #0]
 800a746:	461a      	mov	r2, r3
 800a748:	f7f8 fdce 	bl	80032e8 <_read>
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	d102      	bne.n	800a756 <_read_r+0x1e>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	b103      	cbz	r3, 800a756 <_read_r+0x1e>
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	20006280 	.word	0x20006280

0800a75c <_write_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	4d07      	ldr	r5, [pc, #28]	; (800a77c <_write_r+0x20>)
 800a760:	4604      	mov	r4, r0
 800a762:	4608      	mov	r0, r1
 800a764:	4611      	mov	r1, r2
 800a766:	2200      	movs	r2, #0
 800a768:	602a      	str	r2, [r5, #0]
 800a76a:	461a      	mov	r2, r3
 800a76c:	f7f8 fdd9 	bl	8003322 <_write>
 800a770:	1c43      	adds	r3, r0, #1
 800a772:	d102      	bne.n	800a77a <_write_r+0x1e>
 800a774:	682b      	ldr	r3, [r5, #0]
 800a776:	b103      	cbz	r3, 800a77a <_write_r+0x1e>
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	bd38      	pop	{r3, r4, r5, pc}
 800a77c:	20006280 	.word	0x20006280

0800a780 <__errno>:
 800a780:	4b01      	ldr	r3, [pc, #4]	; (800a788 <__errno+0x8>)
 800a782:	6818      	ldr	r0, [r3, #0]
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop
 800a788:	20000120 	.word	0x20000120

0800a78c <__libc_init_array>:
 800a78c:	b570      	push	{r4, r5, r6, lr}
 800a78e:	4d0d      	ldr	r5, [pc, #52]	; (800a7c4 <__libc_init_array+0x38>)
 800a790:	4c0d      	ldr	r4, [pc, #52]	; (800a7c8 <__libc_init_array+0x3c>)
 800a792:	1b64      	subs	r4, r4, r5
 800a794:	10a4      	asrs	r4, r4, #2
 800a796:	2600      	movs	r6, #0
 800a798:	42a6      	cmp	r6, r4
 800a79a:	d109      	bne.n	800a7b0 <__libc_init_array+0x24>
 800a79c:	4d0b      	ldr	r5, [pc, #44]	; (800a7cc <__libc_init_array+0x40>)
 800a79e:	4c0c      	ldr	r4, [pc, #48]	; (800a7d0 <__libc_init_array+0x44>)
 800a7a0:	f001 fdde 	bl	800c360 <_init>
 800a7a4:	1b64      	subs	r4, r4, r5
 800a7a6:	10a4      	asrs	r4, r4, #2
 800a7a8:	2600      	movs	r6, #0
 800a7aa:	42a6      	cmp	r6, r4
 800a7ac:	d105      	bne.n	800a7ba <__libc_init_array+0x2e>
 800a7ae:	bd70      	pop	{r4, r5, r6, pc}
 800a7b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7b4:	4798      	blx	r3
 800a7b6:	3601      	adds	r6, #1
 800a7b8:	e7ee      	b.n	800a798 <__libc_init_array+0xc>
 800a7ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7be:	4798      	blx	r3
 800a7c0:	3601      	adds	r6, #1
 800a7c2:	e7f2      	b.n	800a7aa <__libc_init_array+0x1e>
 800a7c4:	0800d154 	.word	0x0800d154
 800a7c8:	0800d154 	.word	0x0800d154
 800a7cc:	0800d154 	.word	0x0800d154
 800a7d0:	0800d158 	.word	0x0800d158

0800a7d4 <__retarget_lock_init_recursive>:
 800a7d4:	4770      	bx	lr

0800a7d6 <__retarget_lock_acquire_recursive>:
 800a7d6:	4770      	bx	lr

0800a7d8 <__retarget_lock_release_recursive>:
 800a7d8:	4770      	bx	lr

0800a7da <memcpy>:
 800a7da:	440a      	add	r2, r1
 800a7dc:	4291      	cmp	r1, r2
 800a7de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a7e2:	d100      	bne.n	800a7e6 <memcpy+0xc>
 800a7e4:	4770      	bx	lr
 800a7e6:	b510      	push	{r4, lr}
 800a7e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7f0:	4291      	cmp	r1, r2
 800a7f2:	d1f9      	bne.n	800a7e8 <memcpy+0xe>
 800a7f4:	bd10      	pop	{r4, pc}

0800a7f6 <quorem>:
 800a7f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7fa:	6903      	ldr	r3, [r0, #16]
 800a7fc:	690c      	ldr	r4, [r1, #16]
 800a7fe:	42a3      	cmp	r3, r4
 800a800:	4607      	mov	r7, r0
 800a802:	db7e      	blt.n	800a902 <quorem+0x10c>
 800a804:	3c01      	subs	r4, #1
 800a806:	f101 0814 	add.w	r8, r1, #20
 800a80a:	f100 0514 	add.w	r5, r0, #20
 800a80e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a812:	9301      	str	r3, [sp, #4]
 800a814:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a818:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a81c:	3301      	adds	r3, #1
 800a81e:	429a      	cmp	r2, r3
 800a820:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a824:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a828:	fbb2 f6f3 	udiv	r6, r2, r3
 800a82c:	d331      	bcc.n	800a892 <quorem+0x9c>
 800a82e:	f04f 0e00 	mov.w	lr, #0
 800a832:	4640      	mov	r0, r8
 800a834:	46ac      	mov	ip, r5
 800a836:	46f2      	mov	sl, lr
 800a838:	f850 2b04 	ldr.w	r2, [r0], #4
 800a83c:	b293      	uxth	r3, r2
 800a83e:	fb06 e303 	mla	r3, r6, r3, lr
 800a842:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a846:	0c1a      	lsrs	r2, r3, #16
 800a848:	b29b      	uxth	r3, r3
 800a84a:	ebaa 0303 	sub.w	r3, sl, r3
 800a84e:	f8dc a000 	ldr.w	sl, [ip]
 800a852:	fa13 f38a 	uxtah	r3, r3, sl
 800a856:	fb06 220e 	mla	r2, r6, lr, r2
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	9b00      	ldr	r3, [sp, #0]
 800a85e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a862:	b292      	uxth	r2, r2
 800a864:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a868:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a86c:	f8bd 3000 	ldrh.w	r3, [sp]
 800a870:	4581      	cmp	r9, r0
 800a872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a876:	f84c 3b04 	str.w	r3, [ip], #4
 800a87a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a87e:	d2db      	bcs.n	800a838 <quorem+0x42>
 800a880:	f855 300b 	ldr.w	r3, [r5, fp]
 800a884:	b92b      	cbnz	r3, 800a892 <quorem+0x9c>
 800a886:	9b01      	ldr	r3, [sp, #4]
 800a888:	3b04      	subs	r3, #4
 800a88a:	429d      	cmp	r5, r3
 800a88c:	461a      	mov	r2, r3
 800a88e:	d32c      	bcc.n	800a8ea <quorem+0xf4>
 800a890:	613c      	str	r4, [r7, #16]
 800a892:	4638      	mov	r0, r7
 800a894:	f001 f9a6 	bl	800bbe4 <__mcmp>
 800a898:	2800      	cmp	r0, #0
 800a89a:	db22      	blt.n	800a8e2 <quorem+0xec>
 800a89c:	3601      	adds	r6, #1
 800a89e:	4629      	mov	r1, r5
 800a8a0:	2000      	movs	r0, #0
 800a8a2:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8a6:	f8d1 c000 	ldr.w	ip, [r1]
 800a8aa:	b293      	uxth	r3, r2
 800a8ac:	1ac3      	subs	r3, r0, r3
 800a8ae:	0c12      	lsrs	r2, r2, #16
 800a8b0:	fa13 f38c 	uxtah	r3, r3, ip
 800a8b4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a8b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8c2:	45c1      	cmp	r9, r8
 800a8c4:	f841 3b04 	str.w	r3, [r1], #4
 800a8c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8cc:	d2e9      	bcs.n	800a8a2 <quorem+0xac>
 800a8ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a8d6:	b922      	cbnz	r2, 800a8e2 <quorem+0xec>
 800a8d8:	3b04      	subs	r3, #4
 800a8da:	429d      	cmp	r5, r3
 800a8dc:	461a      	mov	r2, r3
 800a8de:	d30a      	bcc.n	800a8f6 <quorem+0x100>
 800a8e0:	613c      	str	r4, [r7, #16]
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	b003      	add	sp, #12
 800a8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ea:	6812      	ldr	r2, [r2, #0]
 800a8ec:	3b04      	subs	r3, #4
 800a8ee:	2a00      	cmp	r2, #0
 800a8f0:	d1ce      	bne.n	800a890 <quorem+0x9a>
 800a8f2:	3c01      	subs	r4, #1
 800a8f4:	e7c9      	b.n	800a88a <quorem+0x94>
 800a8f6:	6812      	ldr	r2, [r2, #0]
 800a8f8:	3b04      	subs	r3, #4
 800a8fa:	2a00      	cmp	r2, #0
 800a8fc:	d1f0      	bne.n	800a8e0 <quorem+0xea>
 800a8fe:	3c01      	subs	r4, #1
 800a900:	e7eb      	b.n	800a8da <quorem+0xe4>
 800a902:	2000      	movs	r0, #0
 800a904:	e7ee      	b.n	800a8e4 <quorem+0xee>
	...

0800a908 <_dtoa_r>:
 800a908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a90c:	ed2d 8b04 	vpush	{d8-d9}
 800a910:	69c5      	ldr	r5, [r0, #28]
 800a912:	b093      	sub	sp, #76	; 0x4c
 800a914:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a918:	ec57 6b10 	vmov	r6, r7, d0
 800a91c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a920:	9107      	str	r1, [sp, #28]
 800a922:	4604      	mov	r4, r0
 800a924:	920a      	str	r2, [sp, #40]	; 0x28
 800a926:	930d      	str	r3, [sp, #52]	; 0x34
 800a928:	b975      	cbnz	r5, 800a948 <_dtoa_r+0x40>
 800a92a:	2010      	movs	r0, #16
 800a92c:	f000 fe2a 	bl	800b584 <malloc>
 800a930:	4602      	mov	r2, r0
 800a932:	61e0      	str	r0, [r4, #28]
 800a934:	b920      	cbnz	r0, 800a940 <_dtoa_r+0x38>
 800a936:	4bae      	ldr	r3, [pc, #696]	; (800abf0 <_dtoa_r+0x2e8>)
 800a938:	21ef      	movs	r1, #239	; 0xef
 800a93a:	48ae      	ldr	r0, [pc, #696]	; (800abf4 <_dtoa_r+0x2ec>)
 800a93c:	f001 fc5e 	bl	800c1fc <__assert_func>
 800a940:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a944:	6005      	str	r5, [r0, #0]
 800a946:	60c5      	str	r5, [r0, #12]
 800a948:	69e3      	ldr	r3, [r4, #28]
 800a94a:	6819      	ldr	r1, [r3, #0]
 800a94c:	b151      	cbz	r1, 800a964 <_dtoa_r+0x5c>
 800a94e:	685a      	ldr	r2, [r3, #4]
 800a950:	604a      	str	r2, [r1, #4]
 800a952:	2301      	movs	r3, #1
 800a954:	4093      	lsls	r3, r2
 800a956:	608b      	str	r3, [r1, #8]
 800a958:	4620      	mov	r0, r4
 800a95a:	f000 ff07 	bl	800b76c <_Bfree>
 800a95e:	69e3      	ldr	r3, [r4, #28]
 800a960:	2200      	movs	r2, #0
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	1e3b      	subs	r3, r7, #0
 800a966:	bfbb      	ittet	lt
 800a968:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a96c:	9303      	strlt	r3, [sp, #12]
 800a96e:	2300      	movge	r3, #0
 800a970:	2201      	movlt	r2, #1
 800a972:	bfac      	ite	ge
 800a974:	f8c8 3000 	strge.w	r3, [r8]
 800a978:	f8c8 2000 	strlt.w	r2, [r8]
 800a97c:	4b9e      	ldr	r3, [pc, #632]	; (800abf8 <_dtoa_r+0x2f0>)
 800a97e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a982:	ea33 0308 	bics.w	r3, r3, r8
 800a986:	d11b      	bne.n	800a9c0 <_dtoa_r+0xb8>
 800a988:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a98a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a994:	4333      	orrs	r3, r6
 800a996:	f000 8593 	beq.w	800b4c0 <_dtoa_r+0xbb8>
 800a99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a99c:	b963      	cbnz	r3, 800a9b8 <_dtoa_r+0xb0>
 800a99e:	4b97      	ldr	r3, [pc, #604]	; (800abfc <_dtoa_r+0x2f4>)
 800a9a0:	e027      	b.n	800a9f2 <_dtoa_r+0xea>
 800a9a2:	4b97      	ldr	r3, [pc, #604]	; (800ac00 <_dtoa_r+0x2f8>)
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	3308      	adds	r3, #8
 800a9a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9aa:	6013      	str	r3, [r2, #0]
 800a9ac:	9800      	ldr	r0, [sp, #0]
 800a9ae:	b013      	add	sp, #76	; 0x4c
 800a9b0:	ecbd 8b04 	vpop	{d8-d9}
 800a9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b8:	4b90      	ldr	r3, [pc, #576]	; (800abfc <_dtoa_r+0x2f4>)
 800a9ba:	9300      	str	r3, [sp, #0]
 800a9bc:	3303      	adds	r3, #3
 800a9be:	e7f3      	b.n	800a9a8 <_dtoa_r+0xa0>
 800a9c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	ec51 0b17 	vmov	r0, r1, d7
 800a9ca:	eeb0 8a47 	vmov.f32	s16, s14
 800a9ce:	eef0 8a67 	vmov.f32	s17, s15
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	f7f6 f888 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9d8:	4681      	mov	r9, r0
 800a9da:	b160      	cbz	r0, 800a9f6 <_dtoa_r+0xee>
 800a9dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9de:	2301      	movs	r3, #1
 800a9e0:	6013      	str	r3, [r2, #0]
 800a9e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	f000 8568 	beq.w	800b4ba <_dtoa_r+0xbb2>
 800a9ea:	4b86      	ldr	r3, [pc, #536]	; (800ac04 <_dtoa_r+0x2fc>)
 800a9ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9ee:	6013      	str	r3, [r2, #0]
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	9300      	str	r3, [sp, #0]
 800a9f4:	e7da      	b.n	800a9ac <_dtoa_r+0xa4>
 800a9f6:	aa10      	add	r2, sp, #64	; 0x40
 800a9f8:	a911      	add	r1, sp, #68	; 0x44
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	eeb0 0a48 	vmov.f32	s0, s16
 800aa00:	eef0 0a68 	vmov.f32	s1, s17
 800aa04:	f001 f994 	bl	800bd30 <__d2b>
 800aa08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800aa0c:	4682      	mov	sl, r0
 800aa0e:	2d00      	cmp	r5, #0
 800aa10:	d07f      	beq.n	800ab12 <_dtoa_r+0x20a>
 800aa12:	ee18 3a90 	vmov	r3, s17
 800aa16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa1a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800aa1e:	ec51 0b18 	vmov	r0, r1, d8
 800aa22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa2a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aa2e:	4619      	mov	r1, r3
 800aa30:	2200      	movs	r2, #0
 800aa32:	4b75      	ldr	r3, [pc, #468]	; (800ac08 <_dtoa_r+0x300>)
 800aa34:	f7f5 fc38 	bl	80002a8 <__aeabi_dsub>
 800aa38:	a367      	add	r3, pc, #412	; (adr r3, 800abd8 <_dtoa_r+0x2d0>)
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	f7f5 fdeb 	bl	8000618 <__aeabi_dmul>
 800aa42:	a367      	add	r3, pc, #412	; (adr r3, 800abe0 <_dtoa_r+0x2d8>)
 800aa44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa48:	f7f5 fc30 	bl	80002ac <__adddf3>
 800aa4c:	4606      	mov	r6, r0
 800aa4e:	4628      	mov	r0, r5
 800aa50:	460f      	mov	r7, r1
 800aa52:	f7f5 fd77 	bl	8000544 <__aeabi_i2d>
 800aa56:	a364      	add	r3, pc, #400	; (adr r3, 800abe8 <_dtoa_r+0x2e0>)
 800aa58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5c:	f7f5 fddc 	bl	8000618 <__aeabi_dmul>
 800aa60:	4602      	mov	r2, r0
 800aa62:	460b      	mov	r3, r1
 800aa64:	4630      	mov	r0, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	f7f5 fc20 	bl	80002ac <__adddf3>
 800aa6c:	4606      	mov	r6, r0
 800aa6e:	460f      	mov	r7, r1
 800aa70:	f7f6 f882 	bl	8000b78 <__aeabi_d2iz>
 800aa74:	2200      	movs	r2, #0
 800aa76:	4683      	mov	fp, r0
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4630      	mov	r0, r6
 800aa7c:	4639      	mov	r1, r7
 800aa7e:	f7f6 f83d 	bl	8000afc <__aeabi_dcmplt>
 800aa82:	b148      	cbz	r0, 800aa98 <_dtoa_r+0x190>
 800aa84:	4658      	mov	r0, fp
 800aa86:	f7f5 fd5d 	bl	8000544 <__aeabi_i2d>
 800aa8a:	4632      	mov	r2, r6
 800aa8c:	463b      	mov	r3, r7
 800aa8e:	f7f6 f82b 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa92:	b908      	cbnz	r0, 800aa98 <_dtoa_r+0x190>
 800aa94:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800aa98:	f1bb 0f16 	cmp.w	fp, #22
 800aa9c:	d857      	bhi.n	800ab4e <_dtoa_r+0x246>
 800aa9e:	4b5b      	ldr	r3, [pc, #364]	; (800ac0c <_dtoa_r+0x304>)
 800aaa0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aaa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa8:	ec51 0b18 	vmov	r0, r1, d8
 800aaac:	f7f6 f826 	bl	8000afc <__aeabi_dcmplt>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	d04e      	beq.n	800ab52 <_dtoa_r+0x24a>
 800aab4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800aab8:	2300      	movs	r3, #0
 800aaba:	930c      	str	r3, [sp, #48]	; 0x30
 800aabc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aabe:	1b5b      	subs	r3, r3, r5
 800aac0:	1e5a      	subs	r2, r3, #1
 800aac2:	bf45      	ittet	mi
 800aac4:	f1c3 0301 	rsbmi	r3, r3, #1
 800aac8:	9305      	strmi	r3, [sp, #20]
 800aaca:	2300      	movpl	r3, #0
 800aacc:	2300      	movmi	r3, #0
 800aace:	9206      	str	r2, [sp, #24]
 800aad0:	bf54      	ite	pl
 800aad2:	9305      	strpl	r3, [sp, #20]
 800aad4:	9306      	strmi	r3, [sp, #24]
 800aad6:	f1bb 0f00 	cmp.w	fp, #0
 800aada:	db3c      	blt.n	800ab56 <_dtoa_r+0x24e>
 800aadc:	9b06      	ldr	r3, [sp, #24]
 800aade:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800aae2:	445b      	add	r3, fp
 800aae4:	9306      	str	r3, [sp, #24]
 800aae6:	2300      	movs	r3, #0
 800aae8:	9308      	str	r3, [sp, #32]
 800aaea:	9b07      	ldr	r3, [sp, #28]
 800aaec:	2b09      	cmp	r3, #9
 800aaee:	d868      	bhi.n	800abc2 <_dtoa_r+0x2ba>
 800aaf0:	2b05      	cmp	r3, #5
 800aaf2:	bfc4      	itt	gt
 800aaf4:	3b04      	subgt	r3, #4
 800aaf6:	9307      	strgt	r3, [sp, #28]
 800aaf8:	9b07      	ldr	r3, [sp, #28]
 800aafa:	f1a3 0302 	sub.w	r3, r3, #2
 800aafe:	bfcc      	ite	gt
 800ab00:	2500      	movgt	r5, #0
 800ab02:	2501      	movle	r5, #1
 800ab04:	2b03      	cmp	r3, #3
 800ab06:	f200 8085 	bhi.w	800ac14 <_dtoa_r+0x30c>
 800ab0a:	e8df f003 	tbb	[pc, r3]
 800ab0e:	3b2e      	.short	0x3b2e
 800ab10:	5839      	.short	0x5839
 800ab12:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ab16:	441d      	add	r5, r3
 800ab18:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ab1c:	2b20      	cmp	r3, #32
 800ab1e:	bfc1      	itttt	gt
 800ab20:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ab24:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab28:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ab2c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ab30:	bfd6      	itet	le
 800ab32:	f1c3 0320 	rsble	r3, r3, #32
 800ab36:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab3a:	fa06 f003 	lslle.w	r0, r6, r3
 800ab3e:	f7f5 fcf1 	bl	8000524 <__aeabi_ui2d>
 800ab42:	2201      	movs	r2, #1
 800ab44:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ab48:	3d01      	subs	r5, #1
 800ab4a:	920e      	str	r2, [sp, #56]	; 0x38
 800ab4c:	e76f      	b.n	800aa2e <_dtoa_r+0x126>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e7b3      	b.n	800aaba <_dtoa_r+0x1b2>
 800ab52:	900c      	str	r0, [sp, #48]	; 0x30
 800ab54:	e7b2      	b.n	800aabc <_dtoa_r+0x1b4>
 800ab56:	9b05      	ldr	r3, [sp, #20]
 800ab58:	eba3 030b 	sub.w	r3, r3, fp
 800ab5c:	9305      	str	r3, [sp, #20]
 800ab5e:	f1cb 0300 	rsb	r3, fp, #0
 800ab62:	9308      	str	r3, [sp, #32]
 800ab64:	2300      	movs	r3, #0
 800ab66:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab68:	e7bf      	b.n	800aaea <_dtoa_r+0x1e2>
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	dc52      	bgt.n	800ac1a <_dtoa_r+0x312>
 800ab74:	2301      	movs	r3, #1
 800ab76:	9301      	str	r3, [sp, #4]
 800ab78:	9304      	str	r3, [sp, #16]
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	920a      	str	r2, [sp, #40]	; 0x28
 800ab7e:	e00b      	b.n	800ab98 <_dtoa_r+0x290>
 800ab80:	2301      	movs	r3, #1
 800ab82:	e7f3      	b.n	800ab6c <_dtoa_r+0x264>
 800ab84:	2300      	movs	r3, #0
 800ab86:	9309      	str	r3, [sp, #36]	; 0x24
 800ab88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab8a:	445b      	add	r3, fp
 800ab8c:	9301      	str	r3, [sp, #4]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	9304      	str	r3, [sp, #16]
 800ab94:	bfb8      	it	lt
 800ab96:	2301      	movlt	r3, #1
 800ab98:	69e0      	ldr	r0, [r4, #28]
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	2204      	movs	r2, #4
 800ab9e:	f102 0614 	add.w	r6, r2, #20
 800aba2:	429e      	cmp	r6, r3
 800aba4:	d93d      	bls.n	800ac22 <_dtoa_r+0x31a>
 800aba6:	6041      	str	r1, [r0, #4]
 800aba8:	4620      	mov	r0, r4
 800abaa:	f000 fd9f 	bl	800b6ec <_Balloc>
 800abae:	9000      	str	r0, [sp, #0]
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d139      	bne.n	800ac28 <_dtoa_r+0x320>
 800abb4:	4b16      	ldr	r3, [pc, #88]	; (800ac10 <_dtoa_r+0x308>)
 800abb6:	4602      	mov	r2, r0
 800abb8:	f240 11af 	movw	r1, #431	; 0x1af
 800abbc:	e6bd      	b.n	800a93a <_dtoa_r+0x32>
 800abbe:	2301      	movs	r3, #1
 800abc0:	e7e1      	b.n	800ab86 <_dtoa_r+0x27e>
 800abc2:	2501      	movs	r5, #1
 800abc4:	2300      	movs	r3, #0
 800abc6:	9307      	str	r3, [sp, #28]
 800abc8:	9509      	str	r5, [sp, #36]	; 0x24
 800abca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800abce:	9301      	str	r3, [sp, #4]
 800abd0:	9304      	str	r3, [sp, #16]
 800abd2:	2200      	movs	r2, #0
 800abd4:	2312      	movs	r3, #18
 800abd6:	e7d1      	b.n	800ab7c <_dtoa_r+0x274>
 800abd8:	636f4361 	.word	0x636f4361
 800abdc:	3fd287a7 	.word	0x3fd287a7
 800abe0:	8b60c8b3 	.word	0x8b60c8b3
 800abe4:	3fc68a28 	.word	0x3fc68a28
 800abe8:	509f79fb 	.word	0x509f79fb
 800abec:	3fd34413 	.word	0x3fd34413
 800abf0:	0800cf1e 	.word	0x0800cf1e
 800abf4:	0800cf35 	.word	0x0800cf35
 800abf8:	7ff00000 	.word	0x7ff00000
 800abfc:	0800cf1a 	.word	0x0800cf1a
 800ac00:	0800cf11 	.word	0x0800cf11
 800ac04:	0800ceee 	.word	0x0800ceee
 800ac08:	3ff80000 	.word	0x3ff80000
 800ac0c:	0800d020 	.word	0x0800d020
 800ac10:	0800cf8d 	.word	0x0800cf8d
 800ac14:	2301      	movs	r3, #1
 800ac16:	9309      	str	r3, [sp, #36]	; 0x24
 800ac18:	e7d7      	b.n	800abca <_dtoa_r+0x2c2>
 800ac1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac1c:	9301      	str	r3, [sp, #4]
 800ac1e:	9304      	str	r3, [sp, #16]
 800ac20:	e7ba      	b.n	800ab98 <_dtoa_r+0x290>
 800ac22:	3101      	adds	r1, #1
 800ac24:	0052      	lsls	r2, r2, #1
 800ac26:	e7ba      	b.n	800ab9e <_dtoa_r+0x296>
 800ac28:	69e3      	ldr	r3, [r4, #28]
 800ac2a:	9a00      	ldr	r2, [sp, #0]
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	9b04      	ldr	r3, [sp, #16]
 800ac30:	2b0e      	cmp	r3, #14
 800ac32:	f200 80a8 	bhi.w	800ad86 <_dtoa_r+0x47e>
 800ac36:	2d00      	cmp	r5, #0
 800ac38:	f000 80a5 	beq.w	800ad86 <_dtoa_r+0x47e>
 800ac3c:	f1bb 0f00 	cmp.w	fp, #0
 800ac40:	dd38      	ble.n	800acb4 <_dtoa_r+0x3ac>
 800ac42:	4bc0      	ldr	r3, [pc, #768]	; (800af44 <_dtoa_r+0x63c>)
 800ac44:	f00b 020f 	and.w	r2, fp, #15
 800ac48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac4c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ac50:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac54:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ac58:	d019      	beq.n	800ac8e <_dtoa_r+0x386>
 800ac5a:	4bbb      	ldr	r3, [pc, #748]	; (800af48 <_dtoa_r+0x640>)
 800ac5c:	ec51 0b18 	vmov	r0, r1, d8
 800ac60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac64:	f7f5 fe02 	bl	800086c <__aeabi_ddiv>
 800ac68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac6c:	f008 080f 	and.w	r8, r8, #15
 800ac70:	2503      	movs	r5, #3
 800ac72:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800af48 <_dtoa_r+0x640>
 800ac76:	f1b8 0f00 	cmp.w	r8, #0
 800ac7a:	d10a      	bne.n	800ac92 <_dtoa_r+0x38a>
 800ac7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac80:	4632      	mov	r2, r6
 800ac82:	463b      	mov	r3, r7
 800ac84:	f7f5 fdf2 	bl	800086c <__aeabi_ddiv>
 800ac88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac8c:	e02b      	b.n	800ace6 <_dtoa_r+0x3de>
 800ac8e:	2502      	movs	r5, #2
 800ac90:	e7ef      	b.n	800ac72 <_dtoa_r+0x36a>
 800ac92:	f018 0f01 	tst.w	r8, #1
 800ac96:	d008      	beq.n	800acaa <_dtoa_r+0x3a2>
 800ac98:	4630      	mov	r0, r6
 800ac9a:	4639      	mov	r1, r7
 800ac9c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800aca0:	f7f5 fcba 	bl	8000618 <__aeabi_dmul>
 800aca4:	3501      	adds	r5, #1
 800aca6:	4606      	mov	r6, r0
 800aca8:	460f      	mov	r7, r1
 800acaa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800acae:	f109 0908 	add.w	r9, r9, #8
 800acb2:	e7e0      	b.n	800ac76 <_dtoa_r+0x36e>
 800acb4:	f000 809f 	beq.w	800adf6 <_dtoa_r+0x4ee>
 800acb8:	f1cb 0600 	rsb	r6, fp, #0
 800acbc:	4ba1      	ldr	r3, [pc, #644]	; (800af44 <_dtoa_r+0x63c>)
 800acbe:	4fa2      	ldr	r7, [pc, #648]	; (800af48 <_dtoa_r+0x640>)
 800acc0:	f006 020f 	and.w	r2, r6, #15
 800acc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	ec51 0b18 	vmov	r0, r1, d8
 800acd0:	f7f5 fca2 	bl	8000618 <__aeabi_dmul>
 800acd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acd8:	1136      	asrs	r6, r6, #4
 800acda:	2300      	movs	r3, #0
 800acdc:	2502      	movs	r5, #2
 800acde:	2e00      	cmp	r6, #0
 800ace0:	d17e      	bne.n	800ade0 <_dtoa_r+0x4d8>
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1d0      	bne.n	800ac88 <_dtoa_r+0x380>
 800ace6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ace8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800acec:	2b00      	cmp	r3, #0
 800acee:	f000 8084 	beq.w	800adfa <_dtoa_r+0x4f2>
 800acf2:	4b96      	ldr	r3, [pc, #600]	; (800af4c <_dtoa_r+0x644>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	4640      	mov	r0, r8
 800acf8:	4649      	mov	r1, r9
 800acfa:	f7f5 feff 	bl	8000afc <__aeabi_dcmplt>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	d07b      	beq.n	800adfa <_dtoa_r+0x4f2>
 800ad02:	9b04      	ldr	r3, [sp, #16]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d078      	beq.n	800adfa <_dtoa_r+0x4f2>
 800ad08:	9b01      	ldr	r3, [sp, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	dd39      	ble.n	800ad82 <_dtoa_r+0x47a>
 800ad0e:	4b90      	ldr	r3, [pc, #576]	; (800af50 <_dtoa_r+0x648>)
 800ad10:	2200      	movs	r2, #0
 800ad12:	4640      	mov	r0, r8
 800ad14:	4649      	mov	r1, r9
 800ad16:	f7f5 fc7f 	bl	8000618 <__aeabi_dmul>
 800ad1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad1e:	9e01      	ldr	r6, [sp, #4]
 800ad20:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800ad24:	3501      	adds	r5, #1
 800ad26:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ad2a:	4628      	mov	r0, r5
 800ad2c:	f7f5 fc0a 	bl	8000544 <__aeabi_i2d>
 800ad30:	4642      	mov	r2, r8
 800ad32:	464b      	mov	r3, r9
 800ad34:	f7f5 fc70 	bl	8000618 <__aeabi_dmul>
 800ad38:	4b86      	ldr	r3, [pc, #536]	; (800af54 <_dtoa_r+0x64c>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f7f5 fab6 	bl	80002ac <__adddf3>
 800ad40:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ad44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad48:	9303      	str	r3, [sp, #12]
 800ad4a:	2e00      	cmp	r6, #0
 800ad4c:	d158      	bne.n	800ae00 <_dtoa_r+0x4f8>
 800ad4e:	4b82      	ldr	r3, [pc, #520]	; (800af58 <_dtoa_r+0x650>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	4640      	mov	r0, r8
 800ad54:	4649      	mov	r1, r9
 800ad56:	f7f5 faa7 	bl	80002a8 <__aeabi_dsub>
 800ad5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad5e:	4680      	mov	r8, r0
 800ad60:	4689      	mov	r9, r1
 800ad62:	f7f5 fee9 	bl	8000b38 <__aeabi_dcmpgt>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	f040 8296 	bne.w	800b298 <_dtoa_r+0x990>
 800ad6c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ad70:	4640      	mov	r0, r8
 800ad72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad76:	4649      	mov	r1, r9
 800ad78:	f7f5 fec0 	bl	8000afc <__aeabi_dcmplt>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	f040 8289 	bne.w	800b294 <_dtoa_r+0x98c>
 800ad82:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ad86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	f2c0 814e 	blt.w	800b02a <_dtoa_r+0x722>
 800ad8e:	f1bb 0f0e 	cmp.w	fp, #14
 800ad92:	f300 814a 	bgt.w	800b02a <_dtoa_r+0x722>
 800ad96:	4b6b      	ldr	r3, [pc, #428]	; (800af44 <_dtoa_r+0x63c>)
 800ad98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ada0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	f280 80dc 	bge.w	800af60 <_dtoa_r+0x658>
 800ada8:	9b04      	ldr	r3, [sp, #16]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	f300 80d8 	bgt.w	800af60 <_dtoa_r+0x658>
 800adb0:	f040 826f 	bne.w	800b292 <_dtoa_r+0x98a>
 800adb4:	4b68      	ldr	r3, [pc, #416]	; (800af58 <_dtoa_r+0x650>)
 800adb6:	2200      	movs	r2, #0
 800adb8:	4640      	mov	r0, r8
 800adba:	4649      	mov	r1, r9
 800adbc:	f7f5 fc2c 	bl	8000618 <__aeabi_dmul>
 800adc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adc4:	f7f5 feae 	bl	8000b24 <__aeabi_dcmpge>
 800adc8:	9e04      	ldr	r6, [sp, #16]
 800adca:	4637      	mov	r7, r6
 800adcc:	2800      	cmp	r0, #0
 800adce:	f040 8245 	bne.w	800b25c <_dtoa_r+0x954>
 800add2:	9d00      	ldr	r5, [sp, #0]
 800add4:	2331      	movs	r3, #49	; 0x31
 800add6:	f805 3b01 	strb.w	r3, [r5], #1
 800adda:	f10b 0b01 	add.w	fp, fp, #1
 800adde:	e241      	b.n	800b264 <_dtoa_r+0x95c>
 800ade0:	07f2      	lsls	r2, r6, #31
 800ade2:	d505      	bpl.n	800adf0 <_dtoa_r+0x4e8>
 800ade4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ade8:	f7f5 fc16 	bl	8000618 <__aeabi_dmul>
 800adec:	3501      	adds	r5, #1
 800adee:	2301      	movs	r3, #1
 800adf0:	1076      	asrs	r6, r6, #1
 800adf2:	3708      	adds	r7, #8
 800adf4:	e773      	b.n	800acde <_dtoa_r+0x3d6>
 800adf6:	2502      	movs	r5, #2
 800adf8:	e775      	b.n	800ace6 <_dtoa_r+0x3de>
 800adfa:	9e04      	ldr	r6, [sp, #16]
 800adfc:	465f      	mov	r7, fp
 800adfe:	e792      	b.n	800ad26 <_dtoa_r+0x41e>
 800ae00:	9900      	ldr	r1, [sp, #0]
 800ae02:	4b50      	ldr	r3, [pc, #320]	; (800af44 <_dtoa_r+0x63c>)
 800ae04:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae08:	4431      	add	r1, r6
 800ae0a:	9102      	str	r1, [sp, #8]
 800ae0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae0e:	eeb0 9a47 	vmov.f32	s18, s14
 800ae12:	eef0 9a67 	vmov.f32	s19, s15
 800ae16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ae1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae1e:	2900      	cmp	r1, #0
 800ae20:	d044      	beq.n	800aeac <_dtoa_r+0x5a4>
 800ae22:	494e      	ldr	r1, [pc, #312]	; (800af5c <_dtoa_r+0x654>)
 800ae24:	2000      	movs	r0, #0
 800ae26:	f7f5 fd21 	bl	800086c <__aeabi_ddiv>
 800ae2a:	ec53 2b19 	vmov	r2, r3, d9
 800ae2e:	f7f5 fa3b 	bl	80002a8 <__aeabi_dsub>
 800ae32:	9d00      	ldr	r5, [sp, #0]
 800ae34:	ec41 0b19 	vmov	d9, r0, r1
 800ae38:	4649      	mov	r1, r9
 800ae3a:	4640      	mov	r0, r8
 800ae3c:	f7f5 fe9c 	bl	8000b78 <__aeabi_d2iz>
 800ae40:	4606      	mov	r6, r0
 800ae42:	f7f5 fb7f 	bl	8000544 <__aeabi_i2d>
 800ae46:	4602      	mov	r2, r0
 800ae48:	460b      	mov	r3, r1
 800ae4a:	4640      	mov	r0, r8
 800ae4c:	4649      	mov	r1, r9
 800ae4e:	f7f5 fa2b 	bl	80002a8 <__aeabi_dsub>
 800ae52:	3630      	adds	r6, #48	; 0x30
 800ae54:	f805 6b01 	strb.w	r6, [r5], #1
 800ae58:	ec53 2b19 	vmov	r2, r3, d9
 800ae5c:	4680      	mov	r8, r0
 800ae5e:	4689      	mov	r9, r1
 800ae60:	f7f5 fe4c 	bl	8000afc <__aeabi_dcmplt>
 800ae64:	2800      	cmp	r0, #0
 800ae66:	d164      	bne.n	800af32 <_dtoa_r+0x62a>
 800ae68:	4642      	mov	r2, r8
 800ae6a:	464b      	mov	r3, r9
 800ae6c:	4937      	ldr	r1, [pc, #220]	; (800af4c <_dtoa_r+0x644>)
 800ae6e:	2000      	movs	r0, #0
 800ae70:	f7f5 fa1a 	bl	80002a8 <__aeabi_dsub>
 800ae74:	ec53 2b19 	vmov	r2, r3, d9
 800ae78:	f7f5 fe40 	bl	8000afc <__aeabi_dcmplt>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	f040 80b6 	bne.w	800afee <_dtoa_r+0x6e6>
 800ae82:	9b02      	ldr	r3, [sp, #8]
 800ae84:	429d      	cmp	r5, r3
 800ae86:	f43f af7c 	beq.w	800ad82 <_dtoa_r+0x47a>
 800ae8a:	4b31      	ldr	r3, [pc, #196]	; (800af50 <_dtoa_r+0x648>)
 800ae8c:	ec51 0b19 	vmov	r0, r1, d9
 800ae90:	2200      	movs	r2, #0
 800ae92:	f7f5 fbc1 	bl	8000618 <__aeabi_dmul>
 800ae96:	4b2e      	ldr	r3, [pc, #184]	; (800af50 <_dtoa_r+0x648>)
 800ae98:	ec41 0b19 	vmov	d9, r0, r1
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	4640      	mov	r0, r8
 800aea0:	4649      	mov	r1, r9
 800aea2:	f7f5 fbb9 	bl	8000618 <__aeabi_dmul>
 800aea6:	4680      	mov	r8, r0
 800aea8:	4689      	mov	r9, r1
 800aeaa:	e7c5      	b.n	800ae38 <_dtoa_r+0x530>
 800aeac:	ec51 0b17 	vmov	r0, r1, d7
 800aeb0:	f7f5 fbb2 	bl	8000618 <__aeabi_dmul>
 800aeb4:	9b02      	ldr	r3, [sp, #8]
 800aeb6:	9d00      	ldr	r5, [sp, #0]
 800aeb8:	930f      	str	r3, [sp, #60]	; 0x3c
 800aeba:	ec41 0b19 	vmov	d9, r0, r1
 800aebe:	4649      	mov	r1, r9
 800aec0:	4640      	mov	r0, r8
 800aec2:	f7f5 fe59 	bl	8000b78 <__aeabi_d2iz>
 800aec6:	4606      	mov	r6, r0
 800aec8:	f7f5 fb3c 	bl	8000544 <__aeabi_i2d>
 800aecc:	3630      	adds	r6, #48	; 0x30
 800aece:	4602      	mov	r2, r0
 800aed0:	460b      	mov	r3, r1
 800aed2:	4640      	mov	r0, r8
 800aed4:	4649      	mov	r1, r9
 800aed6:	f7f5 f9e7 	bl	80002a8 <__aeabi_dsub>
 800aeda:	f805 6b01 	strb.w	r6, [r5], #1
 800aede:	9b02      	ldr	r3, [sp, #8]
 800aee0:	429d      	cmp	r5, r3
 800aee2:	4680      	mov	r8, r0
 800aee4:	4689      	mov	r9, r1
 800aee6:	f04f 0200 	mov.w	r2, #0
 800aeea:	d124      	bne.n	800af36 <_dtoa_r+0x62e>
 800aeec:	4b1b      	ldr	r3, [pc, #108]	; (800af5c <_dtoa_r+0x654>)
 800aeee:	ec51 0b19 	vmov	r0, r1, d9
 800aef2:	f7f5 f9db 	bl	80002ac <__adddf3>
 800aef6:	4602      	mov	r2, r0
 800aef8:	460b      	mov	r3, r1
 800aefa:	4640      	mov	r0, r8
 800aefc:	4649      	mov	r1, r9
 800aefe:	f7f5 fe1b 	bl	8000b38 <__aeabi_dcmpgt>
 800af02:	2800      	cmp	r0, #0
 800af04:	d173      	bne.n	800afee <_dtoa_r+0x6e6>
 800af06:	ec53 2b19 	vmov	r2, r3, d9
 800af0a:	4914      	ldr	r1, [pc, #80]	; (800af5c <_dtoa_r+0x654>)
 800af0c:	2000      	movs	r0, #0
 800af0e:	f7f5 f9cb 	bl	80002a8 <__aeabi_dsub>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	4640      	mov	r0, r8
 800af18:	4649      	mov	r1, r9
 800af1a:	f7f5 fdef 	bl	8000afc <__aeabi_dcmplt>
 800af1e:	2800      	cmp	r0, #0
 800af20:	f43f af2f 	beq.w	800ad82 <_dtoa_r+0x47a>
 800af24:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800af26:	1e6b      	subs	r3, r5, #1
 800af28:	930f      	str	r3, [sp, #60]	; 0x3c
 800af2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af2e:	2b30      	cmp	r3, #48	; 0x30
 800af30:	d0f8      	beq.n	800af24 <_dtoa_r+0x61c>
 800af32:	46bb      	mov	fp, r7
 800af34:	e04a      	b.n	800afcc <_dtoa_r+0x6c4>
 800af36:	4b06      	ldr	r3, [pc, #24]	; (800af50 <_dtoa_r+0x648>)
 800af38:	f7f5 fb6e 	bl	8000618 <__aeabi_dmul>
 800af3c:	4680      	mov	r8, r0
 800af3e:	4689      	mov	r9, r1
 800af40:	e7bd      	b.n	800aebe <_dtoa_r+0x5b6>
 800af42:	bf00      	nop
 800af44:	0800d020 	.word	0x0800d020
 800af48:	0800cff8 	.word	0x0800cff8
 800af4c:	3ff00000 	.word	0x3ff00000
 800af50:	40240000 	.word	0x40240000
 800af54:	401c0000 	.word	0x401c0000
 800af58:	40140000 	.word	0x40140000
 800af5c:	3fe00000 	.word	0x3fe00000
 800af60:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800af64:	9d00      	ldr	r5, [sp, #0]
 800af66:	4642      	mov	r2, r8
 800af68:	464b      	mov	r3, r9
 800af6a:	4630      	mov	r0, r6
 800af6c:	4639      	mov	r1, r7
 800af6e:	f7f5 fc7d 	bl	800086c <__aeabi_ddiv>
 800af72:	f7f5 fe01 	bl	8000b78 <__aeabi_d2iz>
 800af76:	9001      	str	r0, [sp, #4]
 800af78:	f7f5 fae4 	bl	8000544 <__aeabi_i2d>
 800af7c:	4642      	mov	r2, r8
 800af7e:	464b      	mov	r3, r9
 800af80:	f7f5 fb4a 	bl	8000618 <__aeabi_dmul>
 800af84:	4602      	mov	r2, r0
 800af86:	460b      	mov	r3, r1
 800af88:	4630      	mov	r0, r6
 800af8a:	4639      	mov	r1, r7
 800af8c:	f7f5 f98c 	bl	80002a8 <__aeabi_dsub>
 800af90:	9e01      	ldr	r6, [sp, #4]
 800af92:	9f04      	ldr	r7, [sp, #16]
 800af94:	3630      	adds	r6, #48	; 0x30
 800af96:	f805 6b01 	strb.w	r6, [r5], #1
 800af9a:	9e00      	ldr	r6, [sp, #0]
 800af9c:	1bae      	subs	r6, r5, r6
 800af9e:	42b7      	cmp	r7, r6
 800afa0:	4602      	mov	r2, r0
 800afa2:	460b      	mov	r3, r1
 800afa4:	d134      	bne.n	800b010 <_dtoa_r+0x708>
 800afa6:	f7f5 f981 	bl	80002ac <__adddf3>
 800afaa:	4642      	mov	r2, r8
 800afac:	464b      	mov	r3, r9
 800afae:	4606      	mov	r6, r0
 800afb0:	460f      	mov	r7, r1
 800afb2:	f7f5 fdc1 	bl	8000b38 <__aeabi_dcmpgt>
 800afb6:	b9c8      	cbnz	r0, 800afec <_dtoa_r+0x6e4>
 800afb8:	4642      	mov	r2, r8
 800afba:	464b      	mov	r3, r9
 800afbc:	4630      	mov	r0, r6
 800afbe:	4639      	mov	r1, r7
 800afc0:	f7f5 fd92 	bl	8000ae8 <__aeabi_dcmpeq>
 800afc4:	b110      	cbz	r0, 800afcc <_dtoa_r+0x6c4>
 800afc6:	9b01      	ldr	r3, [sp, #4]
 800afc8:	07db      	lsls	r3, r3, #31
 800afca:	d40f      	bmi.n	800afec <_dtoa_r+0x6e4>
 800afcc:	4651      	mov	r1, sl
 800afce:	4620      	mov	r0, r4
 800afd0:	f000 fbcc 	bl	800b76c <_Bfree>
 800afd4:	2300      	movs	r3, #0
 800afd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800afd8:	702b      	strb	r3, [r5, #0]
 800afda:	f10b 0301 	add.w	r3, fp, #1
 800afde:	6013      	str	r3, [r2, #0]
 800afe0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	f43f ace2 	beq.w	800a9ac <_dtoa_r+0xa4>
 800afe8:	601d      	str	r5, [r3, #0]
 800afea:	e4df      	b.n	800a9ac <_dtoa_r+0xa4>
 800afec:	465f      	mov	r7, fp
 800afee:	462b      	mov	r3, r5
 800aff0:	461d      	mov	r5, r3
 800aff2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aff6:	2a39      	cmp	r2, #57	; 0x39
 800aff8:	d106      	bne.n	800b008 <_dtoa_r+0x700>
 800affa:	9a00      	ldr	r2, [sp, #0]
 800affc:	429a      	cmp	r2, r3
 800affe:	d1f7      	bne.n	800aff0 <_dtoa_r+0x6e8>
 800b000:	9900      	ldr	r1, [sp, #0]
 800b002:	2230      	movs	r2, #48	; 0x30
 800b004:	3701      	adds	r7, #1
 800b006:	700a      	strb	r2, [r1, #0]
 800b008:	781a      	ldrb	r2, [r3, #0]
 800b00a:	3201      	adds	r2, #1
 800b00c:	701a      	strb	r2, [r3, #0]
 800b00e:	e790      	b.n	800af32 <_dtoa_r+0x62a>
 800b010:	4ba3      	ldr	r3, [pc, #652]	; (800b2a0 <_dtoa_r+0x998>)
 800b012:	2200      	movs	r2, #0
 800b014:	f7f5 fb00 	bl	8000618 <__aeabi_dmul>
 800b018:	2200      	movs	r2, #0
 800b01a:	2300      	movs	r3, #0
 800b01c:	4606      	mov	r6, r0
 800b01e:	460f      	mov	r7, r1
 800b020:	f7f5 fd62 	bl	8000ae8 <__aeabi_dcmpeq>
 800b024:	2800      	cmp	r0, #0
 800b026:	d09e      	beq.n	800af66 <_dtoa_r+0x65e>
 800b028:	e7d0      	b.n	800afcc <_dtoa_r+0x6c4>
 800b02a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b02c:	2a00      	cmp	r2, #0
 800b02e:	f000 80ca 	beq.w	800b1c6 <_dtoa_r+0x8be>
 800b032:	9a07      	ldr	r2, [sp, #28]
 800b034:	2a01      	cmp	r2, #1
 800b036:	f300 80ad 	bgt.w	800b194 <_dtoa_r+0x88c>
 800b03a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b03c:	2a00      	cmp	r2, #0
 800b03e:	f000 80a5 	beq.w	800b18c <_dtoa_r+0x884>
 800b042:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b046:	9e08      	ldr	r6, [sp, #32]
 800b048:	9d05      	ldr	r5, [sp, #20]
 800b04a:	9a05      	ldr	r2, [sp, #20]
 800b04c:	441a      	add	r2, r3
 800b04e:	9205      	str	r2, [sp, #20]
 800b050:	9a06      	ldr	r2, [sp, #24]
 800b052:	2101      	movs	r1, #1
 800b054:	441a      	add	r2, r3
 800b056:	4620      	mov	r0, r4
 800b058:	9206      	str	r2, [sp, #24]
 800b05a:	f000 fc3d 	bl	800b8d8 <__i2b>
 800b05e:	4607      	mov	r7, r0
 800b060:	b165      	cbz	r5, 800b07c <_dtoa_r+0x774>
 800b062:	9b06      	ldr	r3, [sp, #24]
 800b064:	2b00      	cmp	r3, #0
 800b066:	dd09      	ble.n	800b07c <_dtoa_r+0x774>
 800b068:	42ab      	cmp	r3, r5
 800b06a:	9a05      	ldr	r2, [sp, #20]
 800b06c:	bfa8      	it	ge
 800b06e:	462b      	movge	r3, r5
 800b070:	1ad2      	subs	r2, r2, r3
 800b072:	9205      	str	r2, [sp, #20]
 800b074:	9a06      	ldr	r2, [sp, #24]
 800b076:	1aed      	subs	r5, r5, r3
 800b078:	1ad3      	subs	r3, r2, r3
 800b07a:	9306      	str	r3, [sp, #24]
 800b07c:	9b08      	ldr	r3, [sp, #32]
 800b07e:	b1f3      	cbz	r3, 800b0be <_dtoa_r+0x7b6>
 800b080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b082:	2b00      	cmp	r3, #0
 800b084:	f000 80a3 	beq.w	800b1ce <_dtoa_r+0x8c6>
 800b088:	2e00      	cmp	r6, #0
 800b08a:	dd10      	ble.n	800b0ae <_dtoa_r+0x7a6>
 800b08c:	4639      	mov	r1, r7
 800b08e:	4632      	mov	r2, r6
 800b090:	4620      	mov	r0, r4
 800b092:	f000 fce1 	bl	800ba58 <__pow5mult>
 800b096:	4652      	mov	r2, sl
 800b098:	4601      	mov	r1, r0
 800b09a:	4607      	mov	r7, r0
 800b09c:	4620      	mov	r0, r4
 800b09e:	f000 fc31 	bl	800b904 <__multiply>
 800b0a2:	4651      	mov	r1, sl
 800b0a4:	4680      	mov	r8, r0
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f000 fb60 	bl	800b76c <_Bfree>
 800b0ac:	46c2      	mov	sl, r8
 800b0ae:	9b08      	ldr	r3, [sp, #32]
 800b0b0:	1b9a      	subs	r2, r3, r6
 800b0b2:	d004      	beq.n	800b0be <_dtoa_r+0x7b6>
 800b0b4:	4651      	mov	r1, sl
 800b0b6:	4620      	mov	r0, r4
 800b0b8:	f000 fcce 	bl	800ba58 <__pow5mult>
 800b0bc:	4682      	mov	sl, r0
 800b0be:	2101      	movs	r1, #1
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 fc09 	bl	800b8d8 <__i2b>
 800b0c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	4606      	mov	r6, r0
 800b0cc:	f340 8081 	ble.w	800b1d2 <_dtoa_r+0x8ca>
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	4601      	mov	r1, r0
 800b0d4:	4620      	mov	r0, r4
 800b0d6:	f000 fcbf 	bl	800ba58 <__pow5mult>
 800b0da:	9b07      	ldr	r3, [sp, #28]
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	4606      	mov	r6, r0
 800b0e0:	dd7a      	ble.n	800b1d8 <_dtoa_r+0x8d0>
 800b0e2:	f04f 0800 	mov.w	r8, #0
 800b0e6:	6933      	ldr	r3, [r6, #16]
 800b0e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b0ec:	6918      	ldr	r0, [r3, #16]
 800b0ee:	f000 fba5 	bl	800b83c <__hi0bits>
 800b0f2:	f1c0 0020 	rsb	r0, r0, #32
 800b0f6:	9b06      	ldr	r3, [sp, #24]
 800b0f8:	4418      	add	r0, r3
 800b0fa:	f010 001f 	ands.w	r0, r0, #31
 800b0fe:	f000 8094 	beq.w	800b22a <_dtoa_r+0x922>
 800b102:	f1c0 0320 	rsb	r3, r0, #32
 800b106:	2b04      	cmp	r3, #4
 800b108:	f340 8085 	ble.w	800b216 <_dtoa_r+0x90e>
 800b10c:	9b05      	ldr	r3, [sp, #20]
 800b10e:	f1c0 001c 	rsb	r0, r0, #28
 800b112:	4403      	add	r3, r0
 800b114:	9305      	str	r3, [sp, #20]
 800b116:	9b06      	ldr	r3, [sp, #24]
 800b118:	4403      	add	r3, r0
 800b11a:	4405      	add	r5, r0
 800b11c:	9306      	str	r3, [sp, #24]
 800b11e:	9b05      	ldr	r3, [sp, #20]
 800b120:	2b00      	cmp	r3, #0
 800b122:	dd05      	ble.n	800b130 <_dtoa_r+0x828>
 800b124:	4651      	mov	r1, sl
 800b126:	461a      	mov	r2, r3
 800b128:	4620      	mov	r0, r4
 800b12a:	f000 fcef 	bl	800bb0c <__lshift>
 800b12e:	4682      	mov	sl, r0
 800b130:	9b06      	ldr	r3, [sp, #24]
 800b132:	2b00      	cmp	r3, #0
 800b134:	dd05      	ble.n	800b142 <_dtoa_r+0x83a>
 800b136:	4631      	mov	r1, r6
 800b138:	461a      	mov	r2, r3
 800b13a:	4620      	mov	r0, r4
 800b13c:	f000 fce6 	bl	800bb0c <__lshift>
 800b140:	4606      	mov	r6, r0
 800b142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b144:	2b00      	cmp	r3, #0
 800b146:	d072      	beq.n	800b22e <_dtoa_r+0x926>
 800b148:	4631      	mov	r1, r6
 800b14a:	4650      	mov	r0, sl
 800b14c:	f000 fd4a 	bl	800bbe4 <__mcmp>
 800b150:	2800      	cmp	r0, #0
 800b152:	da6c      	bge.n	800b22e <_dtoa_r+0x926>
 800b154:	2300      	movs	r3, #0
 800b156:	4651      	mov	r1, sl
 800b158:	220a      	movs	r2, #10
 800b15a:	4620      	mov	r0, r4
 800b15c:	f000 fb28 	bl	800b7b0 <__multadd>
 800b160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b162:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b166:	4682      	mov	sl, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 81b0 	beq.w	800b4ce <_dtoa_r+0xbc6>
 800b16e:	2300      	movs	r3, #0
 800b170:	4639      	mov	r1, r7
 800b172:	220a      	movs	r2, #10
 800b174:	4620      	mov	r0, r4
 800b176:	f000 fb1b 	bl	800b7b0 <__multadd>
 800b17a:	9b01      	ldr	r3, [sp, #4]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	4607      	mov	r7, r0
 800b180:	f300 8096 	bgt.w	800b2b0 <_dtoa_r+0x9a8>
 800b184:	9b07      	ldr	r3, [sp, #28]
 800b186:	2b02      	cmp	r3, #2
 800b188:	dc59      	bgt.n	800b23e <_dtoa_r+0x936>
 800b18a:	e091      	b.n	800b2b0 <_dtoa_r+0x9a8>
 800b18c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b18e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b192:	e758      	b.n	800b046 <_dtoa_r+0x73e>
 800b194:	9b04      	ldr	r3, [sp, #16]
 800b196:	1e5e      	subs	r6, r3, #1
 800b198:	9b08      	ldr	r3, [sp, #32]
 800b19a:	42b3      	cmp	r3, r6
 800b19c:	bfbf      	itttt	lt
 800b19e:	9b08      	ldrlt	r3, [sp, #32]
 800b1a0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b1a2:	9608      	strlt	r6, [sp, #32]
 800b1a4:	1af3      	sublt	r3, r6, r3
 800b1a6:	bfb4      	ite	lt
 800b1a8:	18d2      	addlt	r2, r2, r3
 800b1aa:	1b9e      	subge	r6, r3, r6
 800b1ac:	9b04      	ldr	r3, [sp, #16]
 800b1ae:	bfbc      	itt	lt
 800b1b0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b1b2:	2600      	movlt	r6, #0
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	bfb7      	itett	lt
 800b1b8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b1bc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b1c0:	1a9d      	sublt	r5, r3, r2
 800b1c2:	2300      	movlt	r3, #0
 800b1c4:	e741      	b.n	800b04a <_dtoa_r+0x742>
 800b1c6:	9e08      	ldr	r6, [sp, #32]
 800b1c8:	9d05      	ldr	r5, [sp, #20]
 800b1ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b1cc:	e748      	b.n	800b060 <_dtoa_r+0x758>
 800b1ce:	9a08      	ldr	r2, [sp, #32]
 800b1d0:	e770      	b.n	800b0b4 <_dtoa_r+0x7ac>
 800b1d2:	9b07      	ldr	r3, [sp, #28]
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	dc19      	bgt.n	800b20c <_dtoa_r+0x904>
 800b1d8:	9b02      	ldr	r3, [sp, #8]
 800b1da:	b9bb      	cbnz	r3, 800b20c <_dtoa_r+0x904>
 800b1dc:	9b03      	ldr	r3, [sp, #12]
 800b1de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1e2:	b99b      	cbnz	r3, 800b20c <_dtoa_r+0x904>
 800b1e4:	9b03      	ldr	r3, [sp, #12]
 800b1e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1ea:	0d1b      	lsrs	r3, r3, #20
 800b1ec:	051b      	lsls	r3, r3, #20
 800b1ee:	b183      	cbz	r3, 800b212 <_dtoa_r+0x90a>
 800b1f0:	9b05      	ldr	r3, [sp, #20]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	9305      	str	r3, [sp, #20]
 800b1f6:	9b06      	ldr	r3, [sp, #24]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	9306      	str	r3, [sp, #24]
 800b1fc:	f04f 0801 	mov.w	r8, #1
 800b200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b202:	2b00      	cmp	r3, #0
 800b204:	f47f af6f 	bne.w	800b0e6 <_dtoa_r+0x7de>
 800b208:	2001      	movs	r0, #1
 800b20a:	e774      	b.n	800b0f6 <_dtoa_r+0x7ee>
 800b20c:	f04f 0800 	mov.w	r8, #0
 800b210:	e7f6      	b.n	800b200 <_dtoa_r+0x8f8>
 800b212:	4698      	mov	r8, r3
 800b214:	e7f4      	b.n	800b200 <_dtoa_r+0x8f8>
 800b216:	d082      	beq.n	800b11e <_dtoa_r+0x816>
 800b218:	9a05      	ldr	r2, [sp, #20]
 800b21a:	331c      	adds	r3, #28
 800b21c:	441a      	add	r2, r3
 800b21e:	9205      	str	r2, [sp, #20]
 800b220:	9a06      	ldr	r2, [sp, #24]
 800b222:	441a      	add	r2, r3
 800b224:	441d      	add	r5, r3
 800b226:	9206      	str	r2, [sp, #24]
 800b228:	e779      	b.n	800b11e <_dtoa_r+0x816>
 800b22a:	4603      	mov	r3, r0
 800b22c:	e7f4      	b.n	800b218 <_dtoa_r+0x910>
 800b22e:	9b04      	ldr	r3, [sp, #16]
 800b230:	2b00      	cmp	r3, #0
 800b232:	dc37      	bgt.n	800b2a4 <_dtoa_r+0x99c>
 800b234:	9b07      	ldr	r3, [sp, #28]
 800b236:	2b02      	cmp	r3, #2
 800b238:	dd34      	ble.n	800b2a4 <_dtoa_r+0x99c>
 800b23a:	9b04      	ldr	r3, [sp, #16]
 800b23c:	9301      	str	r3, [sp, #4]
 800b23e:	9b01      	ldr	r3, [sp, #4]
 800b240:	b963      	cbnz	r3, 800b25c <_dtoa_r+0x954>
 800b242:	4631      	mov	r1, r6
 800b244:	2205      	movs	r2, #5
 800b246:	4620      	mov	r0, r4
 800b248:	f000 fab2 	bl	800b7b0 <__multadd>
 800b24c:	4601      	mov	r1, r0
 800b24e:	4606      	mov	r6, r0
 800b250:	4650      	mov	r0, sl
 800b252:	f000 fcc7 	bl	800bbe4 <__mcmp>
 800b256:	2800      	cmp	r0, #0
 800b258:	f73f adbb 	bgt.w	800add2 <_dtoa_r+0x4ca>
 800b25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b25e:	9d00      	ldr	r5, [sp, #0]
 800b260:	ea6f 0b03 	mvn.w	fp, r3
 800b264:	f04f 0800 	mov.w	r8, #0
 800b268:	4631      	mov	r1, r6
 800b26a:	4620      	mov	r0, r4
 800b26c:	f000 fa7e 	bl	800b76c <_Bfree>
 800b270:	2f00      	cmp	r7, #0
 800b272:	f43f aeab 	beq.w	800afcc <_dtoa_r+0x6c4>
 800b276:	f1b8 0f00 	cmp.w	r8, #0
 800b27a:	d005      	beq.n	800b288 <_dtoa_r+0x980>
 800b27c:	45b8      	cmp	r8, r7
 800b27e:	d003      	beq.n	800b288 <_dtoa_r+0x980>
 800b280:	4641      	mov	r1, r8
 800b282:	4620      	mov	r0, r4
 800b284:	f000 fa72 	bl	800b76c <_Bfree>
 800b288:	4639      	mov	r1, r7
 800b28a:	4620      	mov	r0, r4
 800b28c:	f000 fa6e 	bl	800b76c <_Bfree>
 800b290:	e69c      	b.n	800afcc <_dtoa_r+0x6c4>
 800b292:	2600      	movs	r6, #0
 800b294:	4637      	mov	r7, r6
 800b296:	e7e1      	b.n	800b25c <_dtoa_r+0x954>
 800b298:	46bb      	mov	fp, r7
 800b29a:	4637      	mov	r7, r6
 800b29c:	e599      	b.n	800add2 <_dtoa_r+0x4ca>
 800b29e:	bf00      	nop
 800b2a0:	40240000 	.word	0x40240000
 800b2a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f000 80c8 	beq.w	800b43c <_dtoa_r+0xb34>
 800b2ac:	9b04      	ldr	r3, [sp, #16]
 800b2ae:	9301      	str	r3, [sp, #4]
 800b2b0:	2d00      	cmp	r5, #0
 800b2b2:	dd05      	ble.n	800b2c0 <_dtoa_r+0x9b8>
 800b2b4:	4639      	mov	r1, r7
 800b2b6:	462a      	mov	r2, r5
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f000 fc27 	bl	800bb0c <__lshift>
 800b2be:	4607      	mov	r7, r0
 800b2c0:	f1b8 0f00 	cmp.w	r8, #0
 800b2c4:	d05b      	beq.n	800b37e <_dtoa_r+0xa76>
 800b2c6:	6879      	ldr	r1, [r7, #4]
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	f000 fa0f 	bl	800b6ec <_Balloc>
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	b928      	cbnz	r0, 800b2de <_dtoa_r+0x9d6>
 800b2d2:	4b83      	ldr	r3, [pc, #524]	; (800b4e0 <_dtoa_r+0xbd8>)
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b2da:	f7ff bb2e 	b.w	800a93a <_dtoa_r+0x32>
 800b2de:	693a      	ldr	r2, [r7, #16]
 800b2e0:	3202      	adds	r2, #2
 800b2e2:	0092      	lsls	r2, r2, #2
 800b2e4:	f107 010c 	add.w	r1, r7, #12
 800b2e8:	300c      	adds	r0, #12
 800b2ea:	f7ff fa76 	bl	800a7da <memcpy>
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f000 fc0a 	bl	800bb0c <__lshift>
 800b2f8:	9b00      	ldr	r3, [sp, #0]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	9304      	str	r3, [sp, #16]
 800b2fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b302:	4413      	add	r3, r2
 800b304:	9308      	str	r3, [sp, #32]
 800b306:	9b02      	ldr	r3, [sp, #8]
 800b308:	f003 0301 	and.w	r3, r3, #1
 800b30c:	46b8      	mov	r8, r7
 800b30e:	9306      	str	r3, [sp, #24]
 800b310:	4607      	mov	r7, r0
 800b312:	9b04      	ldr	r3, [sp, #16]
 800b314:	4631      	mov	r1, r6
 800b316:	3b01      	subs	r3, #1
 800b318:	4650      	mov	r0, sl
 800b31a:	9301      	str	r3, [sp, #4]
 800b31c:	f7ff fa6b 	bl	800a7f6 <quorem>
 800b320:	4641      	mov	r1, r8
 800b322:	9002      	str	r0, [sp, #8]
 800b324:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b328:	4650      	mov	r0, sl
 800b32a:	f000 fc5b 	bl	800bbe4 <__mcmp>
 800b32e:	463a      	mov	r2, r7
 800b330:	9005      	str	r0, [sp, #20]
 800b332:	4631      	mov	r1, r6
 800b334:	4620      	mov	r0, r4
 800b336:	f000 fc71 	bl	800bc1c <__mdiff>
 800b33a:	68c2      	ldr	r2, [r0, #12]
 800b33c:	4605      	mov	r5, r0
 800b33e:	bb02      	cbnz	r2, 800b382 <_dtoa_r+0xa7a>
 800b340:	4601      	mov	r1, r0
 800b342:	4650      	mov	r0, sl
 800b344:	f000 fc4e 	bl	800bbe4 <__mcmp>
 800b348:	4602      	mov	r2, r0
 800b34a:	4629      	mov	r1, r5
 800b34c:	4620      	mov	r0, r4
 800b34e:	9209      	str	r2, [sp, #36]	; 0x24
 800b350:	f000 fa0c 	bl	800b76c <_Bfree>
 800b354:	9b07      	ldr	r3, [sp, #28]
 800b356:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b358:	9d04      	ldr	r5, [sp, #16]
 800b35a:	ea43 0102 	orr.w	r1, r3, r2
 800b35e:	9b06      	ldr	r3, [sp, #24]
 800b360:	4319      	orrs	r1, r3
 800b362:	d110      	bne.n	800b386 <_dtoa_r+0xa7e>
 800b364:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b368:	d029      	beq.n	800b3be <_dtoa_r+0xab6>
 800b36a:	9b05      	ldr	r3, [sp, #20]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	dd02      	ble.n	800b376 <_dtoa_r+0xa6e>
 800b370:	9b02      	ldr	r3, [sp, #8]
 800b372:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b376:	9b01      	ldr	r3, [sp, #4]
 800b378:	f883 9000 	strb.w	r9, [r3]
 800b37c:	e774      	b.n	800b268 <_dtoa_r+0x960>
 800b37e:	4638      	mov	r0, r7
 800b380:	e7ba      	b.n	800b2f8 <_dtoa_r+0x9f0>
 800b382:	2201      	movs	r2, #1
 800b384:	e7e1      	b.n	800b34a <_dtoa_r+0xa42>
 800b386:	9b05      	ldr	r3, [sp, #20]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	db04      	blt.n	800b396 <_dtoa_r+0xa8e>
 800b38c:	9907      	ldr	r1, [sp, #28]
 800b38e:	430b      	orrs	r3, r1
 800b390:	9906      	ldr	r1, [sp, #24]
 800b392:	430b      	orrs	r3, r1
 800b394:	d120      	bne.n	800b3d8 <_dtoa_r+0xad0>
 800b396:	2a00      	cmp	r2, #0
 800b398:	dded      	ble.n	800b376 <_dtoa_r+0xa6e>
 800b39a:	4651      	mov	r1, sl
 800b39c:	2201      	movs	r2, #1
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 fbb4 	bl	800bb0c <__lshift>
 800b3a4:	4631      	mov	r1, r6
 800b3a6:	4682      	mov	sl, r0
 800b3a8:	f000 fc1c 	bl	800bbe4 <__mcmp>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	dc03      	bgt.n	800b3b8 <_dtoa_r+0xab0>
 800b3b0:	d1e1      	bne.n	800b376 <_dtoa_r+0xa6e>
 800b3b2:	f019 0f01 	tst.w	r9, #1
 800b3b6:	d0de      	beq.n	800b376 <_dtoa_r+0xa6e>
 800b3b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3bc:	d1d8      	bne.n	800b370 <_dtoa_r+0xa68>
 800b3be:	9a01      	ldr	r2, [sp, #4]
 800b3c0:	2339      	movs	r3, #57	; 0x39
 800b3c2:	7013      	strb	r3, [r2, #0]
 800b3c4:	462b      	mov	r3, r5
 800b3c6:	461d      	mov	r5, r3
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b3ce:	2a39      	cmp	r2, #57	; 0x39
 800b3d0:	d06c      	beq.n	800b4ac <_dtoa_r+0xba4>
 800b3d2:	3201      	adds	r2, #1
 800b3d4:	701a      	strb	r2, [r3, #0]
 800b3d6:	e747      	b.n	800b268 <_dtoa_r+0x960>
 800b3d8:	2a00      	cmp	r2, #0
 800b3da:	dd07      	ble.n	800b3ec <_dtoa_r+0xae4>
 800b3dc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3e0:	d0ed      	beq.n	800b3be <_dtoa_r+0xab6>
 800b3e2:	9a01      	ldr	r2, [sp, #4]
 800b3e4:	f109 0301 	add.w	r3, r9, #1
 800b3e8:	7013      	strb	r3, [r2, #0]
 800b3ea:	e73d      	b.n	800b268 <_dtoa_r+0x960>
 800b3ec:	9b04      	ldr	r3, [sp, #16]
 800b3ee:	9a08      	ldr	r2, [sp, #32]
 800b3f0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b3f4:	4293      	cmp	r3, r2
 800b3f6:	d043      	beq.n	800b480 <_dtoa_r+0xb78>
 800b3f8:	4651      	mov	r1, sl
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	220a      	movs	r2, #10
 800b3fe:	4620      	mov	r0, r4
 800b400:	f000 f9d6 	bl	800b7b0 <__multadd>
 800b404:	45b8      	cmp	r8, r7
 800b406:	4682      	mov	sl, r0
 800b408:	f04f 0300 	mov.w	r3, #0
 800b40c:	f04f 020a 	mov.w	r2, #10
 800b410:	4641      	mov	r1, r8
 800b412:	4620      	mov	r0, r4
 800b414:	d107      	bne.n	800b426 <_dtoa_r+0xb1e>
 800b416:	f000 f9cb 	bl	800b7b0 <__multadd>
 800b41a:	4680      	mov	r8, r0
 800b41c:	4607      	mov	r7, r0
 800b41e:	9b04      	ldr	r3, [sp, #16]
 800b420:	3301      	adds	r3, #1
 800b422:	9304      	str	r3, [sp, #16]
 800b424:	e775      	b.n	800b312 <_dtoa_r+0xa0a>
 800b426:	f000 f9c3 	bl	800b7b0 <__multadd>
 800b42a:	4639      	mov	r1, r7
 800b42c:	4680      	mov	r8, r0
 800b42e:	2300      	movs	r3, #0
 800b430:	220a      	movs	r2, #10
 800b432:	4620      	mov	r0, r4
 800b434:	f000 f9bc 	bl	800b7b0 <__multadd>
 800b438:	4607      	mov	r7, r0
 800b43a:	e7f0      	b.n	800b41e <_dtoa_r+0xb16>
 800b43c:	9b04      	ldr	r3, [sp, #16]
 800b43e:	9301      	str	r3, [sp, #4]
 800b440:	9d00      	ldr	r5, [sp, #0]
 800b442:	4631      	mov	r1, r6
 800b444:	4650      	mov	r0, sl
 800b446:	f7ff f9d6 	bl	800a7f6 <quorem>
 800b44a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b44e:	9b00      	ldr	r3, [sp, #0]
 800b450:	f805 9b01 	strb.w	r9, [r5], #1
 800b454:	1aea      	subs	r2, r5, r3
 800b456:	9b01      	ldr	r3, [sp, #4]
 800b458:	4293      	cmp	r3, r2
 800b45a:	dd07      	ble.n	800b46c <_dtoa_r+0xb64>
 800b45c:	4651      	mov	r1, sl
 800b45e:	2300      	movs	r3, #0
 800b460:	220a      	movs	r2, #10
 800b462:	4620      	mov	r0, r4
 800b464:	f000 f9a4 	bl	800b7b0 <__multadd>
 800b468:	4682      	mov	sl, r0
 800b46a:	e7ea      	b.n	800b442 <_dtoa_r+0xb3a>
 800b46c:	9b01      	ldr	r3, [sp, #4]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	bfc8      	it	gt
 800b472:	461d      	movgt	r5, r3
 800b474:	9b00      	ldr	r3, [sp, #0]
 800b476:	bfd8      	it	le
 800b478:	2501      	movle	r5, #1
 800b47a:	441d      	add	r5, r3
 800b47c:	f04f 0800 	mov.w	r8, #0
 800b480:	4651      	mov	r1, sl
 800b482:	2201      	movs	r2, #1
 800b484:	4620      	mov	r0, r4
 800b486:	f000 fb41 	bl	800bb0c <__lshift>
 800b48a:	4631      	mov	r1, r6
 800b48c:	4682      	mov	sl, r0
 800b48e:	f000 fba9 	bl	800bbe4 <__mcmp>
 800b492:	2800      	cmp	r0, #0
 800b494:	dc96      	bgt.n	800b3c4 <_dtoa_r+0xabc>
 800b496:	d102      	bne.n	800b49e <_dtoa_r+0xb96>
 800b498:	f019 0f01 	tst.w	r9, #1
 800b49c:	d192      	bne.n	800b3c4 <_dtoa_r+0xabc>
 800b49e:	462b      	mov	r3, r5
 800b4a0:	461d      	mov	r5, r3
 800b4a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4a6:	2a30      	cmp	r2, #48	; 0x30
 800b4a8:	d0fa      	beq.n	800b4a0 <_dtoa_r+0xb98>
 800b4aa:	e6dd      	b.n	800b268 <_dtoa_r+0x960>
 800b4ac:	9a00      	ldr	r2, [sp, #0]
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d189      	bne.n	800b3c6 <_dtoa_r+0xabe>
 800b4b2:	f10b 0b01 	add.w	fp, fp, #1
 800b4b6:	2331      	movs	r3, #49	; 0x31
 800b4b8:	e796      	b.n	800b3e8 <_dtoa_r+0xae0>
 800b4ba:	4b0a      	ldr	r3, [pc, #40]	; (800b4e4 <_dtoa_r+0xbdc>)
 800b4bc:	f7ff ba99 	b.w	800a9f2 <_dtoa_r+0xea>
 800b4c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	f47f aa6d 	bne.w	800a9a2 <_dtoa_r+0x9a>
 800b4c8:	4b07      	ldr	r3, [pc, #28]	; (800b4e8 <_dtoa_r+0xbe0>)
 800b4ca:	f7ff ba92 	b.w	800a9f2 <_dtoa_r+0xea>
 800b4ce:	9b01      	ldr	r3, [sp, #4]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	dcb5      	bgt.n	800b440 <_dtoa_r+0xb38>
 800b4d4:	9b07      	ldr	r3, [sp, #28]
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	f73f aeb1 	bgt.w	800b23e <_dtoa_r+0x936>
 800b4dc:	e7b0      	b.n	800b440 <_dtoa_r+0xb38>
 800b4de:	bf00      	nop
 800b4e0:	0800cf8d 	.word	0x0800cf8d
 800b4e4:	0800ceed 	.word	0x0800ceed
 800b4e8:	0800cf11 	.word	0x0800cf11

0800b4ec <_free_r>:
 800b4ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	d044      	beq.n	800b57c <_free_r+0x90>
 800b4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4f6:	9001      	str	r0, [sp, #4]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	f1a1 0404 	sub.w	r4, r1, #4
 800b4fe:	bfb8      	it	lt
 800b500:	18e4      	addlt	r4, r4, r3
 800b502:	f000 f8e7 	bl	800b6d4 <__malloc_lock>
 800b506:	4a1e      	ldr	r2, [pc, #120]	; (800b580 <_free_r+0x94>)
 800b508:	9801      	ldr	r0, [sp, #4]
 800b50a:	6813      	ldr	r3, [r2, #0]
 800b50c:	b933      	cbnz	r3, 800b51c <_free_r+0x30>
 800b50e:	6063      	str	r3, [r4, #4]
 800b510:	6014      	str	r4, [r2, #0]
 800b512:	b003      	add	sp, #12
 800b514:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b518:	f000 b8e2 	b.w	800b6e0 <__malloc_unlock>
 800b51c:	42a3      	cmp	r3, r4
 800b51e:	d908      	bls.n	800b532 <_free_r+0x46>
 800b520:	6825      	ldr	r5, [r4, #0]
 800b522:	1961      	adds	r1, r4, r5
 800b524:	428b      	cmp	r3, r1
 800b526:	bf01      	itttt	eq
 800b528:	6819      	ldreq	r1, [r3, #0]
 800b52a:	685b      	ldreq	r3, [r3, #4]
 800b52c:	1949      	addeq	r1, r1, r5
 800b52e:	6021      	streq	r1, [r4, #0]
 800b530:	e7ed      	b.n	800b50e <_free_r+0x22>
 800b532:	461a      	mov	r2, r3
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	b10b      	cbz	r3, 800b53c <_free_r+0x50>
 800b538:	42a3      	cmp	r3, r4
 800b53a:	d9fa      	bls.n	800b532 <_free_r+0x46>
 800b53c:	6811      	ldr	r1, [r2, #0]
 800b53e:	1855      	adds	r5, r2, r1
 800b540:	42a5      	cmp	r5, r4
 800b542:	d10b      	bne.n	800b55c <_free_r+0x70>
 800b544:	6824      	ldr	r4, [r4, #0]
 800b546:	4421      	add	r1, r4
 800b548:	1854      	adds	r4, r2, r1
 800b54a:	42a3      	cmp	r3, r4
 800b54c:	6011      	str	r1, [r2, #0]
 800b54e:	d1e0      	bne.n	800b512 <_free_r+0x26>
 800b550:	681c      	ldr	r4, [r3, #0]
 800b552:	685b      	ldr	r3, [r3, #4]
 800b554:	6053      	str	r3, [r2, #4]
 800b556:	440c      	add	r4, r1
 800b558:	6014      	str	r4, [r2, #0]
 800b55a:	e7da      	b.n	800b512 <_free_r+0x26>
 800b55c:	d902      	bls.n	800b564 <_free_r+0x78>
 800b55e:	230c      	movs	r3, #12
 800b560:	6003      	str	r3, [r0, #0]
 800b562:	e7d6      	b.n	800b512 <_free_r+0x26>
 800b564:	6825      	ldr	r5, [r4, #0]
 800b566:	1961      	adds	r1, r4, r5
 800b568:	428b      	cmp	r3, r1
 800b56a:	bf04      	itt	eq
 800b56c:	6819      	ldreq	r1, [r3, #0]
 800b56e:	685b      	ldreq	r3, [r3, #4]
 800b570:	6063      	str	r3, [r4, #4]
 800b572:	bf04      	itt	eq
 800b574:	1949      	addeq	r1, r1, r5
 800b576:	6021      	streq	r1, [r4, #0]
 800b578:	6054      	str	r4, [r2, #4]
 800b57a:	e7ca      	b.n	800b512 <_free_r+0x26>
 800b57c:	b003      	add	sp, #12
 800b57e:	bd30      	pop	{r4, r5, pc}
 800b580:	20006288 	.word	0x20006288

0800b584 <malloc>:
 800b584:	4b02      	ldr	r3, [pc, #8]	; (800b590 <malloc+0xc>)
 800b586:	4601      	mov	r1, r0
 800b588:	6818      	ldr	r0, [r3, #0]
 800b58a:	f000 b823 	b.w	800b5d4 <_malloc_r>
 800b58e:	bf00      	nop
 800b590:	20000120 	.word	0x20000120

0800b594 <sbrk_aligned>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	4e0e      	ldr	r6, [pc, #56]	; (800b5d0 <sbrk_aligned+0x3c>)
 800b598:	460c      	mov	r4, r1
 800b59a:	6831      	ldr	r1, [r6, #0]
 800b59c:	4605      	mov	r5, r0
 800b59e:	b911      	cbnz	r1, 800b5a6 <sbrk_aligned+0x12>
 800b5a0:	f000 fe1c 	bl	800c1dc <_sbrk_r>
 800b5a4:	6030      	str	r0, [r6, #0]
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f000 fe17 	bl	800c1dc <_sbrk_r>
 800b5ae:	1c43      	adds	r3, r0, #1
 800b5b0:	d00a      	beq.n	800b5c8 <sbrk_aligned+0x34>
 800b5b2:	1cc4      	adds	r4, r0, #3
 800b5b4:	f024 0403 	bic.w	r4, r4, #3
 800b5b8:	42a0      	cmp	r0, r4
 800b5ba:	d007      	beq.n	800b5cc <sbrk_aligned+0x38>
 800b5bc:	1a21      	subs	r1, r4, r0
 800b5be:	4628      	mov	r0, r5
 800b5c0:	f000 fe0c 	bl	800c1dc <_sbrk_r>
 800b5c4:	3001      	adds	r0, #1
 800b5c6:	d101      	bne.n	800b5cc <sbrk_aligned+0x38>
 800b5c8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	bd70      	pop	{r4, r5, r6, pc}
 800b5d0:	2000628c 	.word	0x2000628c

0800b5d4 <_malloc_r>:
 800b5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5d8:	1ccd      	adds	r5, r1, #3
 800b5da:	f025 0503 	bic.w	r5, r5, #3
 800b5de:	3508      	adds	r5, #8
 800b5e0:	2d0c      	cmp	r5, #12
 800b5e2:	bf38      	it	cc
 800b5e4:	250c      	movcc	r5, #12
 800b5e6:	2d00      	cmp	r5, #0
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	db01      	blt.n	800b5f0 <_malloc_r+0x1c>
 800b5ec:	42a9      	cmp	r1, r5
 800b5ee:	d905      	bls.n	800b5fc <_malloc_r+0x28>
 800b5f0:	230c      	movs	r3, #12
 800b5f2:	603b      	str	r3, [r7, #0]
 800b5f4:	2600      	movs	r6, #0
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b6d0 <_malloc_r+0xfc>
 800b600:	f000 f868 	bl	800b6d4 <__malloc_lock>
 800b604:	f8d8 3000 	ldr.w	r3, [r8]
 800b608:	461c      	mov	r4, r3
 800b60a:	bb5c      	cbnz	r4, 800b664 <_malloc_r+0x90>
 800b60c:	4629      	mov	r1, r5
 800b60e:	4638      	mov	r0, r7
 800b610:	f7ff ffc0 	bl	800b594 <sbrk_aligned>
 800b614:	1c43      	adds	r3, r0, #1
 800b616:	4604      	mov	r4, r0
 800b618:	d155      	bne.n	800b6c6 <_malloc_r+0xf2>
 800b61a:	f8d8 4000 	ldr.w	r4, [r8]
 800b61e:	4626      	mov	r6, r4
 800b620:	2e00      	cmp	r6, #0
 800b622:	d145      	bne.n	800b6b0 <_malloc_r+0xdc>
 800b624:	2c00      	cmp	r4, #0
 800b626:	d048      	beq.n	800b6ba <_malloc_r+0xe6>
 800b628:	6823      	ldr	r3, [r4, #0]
 800b62a:	4631      	mov	r1, r6
 800b62c:	4638      	mov	r0, r7
 800b62e:	eb04 0903 	add.w	r9, r4, r3
 800b632:	f000 fdd3 	bl	800c1dc <_sbrk_r>
 800b636:	4581      	cmp	r9, r0
 800b638:	d13f      	bne.n	800b6ba <_malloc_r+0xe6>
 800b63a:	6821      	ldr	r1, [r4, #0]
 800b63c:	1a6d      	subs	r5, r5, r1
 800b63e:	4629      	mov	r1, r5
 800b640:	4638      	mov	r0, r7
 800b642:	f7ff ffa7 	bl	800b594 <sbrk_aligned>
 800b646:	3001      	adds	r0, #1
 800b648:	d037      	beq.n	800b6ba <_malloc_r+0xe6>
 800b64a:	6823      	ldr	r3, [r4, #0]
 800b64c:	442b      	add	r3, r5
 800b64e:	6023      	str	r3, [r4, #0]
 800b650:	f8d8 3000 	ldr.w	r3, [r8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d038      	beq.n	800b6ca <_malloc_r+0xf6>
 800b658:	685a      	ldr	r2, [r3, #4]
 800b65a:	42a2      	cmp	r2, r4
 800b65c:	d12b      	bne.n	800b6b6 <_malloc_r+0xe2>
 800b65e:	2200      	movs	r2, #0
 800b660:	605a      	str	r2, [r3, #4]
 800b662:	e00f      	b.n	800b684 <_malloc_r+0xb0>
 800b664:	6822      	ldr	r2, [r4, #0]
 800b666:	1b52      	subs	r2, r2, r5
 800b668:	d41f      	bmi.n	800b6aa <_malloc_r+0xd6>
 800b66a:	2a0b      	cmp	r2, #11
 800b66c:	d917      	bls.n	800b69e <_malloc_r+0xca>
 800b66e:	1961      	adds	r1, r4, r5
 800b670:	42a3      	cmp	r3, r4
 800b672:	6025      	str	r5, [r4, #0]
 800b674:	bf18      	it	ne
 800b676:	6059      	strne	r1, [r3, #4]
 800b678:	6863      	ldr	r3, [r4, #4]
 800b67a:	bf08      	it	eq
 800b67c:	f8c8 1000 	streq.w	r1, [r8]
 800b680:	5162      	str	r2, [r4, r5]
 800b682:	604b      	str	r3, [r1, #4]
 800b684:	4638      	mov	r0, r7
 800b686:	f104 060b 	add.w	r6, r4, #11
 800b68a:	f000 f829 	bl	800b6e0 <__malloc_unlock>
 800b68e:	f026 0607 	bic.w	r6, r6, #7
 800b692:	1d23      	adds	r3, r4, #4
 800b694:	1af2      	subs	r2, r6, r3
 800b696:	d0ae      	beq.n	800b5f6 <_malloc_r+0x22>
 800b698:	1b9b      	subs	r3, r3, r6
 800b69a:	50a3      	str	r3, [r4, r2]
 800b69c:	e7ab      	b.n	800b5f6 <_malloc_r+0x22>
 800b69e:	42a3      	cmp	r3, r4
 800b6a0:	6862      	ldr	r2, [r4, #4]
 800b6a2:	d1dd      	bne.n	800b660 <_malloc_r+0x8c>
 800b6a4:	f8c8 2000 	str.w	r2, [r8]
 800b6a8:	e7ec      	b.n	800b684 <_malloc_r+0xb0>
 800b6aa:	4623      	mov	r3, r4
 800b6ac:	6864      	ldr	r4, [r4, #4]
 800b6ae:	e7ac      	b.n	800b60a <_malloc_r+0x36>
 800b6b0:	4634      	mov	r4, r6
 800b6b2:	6876      	ldr	r6, [r6, #4]
 800b6b4:	e7b4      	b.n	800b620 <_malloc_r+0x4c>
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	e7cc      	b.n	800b654 <_malloc_r+0x80>
 800b6ba:	230c      	movs	r3, #12
 800b6bc:	603b      	str	r3, [r7, #0]
 800b6be:	4638      	mov	r0, r7
 800b6c0:	f000 f80e 	bl	800b6e0 <__malloc_unlock>
 800b6c4:	e797      	b.n	800b5f6 <_malloc_r+0x22>
 800b6c6:	6025      	str	r5, [r4, #0]
 800b6c8:	e7dc      	b.n	800b684 <_malloc_r+0xb0>
 800b6ca:	605b      	str	r3, [r3, #4]
 800b6cc:	deff      	udf	#255	; 0xff
 800b6ce:	bf00      	nop
 800b6d0:	20006288 	.word	0x20006288

0800b6d4 <__malloc_lock>:
 800b6d4:	4801      	ldr	r0, [pc, #4]	; (800b6dc <__malloc_lock+0x8>)
 800b6d6:	f7ff b87e 	b.w	800a7d6 <__retarget_lock_acquire_recursive>
 800b6da:	bf00      	nop
 800b6dc:	20006284 	.word	0x20006284

0800b6e0 <__malloc_unlock>:
 800b6e0:	4801      	ldr	r0, [pc, #4]	; (800b6e8 <__malloc_unlock+0x8>)
 800b6e2:	f7ff b879 	b.w	800a7d8 <__retarget_lock_release_recursive>
 800b6e6:	bf00      	nop
 800b6e8:	20006284 	.word	0x20006284

0800b6ec <_Balloc>:
 800b6ec:	b570      	push	{r4, r5, r6, lr}
 800b6ee:	69c6      	ldr	r6, [r0, #28]
 800b6f0:	4604      	mov	r4, r0
 800b6f2:	460d      	mov	r5, r1
 800b6f4:	b976      	cbnz	r6, 800b714 <_Balloc+0x28>
 800b6f6:	2010      	movs	r0, #16
 800b6f8:	f7ff ff44 	bl	800b584 <malloc>
 800b6fc:	4602      	mov	r2, r0
 800b6fe:	61e0      	str	r0, [r4, #28]
 800b700:	b920      	cbnz	r0, 800b70c <_Balloc+0x20>
 800b702:	4b18      	ldr	r3, [pc, #96]	; (800b764 <_Balloc+0x78>)
 800b704:	4818      	ldr	r0, [pc, #96]	; (800b768 <_Balloc+0x7c>)
 800b706:	216b      	movs	r1, #107	; 0x6b
 800b708:	f000 fd78 	bl	800c1fc <__assert_func>
 800b70c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b710:	6006      	str	r6, [r0, #0]
 800b712:	60c6      	str	r6, [r0, #12]
 800b714:	69e6      	ldr	r6, [r4, #28]
 800b716:	68f3      	ldr	r3, [r6, #12]
 800b718:	b183      	cbz	r3, 800b73c <_Balloc+0x50>
 800b71a:	69e3      	ldr	r3, [r4, #28]
 800b71c:	68db      	ldr	r3, [r3, #12]
 800b71e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b722:	b9b8      	cbnz	r0, 800b754 <_Balloc+0x68>
 800b724:	2101      	movs	r1, #1
 800b726:	fa01 f605 	lsl.w	r6, r1, r5
 800b72a:	1d72      	adds	r2, r6, #5
 800b72c:	0092      	lsls	r2, r2, #2
 800b72e:	4620      	mov	r0, r4
 800b730:	f000 fd82 	bl	800c238 <_calloc_r>
 800b734:	b160      	cbz	r0, 800b750 <_Balloc+0x64>
 800b736:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b73a:	e00e      	b.n	800b75a <_Balloc+0x6e>
 800b73c:	2221      	movs	r2, #33	; 0x21
 800b73e:	2104      	movs	r1, #4
 800b740:	4620      	mov	r0, r4
 800b742:	f000 fd79 	bl	800c238 <_calloc_r>
 800b746:	69e3      	ldr	r3, [r4, #28]
 800b748:	60f0      	str	r0, [r6, #12]
 800b74a:	68db      	ldr	r3, [r3, #12]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d1e4      	bne.n	800b71a <_Balloc+0x2e>
 800b750:	2000      	movs	r0, #0
 800b752:	bd70      	pop	{r4, r5, r6, pc}
 800b754:	6802      	ldr	r2, [r0, #0]
 800b756:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b75a:	2300      	movs	r3, #0
 800b75c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b760:	e7f7      	b.n	800b752 <_Balloc+0x66>
 800b762:	bf00      	nop
 800b764:	0800cf1e 	.word	0x0800cf1e
 800b768:	0800cf9e 	.word	0x0800cf9e

0800b76c <_Bfree>:
 800b76c:	b570      	push	{r4, r5, r6, lr}
 800b76e:	69c6      	ldr	r6, [r0, #28]
 800b770:	4605      	mov	r5, r0
 800b772:	460c      	mov	r4, r1
 800b774:	b976      	cbnz	r6, 800b794 <_Bfree+0x28>
 800b776:	2010      	movs	r0, #16
 800b778:	f7ff ff04 	bl	800b584 <malloc>
 800b77c:	4602      	mov	r2, r0
 800b77e:	61e8      	str	r0, [r5, #28]
 800b780:	b920      	cbnz	r0, 800b78c <_Bfree+0x20>
 800b782:	4b09      	ldr	r3, [pc, #36]	; (800b7a8 <_Bfree+0x3c>)
 800b784:	4809      	ldr	r0, [pc, #36]	; (800b7ac <_Bfree+0x40>)
 800b786:	218f      	movs	r1, #143	; 0x8f
 800b788:	f000 fd38 	bl	800c1fc <__assert_func>
 800b78c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b790:	6006      	str	r6, [r0, #0]
 800b792:	60c6      	str	r6, [r0, #12]
 800b794:	b13c      	cbz	r4, 800b7a6 <_Bfree+0x3a>
 800b796:	69eb      	ldr	r3, [r5, #28]
 800b798:	6862      	ldr	r2, [r4, #4]
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7a0:	6021      	str	r1, [r4, #0]
 800b7a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7a6:	bd70      	pop	{r4, r5, r6, pc}
 800b7a8:	0800cf1e 	.word	0x0800cf1e
 800b7ac:	0800cf9e 	.word	0x0800cf9e

0800b7b0 <__multadd>:
 800b7b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b4:	690d      	ldr	r5, [r1, #16]
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	460c      	mov	r4, r1
 800b7ba:	461e      	mov	r6, r3
 800b7bc:	f101 0c14 	add.w	ip, r1, #20
 800b7c0:	2000      	movs	r0, #0
 800b7c2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7c6:	b299      	uxth	r1, r3
 800b7c8:	fb02 6101 	mla	r1, r2, r1, r6
 800b7cc:	0c1e      	lsrs	r6, r3, #16
 800b7ce:	0c0b      	lsrs	r3, r1, #16
 800b7d0:	fb02 3306 	mla	r3, r2, r6, r3
 800b7d4:	b289      	uxth	r1, r1
 800b7d6:	3001      	adds	r0, #1
 800b7d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7dc:	4285      	cmp	r5, r0
 800b7de:	f84c 1b04 	str.w	r1, [ip], #4
 800b7e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7e6:	dcec      	bgt.n	800b7c2 <__multadd+0x12>
 800b7e8:	b30e      	cbz	r6, 800b82e <__multadd+0x7e>
 800b7ea:	68a3      	ldr	r3, [r4, #8]
 800b7ec:	42ab      	cmp	r3, r5
 800b7ee:	dc19      	bgt.n	800b824 <__multadd+0x74>
 800b7f0:	6861      	ldr	r1, [r4, #4]
 800b7f2:	4638      	mov	r0, r7
 800b7f4:	3101      	adds	r1, #1
 800b7f6:	f7ff ff79 	bl	800b6ec <_Balloc>
 800b7fa:	4680      	mov	r8, r0
 800b7fc:	b928      	cbnz	r0, 800b80a <__multadd+0x5a>
 800b7fe:	4602      	mov	r2, r0
 800b800:	4b0c      	ldr	r3, [pc, #48]	; (800b834 <__multadd+0x84>)
 800b802:	480d      	ldr	r0, [pc, #52]	; (800b838 <__multadd+0x88>)
 800b804:	21ba      	movs	r1, #186	; 0xba
 800b806:	f000 fcf9 	bl	800c1fc <__assert_func>
 800b80a:	6922      	ldr	r2, [r4, #16]
 800b80c:	3202      	adds	r2, #2
 800b80e:	f104 010c 	add.w	r1, r4, #12
 800b812:	0092      	lsls	r2, r2, #2
 800b814:	300c      	adds	r0, #12
 800b816:	f7fe ffe0 	bl	800a7da <memcpy>
 800b81a:	4621      	mov	r1, r4
 800b81c:	4638      	mov	r0, r7
 800b81e:	f7ff ffa5 	bl	800b76c <_Bfree>
 800b822:	4644      	mov	r4, r8
 800b824:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b828:	3501      	adds	r5, #1
 800b82a:	615e      	str	r6, [r3, #20]
 800b82c:	6125      	str	r5, [r4, #16]
 800b82e:	4620      	mov	r0, r4
 800b830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b834:	0800cf8d 	.word	0x0800cf8d
 800b838:	0800cf9e 	.word	0x0800cf9e

0800b83c <__hi0bits>:
 800b83c:	0c03      	lsrs	r3, r0, #16
 800b83e:	041b      	lsls	r3, r3, #16
 800b840:	b9d3      	cbnz	r3, 800b878 <__hi0bits+0x3c>
 800b842:	0400      	lsls	r0, r0, #16
 800b844:	2310      	movs	r3, #16
 800b846:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b84a:	bf04      	itt	eq
 800b84c:	0200      	lsleq	r0, r0, #8
 800b84e:	3308      	addeq	r3, #8
 800b850:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b854:	bf04      	itt	eq
 800b856:	0100      	lsleq	r0, r0, #4
 800b858:	3304      	addeq	r3, #4
 800b85a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b85e:	bf04      	itt	eq
 800b860:	0080      	lsleq	r0, r0, #2
 800b862:	3302      	addeq	r3, #2
 800b864:	2800      	cmp	r0, #0
 800b866:	db05      	blt.n	800b874 <__hi0bits+0x38>
 800b868:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b86c:	f103 0301 	add.w	r3, r3, #1
 800b870:	bf08      	it	eq
 800b872:	2320      	moveq	r3, #32
 800b874:	4618      	mov	r0, r3
 800b876:	4770      	bx	lr
 800b878:	2300      	movs	r3, #0
 800b87a:	e7e4      	b.n	800b846 <__hi0bits+0xa>

0800b87c <__lo0bits>:
 800b87c:	6803      	ldr	r3, [r0, #0]
 800b87e:	f013 0207 	ands.w	r2, r3, #7
 800b882:	d00c      	beq.n	800b89e <__lo0bits+0x22>
 800b884:	07d9      	lsls	r1, r3, #31
 800b886:	d422      	bmi.n	800b8ce <__lo0bits+0x52>
 800b888:	079a      	lsls	r2, r3, #30
 800b88a:	bf49      	itett	mi
 800b88c:	085b      	lsrmi	r3, r3, #1
 800b88e:	089b      	lsrpl	r3, r3, #2
 800b890:	6003      	strmi	r3, [r0, #0]
 800b892:	2201      	movmi	r2, #1
 800b894:	bf5c      	itt	pl
 800b896:	6003      	strpl	r3, [r0, #0]
 800b898:	2202      	movpl	r2, #2
 800b89a:	4610      	mov	r0, r2
 800b89c:	4770      	bx	lr
 800b89e:	b299      	uxth	r1, r3
 800b8a0:	b909      	cbnz	r1, 800b8a6 <__lo0bits+0x2a>
 800b8a2:	0c1b      	lsrs	r3, r3, #16
 800b8a4:	2210      	movs	r2, #16
 800b8a6:	b2d9      	uxtb	r1, r3
 800b8a8:	b909      	cbnz	r1, 800b8ae <__lo0bits+0x32>
 800b8aa:	3208      	adds	r2, #8
 800b8ac:	0a1b      	lsrs	r3, r3, #8
 800b8ae:	0719      	lsls	r1, r3, #28
 800b8b0:	bf04      	itt	eq
 800b8b2:	091b      	lsreq	r3, r3, #4
 800b8b4:	3204      	addeq	r2, #4
 800b8b6:	0799      	lsls	r1, r3, #30
 800b8b8:	bf04      	itt	eq
 800b8ba:	089b      	lsreq	r3, r3, #2
 800b8bc:	3202      	addeq	r2, #2
 800b8be:	07d9      	lsls	r1, r3, #31
 800b8c0:	d403      	bmi.n	800b8ca <__lo0bits+0x4e>
 800b8c2:	085b      	lsrs	r3, r3, #1
 800b8c4:	f102 0201 	add.w	r2, r2, #1
 800b8c8:	d003      	beq.n	800b8d2 <__lo0bits+0x56>
 800b8ca:	6003      	str	r3, [r0, #0]
 800b8cc:	e7e5      	b.n	800b89a <__lo0bits+0x1e>
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	e7e3      	b.n	800b89a <__lo0bits+0x1e>
 800b8d2:	2220      	movs	r2, #32
 800b8d4:	e7e1      	b.n	800b89a <__lo0bits+0x1e>
	...

0800b8d8 <__i2b>:
 800b8d8:	b510      	push	{r4, lr}
 800b8da:	460c      	mov	r4, r1
 800b8dc:	2101      	movs	r1, #1
 800b8de:	f7ff ff05 	bl	800b6ec <_Balloc>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	b928      	cbnz	r0, 800b8f2 <__i2b+0x1a>
 800b8e6:	4b05      	ldr	r3, [pc, #20]	; (800b8fc <__i2b+0x24>)
 800b8e8:	4805      	ldr	r0, [pc, #20]	; (800b900 <__i2b+0x28>)
 800b8ea:	f240 1145 	movw	r1, #325	; 0x145
 800b8ee:	f000 fc85 	bl	800c1fc <__assert_func>
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	6144      	str	r4, [r0, #20]
 800b8f6:	6103      	str	r3, [r0, #16]
 800b8f8:	bd10      	pop	{r4, pc}
 800b8fa:	bf00      	nop
 800b8fc:	0800cf8d 	.word	0x0800cf8d
 800b900:	0800cf9e 	.word	0x0800cf9e

0800b904 <__multiply>:
 800b904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b908:	4691      	mov	r9, r2
 800b90a:	690a      	ldr	r2, [r1, #16]
 800b90c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b910:	429a      	cmp	r2, r3
 800b912:	bfb8      	it	lt
 800b914:	460b      	movlt	r3, r1
 800b916:	460c      	mov	r4, r1
 800b918:	bfbc      	itt	lt
 800b91a:	464c      	movlt	r4, r9
 800b91c:	4699      	movlt	r9, r3
 800b91e:	6927      	ldr	r7, [r4, #16]
 800b920:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b924:	68a3      	ldr	r3, [r4, #8]
 800b926:	6861      	ldr	r1, [r4, #4]
 800b928:	eb07 060a 	add.w	r6, r7, sl
 800b92c:	42b3      	cmp	r3, r6
 800b92e:	b085      	sub	sp, #20
 800b930:	bfb8      	it	lt
 800b932:	3101      	addlt	r1, #1
 800b934:	f7ff feda 	bl	800b6ec <_Balloc>
 800b938:	b930      	cbnz	r0, 800b948 <__multiply+0x44>
 800b93a:	4602      	mov	r2, r0
 800b93c:	4b44      	ldr	r3, [pc, #272]	; (800ba50 <__multiply+0x14c>)
 800b93e:	4845      	ldr	r0, [pc, #276]	; (800ba54 <__multiply+0x150>)
 800b940:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b944:	f000 fc5a 	bl	800c1fc <__assert_func>
 800b948:	f100 0514 	add.w	r5, r0, #20
 800b94c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b950:	462b      	mov	r3, r5
 800b952:	2200      	movs	r2, #0
 800b954:	4543      	cmp	r3, r8
 800b956:	d321      	bcc.n	800b99c <__multiply+0x98>
 800b958:	f104 0314 	add.w	r3, r4, #20
 800b95c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b960:	f109 0314 	add.w	r3, r9, #20
 800b964:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b968:	9202      	str	r2, [sp, #8]
 800b96a:	1b3a      	subs	r2, r7, r4
 800b96c:	3a15      	subs	r2, #21
 800b96e:	f022 0203 	bic.w	r2, r2, #3
 800b972:	3204      	adds	r2, #4
 800b974:	f104 0115 	add.w	r1, r4, #21
 800b978:	428f      	cmp	r7, r1
 800b97a:	bf38      	it	cc
 800b97c:	2204      	movcc	r2, #4
 800b97e:	9201      	str	r2, [sp, #4]
 800b980:	9a02      	ldr	r2, [sp, #8]
 800b982:	9303      	str	r3, [sp, #12]
 800b984:	429a      	cmp	r2, r3
 800b986:	d80c      	bhi.n	800b9a2 <__multiply+0x9e>
 800b988:	2e00      	cmp	r6, #0
 800b98a:	dd03      	ble.n	800b994 <__multiply+0x90>
 800b98c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b990:	2b00      	cmp	r3, #0
 800b992:	d05b      	beq.n	800ba4c <__multiply+0x148>
 800b994:	6106      	str	r6, [r0, #16]
 800b996:	b005      	add	sp, #20
 800b998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b99c:	f843 2b04 	str.w	r2, [r3], #4
 800b9a0:	e7d8      	b.n	800b954 <__multiply+0x50>
 800b9a2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b9a6:	f1ba 0f00 	cmp.w	sl, #0
 800b9aa:	d024      	beq.n	800b9f6 <__multiply+0xf2>
 800b9ac:	f104 0e14 	add.w	lr, r4, #20
 800b9b0:	46a9      	mov	r9, r5
 800b9b2:	f04f 0c00 	mov.w	ip, #0
 800b9b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b9ba:	f8d9 1000 	ldr.w	r1, [r9]
 800b9be:	fa1f fb82 	uxth.w	fp, r2
 800b9c2:	b289      	uxth	r1, r1
 800b9c4:	fb0a 110b 	mla	r1, sl, fp, r1
 800b9c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b9cc:	f8d9 2000 	ldr.w	r2, [r9]
 800b9d0:	4461      	add	r1, ip
 800b9d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9d6:	fb0a c20b 	mla	r2, sl, fp, ip
 800b9da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b9de:	b289      	uxth	r1, r1
 800b9e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9e4:	4577      	cmp	r7, lr
 800b9e6:	f849 1b04 	str.w	r1, [r9], #4
 800b9ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9ee:	d8e2      	bhi.n	800b9b6 <__multiply+0xb2>
 800b9f0:	9a01      	ldr	r2, [sp, #4]
 800b9f2:	f845 c002 	str.w	ip, [r5, r2]
 800b9f6:	9a03      	ldr	r2, [sp, #12]
 800b9f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b9fc:	3304      	adds	r3, #4
 800b9fe:	f1b9 0f00 	cmp.w	r9, #0
 800ba02:	d021      	beq.n	800ba48 <__multiply+0x144>
 800ba04:	6829      	ldr	r1, [r5, #0]
 800ba06:	f104 0c14 	add.w	ip, r4, #20
 800ba0a:	46ae      	mov	lr, r5
 800ba0c:	f04f 0a00 	mov.w	sl, #0
 800ba10:	f8bc b000 	ldrh.w	fp, [ip]
 800ba14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ba18:	fb09 220b 	mla	r2, r9, fp, r2
 800ba1c:	4452      	add	r2, sl
 800ba1e:	b289      	uxth	r1, r1
 800ba20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ba24:	f84e 1b04 	str.w	r1, [lr], #4
 800ba28:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ba2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba30:	f8be 1000 	ldrh.w	r1, [lr]
 800ba34:	fb09 110a 	mla	r1, r9, sl, r1
 800ba38:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ba3c:	4567      	cmp	r7, ip
 800ba3e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba42:	d8e5      	bhi.n	800ba10 <__multiply+0x10c>
 800ba44:	9a01      	ldr	r2, [sp, #4]
 800ba46:	50a9      	str	r1, [r5, r2]
 800ba48:	3504      	adds	r5, #4
 800ba4a:	e799      	b.n	800b980 <__multiply+0x7c>
 800ba4c:	3e01      	subs	r6, #1
 800ba4e:	e79b      	b.n	800b988 <__multiply+0x84>
 800ba50:	0800cf8d 	.word	0x0800cf8d
 800ba54:	0800cf9e 	.word	0x0800cf9e

0800ba58 <__pow5mult>:
 800ba58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba5c:	4615      	mov	r5, r2
 800ba5e:	f012 0203 	ands.w	r2, r2, #3
 800ba62:	4606      	mov	r6, r0
 800ba64:	460f      	mov	r7, r1
 800ba66:	d007      	beq.n	800ba78 <__pow5mult+0x20>
 800ba68:	4c25      	ldr	r4, [pc, #148]	; (800bb00 <__pow5mult+0xa8>)
 800ba6a:	3a01      	subs	r2, #1
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba72:	f7ff fe9d 	bl	800b7b0 <__multadd>
 800ba76:	4607      	mov	r7, r0
 800ba78:	10ad      	asrs	r5, r5, #2
 800ba7a:	d03d      	beq.n	800baf8 <__pow5mult+0xa0>
 800ba7c:	69f4      	ldr	r4, [r6, #28]
 800ba7e:	b97c      	cbnz	r4, 800baa0 <__pow5mult+0x48>
 800ba80:	2010      	movs	r0, #16
 800ba82:	f7ff fd7f 	bl	800b584 <malloc>
 800ba86:	4602      	mov	r2, r0
 800ba88:	61f0      	str	r0, [r6, #28]
 800ba8a:	b928      	cbnz	r0, 800ba98 <__pow5mult+0x40>
 800ba8c:	4b1d      	ldr	r3, [pc, #116]	; (800bb04 <__pow5mult+0xac>)
 800ba8e:	481e      	ldr	r0, [pc, #120]	; (800bb08 <__pow5mult+0xb0>)
 800ba90:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ba94:	f000 fbb2 	bl	800c1fc <__assert_func>
 800ba98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba9c:	6004      	str	r4, [r0, #0]
 800ba9e:	60c4      	str	r4, [r0, #12]
 800baa0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800baa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800baa8:	b94c      	cbnz	r4, 800babe <__pow5mult+0x66>
 800baaa:	f240 2171 	movw	r1, #625	; 0x271
 800baae:	4630      	mov	r0, r6
 800bab0:	f7ff ff12 	bl	800b8d8 <__i2b>
 800bab4:	2300      	movs	r3, #0
 800bab6:	f8c8 0008 	str.w	r0, [r8, #8]
 800baba:	4604      	mov	r4, r0
 800babc:	6003      	str	r3, [r0, #0]
 800babe:	f04f 0900 	mov.w	r9, #0
 800bac2:	07eb      	lsls	r3, r5, #31
 800bac4:	d50a      	bpl.n	800badc <__pow5mult+0x84>
 800bac6:	4639      	mov	r1, r7
 800bac8:	4622      	mov	r2, r4
 800baca:	4630      	mov	r0, r6
 800bacc:	f7ff ff1a 	bl	800b904 <__multiply>
 800bad0:	4639      	mov	r1, r7
 800bad2:	4680      	mov	r8, r0
 800bad4:	4630      	mov	r0, r6
 800bad6:	f7ff fe49 	bl	800b76c <_Bfree>
 800bada:	4647      	mov	r7, r8
 800badc:	106d      	asrs	r5, r5, #1
 800bade:	d00b      	beq.n	800baf8 <__pow5mult+0xa0>
 800bae0:	6820      	ldr	r0, [r4, #0]
 800bae2:	b938      	cbnz	r0, 800baf4 <__pow5mult+0x9c>
 800bae4:	4622      	mov	r2, r4
 800bae6:	4621      	mov	r1, r4
 800bae8:	4630      	mov	r0, r6
 800baea:	f7ff ff0b 	bl	800b904 <__multiply>
 800baee:	6020      	str	r0, [r4, #0]
 800baf0:	f8c0 9000 	str.w	r9, [r0]
 800baf4:	4604      	mov	r4, r0
 800baf6:	e7e4      	b.n	800bac2 <__pow5mult+0x6a>
 800baf8:	4638      	mov	r0, r7
 800bafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bafe:	bf00      	nop
 800bb00:	0800d0e8 	.word	0x0800d0e8
 800bb04:	0800cf1e 	.word	0x0800cf1e
 800bb08:	0800cf9e 	.word	0x0800cf9e

0800bb0c <__lshift>:
 800bb0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb10:	460c      	mov	r4, r1
 800bb12:	6849      	ldr	r1, [r1, #4]
 800bb14:	6923      	ldr	r3, [r4, #16]
 800bb16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb1a:	68a3      	ldr	r3, [r4, #8]
 800bb1c:	4607      	mov	r7, r0
 800bb1e:	4691      	mov	r9, r2
 800bb20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb24:	f108 0601 	add.w	r6, r8, #1
 800bb28:	42b3      	cmp	r3, r6
 800bb2a:	db0b      	blt.n	800bb44 <__lshift+0x38>
 800bb2c:	4638      	mov	r0, r7
 800bb2e:	f7ff fddd 	bl	800b6ec <_Balloc>
 800bb32:	4605      	mov	r5, r0
 800bb34:	b948      	cbnz	r0, 800bb4a <__lshift+0x3e>
 800bb36:	4602      	mov	r2, r0
 800bb38:	4b28      	ldr	r3, [pc, #160]	; (800bbdc <__lshift+0xd0>)
 800bb3a:	4829      	ldr	r0, [pc, #164]	; (800bbe0 <__lshift+0xd4>)
 800bb3c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bb40:	f000 fb5c 	bl	800c1fc <__assert_func>
 800bb44:	3101      	adds	r1, #1
 800bb46:	005b      	lsls	r3, r3, #1
 800bb48:	e7ee      	b.n	800bb28 <__lshift+0x1c>
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	f100 0114 	add.w	r1, r0, #20
 800bb50:	f100 0210 	add.w	r2, r0, #16
 800bb54:	4618      	mov	r0, r3
 800bb56:	4553      	cmp	r3, sl
 800bb58:	db33      	blt.n	800bbc2 <__lshift+0xb6>
 800bb5a:	6920      	ldr	r0, [r4, #16]
 800bb5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb60:	f104 0314 	add.w	r3, r4, #20
 800bb64:	f019 091f 	ands.w	r9, r9, #31
 800bb68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb70:	d02b      	beq.n	800bbca <__lshift+0xbe>
 800bb72:	f1c9 0e20 	rsb	lr, r9, #32
 800bb76:	468a      	mov	sl, r1
 800bb78:	2200      	movs	r2, #0
 800bb7a:	6818      	ldr	r0, [r3, #0]
 800bb7c:	fa00 f009 	lsl.w	r0, r0, r9
 800bb80:	4310      	orrs	r0, r2
 800bb82:	f84a 0b04 	str.w	r0, [sl], #4
 800bb86:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb8a:	459c      	cmp	ip, r3
 800bb8c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb90:	d8f3      	bhi.n	800bb7a <__lshift+0x6e>
 800bb92:	ebac 0304 	sub.w	r3, ip, r4
 800bb96:	3b15      	subs	r3, #21
 800bb98:	f023 0303 	bic.w	r3, r3, #3
 800bb9c:	3304      	adds	r3, #4
 800bb9e:	f104 0015 	add.w	r0, r4, #21
 800bba2:	4584      	cmp	ip, r0
 800bba4:	bf38      	it	cc
 800bba6:	2304      	movcc	r3, #4
 800bba8:	50ca      	str	r2, [r1, r3]
 800bbaa:	b10a      	cbz	r2, 800bbb0 <__lshift+0xa4>
 800bbac:	f108 0602 	add.w	r6, r8, #2
 800bbb0:	3e01      	subs	r6, #1
 800bbb2:	4638      	mov	r0, r7
 800bbb4:	612e      	str	r6, [r5, #16]
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	f7ff fdd8 	bl	800b76c <_Bfree>
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbc2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bbc6:	3301      	adds	r3, #1
 800bbc8:	e7c5      	b.n	800bb56 <__lshift+0x4a>
 800bbca:	3904      	subs	r1, #4
 800bbcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbd0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbd4:	459c      	cmp	ip, r3
 800bbd6:	d8f9      	bhi.n	800bbcc <__lshift+0xc0>
 800bbd8:	e7ea      	b.n	800bbb0 <__lshift+0xa4>
 800bbda:	bf00      	nop
 800bbdc:	0800cf8d 	.word	0x0800cf8d
 800bbe0:	0800cf9e 	.word	0x0800cf9e

0800bbe4 <__mcmp>:
 800bbe4:	b530      	push	{r4, r5, lr}
 800bbe6:	6902      	ldr	r2, [r0, #16]
 800bbe8:	690c      	ldr	r4, [r1, #16]
 800bbea:	1b12      	subs	r2, r2, r4
 800bbec:	d10e      	bne.n	800bc0c <__mcmp+0x28>
 800bbee:	f100 0314 	add.w	r3, r0, #20
 800bbf2:	3114      	adds	r1, #20
 800bbf4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bbf8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bbfc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bc00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bc04:	42a5      	cmp	r5, r4
 800bc06:	d003      	beq.n	800bc10 <__mcmp+0x2c>
 800bc08:	d305      	bcc.n	800bc16 <__mcmp+0x32>
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	4610      	mov	r0, r2
 800bc0e:	bd30      	pop	{r4, r5, pc}
 800bc10:	4283      	cmp	r3, r0
 800bc12:	d3f3      	bcc.n	800bbfc <__mcmp+0x18>
 800bc14:	e7fa      	b.n	800bc0c <__mcmp+0x28>
 800bc16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc1a:	e7f7      	b.n	800bc0c <__mcmp+0x28>

0800bc1c <__mdiff>:
 800bc1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc20:	460c      	mov	r4, r1
 800bc22:	4606      	mov	r6, r0
 800bc24:	4611      	mov	r1, r2
 800bc26:	4620      	mov	r0, r4
 800bc28:	4690      	mov	r8, r2
 800bc2a:	f7ff ffdb 	bl	800bbe4 <__mcmp>
 800bc2e:	1e05      	subs	r5, r0, #0
 800bc30:	d110      	bne.n	800bc54 <__mdiff+0x38>
 800bc32:	4629      	mov	r1, r5
 800bc34:	4630      	mov	r0, r6
 800bc36:	f7ff fd59 	bl	800b6ec <_Balloc>
 800bc3a:	b930      	cbnz	r0, 800bc4a <__mdiff+0x2e>
 800bc3c:	4b3a      	ldr	r3, [pc, #232]	; (800bd28 <__mdiff+0x10c>)
 800bc3e:	4602      	mov	r2, r0
 800bc40:	f240 2137 	movw	r1, #567	; 0x237
 800bc44:	4839      	ldr	r0, [pc, #228]	; (800bd2c <__mdiff+0x110>)
 800bc46:	f000 fad9 	bl	800c1fc <__assert_func>
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc54:	bfa4      	itt	ge
 800bc56:	4643      	movge	r3, r8
 800bc58:	46a0      	movge	r8, r4
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bc60:	bfa6      	itte	ge
 800bc62:	461c      	movge	r4, r3
 800bc64:	2500      	movge	r5, #0
 800bc66:	2501      	movlt	r5, #1
 800bc68:	f7ff fd40 	bl	800b6ec <_Balloc>
 800bc6c:	b920      	cbnz	r0, 800bc78 <__mdiff+0x5c>
 800bc6e:	4b2e      	ldr	r3, [pc, #184]	; (800bd28 <__mdiff+0x10c>)
 800bc70:	4602      	mov	r2, r0
 800bc72:	f240 2145 	movw	r1, #581	; 0x245
 800bc76:	e7e5      	b.n	800bc44 <__mdiff+0x28>
 800bc78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bc7c:	6926      	ldr	r6, [r4, #16]
 800bc7e:	60c5      	str	r5, [r0, #12]
 800bc80:	f104 0914 	add.w	r9, r4, #20
 800bc84:	f108 0514 	add.w	r5, r8, #20
 800bc88:	f100 0e14 	add.w	lr, r0, #20
 800bc8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bc90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc94:	f108 0210 	add.w	r2, r8, #16
 800bc98:	46f2      	mov	sl, lr
 800bc9a:	2100      	movs	r1, #0
 800bc9c:	f859 3b04 	ldr.w	r3, [r9], #4
 800bca0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bca4:	fa11 f88b 	uxtah	r8, r1, fp
 800bca8:	b299      	uxth	r1, r3
 800bcaa:	0c1b      	lsrs	r3, r3, #16
 800bcac:	eba8 0801 	sub.w	r8, r8, r1
 800bcb0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bcb4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bcb8:	fa1f f888 	uxth.w	r8, r8
 800bcbc:	1419      	asrs	r1, r3, #16
 800bcbe:	454e      	cmp	r6, r9
 800bcc0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bcc4:	f84a 3b04 	str.w	r3, [sl], #4
 800bcc8:	d8e8      	bhi.n	800bc9c <__mdiff+0x80>
 800bcca:	1b33      	subs	r3, r6, r4
 800bccc:	3b15      	subs	r3, #21
 800bcce:	f023 0303 	bic.w	r3, r3, #3
 800bcd2:	3304      	adds	r3, #4
 800bcd4:	3415      	adds	r4, #21
 800bcd6:	42a6      	cmp	r6, r4
 800bcd8:	bf38      	it	cc
 800bcda:	2304      	movcc	r3, #4
 800bcdc:	441d      	add	r5, r3
 800bcde:	4473      	add	r3, lr
 800bce0:	469e      	mov	lr, r3
 800bce2:	462e      	mov	r6, r5
 800bce4:	4566      	cmp	r6, ip
 800bce6:	d30e      	bcc.n	800bd06 <__mdiff+0xea>
 800bce8:	f10c 0203 	add.w	r2, ip, #3
 800bcec:	1b52      	subs	r2, r2, r5
 800bcee:	f022 0203 	bic.w	r2, r2, #3
 800bcf2:	3d03      	subs	r5, #3
 800bcf4:	45ac      	cmp	ip, r5
 800bcf6:	bf38      	it	cc
 800bcf8:	2200      	movcc	r2, #0
 800bcfa:	4413      	add	r3, r2
 800bcfc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bd00:	b17a      	cbz	r2, 800bd22 <__mdiff+0x106>
 800bd02:	6107      	str	r7, [r0, #16]
 800bd04:	e7a4      	b.n	800bc50 <__mdiff+0x34>
 800bd06:	f856 8b04 	ldr.w	r8, [r6], #4
 800bd0a:	fa11 f288 	uxtah	r2, r1, r8
 800bd0e:	1414      	asrs	r4, r2, #16
 800bd10:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bd14:	b292      	uxth	r2, r2
 800bd16:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bd1a:	f84e 2b04 	str.w	r2, [lr], #4
 800bd1e:	1421      	asrs	r1, r4, #16
 800bd20:	e7e0      	b.n	800bce4 <__mdiff+0xc8>
 800bd22:	3f01      	subs	r7, #1
 800bd24:	e7ea      	b.n	800bcfc <__mdiff+0xe0>
 800bd26:	bf00      	nop
 800bd28:	0800cf8d 	.word	0x0800cf8d
 800bd2c:	0800cf9e 	.word	0x0800cf9e

0800bd30 <__d2b>:
 800bd30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd34:	460f      	mov	r7, r1
 800bd36:	2101      	movs	r1, #1
 800bd38:	ec59 8b10 	vmov	r8, r9, d0
 800bd3c:	4616      	mov	r6, r2
 800bd3e:	f7ff fcd5 	bl	800b6ec <_Balloc>
 800bd42:	4604      	mov	r4, r0
 800bd44:	b930      	cbnz	r0, 800bd54 <__d2b+0x24>
 800bd46:	4602      	mov	r2, r0
 800bd48:	4b24      	ldr	r3, [pc, #144]	; (800bddc <__d2b+0xac>)
 800bd4a:	4825      	ldr	r0, [pc, #148]	; (800bde0 <__d2b+0xb0>)
 800bd4c:	f240 310f 	movw	r1, #783	; 0x30f
 800bd50:	f000 fa54 	bl	800c1fc <__assert_func>
 800bd54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd5c:	bb2d      	cbnz	r5, 800bdaa <__d2b+0x7a>
 800bd5e:	9301      	str	r3, [sp, #4]
 800bd60:	f1b8 0300 	subs.w	r3, r8, #0
 800bd64:	d026      	beq.n	800bdb4 <__d2b+0x84>
 800bd66:	4668      	mov	r0, sp
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	f7ff fd87 	bl	800b87c <__lo0bits>
 800bd6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd72:	b1e8      	cbz	r0, 800bdb0 <__d2b+0x80>
 800bd74:	f1c0 0320 	rsb	r3, r0, #32
 800bd78:	fa02 f303 	lsl.w	r3, r2, r3
 800bd7c:	430b      	orrs	r3, r1
 800bd7e:	40c2      	lsrs	r2, r0
 800bd80:	6163      	str	r3, [r4, #20]
 800bd82:	9201      	str	r2, [sp, #4]
 800bd84:	9b01      	ldr	r3, [sp, #4]
 800bd86:	61a3      	str	r3, [r4, #24]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	bf14      	ite	ne
 800bd8c:	2202      	movne	r2, #2
 800bd8e:	2201      	moveq	r2, #1
 800bd90:	6122      	str	r2, [r4, #16]
 800bd92:	b1bd      	cbz	r5, 800bdc4 <__d2b+0x94>
 800bd94:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd98:	4405      	add	r5, r0
 800bd9a:	603d      	str	r5, [r7, #0]
 800bd9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bda0:	6030      	str	r0, [r6, #0]
 800bda2:	4620      	mov	r0, r4
 800bda4:	b003      	add	sp, #12
 800bda6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdae:	e7d6      	b.n	800bd5e <__d2b+0x2e>
 800bdb0:	6161      	str	r1, [r4, #20]
 800bdb2:	e7e7      	b.n	800bd84 <__d2b+0x54>
 800bdb4:	a801      	add	r0, sp, #4
 800bdb6:	f7ff fd61 	bl	800b87c <__lo0bits>
 800bdba:	9b01      	ldr	r3, [sp, #4]
 800bdbc:	6163      	str	r3, [r4, #20]
 800bdbe:	3020      	adds	r0, #32
 800bdc0:	2201      	movs	r2, #1
 800bdc2:	e7e5      	b.n	800bd90 <__d2b+0x60>
 800bdc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdcc:	6038      	str	r0, [r7, #0]
 800bdce:	6918      	ldr	r0, [r3, #16]
 800bdd0:	f7ff fd34 	bl	800b83c <__hi0bits>
 800bdd4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdd8:	e7e2      	b.n	800bda0 <__d2b+0x70>
 800bdda:	bf00      	nop
 800bddc:	0800cf8d 	.word	0x0800cf8d
 800bde0:	0800cf9e 	.word	0x0800cf9e

0800bde4 <__sfputc_r>:
 800bde4:	6893      	ldr	r3, [r2, #8]
 800bde6:	3b01      	subs	r3, #1
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	b410      	push	{r4}
 800bdec:	6093      	str	r3, [r2, #8]
 800bdee:	da08      	bge.n	800be02 <__sfputc_r+0x1e>
 800bdf0:	6994      	ldr	r4, [r2, #24]
 800bdf2:	42a3      	cmp	r3, r4
 800bdf4:	db01      	blt.n	800bdfa <__sfputc_r+0x16>
 800bdf6:	290a      	cmp	r1, #10
 800bdf8:	d103      	bne.n	800be02 <__sfputc_r+0x1e>
 800bdfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdfe:	f7fe bb6e 	b.w	800a4de <__swbuf_r>
 800be02:	6813      	ldr	r3, [r2, #0]
 800be04:	1c58      	adds	r0, r3, #1
 800be06:	6010      	str	r0, [r2, #0]
 800be08:	7019      	strb	r1, [r3, #0]
 800be0a:	4608      	mov	r0, r1
 800be0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be10:	4770      	bx	lr

0800be12 <__sfputs_r>:
 800be12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be14:	4606      	mov	r6, r0
 800be16:	460f      	mov	r7, r1
 800be18:	4614      	mov	r4, r2
 800be1a:	18d5      	adds	r5, r2, r3
 800be1c:	42ac      	cmp	r4, r5
 800be1e:	d101      	bne.n	800be24 <__sfputs_r+0x12>
 800be20:	2000      	movs	r0, #0
 800be22:	e007      	b.n	800be34 <__sfputs_r+0x22>
 800be24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be28:	463a      	mov	r2, r7
 800be2a:	4630      	mov	r0, r6
 800be2c:	f7ff ffda 	bl	800bde4 <__sfputc_r>
 800be30:	1c43      	adds	r3, r0, #1
 800be32:	d1f3      	bne.n	800be1c <__sfputs_r+0xa>
 800be34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be38 <_vfiprintf_r>:
 800be38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be3c:	460d      	mov	r5, r1
 800be3e:	b09d      	sub	sp, #116	; 0x74
 800be40:	4614      	mov	r4, r2
 800be42:	4698      	mov	r8, r3
 800be44:	4606      	mov	r6, r0
 800be46:	b118      	cbz	r0, 800be50 <_vfiprintf_r+0x18>
 800be48:	6a03      	ldr	r3, [r0, #32]
 800be4a:	b90b      	cbnz	r3, 800be50 <_vfiprintf_r+0x18>
 800be4c:	f7fe fab4 	bl	800a3b8 <__sinit>
 800be50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be52:	07d9      	lsls	r1, r3, #31
 800be54:	d405      	bmi.n	800be62 <_vfiprintf_r+0x2a>
 800be56:	89ab      	ldrh	r3, [r5, #12]
 800be58:	059a      	lsls	r2, r3, #22
 800be5a:	d402      	bmi.n	800be62 <_vfiprintf_r+0x2a>
 800be5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be5e:	f7fe fcba 	bl	800a7d6 <__retarget_lock_acquire_recursive>
 800be62:	89ab      	ldrh	r3, [r5, #12]
 800be64:	071b      	lsls	r3, r3, #28
 800be66:	d501      	bpl.n	800be6c <_vfiprintf_r+0x34>
 800be68:	692b      	ldr	r3, [r5, #16]
 800be6a:	b99b      	cbnz	r3, 800be94 <_vfiprintf_r+0x5c>
 800be6c:	4629      	mov	r1, r5
 800be6e:	4630      	mov	r0, r6
 800be70:	f7fe fb72 	bl	800a558 <__swsetup_r>
 800be74:	b170      	cbz	r0, 800be94 <_vfiprintf_r+0x5c>
 800be76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be78:	07dc      	lsls	r4, r3, #31
 800be7a:	d504      	bpl.n	800be86 <_vfiprintf_r+0x4e>
 800be7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be80:	b01d      	add	sp, #116	; 0x74
 800be82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be86:	89ab      	ldrh	r3, [r5, #12]
 800be88:	0598      	lsls	r0, r3, #22
 800be8a:	d4f7      	bmi.n	800be7c <_vfiprintf_r+0x44>
 800be8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be8e:	f7fe fca3 	bl	800a7d8 <__retarget_lock_release_recursive>
 800be92:	e7f3      	b.n	800be7c <_vfiprintf_r+0x44>
 800be94:	2300      	movs	r3, #0
 800be96:	9309      	str	r3, [sp, #36]	; 0x24
 800be98:	2320      	movs	r3, #32
 800be9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bea2:	2330      	movs	r3, #48	; 0x30
 800bea4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c058 <_vfiprintf_r+0x220>
 800bea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800beac:	f04f 0901 	mov.w	r9, #1
 800beb0:	4623      	mov	r3, r4
 800beb2:	469a      	mov	sl, r3
 800beb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beb8:	b10a      	cbz	r2, 800bebe <_vfiprintf_r+0x86>
 800beba:	2a25      	cmp	r2, #37	; 0x25
 800bebc:	d1f9      	bne.n	800beb2 <_vfiprintf_r+0x7a>
 800bebe:	ebba 0b04 	subs.w	fp, sl, r4
 800bec2:	d00b      	beq.n	800bedc <_vfiprintf_r+0xa4>
 800bec4:	465b      	mov	r3, fp
 800bec6:	4622      	mov	r2, r4
 800bec8:	4629      	mov	r1, r5
 800beca:	4630      	mov	r0, r6
 800becc:	f7ff ffa1 	bl	800be12 <__sfputs_r>
 800bed0:	3001      	adds	r0, #1
 800bed2:	f000 80a9 	beq.w	800c028 <_vfiprintf_r+0x1f0>
 800bed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bed8:	445a      	add	r2, fp
 800beda:	9209      	str	r2, [sp, #36]	; 0x24
 800bedc:	f89a 3000 	ldrb.w	r3, [sl]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	f000 80a1 	beq.w	800c028 <_vfiprintf_r+0x1f0>
 800bee6:	2300      	movs	r3, #0
 800bee8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800beec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bef0:	f10a 0a01 	add.w	sl, sl, #1
 800bef4:	9304      	str	r3, [sp, #16]
 800bef6:	9307      	str	r3, [sp, #28]
 800bef8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800befc:	931a      	str	r3, [sp, #104]	; 0x68
 800befe:	4654      	mov	r4, sl
 800bf00:	2205      	movs	r2, #5
 800bf02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf06:	4854      	ldr	r0, [pc, #336]	; (800c058 <_vfiprintf_r+0x220>)
 800bf08:	f7f4 f972 	bl	80001f0 <memchr>
 800bf0c:	9a04      	ldr	r2, [sp, #16]
 800bf0e:	b9d8      	cbnz	r0, 800bf48 <_vfiprintf_r+0x110>
 800bf10:	06d1      	lsls	r1, r2, #27
 800bf12:	bf44      	itt	mi
 800bf14:	2320      	movmi	r3, #32
 800bf16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf1a:	0713      	lsls	r3, r2, #28
 800bf1c:	bf44      	itt	mi
 800bf1e:	232b      	movmi	r3, #43	; 0x2b
 800bf20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf24:	f89a 3000 	ldrb.w	r3, [sl]
 800bf28:	2b2a      	cmp	r3, #42	; 0x2a
 800bf2a:	d015      	beq.n	800bf58 <_vfiprintf_r+0x120>
 800bf2c:	9a07      	ldr	r2, [sp, #28]
 800bf2e:	4654      	mov	r4, sl
 800bf30:	2000      	movs	r0, #0
 800bf32:	f04f 0c0a 	mov.w	ip, #10
 800bf36:	4621      	mov	r1, r4
 800bf38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf3c:	3b30      	subs	r3, #48	; 0x30
 800bf3e:	2b09      	cmp	r3, #9
 800bf40:	d94d      	bls.n	800bfde <_vfiprintf_r+0x1a6>
 800bf42:	b1b0      	cbz	r0, 800bf72 <_vfiprintf_r+0x13a>
 800bf44:	9207      	str	r2, [sp, #28]
 800bf46:	e014      	b.n	800bf72 <_vfiprintf_r+0x13a>
 800bf48:	eba0 0308 	sub.w	r3, r0, r8
 800bf4c:	fa09 f303 	lsl.w	r3, r9, r3
 800bf50:	4313      	orrs	r3, r2
 800bf52:	9304      	str	r3, [sp, #16]
 800bf54:	46a2      	mov	sl, r4
 800bf56:	e7d2      	b.n	800befe <_vfiprintf_r+0xc6>
 800bf58:	9b03      	ldr	r3, [sp, #12]
 800bf5a:	1d19      	adds	r1, r3, #4
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	9103      	str	r1, [sp, #12]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	bfbb      	ittet	lt
 800bf64:	425b      	neglt	r3, r3
 800bf66:	f042 0202 	orrlt.w	r2, r2, #2
 800bf6a:	9307      	strge	r3, [sp, #28]
 800bf6c:	9307      	strlt	r3, [sp, #28]
 800bf6e:	bfb8      	it	lt
 800bf70:	9204      	strlt	r2, [sp, #16]
 800bf72:	7823      	ldrb	r3, [r4, #0]
 800bf74:	2b2e      	cmp	r3, #46	; 0x2e
 800bf76:	d10c      	bne.n	800bf92 <_vfiprintf_r+0x15a>
 800bf78:	7863      	ldrb	r3, [r4, #1]
 800bf7a:	2b2a      	cmp	r3, #42	; 0x2a
 800bf7c:	d134      	bne.n	800bfe8 <_vfiprintf_r+0x1b0>
 800bf7e:	9b03      	ldr	r3, [sp, #12]
 800bf80:	1d1a      	adds	r2, r3, #4
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	9203      	str	r2, [sp, #12]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	bfb8      	it	lt
 800bf8a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bf8e:	3402      	adds	r4, #2
 800bf90:	9305      	str	r3, [sp, #20]
 800bf92:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c068 <_vfiprintf_r+0x230>
 800bf96:	7821      	ldrb	r1, [r4, #0]
 800bf98:	2203      	movs	r2, #3
 800bf9a:	4650      	mov	r0, sl
 800bf9c:	f7f4 f928 	bl	80001f0 <memchr>
 800bfa0:	b138      	cbz	r0, 800bfb2 <_vfiprintf_r+0x17a>
 800bfa2:	9b04      	ldr	r3, [sp, #16]
 800bfa4:	eba0 000a 	sub.w	r0, r0, sl
 800bfa8:	2240      	movs	r2, #64	; 0x40
 800bfaa:	4082      	lsls	r2, r0
 800bfac:	4313      	orrs	r3, r2
 800bfae:	3401      	adds	r4, #1
 800bfb0:	9304      	str	r3, [sp, #16]
 800bfb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfb6:	4829      	ldr	r0, [pc, #164]	; (800c05c <_vfiprintf_r+0x224>)
 800bfb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfbc:	2206      	movs	r2, #6
 800bfbe:	f7f4 f917 	bl	80001f0 <memchr>
 800bfc2:	2800      	cmp	r0, #0
 800bfc4:	d03f      	beq.n	800c046 <_vfiprintf_r+0x20e>
 800bfc6:	4b26      	ldr	r3, [pc, #152]	; (800c060 <_vfiprintf_r+0x228>)
 800bfc8:	bb1b      	cbnz	r3, 800c012 <_vfiprintf_r+0x1da>
 800bfca:	9b03      	ldr	r3, [sp, #12]
 800bfcc:	3307      	adds	r3, #7
 800bfce:	f023 0307 	bic.w	r3, r3, #7
 800bfd2:	3308      	adds	r3, #8
 800bfd4:	9303      	str	r3, [sp, #12]
 800bfd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfd8:	443b      	add	r3, r7
 800bfda:	9309      	str	r3, [sp, #36]	; 0x24
 800bfdc:	e768      	b.n	800beb0 <_vfiprintf_r+0x78>
 800bfde:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	2001      	movs	r0, #1
 800bfe6:	e7a6      	b.n	800bf36 <_vfiprintf_r+0xfe>
 800bfe8:	2300      	movs	r3, #0
 800bfea:	3401      	adds	r4, #1
 800bfec:	9305      	str	r3, [sp, #20]
 800bfee:	4619      	mov	r1, r3
 800bff0:	f04f 0c0a 	mov.w	ip, #10
 800bff4:	4620      	mov	r0, r4
 800bff6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bffa:	3a30      	subs	r2, #48	; 0x30
 800bffc:	2a09      	cmp	r2, #9
 800bffe:	d903      	bls.n	800c008 <_vfiprintf_r+0x1d0>
 800c000:	2b00      	cmp	r3, #0
 800c002:	d0c6      	beq.n	800bf92 <_vfiprintf_r+0x15a>
 800c004:	9105      	str	r1, [sp, #20]
 800c006:	e7c4      	b.n	800bf92 <_vfiprintf_r+0x15a>
 800c008:	fb0c 2101 	mla	r1, ip, r1, r2
 800c00c:	4604      	mov	r4, r0
 800c00e:	2301      	movs	r3, #1
 800c010:	e7f0      	b.n	800bff4 <_vfiprintf_r+0x1bc>
 800c012:	ab03      	add	r3, sp, #12
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	462a      	mov	r2, r5
 800c018:	4b12      	ldr	r3, [pc, #72]	; (800c064 <_vfiprintf_r+0x22c>)
 800c01a:	a904      	add	r1, sp, #16
 800c01c:	4630      	mov	r0, r6
 800c01e:	f7fd fcb7 	bl	8009990 <_printf_float>
 800c022:	4607      	mov	r7, r0
 800c024:	1c78      	adds	r0, r7, #1
 800c026:	d1d6      	bne.n	800bfd6 <_vfiprintf_r+0x19e>
 800c028:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c02a:	07d9      	lsls	r1, r3, #31
 800c02c:	d405      	bmi.n	800c03a <_vfiprintf_r+0x202>
 800c02e:	89ab      	ldrh	r3, [r5, #12]
 800c030:	059a      	lsls	r2, r3, #22
 800c032:	d402      	bmi.n	800c03a <_vfiprintf_r+0x202>
 800c034:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c036:	f7fe fbcf 	bl	800a7d8 <__retarget_lock_release_recursive>
 800c03a:	89ab      	ldrh	r3, [r5, #12]
 800c03c:	065b      	lsls	r3, r3, #25
 800c03e:	f53f af1d 	bmi.w	800be7c <_vfiprintf_r+0x44>
 800c042:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c044:	e71c      	b.n	800be80 <_vfiprintf_r+0x48>
 800c046:	ab03      	add	r3, sp, #12
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	462a      	mov	r2, r5
 800c04c:	4b05      	ldr	r3, [pc, #20]	; (800c064 <_vfiprintf_r+0x22c>)
 800c04e:	a904      	add	r1, sp, #16
 800c050:	4630      	mov	r0, r6
 800c052:	f7fd ff41 	bl	8009ed8 <_printf_i>
 800c056:	e7e4      	b.n	800c022 <_vfiprintf_r+0x1ea>
 800c058:	0800d0f4 	.word	0x0800d0f4
 800c05c:	0800d0fe 	.word	0x0800d0fe
 800c060:	08009991 	.word	0x08009991
 800c064:	0800be13 	.word	0x0800be13
 800c068:	0800d0fa 	.word	0x0800d0fa

0800c06c <__swhatbuf_r>:
 800c06c:	b570      	push	{r4, r5, r6, lr}
 800c06e:	460c      	mov	r4, r1
 800c070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c074:	2900      	cmp	r1, #0
 800c076:	b096      	sub	sp, #88	; 0x58
 800c078:	4615      	mov	r5, r2
 800c07a:	461e      	mov	r6, r3
 800c07c:	da0d      	bge.n	800c09a <__swhatbuf_r+0x2e>
 800c07e:	89a3      	ldrh	r3, [r4, #12]
 800c080:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c084:	f04f 0100 	mov.w	r1, #0
 800c088:	bf0c      	ite	eq
 800c08a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c08e:	2340      	movne	r3, #64	; 0x40
 800c090:	2000      	movs	r0, #0
 800c092:	6031      	str	r1, [r6, #0]
 800c094:	602b      	str	r3, [r5, #0]
 800c096:	b016      	add	sp, #88	; 0x58
 800c098:	bd70      	pop	{r4, r5, r6, pc}
 800c09a:	466a      	mov	r2, sp
 800c09c:	f000 f87c 	bl	800c198 <_fstat_r>
 800c0a0:	2800      	cmp	r0, #0
 800c0a2:	dbec      	blt.n	800c07e <__swhatbuf_r+0x12>
 800c0a4:	9901      	ldr	r1, [sp, #4]
 800c0a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c0aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c0ae:	4259      	negs	r1, r3
 800c0b0:	4159      	adcs	r1, r3
 800c0b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c0b6:	e7eb      	b.n	800c090 <__swhatbuf_r+0x24>

0800c0b8 <__smakebuf_r>:
 800c0b8:	898b      	ldrh	r3, [r1, #12]
 800c0ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c0bc:	079d      	lsls	r5, r3, #30
 800c0be:	4606      	mov	r6, r0
 800c0c0:	460c      	mov	r4, r1
 800c0c2:	d507      	bpl.n	800c0d4 <__smakebuf_r+0x1c>
 800c0c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c0c8:	6023      	str	r3, [r4, #0]
 800c0ca:	6123      	str	r3, [r4, #16]
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	6163      	str	r3, [r4, #20]
 800c0d0:	b002      	add	sp, #8
 800c0d2:	bd70      	pop	{r4, r5, r6, pc}
 800c0d4:	ab01      	add	r3, sp, #4
 800c0d6:	466a      	mov	r2, sp
 800c0d8:	f7ff ffc8 	bl	800c06c <__swhatbuf_r>
 800c0dc:	9900      	ldr	r1, [sp, #0]
 800c0de:	4605      	mov	r5, r0
 800c0e0:	4630      	mov	r0, r6
 800c0e2:	f7ff fa77 	bl	800b5d4 <_malloc_r>
 800c0e6:	b948      	cbnz	r0, 800c0fc <__smakebuf_r+0x44>
 800c0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ec:	059a      	lsls	r2, r3, #22
 800c0ee:	d4ef      	bmi.n	800c0d0 <__smakebuf_r+0x18>
 800c0f0:	f023 0303 	bic.w	r3, r3, #3
 800c0f4:	f043 0302 	orr.w	r3, r3, #2
 800c0f8:	81a3      	strh	r3, [r4, #12]
 800c0fa:	e7e3      	b.n	800c0c4 <__smakebuf_r+0xc>
 800c0fc:	89a3      	ldrh	r3, [r4, #12]
 800c0fe:	6020      	str	r0, [r4, #0]
 800c100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c104:	81a3      	strh	r3, [r4, #12]
 800c106:	9b00      	ldr	r3, [sp, #0]
 800c108:	6163      	str	r3, [r4, #20]
 800c10a:	9b01      	ldr	r3, [sp, #4]
 800c10c:	6120      	str	r0, [r4, #16]
 800c10e:	b15b      	cbz	r3, 800c128 <__smakebuf_r+0x70>
 800c110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c114:	4630      	mov	r0, r6
 800c116:	f000 f851 	bl	800c1bc <_isatty_r>
 800c11a:	b128      	cbz	r0, 800c128 <__smakebuf_r+0x70>
 800c11c:	89a3      	ldrh	r3, [r4, #12]
 800c11e:	f023 0303 	bic.w	r3, r3, #3
 800c122:	f043 0301 	orr.w	r3, r3, #1
 800c126:	81a3      	strh	r3, [r4, #12]
 800c128:	89a3      	ldrh	r3, [r4, #12]
 800c12a:	431d      	orrs	r5, r3
 800c12c:	81a5      	strh	r5, [r4, #12]
 800c12e:	e7cf      	b.n	800c0d0 <__smakebuf_r+0x18>

0800c130 <_putc_r>:
 800c130:	b570      	push	{r4, r5, r6, lr}
 800c132:	460d      	mov	r5, r1
 800c134:	4614      	mov	r4, r2
 800c136:	4606      	mov	r6, r0
 800c138:	b118      	cbz	r0, 800c142 <_putc_r+0x12>
 800c13a:	6a03      	ldr	r3, [r0, #32]
 800c13c:	b90b      	cbnz	r3, 800c142 <_putc_r+0x12>
 800c13e:	f7fe f93b 	bl	800a3b8 <__sinit>
 800c142:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c144:	07d8      	lsls	r0, r3, #31
 800c146:	d405      	bmi.n	800c154 <_putc_r+0x24>
 800c148:	89a3      	ldrh	r3, [r4, #12]
 800c14a:	0599      	lsls	r1, r3, #22
 800c14c:	d402      	bmi.n	800c154 <_putc_r+0x24>
 800c14e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c150:	f7fe fb41 	bl	800a7d6 <__retarget_lock_acquire_recursive>
 800c154:	68a3      	ldr	r3, [r4, #8]
 800c156:	3b01      	subs	r3, #1
 800c158:	2b00      	cmp	r3, #0
 800c15a:	60a3      	str	r3, [r4, #8]
 800c15c:	da05      	bge.n	800c16a <_putc_r+0x3a>
 800c15e:	69a2      	ldr	r2, [r4, #24]
 800c160:	4293      	cmp	r3, r2
 800c162:	db12      	blt.n	800c18a <_putc_r+0x5a>
 800c164:	b2eb      	uxtb	r3, r5
 800c166:	2b0a      	cmp	r3, #10
 800c168:	d00f      	beq.n	800c18a <_putc_r+0x5a>
 800c16a:	6823      	ldr	r3, [r4, #0]
 800c16c:	1c5a      	adds	r2, r3, #1
 800c16e:	6022      	str	r2, [r4, #0]
 800c170:	701d      	strb	r5, [r3, #0]
 800c172:	b2ed      	uxtb	r5, r5
 800c174:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c176:	07da      	lsls	r2, r3, #31
 800c178:	d405      	bmi.n	800c186 <_putc_r+0x56>
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	059b      	lsls	r3, r3, #22
 800c17e:	d402      	bmi.n	800c186 <_putc_r+0x56>
 800c180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c182:	f7fe fb29 	bl	800a7d8 <__retarget_lock_release_recursive>
 800c186:	4628      	mov	r0, r5
 800c188:	bd70      	pop	{r4, r5, r6, pc}
 800c18a:	4629      	mov	r1, r5
 800c18c:	4622      	mov	r2, r4
 800c18e:	4630      	mov	r0, r6
 800c190:	f7fe f9a5 	bl	800a4de <__swbuf_r>
 800c194:	4605      	mov	r5, r0
 800c196:	e7ed      	b.n	800c174 <_putc_r+0x44>

0800c198 <_fstat_r>:
 800c198:	b538      	push	{r3, r4, r5, lr}
 800c19a:	4d07      	ldr	r5, [pc, #28]	; (800c1b8 <_fstat_r+0x20>)
 800c19c:	2300      	movs	r3, #0
 800c19e:	4604      	mov	r4, r0
 800c1a0:	4608      	mov	r0, r1
 800c1a2:	4611      	mov	r1, r2
 800c1a4:	602b      	str	r3, [r5, #0]
 800c1a6:	f7f7 f8e4 	bl	8003372 <_fstat>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	d102      	bne.n	800c1b4 <_fstat_r+0x1c>
 800c1ae:	682b      	ldr	r3, [r5, #0]
 800c1b0:	b103      	cbz	r3, 800c1b4 <_fstat_r+0x1c>
 800c1b2:	6023      	str	r3, [r4, #0]
 800c1b4:	bd38      	pop	{r3, r4, r5, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20006280 	.word	0x20006280

0800c1bc <_isatty_r>:
 800c1bc:	b538      	push	{r3, r4, r5, lr}
 800c1be:	4d06      	ldr	r5, [pc, #24]	; (800c1d8 <_isatty_r+0x1c>)
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	4604      	mov	r4, r0
 800c1c4:	4608      	mov	r0, r1
 800c1c6:	602b      	str	r3, [r5, #0]
 800c1c8:	f7f7 f8e3 	bl	8003392 <_isatty>
 800c1cc:	1c43      	adds	r3, r0, #1
 800c1ce:	d102      	bne.n	800c1d6 <_isatty_r+0x1a>
 800c1d0:	682b      	ldr	r3, [r5, #0]
 800c1d2:	b103      	cbz	r3, 800c1d6 <_isatty_r+0x1a>
 800c1d4:	6023      	str	r3, [r4, #0]
 800c1d6:	bd38      	pop	{r3, r4, r5, pc}
 800c1d8:	20006280 	.word	0x20006280

0800c1dc <_sbrk_r>:
 800c1dc:	b538      	push	{r3, r4, r5, lr}
 800c1de:	4d06      	ldr	r5, [pc, #24]	; (800c1f8 <_sbrk_r+0x1c>)
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	4604      	mov	r4, r0
 800c1e4:	4608      	mov	r0, r1
 800c1e6:	602b      	str	r3, [r5, #0]
 800c1e8:	f7f7 f8ec 	bl	80033c4 <_sbrk>
 800c1ec:	1c43      	adds	r3, r0, #1
 800c1ee:	d102      	bne.n	800c1f6 <_sbrk_r+0x1a>
 800c1f0:	682b      	ldr	r3, [r5, #0]
 800c1f2:	b103      	cbz	r3, 800c1f6 <_sbrk_r+0x1a>
 800c1f4:	6023      	str	r3, [r4, #0]
 800c1f6:	bd38      	pop	{r3, r4, r5, pc}
 800c1f8:	20006280 	.word	0x20006280

0800c1fc <__assert_func>:
 800c1fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1fe:	4614      	mov	r4, r2
 800c200:	461a      	mov	r2, r3
 800c202:	4b09      	ldr	r3, [pc, #36]	; (800c228 <__assert_func+0x2c>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4605      	mov	r5, r0
 800c208:	68d8      	ldr	r0, [r3, #12]
 800c20a:	b14c      	cbz	r4, 800c220 <__assert_func+0x24>
 800c20c:	4b07      	ldr	r3, [pc, #28]	; (800c22c <__assert_func+0x30>)
 800c20e:	9100      	str	r1, [sp, #0]
 800c210:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c214:	4906      	ldr	r1, [pc, #24]	; (800c230 <__assert_func+0x34>)
 800c216:	462b      	mov	r3, r5
 800c218:	f000 f844 	bl	800c2a4 <fiprintf>
 800c21c:	f000 f854 	bl	800c2c8 <abort>
 800c220:	4b04      	ldr	r3, [pc, #16]	; (800c234 <__assert_func+0x38>)
 800c222:	461c      	mov	r4, r3
 800c224:	e7f3      	b.n	800c20e <__assert_func+0x12>
 800c226:	bf00      	nop
 800c228:	20000120 	.word	0x20000120
 800c22c:	0800d10f 	.word	0x0800d10f
 800c230:	0800d11c 	.word	0x0800d11c
 800c234:	0800d14a 	.word	0x0800d14a

0800c238 <_calloc_r>:
 800c238:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c23a:	fba1 2402 	umull	r2, r4, r1, r2
 800c23e:	b94c      	cbnz	r4, 800c254 <_calloc_r+0x1c>
 800c240:	4611      	mov	r1, r2
 800c242:	9201      	str	r2, [sp, #4]
 800c244:	f7ff f9c6 	bl	800b5d4 <_malloc_r>
 800c248:	9a01      	ldr	r2, [sp, #4]
 800c24a:	4605      	mov	r5, r0
 800c24c:	b930      	cbnz	r0, 800c25c <_calloc_r+0x24>
 800c24e:	4628      	mov	r0, r5
 800c250:	b003      	add	sp, #12
 800c252:	bd30      	pop	{r4, r5, pc}
 800c254:	220c      	movs	r2, #12
 800c256:	6002      	str	r2, [r0, #0]
 800c258:	2500      	movs	r5, #0
 800c25a:	e7f8      	b.n	800c24e <_calloc_r+0x16>
 800c25c:	4621      	mov	r1, r4
 800c25e:	f7fe f9d3 	bl	800a608 <memset>
 800c262:	e7f4      	b.n	800c24e <_calloc_r+0x16>

0800c264 <__ascii_mbtowc>:
 800c264:	b082      	sub	sp, #8
 800c266:	b901      	cbnz	r1, 800c26a <__ascii_mbtowc+0x6>
 800c268:	a901      	add	r1, sp, #4
 800c26a:	b142      	cbz	r2, 800c27e <__ascii_mbtowc+0x1a>
 800c26c:	b14b      	cbz	r3, 800c282 <__ascii_mbtowc+0x1e>
 800c26e:	7813      	ldrb	r3, [r2, #0]
 800c270:	600b      	str	r3, [r1, #0]
 800c272:	7812      	ldrb	r2, [r2, #0]
 800c274:	1e10      	subs	r0, r2, #0
 800c276:	bf18      	it	ne
 800c278:	2001      	movne	r0, #1
 800c27a:	b002      	add	sp, #8
 800c27c:	4770      	bx	lr
 800c27e:	4610      	mov	r0, r2
 800c280:	e7fb      	b.n	800c27a <__ascii_mbtowc+0x16>
 800c282:	f06f 0001 	mvn.w	r0, #1
 800c286:	e7f8      	b.n	800c27a <__ascii_mbtowc+0x16>

0800c288 <__ascii_wctomb>:
 800c288:	b149      	cbz	r1, 800c29e <__ascii_wctomb+0x16>
 800c28a:	2aff      	cmp	r2, #255	; 0xff
 800c28c:	bf85      	ittet	hi
 800c28e:	238a      	movhi	r3, #138	; 0x8a
 800c290:	6003      	strhi	r3, [r0, #0]
 800c292:	700a      	strbls	r2, [r1, #0]
 800c294:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c298:	bf98      	it	ls
 800c29a:	2001      	movls	r0, #1
 800c29c:	4770      	bx	lr
 800c29e:	4608      	mov	r0, r1
 800c2a0:	4770      	bx	lr
	...

0800c2a4 <fiprintf>:
 800c2a4:	b40e      	push	{r1, r2, r3}
 800c2a6:	b503      	push	{r0, r1, lr}
 800c2a8:	4601      	mov	r1, r0
 800c2aa:	ab03      	add	r3, sp, #12
 800c2ac:	4805      	ldr	r0, [pc, #20]	; (800c2c4 <fiprintf+0x20>)
 800c2ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2b2:	6800      	ldr	r0, [r0, #0]
 800c2b4:	9301      	str	r3, [sp, #4]
 800c2b6:	f7ff fdbf 	bl	800be38 <_vfiprintf_r>
 800c2ba:	b002      	add	sp, #8
 800c2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2c0:	b003      	add	sp, #12
 800c2c2:	4770      	bx	lr
 800c2c4:	20000120 	.word	0x20000120

0800c2c8 <abort>:
 800c2c8:	b508      	push	{r3, lr}
 800c2ca:	2006      	movs	r0, #6
 800c2cc:	f000 f82c 	bl	800c328 <raise>
 800c2d0:	2001      	movs	r0, #1
 800c2d2:	f7f6 ffff 	bl	80032d4 <_exit>

0800c2d6 <_raise_r>:
 800c2d6:	291f      	cmp	r1, #31
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4604      	mov	r4, r0
 800c2dc:	460d      	mov	r5, r1
 800c2de:	d904      	bls.n	800c2ea <_raise_r+0x14>
 800c2e0:	2316      	movs	r3, #22
 800c2e2:	6003      	str	r3, [r0, #0]
 800c2e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2e8:	bd38      	pop	{r3, r4, r5, pc}
 800c2ea:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c2ec:	b112      	cbz	r2, 800c2f4 <_raise_r+0x1e>
 800c2ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2f2:	b94b      	cbnz	r3, 800c308 <_raise_r+0x32>
 800c2f4:	4620      	mov	r0, r4
 800c2f6:	f000 f831 	bl	800c35c <_getpid_r>
 800c2fa:	462a      	mov	r2, r5
 800c2fc:	4601      	mov	r1, r0
 800c2fe:	4620      	mov	r0, r4
 800c300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c304:	f000 b818 	b.w	800c338 <_kill_r>
 800c308:	2b01      	cmp	r3, #1
 800c30a:	d00a      	beq.n	800c322 <_raise_r+0x4c>
 800c30c:	1c59      	adds	r1, r3, #1
 800c30e:	d103      	bne.n	800c318 <_raise_r+0x42>
 800c310:	2316      	movs	r3, #22
 800c312:	6003      	str	r3, [r0, #0]
 800c314:	2001      	movs	r0, #1
 800c316:	e7e7      	b.n	800c2e8 <_raise_r+0x12>
 800c318:	2400      	movs	r4, #0
 800c31a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c31e:	4628      	mov	r0, r5
 800c320:	4798      	blx	r3
 800c322:	2000      	movs	r0, #0
 800c324:	e7e0      	b.n	800c2e8 <_raise_r+0x12>
	...

0800c328 <raise>:
 800c328:	4b02      	ldr	r3, [pc, #8]	; (800c334 <raise+0xc>)
 800c32a:	4601      	mov	r1, r0
 800c32c:	6818      	ldr	r0, [r3, #0]
 800c32e:	f7ff bfd2 	b.w	800c2d6 <_raise_r>
 800c332:	bf00      	nop
 800c334:	20000120 	.word	0x20000120

0800c338 <_kill_r>:
 800c338:	b538      	push	{r3, r4, r5, lr}
 800c33a:	4d07      	ldr	r5, [pc, #28]	; (800c358 <_kill_r+0x20>)
 800c33c:	2300      	movs	r3, #0
 800c33e:	4604      	mov	r4, r0
 800c340:	4608      	mov	r0, r1
 800c342:	4611      	mov	r1, r2
 800c344:	602b      	str	r3, [r5, #0]
 800c346:	f7f6 ffb5 	bl	80032b4 <_kill>
 800c34a:	1c43      	adds	r3, r0, #1
 800c34c:	d102      	bne.n	800c354 <_kill_r+0x1c>
 800c34e:	682b      	ldr	r3, [r5, #0]
 800c350:	b103      	cbz	r3, 800c354 <_kill_r+0x1c>
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	bd38      	pop	{r3, r4, r5, pc}
 800c356:	bf00      	nop
 800c358:	20006280 	.word	0x20006280

0800c35c <_getpid_r>:
 800c35c:	f7f6 bfa2 	b.w	80032a4 <_getpid>

0800c360 <_init>:
 800c360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c362:	bf00      	nop
 800c364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c366:	bc08      	pop	{r3}
 800c368:	469e      	mov	lr, r3
 800c36a:	4770      	bx	lr

0800c36c <_fini>:
 800c36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36e:	bf00      	nop
 800c370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c372:	bc08      	pop	{r3}
 800c374:	469e      	mov	lr, r3
 800c376:	4770      	bx	lr
