/*
 * This file was automatically generated by tecsgen.
 * Move and rename like below before editing,
 *   gen/tScyc_templ.c => src/tScyc.c
 * to avoid to be overwritten by tecsgen.
 */
/* #[<PREAMBLE>]#
 * Don't edit the comments between #[<...>]# and #[</...>]#
 * These comment are used by tecsmerege when merging.
 *
 * #[</PREAMBLE>]# */

/* Put prototype declaration and/or variale definition here #_PAC_# */
#include "tScyc_tecsgen.h"

#ifndef E_OK
#define	E_OK	0		/* success */
#define	E_ID	(-18)	/* illegal ID */
#endif

/* entry port function #_TEPF_# */
/* #[<ENTRY_PORT>]# eScyc
 * entry port: eScyc
 * signature:  sScyc
 * context:    task
 * #[</ENTRY_PORT>]# */

/* #[<ENTRY_FUNC>]# eScyc_startScycEvent
 * name:         eScyc_startScycEvent
 * global_name:  tScyc_eScyc_startScycEvent
 * oneway:       false
 * #[</ENTRY_FUNC>]# */
void
eScyc_startScycEvent(CELLIDX idx)
{
	CELLCB	*p_cellcb;
	PCB *p_my_pcb;
	if (VALID_IDX(idx)) {
		p_cellcb = GET_CELLCB(idx);
	}
	else {
		/* Write error processing code here */
	} /* end if VALID_IDX(idx) */

	/* Put statements here #_TEFB_# */
	p_my_pcb = get_my_pcb();
	request_start_scyc_event(p_my_pcb);
}

/* #[<POSTAMBLE>]#
 *   Put non-entry functions below.
 * #[</POSTAMBLE>]#*/
