// Seed: 1549065347
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_6;
  always @(posedge 1) begin
    id_6 <= id_6;
    id_6 <= "" * id_3;
  end
  defparam id_7.id_8 = "";
  assign id_4 = 1;
  logic id_9;
endmodule
