// Seed: 102203312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  assign id_3  = 1;
  assign id_13 = 1;
  assign id_12 = id_12;
  always @* begin
    if (1'b0) begin
      assume (id_14);
    end
  end
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1
    , id_3
);
  assign id_3 = 1 && 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
