Running in Lattice mode

sourcing /usr/local/diamond/3.5_x64/synpbase/lib/message_override.tcl


Starting:    /usr/local/diamond/3.5_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /usr/local/diamond/3.5_x64/synpbase
Hostname:    ilakovac-hp-elitebook
Date:        Sun Dec  6 22:48:38 2015
Version:     J-2015.03L

Arguments:   -product synplify_pro -batch lab3_impl1_synplify.tcl
ProductType: synplify_pro





log file: "/home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:00h:00m:00s

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srr to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srf

log file: "/home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1


Running: compile_flow (Compile Process) on proj_1|impl1


Running: compiler (Compile Input) on proj_1|impl1

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_comp.srs to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srs


compiler Completed
Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_comp.srs to /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_mult.srs to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srs

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srr to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.fse to /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_s.fse


premap Completed
Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1


Running: fpga_mapper (Map & Optimize) on proj_1|impl1

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/synwork/lab3_impl1_m.srm to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srm


fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s

Complete: Map on proj_1|impl1

Copied /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srr to /home/ilakovac/faks/diglog/lab3/project/impl1/lab3_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "lab3_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
/home/ilakovac/faks/diglog/lab3/project/impl1/proj_1.prj

batch mode default:no

