****************************************
Report : qor
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sat May 20 06:03:16 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'atspeed_capture'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.55
Critical Path Slack:               1.94
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.48
Critical Path Slack:               0.02
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.04
Critical Path Slack:               0.17
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.54
Critical Path Slack:               5.46
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              7.13
Critical Path Slack:              -5.81
Critical Path Clk Period:          4.10
Total Negative Slack:           -179.28
No. of Violating Paths:              34
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.21
Critical Path Slack:               3.41
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               1.85
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               0.95
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               7.00
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              1.06
Critical Path Slack:               0.29
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.79
Critical Path Slack:               0.56
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.59
Critical Path Slack:               4.31
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              7.07
Critical Path Slack:               0.00
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     12
Critical Path Length:              2.22
Critical Path Slack:              -0.01
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.01
No. of Violating Paths:               4
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              5.69
Critical Path Slack:              -2.04
Critical Path Clk Period:          4.80
Total Negative Slack:           -237.75
No. of Violating Paths:             279
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              3.78
Critical Path Slack:              -0.07
Critical Path Clk Period:          4.10
Total Negative Slack:             -2.37
No. of Violating Paths:             195
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.26
Total Hold Violation:             -7.97
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.59
Critical Path Slack:               4.31
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -1.08
Total Hold Violation:            -33.38
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.55
Critical Path Slack:               0.40
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.42
Critical Path Slack:              -1.17
Critical Path Clk Period:          2.40
Total Negative Slack:             -1.17
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.50
Critical Path Slack:              -0.06
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.06
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.42
Critical Path Slack:              -0.44
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.51
No. of Violating Paths:               7
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.10
Critical Path Slack:               5.35
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.26
Total Hold Violation:             -7.97
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.19
Critical Path Slack:               3.13
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               0.69
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               1.88
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               1.50
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.19
Critical Path Slack:               0.15
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              1.02
Critical Path Slack:              -0.48
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.57
No. of Violating Paths:               2
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.23
Critical Path Slack:              -0.83
Critical Path Clk Period:          4.10
Total Negative Slack:             -1.73
No. of Violating Paths:               3
Worst Hold Violation:             -0.04
Total Hold Violation:             -0.04
No. of Hold Violations:               1
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              1.01
Critical Path Slack:              -0.47
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.55
No. of Violating Paths:               2
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                     13
Critical Path Length:              5.85
Critical Path Slack:               2.67
Critical Path Clk Period:         20.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.46
Critical Path Slack:               3.44
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.48
Critical Path Slack:               0.02
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.04
Critical Path Slack:               0.17
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.54
Critical Path Slack:               5.46
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            570.69
Critical Path Slack:              -1.89
Critical Path Clk Period:         20.00
Total Negative Slack:           -111.77
No. of Violating Paths:              64
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              4.62
Critical Path Slack:              -5.25
Critical Path Clk Period:          4.10
Total Negative Slack:           -230.09
No. of Violating Paths:              80
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.24
Critical Path Slack:               2.63
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.33
Total Hold Violation:             -0.90
No. of Hold Violations:               3
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.11
Critical Path Slack:               0.66
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.37
Total Hold Violation:             -0.70
No. of Hold Violations:               2
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.19
Critical Path Slack:               0.29
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.39
Total Hold Violation:             -1.01
No. of Hold Violations:               3
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.12
Critical Path Slack:               0.65
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.37
Total Hold Violation:             -0.70
No. of Hold Violations:               2
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:              0.80
Critical Path Slack:               9.05
Critical Path Clk Period:         20.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.36
Critical Path Slack:               7.01
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.36
Critical Path Slack:               3.62
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.24
Critical Path Slack:               2.04
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.37
Critical Path Slack:               9.11
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            160.53
Critical Path Slack:              -1.18
Critical Path Clk Period:         20.00
Total Negative Slack:            -75.18
No. of Violating Paths:              64
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.83
Critical Path Slack:              -1.44
Critical Path Clk Period:          4.10
Total Negative Slack:            -81.65
No. of Violating Paths:              80
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              4.63
Critical Path Slack:              10.11
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.59
Critical Path Slack:               4.31
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.55
Critical Path Slack:               0.40
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.42
Critical Path Slack:              -1.17
Critical Path Clk Period:          2.40
Total Negative Slack:             -1.17
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.50
Critical Path Slack:              -0.06
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.06
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.42
Critical Path Slack:              -0.44
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.51
No. of Violating Paths:               7
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.33
Critical Path Slack:              10.95
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.26
Total Hold Violation:             -7.97
No. of Hold Violations:              32
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3120
Leaf Cell Count:                  55019
Buf/Inv Cell Count:               16050
Buf Cell Count:                   10158
Inv Cell Count:                    5892
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         49818
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    96
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5201
   Integrated Clock-Gating Cell Count:                     30
   Sequential Macro Cell Count:                            40
   Single-bit Sequential Cell Count:                       5131
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           142701.35
Noncombinational Area:         47385.66
Buf/Inv Area:                  51723.13
Total Buffer Area:             39951.18
Total Inverter Area:           11771.95
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                  651992.08
Net YLength:                  539530.68
----------------------------------------
Cell Area (netlist):                         421831.79
Cell Area (netlist and physical only):       427705.06
Net Length:                  1191522.77


Design Rules
----------------------------------------
Total Number of Nets:             58016
Nets with Violations:             14289
Max Trans Violations:             14205
Max Cap Violations:                 350
----------------------------------------

1
