

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_302_4'
================================================================
* Date:           Sun Jun 23 22:27:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_302_4  |        ?|        ?|       176|         75|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    430|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|   27782|  21216|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    464|    -|
|Register         |        -|    -|    1282|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|   29064|  22110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      27|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+------+------+-----+
    |            Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+---------------------------+---------+----+------+------+-----+
    |lshr_121ns_32ns_121_7_1_U52    |lshr_121ns_32ns_121_7_1    |        0|   0|   538|   453|    0|
    |mul_16ns_16ns_32_2_1_U54       |mul_16ns_16ns_32_2_1       |        0|   1|    67|     2|    0|
    |mul_32s_9s_32_5_1_U47          |mul_32s_9s_32_5_1          |        0|   2|    51|     0|    0|
    |sdiv_33ns_64ns_64_37_1_U51     |sdiv_33ns_64ns_64_37_1     |        0|   0|  8651|  6607|    0|
    |shl_121ns_32ns_121_7_1_U53     |shl_121ns_32ns_121_7_1     |        0|   0|   538|   453|    0|
    |sitodp_32ns_64_7_no_dsp_1_U46  |sitodp_32ns_64_7_no_dsp_1  |        0|   0|     0|     0|    0|
    |udiv_17ns_64ns_64_21_1_U50     |udiv_17ns_64ns_64_21_1     |        0|   0|  8651|  6607|    0|
    |urem_16ns_10ns_16_20_1_U49     |urem_16ns_10ns_16_20_1     |        0|   0|   635|   487|    0|
    |urem_64s_64ns_64_68_1_U48      |urem_64s_64ns_64_68_1      |        0|   0|  8651|  6607|    0|
    +-------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                          |                           |        0|   3| 27782| 21216|    0|
    +-------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln302_fu_325_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln320_fu_370_p2      |         +|   0|  0|  12|          11|          11|
    |add_ln321_1_fu_407_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln321_fu_411_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln486_fu_436_p2      |         +|   0|  0|  12|          12|          11|
    |sub_ln71_fu_450_p2       |         -|   0|  0|  12|          10|          11|
    |icmp_ln308_fu_330_p2     |      icmp|   0|  0|  71|          64|          64|
    |select_ln320_fu_384_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln71_2_fu_459_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln71_fu_517_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln305_fu_321_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 430|         357|         399|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  369|         76|    1|         76|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_v_61_1           |   14|          3|   32|         96|
    |v_35_fu_114                       |    9|          2|   64|        128|
    |v_37_1_fu_118                     |    9|          2|   64|        128|
    |v_61_fu_126                       |    9|          2|   32|         64|
    |v_91_fu_122                       |    9|          2|    8|         16|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  464|         97|  206|        518|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln302_reg_655                 |  64|   0|   64|          0|
    |add_ln321_1_reg_691               |  64|   0|   64|          0|
    |add_ln321_reg_701                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |  75|   0|   75|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv4_reg_706                     |  64|   0|   64|          0|
    |conv614_cast_reg_614              |  16|   0|   32|         16|
    |conv727_cast_reg_619              |  64|   0|   64|          0|
    |icmp_ln308_reg_660                |   1|   0|    1|          0|
    |mul_ln306_reg_640                 |  32|   0|   32|          0|
    |mul_ln318_reg_764                 |  32|   0|   32|          0|
    |rem737_cast_cast_reg_624          |  48|   0|   64|         16|
    |sdiv_ln320_reg_696                |  64|   0|   64|          0|
    |select_ln320_reg_676              |  16|   0|   16|          0|
    |select_ln71_2_reg_727             |  12|   0|   12|          0|
    |select_ln71_reg_754               |  16|   0|   16|          0|
    |tmp_10_reg_749                    |  16|   0|   16|          0|
    |tmp_8_reg_671                     |   1|   0|    1|          0|
    |tmp_9_reg_722                     |   1|   0|    1|          0|
    |tmp_s_reg_744                     |  16|   0|   16|          0|
    |trunc_ln505_reg_717               |  52|   0|   52|          0|
    |udiv_ln323_reg_686                |  64|   0|   64|          0|
    |urem_ln307_reg_650                |  64|   0|   64|          0|
    |v_35_fu_114                       |  64|   0|   64|          0|
    |v_37_1_fu_118                     |  64|   0|   64|          0|
    |v_37_2_reg_769                    |  64|   0|   64|          0|
    |v_61_1_reg_634                    |  32|   0|   32|          0|
    |v_61_1_reg_634_pp0_iter1_reg      |  32|   0|   32|          0|
    |v_61_2_cast_reg_629               |  32|   0|   32|          0|
    |v_61_fu_126                       |  32|   0|   32|          0|
    |v_91_1_reg_664                    |   8|   0|    8|          0|
    |v_91_fu_122                       |   8|   0|    8|          0|
    |xs_exp_reg_711                    |  11|   0|   11|          0|
    |zext_ln68_reg_732                 |  52|   0|  121|         69|
    |zext_ln71_reg_738                 |  32|   0|  121|         89|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1282|   0| 1472|        190|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_621_p_din0    |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_621_p_din1    |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_621_p_opcode  |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_621_p_dout0   |   in|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_621_p_ce      |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_638_p_din0    |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_638_p_dout0   |   in|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|grp_fu_638_p_ce      |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_302_4|  return value|
|empty_39             |   in|   32|     ap_none|                       empty_39|        scalar|
|v_61_2               |   in|    8|     ap_none|                         v_61_2|        scalar|
|empty_40             |   in|    8|     ap_none|                       empty_40|        scalar|
|v_37                 |   in|   64|     ap_none|                           v_37|        scalar|
|sext_ln48            |   in|   31|     ap_none|                      sext_ln48|        scalar|
|result_48            |   in|   64|     ap_none|                      result_48|        scalar|
|add743               |   in|   64|     ap_none|                         add743|        scalar|
|rem737_cast          |   in|   48|     ap_none|                    rem737_cast|        scalar|
|conv727              |   in|   32|     ap_none|                        conv727|        scalar|
|div768               |   in|   64|     ap_none|                         div768|        scalar|
|empty                |   in|   16|     ap_none|                          empty|        scalar|
|add798               |   in|   64|     ap_none|                         add798|        scalar|
|add800               |   in|   64|     ap_none|                         add800|        scalar|
|p_15                 |   in|   64|     ap_none|                           p_15|        scalar|
|v_29                 |   in|   64|     ap_none|                           v_29|        scalar|
|conv614              |   in|   16|     ap_none|                        conv614|        scalar|
|v_61_1_out           |  out|   32|      ap_vld|                     v_61_1_out|       pointer|
|v_61_1_out_ap_vld    |  out|    1|      ap_vld|                     v_61_1_out|       pointer|
|v_91_1_out           |  out|    8|      ap_vld|                     v_91_1_out|       pointer|
|v_91_1_out_ap_vld    |  out|    1|      ap_vld|                     v_91_1_out|       pointer|
|v_37_1_out           |  out|   64|      ap_vld|                     v_37_1_out|       pointer|
|v_37_1_out_ap_vld    |  out|    1|      ap_vld|                     v_37_1_out|       pointer|
|v_35_1_out           |  out|   64|      ap_vld|                     v_35_1_out|       pointer|
|v_35_1_out_ap_vld    |  out|    1|      ap_vld|                     v_35_1_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

