/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Based on arch/arm/include/asm/barrier.h
 *
 * Copyright (C) 2012 ARM Ltd.
 * Copyright (C) 2013 Regents of the University of California
 * Copyright (C) 2017 SiFive
 */

#ifndef _ASM_RISCV_BARRIER_H
#define _ASM_RISCV_BARRIER_H

#ifndef __ASSEMBLY__

#define nop()       __asm__ __volatile__ ("nop")

#define RISCV_FENCE(p, s) \
    __asm__ __volatile__ ("fence " #p "," #s : : : "memory")

/* These barriers need to enforce ordering on both devices or memory. */
#define mb()        RISCV_FENCE(iorw,iorw)
#define rmb()       RISCV_FENCE(ir,ir)
#define wmb()       RISCV_FENCE(ow,ow)

/* These barriers do not need to enforce ordering on devices, just memory. */
#define __smp_mb()  RISCV_FENCE(rw,rw)
#define __smp_rmb() RISCV_FENCE(r,r)
#define __smp_wmb() RISCV_FENCE(w,w)

#ifndef smp_mb
#define smp_mb()    __smp_mb()
#endif

#ifndef smp_rmb
#define smp_rmb()   __smp_rmb()
#endif

#ifndef smp_wmb
#define smp_wmb()   __smp_wmb()
#endif

#endif /* __ASSEMBLY__ */

#endif /* _ASM_RISCV_BARRIER_H */
