{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648747084323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648747084323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 14:48:04 2022 " "Processing started: Thu Mar 31 14:48:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648747084323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747084323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mar28 -c Mar28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mar28 -c Mar28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747084323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648747084676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648747084676 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Mar28.vhd(49) " "VHDL syntax error at Mar28.vhd(49) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Mar28.vhd(59) " "VHDL syntax error at Mar28.vhd(59) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Mar28.vhd(70) " "VHDL syntax error at Mar28.vhd(70) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal Mar28.vhd(87) " "VHDL syntax error at Mar28.vhd(87) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal Mar28.vhd(92) " "VHDL syntax error at Mar28.vhd(92) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Mar28.vhd(98) " "VHDL syntax error at Mar28.vhd(98) near text \")\";  expecting \":\", or \",\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Mar28.vhd(99) " "VHDL syntax error at Mar28.vhd(99) near text \")\";  expecting \":\", or \",\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Mar28.vhd(100) " "VHDL syntax error at Mar28.vhd(100) near text \")\";  expecting \":\", or \",\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Mar28.vhd(101) " "VHDL syntax error at Mar28.vhd(101) near text \")\";  expecting \":\", or \",\"" {  } { { "Mar28.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Mar28.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar28.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mar28.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091148 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement Valid_selection.vhd(12) " "VHDL syntax error at Valid_selection.vhd(12) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Valid_selection.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Valid_selection.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091149 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Valid_selection Valid_selection.vhd(8) " "Ignored construct Valid_selection at Valid_selection.vhd(8) due to previous errors" {  } { { "Valid_selection.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Valid_selection.vhd" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1648747091149 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"std_logic_vector\";  expecting \":\", or \",\" Valid_selection.vhd(24) " "VHDL syntax error at Valid_selection.vhd(24) near text \"std_logic_vector\";  expecting \":\", or \",\"" {  } { { "Valid_selection.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Valid_selection.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_selection.vhd 0 0 " "Found 0 design units, including 0 entities, in source file valid_selection.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091149 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement Win_logic.vhd(9) " "VHDL syntax error at Win_logic.vhd(9) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Win_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Win_logic.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091150 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Win_logic Win_logic.vhd(5) " "Ignored construct Win_logic at Win_logic.vhd(5) due to previous errors" {  } { { "Win_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Win_logic.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1648747091150 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"std_logic\";  expecting \":\", or \",\" Win_logic.vhd(17) " "VHDL syntax error at Win_logic.vhd(17) near text \"std_logic\";  expecting \":\", or \",\"" {  } { { "Win_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Win_logic.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_logic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file win_logic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091150 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Display_eval.vhd(19) " "VHDL syntax error at Display_eval.vhd(19) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Display_eval.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Display_eval.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_eval.vhd 0 0 " "Found 0 design units, including 0 entities, in source file display_eval.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091151 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "DFF.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/DFF.vhd" 8 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1648747091152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF-logic " "Found design unit 1: DFF-logic" {  } { { "DFF.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/DFF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648747091152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091152 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "TFF " "Entity \"TFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "TFF.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/TFF.vhd" 7 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1648747091153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TFF-logic " "Found design unit 1: TFF-logic" {  } { { "TFF.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/TFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648747091154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091154 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal Cell_logic.vhd(12) " "VHDL syntax error at Cell_logic.vhd(12) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal" {  } { { "Cell_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Cell_logic.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091154 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" Cell_logic.vhd(24) " "VHDL syntax error at Cell_logic.vhd(24) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "Cell_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Cell_logic.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal Cell_logic.vhd(27) " "VHDL syntax error at Cell_logic.vhd(27) near text \"array\";  expecting an identifier (\"array\" is a reserved keyword), or a string literal" {  } { { "Cell_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Cell_logic.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091155 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Cell_logic Cell_logic.vhd(105) " "VHDL syntax error at Cell_logic.vhd(105): name used in construct must match previously specified name \"Cell_logic\"" {  } { { "Cell_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Cell_logic.vhd" 105 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648747091155 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Cell_logic Cell_logic.vhd(5) " "Ignored construct Cell_logic at Cell_logic.vhd(5) due to previous errors" {  } { { "Cell_logic.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Cell_logic.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1648747091155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cell_logic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cell_logic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091155 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Decoder4_16.vhd(8) " "VHDL syntax error at Decoder4_16.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Decoder4_16.vhd" "" { Text "C:/Users/seand/Desktop/Programming/Mar28/Decoder4_16.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.vhd 0 0 " "Found 0 design units, including 0 entities, in source file decoder4_16.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 22 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648747091249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 31 14:48:11 2022 " "Processing ended: Thu Mar 31 14:48:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648747091249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648747091249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648747091249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648747091249 ""}
