============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:27:29 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g210__3680/A2                                                         +0     500   
g210__3680/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R 
async_fifo_i_wptr_full_inst/winc 
  g225__2398/A1                                                       +0     548   
  g225__2398/ZN          INR2D0BWP16P90(timing)        2  3.0   74   +73     622 R 
  g224__5477/B                                                        +0     622   
  g224__5477/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R 
  g223__6417/B                                                        +0     695   
  g223__6417/CO          HA1D0BWP16P90(timing)         1  2.2   36   +62     757 R 
  g220__1666/B                                                        +0     757   
  g220__1666/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     814 R 
  g219__2346/A1                                                       +0     814   
  g219__2346/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     889 F 
  g216__9945/A1                                                       +0     889   
  g216__9945/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     959 R 
  g227__6260/A2                                                       +0     959   
  g227__6260/ZN          XNR2D0BWP16P90(timing)        1  1.2   24   +70    1028 F 
  g226__5107/A1                                                       +0    1028   
  g226__5107/ZN          NR4D0BWP16P90(timing)         1  1.3   75   +59    1087 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1087   
  wfull_reg/CP           setup                                   0   +69    1156 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     844ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

