Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 16 13:40:59 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_timing -max_paths 10 -file ./report/axil_conv2D_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 4.009ns (74.104%)  route 1.401ns (25.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.401     6.383    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 4.009ns (74.189%)  route 1.395ns (25.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.395     6.377    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 4.009ns (74.189%)  route 1.395ns (25.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.395     6.377    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 4.009ns (76.119%)  route 1.258ns (23.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.258     6.240    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 4.009ns (76.252%)  route 1.249ns (23.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.249     6.231    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 4.009ns (76.279%)  route 1.247ns (23.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.247     6.229    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=437, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y12          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  2.959    




