Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 14 21:32:50 2023
| Host         : LAPTOP-TQ4V7IRH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file risc_timing_summary_routed.rpt -pb risc_timing_summary_routed.pb -rpx risc_timing_summary_routed.rpx -warn_on_violation
| Design       : risc
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                489         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (489)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2376)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (489)
--------------------------
 There are 489 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2376)
---------------------------------------------------
 There are 2376 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2409          inf        0.000                      0                 2409           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2409 Endpoints
Min Delay          2409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            disp_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 4.231ns (39.859%)  route 6.384ns (60.141%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  dip_sw_IBUF[1]_inst/O
                         net (fo=41, routed)          3.182     4.152    id_inst/dut/gen[3].wr/dip_sw_IBUF[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.124     4.276 r  id_inst/dut/gen[3].wr/disp_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.276    id_inst/dut/gen[3].wr/disp_data_OBUF[14]_inst_i_3_n_0
    SLICE_X13Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     4.488 r  id_inst/dut/gen[3].wr/disp_data_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           1.296     5.783    id_inst/dut/gen[3].wr/disp_data_OBUF[14]_inst_i_2_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.299     6.082 r  id_inst/dut/gen[3].wr/disp_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.906     7.988    disp_data_OBUF[14]
    T16                  OBUF (Prop_obuf_I_O)         2.626    10.615 r  disp_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.615    disp_data[14]
    T16                                                               r  disp_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            disp_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.148ns  (logic 4.244ns (41.819%)  route 5.904ns (58.181%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  dip_sw_IBUF[1]_inst/O
                         net (fo=41, routed)          2.948     3.917    id_inst/dut/gen[7].wr/dip_sw_IBUF[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124     4.041 r  id_inst/dut/gen[7].wr/disp_data_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.041    id_inst/dut/gen[3].wr/disp_data_OBUF[12]_inst_i_1_0
    SLICE_X10Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     4.255 r  id_inst/dut/gen[3].wr/disp_data_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.072     5.328    id_inst/dut/gen[3].wr/disp_data_OBUF[12]_inst_i_2_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.297     5.625 r  id_inst/dut/gen[3].wr/disp_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.884     7.509    disp_data_OBUF[12]
    V16                  OBUF (Prop_obuf_I_O)         2.639    10.148 r  disp_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.148    disp_data[12]
    V16                                                               r  disp_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            disp_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.235ns (42.876%)  route 5.642ns (57.124%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  dip_sw_IBUF[0]_inst/O
                         net (fo=40, routed)          2.712     3.678    id_inst/dut/gen[7].wr/dip_sw_IBUF[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.802 r  id_inst/dut/gen[7].wr/disp_data_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.802    id_inst/dut/gen[3].wr/disp_data_OBUF[10]_inst_i_1_0
    SLICE_X13Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     4.019 r  id_inst/dut/gen[3].wr/disp_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.073     5.091    id_inst/dut/gen[3].wr/disp_data_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.299     5.390 r  id_inst/dut/gen[3].wr/disp_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.858     7.248    disp_data_OBUF[10]
    U18                  OBUF (Prop_obuf_I_O)         2.629     9.878 r  disp_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.878    disp_data[10]
    U18                                                               r  disp_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            disp_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 3.842ns (39.147%)  route 5.972ns (60.853%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  dip_sw_IBUF[1]_inst/O
                         net (fo=41, routed)          2.823     3.793    id_inst/dut/gen[7].wr/dip_sw_IBUF[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  id_inst/dut/gen[7].wr/disp_data_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           1.095     5.012    id_inst/dut/gen[3].wr/disp_data[15]
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     5.136 r  id_inst/dut/gen[3].wr/disp_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.053     7.189    disp_data_OBUF[15]
    R16                  OBUF (Prop_obuf_I_O)         2.624     9.813 r  disp_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.813    disp_data[15]
    R16                                                               r  disp_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_inst/pc_act_int_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            disp_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 3.225ns (33.707%)  route 6.343ns (66.293%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE                         0.000     0.000 r  if_inst/pc_act_int_reg[3]/C
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  if_inst/pc_act_int_reg[3]/Q
                         net (fo=100, routed)         4.680     5.139    id_inst/dut/gen[3].wr/disp_data[7][3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.263 r  id_inst/dut/gen[3].wr/disp_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     6.926    disp_data_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         2.642     9.568 r  disp_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.568    disp_data[3]
    V10                                                               r  disp_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            disp_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 4.229ns (45.627%)  route 5.040ns (54.373%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  dip_sw_IBUF[0]_inst/O
                         net (fo=40, routed)          2.223     3.188    id_inst/dut/gen[3].wr/dip_sw_IBUF[0]
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.124     3.312 r  id_inst/dut/gen[3].wr/disp_data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.312    id_inst/dut/gen[3].wr/disp_data_OBUF[8]_inst_i_3_n_0
    SLICE_X5Y8           MUXF7 (Prop_muxf7_I0_O)      0.212     3.524 r  id_inst/dut/gen[3].wr/disp_data_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.948     4.473    id_inst/dut/gen[3].wr/disp_data_OBUF[8]_inst_i_2_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.299     4.772 r  id_inst/dut/gen[3].wr/disp_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.869     6.640    disp_data_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.628     9.269 r  disp_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.269    disp_data[8]
    V17                                                               r  disp_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            disp_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.164ns  (logic 4.235ns (46.217%)  route 4.929ns (53.783%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  dip_sw_IBUF[0]_inst/O
                         net (fo=40, routed)          1.776     2.742    id_inst/dut/gen[7].wr/dip_sw_IBUF[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     2.866 r  id_inst/dut/gen[7].wr/disp_data_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.866    id_inst/dut/gen[3].wr/disp_data_OBUF[7]_inst_i_1_0
    SLICE_X4Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     3.083 r  id_inst/dut/gen[3].wr/disp_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.337     4.420    id_inst/dut/gen[3].wr/disp_data_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.299     4.719 r  id_inst/dut/gen[3].wr/disp_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.815     6.534    disp_data_OBUF[7]
    T11                  OBUF (Prop_obuf_I_O)         2.629     9.164 r  disp_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.164    disp_data[7]
    T11                                                               r  disp_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            disp_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.050ns  (logic 4.061ns (44.873%)  route 4.989ns (55.127%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  dip_sw_IBUF[2]_inst/O
                         net (fo=25, routed)          1.942     2.918    dip_sw_IBUF[2]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.118     3.036 r  disp_data_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.359     4.395    id_inst/dut/gen[3].wr/disp_data[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.326     4.721 r  id_inst/dut/gen[3].wr/disp_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.688     6.409    disp_data_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         2.641     9.050 r  disp_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.050    disp_data[2]
    V11                                                               r  disp_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            disp_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 4.259ns (47.414%)  route 4.723ns (52.586%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  dip_sw_IBUF[1]_inst/O
                         net (fo=41, routed)          2.100     3.069    id_inst/dut/gen[3].wr/dip_sw_IBUF[1]
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     3.193 r  id_inst/dut/gen[3].wr/disp_data_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.193    id_inst/dut/gen[3].wr/disp_data_OBUF[4]_inst_i_3_n_0
    SLICE_X4Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     3.405 r  id_inst/dut/gen[3].wr/disp_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.956     4.361    id_inst/dut/gen[3].wr/disp_data_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.299     4.660 r  id_inst/dut/gen[3].wr/disp_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.328    disp_data_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         2.654     8.982 r  disp_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.982    disp_data[4]
    V12                                                               r  disp_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_inst/opc_ex_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ex_inst/zflag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 2.610ns (29.145%)  route 6.345ns (70.855%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  id_inst/opc_ex_reg[3]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  id_inst/opc_ex_reg[3]/Q
                         net (fo=46, routed)          1.462     1.881    id_inst/opc_ex_reg[3]_0[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.325     2.206 r  id_inst/i__carry_i_5/O
                         net (fo=23, routed)          1.084     3.290    id_inst/i__carry_i_5_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.332     3.622 r  id_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.622    ex_inst/op_result_mem[0]_i_4[1]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.155 r  ex_inst/op_result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.155    ex_inst/op_result0_inferred__2/i__carry_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.478 f  ex_inst/op_result0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.807     5.285    id_inst/data7[5]
    SLICE_X11Y7          LUT5 (Prop_lut5_I3_O)        0.306     5.591 f  id_inst/op_result_mem[5]_i_4/O
                         net (fo=2, routed)           0.842     6.433    id_inst/op_result_mem[5]_i_4_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.557 f  id_inst/op_result_mem[5]_i_1/O
                         net (fo=2, routed)           1.055     7.612    id_inst/D[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.736 r  id_inst/zflag_i_2/O
                         net (fo=1, routed)           1.095     8.831    id_inst/zflag_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  id_inst/zflag_i_1/O
                         net (fo=1, routed)           0.000     8.955    ex_inst/zflag_reg_0
    SLICE_X11Y11         FDCE                                         r  ex_inst/zflag_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 id_inst/dest_ex_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ex_inst/dest_mem_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  id_inst/dest_ex_reg[0]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  id_inst/dest_ex_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    ex_inst/dest_mem_reg[2]_1[0]
    SLICE_X5Y8           FDCE                                         r  ex_inst/dest_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_inst/reg_b_ex_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ex_inst/reg_mem_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.630%)  route 0.117ns (45.370%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE                         0.000     0.000 r  id_inst/reg_b_ex_reg[6]/C
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  id_inst/reg_b_ex_reg[6]/Q
                         net (fo=5, routed)           0.117     0.258    ex_inst/reg_mem_reg[15]_1[6]
    SLICE_X7Y9           FDCE                                         r  ex_inst/reg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_5_5/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.559%)  route 0.117ns (45.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[5]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[5]/Q
                         net (fo=13, routed)          0.117     0.258    mymem/myram_reg_0_127_5_5/D
    SLICE_X6Y12          RAMD64E                                      r  mymem/myram_reg_0_127_5_5/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_5_5/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.559%)  route 0.117ns (45.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[5]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[5]/Q
                         net (fo=13, routed)          0.117     0.258    mymem/myram_reg_0_127_5_5/D
    SLICE_X6Y12          RAMD64E                                      r  mymem/myram_reg_0_127_5_5/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_5_5/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.559%)  route 0.117ns (45.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[5]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[5]/Q
                         net (fo=13, routed)          0.117     0.258    mymem/myram_reg_0_127_5_5/D
    SLICE_X6Y12          RAMD64E                                      r  mymem/myram_reg_0_127_5_5/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_5_5/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.559%)  route 0.117ns (45.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[5]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[5]/Q
                         net (fo=13, routed)          0.117     0.258    mymem/myram_reg_0_127_5_5/D
    SLICE_X6Y12          RAMD64E                                      r  mymem/myram_reg_0_127_5_5/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/dest_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/dest_wb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE                         0.000     0.000 r  ex_inst/dest_mem_reg[1]/C
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ex_inst/dest_mem_reg[1]/Q
                         net (fo=1, routed)           0.099     0.263    mem_inst/dest_wb_reg[2]_1[1]
    SLICE_X5Y7           FDCE                                         r  mem_inst/dest_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_inst/data_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            id_inst/dut/gen[6].wr/reg_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.092%)  route 0.130ns (47.908%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  mem_inst/data_wb_reg[3]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_inst/data_wb_reg[3]/Q
                         net (fo=8, routed)           0.130     0.271    id_inst/dut/gen[6].wr/reg_val_reg[15]_0[3]
    SLICE_X3Y13          FDCE                                         r  id_inst/dut/gen[6].wr/reg_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_2_2/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[2]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[2]/Q
                         net (fo=13, routed)          0.131     0.272    mymem/myram_reg_0_127_2_2/D
    SLICE_X2Y7           RAMD64E                                      r  mymem/myram_reg_0_127_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_inst/reg_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mymem/myram_reg_0_127_2_2/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  ex_inst/reg_mem_reg[2]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ex_inst/reg_mem_reg[2]/Q
                         net (fo=13, routed)          0.131     0.272    mymem/myram_reg_0_127_2_2/D
    SLICE_X2Y7           RAMD64E                                      r  mymem/myram_reg_0_127_2_2/DP.LOW/I
  -------------------------------------------------------------------    -------------------





