Classic Timing Analyzer report for register-4_with_CLR
Sat Mar 30 14:09:49 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.678 ns    ; D0   ; inst3 ; --         ; PC       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.658 ns    ; inst ; Q3    ; PC         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.792 ns   ; D2   ; inst1 ; --         ; PC       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; PC              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 4.678 ns   ; D0   ; inst3 ; PC       ;
; N/A   ; None         ; 4.660 ns   ; D3   ; inst  ; PC       ;
; N/A   ; None         ; 4.543 ns   ; D1   ; inst2 ; PC       ;
; N/A   ; None         ; 4.058 ns   ; D2   ; inst1 ; PC       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.658 ns   ; inst  ; Q3 ; PC         ;
; N/A   ; None         ; 7.702 ns   ; inst2 ; Q1 ; PC         ;
; N/A   ; None         ; 7.679 ns   ; inst1 ; Q2 ; PC         ;
; N/A   ; None         ; 6.963 ns   ; inst3 ; Q0 ; PC         ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -3.792 ns ; D2   ; inst1 ; PC       ;
; N/A           ; None        ; -4.277 ns ; D1   ; inst2 ; PC       ;
; N/A           ; None        ; -4.394 ns ; D3   ; inst  ; PC       ;
; N/A           ; None        ; -4.412 ns ; D0   ; inst3 ; PC       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Mar 30 14:09:48 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-4_with_CLR -c register-4_with_CLR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PC" is an undefined clock
Info: No valid register-to-register data paths exist for clock "PC"
Info: tsu for register "inst3" (data pin = "D0", clock pin = "PC") is 4.678 ns
    Info: + Longest pin to register delay is 7.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'D0'
        Info: 2: + IC(6.131 ns) + CELL(0.460 ns) = 7.575 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.444 ns ( 19.06 % )
        Info: Total interconnect delay = 6.131 ns ( 80.94 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "PC" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.806 ns ( 63.21 % )
        Info: Total interconnect delay = 1.051 ns ( 36.79 % )
Info: tco from clock "PC" to destination pin "Q3" through register "inst" is 8.658 ns
    Info: + Longest clock path from clock "PC" to source register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.806 ns ( 63.08 % )
        Info: Total interconnect delay = 1.057 ns ( 36.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 1; REG Node = 'inst'
        Info: 2: + IC(2.215 ns) + CELL(3.276 ns) = 5.491 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 3.276 ns ( 59.66 % )
        Info: Total interconnect delay = 2.215 ns ( 40.34 % )
Info: th for register "inst1" (data pin = "D2", clock pin = "PC") is -3.792 ns
    Info: + Longest clock path from clock "PC" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.860 ns; Loc. = LCFF_X1_Y15_N25; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.806 ns ( 63.15 % )
        Info: Total interconnect delay = 1.054 ns ( 36.85 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(5.649 ns) + CELL(0.206 ns) = 6.850 ns; Loc. = LCCOMB_X1_Y15_N24; Fanout = 1; COMB Node = 'inst1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.958 ns; Loc. = LCFF_X1_Y15_N25; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.309 ns ( 18.81 % )
        Info: Total interconnect delay = 5.649 ns ( 81.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Sat Mar 30 14:09:49 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


