Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jan  7 13:02:51 2023
| Host         : LAPTOP-VMLVOQLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation
| Design       : device
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                19          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                86968        0.006        0.000                      0                86968        4.500        0.000                       0                 61905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.179        0.000                      0                86968        0.006        0.000                      0                86968        4.500        0.000                       0                 61905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/data_out_reg[277][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 0.518ns (5.304%)  route 9.249ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y107        FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  uart_logic/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=2053, routed)        9.249    14.985    mem_in_A/data_out_reg[0][7]_4[3]
    SLICE_X26Y47         FDRE                                         r  mem_in_A/data_out_reg[277][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.689    15.111    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X26Y47         FDRE                                         r  mem_in_A/data_out_reg[277][3]/C
                         clock pessimism              0.180    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.092    15.164    mem_in_A/data_out_reg[277][3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/data_out_reg[352][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.518ns (5.278%)  route 9.296ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y107        FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  uart_logic/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=2050, routed)        9.296    15.032    mem_in_B/data_out_reg[1][7]_2[6]
    SLICE_X29Y48         FDRE                                         r  mem_in_B/data_out_reg[352][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.688    15.110    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  mem_in_B/data_out_reg[352][6]/C
                         clock pessimism              0.180    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.043    15.212    mem_in_B/data_out_reg[352][6]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/data_out_reg[647][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.518ns (5.343%)  route 9.177ns (94.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.177    15.016    mem_in_A/data_out_reg[0][7]_4[7]
    SLICE_X9Y19          FDRE                                         r  mem_in_A/data_out_reg[647][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.681    15.103    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  mem_in_A/data_out_reg[647][7]/C
                         clock pessimism              0.187    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.058    15.197    mem_in_A/data_out_reg[647][7]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -15.016    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/data_out_reg[533][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 0.518ns (5.302%)  route 9.252ns (94.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.252    15.090    mem_in_B/data_out_reg[1][7]_2[7]
    SLICE_X5Y18          FDRE                                         r  mem_in_B/data_out_reg[533][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.760    15.182    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  mem_in_B/data_out_reg[533][7]/C
                         clock pessimism              0.187    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)       -0.061    15.273    mem_in_B/data_out_reg[533][7]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -15.090    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/data_out_reg[282][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 0.518ns (5.302%)  route 9.251ns (94.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X66Y107        FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  uart_logic/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=2050, routed)        9.251    14.987    mem_in_B/data_out_reg[1][7]_2[6]
    SLICE_X39Y48         FDRE                                         r  mem_in_B/data_out_reg[282][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.684    15.106    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  mem_in_B/data_out_reg[282][6]/C
                         clock pessimism              0.180    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.081    15.170    mem_in_B/data_out_reg[282][6]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/data_out_reg[528][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 0.518ns (5.282%)  route 9.288ns (94.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.288    15.127    mem_in_A/data_out_reg[0][7]_4[7]
    SLICE_X6Y13          FDRE                                         r  mem_in_A/data_out_reg[528][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.765    15.187    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  mem_in_A/data_out_reg[528][7]/C
                         clock pessimism              0.187    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)       -0.028    15.311    mem_in_A/data_out_reg[528][7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -15.127    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/data_out_reg[712][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 0.518ns (5.335%)  route 9.192ns (94.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.192    15.031    mem_in_B/data_out_reg[1][7]_2[7]
    SLICE_X56Y6          FDRE                                         r  mem_in_B/data_out_reg[712][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.670    15.092    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  mem_in_B/data_out_reg[712][7]/C
                         clock pessimism              0.187    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)       -0.028    15.216    mem_in_B/data_out_reg[712][7]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -15.031    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_B/data_out_reg[682][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 0.518ns (5.348%)  route 9.168ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.168    15.007    mem_in_B/data_out_reg[1][7]_2[7]
    SLICE_X49Y10         FDRE                                         r  mem_in_B/data_out_reg[682][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.676    15.098    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  mem_in_B/data_out_reg[682][7]/C
                         clock pessimism              0.187    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)       -0.058    15.192    mem_in_B/data_out_reg[682][7]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -15.007    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/data_out_reg[687][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 0.518ns (5.336%)  route 9.189ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.189    15.028    mem_in_A/data_out_reg[0][7]_4[7]
    SLICE_X49Y0          FDRE                                         r  mem_in_A/data_out_reg[687][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.679    15.101    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  mem_in_A/data_out_reg[687][7]/C
                         clock pessimism              0.187    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)       -0.040    15.213    mem_in_A/data_out_reg[687][7]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_in_A/data_out_reg[703][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.518ns (5.349%)  route 9.167ns (94.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.718     5.321    uart_logic/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uart_logic/uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2050, routed)        9.167    15.005    mem_in_A/data_out_reg[0][7]_4[7]
    SLICE_X51Y8          FDRE                                         r  mem_in_A/data_out_reg[703][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.675    15.097    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mem_in_A/data_out_reg[703][7]/C
                         clock pessimism              0.187    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X51Y8          FDRE (Setup_fdre_C_D)       -0.058    15.191    mem_in_A/data_out_reg[703][7]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[796][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/avg_adder_reg[796][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.011%)  route 0.100ns (37.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.643     1.563    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y150        FDRE                                         r  math_operations/adder/comp_adder_reg[796][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  math_operations/adder/comp_adder_reg[796][4]/Q
                         net (fo=1, routed)           0.100     1.827    math_operations/adder/p_1706_out[3]
    SLICE_X49Y149        FDRE                                         r  math_operations/adder/avg_adder_reg[796][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.832     1.997    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y149        FDRE                                         r  math_operations/adder/avg_adder_reg[796][3]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.075     1.821    math_operations/adder/avg_adder_reg[796][3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[386][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/sum_adder_reg[386][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.648%)  route 0.215ns (60.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.558     1.477    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  math_operations/adder/comp_adder_reg[386][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  math_operations/adder/comp_adder_reg[386][6]/Q
                         net (fo=1, routed)           0.215     1.833    math_operations/adder/p_2936_out[5]
    SLICE_X49Y81         FDRE                                         r  math_operations/adder/sum_adder_reg[386][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.828     1.993    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  math_operations/adder/sum_adder_reg[386][6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.075     1.817    math_operations/adder/sum_adder_reg[386][6]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[828][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/sum_adder_reg[828][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.253%)  route 0.218ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.639     1.559    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y190        FDRE                                         r  math_operations/adder/comp_adder_reg[828][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  math_operations/adder/comp_adder_reg[828][4]/Q
                         net (fo=1, routed)           0.218     1.918    math_operations/adder/p_1610_out[3]
    SLICE_X49Y188        FDRE                                         r  math_operations/adder/sum_adder_reg[828][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.915     2.080    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y188        FDRE                                         r  math_operations/adder/sum_adder_reg[828][4]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X49Y188        FDRE (Hold_fdre_C_D)         0.076     1.902    math_operations/adder/sum_adder_reg[828][4]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[130][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/avg_adder_reg[130][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.674%)  route 0.214ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.556     1.475    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  math_operations/adder/comp_adder_reg[130][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  math_operations/adder/comp_adder_reg[130][7]/Q
                         net (fo=1, routed)           0.214     1.831    math_operations/adder/p_3704_out[6]
    SLICE_X49Y110        FDRE                                         r  math_operations/adder/avg_adder_reg[130][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.829     1.994    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  math_operations/adder/avg_adder_reg[130][6]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X49Y110        FDRE (Hold_fdre_C_D)         0.071     1.814    math_operations/adder/avg_adder_reg[130][6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[488][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/avg_adder_reg[488][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.571%)  route 0.196ns (54.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.560     1.479    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  math_operations/adder/comp_adder_reg[488][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  math_operations/adder/comp_adder_reg[488][1]/Q
                         net (fo=1, routed)           0.196     1.839    math_operations/adder/p_2630_out[0]
    SLICE_X51Y63         FDRE                                         r  math_operations/adder/avg_adder_reg[488][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.830     1.995    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  math_operations/adder/avg_adder_reg[488][0]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.075     1.819    math_operations/adder/avg_adder_reg[488][0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[135][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/sum_adder_reg[135][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.559     1.478    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  math_operations/adder/comp_adder_reg[135][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  math_operations/adder/comp_adder_reg[135][2]/Q
                         net (fo=1, routed)           0.212     1.832    math_operations/adder/p_3689_out[1]
    SLICE_X50Y100        FDRE                                         r  math_operations/adder/sum_adder_reg[135][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.830     1.995    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  math_operations/adder/sum_adder_reg[135][2]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.060     1.804    math_operations/adder/sum_adder_reg[135][2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[130][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/avg_adder_reg[130][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.308%)  route 0.227ns (61.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.555     1.474    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  math_operations/adder/comp_adder_reg[130][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  math_operations/adder/comp_adder_reg[130][8]/Q
                         net (fo=1, routed)           0.227     1.842    math_operations/adder/p_3704_out[7]
    SLICE_X48Y110        FDRE                                         r  math_operations/adder/avg_adder_reg[130][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.829     1.994    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y110        FDRE                                         r  math_operations/adder/avg_adder_reg[130][7]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.071     1.814    math_operations/adder/avg_adder_reg[130][7]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[130][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/sum_adder_reg[130][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.708%)  route 0.233ns (62.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.556     1.475    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  math_operations/adder/comp_adder_reg[130][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  math_operations/adder/comp_adder_reg[130][0]/Q
                         net (fo=1, routed)           0.233     1.849    math_operations/adder/comp_adder_reg_n_0_[130][0]
    SLICE_X48Y108        FDRE                                         r  math_operations/adder/sum_adder_reg[130][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.830     1.995    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y108        FDRE                                         r  math_operations/adder/sum_adder_reg[130][0]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.075     1.819    math_operations/adder/sum_adder_reg[130][0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 math_operations/adder/comp_adder_reg[636][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/adder/sum_adder_reg[636][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.624     1.544    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  math_operations/adder/comp_adder_reg[636][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  math_operations/adder/comp_adder_reg[636][7]/Q
                         net (fo=1, routed)           0.212     1.897    math_operations/adder/p_2186_out[6]
    SLICE_X50Y31         FDRE                                         r  math_operations/adder/sum_adder_reg[636][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.896     2.061    math_operations/adder/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  math_operations/adder/sum_adder_reg[636][7]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.060     1.867    math_operations/adder/sum_adder_reg[636][7]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 math_operations/Man_Dist_inst/adder/ins/ins/acum_reg[79][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            math_operations/Man_Dist_inst/adder/ins/ins/ins/acum_reg[39][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (62.016%)  route 0.153ns (37.984%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.628     1.548    math_operations/Man_Dist_inst/adder/ins/ins/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  math_operations/Man_Dist_inst/adder/ins/ins/acum_reg[79][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  math_operations/Man_Dist_inst/adder/ins/ins/acum_reg[79][7]/Q
                         net (fo=1, routed)           0.153     1.841    math_operations/Man_Dist_inst/adder/ins/ins/ins/ins/acum_reg[39][11]_1[7]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  math_operations/Man_Dist_inst/adder/ins/ins/ins/ins/acum[39][7]_i_2/O
                         net (fo=1, routed)           0.000     1.886    math_operations_n_17029
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.949 r  ins/ins/acum_reg[39][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    math_operations/Man_Dist_inst/adder/ins/ins/ins/acum_reg[39][7]_0[7]
    SLICE_X51Y39         FDRE                                         r  math_operations/Man_Dist_inst/adder/ins/ins/ins/acum_reg[39][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.903     2.068    math_operations/Man_Dist_inst/adder/ins/ins/ins/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  math_operations/Man_Dist_inst/adder/ins/ins/ins/acum_reg[39][7]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.105     1.919    math_operations/Man_Dist_inst/adder/ins/ins/ins/acum_reg[39][7]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y77    state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y101   state_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y148   state_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y17    state_reg[0]_replica_10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y188   state_reg[0]_replica_11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y24    state_reg[0]_replica_12/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y186    state_reg[0]_replica_13/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y188   state_reg[0]_replica_14/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y186   state_reg[0]_replica_15/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y77    state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y77    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y101   state_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y101   state_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y148   state_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y148   state_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y17    state_reg[0]_replica_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y17    state_reg[0]_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y188   state_reg[0]_replica_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y188   state_reg[0]_replica_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y77    state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y77    state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y101   state_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y101   state_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y148   state_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y148   state_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y17    state_reg[0]_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y17    state_reg[0]_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y188   state_reg[0]_replica_11/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y188   state_reg[0]_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.045ns  (logic 5.186ns (32.325%)  route 10.858ns (67.675%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          6.555     8.062    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.303    12.489    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.045 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.045    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.808ns  (logic 5.192ns (32.843%)  route 10.616ns (67.157%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          6.636     8.143    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.980    12.247    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.808 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.808    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.780ns  (logic 5.165ns (32.729%)  route 10.615ns (67.271%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          6.708     8.215    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X68Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.907    12.246    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.780 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.780    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.601ns  (logic 5.208ns (33.382%)  route 10.393ns (66.618%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          5.906     7.413    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X66Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.537 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.487    12.024    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.601 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.601    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.390ns  (logic 5.181ns (33.666%)  route 10.209ns (66.334%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          6.108     7.615    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X68Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.739 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.101    11.840    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.390 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.390    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.932ns  (logic 5.124ns (34.317%)  route 9.808ns (65.683%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          6.010     7.517    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.641 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.797    11.439    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.932 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.932    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.475ns  (logic 5.168ns (35.705%)  route 9.307ns (64.295%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          5.883     7.390    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.514 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.424    10.938    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.475 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.475    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.143ns  (logic 5.412ns (41.180%)  route 7.731ns (58.820%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          4.265     5.772    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.150     5.922 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.466     9.388    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.143 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.143    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.038ns  (logic 5.149ns (39.490%)  route 7.889ns (60.510%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          4.265     5.772    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.624     9.520    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.038 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.038    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.842ns  (logic 5.205ns (40.535%)  route 7.636ns (59.465%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          4.566     6.073    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.197 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.070     9.267    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.842 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.842    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.643ns  (logic 1.556ns (42.714%)  route 2.087ns (57.286%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          1.671     1.946    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.045     1.991 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.406    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.643 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.643    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.703ns  (logic 1.621ns (43.779%)  route 2.082ns (56.221%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          1.671     1.946    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.048     1.994 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.404    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.703 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.703    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.275ns  (logic 1.570ns (36.728%)  route 2.705ns (63.272%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.280     2.555    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.600 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     3.025    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.275 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.275    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.362ns  (logic 1.631ns (37.389%)  route 2.731ns (62.611%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.280     2.555    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.042     2.597 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.451     3.048    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     4.362 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.362    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.427ns  (logic 1.633ns (36.891%)  route 2.794ns (63.109%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.125     2.400    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.044     2.444 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.669     3.113    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.427 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.427    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.656ns  (logic 1.594ns (34.247%)  route 3.061ns (65.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.125     2.400    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045     2.445 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.936     3.381    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.656 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.656    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.761ns  (logic 1.633ns (34.294%)  route 3.128ns (65.706%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          1.954     2.228    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.042     2.270 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.174     3.445    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.761 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.761    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.783ns  (logic 1.538ns (32.156%)  route 3.245ns (67.844%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          1.954     2.228    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X15Y97         LUT4 (Prop_lut4_I0_O)        0.045     2.273 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.291     3.565    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.783 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.783    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.374ns  (logic 1.558ns (28.985%)  route 3.817ns (71.015%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.616     2.891    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.936 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.201     4.136    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     5.374 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.374    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.588ns  (logic 1.514ns (27.094%)  route 4.074ns (72.906%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.708     2.983    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.045     3.028 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.365     4.393    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     5.588 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.588    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.845ns  (logic 5.909ns (22.865%)  route 19.935ns (77.135%))
  Logic Levels:           12  (LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    16.305 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_66/O
                         net (fo=7, routed)           1.122    17.427    SevenSeg_logic/SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I4_O)        0.152    17.579 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           0.965    18.544    SevenSeg_logic/SEG_OBUF[6]_inst_i_39_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.332    18.876 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.894    19.770    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X66Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.894 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.547    21.441    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.565 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.516    23.081    SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.205 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.303    27.507    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    31.063 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.063    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.669ns  (logic 6.118ns (24.798%)  route 18.552ns (75.202%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I2_O)        0.152    16.333 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.456    16.790    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.332    17.122 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          1.157    18.279    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X68Y89         LUT5 (Prop_lut5_I4_O)        0.152    18.431 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_49/O
                         net (fo=7, routed)           1.456    19.887    SevenSeg_logic/SEG_OBUF[6]_inst_i_49_n_0
    SLICE_X70Y92         LUT3 (Prop_lut3_I1_O)        0.326    20.213 r  SevenSeg_logic/SEG_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.799    21.012    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1_4
    SLICE_X69Y92         LUT6 (Prop_lut6_I2_O)        0.124    21.136 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.187    22.323    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_4_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.447 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.907    26.354    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.887 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.887    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.511ns  (logic 5.931ns (24.197%)  route 18.580ns (75.803%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I2_O)        0.152    16.333 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.456    16.790    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.332    17.122 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.987    18.108    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X69Y87         LUT5 (Prop_lut5_I4_O)        0.124    18.232 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_22/O
                         net (fo=7, routed)           1.400    19.633    SevenSeg_logic/SEG_OBUF[6]_inst_i_22_n_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.757 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           0.859    20.615    SevenSeg_logic/Mul/counter/state05_out
    SLICE_X68Y93         LUT6 (Prop_lut6_I4_O)        0.124    20.739 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.802    21.541    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X66Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.665 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.487    26.152    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.729 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.729    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.507ns  (logic 5.915ns (24.134%)  route 18.593ns (75.866%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT4 (Prop_lut4_I2_O)        0.152    16.333 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.456    16.790    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.332    17.122 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.987    18.108    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X69Y87         LUT5 (Prop_lut5_I4_O)        0.124    18.232 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_22/O
                         net (fo=7, routed)           1.400    19.633    SevenSeg_logic/SEG_OBUF[6]_inst_i_22_n_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.757 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           0.842    20.599    SevenSeg_logic/Mul/counter/state05_out
    SLICE_X70Y91         LUT6 (Prop_lut6_I4_O)        0.124    20.723 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.338    22.061    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.185 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.980    26.165    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    29.726 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.726    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.505ns  (logic 5.847ns (23.860%)  route 18.658ns (76.140%))
  Logic Levels:           12  (LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    16.305 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_66/O
                         net (fo=7, routed)           1.122    17.427    SevenSeg_logic/SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I4_O)        0.152    17.579 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           0.965    18.544    SevenSeg_logic/SEG_OBUF[6]_inst_i_39_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.332    18.876 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.894    19.770    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X66Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.894 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.549    21.443    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.567 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.742    22.309    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    22.433 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.797    26.231    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.724 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.724    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.410ns  (logic 5.904ns (24.188%)  route 18.506ns (75.812%))
  Logic Levels:           12  (LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    16.305 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_66/O
                         net (fo=7, routed)           1.122    17.427    SevenSeg_logic/SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I4_O)        0.152    17.579 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           0.824    18.403    SevenSeg_logic/SEG_OBUF[6]_inst_i_39_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I2_O)        0.332    18.735 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.822    19.557    SevenSeg_logic/SEG_OBUF[6]_inst_i_42_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I3_O)        0.124    19.681 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.231    20.913    SevenSeg_logic/Mul/counter/state01_out
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.124    21.037 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.816    21.853    SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I3_O)        0.124    21.977 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.101    26.078    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    29.628 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.628    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.934ns  (logic 5.891ns (24.615%)  route 18.043ns (75.385%))
  Logic Levels:           12  (LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.616     5.218    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  SevenSeg_logic/distance_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  SevenSeg_logic/distance_reg[16]/Q
                         net (fo=12, routed)          1.839     7.575    SevenSeg_logic/distance_reg_n_0_[16]
    SLICE_X67Y98         LUT5 (Prop_lut5_I1_O)        0.124     7.699 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           1.037     8.736    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.860 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_122/O
                         net (fo=8, routed)           1.568    10.428    SevenSeg_logic/SEG_OBUF[6]_inst_i_122_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.153    10.581 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_131/O
                         net (fo=4, routed)           1.243    11.824    SevenSeg_logic/bcd3_out[4]
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.331    12.155 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_103/O
                         net (fo=4, routed)           1.582    13.737    SevenSeg_logic/SEG_OBUF[6]_inst_i_103_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.861 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_83/O
                         net (fo=7, routed)           2.320    16.181    SevenSeg_logic/SEG_OBUF[6]_inst_i_83_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I0_O)        0.124    16.305 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_66/O
                         net (fo=7, routed)           1.122    17.427    SevenSeg_logic/SEG_OBUF[6]_inst_i_66_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I4_O)        0.152    17.579 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_39/O
                         net (fo=9, routed)           0.965    18.544    SevenSeg_logic/SEG_OBUF[6]_inst_i_39_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.332    18.876 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.894    19.770    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X66Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.894 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.064    20.958    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.082 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.986    22.068    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.192 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.424    25.615    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    29.152 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.152    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 4.259ns (39.574%)  route 6.504ns (60.426%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.625     5.227    uart_logic/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.456     5.683 r  uart_logic/uart_tx_blk/tx_data_reg_reg[0]/Q
                         net (fo=1, routed)           1.897     7.580    uart_logic/uart_tx_blk/tx_data_reg[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.704 r  uart_logic/uart_tx_blk/uart_tx_LUT6_1/O
                         net (fo=1, routed)           0.897     8.601    uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.725 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.710    12.435    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.990 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    15.990    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 4.362ns (44.823%)  route 5.369ns (55.177%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.643     5.246    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          3.472     9.174    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.152     9.326 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.897    11.223    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    14.977 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.977    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.154ns (43.065%)  route 5.492ns (56.935%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.643     5.246    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     5.702 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          2.422     8.124    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.248 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.070    11.318    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.892 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.892    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.422ns (55.792%)  route 1.127ns (44.208%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.711     2.345    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.045     2.390 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.805    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.042 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.042    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.485ns (56.969%)  route 1.122ns (43.031%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          0.711     2.345    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X4Y98          LUT4 (Prop_lut4_I1_O)        0.046     2.391 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.801    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.100 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.100    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.545ns (51.431%)  route 1.459ns (48.569%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.790     2.410    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.102     2.512 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.669     3.181    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.496 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.496    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.503ns (49.446%)  route 1.537ns (50.554%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.362     1.996    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I3_O)        0.046     2.042 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.174     3.216    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.532 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.532    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.405ns (45.924%)  route 1.654ns (54.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.362     1.996    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X15Y97         LUT4 (Prop_lut4_I1_O)        0.045     2.041 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.291     3.332    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.551 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.551    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.134ns  (logic 1.442ns (46.004%)  route 1.692ns (53.996%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.567     1.486    uart_logic/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart_logic/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.330     1.957    uart_logic/uart_tx_blk/state[0]
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.363     3.365    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.621 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.621    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.228ns  (logic 1.502ns (46.530%)  route 1.726ns (53.470%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.790     2.410    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.099     2.509 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.936     3.445    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.720 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.720    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.478ns (45.658%)  route 1.759ns (54.342%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.620 f  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          1.334     2.954    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.099     3.053 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     3.478    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.729 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.729    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.325ns  (logic 1.540ns (46.325%)  route 1.785ns (53.675%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.573     1.492    SevenSeg_logic/Mul/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.620 f  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          1.334     2.954    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.098     3.052 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.451     3.503    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     4.817 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.817    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.424ns  (logic 1.469ns (42.903%)  route 1.955ns (57.097%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.595     1.514    SevenSeg_logic/CLK100MHZ_IBUF_BUFG
    SLICE_X75Y89         FDRE                                         r  SevenSeg_logic/mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  SevenSeg_logic/mode_reg[6]/Q
                         net (fo=7, routed)           0.569     2.224    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_6
    SLICE_X70Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.186     2.455    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.500 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.201     3.701    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.939 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.939    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         25037 Endpoints
Min Delay         25037 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[972][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.671ns  (logic 1.656ns (11.288%)  route 13.015ns (88.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.706    14.671    mem_out/data_out_reg[1][0]_0
    SLICE_X76Y199        FDRE                                         r  mem_out/data_out_reg[972][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.720     5.142    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X76Y199        FDRE                                         r  mem_out/data_out_reg[972][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[972][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.671ns  (logic 1.656ns (11.288%)  route 13.015ns (88.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.706    14.671    mem_out/data_out_reg[1][0]_0
    SLICE_X77Y199        FDRE                                         r  mem_out/data_out_reg[972][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.720     5.142    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y199        FDRE                                         r  mem_out/data_out_reg[972][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[965][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.530ns  (logic 1.656ns (11.397%)  route 12.874ns (88.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.565    14.530    mem_in_A/CPU_RESETN
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.659     5.081    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[965][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.530ns  (logic 1.656ns (11.397%)  route 12.874ns (88.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.565    14.530    mem_in_A/CPU_RESETN
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.659     5.081    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[965][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.530ns  (logic 1.656ns (11.397%)  route 12.874ns (88.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.565    14.530    mem_in_A/CPU_RESETN
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.659     5.081    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[965][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.530ns  (logic 1.656ns (11.397%)  route 12.874ns (88.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.565    14.530    mem_in_A/CPU_RESETN
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.659     5.081    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y181        FDRE                                         r  mem_in_A/data_out_reg[965][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[811][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.656ns (11.405%)  route 12.864ns (88.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.555    14.520    mem_out/data_out_reg[1][0]_0
    SLICE_X71Y175        FDRE                                         r  mem_out/data_out_reg[811][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.653     5.075    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y175        FDRE                                         r  mem_out/data_out_reg[811][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[814][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.656ns (11.405%)  route 12.864ns (88.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.555    14.520    mem_out/data_out_reg[1][0]_0
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[814][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.653     5.075    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[814][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[815][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.656ns (11.405%)  route 12.864ns (88.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.555    14.520    mem_out/data_out_reg[1][0]_0
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[815][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.653     5.075    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[815][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[815][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.520ns  (logic 1.656ns (11.405%)  route 12.864ns (88.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          2.309     3.816    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.149     3.965 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)      10.555    14.520    mem_out/data_out_reg[1][0]_0
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[815][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       1.653     5.075    mem_out/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y175        FDRE                                         r  mem_out/data_out_reg[815][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[109][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X14Y125        FDRE                                         r  mem_in_B/data_out_reg[109][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  mem_in_B/data_out_reg[109][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[154][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.319ns (21.128%)  route 1.189ns (78.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.221     1.508    mem_in_B/data_out_reg[1][0]_1
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_B/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y125        FDRE                                         r  mem_in_B/data_out_reg[154][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[124][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.319ns (20.062%)  route 1.269ns (79.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=32, routed)          0.968     1.243    mem_in_A/CPU_RESETN_IBUF
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.044     1.287 r  mem_in_A/FSM_onehot_state[2]_i_1/O
                         net (fo=24952, routed)       0.301     1.588    mem_in_A/CPU_RESETN
    SLICE_X11Y125        FDRE                                         r  mem_in_A/data_out_reg[124][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61904, routed)       0.824     1.989    mem_in_A/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  mem_in_A/data_out_reg[124][1]/C





