#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Nov  5 15:04:57 2019
# Process ID: 4996
# Current directory: D:/CODWork/MCCPU_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1588 D:\CODWork\MCCPU_SOC\MCCPU_SOC.xpr
# Log file: D:/CODWork/MCCPU_SOC/vivado.log
# Journal file: D:/CODWork/MCCPU_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODWork/MCCPU_SOC/MCCPU_SOC.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 796.262 ; gain = 81.395
update_compile_order -fileset sources_1
update_files -from_files D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/mem_init_files/mipstestloopjal_fpga.coe -to_files {{c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe' with file 'D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/mem_init_files/mipstestloopjal_fpga.coe'.
set_property -dict [list CONFIG.coefficient_file {D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/mem_init_files/mipstestloopjal_fpga.coe}] [get_ips dmem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/mem_init_files/mipstestloopjal_fpga.coe' provided. It will be converted relative to IP Instance files '../../../../MCCPU_SOC.ip_user_files/mem_init_files/mipstestloopjal_fpga.coe'
generate_target all [get_files  D:/CODWork/MCCPU_SOC/MCCPU_SOC.srcs/sources_1/ip/dmem/dmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dmem'...
catch { config_ip_cache -export [get_ips -all dmem] }
export_ip_user_files -of_objects [get_files D:/CODWork/MCCPU_SOC/MCCPU_SOC.srcs/sources_1/ip/dmem/dmem.xci] -no_script -sync -force -quiet
reset_run dmem_synth_1
launch_runs -jobs 2 dmem_synth_1
[Tue Nov  5 15:06:35 2019] Launched dmem_synth_1...
Run output will be captured here: D:/CODWork/MCCPU_SOC/MCCPU_SOC.runs/dmem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CODWork/MCCPU_SOC/MCCPU_SOC.srcs/sources_1/ip/dmem/dmem.xci] -directory D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files -ipstatic_source_dir D:/CODWork/MCCPU_SOC/MCCPU_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODWork/MCCPU_SOC/MCCPU_SOC.cache/compile_simlib/modelsim} {questa=D:/CODWork/MCCPU_SOC/MCCPU_SOC.cache/compile_simlib/questa} {riviera=D:/CODWork/MCCPU_SOC/MCCPU_SOC.cache/compile_simlib/riviera} {activehdl=D:/CODWork/MCCPU_SOC/MCCPU_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov  5 15:10:32 2019] Launched synth_1...
Run output will be captured here: D:/CODWork/MCCPU_SOC/MCCPU_SOC.runs/synth_1/runme.log
[Tue Nov  5 15:10:33 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/MCCPU_SOC/MCCPU_SOC.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 15:15:29 2019...
