#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 11 19:07:32 2022
# Process ID: 2369901
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9
# Command line: vivado
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/vivado.log
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/project_1 -part xc7z020clg484-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_ent.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_rtl.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute_pipelined.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd]
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute_pipelined.vhd]
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd]
set_property used_in_synthesis false [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd]
set_property used_in_synthesis true [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd]
set_property used_in_simulation false [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd]
set_property used_in_simulation true [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd]
set_property used_in_synthesis false [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd]
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/tb_compute_pipelined.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_rtl.vhd]
set_property used_in_synthesis true [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig9/compute_pipelined.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top compute_pipelined [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
