
OsProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000773c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  080077fc  080077fc  000177fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800796c  0800796c  00021c7c  2**0
                  CONTENTS
  4 .ARM          00000000  0800796c  0800796c  00021c7c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800796c  0800796c  00021c7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800796c  0800796c  0001796c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007970  08007970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001c7c  20000000  08007974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c48  20001c7c  080095f0  00021c7c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200038c4  080095f0  000238c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00021c7c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b387  00000000  00000000  00021ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000389c  00000000  00000000  0003d02b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  000408c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016b0  00000000  00000000  000420f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e20c  00000000  00000000  000437a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bac0  00000000  00000000  000619ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7073  00000000  00000000  0007d46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001344df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a74  00000000  00000000  00134530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20001c7c 	.word	0x20001c7c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080077e4 	.word	0x080077e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20001c80 	.word	0x20001c80
 8000104:	080077e4 	.word	0x080077e4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <modLucruDisplay>:

int cleared = 0;	// Pt treptele de viteza
int displayBusy = 0;

//Master function?
void modLucruDisplay(int modDisplay){
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	if (displayBusy == 0 || modDisplay == 0){
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <modLucruDisplay+0x6c>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d002      	beq.n	8000236 <modLucruDisplay+0x16>
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d107      	bne.n	8000246 <modLucruDisplay+0x26>
		clearScreen();
 8000236:	f000 f941 	bl	80004bc <clearScreen>
		cleared = 0;
 800023a:	4b15      	ldr	r3, [pc, #84]	; (8000290 <modLucruDisplay+0x70>)
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
		displayBusy = 0;
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <modLucruDisplay+0x6c>)
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
	}

	if(modDisplay == 1){
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d101      	bne.n	8000250 <modLucruDisplay+0x30>
		displayStergereX1();
 800024c:	f000 f822 	bl	8000294 <displayStergereX1>
	}

	if(modDisplay == 2){
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2b02      	cmp	r3, #2
 8000254:	d101      	bne.n	800025a <modLucruDisplay+0x3a>
		displayTreapta1();
 8000256:	f000 f82d 	bl	80002b4 <displayTreapta1>
	}

	if(modDisplay == 3){
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	2b03      	cmp	r3, #3
 800025e:	d101      	bne.n	8000264 <modLucruDisplay+0x44>
		displayTreapta2();
 8000260:	f000 f840 	bl	80002e4 <displayTreapta2>
	}

	if(modDisplay == 4){
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2b04      	cmp	r3, #4
 8000268:	d101      	bne.n	800026e <modLucruDisplay+0x4e>
		displayTreapta3();
 800026a:	f000 f853 	bl	8000314 <displayTreapta3>
	}

	if(modDisplay == 5){
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2b05      	cmp	r3, #5
 8000272:	d101      	bne.n	8000278 <modLucruDisplay+0x58>
		displaySpalareParbriz();
 8000274:	f000 f866 	bl	8000344 <displaySpalareParbriz>
	}

	if(modDisplay == 6){
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2b06      	cmp	r3, #6
 800027c:	d101      	bne.n	8000282 <modLucruDisplay+0x62>
		displaySpalareLuneta();
 800027e:	f000 f871 	bl	8000364 <displaySpalareLuneta>
	}

}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	b002      	add	sp, #8
 8000288:	bd80      	pop	{r7, pc}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	20001c9c 	.word	0x20001c9c
 8000290:	20001c98 	.word	0x20001c98

08000294 <displayStergereX1>:

// Functiile pentru afisat modul de lucru

void displayStergereX1(){
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
	if(displayBusy == 0){
 8000298:	4b05      	ldr	r3, [pc, #20]	; (80002b0 <displayStergereX1+0x1c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b00      	cmp	r3, #0
 800029e:	d104      	bne.n	80002aa <displayStergereX1+0x16>
		displayBusy = 1;
 80002a0:	4b03      	ldr	r3, [pc, #12]	; (80002b0 <displayStergereX1+0x1c>)
 80002a2:	2201      	movs	r2, #1
 80002a4:	601a      	str	r2, [r3, #0]
		loadX1();
 80002a6:	f000 f86d 	bl	8000384 <loadX1>
	}
}
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	20001c9c 	.word	0x20001c9c

080002b4 <displayTreapta1>:

void displayTreapta1(){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
		displayBusy = 1;
 80002b8:	4b08      	ldr	r3, [pc, #32]	; (80002dc <displayTreapta1+0x28>)
 80002ba:	2201      	movs	r2, #1
 80002bc:	601a      	str	r2, [r3, #0]

		if(cleared != 0){	// Verifica daca este nevoie sa curete ecranul pt afisaj
 80002be:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <displayTreapta1+0x2c>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d004      	beq.n	80002d0 <displayTreapta1+0x1c>
			clearScreen();	// (trecere de la o treapta la alta)
 80002c6:	f000 f8f9 	bl	80004bc <clearScreen>
			cleared = 0;
 80002ca:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <displayTreapta1+0x2c>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
		}

		loadTreapta1();
 80002d0:	f000 f872 	bl	80003b8 <loadTreapta1>
}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	20001c9c 	.word	0x20001c9c
 80002e0:	20001c98 	.word	0x20001c98

080002e4 <displayTreapta2>:

void displayTreapta2(){
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
		displayBusy = 1;
 80002e8:	4b08      	ldr	r3, [pc, #32]	; (800030c <displayTreapta2+0x28>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	601a      	str	r2, [r3, #0]

		if(cleared != 1){	// Verifica daca este nevoie sa curete ecranul pt afisaj
 80002ee:	4b08      	ldr	r3, [pc, #32]	; (8000310 <displayTreapta2+0x2c>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2b01      	cmp	r3, #1
 80002f4:	d004      	beq.n	8000300 <displayTreapta2+0x1c>
			clearScreen();	// (trecere de la o treapta la alta)
 80002f6:	f000 f8e1 	bl	80004bc <clearScreen>
			cleared = 1;
 80002fa:	4b05      	ldr	r3, [pc, #20]	; (8000310 <displayTreapta2+0x2c>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	601a      	str	r2, [r3, #0]
		}

		loadTreapta2();
 8000300:	f000 f874 	bl	80003ec <loadTreapta2>
}
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}
 800030a:	46c0      	nop			; (mov r8, r8)
 800030c:	20001c9c 	.word	0x20001c9c
 8000310:	20001c98 	.word	0x20001c98

08000314 <displayTreapta3>:

void displayTreapta3(){
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
		displayBusy = 1;
 8000318:	4b08      	ldr	r3, [pc, #32]	; (800033c <displayTreapta3+0x28>)
 800031a:	2201      	movs	r2, #1
 800031c:	601a      	str	r2, [r3, #0]

		if(cleared != 2){	// Verifica daca este nevoie sa curete ecranul pt afisaj
 800031e:	4b08      	ldr	r3, [pc, #32]	; (8000340 <displayTreapta3+0x2c>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	2b02      	cmp	r3, #2
 8000324:	d004      	beq.n	8000330 <displayTreapta3+0x1c>
			clearScreen();	// (trecere de la o treapta la alta)
 8000326:	f000 f8c9 	bl	80004bc <clearScreen>
			cleared = 2;
 800032a:	4b05      	ldr	r3, [pc, #20]	; (8000340 <displayTreapta3+0x2c>)
 800032c:	2202      	movs	r2, #2
 800032e:	601a      	str	r2, [r3, #0]
		}

		loadTreapta3();
 8000330:	f000 f876 	bl	8000420 <loadTreapta3>
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	46c0      	nop			; (mov r8, r8)
 800033c:	20001c9c 	.word	0x20001c9c
 8000340:	20001c98 	.word	0x20001c98

08000344 <displaySpalareParbriz>:

void displaySpalareParbriz(){
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	if(displayBusy == 0){
 8000348:	4b05      	ldr	r3, [pc, #20]	; (8000360 <displaySpalareParbriz+0x1c>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d104      	bne.n	800035a <displaySpalareParbriz+0x16>
		displayBusy = 1;
 8000350:	4b03      	ldr	r3, [pc, #12]	; (8000360 <displaySpalareParbriz+0x1c>)
 8000352:	2201      	movs	r2, #1
 8000354:	601a      	str	r2, [r3, #0]
		loadSpalareParbriz();
 8000356:	f000 f87d 	bl	8000454 <loadSpalareParbriz>
	}
}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20001c9c 	.word	0x20001c9c

08000364 <displaySpalareLuneta>:

void displaySpalareLuneta(){
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
	if(displayBusy == 0){
 8000368:	4b05      	ldr	r3, [pc, #20]	; (8000380 <displaySpalareLuneta+0x1c>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d104      	bne.n	800037a <displaySpalareLuneta+0x16>
		displayBusy = 1;
 8000370:	4b03      	ldr	r3, [pc, #12]	; (8000380 <displaySpalareLuneta+0x1c>)
 8000372:	2201      	movs	r2, #1
 8000374:	601a      	str	r2, [r3, #0]
		loadSpalareLuneta();
 8000376:	f000 f887 	bl	8000488 <loadSpalareLuneta>
	}
}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20001c9c 	.word	0x20001c9c

08000384 <loadX1>:
		0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
		0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
		0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff
};

void loadX1(){
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconX1, 128, 64, 1); // copiaza poza in buffer
 800038a:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <loadX1+0x2c>)
 800038c:	4809      	ldr	r0, [pc, #36]	; (80003b4 <loadX1+0x30>)
 800038e:	2201      	movs	r2, #1
 8000390:	9202      	str	r2, [sp, #8]
 8000392:	2240      	movs	r2, #64	; 0x40
 8000394:	9201      	str	r2, [sp, #4]
 8000396:	2280      	movs	r2, #128	; 0x80
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	2200      	movs	r2, #0
 800039c:	2100      	movs	r1, #0
 800039e:	f000 fadd 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 80003a2:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <loadX1+0x30>)
 80003a4:	0018      	movs	r0, r3
 80003a6:	f000 f899 	bl	80004dc <st7565_write_buffer>
}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000000 	.word	0x20000000
 80003b4:	20001800 	.word	0x20001800

080003b8 <loadTreapta1>:

void loadTreapta1(){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconTreapta1, 128, 64, 1); // copiaza poza in buffer
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <loadTreapta1+0x2c>)
 80003c0:	4809      	ldr	r0, [pc, #36]	; (80003e8 <loadTreapta1+0x30>)
 80003c2:	2201      	movs	r2, #1
 80003c4:	9202      	str	r2, [sp, #8]
 80003c6:	2240      	movs	r2, #64	; 0x40
 80003c8:	9201      	str	r2, [sp, #4]
 80003ca:	2280      	movs	r2, #128	; 0x80
 80003cc:	9200      	str	r2, [sp, #0]
 80003ce:	2200      	movs	r2, #0
 80003d0:	2100      	movs	r1, #0
 80003d2:	f000 fac3 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 80003d6:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <loadTreapta1+0x30>)
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 f87f 	bl	80004dc <st7565_write_buffer>
}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000400 	.word	0x20000400
 80003e8:	20001800 	.word	0x20001800

080003ec <loadTreapta2>:

void loadTreapta2(){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b084      	sub	sp, #16
 80003f0:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconTreapta2, 128, 64, 1); // copiaza poza in buffer
 80003f2:	4b09      	ldr	r3, [pc, #36]	; (8000418 <loadTreapta2+0x2c>)
 80003f4:	4809      	ldr	r0, [pc, #36]	; (800041c <loadTreapta2+0x30>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	9202      	str	r2, [sp, #8]
 80003fa:	2240      	movs	r2, #64	; 0x40
 80003fc:	9201      	str	r2, [sp, #4]
 80003fe:	2280      	movs	r2, #128	; 0x80
 8000400:	9200      	str	r2, [sp, #0]
 8000402:	2200      	movs	r2, #0
 8000404:	2100      	movs	r1, #0
 8000406:	f000 faa9 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 800040a:	4b04      	ldr	r3, [pc, #16]	; (800041c <loadTreapta2+0x30>)
 800040c:	0018      	movs	r0, r3
 800040e:	f000 f865 	bl	80004dc <st7565_write_buffer>
}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	20000800 	.word	0x20000800
 800041c:	20001800 	.word	0x20001800

08000420 <loadTreapta3>:

void loadTreapta3(){
 8000420:	b580      	push	{r7, lr}
 8000422:	b084      	sub	sp, #16
 8000424:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconTreapta3, 128, 64, 1); // copiaza poza in buffer
 8000426:	4b09      	ldr	r3, [pc, #36]	; (800044c <loadTreapta3+0x2c>)
 8000428:	4809      	ldr	r0, [pc, #36]	; (8000450 <loadTreapta3+0x30>)
 800042a:	2201      	movs	r2, #1
 800042c:	9202      	str	r2, [sp, #8]
 800042e:	2240      	movs	r2, #64	; 0x40
 8000430:	9201      	str	r2, [sp, #4]
 8000432:	2280      	movs	r2, #128	; 0x80
 8000434:	9200      	str	r2, [sp, #0]
 8000436:	2200      	movs	r2, #0
 8000438:	2100      	movs	r1, #0
 800043a:	f000 fa8f 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 800043e:	4b04      	ldr	r3, [pc, #16]	; (8000450 <loadTreapta3+0x30>)
 8000440:	0018      	movs	r0, r3
 8000442:	f000 f84b 	bl	80004dc <st7565_write_buffer>
}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20000c00 	.word	0x20000c00
 8000450:	20001800 	.word	0x20001800

08000454 <loadSpalareParbriz>:

void loadSpalareParbriz(){
 8000454:	b580      	push	{r7, lr}
 8000456:	b084      	sub	sp, #16
 8000458:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconSpalareParbriz, 128, 64, 1); // copiaza poza in buffer
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <loadSpalareParbriz+0x2c>)
 800045c:	4809      	ldr	r0, [pc, #36]	; (8000484 <loadSpalareParbriz+0x30>)
 800045e:	2201      	movs	r2, #1
 8000460:	9202      	str	r2, [sp, #8]
 8000462:	2240      	movs	r2, #64	; 0x40
 8000464:	9201      	str	r2, [sp, #4]
 8000466:	2280      	movs	r2, #128	; 0x80
 8000468:	9200      	str	r2, [sp, #0]
 800046a:	2200      	movs	r2, #0
 800046c:	2100      	movs	r1, #0
 800046e:	f000 fa75 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 8000472:	4b04      	ldr	r3, [pc, #16]	; (8000484 <loadSpalareParbriz+0x30>)
 8000474:	0018      	movs	r0, r3
 8000476:	f000 f831 	bl	80004dc <st7565_write_buffer>
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	20001000 	.word	0x20001000
 8000484:	20001800 	.word	0x20001800

08000488 <loadSpalareLuneta>:

void loadSpalareLuneta(){
 8000488:	b580      	push	{r7, lr}
 800048a:	b084      	sub	sp, #16
 800048c:	af04      	add	r7, sp, #16
	st7565_drawbitmap(buffer, 0, 0, iconSpalareLuneta, 128, 64, 1); // copiaza poza in buffer
 800048e:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <loadSpalareLuneta+0x2c>)
 8000490:	4809      	ldr	r0, [pc, #36]	; (80004b8 <loadSpalareLuneta+0x30>)
 8000492:	2201      	movs	r2, #1
 8000494:	9202      	str	r2, [sp, #8]
 8000496:	2240      	movs	r2, #64	; 0x40
 8000498:	9201      	str	r2, [sp, #4]
 800049a:	2280      	movs	r2, #128	; 0x80
 800049c:	9200      	str	r2, [sp, #0]
 800049e:	2200      	movs	r2, #0
 80004a0:	2100      	movs	r1, #0
 80004a2:	f000 fa5b 	bl	800095c <st7565_drawbitmap>
	st7565_write_buffer(buffer);	//o scrie pe ecran
 80004a6:	4b04      	ldr	r3, [pc, #16]	; (80004b8 <loadSpalareLuneta+0x30>)
 80004a8:	0018      	movs	r0, r3
 80004aa:	f000 f817 	bl	80004dc <st7565_write_buffer>
}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	20001400 	.word	0x20001400
 80004b8:	20001800 	.word	0x20001800

080004bc <clearScreen>:

// Functia pentru curatat ecranul
void clearScreen(){
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
	st7565_clear_buffer(buffer); 	// goleste buffer
 80004c0:	4b05      	ldr	r3, [pc, #20]	; (80004d8 <clearScreen+0x1c>)
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 f9d0 	bl	8000868 <st7565_clear_buffer>
	st7565_write_buffer(buffer);	// il scrie pe ecran (curata ecranul)
 80004c8:	4b03      	ldr	r3, [pc, #12]	; (80004d8 <clearScreen+0x1c>)
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 f806 	bl	80004dc <st7565_write_buffer>
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	20001800 	.word	0x20001800

080004dc <st7565_write_buffer>:
#define CMD(c)        do { HAL_GPIO_WritePin( SPICD_GPIO_Port, ST7565_A0_PIN, 0 ); st7565_sendbyte( c ); } while (0);
#define DATA(d)       do { HAL_GPIO_WritePin( SPICD_GPIO_Port, ST7565_A0_PIN, 1 ); st7565_sendbyte( d ); } while (0);
#define DELAY(mS)     do { HAL_Delay( mS ); } while(0);

//Renders the buffer contents
void st7565_write_buffer(uint8_t *buffer) {
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	uint8_t c, p;
	for (p = 0; p < 8; p++) {
 80004e4:	230e      	movs	r3, #14
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	2200      	movs	r2, #0
 80004ea:	701a      	strb	r2, [r3, #0]
 80004ec:	e060      	b.n	80005b0 <st7565_write_buffer+0xd4>
		CMD(ST7565_CMD_SET_PAGE | pagemap[p]);
 80004ee:	4b35      	ldr	r3, [pc, #212]	; (80005c4 <st7565_write_buffer+0xe8>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	2180      	movs	r1, #128	; 0x80
 80004f4:	0018      	movs	r0, r3
 80004f6:	f002 fa47 	bl	8002988 <HAL_GPIO_WritePin>
 80004fa:	230e      	movs	r3, #14
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	4a31      	ldr	r2, [pc, #196]	; (80005c8 <st7565_write_buffer+0xec>)
 8000502:	5cd3      	ldrb	r3, [r2, r3]
 8000504:	2250      	movs	r2, #80	; 0x50
 8000506:	4252      	negs	r2, r2
 8000508:	4313      	orrs	r3, r2
 800050a:	b2db      	uxtb	r3, r3
 800050c:	0018      	movs	r0, r3
 800050e:	f000 f85d 	bl	80005cc <st7565_sendbyte>
		CMD(ST7565_CMD_SET_COLUMN_LOWER | (0x0 & 0xf));
 8000512:	4b2c      	ldr	r3, [pc, #176]	; (80005c4 <st7565_write_buffer+0xe8>)
 8000514:	2200      	movs	r2, #0
 8000516:	2180      	movs	r1, #128	; 0x80
 8000518:	0018      	movs	r0, r3
 800051a:	f002 fa35 	bl	8002988 <HAL_GPIO_WritePin>
 800051e:	2000      	movs	r0, #0
 8000520:	f000 f854 	bl	80005cc <st7565_sendbyte>
		CMD(ST7565_CMD_SET_COLUMN_UPPER | ((0x0 >> 4) & 0xf));
 8000524:	4b27      	ldr	r3, [pc, #156]	; (80005c4 <st7565_write_buffer+0xe8>)
 8000526:	2200      	movs	r2, #0
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	0018      	movs	r0, r3
 800052c:	f002 fa2c 	bl	8002988 <HAL_GPIO_WritePin>
 8000530:	2010      	movs	r0, #16
 8000532:	f000 f84b 	bl	80005cc <st7565_sendbyte>
		CMD(ST7565_CMD_RMW);
 8000536:	4b23      	ldr	r3, [pc, #140]	; (80005c4 <st7565_write_buffer+0xe8>)
 8000538:	2200      	movs	r2, #0
 800053a:	2180      	movs	r1, #128	; 0x80
 800053c:	0018      	movs	r0, r3
 800053e:	f002 fa23 	bl	8002988 <HAL_GPIO_WritePin>
 8000542:	20e0      	movs	r0, #224	; 0xe0
 8000544:	f000 f842 	bl	80005cc <st7565_sendbyte>
		DATA(0xff);
 8000548:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <st7565_write_buffer+0xe8>)
 800054a:	2201      	movs	r2, #1
 800054c:	2180      	movs	r1, #128	; 0x80
 800054e:	0018      	movs	r0, r3
 8000550:	f002 fa1a 	bl	8002988 <HAL_GPIO_WritePin>
 8000554:	20ff      	movs	r0, #255	; 0xff
 8000556:	f000 f839 	bl	80005cc <st7565_sendbyte>
		for (c = 0; c < 128; c++) {
 800055a:	230f      	movs	r3, #15
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	2200      	movs	r2, #0
 8000560:	701a      	strb	r2, [r3, #0]
 8000562:	e019      	b.n	8000598 <st7565_write_buffer+0xbc>
			DATA(buffer[(128 * p) + c]);
 8000564:	4b17      	ldr	r3, [pc, #92]	; (80005c4 <st7565_write_buffer+0xe8>)
 8000566:	2201      	movs	r2, #1
 8000568:	2180      	movs	r1, #128	; 0x80
 800056a:	0018      	movs	r0, r3
 800056c:	f002 fa0c 	bl	8002988 <HAL_GPIO_WritePin>
 8000570:	230e      	movs	r3, #14
 8000572:	18fb      	adds	r3, r7, r3
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	01da      	lsls	r2, r3, #7
 8000578:	240f      	movs	r4, #15
 800057a:	193b      	adds	r3, r7, r4
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	18d3      	adds	r3, r2, r3
 8000580:	001a      	movs	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	189b      	adds	r3, r3, r2
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	0018      	movs	r0, r3
 800058a:	f000 f81f 	bl	80005cc <st7565_sendbyte>
		for (c = 0; c < 128; c++) {
 800058e:	193b      	adds	r3, r7, r4
 8000590:	781a      	ldrb	r2, [r3, #0]
 8000592:	193b      	adds	r3, r7, r4
 8000594:	3201      	adds	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]
 8000598:	230f      	movs	r3, #15
 800059a:	18fb      	adds	r3, r7, r3
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	b25b      	sxtb	r3, r3
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	dadf      	bge.n	8000564 <st7565_write_buffer+0x88>
	for (p = 0; p < 8; p++) {
 80005a4:	210e      	movs	r1, #14
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	781a      	ldrb	r2, [r3, #0]
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	3201      	adds	r2, #1
 80005ae:	701a      	strb	r2, [r3, #0]
 80005b0:	230e      	movs	r3, #14
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b07      	cmp	r3, #7
 80005b8:	d999      	bls.n	80004ee <st7565_write_buffer+0x12>
		}
	}
}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	46c0      	nop			; (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	b005      	add	sp, #20
 80005c2:	bd90      	pop	{r4, r7, pc}
 80005c4:	48000800 	.word	0x48000800
 80005c8:	20001c00 	.word	0x20001c00

080005cc <st7565_sendbyte>:

// Simulates an SPI write using GPIO
// with byte, The byte to send
void st7565_sendbyte(uint8_t byte) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	0002      	movs	r2, r0
 80005d4:	1dfb      	adds	r3, r7, #7
 80005d6:	701a      	strb	r2, [r3, #0]

	HAL_SPI_Transmit(&hspi1, &byte, 1, 100);
 80005d8:	1df9      	adds	r1, r7, #7
 80005da:	4804      	ldr	r0, [pc, #16]	; (80005ec <st7565_sendbyte+0x20>)
 80005dc:	2364      	movs	r3, #100	; 0x64
 80005de:	2201      	movs	r2, #1
 80005e0:	f003 f8a8 	bl	8003734 <HAL_SPI_Transmit>
}
 80005e4:	46c0      	nop			; (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	b002      	add	sp, #8
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20001d24 	.word	0x20001d24

080005f0 <st7565_init>:

//Initialises the ST7565 LCD display
void st7565_init(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	// Set clock pin to high
//	HAL_GPIO_WritePin(SPISCLK_GPIO_Port, ST7565_SCLK_PIN, 1);
	// Set data pin to output and high
//	HAL_GPIO_WritePin(SPISDAT_GPIO_Port, ST7565_SDAT_PIN, 1);
	// Configure backlight pin to output and set high (off)
	HAL_GPIO_WritePin(BL_GPIO_Port, ST7565_BL_PIN, 1);
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	0059      	lsls	r1, r3, #1
 80005f8:	2390      	movs	r3, #144	; 0x90
 80005fa:	05db      	lsls	r3, r3, #23
 80005fc:	2201      	movs	r2, #1
 80005fe:	0018      	movs	r0, r3
 8000600:	f002 f9c2 	bl	8002988 <HAL_GPIO_WritePin>

	// Configure A0 pin to output and set high
	HAL_GPIO_WritePin(SPICD_GPIO_Port, ST7565_A0_PIN, 1);
 8000604:	4b4e      	ldr	r3, [pc, #312]	; (8000740 <st7565_init+0x150>)
 8000606:	2201      	movs	r2, #1
 8000608:	2180      	movs	r1, #128	; 0x80
 800060a:	0018      	movs	r0, r3
 800060c:	f002 f9bc 	bl	8002988 <HAL_GPIO_WritePin>

	// Configure Reset pin and set high
	HAL_GPIO_WritePin(SPIRST_GPIO_Port, ST7565_RST_PIN, 1);
 8000610:	2380      	movs	r3, #128	; 0x80
 8000612:	0099      	lsls	r1, r3, #2
 8000614:	2390      	movs	r3, #144	; 0x90
 8000616:	05db      	lsls	r3, r3, #23
 8000618:	2201      	movs	r2, #1
 800061a:	0018      	movs	r0, r3
 800061c:	f002 f9b4 	bl	8002988 <HAL_GPIO_WritePin>

	// Configure select pin and set high
	HAL_GPIO_WritePin(SPICS_GPIO_Port, ST7565_CS_PIN, 1);
 8000620:	4b48      	ldr	r3, [pc, #288]	; (8000744 <st7565_init+0x154>)
 8000622:	2201      	movs	r2, #1
 8000624:	2140      	movs	r1, #64	; 0x40
 8000626:	0018      	movs	r0, r3
 8000628:	f002 f9ae 	bl	8002988 <HAL_GPIO_WritePin>

	// Reset
	HAL_GPIO_WritePin(SPICS_GPIO_Port, ST7565_CS_PIN, 0);    // Set CS low
 800062c:	4b45      	ldr	r3, [pc, #276]	; (8000744 <st7565_init+0x154>)
 800062e:	2200      	movs	r2, #0
 8000630:	2140      	movs	r1, #64	; 0x40
 8000632:	0018      	movs	r0, r3
 8000634:	f002 f9a8 	bl	8002988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPIRST_GPIO_Port, ST7565_RST_PIN, 0);  // Set reset low
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	0099      	lsls	r1, r3, #2
 800063c:	2390      	movs	r3, #144	; 0x90
 800063e:	05db      	lsls	r3, r3, #23
 8000640:	2200      	movs	r2, #0
 8000642:	0018      	movs	r0, r3
 8000644:	f002 f9a0 	bl	8002988 <HAL_GPIO_WritePin>
	DELAY(500);                                              // Wait 500ms
 8000648:	23fa      	movs	r3, #250	; 0xfa
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	0018      	movs	r0, r3
 800064e:	f001 f97b 	bl	8001948 <HAL_Delay>
	HAL_GPIO_WritePin(SPIRST_GPIO_Port, ST7565_RST_PIN, 1);  // Set reset high
 8000652:	2380      	movs	r3, #128	; 0x80
 8000654:	0099      	lsls	r1, r3, #2
 8000656:	2390      	movs	r3, #144	; 0x90
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	2201      	movs	r2, #1
 800065c:	0018      	movs	r0, r3
 800065e:	f002 f993 	bl	8002988 <HAL_GPIO_WritePin>

	// Configure Display
	CMD(ST7565_CMD_SET_BIAS_7);                      // LCD Bias Select
 8000662:	4b37      	ldr	r3, [pc, #220]	; (8000740 <st7565_init+0x150>)
 8000664:	2200      	movs	r2, #0
 8000666:	2180      	movs	r1, #128	; 0x80
 8000668:	0018      	movs	r0, r3
 800066a:	f002 f98d 	bl	8002988 <HAL_GPIO_WritePin>
 800066e:	20a3      	movs	r0, #163	; 0xa3
 8000670:	f7ff ffac 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_ADC_NORMAL);                  // ADC Select
 8000674:	4b32      	ldr	r3, [pc, #200]	; (8000740 <st7565_init+0x150>)
 8000676:	2200      	movs	r2, #0
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	0018      	movs	r0, r3
 800067c:	f002 f984 	bl	8002988 <HAL_GPIO_WritePin>
 8000680:	20a0      	movs	r0, #160	; 0xa0
 8000682:	f7ff ffa3 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_COM_NORMAL);                  // SHL Select
 8000686:	4b2e      	ldr	r3, [pc, #184]	; (8000740 <st7565_init+0x150>)
 8000688:	2200      	movs	r2, #0
 800068a:	2180      	movs	r1, #128	; 0x80
 800068c:	0018      	movs	r0, r3
 800068e:	f002 f97b 	bl	8002988 <HAL_GPIO_WritePin>
 8000692:	20c0      	movs	r0, #192	; 0xc0
 8000694:	f7ff ff9a 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_DISP_START_LINE);             // Initial Display Line
 8000698:	4b29      	ldr	r3, [pc, #164]	; (8000740 <st7565_init+0x150>)
 800069a:	2200      	movs	r2, #0
 800069c:	2180      	movs	r1, #128	; 0x80
 800069e:	0018      	movs	r0, r3
 80006a0:	f002 f972 	bl	8002988 <HAL_GPIO_WritePin>
 80006a4:	2040      	movs	r0, #64	; 0x40
 80006a6:	f7ff ff91 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x04);        // Turn on voltage converter (VC=1, VR=0, VF=0)
 80006aa:	4b25      	ldr	r3, [pc, #148]	; (8000740 <st7565_init+0x150>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	0018      	movs	r0, r3
 80006b2:	f002 f969 	bl	8002988 <HAL_GPIO_WritePin>
 80006b6:	202c      	movs	r0, #44	; 0x2c
 80006b8:	f7ff ff88 	bl	80005cc <st7565_sendbyte>
	DELAY(50);                						 // Wait 50ms
 80006bc:	2032      	movs	r0, #50	; 0x32
 80006be:	f001 f943 	bl	8001948 <HAL_Delay>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x06);        // Turn on voltage regulator (VC=1, VR=1, VF=0)
 80006c2:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <st7565_init+0x150>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	2180      	movs	r1, #128	; 0x80
 80006c8:	0018      	movs	r0, r3
 80006ca:	f002 f95d 	bl	8002988 <HAL_GPIO_WritePin>
 80006ce:	202e      	movs	r0, #46	; 0x2e
 80006d0:	f7ff ff7c 	bl	80005cc <st7565_sendbyte>
	DELAY(50);                                       // Wait 50ms
 80006d4:	2032      	movs	r0, #50	; 0x32
 80006d6:	f001 f937 	bl	8001948 <HAL_Delay>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x07);        // Turn on voltage follower
 80006da:	4b19      	ldr	r3, [pc, #100]	; (8000740 <st7565_init+0x150>)
 80006dc:	2200      	movs	r2, #0
 80006de:	2180      	movs	r1, #128	; 0x80
 80006e0:	0018      	movs	r0, r3
 80006e2:	f002 f951 	bl	8002988 <HAL_GPIO_WritePin>
 80006e6:	202f      	movs	r0, #47	; 0x2f
 80006e8:	f7ff ff70 	bl	80005cc <st7565_sendbyte>
	DELAY(10);                                       // Wait 10ms
 80006ec:	200a      	movs	r0, #10
 80006ee:	f001 f92b 	bl	8001948 <HAL_Delay>
	CMD(ST7565_CMD_SET_RESISTOR_RATIO | 0x6);        // Set LCD operating voltage
 80006f2:	4b13      	ldr	r3, [pc, #76]	; (8000740 <st7565_init+0x150>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	0018      	movs	r0, r3
 80006fa:	f002 f945 	bl	8002988 <HAL_GPIO_WritePin>
 80006fe:	2026      	movs	r0, #38	; 0x26
 8000700:	f7ff ff64 	bl	80005cc <st7565_sendbyte>

	// Turn display on
	CMD(ST7565_CMD_DISPLAY_ON);
 8000704:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <st7565_init+0x150>)
 8000706:	2200      	movs	r2, #0
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	0018      	movs	r0, r3
 800070c:	f002 f93c 	bl	8002988 <HAL_GPIO_WritePin>
 8000710:	20af      	movs	r0, #175	; 0xaf
 8000712:	f7ff ff5b 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_ALLPTS_NORMAL);
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <st7565_init+0x150>)
 8000718:	2200      	movs	r2, #0
 800071a:	2180      	movs	r1, #128	; 0x80
 800071c:	0018      	movs	r0, r3
 800071e:	f002 f933 	bl	8002988 <HAL_GPIO_WritePin>
 8000722:	20a4      	movs	r0, #164	; 0xa4
 8000724:	f7ff ff52 	bl	80005cc <st7565_sendbyte>
	st7565_set_brightness(0x00);   // arduino 0x18
 8000728:	2000      	movs	r0, #0
 800072a:	f000 f81d 	bl	8000768 <st7565_set_brightness>
 	st7565_clear_screen();
 800072e:	f000 f83f 	bl	80007b0 <st7565_clear_screen>

	//Write the Adafruit-Logo, clear the buffer, wait and fade out
	//st7565_write_buffer(buffer);
	st7565_clear_buffer(buffer);
 8000732:	4b05      	ldr	r3, [pc, #20]	; (8000748 <st7565_init+0x158>)
 8000734:	0018      	movs	r0, r3
 8000736:	f000 f897 	bl	8000868 <st7565_clear_buffer>
	//DELAY(800);
	//st7565_fade_out(24);
}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	48000800 	.word	0x48000800
 8000744:	48000400 	.word	0x48000400
 8000748:	20001800 	.word	0x20001800

0800074c <st7565_backlight_enable>:

//Enables the backlight
void st7565_backlight_enable(void) {
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin( BL_GPIO_Port, ST7565_BL_PIN, 1);
 8000750:	2380      	movs	r3, #128	; 0x80
 8000752:	0059      	lsls	r1, r3, #1
 8000754:	2390      	movs	r3, #144	; 0x90
 8000756:	05db      	lsls	r3, r3, #23
 8000758:	2201      	movs	r2, #1
 800075a:	0018      	movs	r0, r3
 800075c:	f002 f914 	bl	8002988 <HAL_GPIO_WritePin>
}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <st7565_set_brightness>:
void st7565_backlight_disable(void) {
	HAL_GPIO_WritePin( BL_GPIO_Port, ST7565_BL_PIN, 0);
}

//Sets the display brightness
void st7565_set_brightness(uint8_t val) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	0002      	movs	r2, r0
 8000770:	1dfb      	adds	r3, r7, #7
 8000772:	701a      	strb	r2, [r3, #0]
	CMD(ST7565_CMD_SET_VOLUME_FIRST);
 8000774:	4b0d      	ldr	r3, [pc, #52]	; (80007ac <st7565_set_brightness+0x44>)
 8000776:	2200      	movs	r2, #0
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	0018      	movs	r0, r3
 800077c:	f002 f904 	bl	8002988 <HAL_GPIO_WritePin>
 8000780:	2081      	movs	r0, #129	; 0x81
 8000782:	f7ff ff23 	bl	80005cc <st7565_sendbyte>
	CMD(ST7565_CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <st7565_set_brightness+0x44>)
 8000788:	2200      	movs	r2, #0
 800078a:	2180      	movs	r1, #128	; 0x80
 800078c:	0018      	movs	r0, r3
 800078e:	f002 f8fb 	bl	8002988 <HAL_GPIO_WritePin>
 8000792:	1dfb      	adds	r3, r7, #7
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	223f      	movs	r2, #63	; 0x3f
 8000798:	4013      	ands	r3, r2
 800079a:	b2db      	uxtb	r3, r3
 800079c:	0018      	movs	r0, r3
 800079e:	f7ff ff15 	bl	80005cc <st7565_sendbyte>
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b002      	add	sp, #8
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	48000800 	.word	0x48000800

080007b0 <st7565_clear_screen>:
		DELAY(100);
	}
}

//Clears the screen
void st7565_clear_screen(void) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
	uint8_t p, c;
	for (p = 0; p < 8; p++) {
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
 80007bc:	e049      	b.n	8000852 <st7565_clear_screen+0xa2>
		CMD(ST7565_CMD_SET_PAGE | p);
 80007be:	4b29      	ldr	r3, [pc, #164]	; (8000864 <st7565_clear_screen+0xb4>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	2180      	movs	r1, #128	; 0x80
 80007c4:	0018      	movs	r0, r3
 80007c6:	f002 f8df 	bl	8002988 <HAL_GPIO_WritePin>
 80007ca:	1dfb      	adds	r3, r7, #7
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2250      	movs	r2, #80	; 0x50
 80007d0:	4252      	negs	r2, r2
 80007d2:	4313      	orrs	r3, r2
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	0018      	movs	r0, r3
 80007d8:	f7ff fef8 	bl	80005cc <st7565_sendbyte>
		for (c = 0; c < 129; c++) {
 80007dc:	1dbb      	adds	r3, r7, #6
 80007de:	2200      	movs	r2, #0
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	e02d      	b.n	8000840 <st7565_clear_screen+0x90>
			CMD(ST7565_CMD_SET_COLUMN_LOWER | (c & 0xf));
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <st7565_clear_screen+0xb4>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	2180      	movs	r1, #128	; 0x80
 80007ea:	0018      	movs	r0, r3
 80007ec:	f002 f8cc 	bl	8002988 <HAL_GPIO_WritePin>
 80007f0:	1dbb      	adds	r3, r7, #6
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	220f      	movs	r2, #15
 80007f6:	4013      	ands	r3, r2
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff fee6 	bl	80005cc <st7565_sendbyte>
			CMD(ST7565_CMD_SET_COLUMN_UPPER | ((c >> 4) & 0xf));
 8000800:	4b18      	ldr	r3, [pc, #96]	; (8000864 <st7565_clear_screen+0xb4>)
 8000802:	2200      	movs	r2, #0
 8000804:	2180      	movs	r1, #128	; 0x80
 8000806:	0018      	movs	r0, r3
 8000808:	f002 f8be 	bl	8002988 <HAL_GPIO_WritePin>
 800080c:	1dbb      	adds	r3, r7, #6
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	091b      	lsrs	r3, r3, #4
 8000812:	b2db      	uxtb	r3, r3
 8000814:	b25b      	sxtb	r3, r3
 8000816:	2210      	movs	r2, #16
 8000818:	4313      	orrs	r3, r2
 800081a:	b25b      	sxtb	r3, r3
 800081c:	b2db      	uxtb	r3, r3
 800081e:	0018      	movs	r0, r3
 8000820:	f7ff fed4 	bl	80005cc <st7565_sendbyte>
			DATA(0x0);
 8000824:	4b0f      	ldr	r3, [pc, #60]	; (8000864 <st7565_clear_screen+0xb4>)
 8000826:	2201      	movs	r2, #1
 8000828:	2180      	movs	r1, #128	; 0x80
 800082a:	0018      	movs	r0, r3
 800082c:	f002 f8ac 	bl	8002988 <HAL_GPIO_WritePin>
 8000830:	2000      	movs	r0, #0
 8000832:	f7ff fecb 	bl	80005cc <st7565_sendbyte>
		for (c = 0; c < 129; c++) {
 8000836:	1dbb      	adds	r3, r7, #6
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	1dbb      	adds	r3, r7, #6
 800083c:	3201      	adds	r2, #1
 800083e:	701a      	strb	r2, [r3, #0]
 8000840:	1dbb      	adds	r3, r7, #6
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b80      	cmp	r3, #128	; 0x80
 8000846:	d9cd      	bls.n	80007e4 <st7565_clear_screen+0x34>
	for (p = 0; p < 8; p++) {
 8000848:	1dfb      	adds	r3, r7, #7
 800084a:	781a      	ldrb	r2, [r3, #0]
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	3201      	adds	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b07      	cmp	r3, #7
 8000858:	d9b1      	bls.n	80007be <st7565_clear_screen+0xe>
		}
	}
}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	46c0      	nop			; (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b002      	add	sp, #8
 8000862:	bd80      	pop	{r7, pc}
 8000864:	48000800 	.word	0x48000800

08000868 <st7565_clear_buffer>:

// clear everything
void st7565_clear_buffer(uint8_t *buff) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	memset(buff, 0, 1024);
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	00da      	lsls	r2, r3, #3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2100      	movs	r1, #0
 8000878:	0018      	movs	r0, r3
 800087a:	f006 fede 	bl	800763a <memset>
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}

08000886 <st7565_setpixel>:
		}
	}
}

//set *pixel on *x/*y with *color
void st7565_setpixel(uint8_t *buff, uint8_t x, uint8_t y, uint8_t color) {
 8000886:	b590      	push	{r4, r7, lr}
 8000888:	b083      	sub	sp, #12
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
 800088e:	000c      	movs	r4, r1
 8000890:	0010      	movs	r0, r2
 8000892:	0019      	movs	r1, r3
 8000894:	1cfb      	adds	r3, r7, #3
 8000896:	1c22      	adds	r2, r4, #0
 8000898:	701a      	strb	r2, [r3, #0]
 800089a:	1cbb      	adds	r3, r7, #2
 800089c:	1c02      	adds	r2, r0, #0
 800089e:	701a      	strb	r2, [r3, #0]
 80008a0:	1c7b      	adds	r3, r7, #1
 80008a2:	1c0a      	adds	r2, r1, #0
 80008a4:	701a      	strb	r2, [r3, #0]
	if ((x >= LCDWIDTH) || (y >= LCDHEIGHT))
 80008a6:	1cfb      	adds	r3, r7, #3
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	b25b      	sxtb	r3, r3
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	db51      	blt.n	8000954 <st7565_setpixel+0xce>
 80008b0:	1cbb      	adds	r3, r7, #2
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	2b3f      	cmp	r3, #63	; 0x3f
 80008b6:	d84d      	bhi.n	8000954 <st7565_setpixel+0xce>
		return;
// x is which column

	if (color)
 80008b8:	1c7b      	adds	r3, r7, #1
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d023      	beq.n	8000908 <st7565_setpixel+0x82>
		buff[x + (y / 8) * 128] |= (1 << (7 - (y % 8)));
 80008c0:	1cfb      	adds	r3, r7, #3
 80008c2:	781a      	ldrb	r2, [r3, #0]
 80008c4:	1cbb      	adds	r3, r7, #2
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	08db      	lsrs	r3, r3, #3
 80008ca:	b2d8      	uxtb	r0, r3
 80008cc:	0003      	movs	r3, r0
 80008ce:	01db      	lsls	r3, r3, #7
 80008d0:	18d3      	adds	r3, r2, r3
 80008d2:	001a      	movs	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	189b      	adds	r3, r3, r2
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	b25a      	sxtb	r2, r3
 80008dc:	1cbb      	adds	r3, r7, #2
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	43db      	mvns	r3, r3
 80008e2:	2107      	movs	r1, #7
 80008e4:	400b      	ands	r3, r1
 80008e6:	2101      	movs	r1, #1
 80008e8:	4099      	lsls	r1, r3
 80008ea:	000b      	movs	r3, r1
 80008ec:	b25b      	sxtb	r3, r3
 80008ee:	4313      	orrs	r3, r2
 80008f0:	b259      	sxtb	r1, r3
 80008f2:	1cfb      	adds	r3, r7, #3
 80008f4:	781a      	ldrb	r2, [r3, #0]
 80008f6:	0003      	movs	r3, r0
 80008f8:	01db      	lsls	r3, r3, #7
 80008fa:	18d3      	adds	r3, r2, r3
 80008fc:	001a      	movs	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	189b      	adds	r3, r3, r2
 8000902:	b2ca      	uxtb	r2, r1
 8000904:	701a      	strb	r2, [r3, #0]
 8000906:	e026      	b.n	8000956 <st7565_setpixel+0xd0>
	else
		buff[x + (y / 8) * 128] &= ~(1 << (7 - (y % 8)));
 8000908:	1cfb      	adds	r3, r7, #3
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	1cbb      	adds	r3, r7, #2
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	b2d8      	uxtb	r0, r3
 8000914:	0003      	movs	r3, r0
 8000916:	01db      	lsls	r3, r3, #7
 8000918:	18d3      	adds	r3, r2, r3
 800091a:	001a      	movs	r2, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	189b      	adds	r3, r3, r2
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	b25b      	sxtb	r3, r3
 8000924:	1cba      	adds	r2, r7, #2
 8000926:	7812      	ldrb	r2, [r2, #0]
 8000928:	43d2      	mvns	r2, r2
 800092a:	2107      	movs	r1, #7
 800092c:	400a      	ands	r2, r1
 800092e:	2101      	movs	r1, #1
 8000930:	4091      	lsls	r1, r2
 8000932:	000a      	movs	r2, r1
 8000934:	b252      	sxtb	r2, r2
 8000936:	43d2      	mvns	r2, r2
 8000938:	b252      	sxtb	r2, r2
 800093a:	4013      	ands	r3, r2
 800093c:	b259      	sxtb	r1, r3
 800093e:	1cfb      	adds	r3, r7, #3
 8000940:	781a      	ldrb	r2, [r3, #0]
 8000942:	0003      	movs	r3, r0
 8000944:	01db      	lsls	r3, r3, #7
 8000946:	18d3      	adds	r3, r2, r3
 8000948:	001a      	movs	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	189b      	adds	r3, r3, r2
 800094e:	b2ca      	uxtb	r2, r1
 8000950:	701a      	strb	r2, [r3, #0]
 8000952:	e000      	b.n	8000956 <st7565_setpixel+0xd0>
		return;
 8000954:	46c0      	nop			; (mov r8, r8)
}
 8000956:	46bd      	mov	sp, r7
 8000958:	b003      	add	sp, #12
 800095a:	bd90      	pop	{r4, r7, pc}

0800095c <st7565_drawbitmap>:

//draw pixel at *x/*y from *bitmap
void st7565_drawbitmap(uint8_t *buff, uint8_t x, uint8_t y,
		const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color) {
 800095c:	b5b0      	push	{r4, r5, r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	0008      	movs	r0, r1
 8000966:	0011      	movs	r1, r2
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	230b      	movs	r3, #11
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	1c02      	adds	r2, r0, #0
 8000970:	701a      	strb	r2, [r3, #0]
 8000972:	230a      	movs	r3, #10
 8000974:	18fb      	adds	r3, r7, r3
 8000976:	1c0a      	adds	r2, r1, #0
 8000978:	701a      	strb	r2, [r3, #0]
	uint8_t j, i;
	for (j = 0; j < h; j++) {
 800097a:	2317      	movs	r3, #23
 800097c:	18fb      	adds	r3, r7, r3
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
 8000982:	e04c      	b.n	8000a1e <st7565_drawbitmap+0xc2>
		for (i = 0; i < w; i++) {
 8000984:	2316      	movs	r3, #22
 8000986:	18fb      	adds	r3, r7, r3
 8000988:	2200      	movs	r2, #0
 800098a:	701a      	strb	r2, [r3, #0]
 800098c:	e037      	b.n	80009fe <st7565_drawbitmap+0xa2>
			if (*(bitmap + i + (j / 8) * w) & (1 << (j % 8))) {
 800098e:	2416      	movs	r4, #22
 8000990:	193b      	adds	r3, r7, r4
 8000992:	781a      	ldrb	r2, [r3, #0]
 8000994:	2017      	movs	r0, #23
 8000996:	183b      	adds	r3, r7, r0
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	08db      	lsrs	r3, r3, #3
 800099c:	b2db      	uxtb	r3, r3
 800099e:	0019      	movs	r1, r3
 80009a0:	2320      	movs	r3, #32
 80009a2:	2508      	movs	r5, #8
 80009a4:	195b      	adds	r3, r3, r5
 80009a6:	19db      	adds	r3, r3, r7
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	434b      	muls	r3, r1
 80009ac:	18d3      	adds	r3, r2, r3
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	18d3      	adds	r3, r2, r3
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	0019      	movs	r1, r3
 80009b6:	183b      	adds	r3, r7, r0
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2207      	movs	r2, #7
 80009bc:	4013      	ands	r3, r2
 80009be:	4119      	asrs	r1, r3
 80009c0:	000b      	movs	r3, r1
 80009c2:	2201      	movs	r2, #1
 80009c4:	4013      	ands	r3, r2
 80009c6:	d014      	beq.n	80009f2 <st7565_drawbitmap+0x96>
				st7565_setpixel(buff, x + i, y + j, color);
 80009c8:	230b      	movs	r3, #11
 80009ca:	18fa      	adds	r2, r7, r3
 80009cc:	193b      	adds	r3, r7, r4
 80009ce:	7812      	ldrb	r2, [r2, #0]
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	18d3      	adds	r3, r2, r3
 80009d4:	b2d9      	uxtb	r1, r3
 80009d6:	230a      	movs	r3, #10
 80009d8:	18fa      	adds	r2, r7, r3
 80009da:	183b      	adds	r3, r7, r0
 80009dc:	7812      	ldrb	r2, [r2, #0]
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	18d3      	adds	r3, r2, r3
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	2328      	movs	r3, #40	; 0x28
 80009e6:	195b      	adds	r3, r3, r5
 80009e8:	19db      	adds	r3, r3, r7
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f7ff ff4a 	bl	8000886 <st7565_setpixel>
		for (i = 0; i < w; i++) {
 80009f2:	2116      	movs	r1, #22
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	781a      	ldrb	r2, [r3, #0]
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	3201      	adds	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	2316      	movs	r3, #22
 8000a00:	18fa      	adds	r2, r7, r3
 8000a02:	2320      	movs	r3, #32
 8000a04:	2108      	movs	r1, #8
 8000a06:	185b      	adds	r3, r3, r1
 8000a08:	19db      	adds	r3, r3, r7
 8000a0a:	7812      	ldrb	r2, [r2, #0]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d3bd      	bcc.n	800098e <st7565_drawbitmap+0x32>
	for (j = 0; j < h; j++) {
 8000a12:	2117      	movs	r1, #23
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	781a      	ldrb	r2, [r3, #0]
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	3201      	adds	r2, #1
 8000a1c:	701a      	strb	r2, [r3, #0]
 8000a1e:	2317      	movs	r3, #23
 8000a20:	18fa      	adds	r2, r7, r3
 8000a22:	2324      	movs	r3, #36	; 0x24
 8000a24:	2108      	movs	r1, #8
 8000a26:	185b      	adds	r3, r3, r1
 8000a28:	19db      	adds	r3, r3, r7
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3a8      	bcc.n	8000984 <st7565_drawbitmap+0x28>
			}
		}
	}
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b006      	add	sp, #24
 8000a3a:	bdb0      	pop	{r4, r5, r7, pc}

08000a3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a40:	f000 ff1e 	bl	8001880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a44:	f000 f83e 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a48:	f000 fa2a 	bl	8000ea0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a4c:	f000 fa02 	bl	8000e54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a50:	f000 f9d0 	bl	8000df4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000a54:	f000 f89c 	bl	8000b90 <MX_ADC_Init>
  MX_TIM3_Init();
 8000a58:	f000 f94c 	bl	8000cf4 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000a5c:	f000 f90c 	bl	8000c78 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a60:	f004 fbc4 	bl	80051ec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of controlStergato */
  controlStergatoHandle = osThreadNew(Stergatoare, NULL, &controlStergato_attributes);
 8000a64:	4a0e      	ldr	r2, [pc, #56]	; (8000aa0 <main+0x64>)
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <main+0x68>)
 8000a68:	2100      	movs	r1, #0
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f004 fc18 	bl	80052a0 <osThreadNew>
 8000a70:	0002      	movs	r2, r0
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <main+0x6c>)
 8000a74:	601a      	str	r2, [r3, #0]

  /* creation of readJoystick */
  readJoystickHandle = osThreadNew(ReadJoystick, NULL, &readJoystick_attributes);
 8000a76:	4a0d      	ldr	r2, [pc, #52]	; (8000aac <main+0x70>)
 8000a78:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <main+0x74>)
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f004 fc0f 	bl	80052a0 <osThreadNew>
 8000a82:	0002      	movs	r2, r0
 8000a84:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <main+0x78>)
 8000a86:	601a      	str	r2, [r3, #0]

  /* creation of controlLCD */
  controlLCDHandle = osThreadNew(ControlLCD, NULL, &controlLCD_attributes);
 8000a88:	4a0b      	ldr	r2, [pc, #44]	; (8000ab8 <main+0x7c>)
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <main+0x80>)
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f004 fc06 	bl	80052a0 <osThreadNew>
 8000a94:	0002      	movs	r2, r0
 8000a96:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <main+0x84>)
 8000a98:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a9a:	f004 fbd3 	bl	8005244 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a9e:	e7fe      	b.n	8000a9e <main+0x62>
 8000aa0:	08007860 	.word	0x08007860
 8000aa4:	08000fd9 	.word	0x08000fd9
 8000aa8:	20001e98 	.word	0x20001e98
 8000aac:	08007884 	.word	0x08007884
 8000ab0:	0800111d 	.word	0x0800111d
 8000ab4:	20001e9c 	.word	0x20001e9c
 8000ab8:	080078a8 	.word	0x080078a8
 8000abc:	0800113d 	.word	0x0800113d
 8000ac0:	20001ea0 	.word	0x20001ea0

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b099      	sub	sp, #100	; 0x64
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	242c      	movs	r4, #44	; 0x2c
 8000acc:	193b      	adds	r3, r7, r4
 8000ace:	0018      	movs	r0, r3
 8000ad0:	2334      	movs	r3, #52	; 0x34
 8000ad2:	001a      	movs	r2, r3
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	f006 fdb0 	bl	800763a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ada:	231c      	movs	r3, #28
 8000adc:	18fb      	adds	r3, r7, r3
 8000ade:	0018      	movs	r0, r3
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	f006 fda8 	bl	800763a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aea:	003b      	movs	r3, r7
 8000aec:	0018      	movs	r0, r3
 8000aee:	231c      	movs	r3, #28
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f006 fda1 	bl	800763a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8000af8:	0021      	movs	r1, r4
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	2211      	movs	r2, #17
 8000afe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b00:	187b      	adds	r3, r7, r1
 8000b02:	2201      	movs	r2, #1
 8000b04:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2201      	movs	r2, #1
 8000b0a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2210      	movs	r2, #16
 8000b10:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2202      	movs	r2, #2
 8000b16:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2280      	movs	r2, #128	; 0x80
 8000b1c:	0252      	lsls	r2, r2, #9
 8000b1e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	22a0      	movs	r2, #160	; 0xa0
 8000b24:	0392      	lsls	r2, r2, #14
 8000b26:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	0018      	movs	r0, r3
 8000b32:	f001 ff47 	bl	80029c4 <HAL_RCC_OscConfig>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000b3a:	f000 fb49 	bl	80011d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3e:	211c      	movs	r1, #28
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2207      	movs	r2, #7
 8000b44:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b46:	187b      	adds	r3, r7, r1
 8000b48:	2202      	movs	r2, #2
 8000b4a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2200      	movs	r2, #0
 8000b56:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f002 fab7 	bl	80030d0 <HAL_RCC_ClockConfig>
 8000b62:	1e03      	subs	r3, r0, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b66:	f000 fb33 	bl	80011d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b6a:	003b      	movs	r3, r7
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b70:	003b      	movs	r3, r7
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b76:	003b      	movs	r3, r7
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f002 fc23 	bl	80033c4 <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	1e03      	subs	r3, r0, #0
 8000b80:	d001      	beq.n	8000b86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b82:	f000 fb25 	bl	80011d0 <Error_Handler>
  }
}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b019      	add	sp, #100	; 0x64
 8000b8c:	bd90      	pop	{r4, r7, pc}
	...

08000b90 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	230c      	movs	r3, #12
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	f006 fd4b 	bl	800763a <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000ba4:	4b32      	ldr	r3, [pc, #200]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000ba6:	4a33      	ldr	r2, [pc, #204]	; (8000c74 <MX_ADC_Init+0xe4>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000baa:	4b31      	ldr	r3, [pc, #196]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bb0:	4b2f      	ldr	r3, [pc, #188]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb6:	4b2e      	ldr	r3, [pc, #184]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc2:	4b2b      	ldr	r3, [pc, #172]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bc4:	2204      	movs	r2, #4
 8000bc6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000bce:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000bd4:	4b26      	ldr	r3, [pc, #152]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000bda:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000be2:	22c2      	movs	r2, #194	; 0xc2
 8000be4:	32ff      	adds	r2, #255	; 0xff
 8000be6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be8:	4b21      	ldr	r3, [pc, #132]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000bee:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bf0:	2224      	movs	r2, #36	; 0x24
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf6:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f000 fec6 	bl	8001990 <HAL_ADC_Init>
 8000c04:	1e03      	subs	r3, r0, #0
 8000c06:	d001      	beq.n	8000c0c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000c08:	f000 fae2 	bl	80011d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	220c      	movs	r2, #12
 8000c10:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2280      	movs	r2, #128	; 0x80
 8000c16:	0152      	lsls	r2, r2, #5
 8000c18:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	2207      	movs	r2, #7
 8000c1e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c20:	1d3a      	adds	r2, r7, #4
 8000c22:	4b13      	ldr	r3, [pc, #76]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000c24:	0011      	movs	r1, r2
 8000c26:	0018      	movs	r0, r3
 8000c28:	f001 f88c 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000c2c:	1e03      	subs	r3, r0, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000c30:	f000 face 	bl	80011d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	220d      	movs	r2, #13
 8000c38:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c3a:	1d3a      	adds	r2, r7, #4
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000c3e:	0011      	movs	r1, r2
 8000c40:	0018      	movs	r0, r3
 8000c42:	f001 f87f 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000c46:	1e03      	subs	r3, r0, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8000c4a:	f000 fac1 	bl	80011d0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	220e      	movs	r2, #14
 8000c52:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c54:	1d3a      	adds	r2, r7, #4
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <MX_ADC_Init+0xe0>)
 8000c58:	0011      	movs	r1, r2
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f001 f872 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8000c64:	f000 fab4 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b004      	add	sp, #16
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20001ca0 	.word	0x20001ca0
 8000c74:	40012400 	.word	0x40012400

08000c78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c7c:	4b1b      	ldr	r3, [pc, #108]	; (8000cec <MX_SPI1_Init+0x74>)
 8000c7e:	4a1c      	ldr	r2, [pc, #112]	; (8000cf0 <MX_SPI1_Init+0x78>)
 8000c80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c82:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <MX_SPI1_Init+0x74>)
 8000c84:	2282      	movs	r2, #130	; 0x82
 8000c86:	0052      	lsls	r2, r2, #1
 8000c88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <MX_SPI1_Init+0x74>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c90:	4b16      	ldr	r3, [pc, #88]	; (8000cec <MX_SPI1_Init+0x74>)
 8000c92:	22e0      	movs	r2, #224	; 0xe0
 8000c94:	00d2      	lsls	r2, r2, #3
 8000c96:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c98:	4b14      	ldr	r3, [pc, #80]	; (8000cec <MX_SPI1_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c9e:	4b13      	ldr	r3, [pc, #76]	; (8000cec <MX_SPI1_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <MX_SPI1_Init+0x74>)
 8000ca6:	2280      	movs	r2, #128	; 0x80
 8000ca8:	0092      	lsls	r2, r2, #2
 8000caa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cae:	2230      	movs	r2, #48	; 0x30
 8000cb0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cc6:	2207      	movs	r2, #7
 8000cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cca:	4b08      	ldr	r3, [pc, #32]	; (8000cec <MX_SPI1_Init+0x74>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cd2:	2208      	movs	r2, #8
 8000cd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cd6:	4b05      	ldr	r3, [pc, #20]	; (8000cec <MX_SPI1_Init+0x74>)
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f002 fc73 	bl	80035c4 <HAL_SPI_Init>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ce2:	f000 fa75 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20001d24 	.word	0x20001d24
 8000cf0:	40013000 	.word	0x40013000

08000cf4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08e      	sub	sp, #56	; 0x38
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cfa:	2328      	movs	r3, #40	; 0x28
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	0018      	movs	r0, r3
 8000d00:	2310      	movs	r3, #16
 8000d02:	001a      	movs	r2, r3
 8000d04:	2100      	movs	r1, #0
 8000d06:	f006 fc98 	bl	800763a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d0a:	2320      	movs	r3, #32
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	0018      	movs	r0, r3
 8000d10:	2308      	movs	r3, #8
 8000d12:	001a      	movs	r2, r3
 8000d14:	2100      	movs	r1, #0
 8000d16:	f006 fc90 	bl	800763a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	231c      	movs	r3, #28
 8000d20:	001a      	movs	r2, r3
 8000d22:	2100      	movs	r1, #0
 8000d24:	f006 fc89 	bl	800763a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d28:	4b2f      	ldr	r3, [pc, #188]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d2a:	4a30      	ldr	r2, [pc, #192]	; (8000dec <MX_TIM3_Init+0xf8>)
 8000d2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 8000d2e:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d30:	222f      	movs	r2, #47	; 0x2f
 8000d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d34:	4b2c      	ldr	r3, [pc, #176]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8000d3a:	4b2b      	ldr	r3, [pc, #172]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d3c:	4a2c      	ldr	r2, [pc, #176]	; (8000df0 <MX_TIM3_Init+0xfc>)
 8000d3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d40:	4b29      	ldr	r3, [pc, #164]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d46:	4b28      	ldr	r3, [pc, #160]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d4c:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f002 ffbe 	bl	8003cd0 <HAL_TIM_Base_Init>
 8000d54:	1e03      	subs	r3, r0, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d58:	f000 fa3a 	bl	80011d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d5c:	2128      	movs	r1, #40	; 0x28
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	2280      	movs	r2, #128	; 0x80
 8000d62:	0152      	lsls	r2, r2, #5
 8000d64:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d66:	187a      	adds	r2, r7, r1
 8000d68:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d6a:	0011      	movs	r1, r2
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f003 f9d5 	bl	800411c <HAL_TIM_ConfigClockSource>
 8000d72:	1e03      	subs	r3, r0, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000d76:	f000 fa2b 	bl	80011d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d7a:	4b1b      	ldr	r3, [pc, #108]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f002 fff7 	bl	8003d70 <HAL_TIM_PWM_Init>
 8000d82:	1e03      	subs	r3, r0, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000d86:	f000 fa23 	bl	80011d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d8a:	2120      	movs	r1, #32
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d92:	187b      	adds	r3, r7, r1
 8000d94:	2200      	movs	r2, #0
 8000d96:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d98:	187a      	adds	r2, r7, r1
 8000d9a:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f003 fdca 	bl	8004938 <HAL_TIMEx_MasterConfigSynchronization>
 8000da4:	1e03      	subs	r3, r0, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000da8:	f000 fa12 	bl	80011d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	2260      	movs	r2, #96	; 0x60
 8000db0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2200      	movs	r2, #0
 8000db6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000dc4:	1d39      	adds	r1, r7, #4
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000dc8:	220c      	movs	r2, #12
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f003 f8e0 	bl	8003f90 <HAL_TIM_PWM_ConfigChannel>
 8000dd0:	1e03      	subs	r3, r0, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000dd4:	f000 f9fc 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dd8:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <MX_TIM3_Init+0xf4>)
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f000 fc68 	bl	80016b0 <HAL_TIM_MspPostInit>

}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b00e      	add	sp, #56	; 0x38
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20001d88 	.word	0x20001d88
 8000dec:	40000400 	.word	0x40000400
 8000df0:	00004e1f 	.word	0x00004e1f

08000df4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000dfa:	4a15      	ldr	r2, [pc, #84]	; (8000e50 <MX_USART2_UART_Init+0x5c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e00:	22e1      	movs	r2, #225	; 0xe1
 8000e02:	0252      	lsls	r2, r2, #9
 8000e04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e06:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e12:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e1a:	220c      	movs	r2, #12
 8000e1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e24:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2a:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <MX_USART2_UART_Init+0x58>)
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f003 fddb 	bl	80049f4 <HAL_UART_Init>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e42:	f000 f9c5 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20001e14 	.word	0x20001e14
 8000e50:	40004400 	.word	0x40004400

08000e54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e5a:	4b10      	ldr	r3, [pc, #64]	; (8000e9c <MX_DMA_Init+0x48>)
 8000e5c:	695a      	ldr	r2, [r3, #20]
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <MX_DMA_Init+0x48>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	430a      	orrs	r2, r1
 8000e64:	615a      	str	r2, [r3, #20]
 8000e66:	4b0d      	ldr	r3, [pc, #52]	; (8000e9c <MX_DMA_Init+0x48>)
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 3, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2103      	movs	r1, #3
 8000e76:	2009      	movs	r0, #9
 8000e78:	f001 fa26 	bl	80022c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8000e7c:	2009      	movs	r0, #9
 8000e7e:	f001 fa38 	bl	80022f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch2_3_DMA2_Ch1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch2_3_DMA2_Ch1_2_IRQn, 3, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2103      	movs	r1, #3
 8000e86:	200a      	movs	r0, #10
 8000e88:	f001 fa1e 	bl	80022c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch2_3_DMA2_Ch1_2_IRQn);
 8000e8c:	200a      	movs	r0, #10
 8000e8e:	f001 fa30 	bl	80022f2 <HAL_NVIC_EnableIRQ>

}
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b002      	add	sp, #8
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea0:	b590      	push	{r4, r7, lr}
 8000ea2:	b08b      	sub	sp, #44	; 0x2c
 8000ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	2414      	movs	r4, #20
 8000ea8:	193b      	adds	r3, r7, r4
 8000eaa:	0018      	movs	r0, r3
 8000eac:	2314      	movs	r3, #20
 8000eae:	001a      	movs	r2, r3
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	f006 fbc2 	bl	800763a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b45      	ldr	r3, [pc, #276]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000eb8:	695a      	ldr	r2, [r3, #20]
 8000eba:	4b44      	ldr	r3, [pc, #272]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	0309      	lsls	r1, r1, #12
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	615a      	str	r2, [r3, #20]
 8000ec4:	4b41      	ldr	r3, [pc, #260]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ec6:	695a      	ldr	r2, [r3, #20]
 8000ec8:	2380      	movs	r3, #128	; 0x80
 8000eca:	031b      	lsls	r3, r3, #12
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ed2:	4b3e      	ldr	r3, [pc, #248]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ed4:	695a      	ldr	r2, [r3, #20]
 8000ed6:	4b3d      	ldr	r3, [pc, #244]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ed8:	2180      	movs	r1, #128	; 0x80
 8000eda:	03c9      	lsls	r1, r1, #15
 8000edc:	430a      	orrs	r2, r1
 8000ede:	615a      	str	r2, [r3, #20]
 8000ee0:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ee2:	695a      	ldr	r2, [r3, #20]
 8000ee4:	2380      	movs	r3, #128	; 0x80
 8000ee6:	03db      	lsls	r3, r3, #15
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eee:	4b37      	ldr	r3, [pc, #220]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ef0:	695a      	ldr	r2, [r3, #20]
 8000ef2:	4b36      	ldr	r3, [pc, #216]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000ef4:	2180      	movs	r1, #128	; 0x80
 8000ef6:	0289      	lsls	r1, r1, #10
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	615a      	str	r2, [r3, #20]
 8000efc:	4b33      	ldr	r3, [pc, #204]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000efe:	695a      	ldr	r2, [r3, #20]
 8000f00:	2380      	movs	r3, #128	; 0x80
 8000f02:	029b      	lsls	r3, r3, #10
 8000f04:	4013      	ands	r3, r2
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b30      	ldr	r3, [pc, #192]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000f0c:	695a      	ldr	r2, [r3, #20]
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	02c9      	lsls	r1, r1, #11
 8000f14:	430a      	orrs	r2, r1
 8000f16:	615a      	str	r2, [r3, #20]
 8000f18:	4b2c      	ldr	r3, [pc, #176]	; (8000fcc <MX_GPIO_Init+0x12c>)
 8000f1a:	695a      	ldr	r2, [r3, #20]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	02db      	lsls	r3, r3, #11
 8000f20:	4013      	ands	r3, r2
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPICD_GPIO_Port, SPICD_Pin, GPIO_PIN_SET);
 8000f26:	4b2a      	ldr	r3, [pc, #168]	; (8000fd0 <MX_GPIO_Init+0x130>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2180      	movs	r1, #128	; 0x80
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f001 fd2b 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BL_Pin|SPIRST_Pin, GPIO_PIN_RESET);
 8000f32:	23c0      	movs	r3, #192	; 0xc0
 8000f34:	0099      	lsls	r1, r3, #2
 8000f36:	2390      	movs	r3, #144	; 0x90
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f001 fd23 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPICS_GPIO_Port, SPICS_Pin, GPIO_PIN_RESET);
 8000f42:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <MX_GPIO_Init+0x134>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	2140      	movs	r1, #64	; 0x40
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f001 fd1d 	bl	8002988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPICD_Pin */
  GPIO_InitStruct.Pin = SPICD_Pin;
 8000f4e:	193b      	adds	r3, r7, r4
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	193b      	adds	r3, r7, r4
 8000f56:	2201      	movs	r2, #1
 8000f58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	193b      	adds	r3, r7, r4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	193b      	adds	r3, r7, r4
 8000f62:	2200      	movs	r2, #0
 8000f64:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPICD_GPIO_Port, &GPIO_InitStruct);
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <MX_GPIO_Init+0x130>)
 8000f6a:	0019      	movs	r1, r3
 8000f6c:	0010      	movs	r0, r2
 8000f6e:	f001 fb93 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pins : BL_Pin SPIRST_Pin */
  GPIO_InitStruct.Pin = BL_Pin|SPIRST_Pin;
 8000f72:	0021      	movs	r1, r4
 8000f74:	187b      	adds	r3, r7, r1
 8000f76:	22c0      	movs	r2, #192	; 0xc0
 8000f78:	0092      	lsls	r2, r2, #2
 8000f7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7c:	000c      	movs	r4, r1
 8000f7e:	193b      	adds	r3, r7, r4
 8000f80:	2201      	movs	r2, #1
 8000f82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	193b      	adds	r3, r7, r4
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8a:	193b      	adds	r3, r7, r4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	193a      	adds	r2, r7, r4
 8000f92:	2390      	movs	r3, #144	; 0x90
 8000f94:	05db      	lsls	r3, r3, #23
 8000f96:	0011      	movs	r1, r2
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f001 fb7d 	bl	8002698 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPICS_Pin */
  GPIO_InitStruct.Pin = SPICS_Pin;
 8000f9e:	0021      	movs	r1, r4
 8000fa0:	187b      	adds	r3, r7, r1
 8000fa2:	2240      	movs	r2, #64	; 0x40
 8000fa4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	2201      	movs	r2, #1
 8000faa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPICS_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	4a06      	ldr	r2, [pc, #24]	; (8000fd4 <MX_GPIO_Init+0x134>)
 8000fbc:	0019      	movs	r1, r3
 8000fbe:	0010      	movs	r0, r2
 8000fc0:	f001 fb6a 	bl	8002698 <HAL_GPIO_Init>

}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b00b      	add	sp, #44	; 0x2c
 8000fca:	bd90      	pop	{r4, r7, pc}
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	48000800 	.word	0x48000800
 8000fd4:	48000400 	.word	0x48000400

08000fd8 <Stergatoare>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Stergatoare */
void Stergatoare(void *argument)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]

		/////////////////////////////////////////////////////////////////////////////////////////////////////////
		////////////////////////////////////  IMPLEMENTARE STERGATOARE  /////////////////////////////////////////
		/////////////////////////////////////////////////////////////////////////////////////////////////////////

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Porneste PWM pe timer 3 canal 4 (pin PB1)
 8000fe0:	4b49      	ldr	r3, [pc, #292]	; (8001108 <Stergatoare+0x130>)
 8000fe2:	210c      	movs	r1, #12
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f002 ff1b 	bl	8003e20 <HAL_TIM_PWM_Start>

	for(;;){

		// STERGERE X1 - Joystick Sus
		if(value[0] <= 1000 && treaptaCurenta == 0){ // Joystick sus
 8000fea:	4b48      	ldr	r3, [pc, #288]	; (800110c <Stergatoare+0x134>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	23fa      	movs	r3, #250	; 0xfa
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d80d      	bhi.n	8001012 <Stergatoare+0x3a>
 8000ff6:	4b46      	ldr	r3, [pc, #280]	; (8001110 <Stergatoare+0x138>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d109      	bne.n	8001012 <Stergatoare+0x3a>
			servoBusy = 1;
 8000ffe:	4b45      	ldr	r3, [pc, #276]	; (8001114 <Stergatoare+0x13c>)
 8001000:	2201      	movs	r2, #1
 8001002:	601a      	str	r2, [r3, #0]
			modLucruServo(1);
 8001004:	2001      	movs	r0, #1
 8001006:	f000 f8e9 	bl	80011dc <modLucruServo>
			servoBusy = 0;
 800100a:	4b42      	ldr	r3, [pc, #264]	; (8001114 <Stergatoare+0x13c>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	e005      	b.n	800101e <Stergatoare+0x46>
		}
		else{
			modLucruServo(0);
 8001012:	2000      	movs	r0, #0
 8001014:	f000 f8e2 	bl	80011dc <modLucruServo>
			servoBusy = 0;
 8001018:	4b3e      	ldr	r3, [pc, #248]	; (8001114 <Stergatoare+0x13c>)
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
		}

		// Setare treapta de viteza, maxim 3 trepte
		if (value[0] >= 4000 && treaptaCurenta <= 2){ //Joystick jos
 800101e:	4b3b      	ldr	r3, [pc, #236]	; (800110c <Stergatoare+0x134>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	23fa      	movs	r3, #250	; 0xfa
 8001024:	011b      	lsls	r3, r3, #4
 8001026:	429a      	cmp	r2, r3
 8001028:	d308      	bcc.n	800103c <Stergatoare+0x64>
 800102a:	4b39      	ldr	r3, [pc, #228]	; (8001110 <Stergatoare+0x138>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d804      	bhi.n	800103c <Stergatoare+0x64>
			treaptaCurenta++;
 8001032:	4b37      	ldr	r3, [pc, #220]	; (8001110 <Stergatoare+0x138>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	4b35      	ldr	r3, [pc, #212]	; (8001110 <Stergatoare+0x138>)
 800103a:	601a      	str	r2, [r3, #0]
		}

		// Joystick sus, micsorare treapta viteza
		if(value[0] <= 1000 && treaptaCurenta > 0){
 800103c:	4b33      	ldr	r3, [pc, #204]	; (800110c <Stergatoare+0x134>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	23fa      	movs	r3, #250	; 0xfa
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	429a      	cmp	r2, r3
 8001046:	d808      	bhi.n	800105a <Stergatoare+0x82>
 8001048:	4b31      	ldr	r3, [pc, #196]	; (8001110 <Stergatoare+0x138>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d004      	beq.n	800105a <Stergatoare+0x82>
			treaptaCurenta--;
 8001050:	4b2f      	ldr	r3, [pc, #188]	; (8001110 <Stergatoare+0x138>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1e5a      	subs	r2, r3, #1
 8001056:	4b2e      	ldr	r3, [pc, #184]	; (8001110 <Stergatoare+0x138>)
 8001058:	601a      	str	r2, [r3, #0]
		}

		// TREAPTA 1

		if(treaptaCurenta == 1)	{
 800105a:	4b2d      	ldr	r3, [pc, #180]	; (8001110 <Stergatoare+0x138>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d105      	bne.n	800106e <Stergatoare+0x96>
			servoBusy = 1;
 8001062:	4b2c      	ldr	r3, [pc, #176]	; (8001114 <Stergatoare+0x13c>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
			modLucruServo(2);
 8001068:	2002      	movs	r0, #2
 800106a:	f000 f8b7 	bl	80011dc <modLucruServo>
		}

		// TREAPTA 2

		if(treaptaCurenta == 2)	{
 800106e:	4b28      	ldr	r3, [pc, #160]	; (8001110 <Stergatoare+0x138>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d105      	bne.n	8001082 <Stergatoare+0xaa>
			servoBusy = 1;
 8001076:	4b27      	ldr	r3, [pc, #156]	; (8001114 <Stergatoare+0x13c>)
 8001078:	2201      	movs	r2, #1
 800107a:	601a      	str	r2, [r3, #0]
			modLucruServo(3);
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f8ad 	bl	80011dc <modLucruServo>
		}

		// TREAPTA 3

		if (treaptaCurenta == 3) {
 8001082:	4b23      	ldr	r3, [pc, #140]	; (8001110 <Stergatoare+0x138>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d105      	bne.n	8001096 <Stergatoare+0xbe>
			servoBusy = 1;
 800108a:	4b22      	ldr	r3, [pc, #136]	; (8001114 <Stergatoare+0x13c>)
 800108c:	2201      	movs	r2, #1
 800108e:	601a      	str	r2, [r3, #0]
			modLucruServo(4);
 8001090:	2004      	movs	r0, #4
 8001092:	f000 f8a3 	bl	80011dc <modLucruServo>
		}

		// RESETARE - Apasare Buton

		if (value[2] <= 1000){ // Buton apasat
 8001096:	4b1d      	ldr	r3, [pc, #116]	; (800110c <Stergatoare+0x134>)
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	23fa      	movs	r3, #250	; 0xfa
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	429a      	cmp	r2, r3
 80010a0:	d809      	bhi.n	80010b6 <Stergatoare+0xde>
			TIM3 -> CCR4 = 500; //Motor reset
 80010a2:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <Stergatoare+0x140>)
 80010a4:	22fa      	movs	r2, #250	; 0xfa
 80010a6:	0052      	lsls	r2, r2, #1
 80010a8:	641a      	str	r2, [r3, #64]	; 0x40
			treaptaCurenta = 0;
 80010aa:	4b19      	ldr	r3, [pc, #100]	; (8001110 <Stergatoare+0x138>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
			servoBusy = 0;
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <Stergatoare+0x13c>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
		}

		// STROPIRE PARBRIZ

		if (value[1] <= 1000 && servoBusy != 1) { //Joystick dreapta;
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <Stergatoare+0x134>)
 80010b8:	685a      	ldr	r2, [r3, #4]
 80010ba:	23fa      	movs	r3, #250	; 0xfa
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	429a      	cmp	r2, r3
 80010c0:	d80c      	bhi.n	80010dc <Stergatoare+0x104>
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <Stergatoare+0x13c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d008      	beq.n	80010dc <Stergatoare+0x104>
			servoBusy = 1;
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <Stergatoare+0x13c>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
			modLucruServo(5);
 80010d0:	2005      	movs	r0, #5
 80010d2:	f000 f883 	bl	80011dc <modLucruServo>
			servoBusy = 0;
 80010d6:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <Stergatoare+0x13c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
		}

		// STROPIRE LUNETA

		if(value[1] >= 4000 && servoBusy != 1){ //Stanga !!!
 80010dc:	4b0b      	ldr	r3, [pc, #44]	; (800110c <Stergatoare+0x134>)
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	23fa      	movs	r3, #250	; 0xfa
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d380      	bcc.n	8000fea <Stergatoare+0x12>
 80010e8:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <Stergatoare+0x13c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d100      	bne.n	80010f2 <Stergatoare+0x11a>
 80010f0:	e77b      	b.n	8000fea <Stergatoare+0x12>
			servoBusy = 1;
 80010f2:	4b08      	ldr	r3, [pc, #32]	; (8001114 <Stergatoare+0x13c>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	601a      	str	r2, [r3, #0]
			modLucruServo(6);
 80010f8:	2006      	movs	r0, #6
 80010fa:	f000 f86f 	bl	80011dc <modLucruServo>
			servoBusy = 0;
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <Stergatoare+0x13c>)
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
		if(value[0] <= 1000 && treaptaCurenta == 0){ // Joystick sus
 8001104:	e771      	b.n	8000fea <Stergatoare+0x12>
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	20001d88 	.word	0x20001d88
 800110c:	20001ea8 	.word	0x20001ea8
 8001110:	20001ea4 	.word	0x20001ea4
 8001114:	20001eb4 	.word	0x20001eb4
 8001118:	40000400 	.word	0x40000400

0800111c <ReadJoystick>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadJoystick */
void ReadJoystick(void *argument)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadJoystick */

	HAL_ADC_Start_DMA(&hadc, value, 3); // start adc in DMA mode
 8001124:	4903      	ldr	r1, [pc, #12]	; (8001134 <ReadJoystick+0x18>)
 8001126:	4b04      	ldr	r3, [pc, #16]	; (8001138 <ReadJoystick+0x1c>)
 8001128:	2203      	movs	r2, #3
 800112a:	0018      	movs	r0, r3
 800112c:	f000 fd70 	bl	8001c10 <HAL_ADC_Start_DMA>

	for(;;){ // fara asta nu merge task-ul ReadJoystick si se strica si ControlLCD :/
 8001130:	e7fe      	b.n	8001130 <ReadJoystick+0x14>
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	20001ea8 	.word	0x20001ea8
 8001138:	20001ca0 	.word	0x20001ca0

0800113c <ControlLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ControlLCD */
void ControlLCD(void *argument)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	/////////////////////////////////////////////////////////////////////////////////////////////////////////
	////////////////////////////////////////  IMPLEMENTARE LCD  /////////////////////////////////////////////
	/////////////////////////////////////////////////////////////////////////////////////////////////////////

	// initializare LCD
	st7565_init();
 8001144:	f7ff fa54 	bl	80005f0 <st7565_init>
	st7565_backlight_enable();
 8001148:	f7ff fb00 	bl	800074c <st7565_backlight_enable>

	/* Infinite loop */
	for(;;)	{

		if(servoBusy == 0){
 800114c:	4b1d      	ldr	r3, [pc, #116]	; (80011c4 <ControlLCD+0x88>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <ControlLCD+0x1e>
			modLucruDisplay(0);
 8001154:	2000      	movs	r0, #0
 8001156:	f7ff f863 	bl	8000220 <modLucruDisplay>
		}

		if(value[0] <= 1000 && treaptaCurenta == 0){
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <ControlLCD+0x8c>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	23fa      	movs	r3, #250	; 0xfa
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	429a      	cmp	r2, r3
 8001164:	d806      	bhi.n	8001174 <ControlLCD+0x38>
 8001166:	4b19      	ldr	r3, [pc, #100]	; (80011cc <ControlLCD+0x90>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d102      	bne.n	8001174 <ControlLCD+0x38>
			modLucruDisplay(1);
 800116e:	2001      	movs	r0, #1
 8001170:	f7ff f856 	bl	8000220 <modLucruDisplay>
		}

		if(treaptaCurenta == 1){
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <ControlLCD+0x90>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d102      	bne.n	8001182 <ControlLCD+0x46>
			modLucruDisplay(2);
 800117c:	2002      	movs	r0, #2
 800117e:	f7ff f84f 	bl	8000220 <modLucruDisplay>
		}

		if(treaptaCurenta == 2){
 8001182:	4b12      	ldr	r3, [pc, #72]	; (80011cc <ControlLCD+0x90>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b02      	cmp	r3, #2
 8001188:	d102      	bne.n	8001190 <ControlLCD+0x54>
			modLucruDisplay(3);
 800118a:	2003      	movs	r0, #3
 800118c:	f7ff f848 	bl	8000220 <modLucruDisplay>
		}

		if(treaptaCurenta == 3){
 8001190:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <ControlLCD+0x90>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b03      	cmp	r3, #3
 8001196:	d102      	bne.n	800119e <ControlLCD+0x62>
			modLucruDisplay(4);
 8001198:	2004      	movs	r0, #4
 800119a:	f7ff f841 	bl	8000220 <modLucruDisplay>
		}

		if(value[1] <= 1000){
 800119e:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <ControlLCD+0x8c>)
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	23fa      	movs	r3, #250	; 0xfa
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d802      	bhi.n	80011b0 <ControlLCD+0x74>
			modLucruDisplay(5);
 80011aa:	2005      	movs	r0, #5
 80011ac:	f7ff f838 	bl	8000220 <modLucruDisplay>
		}

		if(value[1] >= 4000){
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <ControlLCD+0x8c>)
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	23fa      	movs	r3, #250	; 0xfa
 80011b6:	011b      	lsls	r3, r3, #4
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d3c7      	bcc.n	800114c <ControlLCD+0x10>
			modLucruDisplay(6);
 80011bc:	2006      	movs	r0, #6
 80011be:	f7ff f82f 	bl	8000220 <modLucruDisplay>
		if(servoBusy == 0){
 80011c2:	e7c3      	b.n	800114c <ControlLCD+0x10>
 80011c4:	20001eb4 	.word	0x20001eb4
 80011c8:	20001ea8 	.word	0x20001ea8
 80011cc:	20001ea4 	.word	0x20001ea4

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d4:	b672      	cpsid	i
}
 80011d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <Error_Handler+0x8>
	...

080011dc <modLucruServo>:
#include "servo.h"
#include "main.h"

// Master function?
void modLucruServo(int modServo){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	if(modServo == 0){
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d103      	bne.n	80011f2 <modLucruServo+0x16>
		TIM3 -> CCR4 = 500;   // 0%
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <modLucruServo+0x5c>)
 80011ec:	22fa      	movs	r2, #250	; 0xfa
 80011ee:	0052      	lsls	r2, r2, #1
 80011f0:	641a      	str	r2, [r3, #64]	; 0x40
	}

	if(modServo == 1){
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <modLucruServo+0x20>
		servoStergereX1();
 80011f8:	f000 f820 	bl	800123c <servoStergereX1>
	}

	if(modServo == 2){
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d101      	bne.n	8001206 <modLucruServo+0x2a>
		servoTreapta1();
 8001202:	f000 f84d 	bl	80012a0 <servoTreapta1>
	}

	if(modServo == 3){
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b03      	cmp	r3, #3
 800120a:	d101      	bne.n	8001210 <modLucruServo+0x34>
		servoTreapta2();
 800120c:	f000 f87a 	bl	8001304 <servoTreapta2>
	}

	if(modServo == 4){
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2b04      	cmp	r3, #4
 8001214:	d101      	bne.n	800121a <modLucruServo+0x3e>
		servoTreapta3();
 8001216:	f000 f8a7 	bl	8001368 <servoTreapta3>
	}

	if(modServo == 5){
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2b05      	cmp	r3, #5
 800121e:	d101      	bne.n	8001224 <modLucruServo+0x48>
		servoSpalareParbriz();
 8001220:	f000 f8d4 	bl	80013cc <servoSpalareParbriz>
	}

	if(modServo == 6){
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b06      	cmp	r3, #6
 8001228:	d101      	bne.n	800122e <modLucruServo+0x52>
		servoSpalareLuneta();
 800122a:	f000 f8d9 	bl	80013e0 <servoSpalareLuneta>
	}
}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	46bd      	mov	sp, r7
 8001232:	b002      	add	sp, #8
 8001234:	bd80      	pop	{r7, pc}
 8001236:	46c0      	nop			; (mov r8, r8)
 8001238:	40000400 	.word	0x40000400

0800123c <servoStergereX1>:

//Functiile pentru modul de lucru al servo motorului

void servoStergereX1(){
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	TIM3 -> CCR4 = 500;   // 0%
 8001240:	4b15      	ldr	r3, [pc, #84]	; (8001298 <servoStergereX1+0x5c>)
 8001242:	22fa      	movs	r2, #250	; 0xfa
 8001244:	0052      	lsls	r2, r2, #1
 8001246:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 8001248:	20c8      	movs	r0, #200	; 0xc8
 800124a:	f000 fb7d 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1000; // 25%
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <servoStergereX1+0x5c>)
 8001250:	22fa      	movs	r2, #250	; 0xfa
 8001252:	0092      	lsls	r2, r2, #2
 8001254:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 8001256:	20c8      	movs	r0, #200	; 0xc8
 8001258:	f000 fb76 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1450; // 55%
 800125c:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <servoStergereX1+0x5c>)
 800125e:	4a0f      	ldr	r2, [pc, #60]	; (800129c <servoStergereX1+0x60>)
 8001260:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 8001262:	20c8      	movs	r0, #200	; 0xc8
 8001264:	f000 fb70 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2000; // 85%
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <servoStergereX1+0x5c>)
 800126a:	22fa      	movs	r2, #250	; 0xfa
 800126c:	00d2      	lsls	r2, r2, #3
 800126e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 8001270:	20c8      	movs	r0, #200	; 0xc8
 8001272:	f000 fb69 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2400; // 100%
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <servoStergereX1+0x5c>)
 8001278:	2296      	movs	r2, #150	; 0x96
 800127a:	0112      	lsls	r2, r2, #4
 800127c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(250);
 800127e:	20fa      	movs	r0, #250	; 0xfa
 8001280:	f000 fb62 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 500;   // 0%
 8001284:	4b04      	ldr	r3, [pc, #16]	; (8001298 <servoStergereX1+0x5c>)
 8001286:	22fa      	movs	r2, #250	; 0xfa
 8001288:	0052      	lsls	r2, r2, #1
 800128a:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 800128c:	20c8      	movs	r0, #200	; 0xc8
 800128e:	f000 fb5b 	bl	8001948 <HAL_Delay>

}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40000400 	.word	0x40000400
 800129c:	000005aa 	.word	0x000005aa

080012a0 <servoTreapta1>:

void servoTreapta1(){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	TIM3 -> CCR4 = 500;   // 0%
 80012a4:	4b15      	ldr	r3, [pc, #84]	; (80012fc <servoTreapta1+0x5c>)
 80012a6:	22fa      	movs	r2, #250	; 0xfa
 80012a8:	0052      	lsls	r2, r2, #1
 80012aa:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(150);
 80012ac:	2096      	movs	r0, #150	; 0x96
 80012ae:	f000 fb4b 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1000; // 25%
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <servoTreapta1+0x5c>)
 80012b4:	22fa      	movs	r2, #250	; 0xfa
 80012b6:	0092      	lsls	r2, r2, #2
 80012b8:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(150);
 80012ba:	2096      	movs	r0, #150	; 0x96
 80012bc:	f000 fb44 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1450; // 55%
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <servoTreapta1+0x5c>)
 80012c2:	4a0f      	ldr	r2, [pc, #60]	; (8001300 <servoTreapta1+0x60>)
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(150);
 80012c6:	2096      	movs	r0, #150	; 0x96
 80012c8:	f000 fb3e 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2000; // 85%
 80012cc:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <servoTreapta1+0x5c>)
 80012ce:	22fa      	movs	r2, #250	; 0xfa
 80012d0:	00d2      	lsls	r2, r2, #3
 80012d2:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(150);
 80012d4:	2096      	movs	r0, #150	; 0x96
 80012d6:	f000 fb37 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2400; // 100%
 80012da:	4b08      	ldr	r3, [pc, #32]	; (80012fc <servoTreapta1+0x5c>)
 80012dc:	2296      	movs	r2, #150	; 0x96
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(150);
 80012e2:	2096      	movs	r0, #150	; 0x96
 80012e4:	f000 fb30 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 500;   // 0%
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <servoTreapta1+0x5c>)
 80012ea:	22fa      	movs	r2, #250	; 0xfa
 80012ec:	0052      	lsls	r2, r2, #1
 80012ee:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 80012f0:	20c8      	movs	r0, #200	; 0xc8
 80012f2:	f000 fb29 	bl	8001948 <HAL_Delay>
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40000400 	.word	0x40000400
 8001300:	000005aa 	.word	0x000005aa

08001304 <servoTreapta2>:

void servoTreapta2(){
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	TIM3 -> CCR4 = 500;   // 0%
 8001308:	4b15      	ldr	r3, [pc, #84]	; (8001360 <servoTreapta2+0x5c>)
 800130a:	22fa      	movs	r2, #250	; 0xfa
 800130c:	0052      	lsls	r2, r2, #1
 800130e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(100);
 8001310:	2064      	movs	r0, #100	; 0x64
 8001312:	f000 fb19 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1000; // 25%
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <servoTreapta2+0x5c>)
 8001318:	22fa      	movs	r2, #250	; 0xfa
 800131a:	0092      	lsls	r2, r2, #2
 800131c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(100);
 800131e:	2064      	movs	r0, #100	; 0x64
 8001320:	f000 fb12 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1450; // 55%
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <servoTreapta2+0x5c>)
 8001326:	4a0f      	ldr	r2, [pc, #60]	; (8001364 <servoTreapta2+0x60>)
 8001328:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(100);
 800132a:	2064      	movs	r0, #100	; 0x64
 800132c:	f000 fb0c 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2000; // 85%
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <servoTreapta2+0x5c>)
 8001332:	22fa      	movs	r2, #250	; 0xfa
 8001334:	00d2      	lsls	r2, r2, #3
 8001336:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(100);
 8001338:	2064      	movs	r0, #100	; 0x64
 800133a:	f000 fb05 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2400; // 100%
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <servoTreapta2+0x5c>)
 8001340:	2296      	movs	r2, #150	; 0x96
 8001342:	0112      	lsls	r2, r2, #4
 8001344:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	; 0x64
 8001348:	f000 fafe 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 500;   // 0%
 800134c:	4b04      	ldr	r3, [pc, #16]	; (8001360 <servoTreapta2+0x5c>)
 800134e:	22fa      	movs	r2, #250	; 0xfa
 8001350:	0052      	lsls	r2, r2, #1
 8001352:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 8001354:	20c8      	movs	r0, #200	; 0xc8
 8001356:	f000 faf7 	bl	8001948 <HAL_Delay>
}
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40000400 	.word	0x40000400
 8001364:	000005aa 	.word	0x000005aa

08001368 <servoTreapta3>:

void servoTreapta3(){
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	TIM3 -> CCR4 = 500;   // 0%
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <servoTreapta3+0x5c>)
 800136e:	22fa      	movs	r2, #250	; 0xfa
 8001370:	0052      	lsls	r2, r2, #1
 8001372:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(75);
 8001374:	204b      	movs	r0, #75	; 0x4b
 8001376:	f000 fae7 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1000; // 25%
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <servoTreapta3+0x5c>)
 800137c:	22fa      	movs	r2, #250	; 0xfa
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(75);
 8001382:	204b      	movs	r0, #75	; 0x4b
 8001384:	f000 fae0 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 1450; // 55%
 8001388:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <servoTreapta3+0x5c>)
 800138a:	4a0f      	ldr	r2, [pc, #60]	; (80013c8 <servoTreapta3+0x60>)
 800138c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(75);
 800138e:	204b      	movs	r0, #75	; 0x4b
 8001390:	f000 fada 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2000; // 85%
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <servoTreapta3+0x5c>)
 8001396:	22fa      	movs	r2, #250	; 0xfa
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(75);
 800139c:	204b      	movs	r0, #75	; 0x4b
 800139e:	f000 fad3 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 2400; // 100%
 80013a2:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <servoTreapta3+0x5c>)
 80013a4:	2296      	movs	r2, #150	; 0x96
 80013a6:	0112      	lsls	r2, r2, #4
 80013a8:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(75);
 80013aa:	204b      	movs	r0, #75	; 0x4b
 80013ac:	f000 facc 	bl	8001948 <HAL_Delay>

	TIM3 -> CCR4 = 500;   // 0%
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <servoTreapta3+0x5c>)
 80013b2:	22fa      	movs	r2, #250	; 0xfa
 80013b4:	0052      	lsls	r2, r2, #1
 80013b6:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(200);
 80013b8:	20c8      	movs	r0, #200	; 0xc8
 80013ba:	f000 fac5 	bl	8001948 <HAL_Delay>
}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40000400 	.word	0x40000400
 80013c8:	000005aa 	.word	0x000005aa

080013cc <servoSpalareParbriz>:

void servoSpalareParbriz(){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	HAL_Delay(2000);
 80013d0:	23fa      	movs	r3, #250	; 0xfa
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	0018      	movs	r0, r3
 80013d6:	f000 fab7 	bl	8001948 <HAL_Delay>
}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <servoSpalareLuneta>:

void servoSpalareLuneta(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	HAL_Delay(2000);
 80013e4:	23fa      	movs	r3, #250	; 0xfa
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	0018      	movs	r0, r3
 80013ea:	f000 faad 	bl	8001948 <HAL_Delay>
}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <HAL_MspInit+0x50>)
 80013fc:	699a      	ldr	r2, [r3, #24]
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <HAL_MspInit+0x50>)
 8001400:	2101      	movs	r1, #1
 8001402:	430a      	orrs	r2, r1
 8001404:	619a      	str	r2, [r3, #24]
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <HAL_MspInit+0x50>)
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	2201      	movs	r2, #1
 800140c:	4013      	ands	r3, r2
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <HAL_MspInit+0x50>)
 8001414:	69da      	ldr	r2, [r3, #28]
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <HAL_MspInit+0x50>)
 8001418:	2180      	movs	r1, #128	; 0x80
 800141a:	0549      	lsls	r1, r1, #21
 800141c:	430a      	orrs	r2, r1
 800141e:	61da      	str	r2, [r3, #28]
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <HAL_MspInit+0x50>)
 8001422:	69da      	ldr	r2, [r3, #28]
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	055b      	lsls	r3, r3, #21
 8001428:	4013      	ands	r3, r2
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800142e:	2302      	movs	r3, #2
 8001430:	425b      	negs	r3, r3
 8001432:	2200      	movs	r2, #0
 8001434:	2103      	movs	r1, #3
 8001436:	0018      	movs	r0, r3
 8001438:	f000 ff46 	bl	80022c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143c:	46c0      	nop			; (mov r8, r8)
 800143e:	46bd      	mov	sp, r7
 8001440:	b002      	add	sp, #8
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000

08001448 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b08b      	sub	sp, #44	; 0x2c
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001450:	2414      	movs	r4, #20
 8001452:	193b      	adds	r3, r7, r4
 8001454:	0018      	movs	r0, r3
 8001456:	2314      	movs	r3, #20
 8001458:	001a      	movs	r2, r3
 800145a:	2100      	movs	r1, #0
 800145c:	f006 f8ed 	bl	800763a <memset>
  if(hadc->Instance==ADC1)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a35      	ldr	r2, [pc, #212]	; (800153c <HAL_ADC_MspInit+0xf4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d163      	bne.n	8001532 <HAL_ADC_MspInit+0xea>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800146a:	4b35      	ldr	r3, [pc, #212]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 800146c:	699a      	ldr	r2, [r3, #24]
 800146e:	4b34      	ldr	r3, [pc, #208]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 8001470:	2180      	movs	r1, #128	; 0x80
 8001472:	0089      	lsls	r1, r1, #2
 8001474:	430a      	orrs	r2, r1
 8001476:	619a      	str	r2, [r3, #24]
 8001478:	4b31      	ldr	r3, [pc, #196]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 800147a:	699a      	ldr	r2, [r3, #24]
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001486:	4b2e      	ldr	r3, [pc, #184]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 8001488:	695a      	ldr	r2, [r3, #20]
 800148a:	4b2d      	ldr	r3, [pc, #180]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 800148c:	2180      	movs	r1, #128	; 0x80
 800148e:	0309      	lsls	r1, r1, #12
 8001490:	430a      	orrs	r2, r1
 8001492:	615a      	str	r2, [r3, #20]
 8001494:	4b2a      	ldr	r3, [pc, #168]	; (8001540 <HAL_ADC_MspInit+0xf8>)
 8001496:	695a      	ldr	r2, [r3, #20]
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	031b      	lsls	r3, r3, #12
 800149c:	4013      	ands	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC2     ------> ADC_IN12
    PC3     ------> ADC_IN13
    PC4     ------> ADC_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80014a2:	193b      	adds	r3, r7, r4
 80014a4:	221c      	movs	r2, #28
 80014a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014a8:	193b      	adds	r3, r7, r4
 80014aa:	2203      	movs	r2, #3
 80014ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	193b      	adds	r3, r7, r4
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b4:	193b      	adds	r3, r7, r4
 80014b6:	4a23      	ldr	r2, [pc, #140]	; (8001544 <HAL_ADC_MspInit+0xfc>)
 80014b8:	0019      	movs	r1, r3
 80014ba:	0010      	movs	r0, r2
 80014bc:	f001 f8ec 	bl	8002698 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014c2:	4a22      	ldr	r2, [pc, #136]	; (800154c <HAL_ADC_MspInit+0x104>)
 80014c4:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014c6:	4b20      	ldr	r3, [pc, #128]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80014cc:	4b1e      	ldr	r3, [pc, #120]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80014d2:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014d4:	2280      	movs	r2, #128	; 0x80
 80014d6:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014da:	2280      	movs	r2, #128	; 0x80
 80014dc:	0092      	lsls	r2, r2, #2
 80014de:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014e0:	4b19      	ldr	r3, [pc, #100]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	0112      	lsls	r2, r2, #4
 80014e6:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80014e8:	4b17      	ldr	r3, [pc, #92]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014ea:	2220      	movs	r2, #32
 80014ec:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014f0:	22c0      	movs	r2, #192	; 0xc0
 80014f2:	0192      	lsls	r2, r2, #6
 80014f4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80014f6:	4b14      	ldr	r3, [pc, #80]	; (8001548 <HAL_ADC_MspInit+0x100>)
 80014f8:	0018      	movs	r0, r3
 80014fa:	f000 ff17 	bl	800232c <HAL_DMA_Init>
 80014fe:	1e03      	subs	r3, r0, #0
 8001500:	d001      	beq.n	8001506 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8001502:	f7ff fe65 	bl	80011d0 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8001506:	4a12      	ldr	r2, [pc, #72]	; (8001550 <HAL_ADC_MspInit+0x108>)
 8001508:	23a8      	movs	r3, #168	; 0xa8
 800150a:	58d3      	ldr	r3, [r2, r3]
 800150c:	4910      	ldr	r1, [pc, #64]	; (8001550 <HAL_ADC_MspInit+0x108>)
 800150e:	220f      	movs	r2, #15
 8001510:	4393      	bics	r3, r2
 8001512:	22a8      	movs	r2, #168	; 0xa8
 8001514:	508b      	str	r3, [r1, r2]
 8001516:	4a0e      	ldr	r2, [pc, #56]	; (8001550 <HAL_ADC_MspInit+0x108>)
 8001518:	23a8      	movs	r3, #168	; 0xa8
 800151a:	58d3      	ldr	r3, [r2, r3]
 800151c:	490c      	ldr	r1, [pc, #48]	; (8001550 <HAL_ADC_MspInit+0x108>)
 800151e:	2201      	movs	r2, #1
 8001520:	4313      	orrs	r3, r2
 8001522:	22a8      	movs	r2, #168	; 0xa8
 8001524:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a07      	ldr	r2, [pc, #28]	; (8001548 <HAL_ADC_MspInit+0x100>)
 800152a:	631a      	str	r2, [r3, #48]	; 0x30
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <HAL_ADC_MspInit+0x100>)
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b00b      	add	sp, #44	; 0x2c
 8001538:	bd90      	pop	{r4, r7, pc}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	40012400 	.word	0x40012400
 8001540:	40021000 	.word	0x40021000
 8001544:	48000800 	.word	0x48000800
 8001548:	20001ce0 	.word	0x20001ce0
 800154c:	40020008 	.word	0x40020008
 8001550:	40020000 	.word	0x40020000

08001554 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b08b      	sub	sp, #44	; 0x2c
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	2414      	movs	r4, #20
 800155e:	193b      	adds	r3, r7, r4
 8001560:	0018      	movs	r0, r3
 8001562:	2314      	movs	r3, #20
 8001564:	001a      	movs	r2, r3
 8001566:	2100      	movs	r1, #0
 8001568:	f006 f867 	bl	800763a <memset>
  if(hspi->Instance==SPI1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a1c      	ldr	r2, [pc, #112]	; (80015e4 <HAL_SPI_MspInit+0x90>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d132      	bne.n	80015dc <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001576:	4b1c      	ldr	r3, [pc, #112]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 8001578:	699a      	ldr	r2, [r3, #24]
 800157a:	4b1b      	ldr	r3, [pc, #108]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 800157c:	2180      	movs	r1, #128	; 0x80
 800157e:	0149      	lsls	r1, r1, #5
 8001580:	430a      	orrs	r2, r1
 8001582:	619a      	str	r2, [r3, #24]
 8001584:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 8001586:	699a      	ldr	r2, [r3, #24]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	015b      	lsls	r3, r3, #5
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 8001594:	695a      	ldr	r2, [r3, #20]
 8001596:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 8001598:	2180      	movs	r1, #128	; 0x80
 800159a:	0289      	lsls	r1, r1, #10
 800159c:	430a      	orrs	r2, r1
 800159e:	615a      	str	r2, [r3, #20]
 80015a0:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <HAL_SPI_MspInit+0x94>)
 80015a2:	695a      	ldr	r2, [r3, #20]
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	029b      	lsls	r3, r3, #10
 80015a8:	4013      	ands	r3, r2
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80015ae:	0021      	movs	r1, r4
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	22a0      	movs	r2, #160	; 0xa0
 80015b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	187b      	adds	r3, r7, r1
 80015b8:	2202      	movs	r2, #2
 80015ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	2203      	movs	r2, #3
 80015c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80015c8:	187b      	adds	r3, r7, r1
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ce:	187a      	adds	r2, r7, r1
 80015d0:	2390      	movs	r3, #144	; 0x90
 80015d2:	05db      	lsls	r3, r3, #23
 80015d4:	0011      	movs	r1, r2
 80015d6:	0018      	movs	r0, r3
 80015d8:	f001 f85e 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015dc:	46c0      	nop			; (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b00b      	add	sp, #44	; 0x2c
 80015e2:	bd90      	pop	{r4, r7, pc}
 80015e4:	40013000 	.word	0x40013000
 80015e8:	40021000 	.word	0x40021000

080015ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a27      	ldr	r2, [pc, #156]	; (8001698 <HAL_TIM_Base_MspInit+0xac>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d147      	bne.n	800168e <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015fe:	4b27      	ldr	r3, [pc, #156]	; (800169c <HAL_TIM_Base_MspInit+0xb0>)
 8001600:	69da      	ldr	r2, [r3, #28]
 8001602:	4b26      	ldr	r3, [pc, #152]	; (800169c <HAL_TIM_Base_MspInit+0xb0>)
 8001604:	2102      	movs	r1, #2
 8001606:	430a      	orrs	r2, r1
 8001608:	61da      	str	r2, [r3, #28]
 800160a:	4b24      	ldr	r3, [pc, #144]	; (800169c <HAL_TIM_Base_MspInit+0xb0>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	2202      	movs	r2, #2
 8001610:	4013      	ands	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8001616:	4b22      	ldr	r3, [pc, #136]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001618:	4a22      	ldr	r2, [pc, #136]	; (80016a4 <HAL_TIM_Base_MspInit+0xb8>)
 800161a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800161c:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800161e:	2210      	movs	r2, #16
 8001620:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001622:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8001628:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800162a:	2280      	movs	r2, #128	; 0x80
 800162c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800162e:	4b1c      	ldr	r3, [pc, #112]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001630:	2280      	movs	r2, #128	; 0x80
 8001632:	0052      	lsls	r2, r2, #1
 8001634:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	00d2      	lsls	r2, r2, #3
 800163c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 800163e:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8001644:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 800164a:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800164c:	0018      	movs	r0, r3
 800164e:	f000 fe6d 	bl	800232c <HAL_DMA_Init>
 8001652:	1e03      	subs	r3, r0, #0
 8001654:	d001      	beq.n	800165a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001656:	f7ff fdbb 	bl	80011d0 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH3_DEFAULT);
 800165a:	4a13      	ldr	r2, [pc, #76]	; (80016a8 <HAL_TIM_Base_MspInit+0xbc>)
 800165c:	23a8      	movs	r3, #168	; 0xa8
 800165e:	58d3      	ldr	r3, [r2, r3]
 8001660:	4911      	ldr	r1, [pc, #68]	; (80016a8 <HAL_TIM_Base_MspInit+0xbc>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <HAL_TIM_Base_MspInit+0xc0>)
 8001664:	4013      	ands	r3, r2
 8001666:	22a8      	movs	r2, #168	; 0xa8
 8001668:	508b      	str	r3, [r1, r2]
 800166a:	4a0f      	ldr	r2, [pc, #60]	; (80016a8 <HAL_TIM_Base_MspInit+0xbc>)
 800166c:	490e      	ldr	r1, [pc, #56]	; (80016a8 <HAL_TIM_Base_MspInit+0xbc>)
 800166e:	23a8      	movs	r3, #168	; 0xa8
 8001670:	58d3      	ldr	r3, [r2, r3]
 8001672:	22a8      	movs	r2, #168	; 0xa8
 8001674:	508b      	str	r3, [r1, r2]

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800167a:	631a      	str	r2, [r3, #48]	; 0x30
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a06      	ldr	r2, [pc, #24]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 8001686:	621a      	str	r2, [r3, #32]
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <HAL_TIM_Base_MspInit+0xb4>)
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	b004      	add	sp, #16
 8001694:	bd80      	pop	{r7, pc}
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	40000400 	.word	0x40000400
 800169c:	40021000 	.word	0x40021000
 80016a0:	20001dd0 	.word	0x20001dd0
 80016a4:	40020030 	.word	0x40020030
 80016a8:	40020000 	.word	0x40020000
 80016ac:	fffff0ff 	.word	0xfffff0ff

080016b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b089      	sub	sp, #36	; 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	240c      	movs	r4, #12
 80016ba:	193b      	adds	r3, r7, r4
 80016bc:	0018      	movs	r0, r3
 80016be:	2314      	movs	r3, #20
 80016c0:	001a      	movs	r2, r3
 80016c2:	2100      	movs	r1, #0
 80016c4:	f005 ffb9 	bl	800763a <memset>
  if(htim->Instance==TIM3)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a15      	ldr	r2, [pc, #84]	; (8001724 <HAL_TIM_MspPostInit+0x74>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d123      	bne.n	800171a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d2:	4b15      	ldr	r3, [pc, #84]	; (8001728 <HAL_TIM_MspPostInit+0x78>)
 80016d4:	695a      	ldr	r2, [r3, #20]
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <HAL_TIM_MspPostInit+0x78>)
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	02c9      	lsls	r1, r1, #11
 80016dc:	430a      	orrs	r2, r1
 80016de:	615a      	str	r2, [r3, #20]
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <HAL_TIM_MspPostInit+0x78>)
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	02db      	lsls	r3, r3, #11
 80016e8:	4013      	ands	r3, r2
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016ee:	0021      	movs	r1, r4
 80016f0:	187b      	adds	r3, r7, r1
 80016f2:	2202      	movs	r2, #2
 80016f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f6:	187b      	adds	r3, r7, r1
 80016f8:	2202      	movs	r2, #2
 80016fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	187b      	adds	r3, r7, r1
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	187b      	adds	r3, r7, r1
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001708:	187b      	adds	r3, r7, r1
 800170a:	2201      	movs	r2, #1
 800170c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170e:	187b      	adds	r3, r7, r1
 8001710:	4a06      	ldr	r2, [pc, #24]	; (800172c <HAL_TIM_MspPostInit+0x7c>)
 8001712:	0019      	movs	r1, r3
 8001714:	0010      	movs	r0, r2
 8001716:	f000 ffbf 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	46bd      	mov	sp, r7
 800171e:	b009      	add	sp, #36	; 0x24
 8001720:	bd90      	pop	{r4, r7, pc}
 8001722:	46c0      	nop			; (mov r8, r8)
 8001724:	40000400 	.word	0x40000400
 8001728:	40021000 	.word	0x40021000
 800172c:	48000400 	.word	0x48000400

08001730 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b08b      	sub	sp, #44	; 0x2c
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	2414      	movs	r4, #20
 800173a:	193b      	adds	r3, r7, r4
 800173c:	0018      	movs	r0, r3
 800173e:	2314      	movs	r3, #20
 8001740:	001a      	movs	r2, r3
 8001742:	2100      	movs	r1, #0
 8001744:	f005 ff79 	bl	800763a <memset>
  if(huart->Instance==USART2)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a1c      	ldr	r2, [pc, #112]	; (80017c0 <HAL_UART_MspInit+0x90>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d132      	bne.n	80017b8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <HAL_UART_MspInit+0x94>)
 8001754:	69da      	ldr	r2, [r3, #28]
 8001756:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <HAL_UART_MspInit+0x94>)
 8001758:	2180      	movs	r1, #128	; 0x80
 800175a:	0289      	lsls	r1, r1, #10
 800175c:	430a      	orrs	r2, r1
 800175e:	61da      	str	r2, [r3, #28]
 8001760:	4b18      	ldr	r3, [pc, #96]	; (80017c4 <HAL_UART_MspInit+0x94>)
 8001762:	69da      	ldr	r2, [r3, #28]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	029b      	lsls	r3, r3, #10
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <HAL_UART_MspInit+0x94>)
 8001770:	695a      	ldr	r2, [r3, #20]
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_UART_MspInit+0x94>)
 8001774:	2180      	movs	r1, #128	; 0x80
 8001776:	0289      	lsls	r1, r1, #10
 8001778:	430a      	orrs	r2, r1
 800177a:	615a      	str	r2, [r3, #20]
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <HAL_UART_MspInit+0x94>)
 800177e:	695a      	ldr	r2, [r3, #20]
 8001780:	2380      	movs	r3, #128	; 0x80
 8001782:	029b      	lsls	r3, r3, #10
 8001784:	4013      	ands	r3, r2
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800178a:	0021      	movs	r1, r4
 800178c:	187b      	adds	r3, r7, r1
 800178e:	220c      	movs	r2, #12
 8001790:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001792:	187b      	adds	r3, r7, r1
 8001794:	2202      	movs	r2, #2
 8001796:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	187b      	adds	r3, r7, r1
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	187b      	adds	r3, r7, r1
 80017a0:	2200      	movs	r2, #0
 80017a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80017a4:	187b      	adds	r3, r7, r1
 80017a6:	2201      	movs	r2, #1
 80017a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	187a      	adds	r2, r7, r1
 80017ac:	2390      	movs	r3, #144	; 0x90
 80017ae:	05db      	lsls	r3, r3, #23
 80017b0:	0011      	movs	r1, r2
 80017b2:	0018      	movs	r0, r3
 80017b4:	f000 ff70 	bl	8002698 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017b8:	46c0      	nop			; (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b00b      	add	sp, #44	; 0x2c
 80017be:	bd90      	pop	{r4, r7, pc}
 80017c0:	40004400 	.word	0x40004400
 80017c4:	40021000 	.word	0x40021000

080017c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017cc:	e7fe      	b.n	80017cc <NMI_Handler+0x4>

080017ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017d2:	e7fe      	b.n	80017d2 <HardFault_Handler+0x4>

080017d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017d8:	f000 f89a 	bl	8001910 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80017dc:	f005 f88c 	bl	80068f8 <xTaskGetSchedulerState>
 80017e0:	0003      	movs	r3, r0
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d001      	beq.n	80017ea <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80017e6:	f005 fd17 	bl	8007218 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80017f4:	4b03      	ldr	r3, [pc, #12]	; (8001804 <DMA1_Ch1_IRQHandler+0x14>)
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 fe46 	bl	8002488 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 80017fc:	46c0      	nop			; (mov r8, r8)
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	20001ce0 	.word	0x20001ce0

08001808 <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 to 3 and DMA2 channel 1 to 2 interrupts.
  */
void DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler+0x14>)
 800180e:	0018      	movs	r0, r3
 8001810:	f000 fe3a 	bl	8002488 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */

  /* USER CODE END DMA1_Ch2_3_DMA2_Ch1_2_IRQn 1 */
}
 8001814:	46c0      	nop			; (mov r8, r8)
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	20001dd0 	.word	0x20001dd0

08001820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001824:	46c0      	nop			; (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800182c:	480d      	ldr	r0, [pc, #52]	; (8001864 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800182e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001830:	480d      	ldr	r0, [pc, #52]	; (8001868 <LoopForever+0x6>)
  ldr r1, =_edata
 8001832:	490e      	ldr	r1, [pc, #56]	; (800186c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001834:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <LoopForever+0xe>)
  movs r3, #0
 8001836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001838:	e002      	b.n	8001840 <LoopCopyDataInit>

0800183a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800183c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800183e:	3304      	adds	r3, #4

08001840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001844:	d3f9      	bcc.n	800183a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001846:	4a0b      	ldr	r2, [pc, #44]	; (8001874 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001848:	4c0b      	ldr	r4, [pc, #44]	; (8001878 <LoopForever+0x16>)
  movs r3, #0
 800184a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800184c:	e001      	b.n	8001852 <LoopFillZerobss>

0800184e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800184e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001850:	3204      	adds	r2, #4

08001852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001854:	d3fb      	bcc.n	800184e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001856:	f7ff ffe3 	bl	8001820 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800185a:	f005 febf 	bl	80075dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800185e:	f7ff f8ed 	bl	8000a3c <main>

08001862 <LoopForever>:

LoopForever:
    b LoopForever
 8001862:	e7fe      	b.n	8001862 <LoopForever>
  ldr   r0, =_estack
 8001864:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800186c:	20001c7c 	.word	0x20001c7c
  ldr r2, =_sidata
 8001870:	08007974 	.word	0x08007974
  ldr r2, =_sbss
 8001874:	20001c7c 	.word	0x20001c7c
  ldr r4, =_ebss
 8001878:	200038c4 	.word	0x200038c4

0800187c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800187c:	e7fe      	b.n	800187c <ADC1_COMP_IRQHandler>
	...

08001880 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001884:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <HAL_Init+0x24>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_Init+0x24>)
 800188a:	2110      	movs	r1, #16
 800188c:	430a      	orrs	r2, r1
 800188e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001890:	2003      	movs	r0, #3
 8001892:	f000 f809 	bl	80018a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001896:	f7ff fdad 	bl	80013f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
}
 800189c:	0018      	movs	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	40022000 	.word	0x40022000

080018a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b0:	4b14      	ldr	r3, [pc, #80]	; (8001904 <HAL_InitTick+0x5c>)
 80018b2:	681c      	ldr	r4, [r3, #0]
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <HAL_InitTick+0x60>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	0019      	movs	r1, r3
 80018ba:	23fa      	movs	r3, #250	; 0xfa
 80018bc:	0098      	lsls	r0, r3, #2
 80018be:	f7fe fc23 	bl	8000108 <__udivsi3>
 80018c2:	0003      	movs	r3, r0
 80018c4:	0019      	movs	r1, r3
 80018c6:	0020      	movs	r0, r4
 80018c8:	f7fe fc1e 	bl	8000108 <__udivsi3>
 80018cc:	0003      	movs	r3, r0
 80018ce:	0018      	movs	r0, r3
 80018d0:	f000 fd1f 	bl	8002312 <HAL_SYSTICK_Config>
 80018d4:	1e03      	subs	r3, r0, #0
 80018d6:	d001      	beq.n	80018dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e00f      	b.n	80018fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d80b      	bhi.n	80018fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	2301      	movs	r3, #1
 80018e6:	425b      	negs	r3, r3
 80018e8:	2200      	movs	r2, #0
 80018ea:	0018      	movs	r0, r3
 80018ec:	f000 fcec 	bl	80022c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_InitTick+0x64>)
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	0018      	movs	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	b003      	add	sp, #12
 8001902:	bd90      	pop	{r4, r7, pc}
 8001904:	20001c08 	.word	0x20001c08
 8001908:	20001c10 	.word	0x20001c10
 800190c:	20001c0c 	.word	0x20001c0c

08001910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_IncTick+0x1c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	001a      	movs	r2, r3
 800191a:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_IncTick+0x20>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	18d2      	adds	r2, r2, r3
 8001920:	4b03      	ldr	r3, [pc, #12]	; (8001930 <HAL_IncTick+0x20>)
 8001922:	601a      	str	r2, [r3, #0]
}
 8001924:	46c0      	nop			; (mov r8, r8)
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	20001c10 	.word	0x20001c10
 8001930:	20001eb8 	.word	0x20001eb8

08001934 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  return uwTick;
 8001938:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_GetTick+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	20001eb8 	.word	0x20001eb8

08001948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001950:	f7ff fff0 	bl	8001934 <HAL_GetTick>
 8001954:	0003      	movs	r3, r0
 8001956:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3301      	adds	r3, #1
 8001960:	d005      	beq.n	800196e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <HAL_Delay+0x44>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	001a      	movs	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	189b      	adds	r3, r3, r2
 800196c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800196e:	46c0      	nop			; (mov r8, r8)
 8001970:	f7ff ffe0 	bl	8001934 <HAL_GetTick>
 8001974:	0002      	movs	r2, r0
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	429a      	cmp	r2, r3
 800197e:	d8f7      	bhi.n	8001970 <HAL_Delay+0x28>
  {
  }
}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b004      	add	sp, #16
 8001988:	bd80      	pop	{r7, pc}
 800198a:	46c0      	nop			; (mov r8, r8)
 800198c:	20001c10 	.word	0x20001c10

08001990 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001998:	230f      	movs	r3, #15
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e125      	b.n	8001bfa <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10a      	bne.n	80019cc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2234      	movs	r2, #52	; 0x34
 80019c0:	2100      	movs	r1, #0
 80019c2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	0018      	movs	r0, r3
 80019c8:	f7ff fd3e 	bl	8001448 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d0:	2210      	movs	r2, #16
 80019d2:	4013      	ands	r3, r2
 80019d4:	d000      	beq.n	80019d8 <HAL_ADC_Init+0x48>
 80019d6:	e103      	b.n	8001be0 <HAL_ADC_Init+0x250>
 80019d8:	230f      	movs	r3, #15
 80019da:	18fb      	adds	r3, r7, r3
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d000      	beq.n	80019e4 <HAL_ADC_Init+0x54>
 80019e2:	e0fd      	b.n	8001be0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	2204      	movs	r2, #4
 80019ec:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80019ee:	d000      	beq.n	80019f2 <HAL_ADC_Init+0x62>
 80019f0:	e0f6      	b.n	8001be0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019f6:	4a83      	ldr	r2, [pc, #524]	; (8001c04 <HAL_ADC_Init+0x274>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	2202      	movs	r2, #2
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2203      	movs	r2, #3
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d112      	bne.n	8001a36 <HAL_ADC_Init+0xa6>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2201      	movs	r2, #1
 8001a18:	4013      	ands	r3, r2
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d009      	beq.n	8001a32 <HAL_ADC_Init+0xa2>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	2380      	movs	r3, #128	; 0x80
 8001a26:	021b      	lsls	r3, r3, #8
 8001a28:	401a      	ands	r2, r3
 8001a2a:	2380      	movs	r3, #128	; 0x80
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d101      	bne.n	8001a36 <HAL_ADC_Init+0xa6>
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <HAL_ADC_Init+0xa8>
 8001a36:	2300      	movs	r3, #0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d116      	bne.n	8001a6a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2218      	movs	r2, #24
 8001a44:	4393      	bics	r3, r2
 8001a46:	0019      	movs	r1, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	0899      	lsrs	r1, r3, #2
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4964      	ldr	r1, [pc, #400]	; (8001c08 <HAL_ADC_Init+0x278>)
 8001a76:	400a      	ands	r2, r1
 8001a78:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	7e1b      	ldrb	r3, [r3, #24]
 8001a7e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	7e5b      	ldrb	r3, [r3, #25]
 8001a84:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a86:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	7e9b      	ldrb	r3, [r3, #26]
 8001a8c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001a8e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d002      	beq.n	8001a9e <HAL_ADC_Init+0x10e>
 8001a98:	2380      	movs	r3, #128	; 0x80
 8001a9a:	015b      	lsls	r3, r3, #5
 8001a9c:	e000      	b.n	8001aa0 <HAL_ADC_Init+0x110>
 8001a9e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001aa0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001aa6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d101      	bne.n	8001ab4 <HAL_ADC_Init+0x124>
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	e000      	b.n	8001ab6 <HAL_ADC_Init+0x126>
 8001ab4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001ab6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2124      	movs	r1, #36	; 0x24
 8001abc:	5c5b      	ldrb	r3, [r3, r1]
 8001abe:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001ac0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ac2:	68ba      	ldr	r2, [r7, #8]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	7edb      	ldrb	r3, [r3, #27]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d115      	bne.n	8001afc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	7e9b      	ldrb	r3, [r3, #26]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	2280      	movs	r2, #128	; 0x80
 8001adc:	0252      	lsls	r2, r2, #9
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	e00b      	b.n	8001afc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae8:	2220      	movs	r2, #32
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001af4:	2201      	movs	r2, #1
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69da      	ldr	r2, [r3, #28]
 8001b00:	23c2      	movs	r3, #194	; 0xc2
 8001b02:	33ff      	adds	r3, #255	; 0xff
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d007      	beq.n	8001b18 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001b10:	4313      	orrs	r3, r2
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68d9      	ldr	r1, [r3, #12]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68ba      	ldr	r2, [r7, #8]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	055b      	lsls	r3, r3, #21
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d01b      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d017      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d013      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b48:	2b03      	cmp	r3, #3
 8001b4a:	d00f      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d00b      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	2b05      	cmp	r3, #5
 8001b5a:	d007      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b60:	2b06      	cmp	r3, #6
 8001b62:	d003      	beq.n	8001b6c <HAL_ADC_Init+0x1dc>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b68:	2b07      	cmp	r3, #7
 8001b6a:	d112      	bne.n	8001b92 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695a      	ldr	r2, [r3, #20]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2107      	movs	r1, #7
 8001b78:	438a      	bics	r2, r1
 8001b7a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6959      	ldr	r1, [r3, #20]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b86:	2207      	movs	r2, #7
 8001b88:	401a      	ands	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	4a1c      	ldr	r2, [pc, #112]	; (8001c0c <HAL_ADC_Init+0x27c>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d10b      	bne.n	8001bba <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	2203      	movs	r2, #3
 8001bae:	4393      	bics	r3, r2
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001bb8:	e01c      	b.n	8001bf4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bbe:	2212      	movs	r2, #18
 8001bc0:	4393      	bics	r3, r2
 8001bc2:	2210      	movs	r2, #16
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bce:	2201      	movs	r2, #1
 8001bd0:	431a      	orrs	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001bd6:	230f      	movs	r3, #15
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	2201      	movs	r2, #1
 8001bdc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001bde:	e009      	b.n	8001bf4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be4:	2210      	movs	r2, #16
 8001be6:	431a      	orrs	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001bec:	230f      	movs	r3, #15
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	781b      	ldrb	r3, [r3, #0]
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b004      	add	sp, #16
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			; (mov r8, r8)
 8001c04:	fffffefd 	.word	0xfffffefd
 8001c08:	fffe0219 	.word	0xfffe0219
 8001c0c:	833fffe7 	.word	0x833fffe7

08001c10 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c1c:	2317      	movs	r3, #23
 8001c1e:	18fb      	adds	r3, r7, r3
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d15e      	bne.n	8001cee <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2234      	movs	r2, #52	; 0x34
 8001c34:	5c9b      	ldrb	r3, [r3, r2]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d101      	bne.n	8001c3e <HAL_ADC_Start_DMA+0x2e>
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	e05e      	b.n	8001cfc <HAL_ADC_Start_DMA+0xec>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2234      	movs	r2, #52	; 0x34
 8001c42:	2101      	movs	r1, #1
 8001c44:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	7e5b      	ldrb	r3, [r3, #25]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d007      	beq.n	8001c5e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001c4e:	2317      	movs	r3, #23
 8001c50:	18fc      	adds	r4, r7, r3
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 f983 	bl	8001f60 <ADC_Enable>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c5e:	2317      	movs	r3, #23
 8001c60:	18fb      	adds	r3, r7, r3
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d146      	bne.n	8001cf6 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c6c:	4a25      	ldr	r2, [pc, #148]	; (8001d04 <HAL_ADC_Start_DMA+0xf4>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2280      	movs	r2, #128	; 0x80
 8001c72:	0052      	lsls	r2, r2, #1
 8001c74:	431a      	orrs	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2234      	movs	r2, #52	; 0x34
 8001c84:	2100      	movs	r1, #0
 8001c86:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	4a1e      	ldr	r2, [pc, #120]	; (8001d08 <HAL_ADC_Start_DMA+0xf8>)
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c94:	4a1d      	ldr	r2, [pc, #116]	; (8001d0c <HAL_ADC_Start_DMA+0xfc>)
 8001c96:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <HAL_ADC_Start_DMA+0x100>)
 8001c9e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	221c      	movs	r2, #28
 8001ca6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2110      	movs	r1, #16
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	3340      	adds	r3, #64	; 0x40
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f000 fb70 	bl	80023bc <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2104      	movs	r1, #4
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	e003      	b.n	8001cf6 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001cee:	2317      	movs	r3, #23
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001cf6:	2317      	movs	r3, #23
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	781b      	ldrb	r3, [r3, #0]
}
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b007      	add	sp, #28
 8001d02:	bd90      	pop	{r4, r7, pc}
 8001d04:	fffff0fe 	.word	0xfffff0fe
 8001d08:	08002069 	.word	0x08002069
 8001d0c:	0800211d 	.word	0x0800211d
 8001d10:	0800213b 	.word	0x0800213b

08001d14 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d1c:	46c0      	nop			; (mov r8, r8)
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	b002      	add	sp, #8
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d2c:	46c0      	nop			; (mov r8, r8)
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	b002      	add	sp, #8
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b002      	add	sp, #8
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d4e:	230f      	movs	r3, #15
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	2200      	movs	r2, #0
 8001d54:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	055b      	lsls	r3, r3, #21
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d011      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x46>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d00d      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x46>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d009      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x46>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d005      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x46>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	d001      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x46>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2234      	movs	r2, #52	; 0x34
 8001d8e:	5c9b      	ldrb	r3, [r3, r2]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d101      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x54>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e0d0      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x1f6>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2234      	movs	r2, #52	; 0x34
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2204      	movs	r2, #4
 8001da8:	4013      	ands	r3, r2
 8001daa:	d000      	beq.n	8001dae <HAL_ADC_ConfigChannel+0x6a>
 8001dac:	e0b4      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4a64      	ldr	r2, [pc, #400]	; (8001f44 <HAL_ADC_ConfigChannel+0x200>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d100      	bne.n	8001dba <HAL_ADC_ConfigChannel+0x76>
 8001db8:	e082      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	409a      	lsls	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	055b      	lsls	r3, r3, #21
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d037      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d033      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d02f      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d02b      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d027      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e00:	2b05      	cmp	r3, #5
 8001e02:	d023      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e08:	2b06      	cmp	r3, #6
 8001e0a:	d01f      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e10:	2b07      	cmp	r3, #7
 8001e12:	d01b      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	2107      	movs	r1, #7
 8001e20:	400b      	ands	r3, r1
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d012      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	695a      	ldr	r2, [r3, #20]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2107      	movs	r1, #7
 8001e32:	438a      	bics	r2, r1
 8001e34:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6959      	ldr	r1, [r3, #20]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2207      	movs	r2, #7
 8001e42:	401a      	ands	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b10      	cmp	r3, #16
 8001e52:	d007      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0x120>
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b11      	cmp	r3, #17
 8001e5a:	d003      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0x120>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2b12      	cmp	r3, #18
 8001e62:	d163      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001e64:	4b38      	ldr	r3, [pc, #224]	; (8001f48 <HAL_ADC_ConfigChannel+0x204>)
 8001e66:	6819      	ldr	r1, [r3, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b10      	cmp	r3, #16
 8001e6e:	d009      	beq.n	8001e84 <HAL_ADC_ConfigChannel+0x140>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b11      	cmp	r3, #17
 8001e76:	d102      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x13a>
 8001e78:	2380      	movs	r3, #128	; 0x80
 8001e7a:	03db      	lsls	r3, r3, #15
 8001e7c:	e004      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x144>
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	045b      	lsls	r3, r3, #17
 8001e82:	e001      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x144>
 8001e84:	2380      	movs	r3, #128	; 0x80
 8001e86:	041b      	lsls	r3, r3, #16
 8001e88:	4a2f      	ldr	r2, [pc, #188]	; (8001f48 <HAL_ADC_ConfigChannel+0x204>)
 8001e8a:	430b      	orrs	r3, r1
 8001e8c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2b10      	cmp	r3, #16
 8001e94:	d14a      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e96:	4b2d      	ldr	r3, [pc, #180]	; (8001f4c <HAL_ADC_ConfigChannel+0x208>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	492d      	ldr	r1, [pc, #180]	; (8001f50 <HAL_ADC_ConfigChannel+0x20c>)
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7fe f933 	bl	8000108 <__udivsi3>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	001a      	movs	r2, r3
 8001ea6:	0013      	movs	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	189b      	adds	r3, r3, r2
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001eb0:	e002      	b.n	8001eb8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f9      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x16e>
 8001ebe:	e035      	b.n	8001f2c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2101      	movs	r1, #1
 8001ecc:	4099      	lsls	r1, r3
 8001ece:	000b      	movs	r3, r1
 8001ed0:	43d9      	mvns	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	400a      	ands	r2, r1
 8001ed8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2b10      	cmp	r3, #16
 8001ee0:	d007      	beq.n	8001ef2 <HAL_ADC_ConfigChannel+0x1ae>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2b11      	cmp	r3, #17
 8001ee8:	d003      	beq.n	8001ef2 <HAL_ADC_ConfigChannel+0x1ae>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2b12      	cmp	r3, #18
 8001ef0:	d11c      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <HAL_ADC_ConfigChannel+0x204>)
 8001ef4:	6819      	ldr	r1, [r3, #0]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b10      	cmp	r3, #16
 8001efc:	d007      	beq.n	8001f0e <HAL_ADC_ConfigChannel+0x1ca>
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b11      	cmp	r3, #17
 8001f04:	d101      	bne.n	8001f0a <HAL_ADC_ConfigChannel+0x1c6>
 8001f06:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <HAL_ADC_ConfigChannel+0x210>)
 8001f08:	e002      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x1cc>
 8001f0a:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <HAL_ADC_ConfigChannel+0x214>)
 8001f0c:	e000      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x1cc>
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <HAL_ADC_ConfigChannel+0x218>)
 8001f10:	4a0d      	ldr	r2, [pc, #52]	; (8001f48 <HAL_ADC_ConfigChannel+0x204>)
 8001f12:	400b      	ands	r3, r1
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	e009      	b.n	8001f2c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1c:	2220      	movs	r2, #32
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001f24:	230f      	movs	r3, #15
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2234      	movs	r2, #52	; 0x34
 8001f30:	2100      	movs	r1, #0
 8001f32:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001f34:	230f      	movs	r3, #15
 8001f36:	18fb      	adds	r3, r7, r3
 8001f38:	781b      	ldrb	r3, [r3, #0]
}
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b004      	add	sp, #16
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	00001001 	.word	0x00001001
 8001f48:	40012708 	.word	0x40012708
 8001f4c:	20001c08 	.word	0x20001c08
 8001f50:	000f4240 	.word	0x000f4240
 8001f54:	ffbfffff 	.word	0xffbfffff
 8001f58:	feffffff 	.word	0xfeffffff
 8001f5c:	ff7fffff 	.word	0xff7fffff

08001f60 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2203      	movs	r2, #3
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d112      	bne.n	8001fa4 <ADC_Enable+0x44>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2201      	movs	r2, #1
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d009      	beq.n	8001fa0 <ADC_Enable+0x40>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	401a      	ands	r2, r3
 8001f98:	2380      	movs	r3, #128	; 0x80
 8001f9a:	021b      	lsls	r3, r3, #8
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d101      	bne.n	8001fa4 <ADC_Enable+0x44>
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e000      	b.n	8001fa6 <ADC_Enable+0x46>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d152      	bne.n	8002050 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	4a2a      	ldr	r2, [pc, #168]	; (800205c <ADC_Enable+0xfc>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d00d      	beq.n	8001fd2 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fba:	2210      	movs	r2, #16
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e03f      	b.n	8002052 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2101      	movs	r1, #1
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fe2:	4b1f      	ldr	r3, [pc, #124]	; (8002060 <ADC_Enable+0x100>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	491f      	ldr	r1, [pc, #124]	; (8002064 <ADC_Enable+0x104>)
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f7fe f88d 	bl	8000108 <__udivsi3>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ff2:	e002      	b.n	8001ffa <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1f9      	bne.n	8001ff4 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002000:	f7ff fc98 	bl	8001934 <HAL_GetTick>
 8002004:	0003      	movs	r3, r0
 8002006:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002008:	e01b      	b.n	8002042 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800200a:	f7ff fc93 	bl	8001934 <HAL_GetTick>
 800200e:	0002      	movs	r2, r0
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d914      	bls.n	8002042 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	2b01      	cmp	r3, #1
 8002024:	d00d      	beq.n	8002042 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800202a:	2210      	movs	r2, #16
 800202c:	431a      	orrs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002036:	2201      	movs	r2, #1
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e007      	b.n	8002052 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2201      	movs	r2, #1
 800204a:	4013      	ands	r3, r2
 800204c:	2b01      	cmp	r3, #1
 800204e:	d1dc      	bne.n	800200a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	0018      	movs	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	b004      	add	sp, #16
 8002058:	bd80      	pop	{r7, pc}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	80000017 	.word	0x80000017
 8002060:	20001c08 	.word	0x20001c08
 8002064:	000f4240 	.word	0x000f4240

08002068 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207a:	2250      	movs	r2, #80	; 0x50
 800207c:	4013      	ands	r3, r2
 800207e:	d140      	bne.n	8002102 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002084:	2280      	movs	r2, #128	; 0x80
 8002086:	0092      	lsls	r2, r2, #2
 8002088:	431a      	orrs	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	23c0      	movs	r3, #192	; 0xc0
 8002096:	011b      	lsls	r3, r3, #4
 8002098:	4013      	ands	r3, r2
 800209a:	d12d      	bne.n	80020f8 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d129      	bne.n	80020f8 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2208      	movs	r2, #8
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d122      	bne.n	80020f8 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2204      	movs	r2, #4
 80020ba:	4013      	ands	r3, r2
 80020bc:	d110      	bne.n	80020e0 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	210c      	movs	r1, #12
 80020ca:	438a      	bics	r2, r1
 80020cc:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d2:	4a11      	ldr	r2, [pc, #68]	; (8002118 <ADC_DMAConvCplt+0xb0>)
 80020d4:	4013      	ands	r3, r2
 80020d6:	2201      	movs	r2, #1
 80020d8:	431a      	orrs	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	639a      	str	r2, [r3, #56]	; 0x38
 80020de:	e00b      	b.n	80020f8 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e4:	2220      	movs	r2, #32
 80020e6:	431a      	orrs	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f0:	2201      	movs	r2, #1
 80020f2:	431a      	orrs	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	0018      	movs	r0, r3
 80020fc:	f7ff fe0a 	bl	8001d14 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002100:	e005      	b.n	800210e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	0010      	movs	r0, r2
 800210c:	4798      	blx	r3
}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	46bd      	mov	sp, r7
 8002112:	b004      	add	sp, #16
 8002114:	bd80      	pop	{r7, pc}
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	fffffefe 	.word	0xfffffefe

0800211c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	0018      	movs	r0, r3
 800212e:	f7ff fdf9 	bl	8001d24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	46bd      	mov	sp, r7
 8002136:	b004      	add	sp, #16
 8002138:	bd80      	pop	{r7, pc}

0800213a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214c:	2240      	movs	r2, #64	; 0x40
 800214e:	431a      	orrs	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002158:	2204      	movs	r2, #4
 800215a:	431a      	orrs	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	0018      	movs	r0, r3
 8002164:	f7ff fde6 	bl	8001d34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002168:	46c0      	nop			; (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	b004      	add	sp, #16
 800216e:	bd80      	pop	{r7, pc}

08002170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	0002      	movs	r2, r0
 8002178:	1dfb      	adds	r3, r7, #7
 800217a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800217c:	1dfb      	adds	r3, r7, #7
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b7f      	cmp	r3, #127	; 0x7f
 8002182:	d809      	bhi.n	8002198 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002184:	1dfb      	adds	r3, r7, #7
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	001a      	movs	r2, r3
 800218a:	231f      	movs	r3, #31
 800218c:	401a      	ands	r2, r3
 800218e:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <__NVIC_EnableIRQ+0x30>)
 8002190:	2101      	movs	r1, #1
 8002192:	4091      	lsls	r1, r2
 8002194:	000a      	movs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
  }
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	e000e100 	.word	0xe000e100

080021a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	0002      	movs	r2, r0
 80021ac:	6039      	str	r1, [r7, #0]
 80021ae:	1dfb      	adds	r3, r7, #7
 80021b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021b2:	1dfb      	adds	r3, r7, #7
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b7f      	cmp	r3, #127	; 0x7f
 80021b8:	d828      	bhi.n	800220c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021ba:	4a2f      	ldr	r2, [pc, #188]	; (8002278 <__NVIC_SetPriority+0xd4>)
 80021bc:	1dfb      	adds	r3, r7, #7
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b25b      	sxtb	r3, r3
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	33c0      	adds	r3, #192	; 0xc0
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	589b      	ldr	r3, [r3, r2]
 80021ca:	1dfa      	adds	r2, r7, #7
 80021cc:	7812      	ldrb	r2, [r2, #0]
 80021ce:	0011      	movs	r1, r2
 80021d0:	2203      	movs	r2, #3
 80021d2:	400a      	ands	r2, r1
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	21ff      	movs	r1, #255	; 0xff
 80021d8:	4091      	lsls	r1, r2
 80021da:	000a      	movs	r2, r1
 80021dc:	43d2      	mvns	r2, r2
 80021de:	401a      	ands	r2, r3
 80021e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	019b      	lsls	r3, r3, #6
 80021e6:	22ff      	movs	r2, #255	; 0xff
 80021e8:	401a      	ands	r2, r3
 80021ea:	1dfb      	adds	r3, r7, #7
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	0018      	movs	r0, r3
 80021f0:	2303      	movs	r3, #3
 80021f2:	4003      	ands	r3, r0
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021f8:	481f      	ldr	r0, [pc, #124]	; (8002278 <__NVIC_SetPriority+0xd4>)
 80021fa:	1dfb      	adds	r3, r7, #7
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	b25b      	sxtb	r3, r3
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	430a      	orrs	r2, r1
 8002204:	33c0      	adds	r3, #192	; 0xc0
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800220a:	e031      	b.n	8002270 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800220c:	4a1b      	ldr	r2, [pc, #108]	; (800227c <__NVIC_SetPriority+0xd8>)
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	0019      	movs	r1, r3
 8002214:	230f      	movs	r3, #15
 8002216:	400b      	ands	r3, r1
 8002218:	3b08      	subs	r3, #8
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3306      	adds	r3, #6
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	18d3      	adds	r3, r2, r3
 8002222:	3304      	adds	r3, #4
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	1dfa      	adds	r2, r7, #7
 8002228:	7812      	ldrb	r2, [r2, #0]
 800222a:	0011      	movs	r1, r2
 800222c:	2203      	movs	r2, #3
 800222e:	400a      	ands	r2, r1
 8002230:	00d2      	lsls	r2, r2, #3
 8002232:	21ff      	movs	r1, #255	; 0xff
 8002234:	4091      	lsls	r1, r2
 8002236:	000a      	movs	r2, r1
 8002238:	43d2      	mvns	r2, r2
 800223a:	401a      	ands	r2, r3
 800223c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	019b      	lsls	r3, r3, #6
 8002242:	22ff      	movs	r2, #255	; 0xff
 8002244:	401a      	ands	r2, r3
 8002246:	1dfb      	adds	r3, r7, #7
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	0018      	movs	r0, r3
 800224c:	2303      	movs	r3, #3
 800224e:	4003      	ands	r3, r0
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002254:	4809      	ldr	r0, [pc, #36]	; (800227c <__NVIC_SetPriority+0xd8>)
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	001c      	movs	r4, r3
 800225c:	230f      	movs	r3, #15
 800225e:	4023      	ands	r3, r4
 8002260:	3b08      	subs	r3, #8
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	430a      	orrs	r2, r1
 8002266:	3306      	adds	r3, #6
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	18c3      	adds	r3, r0, r3
 800226c:	3304      	adds	r3, #4
 800226e:	601a      	str	r2, [r3, #0]
}
 8002270:	46c0      	nop			; (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b003      	add	sp, #12
 8002276:	bd90      	pop	{r4, r7, pc}
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	1e5a      	subs	r2, r3, #1
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	045b      	lsls	r3, r3, #17
 8002290:	429a      	cmp	r2, r3
 8002292:	d301      	bcc.n	8002298 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002294:	2301      	movs	r3, #1
 8002296:	e010      	b.n	80022ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002298:	4b0a      	ldr	r3, [pc, #40]	; (80022c4 <SysTick_Config+0x44>)
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	3a01      	subs	r2, #1
 800229e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022a0:	2301      	movs	r3, #1
 80022a2:	425b      	negs	r3, r3
 80022a4:	2103      	movs	r1, #3
 80022a6:	0018      	movs	r0, r3
 80022a8:	f7ff ff7c 	bl	80021a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <SysTick_Config+0x44>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022b2:	4b04      	ldr	r3, [pc, #16]	; (80022c4 <SysTick_Config+0x44>)
 80022b4:	2207      	movs	r2, #7
 80022b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	0018      	movs	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	b002      	add	sp, #8
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	e000e010 	.word	0xe000e010

080022c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	210f      	movs	r1, #15
 80022d4:	187b      	adds	r3, r7, r1
 80022d6:	1c02      	adds	r2, r0, #0
 80022d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	187b      	adds	r3, r7, r1
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	b25b      	sxtb	r3, r3
 80022e2:	0011      	movs	r1, r2
 80022e4:	0018      	movs	r0, r3
 80022e6:	f7ff ff5d 	bl	80021a4 <__NVIC_SetPriority>
}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b004      	add	sp, #16
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	0002      	movs	r2, r0
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022fe:	1dfb      	adds	r3, r7, #7
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b25b      	sxtb	r3, r3
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ff33 	bl	8002170 <__NVIC_EnableIRQ>
}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	46bd      	mov	sp, r7
 800230e:	b002      	add	sp, #8
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	0018      	movs	r0, r3
 800231e:	f7ff ffaf 	bl	8002280 <SysTick_Config>
 8002322:	0003      	movs	r3, r0
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e036      	b.n	80023b0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2221      	movs	r2, #33	; 0x21
 8002346:	2102      	movs	r1, #2
 8002348:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4a18      	ldr	r2, [pc, #96]	; (80023b8 <HAL_DMA_Init+0x8c>)
 8002356:	4013      	ands	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002362:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	0018      	movs	r0, r3
 8002394:	f000 f946 	bl	8002624 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2221      	movs	r2, #33	; 0x21
 80023a2:	2101      	movs	r1, #1
 80023a4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2220      	movs	r2, #32
 80023aa:	2100      	movs	r1, #0
 80023ac:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}  
 80023b0:	0018      	movs	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	b004      	add	sp, #16
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	ffffc00f 	.word	0xffffc00f

080023bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80023ca:	2317      	movs	r3, #23
 80023cc:	18fb      	adds	r3, r7, r3
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2220      	movs	r2, #32
 80023d6:	5c9b      	ldrb	r3, [r3, r2]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_DMA_Start_IT+0x24>
 80023dc:	2302      	movs	r3, #2
 80023de:	e04f      	b.n	8002480 <HAL_DMA_Start_IT+0xc4>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2220      	movs	r2, #32
 80023e4:	2101      	movs	r1, #1
 80023e6:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2221      	movs	r2, #33	; 0x21
 80023ec:	5c9b      	ldrb	r3, [r3, r2]
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d13a      	bne.n	800246a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2221      	movs	r2, #33	; 0x21
 80023f8:	2102      	movs	r1, #2
 80023fa:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2101      	movs	r1, #1
 800240e:	438a      	bics	r2, r1
 8002410:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	68b9      	ldr	r1, [r7, #8]
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 f8d7 	bl	80025cc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d008      	beq.n	8002438 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	210e      	movs	r1, #14
 8002432:	430a      	orrs	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	e00f      	b.n	8002458 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	210a      	movs	r1, #10
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2104      	movs	r1, #4
 8002454:	438a      	bics	r2, r1
 8002456:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2101      	movs	r1, #1
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e007      	b.n	800247a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2220      	movs	r2, #32
 800246e:	2100      	movs	r1, #0
 8002470:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002472:	2317      	movs	r3, #23
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	2202      	movs	r2, #2
 8002478:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 800247a:	2317      	movs	r3, #23
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	781b      	ldrb	r3, [r3, #0]
} 
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b006      	add	sp, #24
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	2204      	movs	r2, #4
 80024a6:	409a      	lsls	r2, r3
 80024a8:	0013      	movs	r3, r2
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4013      	ands	r3, r2
 80024ae:	d024      	beq.n	80024fa <HAL_DMA_IRQHandler+0x72>
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2204      	movs	r2, #4
 80024b4:	4013      	ands	r3, r2
 80024b6:	d020      	beq.n	80024fa <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2220      	movs	r2, #32
 80024c0:	4013      	ands	r3, r2
 80024c2:	d107      	bne.n	80024d4 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2104      	movs	r1, #4
 80024d0:	438a      	bics	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024dc:	2104      	movs	r1, #4
 80024de:	4091      	lsls	r1, r2
 80024e0:	000a      	movs	r2, r1
 80024e2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d100      	bne.n	80024ee <HAL_DMA_IRQHandler+0x66>
 80024ec:	e06a      	b.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	0010      	movs	r0, r2
 80024f6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80024f8:	e064      	b.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	2202      	movs	r2, #2
 8002500:	409a      	lsls	r2, r3
 8002502:	0013      	movs	r3, r2
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	4013      	ands	r3, r2
 8002508:	d02b      	beq.n	8002562 <HAL_DMA_IRQHandler+0xda>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2202      	movs	r2, #2
 800250e:	4013      	ands	r3, r2
 8002510:	d027      	beq.n	8002562 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2220      	movs	r2, #32
 800251a:	4013      	ands	r3, r2
 800251c:	d10b      	bne.n	8002536 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	210a      	movs	r1, #10
 800252a:	438a      	bics	r2, r1
 800252c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2221      	movs	r2, #33	; 0x21
 8002532:	2101      	movs	r1, #1
 8002534:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253e:	2102      	movs	r1, #2
 8002540:	4091      	lsls	r1, r2
 8002542:	000a      	movs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2220      	movs	r2, #32
 800254a:	2100      	movs	r1, #0
 800254c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	2b00      	cmp	r3, #0
 8002554:	d036      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	0010      	movs	r0, r2
 800255e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002560:	e030      	b.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	2208      	movs	r2, #8
 8002568:	409a      	lsls	r2, r3
 800256a:	0013      	movs	r3, r2
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4013      	ands	r3, r2
 8002570:	d028      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2208      	movs	r2, #8
 8002576:	4013      	ands	r3, r2
 8002578:	d024      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	210e      	movs	r1, #14
 8002586:	438a      	bics	r2, r1
 8002588:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002592:	2101      	movs	r1, #1
 8002594:	4091      	lsls	r1, r2
 8002596:	000a      	movs	r2, r1
 8002598:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2221      	movs	r2, #33	; 0x21
 80025a4:	2101      	movs	r1, #1
 80025a6:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2220      	movs	r2, #32
 80025ac:	2100      	movs	r1, #0
 80025ae:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	0010      	movs	r0, r2
 80025c0:	4798      	blx	r3
    }
   }
}  
 80025c2:	e7ff      	b.n	80025c4 <HAL_DMA_IRQHandler+0x13c>
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b004      	add	sp, #16
 80025ca:	bd80      	pop	{r7, pc}

080025cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
 80025d8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e2:	2101      	movs	r1, #1
 80025e4:	4091      	lsls	r1, r2
 80025e6:	000a      	movs	r2, r1
 80025e8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d108      	bne.n	800260c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800260a:	e007      	b.n	800261c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	60da      	str	r2, [r3, #12]
}
 800261c:	46c0      	nop			; (mov r8, r8)
 800261e:	46bd      	mov	sp, r7
 8002620:	b004      	add	sp, #16
 8002622:	bd80      	pop	{r7, pc}

08002624 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	001a      	movs	r2, r3
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <DMA_CalcBaseAndBitshift+0x60>)
 8002634:	429a      	cmp	r2, r3
 8002636:	d810      	bhi.n	800265a <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a12      	ldr	r2, [pc, #72]	; (8002688 <DMA_CalcBaseAndBitshift+0x64>)
 800263e:	4694      	mov	ip, r2
 8002640:	4463      	add	r3, ip
 8002642:	2114      	movs	r1, #20
 8002644:	0018      	movs	r0, r3
 8002646:	f7fd fd5f 	bl	8000108 <__udivsi3>
 800264a:	0003      	movs	r3, r0
 800264c:	009a      	lsls	r2, r3, #2
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a0d      	ldr	r2, [pc, #52]	; (800268c <DMA_CalcBaseAndBitshift+0x68>)
 8002656:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002658:	e00f      	b.n	800267a <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a0c      	ldr	r2, [pc, #48]	; (8002690 <DMA_CalcBaseAndBitshift+0x6c>)
 8002660:	4694      	mov	ip, r2
 8002662:	4463      	add	r3, ip
 8002664:	2114      	movs	r1, #20
 8002666:	0018      	movs	r0, r3
 8002668:	f7fd fd4e 	bl	8000108 <__udivsi3>
 800266c:	0003      	movs	r3, r0
 800266e:	009a      	lsls	r2, r3, #2
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a07      	ldr	r2, [pc, #28]	; (8002694 <DMA_CalcBaseAndBitshift+0x70>)
 8002678:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b002      	add	sp, #8
 8002680:	bd80      	pop	{r7, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	40020407 	.word	0x40020407
 8002688:	bffdfff8 	.word	0xbffdfff8
 800268c:	40020000 	.word	0x40020000
 8002690:	bffdfbf8 	.word	0xbffdfbf8
 8002694:	40020400 	.word	0x40020400

08002698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026a2:	2300      	movs	r3, #0
 80026a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a6:	e155      	b.n	8002954 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2101      	movs	r1, #1
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4091      	lsls	r1, r2
 80026b2:	000a      	movs	r2, r1
 80026b4:	4013      	ands	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d100      	bne.n	80026c0 <HAL_GPIO_Init+0x28>
 80026be:	e146      	b.n	800294e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2203      	movs	r2, #3
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d005      	beq.n	80026d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2203      	movs	r2, #3
 80026d2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d130      	bne.n	800273a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	2203      	movs	r2, #3
 80026e4:	409a      	lsls	r2, r3
 80026e6:	0013      	movs	r3, r2
 80026e8:	43da      	mvns	r2, r3
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	409a      	lsls	r2, r3
 80026fa:	0013      	movs	r3, r2
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4313      	orrs	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800270e:	2201      	movs	r2, #1
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
 8002714:	0013      	movs	r3, r2
 8002716:	43da      	mvns	r2, r3
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	091b      	lsrs	r3, r3, #4
 8002724:	2201      	movs	r2, #1
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
 800272c:	0013      	movs	r3, r2
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2203      	movs	r2, #3
 8002740:	4013      	ands	r3, r2
 8002742:	2b03      	cmp	r3, #3
 8002744:	d017      	beq.n	8002776 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	2203      	movs	r2, #3
 8002752:	409a      	lsls	r2, r3
 8002754:	0013      	movs	r3, r2
 8002756:	43da      	mvns	r2, r3
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	409a      	lsls	r2, r3
 8002768:	0013      	movs	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	4313      	orrs	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2203      	movs	r2, #3
 800277c:	4013      	ands	r3, r2
 800277e:	2b02      	cmp	r3, #2
 8002780:	d123      	bne.n	80027ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	08da      	lsrs	r2, r3, #3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3208      	adds	r2, #8
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	58d3      	ldr	r3, [r2, r3]
 800278e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2207      	movs	r2, #7
 8002794:	4013      	ands	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	220f      	movs	r2, #15
 800279a:	409a      	lsls	r2, r3
 800279c:	0013      	movs	r3, r2
 800279e:	43da      	mvns	r2, r3
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	691a      	ldr	r2, [r3, #16]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	2107      	movs	r1, #7
 80027ae:	400b      	ands	r3, r1
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	409a      	lsls	r2, r3
 80027b4:	0013      	movs	r3, r2
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	08da      	lsrs	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3208      	adds	r2, #8
 80027c4:	0092      	lsls	r2, r2, #2
 80027c6:	6939      	ldr	r1, [r7, #16]
 80027c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	2203      	movs	r2, #3
 80027d6:	409a      	lsls	r2, r3
 80027d8:	0013      	movs	r3, r2
 80027da:	43da      	mvns	r2, r3
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	4013      	ands	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2203      	movs	r2, #3
 80027e8:	401a      	ands	r2, r3
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	409a      	lsls	r2, r3
 80027f0:	0013      	movs	r3, r2
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	23c0      	movs	r3, #192	; 0xc0
 8002804:	029b      	lsls	r3, r3, #10
 8002806:	4013      	ands	r3, r2
 8002808:	d100      	bne.n	800280c <HAL_GPIO_Init+0x174>
 800280a:	e0a0      	b.n	800294e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280c:	4b57      	ldr	r3, [pc, #348]	; (800296c <HAL_GPIO_Init+0x2d4>)
 800280e:	699a      	ldr	r2, [r3, #24]
 8002810:	4b56      	ldr	r3, [pc, #344]	; (800296c <HAL_GPIO_Init+0x2d4>)
 8002812:	2101      	movs	r1, #1
 8002814:	430a      	orrs	r2, r1
 8002816:	619a      	str	r2, [r3, #24]
 8002818:	4b54      	ldr	r3, [pc, #336]	; (800296c <HAL_GPIO_Init+0x2d4>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	2201      	movs	r2, #1
 800281e:	4013      	ands	r3, r2
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002824:	4a52      	ldr	r2, [pc, #328]	; (8002970 <HAL_GPIO_Init+0x2d8>)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	089b      	lsrs	r3, r3, #2
 800282a:	3302      	adds	r3, #2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	589b      	ldr	r3, [r3, r2]
 8002830:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2203      	movs	r2, #3
 8002836:	4013      	ands	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	220f      	movs	r2, #15
 800283c:	409a      	lsls	r2, r3
 800283e:	0013      	movs	r3, r2
 8002840:	43da      	mvns	r2, r3
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	4013      	ands	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	2390      	movs	r3, #144	; 0x90
 800284c:	05db      	lsls	r3, r3, #23
 800284e:	429a      	cmp	r2, r3
 8002850:	d019      	beq.n	8002886 <HAL_GPIO_Init+0x1ee>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a47      	ldr	r2, [pc, #284]	; (8002974 <HAL_GPIO_Init+0x2dc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_GPIO_Init+0x1ea>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a46      	ldr	r2, [pc, #280]	; (8002978 <HAL_GPIO_Init+0x2e0>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00d      	beq.n	800287e <HAL_GPIO_Init+0x1e6>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a45      	ldr	r2, [pc, #276]	; (800297c <HAL_GPIO_Init+0x2e4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <HAL_GPIO_Init+0x1e2>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a44      	ldr	r2, [pc, #272]	; (8002980 <HAL_GPIO_Init+0x2e8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d101      	bne.n	8002876 <HAL_GPIO_Init+0x1de>
 8002872:	2304      	movs	r3, #4
 8002874:	e008      	b.n	8002888 <HAL_GPIO_Init+0x1f0>
 8002876:	2305      	movs	r3, #5
 8002878:	e006      	b.n	8002888 <HAL_GPIO_Init+0x1f0>
 800287a:	2303      	movs	r3, #3
 800287c:	e004      	b.n	8002888 <HAL_GPIO_Init+0x1f0>
 800287e:	2302      	movs	r3, #2
 8002880:	e002      	b.n	8002888 <HAL_GPIO_Init+0x1f0>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x1f0>
 8002886:	2300      	movs	r3, #0
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	2103      	movs	r1, #3
 800288c:	400a      	ands	r2, r1
 800288e:	0092      	lsls	r2, r2, #2
 8002890:	4093      	lsls	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002898:	4935      	ldr	r1, [pc, #212]	; (8002970 <HAL_GPIO_Init+0x2d8>)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a6:	4b37      	ldr	r3, [pc, #220]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	43da      	mvns	r2, r3
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4013      	ands	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	025b      	lsls	r3, r3, #9
 80028be:	4013      	ands	r3, r2
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80028ca:	4b2e      	ldr	r3, [pc, #184]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80028d0:	4b2c      	ldr	r3, [pc, #176]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	43da      	mvns	r2, r3
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	4013      	ands	r3, r2
 80028de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	029b      	lsls	r3, r3, #10
 80028e8:	4013      	ands	r3, r2
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80028f4:	4b23      	ldr	r3, [pc, #140]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028fa:	4b22      	ldr	r3, [pc, #136]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	43da      	mvns	r2, r3
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	035b      	lsls	r3, r3, #13
 8002912:	4013      	ands	r3, r2
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800291e:	4b19      	ldr	r3, [pc, #100]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002924:	4b17      	ldr	r3, [pc, #92]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	43da      	mvns	r2, r3
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4013      	ands	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	039b      	lsls	r3, r3, #14
 800293c:	4013      	ands	r3, r2
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4313      	orrs	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002948:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <HAL_GPIO_Init+0x2ec>)
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	3301      	adds	r3, #1
 8002952:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	40da      	lsrs	r2, r3
 800295c:	1e13      	subs	r3, r2, #0
 800295e:	d000      	beq.n	8002962 <HAL_GPIO_Init+0x2ca>
 8002960:	e6a2      	b.n	80026a8 <HAL_GPIO_Init+0x10>
  } 
}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b006      	add	sp, #24
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40021000 	.word	0x40021000
 8002970:	40010000 	.word	0x40010000
 8002974:	48000400 	.word	0x48000400
 8002978:	48000800 	.word	0x48000800
 800297c:	48000c00 	.word	0x48000c00
 8002980:	48001000 	.word	0x48001000
 8002984:	40010400 	.word	0x40010400

08002988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	0008      	movs	r0, r1
 8002992:	0011      	movs	r1, r2
 8002994:	1cbb      	adds	r3, r7, #2
 8002996:	1c02      	adds	r2, r0, #0
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	1c7b      	adds	r3, r7, #1
 800299c:	1c0a      	adds	r2, r1, #0
 800299e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029a0:	1c7b      	adds	r3, r7, #1
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d004      	beq.n	80029b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029a8:	1cbb      	adds	r3, r7, #2
 80029aa:	881a      	ldrh	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029b0:	e003      	b.n	80029ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029b2:	1cbb      	adds	r3, r7, #2
 80029b4:	881a      	ldrh	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	46bd      	mov	sp, r7
 80029be:	b002      	add	sp, #8
 80029c0:	bd80      	pop	{r7, pc}
	...

080029c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d102      	bne.n	80029d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	f000 fb76 	bl	80030c4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2201      	movs	r2, #1
 80029de:	4013      	ands	r3, r2
 80029e0:	d100      	bne.n	80029e4 <HAL_RCC_OscConfig+0x20>
 80029e2:	e08e      	b.n	8002b02 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80029e4:	4bc5      	ldr	r3, [pc, #788]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	220c      	movs	r2, #12
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d00e      	beq.n	8002a0e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029f0:	4bc2      	ldr	r3, [pc, #776]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	220c      	movs	r2, #12
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d117      	bne.n	8002a2c <HAL_RCC_OscConfig+0x68>
 80029fc:	4bbf      	ldr	r3, [pc, #764]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	23c0      	movs	r3, #192	; 0xc0
 8002a02:	025b      	lsls	r3, r3, #9
 8002a04:	401a      	ands	r2, r3
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	025b      	lsls	r3, r3, #9
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d10e      	bne.n	8002a2c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0e:	4bbb      	ldr	r3, [pc, #748]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	029b      	lsls	r3, r3, #10
 8002a16:	4013      	ands	r3, r2
 8002a18:	d100      	bne.n	8002a1c <HAL_RCC_OscConfig+0x58>
 8002a1a:	e071      	b.n	8002b00 <HAL_RCC_OscConfig+0x13c>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d000      	beq.n	8002a26 <HAL_RCC_OscConfig+0x62>
 8002a24:	e06c      	b.n	8002b00 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	f000 fb4c 	bl	80030c4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d107      	bne.n	8002a44 <HAL_RCC_OscConfig+0x80>
 8002a34:	4bb1      	ldr	r3, [pc, #708]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4bb0      	ldr	r3, [pc, #704]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a3a:	2180      	movs	r1, #128	; 0x80
 8002a3c:	0249      	lsls	r1, r1, #9
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	e02f      	b.n	8002aa4 <HAL_RCC_OscConfig+0xe0>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10c      	bne.n	8002a66 <HAL_RCC_OscConfig+0xa2>
 8002a4c:	4bab      	ldr	r3, [pc, #684]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4baa      	ldr	r3, [pc, #680]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a52:	49ab      	ldr	r1, [pc, #684]	; (8002d00 <HAL_RCC_OscConfig+0x33c>)
 8002a54:	400a      	ands	r2, r1
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	4ba8      	ldr	r3, [pc, #672]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	4ba7      	ldr	r3, [pc, #668]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a5e:	49a9      	ldr	r1, [pc, #676]	; (8002d04 <HAL_RCC_OscConfig+0x340>)
 8002a60:	400a      	ands	r2, r1
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	e01e      	b.n	8002aa4 <HAL_RCC_OscConfig+0xe0>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b05      	cmp	r3, #5
 8002a6c:	d10e      	bne.n	8002a8c <HAL_RCC_OscConfig+0xc8>
 8002a6e:	4ba3      	ldr	r3, [pc, #652]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4ba2      	ldr	r3, [pc, #648]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a74:	2180      	movs	r1, #128	; 0x80
 8002a76:	02c9      	lsls	r1, r1, #11
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	4b9f      	ldr	r3, [pc, #636]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b9e      	ldr	r3, [pc, #632]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a82:	2180      	movs	r1, #128	; 0x80
 8002a84:	0249      	lsls	r1, r1, #9
 8002a86:	430a      	orrs	r2, r1
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e00b      	b.n	8002aa4 <HAL_RCC_OscConfig+0xe0>
 8002a8c:	4b9b      	ldr	r3, [pc, #620]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b9a      	ldr	r3, [pc, #616]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a92:	499b      	ldr	r1, [pc, #620]	; (8002d00 <HAL_RCC_OscConfig+0x33c>)
 8002a94:	400a      	ands	r2, r1
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	4b98      	ldr	r3, [pc, #608]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b97      	ldr	r3, [pc, #604]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002a9e:	4999      	ldr	r1, [pc, #612]	; (8002d04 <HAL_RCC_OscConfig+0x340>)
 8002aa0:	400a      	ands	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d014      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7fe ff42 	bl	8001934 <HAL_GetTick>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab6:	f7fe ff3d 	bl	8001934 <HAL_GetTick>
 8002aba:	0002      	movs	r2, r0
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b64      	cmp	r3, #100	; 0x64
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e2fd      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac8:	4b8c      	ldr	r3, [pc, #560]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	; 0x80
 8002ace:	029b      	lsls	r3, r3, #10
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0xf2>
 8002ad4:	e015      	b.n	8002b02 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad6:	f7fe ff2d 	bl	8001934 <HAL_GetTick>
 8002ada:	0003      	movs	r3, r0
 8002adc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ae0:	f7fe ff28 	bl	8001934 <HAL_GetTick>
 8002ae4:	0002      	movs	r2, r0
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b64      	cmp	r3, #100	; 0x64
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e2e8      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af2:	4b82      	ldr	r3, [pc, #520]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	2380      	movs	r3, #128	; 0x80
 8002af8:	029b      	lsls	r3, r3, #10
 8002afa:	4013      	ands	r3, r2
 8002afc:	d1f0      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x11c>
 8002afe:	e000      	b.n	8002b02 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b00:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2202      	movs	r2, #2
 8002b08:	4013      	ands	r3, r2
 8002b0a:	d100      	bne.n	8002b0e <HAL_RCC_OscConfig+0x14a>
 8002b0c:	e06c      	b.n	8002be8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b0e:	4b7b      	ldr	r3, [pc, #492]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	220c      	movs	r2, #12
 8002b14:	4013      	ands	r3, r2
 8002b16:	d00e      	beq.n	8002b36 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b18:	4b78      	ldr	r3, [pc, #480]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	220c      	movs	r2, #12
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d11f      	bne.n	8002b64 <HAL_RCC_OscConfig+0x1a0>
 8002b24:	4b75      	ldr	r3, [pc, #468]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	23c0      	movs	r3, #192	; 0xc0
 8002b2a:	025b      	lsls	r3, r3, #9
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d116      	bne.n	8002b64 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b36:	4b71      	ldr	r3, [pc, #452]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_OscConfig+0x188>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e2bb      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4c:	4b6b      	ldr	r3, [pc, #428]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	22f8      	movs	r2, #248	; 0xf8
 8002b52:	4393      	bics	r3, r2
 8002b54:	0019      	movs	r1, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	00da      	lsls	r2, r3, #3
 8002b5c:	4b67      	ldr	r3, [pc, #412]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b62:	e041      	b.n	8002be8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d024      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6c:	4b63      	ldr	r3, [pc, #396]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b62      	ldr	r3, [pc, #392]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b72:	2101      	movs	r1, #1
 8002b74:	430a      	orrs	r2, r1
 8002b76:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b78:	f7fe fedc 	bl	8001934 <HAL_GetTick>
 8002b7c:	0003      	movs	r3, r0
 8002b7e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b82:	f7fe fed7 	bl	8001934 <HAL_GetTick>
 8002b86:	0002      	movs	r2, r0
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e297      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b94:	4b59      	ldr	r3, [pc, #356]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d0f1      	beq.n	8002b82 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9e:	4b57      	ldr	r3, [pc, #348]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	22f8      	movs	r2, #248	; 0xf8
 8002ba4:	4393      	bics	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	00da      	lsls	r2, r3, #3
 8002bae:	4b53      	ldr	r3, [pc, #332]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	e018      	b.n	8002be8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb6:	4b51      	ldr	r3, [pc, #324]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4b50      	ldr	r3, [pc, #320]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	438a      	bics	r2, r1
 8002bc0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fe feb7 	bl	8001934 <HAL_GetTick>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bcc:	f7fe feb2 	bl	8001934 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e272      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	4b47      	ldr	r3, [pc, #284]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2202      	movs	r2, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	d1f1      	bne.n	8002bcc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2208      	movs	r2, #8
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d036      	beq.n	8002c60 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d019      	beq.n	8002c2e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfa:	4b40      	ldr	r3, [pc, #256]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c00:	2101      	movs	r1, #1
 8002c02:	430a      	orrs	r2, r1
 8002c04:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c06:	f7fe fe95 	bl	8001934 <HAL_GetTick>
 8002c0a:	0003      	movs	r3, r0
 8002c0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c10:	f7fe fe90 	bl	8001934 <HAL_GetTick>
 8002c14:	0002      	movs	r2, r0
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e250      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c22:	4b36      	ldr	r3, [pc, #216]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	2202      	movs	r2, #2
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d0f1      	beq.n	8002c10 <HAL_RCC_OscConfig+0x24c>
 8002c2c:	e018      	b.n	8002c60 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2e:	4b33      	ldr	r3, [pc, #204]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c32:	4b32      	ldr	r3, [pc, #200]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c34:	2101      	movs	r1, #1
 8002c36:	438a      	bics	r2, r1
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3a:	f7fe fe7b 	bl	8001934 <HAL_GetTick>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c44:	f7fe fe76 	bl	8001934 <HAL_GetTick>
 8002c48:	0002      	movs	r2, r0
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e236      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c56:	4b29      	ldr	r3, [pc, #164]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d1f1      	bne.n	8002c44 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2204      	movs	r2, #4
 8002c66:	4013      	ands	r3, r2
 8002c68:	d100      	bne.n	8002c6c <HAL_RCC_OscConfig+0x2a8>
 8002c6a:	e0b5      	b.n	8002dd8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c6c:	201f      	movs	r0, #31
 8002c6e:	183b      	adds	r3, r7, r0
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c74:	4b21      	ldr	r3, [pc, #132]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c76:	69da      	ldr	r2, [r3, #28]
 8002c78:	2380      	movs	r3, #128	; 0x80
 8002c7a:	055b      	lsls	r3, r3, #21
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d110      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c80:	4b1e      	ldr	r3, [pc, #120]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c82:	69da      	ldr	r2, [r3, #28]
 8002c84:	4b1d      	ldr	r3, [pc, #116]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c86:	2180      	movs	r1, #128	; 0x80
 8002c88:	0549      	lsls	r1, r1, #21
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	61da      	str	r2, [r3, #28]
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002c90:	69da      	ldr	r2, [r3, #28]
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	055b      	lsls	r3, r3, #21
 8002c96:	4013      	ands	r3, r2
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c9c:	183b      	adds	r3, r7, r0
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca2:	4b19      	ldr	r3, [pc, #100]	; (8002d08 <HAL_RCC_OscConfig+0x344>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	2380      	movs	r3, #128	; 0x80
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4013      	ands	r3, r2
 8002cac:	d11a      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cae:	4b16      	ldr	r3, [pc, #88]	; (8002d08 <HAL_RCC_OscConfig+0x344>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4b15      	ldr	r3, [pc, #84]	; (8002d08 <HAL_RCC_OscConfig+0x344>)
 8002cb4:	2180      	movs	r1, #128	; 0x80
 8002cb6:	0049      	lsls	r1, r1, #1
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cbc:	f7fe fe3a 	bl	8001934 <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc6:	f7fe fe35 	bl	8001934 <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b64      	cmp	r3, #100	; 0x64
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e1f5      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <HAL_RCC_OscConfig+0x344>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	d0f0      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d10f      	bne.n	8002d0c <HAL_RCC_OscConfig+0x348>
 8002cec:	4b03      	ldr	r3, [pc, #12]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002cee:	6a1a      	ldr	r2, [r3, #32]
 8002cf0:	4b02      	ldr	r3, [pc, #8]	; (8002cfc <HAL_RCC_OscConfig+0x338>)
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	621a      	str	r2, [r3, #32]
 8002cf8:	e036      	b.n	8002d68 <HAL_RCC_OscConfig+0x3a4>
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	fffeffff 	.word	0xfffeffff
 8002d04:	fffbffff 	.word	0xfffbffff
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10c      	bne.n	8002d2e <HAL_RCC_OscConfig+0x36a>
 8002d14:	4bca      	ldr	r3, [pc, #808]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d16:	6a1a      	ldr	r2, [r3, #32]
 8002d18:	4bc9      	ldr	r3, [pc, #804]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	438a      	bics	r2, r1
 8002d1e:	621a      	str	r2, [r3, #32]
 8002d20:	4bc7      	ldr	r3, [pc, #796]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d22:	6a1a      	ldr	r2, [r3, #32]
 8002d24:	4bc6      	ldr	r3, [pc, #792]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d26:	2104      	movs	r1, #4
 8002d28:	438a      	bics	r2, r1
 8002d2a:	621a      	str	r2, [r3, #32]
 8002d2c:	e01c      	b.n	8002d68 <HAL_RCC_OscConfig+0x3a4>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b05      	cmp	r3, #5
 8002d34:	d10c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x38c>
 8002d36:	4bc2      	ldr	r3, [pc, #776]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d38:	6a1a      	ldr	r2, [r3, #32]
 8002d3a:	4bc1      	ldr	r3, [pc, #772]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d3c:	2104      	movs	r1, #4
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	621a      	str	r2, [r3, #32]
 8002d42:	4bbf      	ldr	r3, [pc, #764]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d44:	6a1a      	ldr	r2, [r3, #32]
 8002d46:	4bbe      	ldr	r3, [pc, #760]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d48:	2101      	movs	r1, #1
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	621a      	str	r2, [r3, #32]
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCC_OscConfig+0x3a4>
 8002d50:	4bbb      	ldr	r3, [pc, #748]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d52:	6a1a      	ldr	r2, [r3, #32]
 8002d54:	4bba      	ldr	r3, [pc, #744]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d56:	2101      	movs	r1, #1
 8002d58:	438a      	bics	r2, r1
 8002d5a:	621a      	str	r2, [r3, #32]
 8002d5c:	4bb8      	ldr	r3, [pc, #736]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d5e:	6a1a      	ldr	r2, [r3, #32]
 8002d60:	4bb7      	ldr	r3, [pc, #732]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d62:	2104      	movs	r1, #4
 8002d64:	438a      	bics	r2, r1
 8002d66:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d014      	beq.n	8002d9a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d70:	f7fe fde0 	bl	8001934 <HAL_GetTick>
 8002d74:	0003      	movs	r3, r0
 8002d76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d78:	e009      	b.n	8002d8e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d7a:	f7fe fddb 	bl	8001934 <HAL_GetTick>
 8002d7e:	0002      	movs	r2, r0
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	4aaf      	ldr	r2, [pc, #700]	; (8003044 <HAL_RCC_OscConfig+0x680>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e19a      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d8e:	4bac      	ldr	r3, [pc, #688]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	2202      	movs	r2, #2
 8002d94:	4013      	ands	r3, r2
 8002d96:	d0f0      	beq.n	8002d7a <HAL_RCC_OscConfig+0x3b6>
 8002d98:	e013      	b.n	8002dc2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9a:	f7fe fdcb 	bl	8001934 <HAL_GetTick>
 8002d9e:	0003      	movs	r3, r0
 8002da0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da2:	e009      	b.n	8002db8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da4:	f7fe fdc6 	bl	8001934 <HAL_GetTick>
 8002da8:	0002      	movs	r2, r0
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	4aa5      	ldr	r2, [pc, #660]	; (8003044 <HAL_RCC_OscConfig+0x680>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e185      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db8:	4ba1      	ldr	r3, [pc, #644]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dc2:	231f      	movs	r3, #31
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d105      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dcc:	4b9c      	ldr	r3, [pc, #624]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002dce:	69da      	ldr	r2, [r3, #28]
 8002dd0:	4b9b      	ldr	r3, [pc, #620]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002dd2:	499d      	ldr	r1, [pc, #628]	; (8003048 <HAL_RCC_OscConfig+0x684>)
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2210      	movs	r2, #16
 8002dde:	4013      	ands	r3, r2
 8002de0:	d063      	beq.n	8002eaa <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d12a      	bne.n	8002e40 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002dea:	4b95      	ldr	r3, [pc, #596]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002dec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dee:	4b94      	ldr	r3, [pc, #592]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002df0:	2104      	movs	r1, #4
 8002df2:	430a      	orrs	r2, r1
 8002df4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002df6:	4b92      	ldr	r3, [pc, #584]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dfa:	4b91      	ldr	r3, [pc, #580]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e02:	f7fe fd97 	bl	8001934 <HAL_GetTick>
 8002e06:	0003      	movs	r3, r0
 8002e08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002e0c:	f7fe fd92 	bl	8001934 <HAL_GetTick>
 8002e10:	0002      	movs	r2, r0
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e152      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002e1e:	4b88      	ldr	r3, [pc, #544]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d0f1      	beq.n	8002e0c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002e28:	4b85      	ldr	r3, [pc, #532]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2c:	22f8      	movs	r2, #248	; 0xf8
 8002e2e:	4393      	bics	r3, r2
 8002e30:	0019      	movs	r1, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	00da      	lsls	r2, r3, #3
 8002e38:	4b81      	ldr	r3, [pc, #516]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e3e:	e034      	b.n	8002eaa <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	3305      	adds	r3, #5
 8002e46:	d111      	bne.n	8002e6c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002e48:	4b7d      	ldr	r3, [pc, #500]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e4c:	4b7c      	ldr	r3, [pc, #496]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e4e:	2104      	movs	r1, #4
 8002e50:	438a      	bics	r2, r1
 8002e52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002e54:	4b7a      	ldr	r3, [pc, #488]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e58:	22f8      	movs	r2, #248	; 0xf8
 8002e5a:	4393      	bics	r3, r2
 8002e5c:	0019      	movs	r1, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	00da      	lsls	r2, r3, #3
 8002e64:	4b76      	ldr	r3, [pc, #472]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e66:	430a      	orrs	r2, r1
 8002e68:	635a      	str	r2, [r3, #52]	; 0x34
 8002e6a:	e01e      	b.n	8002eaa <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e6c:	4b74      	ldr	r3, [pc, #464]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e70:	4b73      	ldr	r3, [pc, #460]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e72:	2104      	movs	r1, #4
 8002e74:	430a      	orrs	r2, r1
 8002e76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002e78:	4b71      	ldr	r3, [pc, #452]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e7c:	4b70      	ldr	r3, [pc, #448]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002e7e:	2101      	movs	r1, #1
 8002e80:	438a      	bics	r2, r1
 8002e82:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e84:	f7fe fd56 	bl	8001934 <HAL_GetTick>
 8002e88:	0003      	movs	r3, r0
 8002e8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002e8c:	e008      	b.n	8002ea0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002e8e:	f7fe fd51 	bl	8001934 <HAL_GetTick>
 8002e92:	0002      	movs	r2, r0
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e111      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002ea0:	4b67      	ldr	r3, [pc, #412]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d1f1      	bne.n	8002e8e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d05c      	beq.n	8002f6e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002eb4:	4b62      	ldr	r3, [pc, #392]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	220c      	movs	r2, #12
 8002eba:	4013      	ands	r3, r2
 8002ebc:	2b0c      	cmp	r3, #12
 8002ebe:	d00e      	beq.n	8002ede <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002ec0:	4b5f      	ldr	r3, [pc, #380]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	220c      	movs	r2, #12
 8002ec6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d114      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002ecc:	4b5c      	ldr	r3, [pc, #368]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	23c0      	movs	r3, #192	; 0xc0
 8002ed2:	025b      	lsls	r3, r3, #9
 8002ed4:	401a      	ands	r2, r3
 8002ed6:	23c0      	movs	r3, #192	; 0xc0
 8002ed8:	025b      	lsls	r3, r3, #9
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d10b      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002ede:	4b58      	ldr	r3, [pc, #352]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ee2:	2380      	movs	r3, #128	; 0x80
 8002ee4:	025b      	lsls	r3, r3, #9
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d040      	beq.n	8002f6c <HAL_RCC_OscConfig+0x5a8>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d03c      	beq.n	8002f6c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e0e6      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d01b      	beq.n	8002f36 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002efe:	4b50      	ldr	r3, [pc, #320]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f02:	4b4f      	ldr	r3, [pc, #316]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	0249      	lsls	r1, r1, #9
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0c:	f7fe fd12 	bl	8001934 <HAL_GetTick>
 8002f10:	0003      	movs	r3, r0
 8002f12:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f16:	f7fe fd0d 	bl	8001934 <HAL_GetTick>
 8002f1a:	0002      	movs	r2, r0
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e0cd      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002f28:	4b45      	ldr	r3, [pc, #276]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	025b      	lsls	r3, r3, #9
 8002f30:	4013      	ands	r3, r2
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x552>
 8002f34:	e01b      	b.n	8002f6e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002f36:	4b42      	ldr	r3, [pc, #264]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f3a:	4b41      	ldr	r3, [pc, #260]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f3c:	4943      	ldr	r1, [pc, #268]	; (800304c <HAL_RCC_OscConfig+0x688>)
 8002f3e:	400a      	ands	r2, r1
 8002f40:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f42:	f7fe fcf7 	bl	8001934 <HAL_GetTick>
 8002f46:	0003      	movs	r3, r0
 8002f48:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f4c:	f7fe fcf2 	bl	8001934 <HAL_GetTick>
 8002f50:	0002      	movs	r2, r0
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e0b2      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002f5e:	4b38      	ldr	r3, [pc, #224]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	025b      	lsls	r3, r3, #9
 8002f66:	4013      	ands	r3, r2
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0x588>
 8002f6a:	e000      	b.n	8002f6e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002f6c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d100      	bne.n	8002f78 <HAL_RCC_OscConfig+0x5b4>
 8002f76:	e0a4      	b.n	80030c2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f78:	4b31      	ldr	r3, [pc, #196]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	220c      	movs	r2, #12
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d100      	bne.n	8002f86 <HAL_RCC_OscConfig+0x5c2>
 8002f84:	e078      	b.n	8003078 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d14c      	bne.n	8003028 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8e:	4b2c      	ldr	r3, [pc, #176]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	4b2b      	ldr	r3, [pc, #172]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002f94:	492e      	ldr	r1, [pc, #184]	; (8003050 <HAL_RCC_OscConfig+0x68c>)
 8002f96:	400a      	ands	r2, r1
 8002f98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9a:	f7fe fccb 	bl	8001934 <HAL_GetTick>
 8002f9e:	0003      	movs	r3, r0
 8002fa0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fa4:	f7fe fcc6 	bl	8001934 <HAL_GetTick>
 8002fa8:	0002      	movs	r2, r0
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e086      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb6:	4b22      	ldr	r3, [pc, #136]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	2380      	movs	r3, #128	; 0x80
 8002fbc:	049b      	lsls	r3, r3, #18
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fc2:	4b1f      	ldr	r3, [pc, #124]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc6:	220f      	movs	r2, #15
 8002fc8:	4393      	bics	r3, r2
 8002fca:	0019      	movs	r1, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4a1e      	ldr	r2, [pc, #120]	; (8003054 <HAL_RCC_OscConfig+0x690>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	4b15      	ldr	r3, [pc, #84]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002fec:	430a      	orrs	r2, r1
 8002fee:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ff0:	4b13      	ldr	r3, [pc, #76]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4b12      	ldr	r3, [pc, #72]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 8002ff6:	2180      	movs	r1, #128	; 0x80
 8002ff8:	0449      	lsls	r1, r1, #17
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffe:	f7fe fc99 	bl	8001934 <HAL_GetTick>
 8003002:	0003      	movs	r3, r0
 8003004:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003008:	f7fe fc94 	bl	8001934 <HAL_GetTick>
 800300c:	0002      	movs	r2, r0
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e054      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800301a:	4b09      	ldr	r3, [pc, #36]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	049b      	lsls	r3, r3, #18
 8003022:	4013      	ands	r3, r2
 8003024:	d0f0      	beq.n	8003008 <HAL_RCC_OscConfig+0x644>
 8003026:	e04c      	b.n	80030c2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003028:	4b05      	ldr	r3, [pc, #20]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_RCC_OscConfig+0x67c>)
 800302e:	4908      	ldr	r1, [pc, #32]	; (8003050 <HAL_RCC_OscConfig+0x68c>)
 8003030:	400a      	ands	r2, r1
 8003032:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003034:	f7fe fc7e 	bl	8001934 <HAL_GetTick>
 8003038:	0003      	movs	r3, r0
 800303a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800303c:	e015      	b.n	800306a <HAL_RCC_OscConfig+0x6a6>
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	40021000 	.word	0x40021000
 8003044:	00001388 	.word	0x00001388
 8003048:	efffffff 	.word	0xefffffff
 800304c:	fffeffff 	.word	0xfffeffff
 8003050:	feffffff 	.word	0xfeffffff
 8003054:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003058:	f7fe fc6c 	bl	8001934 <HAL_GetTick>
 800305c:	0002      	movs	r2, r0
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e02c      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800306a:	4b18      	ldr	r3, [pc, #96]	; (80030cc <HAL_RCC_OscConfig+0x708>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	2380      	movs	r3, #128	; 0x80
 8003070:	049b      	lsls	r3, r3, #18
 8003072:	4013      	ands	r3, r2
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x694>
 8003076:	e024      	b.n	80030c2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e01f      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003084:	4b11      	ldr	r3, [pc, #68]	; (80030cc <HAL_RCC_OscConfig+0x708>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_RCC_OscConfig+0x708>)
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	23c0      	movs	r3, #192	; 0xc0
 8003094:	025b      	lsls	r3, r3, #9
 8003096:	401a      	ands	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309c:	429a      	cmp	r2, r3
 800309e:	d10e      	bne.n	80030be <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	220f      	movs	r2, #15
 80030a4:	401a      	ands	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d107      	bne.n	80030be <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	23f0      	movs	r3, #240	; 0xf0
 80030b2:	039b      	lsls	r3, r3, #14
 80030b4:	401a      	ands	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d001      	beq.n	80030c2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b008      	add	sp, #32
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40021000 	.word	0x40021000

080030d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0bf      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030e4:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2201      	movs	r2, #1
 80030ea:	4013      	ands	r3, r2
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d911      	bls.n	8003116 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f2:	4b5e      	ldr	r3, [pc, #376]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2201      	movs	r2, #1
 80030f8:	4393      	bics	r3, r2
 80030fa:	0019      	movs	r1, r3
 80030fc:	4b5b      	ldr	r3, [pc, #364]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	430a      	orrs	r2, r1
 8003102:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003104:	4b59      	ldr	r3, [pc, #356]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2201      	movs	r2, #1
 800310a:	4013      	ands	r3, r2
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d001      	beq.n	8003116 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e0a6      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2202      	movs	r2, #2
 800311c:	4013      	ands	r3, r2
 800311e:	d015      	beq.n	800314c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2204      	movs	r2, #4
 8003126:	4013      	ands	r3, r2
 8003128:	d006      	beq.n	8003138 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800312a:	4b51      	ldr	r3, [pc, #324]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	4b50      	ldr	r3, [pc, #320]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003130:	21e0      	movs	r1, #224	; 0xe0
 8003132:	00c9      	lsls	r1, r1, #3
 8003134:	430a      	orrs	r2, r1
 8003136:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003138:	4b4d      	ldr	r3, [pc, #308]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	22f0      	movs	r2, #240	; 0xf0
 800313e:	4393      	bics	r3, r2
 8003140:	0019      	movs	r1, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	689a      	ldr	r2, [r3, #8]
 8003146:	4b4a      	ldr	r3, [pc, #296]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003148:	430a      	orrs	r2, r1
 800314a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2201      	movs	r2, #1
 8003152:	4013      	ands	r3, r2
 8003154:	d04c      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b44      	ldr	r3, [pc, #272]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	2380      	movs	r3, #128	; 0x80
 8003164:	029b      	lsls	r3, r3, #10
 8003166:	4013      	ands	r3, r2
 8003168:	d120      	bne.n	80031ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e07a      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d107      	bne.n	8003186 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003176:	4b3e      	ldr	r3, [pc, #248]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	049b      	lsls	r3, r3, #18
 800317e:	4013      	ands	r3, r2
 8003180:	d114      	bne.n	80031ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e06e      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b03      	cmp	r3, #3
 800318c:	d107      	bne.n	800319e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800318e:	4b38      	ldr	r3, [pc, #224]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003190:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	025b      	lsls	r3, r3, #9
 8003196:	4013      	ands	r3, r2
 8003198:	d108      	bne.n	80031ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e062      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319e:	4b34      	ldr	r3, [pc, #208]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2202      	movs	r2, #2
 80031a4:	4013      	ands	r3, r2
 80031a6:	d101      	bne.n	80031ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e05b      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ac:	4b30      	ldr	r3, [pc, #192]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2203      	movs	r2, #3
 80031b2:	4393      	bics	r3, r2
 80031b4:	0019      	movs	r1, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	4b2d      	ldr	r3, [pc, #180]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 80031bc:	430a      	orrs	r2, r1
 80031be:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031c0:	f7fe fbb8 	bl	8001934 <HAL_GetTick>
 80031c4:	0003      	movs	r3, r0
 80031c6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031c8:	e009      	b.n	80031de <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031ca:	f7fe fbb3 	bl	8001934 <HAL_GetTick>
 80031ce:	0002      	movs	r2, r0
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	4a27      	ldr	r2, [pc, #156]	; (8003274 <HAL_RCC_ClockConfig+0x1a4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e042      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031de:	4b24      	ldr	r3, [pc, #144]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	220c      	movs	r2, #12
 80031e4:	401a      	ands	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d1ec      	bne.n	80031ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031f0:	4b1e      	ldr	r3, [pc, #120]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2201      	movs	r2, #1
 80031f6:	4013      	ands	r3, r2
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d211      	bcs.n	8003222 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fe:	4b1b      	ldr	r3, [pc, #108]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2201      	movs	r2, #1
 8003204:	4393      	bics	r3, r2
 8003206:	0019      	movs	r1, r3
 8003208:	4b18      	ldr	r3, [pc, #96]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003210:	4b16      	ldr	r3, [pc, #88]	; (800326c <HAL_RCC_ClockConfig+0x19c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2201      	movs	r2, #1
 8003216:	4013      	ands	r3, r2
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d001      	beq.n	8003222 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e020      	b.n	8003264 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2204      	movs	r2, #4
 8003228:	4013      	ands	r3, r2
 800322a:	d009      	beq.n	8003240 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800322c:	4b10      	ldr	r3, [pc, #64]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	4a11      	ldr	r2, [pc, #68]	; (8003278 <HAL_RCC_ClockConfig+0x1a8>)
 8003232:	4013      	ands	r3, r2
 8003234:	0019      	movs	r1, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	68da      	ldr	r2, [r3, #12]
 800323a:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 800323c:	430a      	orrs	r2, r1
 800323e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003240:	f000 f820 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8003244:	0001      	movs	r1, r0
 8003246:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <HAL_RCC_ClockConfig+0x1a0>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	220f      	movs	r2, #15
 800324e:	4013      	ands	r3, r2
 8003250:	4a0a      	ldr	r2, [pc, #40]	; (800327c <HAL_RCC_ClockConfig+0x1ac>)
 8003252:	5cd3      	ldrb	r3, [r2, r3]
 8003254:	000a      	movs	r2, r1
 8003256:	40da      	lsrs	r2, r3
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <HAL_RCC_ClockConfig+0x1b0>)
 800325a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800325c:	2003      	movs	r0, #3
 800325e:	f7fe fb23 	bl	80018a8 <HAL_InitTick>
  
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b004      	add	sp, #16
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40022000 	.word	0x40022000
 8003270:	40021000 	.word	0x40021000
 8003274:	00001388 	.word	0x00001388
 8003278:	fffff8ff 	.word	0xfffff8ff
 800327c:	080078cc 	.word	0x080078cc
 8003280:	20001c08 	.word	0x20001c08

08003284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003284:	b590      	push	{r4, r7, lr}
 8003286:	b08f      	sub	sp, #60	; 0x3c
 8003288:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800328a:	2314      	movs	r3, #20
 800328c:	18fb      	adds	r3, r7, r3
 800328e:	4a38      	ldr	r2, [pc, #224]	; (8003370 <HAL_RCC_GetSysClockFreq+0xec>)
 8003290:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003292:	c313      	stmia	r3!, {r0, r1, r4}
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003298:	1d3b      	adds	r3, r7, #4
 800329a:	4a36      	ldr	r2, [pc, #216]	; (8003374 <HAL_RCC_GetSysClockFreq+0xf0>)
 800329c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800329e:	c313      	stmia	r3!, {r0, r1, r4}
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032a8:	2300      	movs	r3, #0
 80032aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80032ac:	2300      	movs	r3, #0
 80032ae:	637b      	str	r3, [r7, #52]	; 0x34
 80032b0:	2300      	movs	r3, #0
 80032b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <HAL_RCC_GetSysClockFreq+0xf4>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c0:	220c      	movs	r2, #12
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b0c      	cmp	r3, #12
 80032c6:	d047      	beq.n	8003358 <HAL_RCC_GetSysClockFreq+0xd4>
 80032c8:	d849      	bhi.n	800335e <HAL_RCC_GetSysClockFreq+0xda>
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d002      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0x50>
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d003      	beq.n	80032da <HAL_RCC_GetSysClockFreq+0x56>
 80032d2:	e044      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032d4:	4b29      	ldr	r3, [pc, #164]	; (800337c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032d8:	e044      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80032da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032dc:	0c9b      	lsrs	r3, r3, #18
 80032de:	220f      	movs	r2, #15
 80032e0:	4013      	ands	r3, r2
 80032e2:	2214      	movs	r2, #20
 80032e4:	18ba      	adds	r2, r7, r2
 80032e6:	5cd3      	ldrb	r3, [r2, r3]
 80032e8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80032ea:	4b23      	ldr	r3, [pc, #140]	; (8003378 <HAL_RCC_GetSysClockFreq+0xf4>)
 80032ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ee:	220f      	movs	r2, #15
 80032f0:	4013      	ands	r3, r2
 80032f2:	1d3a      	adds	r2, r7, #4
 80032f4:	5cd3      	ldrb	r3, [r2, r3]
 80032f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80032f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032fa:	23c0      	movs	r3, #192	; 0xc0
 80032fc:	025b      	lsls	r3, r3, #9
 80032fe:	401a      	ands	r2, r3
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	025b      	lsls	r3, r3, #9
 8003304:	429a      	cmp	r2, r3
 8003306:	d109      	bne.n	800331c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003308:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800330a:	481c      	ldr	r0, [pc, #112]	; (800337c <HAL_RCC_GetSysClockFreq+0xf8>)
 800330c:	f7fc fefc 	bl	8000108 <__udivsi3>
 8003310:	0003      	movs	r3, r0
 8003312:	001a      	movs	r2, r3
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	4353      	muls	r3, r2
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
 800331a:	e01a      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800331c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800331e:	23c0      	movs	r3, #192	; 0xc0
 8003320:	025b      	lsls	r3, r3, #9
 8003322:	401a      	ands	r2, r3
 8003324:	23c0      	movs	r3, #192	; 0xc0
 8003326:	025b      	lsls	r3, r3, #9
 8003328:	429a      	cmp	r2, r3
 800332a:	d109      	bne.n	8003340 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800332c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800332e:	4814      	ldr	r0, [pc, #80]	; (8003380 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003330:	f7fc feea 	bl	8000108 <__udivsi3>
 8003334:	0003      	movs	r3, r0
 8003336:	001a      	movs	r2, r3
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	4353      	muls	r3, r2
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
 800333e:	e008      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003342:	480e      	ldr	r0, [pc, #56]	; (800337c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003344:	f7fc fee0 	bl	8000108 <__udivsi3>
 8003348:	0003      	movs	r3, r0
 800334a:	001a      	movs	r2, r3
 800334c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334e:	4353      	muls	r3, r2
 8003350:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003354:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003356:	e005      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003358:	4b09      	ldr	r3, [pc, #36]	; (8003380 <HAL_RCC_GetSysClockFreq+0xfc>)
 800335a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800335c:	e002      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800335e:	4b07      	ldr	r3, [pc, #28]	; (800337c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003360:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003362:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003366:	0018      	movs	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	b00f      	add	sp, #60	; 0x3c
 800336c:	bd90      	pop	{r4, r7, pc}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	08007828 	.word	0x08007828
 8003374:	08007838 	.word	0x08007838
 8003378:	40021000 	.word	0x40021000
 800337c:	007a1200 	.word	0x007a1200
 8003380:	02dc6c00 	.word	0x02dc6c00

08003384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003388:	4b02      	ldr	r3, [pc, #8]	; (8003394 <HAL_RCC_GetHCLKFreq+0x10>)
 800338a:	681b      	ldr	r3, [r3, #0]
}
 800338c:	0018      	movs	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	20001c08 	.word	0x20001c08

08003398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800339c:	f7ff fff2 	bl	8003384 <HAL_RCC_GetHCLKFreq>
 80033a0:	0001      	movs	r1, r0
 80033a2:	4b06      	ldr	r3, [pc, #24]	; (80033bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	0a1b      	lsrs	r3, r3, #8
 80033a8:	2207      	movs	r2, #7
 80033aa:	4013      	ands	r3, r2
 80033ac:	4a04      	ldr	r2, [pc, #16]	; (80033c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	40d9      	lsrs	r1, r3
 80033b2:	000b      	movs	r3, r1
}    
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	40021000 	.word	0x40021000
 80033c0:	080078dc 	.word	0x080078dc

080033c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2380      	movs	r3, #128	; 0x80
 80033da:	025b      	lsls	r3, r3, #9
 80033dc:	4013      	ands	r3, r2
 80033de:	d100      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80033e0:	e08e      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80033e2:	2017      	movs	r0, #23
 80033e4:	183b      	adds	r3, r7, r0
 80033e6:	2200      	movs	r2, #0
 80033e8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ea:	4b6e      	ldr	r3, [pc, #440]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80033ec:	69da      	ldr	r2, [r3, #28]
 80033ee:	2380      	movs	r3, #128	; 0x80
 80033f0:	055b      	lsls	r3, r3, #21
 80033f2:	4013      	ands	r3, r2
 80033f4:	d110      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033f6:	4b6b      	ldr	r3, [pc, #428]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	4b6a      	ldr	r3, [pc, #424]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80033fc:	2180      	movs	r1, #128	; 0x80
 80033fe:	0549      	lsls	r1, r1, #21
 8003400:	430a      	orrs	r2, r1
 8003402:	61da      	str	r2, [r3, #28]
 8003404:	4b67      	ldr	r3, [pc, #412]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003406:	69da      	ldr	r2, [r3, #28]
 8003408:	2380      	movs	r3, #128	; 0x80
 800340a:	055b      	lsls	r3, r3, #21
 800340c:	4013      	ands	r3, r2
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003412:	183b      	adds	r3, r7, r0
 8003414:	2201      	movs	r2, #1
 8003416:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003418:	4b63      	ldr	r3, [pc, #396]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	2380      	movs	r3, #128	; 0x80
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4013      	ands	r3, r2
 8003422:	d11a      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003424:	4b60      	ldr	r3, [pc, #384]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	4b5f      	ldr	r3, [pc, #380]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800342a:	2180      	movs	r1, #128	; 0x80
 800342c:	0049      	lsls	r1, r1, #1
 800342e:	430a      	orrs	r2, r1
 8003430:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003432:	f7fe fa7f 	bl	8001934 <HAL_GetTick>
 8003436:	0003      	movs	r3, r0
 8003438:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343a:	e008      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343c:	f7fe fa7a 	bl	8001934 <HAL_GetTick>
 8003440:	0002      	movs	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	; 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e0a6      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344e:	4b56      	ldr	r3, [pc, #344]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4013      	ands	r3, r2
 8003458:	d0f0      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800345a:	4b52      	ldr	r3, [pc, #328]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800345c:	6a1a      	ldr	r2, [r3, #32]
 800345e:	23c0      	movs	r3, #192	; 0xc0
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4013      	ands	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d034      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	23c0      	movs	r3, #192	; 0xc0
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4013      	ands	r3, r2
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	429a      	cmp	r2, r3
 800347a:	d02c      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800347c:	4b49      	ldr	r3, [pc, #292]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	4a4a      	ldr	r2, [pc, #296]	; (80035ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003482:	4013      	ands	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003486:	4b47      	ldr	r3, [pc, #284]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	4b46      	ldr	r3, [pc, #280]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800348c:	2180      	movs	r1, #128	; 0x80
 800348e:	0249      	lsls	r1, r1, #9
 8003490:	430a      	orrs	r2, r1
 8003492:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003494:	4b43      	ldr	r3, [pc, #268]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003496:	6a1a      	ldr	r2, [r3, #32]
 8003498:	4b42      	ldr	r3, [pc, #264]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800349a:	4945      	ldr	r1, [pc, #276]	; (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800349c:	400a      	ands	r2, r1
 800349e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034a0:	4b40      	ldr	r3, [pc, #256]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2201      	movs	r2, #1
 80034aa:	4013      	ands	r3, r2
 80034ac:	d013      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ae:	f7fe fa41 	bl	8001934 <HAL_GetTick>
 80034b2:	0003      	movs	r3, r0
 80034b4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b6:	e009      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b8:	f7fe fa3c 	bl	8001934 <HAL_GetTick>
 80034bc:	0002      	movs	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	4a3c      	ldr	r2, [pc, #240]	; (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d901      	bls.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e067      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034cc:	4b35      	ldr	r3, [pc, #212]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	2202      	movs	r2, #2
 80034d2:	4013      	ands	r3, r2
 80034d4:	d0f0      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034d6:	4b33      	ldr	r3, [pc, #204]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	4a34      	ldr	r2, [pc, #208]	; (80035ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034e6:	430a      	orrs	r2, r1
 80034e8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034ea:	2317      	movs	r3, #23
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d105      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f4:	4b2b      	ldr	r3, [pc, #172]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034f6:	69da      	ldr	r2, [r3, #28]
 80034f8:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80034fa:	492f      	ldr	r1, [pc, #188]	; (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80034fc:	400a      	ands	r2, r1
 80034fe:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2201      	movs	r2, #1
 8003506:	4013      	ands	r3, r2
 8003508:	d009      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800350a:	4b26      	ldr	r3, [pc, #152]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	2203      	movs	r2, #3
 8003510:	4393      	bics	r3, r2
 8003512:	0019      	movs	r1, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	4b22      	ldr	r3, [pc, #136]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800351a:	430a      	orrs	r2, r1
 800351c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2202      	movs	r2, #2
 8003524:	4013      	ands	r3, r2
 8003526:	d009      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003528:	4b1e      	ldr	r3, [pc, #120]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800352a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352c:	4a23      	ldr	r2, [pc, #140]	; (80035bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800352e:	4013      	ands	r3, r2
 8003530:	0019      	movs	r1, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	4b1b      	ldr	r3, [pc, #108]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003538:	430a      	orrs	r2, r1
 800353a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	2380      	movs	r3, #128	; 0x80
 8003542:	02db      	lsls	r3, r3, #11
 8003544:	4013      	ands	r3, r2
 8003546:	d009      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003548:	4b16      	ldr	r3, [pc, #88]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	4a1c      	ldr	r2, [pc, #112]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800354e:	4013      	ands	r3, r2
 8003550:	0019      	movs	r1, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	4b13      	ldr	r3, [pc, #76]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003558:	430a      	orrs	r2, r1
 800355a:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2220      	movs	r2, #32
 8003562:	4013      	ands	r3, r2
 8003564:	d009      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003566:	4b0f      	ldr	r3, [pc, #60]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	2210      	movs	r2, #16
 800356c:	4393      	bics	r3, r2
 800356e:	0019      	movs	r1, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003576:	430a      	orrs	r2, r1
 8003578:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	2380      	movs	r3, #128	; 0x80
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4013      	ands	r3, r2
 8003584:	d009      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003586:	4b07      	ldr	r3, [pc, #28]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358a:	2240      	movs	r2, #64	; 0x40
 800358c:	4393      	bics	r3, r2
 800358e:	0019      	movs	r1, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	699a      	ldr	r2, [r3, #24]
 8003594:	4b03      	ldr	r3, [pc, #12]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003596:	430a      	orrs	r2, r1
 8003598:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	0018      	movs	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	b006      	add	sp, #24
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40021000 	.word	0x40021000
 80035a8:	40007000 	.word	0x40007000
 80035ac:	fffffcff 	.word	0xfffffcff
 80035b0:	fffeffff 	.word	0xfffeffff
 80035b4:	00001388 	.word	0x00001388
 80035b8:	efffffff 	.word	0xefffffff
 80035bc:	fffcffff 	.word	0xfffcffff
 80035c0:	fff3ffff 	.word	0xfff3ffff

080035c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e0a8      	b.n	8003728 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	2382      	movs	r3, #130	; 0x82
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d009      	beq.n	80035fe <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	61da      	str	r2, [r3, #28]
 80035f0:	e005      	b.n	80035fe <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	225d      	movs	r2, #93	; 0x5d
 8003608:	5c9b      	ldrb	r3, [r3, r2]
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d107      	bne.n	8003620 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	225c      	movs	r2, #92	; 0x5c
 8003614:	2100      	movs	r1, #0
 8003616:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	0018      	movs	r0, r3
 800361c:	f7fd ff9a 	bl	8001554 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	225d      	movs	r2, #93	; 0x5d
 8003624:	2102      	movs	r1, #2
 8003626:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2140      	movs	r1, #64	; 0x40
 8003634:	438a      	bics	r2, r1
 8003636:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	23e0      	movs	r3, #224	; 0xe0
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	429a      	cmp	r2, r3
 8003642:	d902      	bls.n	800364a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	e002      	b.n	8003650 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800364a:	2380      	movs	r3, #128	; 0x80
 800364c:	015b      	lsls	r3, r3, #5
 800364e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	23f0      	movs	r3, #240	; 0xf0
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	429a      	cmp	r2, r3
 800365a:	d008      	beq.n	800366e <HAL_SPI_Init+0xaa>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	68da      	ldr	r2, [r3, #12]
 8003660:	23e0      	movs	r3, #224	; 0xe0
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	429a      	cmp	r2, r3
 8003666:	d002      	beq.n	800366e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	2382      	movs	r3, #130	; 0x82
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	401a      	ands	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6899      	ldr	r1, [r3, #8]
 800367c:	2384      	movs	r3, #132	; 0x84
 800367e:	021b      	lsls	r3, r3, #8
 8003680:	400b      	ands	r3, r1
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	2102      	movs	r1, #2
 800368a:	400b      	ands	r3, r1
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	2101      	movs	r1, #1
 8003694:	400b      	ands	r3, r1
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6999      	ldr	r1, [r3, #24]
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	400b      	ands	r3, r1
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2138      	movs	r1, #56	; 0x38
 80036aa:	400b      	ands	r3, r1
 80036ac:	431a      	orrs	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	2180      	movs	r1, #128	; 0x80
 80036b4:	400b      	ands	r3, r1
 80036b6:	431a      	orrs	r2, r3
 80036b8:	0011      	movs	r1, r2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036be:	2380      	movs	r3, #128	; 0x80
 80036c0:	019b      	lsls	r3, r3, #6
 80036c2:	401a      	ands	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	0c1b      	lsrs	r3, r3, #16
 80036d2:	2204      	movs	r2, #4
 80036d4:	401a      	ands	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036da:	2110      	movs	r1, #16
 80036dc:	400b      	ands	r3, r1
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e4:	2108      	movs	r1, #8
 80036e6:	400b      	ands	r3, r1
 80036e8:	431a      	orrs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68d9      	ldr	r1, [r3, #12]
 80036ee:	23f0      	movs	r3, #240	; 0xf0
 80036f0:	011b      	lsls	r3, r3, #4
 80036f2:	400b      	ands	r3, r1
 80036f4:	431a      	orrs	r2, r3
 80036f6:	0011      	movs	r1, r2
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	015b      	lsls	r3, r3, #5
 80036fe:	401a      	ands	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	69da      	ldr	r2, [r3, #28]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4907      	ldr	r1, [pc, #28]	; (8003730 <HAL_SPI_Init+0x16c>)
 8003714:	400a      	ands	r2, r1
 8003716:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	225d      	movs	r2, #93	; 0x5d
 8003722:	2101      	movs	r1, #1
 8003724:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	0018      	movs	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	b004      	add	sp, #16
 800372e:	bd80      	pop	{r7, pc}
 8003730:	fffff7ff 	.word	0xfffff7ff

08003734 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	1dbb      	adds	r3, r7, #6
 8003742:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003744:	231f      	movs	r3, #31
 8003746:	18fb      	adds	r3, r7, r3
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	225c      	movs	r2, #92	; 0x5c
 8003750:	5c9b      	ldrb	r3, [r3, r2]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_SPI_Transmit+0x26>
 8003756:	2302      	movs	r3, #2
 8003758:	e140      	b.n	80039dc <HAL_SPI_Transmit+0x2a8>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	225c      	movs	r2, #92	; 0x5c
 800375e:	2101      	movs	r1, #1
 8003760:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003762:	f7fe f8e7 	bl	8001934 <HAL_GetTick>
 8003766:	0003      	movs	r3, r0
 8003768:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800376a:	2316      	movs	r3, #22
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	1dba      	adds	r2, r7, #6
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	225d      	movs	r2, #93	; 0x5d
 8003778:	5c9b      	ldrb	r3, [r3, r2]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	d004      	beq.n	800378a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003780:	231f      	movs	r3, #31
 8003782:	18fb      	adds	r3, r7, r3
 8003784:	2202      	movs	r2, #2
 8003786:	701a      	strb	r2, [r3, #0]
    goto error;
 8003788:	e11d      	b.n	80039c6 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_SPI_Transmit+0x64>
 8003790:	1dbb      	adds	r3, r7, #6
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d104      	bne.n	80037a2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003798:	231f      	movs	r3, #31
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2201      	movs	r2, #1
 800379e:	701a      	strb	r2, [r3, #0]
    goto error;
 80037a0:	e111      	b.n	80039c6 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	225d      	movs	r2, #93	; 0x5d
 80037a6:	2103      	movs	r1, #3
 80037a8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	1dba      	adds	r2, r7, #6
 80037ba:	8812      	ldrh	r2, [r2, #0]
 80037bc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	1dba      	adds	r2, r7, #6
 80037c2:	8812      	ldrh	r2, [r2, #0]
 80037c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2244      	movs	r2, #68	; 0x44
 80037d0:	2100      	movs	r1, #0
 80037d2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2246      	movs	r2, #70	; 0x46
 80037d8:	2100      	movs	r1, #0
 80037da:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	2380      	movs	r3, #128	; 0x80
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d110      	bne.n	8003816 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2140      	movs	r1, #64	; 0x40
 8003800:	438a      	bics	r2, r1
 8003802:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2180      	movs	r1, #128	; 0x80
 8003810:	01c9      	lsls	r1, r1, #7
 8003812:	430a      	orrs	r2, r1
 8003814:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2240      	movs	r2, #64	; 0x40
 800381e:	4013      	ands	r3, r2
 8003820:	2b40      	cmp	r3, #64	; 0x40
 8003822:	d007      	beq.n	8003834 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2140      	movs	r1, #64	; 0x40
 8003830:	430a      	orrs	r2, r1
 8003832:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	23e0      	movs	r3, #224	; 0xe0
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	429a      	cmp	r2, r3
 800383e:	d94e      	bls.n	80038de <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d004      	beq.n	8003852 <HAL_SPI_Transmit+0x11e>
 8003848:	2316      	movs	r3, #22
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d13f      	bne.n	80038d2 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003856:	881a      	ldrh	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003862:	1c9a      	adds	r2, r3, #2
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003876:	e02c      	b.n	80038d2 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2202      	movs	r2, #2
 8003880:	4013      	ands	r3, r2
 8003882:	2b02      	cmp	r3, #2
 8003884:	d112      	bne.n	80038ac <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388a:	881a      	ldrh	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003896:	1c9a      	adds	r2, r3, #2
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80038aa:	e012      	b.n	80038d2 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038ac:	f7fe f842 	bl	8001934 <HAL_GetTick>
 80038b0:	0002      	movs	r2, r0
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d802      	bhi.n	80038c2 <HAL_SPI_Transmit+0x18e>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	3301      	adds	r3, #1
 80038c0:	d102      	bne.n	80038c8 <HAL_SPI_Transmit+0x194>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d104      	bne.n	80038d2 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80038c8:	231f      	movs	r3, #31
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	2203      	movs	r2, #3
 80038ce:	701a      	strb	r2, [r3, #0]
          goto error;
 80038d0:	e079      	b.n	80039c6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1cd      	bne.n	8003878 <HAL_SPI_Transmit+0x144>
 80038dc:	e04f      	b.n	800397e <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d004      	beq.n	80038f0 <HAL_SPI_Transmit+0x1bc>
 80038e6:	2316      	movs	r3, #22
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d141      	bne.n	8003974 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	330c      	adds	r3, #12
 80038fa:	7812      	ldrb	r2, [r2, #0]
 80038fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003916:	e02d      	b.n	8003974 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	2202      	movs	r2, #2
 8003920:	4013      	ands	r3, r2
 8003922:	2b02      	cmp	r3, #2
 8003924:	d113      	bne.n	800394e <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	330c      	adds	r3, #12
 8003930:	7812      	ldrb	r2, [r2, #0]
 8003932:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b01      	subs	r3, #1
 8003946:	b29a      	uxth	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800394c:	e012      	b.n	8003974 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800394e:	f7fd fff1 	bl	8001934 <HAL_GetTick>
 8003952:	0002      	movs	r2, r0
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	429a      	cmp	r2, r3
 800395c:	d802      	bhi.n	8003964 <HAL_SPI_Transmit+0x230>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	3301      	adds	r3, #1
 8003962:	d102      	bne.n	800396a <HAL_SPI_Transmit+0x236>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800396a:	231f      	movs	r3, #31
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	2203      	movs	r2, #3
 8003970:	701a      	strb	r2, [r3, #0]
          goto error;
 8003972:	e028      	b.n	80039c6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1cc      	bne.n	8003918 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	6839      	ldr	r1, [r7, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	0018      	movs	r0, r3
 8003986:	f000 f95d 	bl	8003c44 <SPI_EndRxTxTransaction>
 800398a:	1e03      	subs	r3, r0, #0
 800398c:	d002      	beq.n	8003994 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10a      	bne.n	80039b2 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800399c:	2300      	movs	r3, #0
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	613b      	str	r3, [r7, #16]
 80039b0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d004      	beq.n	80039c4 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80039ba:	231f      	movs	r3, #31
 80039bc:	18fb      	adds	r3, r7, r3
 80039be:	2201      	movs	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]
 80039c2:	e000      	b.n	80039c6 <HAL_SPI_Transmit+0x292>
  }

error:
 80039c4:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	225d      	movs	r2, #93	; 0x5d
 80039ca:	2101      	movs	r1, #1
 80039cc:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	225c      	movs	r2, #92	; 0x5c
 80039d2:	2100      	movs	r1, #0
 80039d4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80039d6:	231f      	movs	r3, #31
 80039d8:	18fb      	adds	r3, r7, r3
 80039da:	781b      	ldrb	r3, [r3, #0]
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b008      	add	sp, #32
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	1dfb      	adds	r3, r7, #7
 80039f2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039f4:	f7fd ff9e 	bl	8001934 <HAL_GetTick>
 80039f8:	0002      	movs	r2, r0
 80039fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fc:	1a9b      	subs	r3, r3, r2
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	18d3      	adds	r3, r2, r3
 8003a02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a04:	f7fd ff96 	bl	8001934 <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a0c:	4b3a      	ldr	r3, [pc, #232]	; (8003af8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	015b      	lsls	r3, r3, #5
 8003a12:	0d1b      	lsrs	r3, r3, #20
 8003a14:	69fa      	ldr	r2, [r7, #28]
 8003a16:	4353      	muls	r3, r2
 8003a18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a1a:	e058      	b.n	8003ace <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	d055      	beq.n	8003ace <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a22:	f7fd ff87 	bl	8001934 <HAL_GetTick>
 8003a26:	0002      	movs	r2, r0
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	69fa      	ldr	r2, [r7, #28]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d902      	bls.n	8003a38 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d142      	bne.n	8003abe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	21e0      	movs	r1, #224	; 0xe0
 8003a44:	438a      	bics	r2, r1
 8003a46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	2382      	movs	r3, #130	; 0x82
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d113      	bne.n	8003a7c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	2380      	movs	r3, #128	; 0x80
 8003a5a:	021b      	lsls	r3, r3, #8
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d005      	beq.n	8003a6c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	2380      	movs	r3, #128	; 0x80
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d107      	bne.n	8003a7c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2140      	movs	r1, #64	; 0x40
 8003a78:	438a      	bics	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a80:	2380      	movs	r3, #128	; 0x80
 8003a82:	019b      	lsls	r3, r3, #6
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d110      	bne.n	8003aaa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	491a      	ldr	r1, [pc, #104]	; (8003afc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003a94:	400a      	ands	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2180      	movs	r1, #128	; 0x80
 8003aa4:	0189      	lsls	r1, r1, #6
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	225d      	movs	r2, #93	; 0x5d
 8003aae:	2101      	movs	r1, #1
 8003ab0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	225c      	movs	r2, #92	; 0x5c
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e017      	b.n	8003aee <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	425a      	negs	r2, r3
 8003ade:	4153      	adcs	r3, r2
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	001a      	movs	r2, r3
 8003ae4:	1dfb      	adds	r3, r7, #7
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d197      	bne.n	8003a1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	0018      	movs	r0, r3
 8003af0:	46bd      	mov	sp, r7
 8003af2:	b008      	add	sp, #32
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	20001c08 	.word	0x20001c08
 8003afc:	ffffdfff 	.word	0xffffdfff

08003b00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	; 0x28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
 8003b0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003b0e:	2317      	movs	r3, #23
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	2200      	movs	r2, #0
 8003b14:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003b16:	f7fd ff0d 	bl	8001934 <HAL_GetTick>
 8003b1a:	0002      	movs	r2, r0
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	18d3      	adds	r3, r2, r3
 8003b24:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003b26:	f7fd ff05 	bl	8001934 <HAL_GetTick>
 8003b2a:	0003      	movs	r3, r0
 8003b2c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	330c      	adds	r3, #12
 8003b34:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003b36:	4b41      	ldr	r3, [pc, #260]	; (8003c3c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	0013      	movs	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	189b      	adds	r3, r3, r2
 8003b40:	00da      	lsls	r2, r3, #3
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	0d1b      	lsrs	r3, r3, #20
 8003b46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b48:	4353      	muls	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b4c:	e068      	b.n	8003c20 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	23c0      	movs	r3, #192	; 0xc0
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d10a      	bne.n	8003b6e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d107      	bne.n	8003b6e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	2117      	movs	r1, #23
 8003b66:	187b      	adds	r3, r7, r1
 8003b68:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b6a:	187b      	adds	r3, r7, r1
 8003b6c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	3301      	adds	r3, #1
 8003b72:	d055      	beq.n	8003c20 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b74:	f7fd fede 	bl	8001934 <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d902      	bls.n	8003b8a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d142      	bne.n	8003c10 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	21e0      	movs	r1, #224	; 0xe0
 8003b96:	438a      	bics	r2, r1
 8003b98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	2382      	movs	r3, #130	; 0x82
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d113      	bne.n	8003bce <SPI_WaitFifoStateUntilTimeout+0xce>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	2380      	movs	r3, #128	; 0x80
 8003bac:	021b      	lsls	r3, r3, #8
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d005      	beq.n	8003bbe <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	689a      	ldr	r2, [r3, #8]
 8003bb6:	2380      	movs	r3, #128	; 0x80
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d107      	bne.n	8003bce <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2140      	movs	r1, #64	; 0x40
 8003bca:	438a      	bics	r2, r1
 8003bcc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bd2:	2380      	movs	r3, #128	; 0x80
 8003bd4:	019b      	lsls	r3, r3, #6
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d110      	bne.n	8003bfc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4916      	ldr	r1, [pc, #88]	; (8003c40 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003be6:	400a      	ands	r2, r1
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2180      	movs	r1, #128	; 0x80
 8003bf6:	0189      	lsls	r1, r1, #6
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	225d      	movs	r2, #93	; 0x5d
 8003c00:	2101      	movs	r1, #1
 8003c02:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	225c      	movs	r2, #92	; 0x5c
 8003c08:	2100      	movs	r1, #0
 8003c0a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e010      	b.n	8003c32 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003c16:	2300      	movs	r3, #0
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d18e      	bne.n	8003b4e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	0018      	movs	r0, r3
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b00a      	add	sp, #40	; 0x28
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	46c0      	nop			; (mov r8, r8)
 8003c3c:	20001c08 	.word	0x20001c08
 8003c40:	ffffdfff 	.word	0xffffdfff

08003c44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	23c0      	movs	r3, #192	; 0xc0
 8003c54:	0159      	lsls	r1, r3, #5
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	0013      	movs	r3, r2
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f7ff ff4e 	bl	8003b00 <SPI_WaitFifoStateUntilTimeout>
 8003c64:	1e03      	subs	r3, r0, #0
 8003c66:	d007      	beq.n	8003c78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e027      	b.n	8003cc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	0013      	movs	r3, r2
 8003c82:	2200      	movs	r2, #0
 8003c84:	2180      	movs	r1, #128	; 0x80
 8003c86:	f7ff fead 	bl	80039e4 <SPI_WaitFlagStateUntilTimeout>
 8003c8a:	1e03      	subs	r3, r0, #0
 8003c8c:	d007      	beq.n	8003c9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c92:	2220      	movs	r2, #32
 8003c94:	431a      	orrs	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e014      	b.n	8003cc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	23c0      	movs	r3, #192	; 0xc0
 8003ca2:	00d9      	lsls	r1, r3, #3
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	0013      	movs	r3, r2
 8003cac:	2200      	movs	r2, #0
 8003cae:	f7ff ff27 	bl	8003b00 <SPI_WaitFifoStateUntilTimeout>
 8003cb2:	1e03      	subs	r3, r0, #0
 8003cb4:	d007      	beq.n	8003cc6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cba:	2220      	movs	r2, #32
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e000      	b.n	8003cc8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	0018      	movs	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b004      	add	sp, #16
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e042      	b.n	8003d68 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	223d      	movs	r2, #61	; 0x3d
 8003ce6:	5c9b      	ldrb	r3, [r3, r2]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d107      	bne.n	8003cfe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	223c      	movs	r2, #60	; 0x3c
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7fd fc77 	bl	80015ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	223d      	movs	r2, #61	; 0x3d
 8003d02:	2102      	movs	r1, #2
 8003d04:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3304      	adds	r3, #4
 8003d0e:	0019      	movs	r1, r3
 8003d10:	0010      	movs	r0, r2
 8003d12:	f000 fad7 	bl	80042c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2246      	movs	r2, #70	; 0x46
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	223e      	movs	r2, #62	; 0x3e
 8003d22:	2101      	movs	r1, #1
 8003d24:	5499      	strb	r1, [r3, r2]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	223f      	movs	r2, #63	; 0x3f
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	5499      	strb	r1, [r3, r2]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2240      	movs	r2, #64	; 0x40
 8003d32:	2101      	movs	r1, #1
 8003d34:	5499      	strb	r1, [r3, r2]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2241      	movs	r2, #65	; 0x41
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2242      	movs	r2, #66	; 0x42
 8003d42:	2101      	movs	r1, #1
 8003d44:	5499      	strb	r1, [r3, r2]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2243      	movs	r2, #67	; 0x43
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	5499      	strb	r1, [r3, r2]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2244      	movs	r2, #68	; 0x44
 8003d52:	2101      	movs	r1, #1
 8003d54:	5499      	strb	r1, [r3, r2]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2245      	movs	r2, #69	; 0x45
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	223d      	movs	r2, #61	; 0x3d
 8003d62:	2101      	movs	r1, #1
 8003d64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	0018      	movs	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	b002      	add	sp, #8
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e042      	b.n	8003e08 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	223d      	movs	r2, #61	; 0x3d
 8003d86:	5c9b      	ldrb	r3, [r3, r2]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d107      	bne.n	8003d9e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	223c      	movs	r2, #60	; 0x3c
 8003d92:	2100      	movs	r1, #0
 8003d94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	0018      	movs	r0, r3
 8003d9a:	f000 f839 	bl	8003e10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	223d      	movs	r2, #61	; 0x3d
 8003da2:	2102      	movs	r1, #2
 8003da4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3304      	adds	r3, #4
 8003dae:	0019      	movs	r1, r3
 8003db0:	0010      	movs	r0, r2
 8003db2:	f000 fa87 	bl	80042c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2246      	movs	r2, #70	; 0x46
 8003dba:	2101      	movs	r1, #1
 8003dbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	223e      	movs	r2, #62	; 0x3e
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	5499      	strb	r1, [r3, r2]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	223f      	movs	r2, #63	; 0x3f
 8003dca:	2101      	movs	r1, #1
 8003dcc:	5499      	strb	r1, [r3, r2]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2240      	movs	r2, #64	; 0x40
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	5499      	strb	r1, [r3, r2]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2241      	movs	r2, #65	; 0x41
 8003dda:	2101      	movs	r1, #1
 8003ddc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2242      	movs	r2, #66	; 0x42
 8003de2:	2101      	movs	r1, #1
 8003de4:	5499      	strb	r1, [r3, r2]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2243      	movs	r2, #67	; 0x43
 8003dea:	2101      	movs	r1, #1
 8003dec:	5499      	strb	r1, [r3, r2]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2244      	movs	r2, #68	; 0x44
 8003df2:	2101      	movs	r1, #1
 8003df4:	5499      	strb	r1, [r3, r2]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2245      	movs	r2, #69	; 0x45
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	223d      	movs	r2, #61	; 0x3d
 8003e02:	2101      	movs	r1, #1
 8003e04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	0018      	movs	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	b002      	add	sp, #8
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e18:	46c0      	nop			; (mov r8, r8)
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	b002      	add	sp, #8
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d108      	bne.n	8003e42 <HAL_TIM_PWM_Start+0x22>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	223e      	movs	r2, #62	; 0x3e
 8003e34:	5c9b      	ldrb	r3, [r3, r2]
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	1e5a      	subs	r2, r3, #1
 8003e3c:	4193      	sbcs	r3, r2
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	e01f      	b.n	8003e82 <HAL_TIM_PWM_Start+0x62>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d108      	bne.n	8003e5a <HAL_TIM_PWM_Start+0x3a>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	223f      	movs	r2, #63	; 0x3f
 8003e4c:	5c9b      	ldrb	r3, [r3, r2]
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	1e5a      	subs	r2, r3, #1
 8003e54:	4193      	sbcs	r3, r2
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	e013      	b.n	8003e82 <HAL_TIM_PWM_Start+0x62>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d108      	bne.n	8003e72 <HAL_TIM_PWM_Start+0x52>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2240      	movs	r2, #64	; 0x40
 8003e64:	5c9b      	ldrb	r3, [r3, r2]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	1e5a      	subs	r2, r3, #1
 8003e6c:	4193      	sbcs	r3, r2
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	e007      	b.n	8003e82 <HAL_TIM_PWM_Start+0x62>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2241      	movs	r2, #65	; 0x41
 8003e76:	5c9b      	ldrb	r3, [r3, r2]
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	1e5a      	subs	r2, r3, #1
 8003e7e:	4193      	sbcs	r3, r2
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e074      	b.n	8003f74 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d104      	bne.n	8003e9a <HAL_TIM_PWM_Start+0x7a>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	223e      	movs	r2, #62	; 0x3e
 8003e94:	2102      	movs	r1, #2
 8003e96:	5499      	strb	r1, [r3, r2]
 8003e98:	e013      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xa2>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d104      	bne.n	8003eaa <HAL_TIM_PWM_Start+0x8a>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	223f      	movs	r2, #63	; 0x3f
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	5499      	strb	r1, [r3, r2]
 8003ea8:	e00b      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xa2>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d104      	bne.n	8003eba <HAL_TIM_PWM_Start+0x9a>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2240      	movs	r2, #64	; 0x40
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	5499      	strb	r1, [r3, r2]
 8003eb8:	e003      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xa2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2241      	movs	r2, #65	; 0x41
 8003ebe:	2102      	movs	r1, #2
 8003ec0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6839      	ldr	r1, [r7, #0]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f000 fd10 	bl	80048f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a29      	ldr	r2, [pc, #164]	; (8003f7c <HAL_TIM_PWM_Start+0x15c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00e      	beq.n	8003ef8 <HAL_TIM_PWM_Start+0xd8>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a28      	ldr	r2, [pc, #160]	; (8003f80 <HAL_TIM_PWM_Start+0x160>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d009      	beq.n	8003ef8 <HAL_TIM_PWM_Start+0xd8>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a26      	ldr	r2, [pc, #152]	; (8003f84 <HAL_TIM_PWM_Start+0x164>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d004      	beq.n	8003ef8 <HAL_TIM_PWM_Start+0xd8>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a25      	ldr	r2, [pc, #148]	; (8003f88 <HAL_TIM_PWM_Start+0x168>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d101      	bne.n	8003efc <HAL_TIM_PWM_Start+0xdc>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <HAL_TIM_PWM_Start+0xde>
 8003efc:	2300      	movs	r3, #0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2180      	movs	r1, #128	; 0x80
 8003f0e:	0209      	lsls	r1, r1, #8
 8003f10:	430a      	orrs	r2, r1
 8003f12:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a18      	ldr	r2, [pc, #96]	; (8003f7c <HAL_TIM_PWM_Start+0x15c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00f      	beq.n	8003f3e <HAL_TIM_PWM_Start+0x11e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	2380      	movs	r3, #128	; 0x80
 8003f24:	05db      	lsls	r3, r3, #23
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d009      	beq.n	8003f3e <HAL_TIM_PWM_Start+0x11e>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <HAL_TIM_PWM_Start+0x16c>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d004      	beq.n	8003f3e <HAL_TIM_PWM_Start+0x11e>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a11      	ldr	r2, [pc, #68]	; (8003f80 <HAL_TIM_PWM_Start+0x160>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d111      	bne.n	8003f62 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2207      	movs	r2, #7
 8003f46:	4013      	ands	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b06      	cmp	r3, #6
 8003f4e:	d010      	beq.n	8003f72 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f60:	e007      	b.n	8003f72 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	0018      	movs	r0, r3
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b004      	add	sp, #16
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40012c00 	.word	0x40012c00
 8003f80:	40014000 	.word	0x40014000
 8003f84:	40014400 	.word	0x40014400
 8003f88:	40014800 	.word	0x40014800
 8003f8c:	40000400 	.word	0x40000400

08003f90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f9c:	2317      	movs	r3, #23
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	223c      	movs	r2, #60	; 0x3c
 8003fa8:	5c9b      	ldrb	r3, [r3, r2]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e0ad      	b.n	800410e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	223c      	movs	r2, #60	; 0x3c
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b0c      	cmp	r3, #12
 8003fbe:	d100      	bne.n	8003fc2 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003fc0:	e076      	b.n	80040b0 <HAL_TIM_PWM_ConfigChannel+0x120>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b0c      	cmp	r3, #12
 8003fc6:	d900      	bls.n	8003fca <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003fc8:	e095      	b.n	80040f6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d04e      	beq.n	800406e <HAL_TIM_PWM_ConfigChannel+0xde>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	d900      	bls.n	8003fd8 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003fd6:	e08e      	b.n	80040f6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_TIM_PWM_ConfigChannel+0x56>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d021      	beq.n	8004028 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003fe4:	e087      	b.n	80040f6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	0011      	movs	r1, r2
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f000 f9e8 	bl	80043c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699a      	ldr	r2, [r3, #24]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2108      	movs	r1, #8
 8004000:	430a      	orrs	r2, r1
 8004002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699a      	ldr	r2, [r3, #24]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2104      	movs	r1, #4
 8004010:	438a      	bics	r2, r1
 8004012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6999      	ldr	r1, [r3, #24]
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	691a      	ldr	r2, [r3, #16]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	619a      	str	r2, [r3, #24]
      break;
 8004026:	e06b      	b.n	8004100 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	0011      	movs	r1, r2
 8004030:	0018      	movs	r0, r3
 8004032:	f000 fa4f 	bl	80044d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	699a      	ldr	r2, [r3, #24]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2180      	movs	r1, #128	; 0x80
 8004042:	0109      	lsls	r1, r1, #4
 8004044:	430a      	orrs	r2, r1
 8004046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699a      	ldr	r2, [r3, #24]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4931      	ldr	r1, [pc, #196]	; (8004118 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004054:	400a      	ands	r2, r1
 8004056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6999      	ldr	r1, [r3, #24]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	021a      	lsls	r2, r3, #8
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	619a      	str	r2, [r3, #24]
      break;
 800406c:	e048      	b.n	8004100 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	0011      	movs	r1, r2
 8004076:	0018      	movs	r0, r3
 8004078:	f000 fab0 	bl	80045dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	69da      	ldr	r2, [r3, #28]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2108      	movs	r1, #8
 8004088:	430a      	orrs	r2, r1
 800408a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	69da      	ldr	r2, [r3, #28]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2104      	movs	r1, #4
 8004098:	438a      	bics	r2, r1
 800409a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	69d9      	ldr	r1, [r3, #28]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	691a      	ldr	r2, [r3, #16]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	61da      	str	r2, [r3, #28]
      break;
 80040ae:	e027      	b.n	8004100 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	0011      	movs	r1, r2
 80040b8:	0018      	movs	r0, r3
 80040ba:	f000 fb15 	bl	80046e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	69da      	ldr	r2, [r3, #28]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2180      	movs	r1, #128	; 0x80
 80040ca:	0109      	lsls	r1, r1, #4
 80040cc:	430a      	orrs	r2, r1
 80040ce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	69da      	ldr	r2, [r3, #28]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	490f      	ldr	r1, [pc, #60]	; (8004118 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80040dc:	400a      	ands	r2, r1
 80040de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	69d9      	ldr	r1, [r3, #28]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	021a      	lsls	r2, r3, #8
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	61da      	str	r2, [r3, #28]
      break;
 80040f4:	e004      	b.n	8004100 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80040f6:	2317      	movs	r3, #23
 80040f8:	18fb      	adds	r3, r7, r3
 80040fa:	2201      	movs	r2, #1
 80040fc:	701a      	strb	r2, [r3, #0]
      break;
 80040fe:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	223c      	movs	r2, #60	; 0x3c
 8004104:	2100      	movs	r1, #0
 8004106:	5499      	strb	r1, [r3, r2]

  return status;
 8004108:	2317      	movs	r3, #23
 800410a:	18fb      	adds	r3, r7, r3
 800410c:	781b      	ldrb	r3, [r3, #0]
}
 800410e:	0018      	movs	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	b006      	add	sp, #24
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			; (mov r8, r8)
 8004118:	fffffbff 	.word	0xfffffbff

0800411c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004126:	230f      	movs	r3, #15
 8004128:	18fb      	adds	r3, r7, r3
 800412a:	2200      	movs	r2, #0
 800412c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	223c      	movs	r2, #60	; 0x3c
 8004132:	5c9b      	ldrb	r3, [r3, r2]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <HAL_TIM_ConfigClockSource+0x20>
 8004138:	2302      	movs	r3, #2
 800413a:	e0bc      	b.n	80042b6 <HAL_TIM_ConfigClockSource+0x19a>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	223c      	movs	r2, #60	; 0x3c
 8004140:	2101      	movs	r1, #1
 8004142:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	223d      	movs	r2, #61	; 0x3d
 8004148:	2102      	movs	r1, #2
 800414a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	2277      	movs	r2, #119	; 0x77
 8004158:	4393      	bics	r3, r2
 800415a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	4a58      	ldr	r2, [pc, #352]	; (80042c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004160:	4013      	ands	r3, r2
 8004162:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2280      	movs	r2, #128	; 0x80
 8004172:	0192      	lsls	r2, r2, #6
 8004174:	4293      	cmp	r3, r2
 8004176:	d040      	beq.n	80041fa <HAL_TIM_ConfigClockSource+0xde>
 8004178:	2280      	movs	r2, #128	; 0x80
 800417a:	0192      	lsls	r2, r2, #6
 800417c:	4293      	cmp	r3, r2
 800417e:	d900      	bls.n	8004182 <HAL_TIM_ConfigClockSource+0x66>
 8004180:	e088      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 8004182:	2280      	movs	r2, #128	; 0x80
 8004184:	0152      	lsls	r2, r2, #5
 8004186:	4293      	cmp	r3, r2
 8004188:	d100      	bne.n	800418c <HAL_TIM_ConfigClockSource+0x70>
 800418a:	e088      	b.n	800429e <HAL_TIM_ConfigClockSource+0x182>
 800418c:	2280      	movs	r2, #128	; 0x80
 800418e:	0152      	lsls	r2, r2, #5
 8004190:	4293      	cmp	r3, r2
 8004192:	d900      	bls.n	8004196 <HAL_TIM_ConfigClockSource+0x7a>
 8004194:	e07e      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 8004196:	2b70      	cmp	r3, #112	; 0x70
 8004198:	d018      	beq.n	80041cc <HAL_TIM_ConfigClockSource+0xb0>
 800419a:	d900      	bls.n	800419e <HAL_TIM_ConfigClockSource+0x82>
 800419c:	e07a      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 800419e:	2b60      	cmp	r3, #96	; 0x60
 80041a0:	d04f      	beq.n	8004242 <HAL_TIM_ConfigClockSource+0x126>
 80041a2:	d900      	bls.n	80041a6 <HAL_TIM_ConfigClockSource+0x8a>
 80041a4:	e076      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 80041a6:	2b50      	cmp	r3, #80	; 0x50
 80041a8:	d03b      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0x106>
 80041aa:	d900      	bls.n	80041ae <HAL_TIM_ConfigClockSource+0x92>
 80041ac:	e072      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 80041ae:	2b40      	cmp	r3, #64	; 0x40
 80041b0:	d057      	beq.n	8004262 <HAL_TIM_ConfigClockSource+0x146>
 80041b2:	d900      	bls.n	80041b6 <HAL_TIM_ConfigClockSource+0x9a>
 80041b4:	e06e      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 80041b6:	2b30      	cmp	r3, #48	; 0x30
 80041b8:	d063      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x166>
 80041ba:	d86b      	bhi.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d060      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x166>
 80041c0:	d868      	bhi.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d05d      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x166>
 80041c6:	2b10      	cmp	r3, #16
 80041c8:	d05b      	beq.n	8004282 <HAL_TIM_ConfigClockSource+0x166>
 80041ca:	e063      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	6899      	ldr	r1, [r3, #8]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f000 fb68 	bl	80048b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	2277      	movs	r2, #119	; 0x77
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	609a      	str	r2, [r3, #8]
      break;
 80041f8:	e052      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6818      	ldr	r0, [r3, #0]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f000 fb51 	bl	80048b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	01c9      	lsls	r1, r1, #7
 800421c:	430a      	orrs	r2, r1
 800421e:	609a      	str	r2, [r3, #8]
      break;
 8004220:	e03e      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6818      	ldr	r0, [r3, #0]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	6859      	ldr	r1, [r3, #4]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	001a      	movs	r2, r3
 8004230:	f000 fac4 	bl	80047bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2150      	movs	r1, #80	; 0x50
 800423a:	0018      	movs	r0, r3
 800423c:	f000 fb1e 	bl	800487c <TIM_ITRx_SetConfig>
      break;
 8004240:	e02e      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	6859      	ldr	r1, [r3, #4]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	001a      	movs	r2, r3
 8004250:	f000 fae2 	bl	8004818 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2160      	movs	r1, #96	; 0x60
 800425a:	0018      	movs	r0, r3
 800425c:	f000 fb0e 	bl	800487c <TIM_ITRx_SetConfig>
      break;
 8004260:	e01e      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	6859      	ldr	r1, [r3, #4]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	001a      	movs	r2, r3
 8004270:	f000 faa4 	bl	80047bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2140      	movs	r1, #64	; 0x40
 800427a:	0018      	movs	r0, r3
 800427c:	f000 fafe 	bl	800487c <TIM_ITRx_SetConfig>
      break;
 8004280:	e00e      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	0019      	movs	r1, r3
 800428c:	0010      	movs	r0, r2
 800428e:	f000 faf5 	bl	800487c <TIM_ITRx_SetConfig>
      break;
 8004292:	e005      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004294:	230f      	movs	r3, #15
 8004296:	18fb      	adds	r3, r7, r3
 8004298:	2201      	movs	r2, #1
 800429a:	701a      	strb	r2, [r3, #0]
      break;
 800429c:	e000      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800429e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	223d      	movs	r2, #61	; 0x3d
 80042a4:	2101      	movs	r1, #1
 80042a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	223c      	movs	r2, #60	; 0x3c
 80042ac:	2100      	movs	r1, #0
 80042ae:	5499      	strb	r1, [r3, r2]

  return status;
 80042b0:	230f      	movs	r3, #15
 80042b2:	18fb      	adds	r3, r7, r3
 80042b4:	781b      	ldrb	r3, [r3, #0]
}
 80042b6:	0018      	movs	r0, r3
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b004      	add	sp, #16
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	ffff00ff 	.word	0xffff00ff

080042c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a34      	ldr	r2, [pc, #208]	; (80043a8 <TIM_Base_SetConfig+0xe4>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d008      	beq.n	80042ee <TIM_Base_SetConfig+0x2a>
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	05db      	lsls	r3, r3, #23
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d003      	beq.n	80042ee <TIM_Base_SetConfig+0x2a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a30      	ldr	r2, [pc, #192]	; (80043ac <TIM_Base_SetConfig+0xe8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d108      	bne.n	8004300 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2270      	movs	r2, #112	; 0x70
 80042f2:	4393      	bics	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a29      	ldr	r2, [pc, #164]	; (80043a8 <TIM_Base_SetConfig+0xe4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d018      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	05db      	lsls	r3, r3, #23
 800430e:	429a      	cmp	r2, r3
 8004310:	d013      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a25      	ldr	r2, [pc, #148]	; (80043ac <TIM_Base_SetConfig+0xe8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00f      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a24      	ldr	r2, [pc, #144]	; (80043b0 <TIM_Base_SetConfig+0xec>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00b      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a23      	ldr	r2, [pc, #140]	; (80043b4 <TIM_Base_SetConfig+0xf0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d007      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a22      	ldr	r2, [pc, #136]	; (80043b8 <TIM_Base_SetConfig+0xf4>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d003      	beq.n	800433a <TIM_Base_SetConfig+0x76>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a21      	ldr	r2, [pc, #132]	; (80043bc <TIM_Base_SetConfig+0xf8>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d108      	bne.n	800434c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	4a20      	ldr	r2, [pc, #128]	; (80043c0 <TIM_Base_SetConfig+0xfc>)
 800433e:	4013      	ands	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2280      	movs	r2, #128	; 0x80
 8004350:	4393      	bics	r3, r2
 8004352:	001a      	movs	r2, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	689a      	ldr	r2, [r3, #8]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a0c      	ldr	r2, [pc, #48]	; (80043a8 <TIM_Base_SetConfig+0xe4>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d00b      	beq.n	8004392 <TIM_Base_SetConfig+0xce>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a0d      	ldr	r2, [pc, #52]	; (80043b4 <TIM_Base_SetConfig+0xf0>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d007      	beq.n	8004392 <TIM_Base_SetConfig+0xce>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a0c      	ldr	r2, [pc, #48]	; (80043b8 <TIM_Base_SetConfig+0xf4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d003      	beq.n	8004392 <TIM_Base_SetConfig+0xce>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a0b      	ldr	r2, [pc, #44]	; (80043bc <TIM_Base_SetConfig+0xf8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d103      	bne.n	800439a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	615a      	str	r2, [r3, #20]
}
 80043a0:	46c0      	nop			; (mov r8, r8)
 80043a2:	46bd      	mov	sp, r7
 80043a4:	b004      	add	sp, #16
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40012c00 	.word	0x40012c00
 80043ac:	40000400 	.word	0x40000400
 80043b0:	40002000 	.word	0x40002000
 80043b4:	40014000 	.word	0x40014000
 80043b8:	40014400 	.word	0x40014400
 80043bc:	40014800 	.word	0x40014800
 80043c0:	fffffcff 	.word	0xfffffcff

080043c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	2201      	movs	r2, #1
 80043d4:	4393      	bics	r3, r2
 80043d6:	001a      	movs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2270      	movs	r2, #112	; 0x70
 80043f2:	4393      	bics	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2203      	movs	r2, #3
 80043fa:	4393      	bics	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	4313      	orrs	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2202      	movs	r2, #2
 800440c:	4393      	bics	r3, r2
 800440e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a27      	ldr	r2, [pc, #156]	; (80044bc <TIM_OC1_SetConfig+0xf8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00b      	beq.n	800443a <TIM_OC1_SetConfig+0x76>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a26      	ldr	r2, [pc, #152]	; (80044c0 <TIM_OC1_SetConfig+0xfc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d007      	beq.n	800443a <TIM_OC1_SetConfig+0x76>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a25      	ldr	r2, [pc, #148]	; (80044c4 <TIM_OC1_SetConfig+0x100>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d003      	beq.n	800443a <TIM_OC1_SetConfig+0x76>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a24      	ldr	r2, [pc, #144]	; (80044c8 <TIM_OC1_SetConfig+0x104>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d10c      	bne.n	8004454 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2208      	movs	r2, #8
 800443e:	4393      	bics	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	4313      	orrs	r3, r2
 800444a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	2204      	movs	r2, #4
 8004450:	4393      	bics	r3, r2
 8004452:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a19      	ldr	r2, [pc, #100]	; (80044bc <TIM_OC1_SetConfig+0xf8>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00b      	beq.n	8004474 <TIM_OC1_SetConfig+0xb0>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a18      	ldr	r2, [pc, #96]	; (80044c0 <TIM_OC1_SetConfig+0xfc>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d007      	beq.n	8004474 <TIM_OC1_SetConfig+0xb0>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a17      	ldr	r2, [pc, #92]	; (80044c4 <TIM_OC1_SetConfig+0x100>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d003      	beq.n	8004474 <TIM_OC1_SetConfig+0xb0>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a16      	ldr	r2, [pc, #88]	; (80044c8 <TIM_OC1_SetConfig+0x104>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d111      	bne.n	8004498 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4a15      	ldr	r2, [pc, #84]	; (80044cc <TIM_OC1_SetConfig+0x108>)
 8004478:	4013      	ands	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	4a14      	ldr	r2, [pc, #80]	; (80044d0 <TIM_OC1_SetConfig+0x10c>)
 8004480:	4013      	ands	r3, r2
 8004482:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	4313      	orrs	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	621a      	str	r2, [r3, #32]
}
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	46bd      	mov	sp, r7
 80044b6:	b006      	add	sp, #24
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	46c0      	nop			; (mov r8, r8)
 80044bc:	40012c00 	.word	0x40012c00
 80044c0:	40014000 	.word	0x40014000
 80044c4:	40014400 	.word	0x40014400
 80044c8:	40014800 	.word	0x40014800
 80044cc:	fffffeff 	.word	0xfffffeff
 80044d0:	fffffdff 	.word	0xfffffdff

080044d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	2210      	movs	r2, #16
 80044e4:	4393      	bics	r3, r2
 80044e6:	001a      	movs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4a2e      	ldr	r2, [pc, #184]	; (80045bc <TIM_OC2_SetConfig+0xe8>)
 8004502:	4013      	ands	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4a2d      	ldr	r2, [pc, #180]	; (80045c0 <TIM_OC2_SetConfig+0xec>)
 800450a:	4013      	ands	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	021b      	lsls	r3, r3, #8
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	4313      	orrs	r3, r2
 8004518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	2220      	movs	r2, #32
 800451e:	4393      	bics	r3, r2
 8004520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	011b      	lsls	r3, r3, #4
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a24      	ldr	r2, [pc, #144]	; (80045c4 <TIM_OC2_SetConfig+0xf0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d10d      	bne.n	8004552 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	2280      	movs	r2, #128	; 0x80
 800453a:	4393      	bics	r3, r2
 800453c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	011b      	lsls	r3, r3, #4
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	4313      	orrs	r3, r2
 8004548:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2240      	movs	r2, #64	; 0x40
 800454e:	4393      	bics	r3, r2
 8004550:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a1b      	ldr	r2, [pc, #108]	; (80045c4 <TIM_OC2_SetConfig+0xf0>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00b      	beq.n	8004572 <TIM_OC2_SetConfig+0x9e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a1a      	ldr	r2, [pc, #104]	; (80045c8 <TIM_OC2_SetConfig+0xf4>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d007      	beq.n	8004572 <TIM_OC2_SetConfig+0x9e>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a19      	ldr	r2, [pc, #100]	; (80045cc <TIM_OC2_SetConfig+0xf8>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d003      	beq.n	8004572 <TIM_OC2_SetConfig+0x9e>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a18      	ldr	r2, [pc, #96]	; (80045d0 <TIM_OC2_SetConfig+0xfc>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d113      	bne.n	800459a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	4a17      	ldr	r2, [pc, #92]	; (80045d4 <TIM_OC2_SetConfig+0x100>)
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	4a16      	ldr	r2, [pc, #88]	; (80045d8 <TIM_OC2_SetConfig+0x104>)
 800457e:	4013      	ands	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	621a      	str	r2, [r3, #32]
}
 80045b4:	46c0      	nop			; (mov r8, r8)
 80045b6:	46bd      	mov	sp, r7
 80045b8:	b006      	add	sp, #24
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	ffff8fff 	.word	0xffff8fff
 80045c0:	fffffcff 	.word	0xfffffcff
 80045c4:	40012c00 	.word	0x40012c00
 80045c8:	40014000 	.word	0x40014000
 80045cc:	40014400 	.word	0x40014400
 80045d0:	40014800 	.word	0x40014800
 80045d4:	fffffbff 	.word	0xfffffbff
 80045d8:	fffff7ff 	.word	0xfffff7ff

080045dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4a35      	ldr	r2, [pc, #212]	; (80046c0 <TIM_OC3_SetConfig+0xe4>)
 80045ec:	401a      	ands	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2270      	movs	r2, #112	; 0x70
 8004608:	4393      	bics	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2203      	movs	r2, #3
 8004610:	4393      	bics	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	4a28      	ldr	r2, [pc, #160]	; (80046c4 <TIM_OC3_SetConfig+0xe8>)
 8004622:	4013      	ands	r3, r2
 8004624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	021b      	lsls	r3, r3, #8
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	4313      	orrs	r3, r2
 8004630:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a24      	ldr	r2, [pc, #144]	; (80046c8 <TIM_OC3_SetConfig+0xec>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d10d      	bne.n	8004656 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	4a23      	ldr	r2, [pc, #140]	; (80046cc <TIM_OC3_SetConfig+0xf0>)
 800463e:	4013      	ands	r3, r2
 8004640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	4313      	orrs	r3, r2
 800464c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	4a1f      	ldr	r2, [pc, #124]	; (80046d0 <TIM_OC3_SetConfig+0xf4>)
 8004652:	4013      	ands	r3, r2
 8004654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a1b      	ldr	r2, [pc, #108]	; (80046c8 <TIM_OC3_SetConfig+0xec>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d00b      	beq.n	8004676 <TIM_OC3_SetConfig+0x9a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a1c      	ldr	r2, [pc, #112]	; (80046d4 <TIM_OC3_SetConfig+0xf8>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d007      	beq.n	8004676 <TIM_OC3_SetConfig+0x9a>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a1b      	ldr	r2, [pc, #108]	; (80046d8 <TIM_OC3_SetConfig+0xfc>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d003      	beq.n	8004676 <TIM_OC3_SetConfig+0x9a>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a1a      	ldr	r2, [pc, #104]	; (80046dc <TIM_OC3_SetConfig+0x100>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d113      	bne.n	800469e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4a19      	ldr	r2, [pc, #100]	; (80046e0 <TIM_OC3_SetConfig+0x104>)
 800467a:	4013      	ands	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	4a18      	ldr	r2, [pc, #96]	; (80046e4 <TIM_OC3_SetConfig+0x108>)
 8004682:	4013      	ands	r3, r2
 8004684:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	621a      	str	r2, [r3, #32]
}
 80046b8:	46c0      	nop			; (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b006      	add	sp, #24
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	fffffeff 	.word	0xfffffeff
 80046c4:	fffffdff 	.word	0xfffffdff
 80046c8:	40012c00 	.word	0x40012c00
 80046cc:	fffff7ff 	.word	0xfffff7ff
 80046d0:	fffffbff 	.word	0xfffffbff
 80046d4:	40014000 	.word	0x40014000
 80046d8:	40014400 	.word	0x40014400
 80046dc:	40014800 	.word	0x40014800
 80046e0:	ffffefff 	.word	0xffffefff
 80046e4:	ffffdfff 	.word	0xffffdfff

080046e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	4a28      	ldr	r2, [pc, #160]	; (8004798 <TIM_OC4_SetConfig+0xb0>)
 80046f8:	401a      	ands	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4a22      	ldr	r2, [pc, #136]	; (800479c <TIM_OC4_SetConfig+0xb4>)
 8004714:	4013      	ands	r3, r2
 8004716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4a21      	ldr	r2, [pc, #132]	; (80047a0 <TIM_OC4_SetConfig+0xb8>)
 800471c:	4013      	ands	r3, r2
 800471e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	021b      	lsls	r3, r3, #8
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	4a1d      	ldr	r2, [pc, #116]	; (80047a4 <TIM_OC4_SetConfig+0xbc>)
 8004730:	4013      	ands	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	031b      	lsls	r3, r3, #12
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a19      	ldr	r2, [pc, #100]	; (80047a8 <TIM_OC4_SetConfig+0xc0>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00b      	beq.n	8004760 <TIM_OC4_SetConfig+0x78>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a18      	ldr	r2, [pc, #96]	; (80047ac <TIM_OC4_SetConfig+0xc4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d007      	beq.n	8004760 <TIM_OC4_SetConfig+0x78>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a17      	ldr	r2, [pc, #92]	; (80047b0 <TIM_OC4_SetConfig+0xc8>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d003      	beq.n	8004760 <TIM_OC4_SetConfig+0x78>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a16      	ldr	r2, [pc, #88]	; (80047b4 <TIM_OC4_SetConfig+0xcc>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d109      	bne.n	8004774 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	4a15      	ldr	r2, [pc, #84]	; (80047b8 <TIM_OC4_SetConfig+0xd0>)
 8004764:	4013      	ands	r3, r2
 8004766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	019b      	lsls	r3, r3, #6
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	46c0      	nop			; (mov r8, r8)
 8004790:	46bd      	mov	sp, r7
 8004792:	b006      	add	sp, #24
 8004794:	bd80      	pop	{r7, pc}
 8004796:	46c0      	nop			; (mov r8, r8)
 8004798:	ffffefff 	.word	0xffffefff
 800479c:	ffff8fff 	.word	0xffff8fff
 80047a0:	fffffcff 	.word	0xfffffcff
 80047a4:	ffffdfff 	.word	0xffffdfff
 80047a8:	40012c00 	.word	0x40012c00
 80047ac:	40014000 	.word	0x40014000
 80047b0:	40014400 	.word	0x40014400
 80047b4:	40014800 	.word	0x40014800
 80047b8:	ffffbfff 	.word	0xffffbfff

080047bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	2201      	movs	r2, #1
 80047d4:	4393      	bics	r3, r2
 80047d6:	001a      	movs	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	22f0      	movs	r2, #240	; 0xf0
 80047e6:	4393      	bics	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	220a      	movs	r2, #10
 80047f8:	4393      	bics	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	621a      	str	r2, [r3, #32]
}
 8004810:	46c0      	nop			; (mov r8, r8)
 8004812:	46bd      	mov	sp, r7
 8004814:	b006      	add	sp, #24
 8004816:	bd80      	pop	{r7, pc}

08004818 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	2210      	movs	r2, #16
 800482a:	4393      	bics	r3, r2
 800482c:	001a      	movs	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	4a0d      	ldr	r2, [pc, #52]	; (8004878 <TIM_TI2_ConfigInputStage+0x60>)
 8004842:	4013      	ands	r3, r2
 8004844:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	031b      	lsls	r3, r3, #12
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	4313      	orrs	r3, r2
 800484e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	22a0      	movs	r2, #160	; 0xa0
 8004854:	4393      	bics	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	011b      	lsls	r3, r3, #4
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	621a      	str	r2, [r3, #32]
}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	46bd      	mov	sp, r7
 8004872:	b006      	add	sp, #24
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	ffff0fff 	.word	0xffff0fff

0800487c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2270      	movs	r2, #112	; 0x70
 8004890:	4393      	bics	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4313      	orrs	r3, r2
 800489a:	2207      	movs	r2, #7
 800489c:	4313      	orrs	r3, r2
 800489e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	609a      	str	r2, [r3, #8]
}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	46bd      	mov	sp, r7
 80048aa:	b004      	add	sp, #16
 80048ac:	bd80      	pop	{r7, pc}
	...

080048b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	4a09      	ldr	r2, [pc, #36]	; (80048ec <TIM_ETR_SetConfig+0x3c>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	021a      	lsls	r2, r3, #8
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	609a      	str	r2, [r3, #8]
}
 80048e4:	46c0      	nop			; (mov r8, r8)
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b006      	add	sp, #24
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	ffff00ff 	.word	0xffff00ff

080048f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	221f      	movs	r2, #31
 8004900:	4013      	ands	r3, r2
 8004902:	2201      	movs	r2, #1
 8004904:	409a      	lsls	r2, r3
 8004906:	0013      	movs	r3, r2
 8004908:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	43d2      	mvns	r2, r2
 8004912:	401a      	ands	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a1a      	ldr	r2, [r3, #32]
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	211f      	movs	r1, #31
 8004920:	400b      	ands	r3, r1
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	4099      	lsls	r1, r3
 8004926:	000b      	movs	r3, r1
 8004928:	431a      	orrs	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
}
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	46bd      	mov	sp, r7
 8004932:	b006      	add	sp, #24
 8004934:	bd80      	pop	{r7, pc}
	...

08004938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	223c      	movs	r2, #60	; 0x3c
 8004946:	5c9b      	ldrb	r3, [r3, r2]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800494c:	2302      	movs	r3, #2
 800494e:	e047      	b.n	80049e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	223c      	movs	r2, #60	; 0x3c
 8004954:	2101      	movs	r1, #1
 8004956:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	223d      	movs	r2, #61	; 0x3d
 800495c:	2102      	movs	r1, #2
 800495e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2270      	movs	r2, #112	; 0x70
 8004974:	4393      	bics	r3, r2
 8004976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a16      	ldr	r2, [pc, #88]	; (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00f      	beq.n	80049b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	2380      	movs	r3, #128	; 0x80
 800499a:	05db      	lsls	r3, r3, #23
 800499c:	429a      	cmp	r2, r3
 800499e:	d009      	beq.n	80049b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a11      	ldr	r2, [pc, #68]	; (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d004      	beq.n	80049b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a10      	ldr	r2, [pc, #64]	; (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d10c      	bne.n	80049ce <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2280      	movs	r2, #128	; 0x80
 80049b8:	4393      	bics	r3, r2
 80049ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	223d      	movs	r2, #61	; 0x3d
 80049d2:	2101      	movs	r1, #1
 80049d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	223c      	movs	r2, #60	; 0x3c
 80049da:	2100      	movs	r1, #0
 80049dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	0018      	movs	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	b004      	add	sp, #16
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	40012c00 	.word	0x40012c00
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40014000 	.word	0x40014000

080049f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e044      	b.n	8004a90 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d107      	bne.n	8004a1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2274      	movs	r2, #116	; 0x74
 8004a12:	2100      	movs	r1, #0
 8004a14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7fc fe89 	bl	8001730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2224      	movs	r2, #36	; 0x24
 8004a22:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2101      	movs	r1, #1
 8004a30:	438a      	bics	r2, r1
 8004a32:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 f830 	bl	8004a9c <UART_SetConfig>
 8004a3c:	0003      	movs	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e024      	b.n	8004a90 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	0018      	movs	r0, r3
 8004a52:	f000 fa0b 	bl	8004e6c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	490d      	ldr	r1, [pc, #52]	; (8004a98 <HAL_UART_Init+0xa4>)
 8004a62:	400a      	ands	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	212a      	movs	r1, #42	; 0x2a
 8004a72:	438a      	bics	r2, r1
 8004a74:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2101      	movs	r1, #1
 8004a82:	430a      	orrs	r2, r1
 8004a84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	0018      	movs	r0, r3
 8004a8a:	f000 faa3 	bl	8004fd4 <UART_CheckIdleState>
 8004a8e:	0003      	movs	r3, r0
}
 8004a90:	0018      	movs	r0, r3
 8004a92:	46bd      	mov	sp, r7
 8004a94:	b002      	add	sp, #8
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	ffffb7ff 	.word	0xffffb7ff

08004a9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004aa4:	231e      	movs	r3, #30
 8004aa6:	18fb      	adds	r3, r7, r3
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689a      	ldr	r2, [r3, #8]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	431a      	orrs	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	431a      	orrs	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	69db      	ldr	r3, [r3, #28]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4abe      	ldr	r2, [pc, #760]	; (8004dc4 <UART_SetConfig+0x328>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	0019      	movs	r1, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	4ab9      	ldr	r2, [pc, #740]	; (8004dc8 <UART_SetConfig+0x32c>)
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	0019      	movs	r1, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	4ab0      	ldr	r2, [pc, #704]	; (8004dcc <UART_SetConfig+0x330>)
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	0019      	movs	r1, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	430a      	orrs	r2, r1
 8004b16:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4aac      	ldr	r2, [pc, #688]	; (8004dd0 <UART_SetConfig+0x334>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d127      	bne.n	8004b72 <UART_SetConfig+0xd6>
 8004b22:	4bac      	ldr	r3, [pc, #688]	; (8004dd4 <UART_SetConfig+0x338>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b26:	2203      	movs	r2, #3
 8004b28:	4013      	ands	r3, r2
 8004b2a:	2b03      	cmp	r3, #3
 8004b2c:	d00d      	beq.n	8004b4a <UART_SetConfig+0xae>
 8004b2e:	d81b      	bhi.n	8004b68 <UART_SetConfig+0xcc>
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d014      	beq.n	8004b5e <UART_SetConfig+0xc2>
 8004b34:	d818      	bhi.n	8004b68 <UART_SetConfig+0xcc>
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <UART_SetConfig+0xa4>
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d00a      	beq.n	8004b54 <UART_SetConfig+0xb8>
 8004b3e:	e013      	b.n	8004b68 <UART_SetConfig+0xcc>
 8004b40:	231f      	movs	r3, #31
 8004b42:	18fb      	adds	r3, r7, r3
 8004b44:	2200      	movs	r2, #0
 8004b46:	701a      	strb	r2, [r3, #0]
 8004b48:	e0bd      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004b4a:	231f      	movs	r3, #31
 8004b4c:	18fb      	adds	r3, r7, r3
 8004b4e:	2202      	movs	r2, #2
 8004b50:	701a      	strb	r2, [r3, #0]
 8004b52:	e0b8      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004b54:	231f      	movs	r3, #31
 8004b56:	18fb      	adds	r3, r7, r3
 8004b58:	2204      	movs	r2, #4
 8004b5a:	701a      	strb	r2, [r3, #0]
 8004b5c:	e0b3      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004b5e:	231f      	movs	r3, #31
 8004b60:	18fb      	adds	r3, r7, r3
 8004b62:	2208      	movs	r2, #8
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	e0ae      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004b68:	231f      	movs	r3, #31
 8004b6a:	18fb      	adds	r3, r7, r3
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	701a      	strb	r2, [r3, #0]
 8004b70:	e0a9      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a98      	ldr	r2, [pc, #608]	; (8004dd8 <UART_SetConfig+0x33c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d134      	bne.n	8004be6 <UART_SetConfig+0x14a>
 8004b7c:	4b95      	ldr	r3, [pc, #596]	; (8004dd4 <UART_SetConfig+0x338>)
 8004b7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b80:	23c0      	movs	r3, #192	; 0xc0
 8004b82:	029b      	lsls	r3, r3, #10
 8004b84:	4013      	ands	r3, r2
 8004b86:	22c0      	movs	r2, #192	; 0xc0
 8004b88:	0292      	lsls	r2, r2, #10
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d017      	beq.n	8004bbe <UART_SetConfig+0x122>
 8004b8e:	22c0      	movs	r2, #192	; 0xc0
 8004b90:	0292      	lsls	r2, r2, #10
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d822      	bhi.n	8004bdc <UART_SetConfig+0x140>
 8004b96:	2280      	movs	r2, #128	; 0x80
 8004b98:	0292      	lsls	r2, r2, #10
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d019      	beq.n	8004bd2 <UART_SetConfig+0x136>
 8004b9e:	2280      	movs	r2, #128	; 0x80
 8004ba0:	0292      	lsls	r2, r2, #10
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d81a      	bhi.n	8004bdc <UART_SetConfig+0x140>
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d004      	beq.n	8004bb4 <UART_SetConfig+0x118>
 8004baa:	2280      	movs	r2, #128	; 0x80
 8004bac:	0252      	lsls	r2, r2, #9
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d00a      	beq.n	8004bc8 <UART_SetConfig+0x12c>
 8004bb2:	e013      	b.n	8004bdc <UART_SetConfig+0x140>
 8004bb4:	231f      	movs	r3, #31
 8004bb6:	18fb      	adds	r3, r7, r3
 8004bb8:	2200      	movs	r2, #0
 8004bba:	701a      	strb	r2, [r3, #0]
 8004bbc:	e083      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004bbe:	231f      	movs	r3, #31
 8004bc0:	18fb      	adds	r3, r7, r3
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	701a      	strb	r2, [r3, #0]
 8004bc6:	e07e      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004bc8:	231f      	movs	r3, #31
 8004bca:	18fb      	adds	r3, r7, r3
 8004bcc:	2204      	movs	r2, #4
 8004bce:	701a      	strb	r2, [r3, #0]
 8004bd0:	e079      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004bd2:	231f      	movs	r3, #31
 8004bd4:	18fb      	adds	r3, r7, r3
 8004bd6:	2208      	movs	r2, #8
 8004bd8:	701a      	strb	r2, [r3, #0]
 8004bda:	e074      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004bdc:	231f      	movs	r3, #31
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	2210      	movs	r2, #16
 8004be2:	701a      	strb	r2, [r3, #0]
 8004be4:	e06f      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a7c      	ldr	r2, [pc, #496]	; (8004ddc <UART_SetConfig+0x340>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d134      	bne.n	8004c5a <UART_SetConfig+0x1be>
 8004bf0:	4b78      	ldr	r3, [pc, #480]	; (8004dd4 <UART_SetConfig+0x338>)
 8004bf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bf4:	23c0      	movs	r3, #192	; 0xc0
 8004bf6:	031b      	lsls	r3, r3, #12
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	22c0      	movs	r2, #192	; 0xc0
 8004bfc:	0312      	lsls	r2, r2, #12
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d017      	beq.n	8004c32 <UART_SetConfig+0x196>
 8004c02:	22c0      	movs	r2, #192	; 0xc0
 8004c04:	0312      	lsls	r2, r2, #12
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d822      	bhi.n	8004c50 <UART_SetConfig+0x1b4>
 8004c0a:	2280      	movs	r2, #128	; 0x80
 8004c0c:	0312      	lsls	r2, r2, #12
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d019      	beq.n	8004c46 <UART_SetConfig+0x1aa>
 8004c12:	2280      	movs	r2, #128	; 0x80
 8004c14:	0312      	lsls	r2, r2, #12
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d81a      	bhi.n	8004c50 <UART_SetConfig+0x1b4>
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d004      	beq.n	8004c28 <UART_SetConfig+0x18c>
 8004c1e:	2280      	movs	r2, #128	; 0x80
 8004c20:	02d2      	lsls	r2, r2, #11
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00a      	beq.n	8004c3c <UART_SetConfig+0x1a0>
 8004c26:	e013      	b.n	8004c50 <UART_SetConfig+0x1b4>
 8004c28:	231f      	movs	r3, #31
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
 8004c30:	e049      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c32:	231f      	movs	r3, #31
 8004c34:	18fb      	adds	r3, r7, r3
 8004c36:	2202      	movs	r2, #2
 8004c38:	701a      	strb	r2, [r3, #0]
 8004c3a:	e044      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c3c:	231f      	movs	r3, #31
 8004c3e:	18fb      	adds	r3, r7, r3
 8004c40:	2204      	movs	r2, #4
 8004c42:	701a      	strb	r2, [r3, #0]
 8004c44:	e03f      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c46:	231f      	movs	r3, #31
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	2208      	movs	r2, #8
 8004c4c:	701a      	strb	r2, [r3, #0]
 8004c4e:	e03a      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c50:	231f      	movs	r3, #31
 8004c52:	18fb      	adds	r3, r7, r3
 8004c54:	2210      	movs	r2, #16
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	e035      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a60      	ldr	r2, [pc, #384]	; (8004de0 <UART_SetConfig+0x344>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d104      	bne.n	8004c6e <UART_SetConfig+0x1d2>
 8004c64:	231f      	movs	r3, #31
 8004c66:	18fb      	adds	r3, r7, r3
 8004c68:	2200      	movs	r2, #0
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	e02b      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a5c      	ldr	r2, [pc, #368]	; (8004de4 <UART_SetConfig+0x348>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d104      	bne.n	8004c82 <UART_SetConfig+0x1e6>
 8004c78:	231f      	movs	r3, #31
 8004c7a:	18fb      	adds	r3, r7, r3
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]
 8004c80:	e021      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a58      	ldr	r2, [pc, #352]	; (8004de8 <UART_SetConfig+0x34c>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d104      	bne.n	8004c96 <UART_SetConfig+0x1fa>
 8004c8c:	231f      	movs	r3, #31
 8004c8e:	18fb      	adds	r3, r7, r3
 8004c90:	2200      	movs	r2, #0
 8004c92:	701a      	strb	r2, [r3, #0]
 8004c94:	e017      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a54      	ldr	r2, [pc, #336]	; (8004dec <UART_SetConfig+0x350>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d104      	bne.n	8004caa <UART_SetConfig+0x20e>
 8004ca0:	231f      	movs	r3, #31
 8004ca2:	18fb      	adds	r3, r7, r3
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	701a      	strb	r2, [r3, #0]
 8004ca8:	e00d      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a50      	ldr	r2, [pc, #320]	; (8004df0 <UART_SetConfig+0x354>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d104      	bne.n	8004cbe <UART_SetConfig+0x222>
 8004cb4:	231f      	movs	r3, #31
 8004cb6:	18fb      	adds	r3, r7, r3
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e003      	b.n	8004cc6 <UART_SetConfig+0x22a>
 8004cbe:	231f      	movs	r3, #31
 8004cc0:	18fb      	adds	r3, r7, r3
 8004cc2:	2210      	movs	r2, #16
 8004cc4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	69da      	ldr	r2, [r3, #28]
 8004cca:	2380      	movs	r3, #128	; 0x80
 8004ccc:	021b      	lsls	r3, r3, #8
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d15d      	bne.n	8004d8e <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 8004cd2:	231f      	movs	r3, #31
 8004cd4:	18fb      	adds	r3, r7, r3
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d015      	beq.n	8004d08 <UART_SetConfig+0x26c>
 8004cdc:	dc18      	bgt.n	8004d10 <UART_SetConfig+0x274>
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	d00d      	beq.n	8004cfe <UART_SetConfig+0x262>
 8004ce2:	dc15      	bgt.n	8004d10 <UART_SetConfig+0x274>
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <UART_SetConfig+0x252>
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d005      	beq.n	8004cf8 <UART_SetConfig+0x25c>
 8004cec:	e010      	b.n	8004d10 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cee:	f7fe fb53 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8004cf2:	0003      	movs	r3, r0
 8004cf4:	61bb      	str	r3, [r7, #24]
        break;
 8004cf6:	e012      	b.n	8004d1e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cf8:	4b3e      	ldr	r3, [pc, #248]	; (8004df4 <UART_SetConfig+0x358>)
 8004cfa:	61bb      	str	r3, [r7, #24]
        break;
 8004cfc:	e00f      	b.n	8004d1e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cfe:	f7fe fac1 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8004d02:	0003      	movs	r3, r0
 8004d04:	61bb      	str	r3, [r7, #24]
        break;
 8004d06:	e00a      	b.n	8004d1e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d08:	2380      	movs	r3, #128	; 0x80
 8004d0a:	021b      	lsls	r3, r3, #8
 8004d0c:	61bb      	str	r3, [r7, #24]
        break;
 8004d0e:	e006      	b.n	8004d1e <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d14:	231e      	movs	r3, #30
 8004d16:	18fb      	adds	r3, r7, r3
 8004d18:	2201      	movs	r2, #1
 8004d1a:	701a      	strb	r2, [r3, #0]
        break;
 8004d1c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d100      	bne.n	8004d26 <UART_SetConfig+0x28a>
 8004d24:	e095      	b.n	8004e52 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	005a      	lsls	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	085b      	lsrs	r3, r3, #1
 8004d30:	18d2      	adds	r2, r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	0019      	movs	r1, r3
 8004d38:	0010      	movs	r0, r2
 8004d3a:	f7fb f9e5 	bl	8000108 <__udivsi3>
 8004d3e:	0003      	movs	r3, r0
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	2b0f      	cmp	r3, #15
 8004d48:	d91c      	bls.n	8004d84 <UART_SetConfig+0x2e8>
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	2380      	movs	r3, #128	; 0x80
 8004d4e:	025b      	lsls	r3, r3, #9
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d217      	bcs.n	8004d84 <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	200e      	movs	r0, #14
 8004d5a:	183b      	adds	r3, r7, r0
 8004d5c:	210f      	movs	r1, #15
 8004d5e:	438a      	bics	r2, r1
 8004d60:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	085b      	lsrs	r3, r3, #1
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	2207      	movs	r2, #7
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	b299      	uxth	r1, r3
 8004d6e:	183b      	adds	r3, r7, r0
 8004d70:	183a      	adds	r2, r7, r0
 8004d72:	8812      	ldrh	r2, [r2, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	183a      	adds	r2, r7, r0
 8004d7e:	8812      	ldrh	r2, [r2, #0]
 8004d80:	60da      	str	r2, [r3, #12]
 8004d82:	e066      	b.n	8004e52 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8004d84:	231e      	movs	r3, #30
 8004d86:	18fb      	adds	r3, r7, r3
 8004d88:	2201      	movs	r2, #1
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e061      	b.n	8004e52 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d8e:	231f      	movs	r3, #31
 8004d90:	18fb      	adds	r3, r7, r3
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d02f      	beq.n	8004df8 <UART_SetConfig+0x35c>
 8004d98:	dc32      	bgt.n	8004e00 <UART_SetConfig+0x364>
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d00d      	beq.n	8004dba <UART_SetConfig+0x31e>
 8004d9e:	dc2f      	bgt.n	8004e00 <UART_SetConfig+0x364>
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <UART_SetConfig+0x30e>
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d005      	beq.n	8004db4 <UART_SetConfig+0x318>
 8004da8:	e02a      	b.n	8004e00 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004daa:	f7fe faf5 	bl	8003398 <HAL_RCC_GetPCLK1Freq>
 8004dae:	0003      	movs	r3, r0
 8004db0:	61bb      	str	r3, [r7, #24]
        break;
 8004db2:	e02c      	b.n	8004e0e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004db4:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <UART_SetConfig+0x358>)
 8004db6:	61bb      	str	r3, [r7, #24]
        break;
 8004db8:	e029      	b.n	8004e0e <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dba:	f7fe fa63 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8004dbe:	0003      	movs	r3, r0
 8004dc0:	61bb      	str	r3, [r7, #24]
        break;
 8004dc2:	e024      	b.n	8004e0e <UART_SetConfig+0x372>
 8004dc4:	efff69f3 	.word	0xefff69f3
 8004dc8:	ffffcfff 	.word	0xffffcfff
 8004dcc:	fffff4ff 	.word	0xfffff4ff
 8004dd0:	40013800 	.word	0x40013800
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	40004400 	.word	0x40004400
 8004ddc:	40004800 	.word	0x40004800
 8004de0:	40004c00 	.word	0x40004c00
 8004de4:	40005000 	.word	0x40005000
 8004de8:	40011400 	.word	0x40011400
 8004dec:	40011800 	.word	0x40011800
 8004df0:	40011c00 	.word	0x40011c00
 8004df4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004df8:	2380      	movs	r3, #128	; 0x80
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	61bb      	str	r3, [r7, #24]
        break;
 8004dfe:	e006      	b.n	8004e0e <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e04:	231e      	movs	r3, #30
 8004e06:	18fb      	adds	r3, r7, r3
 8004e08:	2201      	movs	r2, #1
 8004e0a:	701a      	strb	r2, [r3, #0]
        break;
 8004e0c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d01e      	beq.n	8004e52 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	085a      	lsrs	r2, r3, #1
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	18d2      	adds	r2, r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	0019      	movs	r1, r3
 8004e24:	0010      	movs	r0, r2
 8004e26:	f7fb f96f 	bl	8000108 <__udivsi3>
 8004e2a:	0003      	movs	r3, r0
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	2b0f      	cmp	r3, #15
 8004e34:	d909      	bls.n	8004e4a <UART_SetConfig+0x3ae>
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	2380      	movs	r3, #128	; 0x80
 8004e3a:	025b      	lsls	r3, r3, #9
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d204      	bcs.n	8004e4a <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	60da      	str	r2, [r3, #12]
 8004e48:	e003      	b.n	8004e52 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8004e4a:	231e      	movs	r3, #30
 8004e4c:	18fb      	adds	r3, r7, r3
 8004e4e:	2201      	movs	r2, #1
 8004e50:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004e5e:	231e      	movs	r3, #30
 8004e60:	18fb      	adds	r3, r7, r3
 8004e62:	781b      	ldrb	r3, [r3, #0]
}
 8004e64:	0018      	movs	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	b008      	add	sp, #32
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	2201      	movs	r2, #1
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	d00b      	beq.n	8004e96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	4a4a      	ldr	r2, [pc, #296]	; (8004fb0 <UART_AdvFeatureConfig+0x144>)
 8004e86:	4013      	ands	r3, r2
 8004e88:	0019      	movs	r1, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d00b      	beq.n	8004eb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	4a43      	ldr	r2, [pc, #268]	; (8004fb4 <UART_AdvFeatureConfig+0x148>)
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	0019      	movs	r1, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	2204      	movs	r2, #4
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	d00b      	beq.n	8004eda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	4a3b      	ldr	r2, [pc, #236]	; (8004fb8 <UART_AdvFeatureConfig+0x14c>)
 8004eca:	4013      	ands	r3, r2
 8004ecc:	0019      	movs	r1, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ede:	2208      	movs	r2, #8
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d00b      	beq.n	8004efc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	4a34      	ldr	r2, [pc, #208]	; (8004fbc <UART_AdvFeatureConfig+0x150>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	0019      	movs	r1, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	2210      	movs	r2, #16
 8004f02:	4013      	ands	r3, r2
 8004f04:	d00b      	beq.n	8004f1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	4a2c      	ldr	r2, [pc, #176]	; (8004fc0 <UART_AdvFeatureConfig+0x154>)
 8004f0e:	4013      	ands	r3, r2
 8004f10:	0019      	movs	r1, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f22:	2220      	movs	r2, #32
 8004f24:	4013      	ands	r3, r2
 8004f26:	d00b      	beq.n	8004f40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	4a25      	ldr	r2, [pc, #148]	; (8004fc4 <UART_AdvFeatureConfig+0x158>)
 8004f30:	4013      	ands	r3, r2
 8004f32:	0019      	movs	r1, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	2240      	movs	r2, #64	; 0x40
 8004f46:	4013      	ands	r3, r2
 8004f48:	d01d      	beq.n	8004f86 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4a1d      	ldr	r2, [pc, #116]	; (8004fc8 <UART_AdvFeatureConfig+0x15c>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	0019      	movs	r1, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f66:	2380      	movs	r3, #128	; 0x80
 8004f68:	035b      	lsls	r3, r3, #13
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d10b      	bne.n	8004f86 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	4a15      	ldr	r2, [pc, #84]	; (8004fcc <UART_AdvFeatureConfig+0x160>)
 8004f76:	4013      	ands	r3, r2
 8004f78:	0019      	movs	r1, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8a:	2280      	movs	r2, #128	; 0x80
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d00b      	beq.n	8004fa8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	4a0e      	ldr	r2, [pc, #56]	; (8004fd0 <UART_AdvFeatureConfig+0x164>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	0019      	movs	r1, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	605a      	str	r2, [r3, #4]
  }
}
 8004fa8:	46c0      	nop			; (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b002      	add	sp, #8
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	fffdffff 	.word	0xfffdffff
 8004fb4:	fffeffff 	.word	0xfffeffff
 8004fb8:	fffbffff 	.word	0xfffbffff
 8004fbc:	ffff7fff 	.word	0xffff7fff
 8004fc0:	ffffefff 	.word	0xffffefff
 8004fc4:	ffffdfff 	.word	0xffffdfff
 8004fc8:	ffefffff 	.word	0xffefffff
 8004fcc:	ff9fffff 	.word	0xff9fffff
 8004fd0:	fff7ffff 	.word	0xfff7ffff

08004fd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af02      	add	r7, sp, #8
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2280      	movs	r2, #128	; 0x80
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fe4:	f7fc fca6 	bl	8001934 <HAL_GetTick>
 8004fe8:	0003      	movs	r3, r0
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2208      	movs	r2, #8
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	2b08      	cmp	r3, #8
 8004ff8:	d10c      	bne.n	8005014 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2280      	movs	r2, #128	; 0x80
 8004ffe:	0391      	lsls	r1, r2, #14
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	4a17      	ldr	r2, [pc, #92]	; (8005060 <UART_CheckIdleState+0x8c>)
 8005004:	9200      	str	r2, [sp, #0]
 8005006:	2200      	movs	r2, #0
 8005008:	f000 f82c 	bl	8005064 <UART_WaitOnFlagUntilTimeout>
 800500c:	1e03      	subs	r3, r0, #0
 800500e:	d001      	beq.n	8005014 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e021      	b.n	8005058 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2204      	movs	r2, #4
 800501c:	4013      	ands	r3, r2
 800501e:	2b04      	cmp	r3, #4
 8005020:	d10c      	bne.n	800503c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2280      	movs	r2, #128	; 0x80
 8005026:	03d1      	lsls	r1, r2, #15
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	4a0d      	ldr	r2, [pc, #52]	; (8005060 <UART_CheckIdleState+0x8c>)
 800502c:	9200      	str	r2, [sp, #0]
 800502e:	2200      	movs	r2, #0
 8005030:	f000 f818 	bl	8005064 <UART_WaitOnFlagUntilTimeout>
 8005034:	1e03      	subs	r3, r0, #0
 8005036:	d001      	beq.n	800503c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e00d      	b.n	8005058 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2274      	movs	r2, #116	; 0x74
 8005052:	2100      	movs	r1, #0
 8005054:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	0018      	movs	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	b004      	add	sp, #16
 800505e:	bd80      	pop	{r7, pc}
 8005060:	01ffffff 	.word	0x01ffffff

08005064 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b094      	sub	sp, #80	; 0x50
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	603b      	str	r3, [r7, #0]
 8005070:	1dfb      	adds	r3, r7, #7
 8005072:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005074:	e0a3      	b.n	80051be <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005076:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005078:	3301      	adds	r3, #1
 800507a:	d100      	bne.n	800507e <UART_WaitOnFlagUntilTimeout+0x1a>
 800507c:	e09f      	b.n	80051be <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800507e:	f7fc fc59 	bl	8001934 <HAL_GetTick>
 8005082:	0002      	movs	r2, r0
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800508a:	429a      	cmp	r2, r3
 800508c:	d302      	bcc.n	8005094 <UART_WaitOnFlagUntilTimeout+0x30>
 800508e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005090:	2b00      	cmp	r3, #0
 8005092:	d13d      	bne.n	8005110 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005094:	f3ef 8310 	mrs	r3, PRIMASK
 8005098:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800509a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800509c:	647b      	str	r3, [r7, #68]	; 0x44
 800509e:	2301      	movs	r3, #1
 80050a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a4:	f383 8810 	msr	PRIMASK, r3
}
 80050a8:	46c0      	nop			; (mov r8, r8)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	494c      	ldr	r1, [pc, #304]	; (80051e8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80050b6:	400a      	ands	r2, r1
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050bc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c0:	f383 8810 	msr	PRIMASK, r3
}
 80050c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050c6:	f3ef 8310 	mrs	r3, PRIMASK
 80050ca:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80050cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ce:	643b      	str	r3, [r7, #64]	; 0x40
 80050d0:	2301      	movs	r3, #1
 80050d2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d6:	f383 8810 	msr	PRIMASK, r3
}
 80050da:	46c0      	nop			; (mov r8, r8)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2101      	movs	r1, #1
 80050e8:	438a      	bics	r2, r1
 80050ea:	609a      	str	r2, [r3, #8]
 80050ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f2:	f383 8810 	msr	PRIMASK, r3
}
 80050f6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2220      	movs	r2, #32
 80050fc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2220      	movs	r2, #32
 8005102:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2274      	movs	r2, #116	; 0x74
 8005108:	2100      	movs	r1, #0
 800510a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e067      	b.n	80051e0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2204      	movs	r2, #4
 8005118:	4013      	ands	r3, r2
 800511a:	d050      	beq.n	80051be <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	69da      	ldr	r2, [r3, #28]
 8005122:	2380      	movs	r3, #128	; 0x80
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	401a      	ands	r2, r3
 8005128:	2380      	movs	r3, #128	; 0x80
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	429a      	cmp	r2, r3
 800512e:	d146      	bne.n	80051be <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2280      	movs	r2, #128	; 0x80
 8005136:	0112      	lsls	r2, r2, #4
 8005138:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800513a:	f3ef 8310 	mrs	r3, PRIMASK
 800513e:	613b      	str	r3, [r7, #16]
  return(result);
 8005140:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005142:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005144:	2301      	movs	r3, #1
 8005146:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f383 8810 	msr	PRIMASK, r3
}
 800514e:	46c0      	nop			; (mov r8, r8)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4923      	ldr	r1, [pc, #140]	; (80051e8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800515c:	400a      	ands	r2, r1
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005162:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	f383 8810 	msr	PRIMASK, r3
}
 800516a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516c:	f3ef 8310 	mrs	r3, PRIMASK
 8005170:	61fb      	str	r3, [r7, #28]
  return(result);
 8005172:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005174:	64bb      	str	r3, [r7, #72]	; 0x48
 8005176:	2301      	movs	r3, #1
 8005178:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			; (mov r8, r8)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2101      	movs	r1, #1
 800518e:	438a      	bics	r2, r1
 8005190:	609a      	str	r2, [r3, #8]
 8005192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005194:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005198:	f383 8810 	msr	PRIMASK, r3
}
 800519c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2220      	movs	r2, #32
 80051a2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2220      	movs	r2, #32
 80051a8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2280      	movs	r2, #128	; 0x80
 80051ae:	2120      	movs	r1, #32
 80051b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2274      	movs	r2, #116	; 0x74
 80051b6:	2100      	movs	r1, #0
 80051b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e010      	b.n	80051e0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	4013      	ands	r3, r2
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	425a      	negs	r2, r3
 80051ce:	4153      	adcs	r3, r2
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	001a      	movs	r2, r3
 80051d4:	1dfb      	adds	r3, r7, #7
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d100      	bne.n	80051de <UART_WaitOnFlagUntilTimeout+0x17a>
 80051dc:	e74b      	b.n	8005076 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	0018      	movs	r0, r3
 80051e2:	46bd      	mov	sp, r7
 80051e4:	b014      	add	sp, #80	; 0x50
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	fffffe5f 	.word	0xfffffe5f

080051ec <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051f2:	f3ef 8305 	mrs	r3, IPSR
 80051f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80051f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d109      	bne.n	8005212 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005202:	607b      	str	r3, [r7, #4]
  return(result);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d007      	beq.n	800521a <osKernelInitialize+0x2e>
 800520a:	4b0d      	ldr	r3, [pc, #52]	; (8005240 <osKernelInitialize+0x54>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b02      	cmp	r3, #2
 8005210:	d103      	bne.n	800521a <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8005212:	2306      	movs	r3, #6
 8005214:	425b      	negs	r3, r3
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	e00c      	b.n	8005234 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <osKernelInitialize+0x54>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d105      	bne.n	800522e <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005222:	4b07      	ldr	r3, [pc, #28]	; (8005240 <osKernelInitialize+0x54>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	e002      	b.n	8005234 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 800522e:	2301      	movs	r3, #1
 8005230:	425b      	negs	r3, r3
 8005232:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005234:	68fb      	ldr	r3, [r7, #12]
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	b004      	add	sp, #16
 800523c:	bd80      	pop	{r7, pc}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	20001ebc 	.word	0x20001ebc

08005244 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800524a:	f3ef 8305 	mrs	r3, IPSR
 800524e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005250:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005252:	2b00      	cmp	r3, #0
 8005254:	d109      	bne.n	800526a <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005256:	f3ef 8310 	mrs	r3, PRIMASK
 800525a:	607b      	str	r3, [r7, #4]
  return(result);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d007      	beq.n	8005272 <osKernelStart+0x2e>
 8005262:	4b0e      	ldr	r3, [pc, #56]	; (800529c <osKernelStart+0x58>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d103      	bne.n	8005272 <osKernelStart+0x2e>
    stat = osErrorISR;
 800526a:	2306      	movs	r3, #6
 800526c:	425b      	negs	r3, r3
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	e00e      	b.n	8005290 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005272:	4b0a      	ldr	r3, [pc, #40]	; (800529c <osKernelStart+0x58>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d107      	bne.n	800528a <osKernelStart+0x46>
      KernelState = osKernelRunning;
 800527a:	4b08      	ldr	r3, [pc, #32]	; (800529c <osKernelStart+0x58>)
 800527c:	2202      	movs	r2, #2
 800527e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005280:	f000 ff46 	bl	8006110 <vTaskStartScheduler>
      stat = osOK;
 8005284:	2300      	movs	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]
 8005288:	e002      	b.n	8005290 <osKernelStart+0x4c>
    } else {
      stat = osError;
 800528a:	2301      	movs	r3, #1
 800528c:	425b      	negs	r3, r3
 800528e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005290:	68fb      	ldr	r3, [r7, #12]
}
 8005292:	0018      	movs	r0, r3
 8005294:	46bd      	mov	sp, r7
 8005296:	b004      	add	sp, #16
 8005298:	bd80      	pop	{r7, pc}
 800529a:	46c0      	nop			; (mov r8, r8)
 800529c:	20001ebc 	.word	0x20001ebc

080052a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80052a0:	b5b0      	push	{r4, r5, r7, lr}
 80052a2:	b090      	sub	sp, #64	; 0x40
 80052a4:	af04      	add	r7, sp, #16
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052b0:	f3ef 8305 	mrs	r3, IPSR
 80052b4:	61fb      	str	r3, [r7, #28]
  return(result);
 80052b6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d000      	beq.n	80052be <osThreadNew+0x1e>
 80052bc:	e090      	b.n	80053e0 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052be:	f3ef 8310 	mrs	r3, PRIMASK
 80052c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d004      	beq.n	80052d4 <osThreadNew+0x34>
 80052ca:	4b48      	ldr	r3, [pc, #288]	; (80053ec <osThreadNew+0x14c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d100      	bne.n	80052d4 <osThreadNew+0x34>
 80052d2:	e085      	b.n	80053e0 <osThreadNew+0x140>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d100      	bne.n	80052dc <osThreadNew+0x3c>
 80052da:	e081      	b.n	80053e0 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 80052dc:	2380      	movs	r3, #128	; 0x80
 80052de:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80052e0:	2318      	movs	r3, #24
 80052e2:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 80052e4:	2117      	movs	r1, #23
 80052e6:	187b      	adds	r3, r7, r1
 80052e8:	2200      	movs	r2, #0
 80052ea:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 80052ec:	187b      	adds	r3, r7, r1
 80052ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 80052f0:	2301      	movs	r3, #1
 80052f2:	425b      	negs	r3, r3
 80052f4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d044      	beq.n	8005386 <osThreadNew+0xe6>
      if (attr->name != NULL) {
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <osThreadNew+0x6a>
        name = attr->name;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d002      	beq.n	8005318 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	2b00      	cmp	r3, #0
 800531c:	d007      	beq.n	800532e <osThreadNew+0x8e>
 800531e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005320:	2b38      	cmp	r3, #56	; 0x38
 8005322:	d804      	bhi.n	800532e <osThreadNew+0x8e>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	4013      	ands	r3, r2
 800532c:	d001      	beq.n	8005332 <osThreadNew+0x92>
        return (NULL);
 800532e:	2300      	movs	r3, #0
 8005330:	e057      	b.n	80053e2 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	089b      	lsrs	r3, r3, #2
 8005340:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00e      	beq.n	8005368 <osThreadNew+0xc8>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	2bbb      	cmp	r3, #187	; 0xbb
 8005350:	d90a      	bls.n	8005368 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005356:	2b00      	cmp	r3, #0
 8005358:	d006      	beq.n	8005368 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d002      	beq.n	8005368 <osThreadNew+0xc8>
        mem = 1;
 8005362:	2301      	movs	r3, #1
 8005364:	623b      	str	r3, [r7, #32]
 8005366:	e010      	b.n	800538a <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10c      	bne.n	800538a <osThreadNew+0xea>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d108      	bne.n	800538a <osThreadNew+0xea>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d104      	bne.n	800538a <osThreadNew+0xea>
          mem = 0;
 8005380:	2300      	movs	r3, #0
 8005382:	623b      	str	r3, [r7, #32]
 8005384:	e001      	b.n	800538a <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8005386:	2300      	movs	r3, #0
 8005388:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d112      	bne.n	80053b6 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005398:	68bd      	ldr	r5, [r7, #8]
 800539a:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800539c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	9302      	str	r3, [sp, #8]
 80053a2:	9201      	str	r2, [sp, #4]
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	002b      	movs	r3, r5
 80053aa:	0022      	movs	r2, r4
 80053ac:	f000 fd21 	bl	8005df2 <xTaskCreateStatic>
 80053b0:	0003      	movs	r3, r0
 80053b2:	613b      	str	r3, [r7, #16]
 80053b4:	e014      	b.n	80053e0 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d111      	bne.n	80053e0 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80053bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68bc      	ldr	r4, [r7, #8]
 80053c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	2310      	movs	r3, #16
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	9301      	str	r3, [sp, #4]
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	0023      	movs	r3, r4
 80053d2:	f000 fd51 	bl	8005e78 <xTaskCreate>
 80053d6:	0003      	movs	r3, r0
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d001      	beq.n	80053e0 <osThreadNew+0x140>
          hTask = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80053e0:	693b      	ldr	r3, [r7, #16]
}
 80053e2:	0018      	movs	r0, r3
 80053e4:	46bd      	mov	sp, r7
 80053e6:	b00c      	add	sp, #48	; 0x30
 80053e8:	bdb0      	pop	{r4, r5, r7, pc}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	20001ebc 	.word	0x20001ebc

080053f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4a06      	ldr	r2, [pc, #24]	; (8005418 <vApplicationGetIdleTaskMemory+0x28>)
 8005400:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	4a05      	ldr	r2, [pc, #20]	; (800541c <vApplicationGetIdleTaskMemory+0x2c>)
 8005406:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2280      	movs	r2, #128	; 0x80
 800540c:	601a      	str	r2, [r3, #0]
}
 800540e:	46c0      	nop			; (mov r8, r8)
 8005410:	46bd      	mov	sp, r7
 8005412:	b004      	add	sp, #16
 8005414:	bd80      	pop	{r7, pc}
 8005416:	46c0      	nop			; (mov r8, r8)
 8005418:	20001ec0 	.word	0x20001ec0
 800541c:	20001f7c 	.word	0x20001f7c

08005420 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4a06      	ldr	r2, [pc, #24]	; (8005448 <vApplicationGetTimerTaskMemory+0x28>)
 8005430:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	4a05      	ldr	r2, [pc, #20]	; (800544c <vApplicationGetTimerTaskMemory+0x2c>)
 8005436:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2280      	movs	r2, #128	; 0x80
 800543c:	0052      	lsls	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]
}
 8005440:	46c0      	nop			; (mov r8, r8)
 8005442:	46bd      	mov	sp, r7
 8005444:	b004      	add	sp, #16
 8005446:	bd80      	pop	{r7, pc}
 8005448:	2000217c 	.word	0x2000217c
 800544c:	20002238 	.word	0x20002238

08005450 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3308      	adds	r3, #8
 800545c:	001a      	movs	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	4252      	negs	r2, r2
 8005468:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3308      	adds	r3, #8
 800546e:	001a      	movs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3308      	adds	r3, #8
 8005478:	001a      	movs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005484:	46c0      	nop			; (mov r8, r8)
 8005486:	46bd      	mov	sp, r7
 8005488:	b002      	add	sp, #8
 800548a:	bd80      	pop	{r7, pc}

0800548c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800549a:	46c0      	nop			; (mov r8, r8)
 800549c:	46bd      	mov	sp, r7
 800549e:	b002      	add	sp, #8
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b084      	sub	sp, #16
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
 80054aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	601a      	str	r2, [r3, #0]
}
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	46bd      	mov	sp, r7
 80054e2:	b004      	add	sp, #16
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
 80054ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	3301      	adds	r3, #1
 80054fa:	d103      	bne.n	8005504 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	e00c      	b.n	800551e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	3308      	adds	r3, #8
 8005508:	60fb      	str	r3, [r7, #12]
 800550a:	e002      	b.n	8005512 <vListInsert+0x2c>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	429a      	cmp	r2, r3
 800551c:	d2f6      	bcs.n	800550c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	683a      	ldr	r2, [r7, #0]
 800552c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	601a      	str	r2, [r3, #0]
}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	46bd      	mov	sp, r7
 800554e:	b004      	add	sp, #16
 8005550:	bd80      	pop	{r7, pc}

08005552 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6892      	ldr	r2, [r2, #8]
 8005568:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6852      	ldr	r2, [r2, #4]
 8005572:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	429a      	cmp	r2, r3
 800557c:	d103      	bne.n	8005586 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689a      	ldr	r2, [r3, #8]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	1e5a      	subs	r2, r3, #1
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
}
 800559a:	0018      	movs	r0, r3
 800559c:	46bd      	mov	sp, r7
 800559e:	b004      	add	sp, #16
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <xQueueGenericReset+0x18>
 80055b6:	b672      	cpsid	i
 80055b8:	e7fe      	b.n	80055b8 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80055ba:	f001 fdd1 	bl	8007160 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ca:	434b      	muls	r3, r1
 80055cc:	18d2      	adds	r2, r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e8:	1e59      	subs	r1, r3, #1
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	434b      	muls	r3, r1
 80055f0:	18d2      	adds	r2, r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2244      	movs	r2, #68	; 0x44
 80055fa:	21ff      	movs	r1, #255	; 0xff
 80055fc:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2245      	movs	r2, #69	; 0x45
 8005602:	21ff      	movs	r1, #255	; 0xff
 8005604:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10d      	bne.n	8005628 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d013      	beq.n	800563c <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	3310      	adds	r3, #16
 8005618:	0018      	movs	r0, r3
 800561a:	f000 ffcf 	bl	80065bc <xTaskRemoveFromEventList>
 800561e:	1e03      	subs	r3, r0, #0
 8005620:	d00c      	beq.n	800563c <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005622:	f001 fd8d 	bl	8007140 <vPortYield>
 8005626:	e009      	b.n	800563c <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3310      	adds	r3, #16
 800562c:	0018      	movs	r0, r3
 800562e:	f7ff ff0f 	bl	8005450 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3324      	adds	r3, #36	; 0x24
 8005636:	0018      	movs	r0, r3
 8005638:	f7ff ff0a 	bl	8005450 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800563c:	f001 fda2 	bl	8007184 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005640:	2301      	movs	r3, #1
}
 8005642:	0018      	movs	r0, r3
 8005644:	46bd      	mov	sp, r7
 8005646:	b004      	add	sp, #16
 8005648:	bd80      	pop	{r7, pc}

0800564a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800564a:	b590      	push	{r4, r7, lr}
 800564c:	b089      	sub	sp, #36	; 0x24
 800564e:	af02      	add	r7, sp, #8
 8005650:	60f8      	str	r0, [r7, #12]
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]
 8005656:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <xQueueGenericCreateStatic+0x18>
 800565e:	b672      	cpsid	i
 8005660:	e7fe      	b.n	8005660 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <xQueueGenericCreateStatic+0x22>
 8005668:	b672      	cpsid	i
 800566a:	e7fe      	b.n	800566a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d002      	beq.n	8005678 <xQueueGenericCreateStatic+0x2e>
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <xQueueGenericCreateStatic+0x32>
 8005678:	2301      	movs	r3, #1
 800567a:	e000      	b.n	800567e <xQueueGenericCreateStatic+0x34>
 800567c:	2300      	movs	r3, #0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <xQueueGenericCreateStatic+0x3c>
 8005682:	b672      	cpsid	i
 8005684:	e7fe      	b.n	8005684 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d102      	bne.n	8005692 <xQueueGenericCreateStatic+0x48>
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <xQueueGenericCreateStatic+0x4c>
 8005692:	2301      	movs	r3, #1
 8005694:	e000      	b.n	8005698 <xQueueGenericCreateStatic+0x4e>
 8005696:	2300      	movs	r3, #0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <xQueueGenericCreateStatic+0x56>
 800569c:	b672      	cpsid	i
 800569e:	e7fe      	b.n	800569e <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80056a0:	2350      	movs	r3, #80	; 0x50
 80056a2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2b50      	cmp	r3, #80	; 0x50
 80056a8:	d001      	beq.n	80056ae <xQueueGenericCreateStatic+0x64>
 80056aa:	b672      	cpsid	i
 80056ac:	e7fe      	b.n	80056ac <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00e      	beq.n	80056d6 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2246      	movs	r2, #70	; 0x46
 80056bc:	2101      	movs	r1, #1
 80056be:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056c0:	2328      	movs	r3, #40	; 0x28
 80056c2:	18fb      	adds	r3, r7, r3
 80056c4:	781c      	ldrb	r4, [r3, #0]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	68b9      	ldr	r1, [r7, #8]
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	0023      	movs	r3, r4
 80056d2:	f000 f805 	bl	80056e0 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80056d6:	697b      	ldr	r3, [r7, #20]
	}
 80056d8:	0018      	movs	r0, r3
 80056da:	46bd      	mov	sp, r7
 80056dc:	b007      	add	sp, #28
 80056de:	bd90      	pop	{r4, r7, pc}

080056e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	001a      	movs	r2, r3
 80056ee:	1cfb      	adds	r3, r7, #3
 80056f0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d103      	bne.n	8005700 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	e002      	b.n	8005706 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2101      	movs	r1, #1
 8005716:	0018      	movs	r0, r3
 8005718:	f7ff ff43 	bl	80055a2 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	1cfa      	adds	r2, r7, #3
 8005720:	214c      	movs	r1, #76	; 0x4c
 8005722:	7812      	ldrb	r2, [r2, #0]
 8005724:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005726:	46c0      	nop			; (mov r8, r8)
 8005728:	46bd      	mov	sp, r7
 800572a:	b004      	add	sp, #16
 800572c:	bd80      	pop	{r7, pc}

0800572e <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b08a      	sub	sp, #40	; 0x28
 8005732:	af00      	add	r7, sp, #0
 8005734:	60f8      	str	r0, [r7, #12]
 8005736:	60b9      	str	r1, [r7, #8]
 8005738:	607a      	str	r2, [r7, #4]
 800573a:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800573c:	2300      	movs	r3, #0
 800573e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <xQueueGenericSend+0x20>
 800574a:	b672      	cpsid	i
 800574c:	e7fe      	b.n	800574c <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d103      	bne.n	800575c <xQueueGenericSend+0x2e>
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <xQueueGenericSend+0x32>
 800575c:	2301      	movs	r3, #1
 800575e:	e000      	b.n	8005762 <xQueueGenericSend+0x34>
 8005760:	2300      	movs	r3, #0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <xQueueGenericSend+0x3c>
 8005766:	b672      	cpsid	i
 8005768:	e7fe      	b.n	8005768 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	2b02      	cmp	r3, #2
 800576e:	d103      	bne.n	8005778 <xQueueGenericSend+0x4a>
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <xQueueGenericSend+0x4e>
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <xQueueGenericSend+0x50>
 800577c:	2300      	movs	r3, #0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <xQueueGenericSend+0x58>
 8005782:	b672      	cpsid	i
 8005784:	e7fe      	b.n	8005784 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005786:	f001 f8b7 	bl	80068f8 <xTaskGetSchedulerState>
 800578a:	1e03      	subs	r3, r0, #0
 800578c:	d102      	bne.n	8005794 <xQueueGenericSend+0x66>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <xQueueGenericSend+0x6a>
 8005794:	2301      	movs	r3, #1
 8005796:	e000      	b.n	800579a <xQueueGenericSend+0x6c>
 8005798:	2300      	movs	r3, #0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <xQueueGenericSend+0x74>
 800579e:	b672      	cpsid	i
 80057a0:	e7fe      	b.n	80057a0 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057a2:	f001 fcdd 	bl	8007160 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057a6:	6a3b      	ldr	r3, [r7, #32]
 80057a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057aa:	6a3b      	ldr	r3, [r7, #32]
 80057ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d302      	bcc.n	80057b8 <xQueueGenericSend+0x8a>
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d11e      	bne.n	80057f6 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	6a3b      	ldr	r3, [r7, #32]
 80057be:	0018      	movs	r0, r3
 80057c0:	f000 f99f 	bl	8005b02 <prvCopyDataToQueue>
 80057c4:	0003      	movs	r3, r0
 80057c6:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057c8:	6a3b      	ldr	r3, [r7, #32]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d009      	beq.n	80057e4 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	3324      	adds	r3, #36	; 0x24
 80057d4:	0018      	movs	r0, r3
 80057d6:	f000 fef1 	bl	80065bc <xTaskRemoveFromEventList>
 80057da:	1e03      	subs	r3, r0, #0
 80057dc:	d007      	beq.n	80057ee <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80057de:	f001 fcaf 	bl	8007140 <vPortYield>
 80057e2:	e004      	b.n	80057ee <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80057ea:	f001 fca9 	bl	8007140 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80057ee:	f001 fcc9 	bl	8007184 <vPortExitCritical>
				return pdPASS;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e05b      	b.n	80058ae <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d103      	bne.n	8005804 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80057fc:	f001 fcc2 	bl	8007184 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005800:	2300      	movs	r3, #0
 8005802:	e054      	b.n	80058ae <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005806:	2b00      	cmp	r3, #0
 8005808:	d106      	bne.n	8005818 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800580a:	2314      	movs	r3, #20
 800580c:	18fb      	adds	r3, r7, r3
 800580e:	0018      	movs	r0, r3
 8005810:	f000 ff30 	bl	8006674 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005814:	2301      	movs	r3, #1
 8005816:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005818:	f001 fcb4 	bl	8007184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800581c:	f000 fcd6 	bl	80061cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005820:	f001 fc9e 	bl	8007160 <vPortEnterCritical>
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	2244      	movs	r2, #68	; 0x44
 8005828:	5c9b      	ldrb	r3, [r3, r2]
 800582a:	b25b      	sxtb	r3, r3
 800582c:	3301      	adds	r3, #1
 800582e:	d103      	bne.n	8005838 <xQueueGenericSend+0x10a>
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	2244      	movs	r2, #68	; 0x44
 8005834:	2100      	movs	r1, #0
 8005836:	5499      	strb	r1, [r3, r2]
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	2245      	movs	r2, #69	; 0x45
 800583c:	5c9b      	ldrb	r3, [r3, r2]
 800583e:	b25b      	sxtb	r3, r3
 8005840:	3301      	adds	r3, #1
 8005842:	d103      	bne.n	800584c <xQueueGenericSend+0x11e>
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	2245      	movs	r2, #69	; 0x45
 8005848:	2100      	movs	r1, #0
 800584a:	5499      	strb	r1, [r3, r2]
 800584c:	f001 fc9a 	bl	8007184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005850:	1d3a      	adds	r2, r7, #4
 8005852:	2314      	movs	r3, #20
 8005854:	18fb      	adds	r3, r7, r3
 8005856:	0011      	movs	r1, r2
 8005858:	0018      	movs	r0, r3
 800585a:	f000 ff1f 	bl	800669c <xTaskCheckForTimeOut>
 800585e:	1e03      	subs	r3, r0, #0
 8005860:	d11e      	bne.n	80058a0 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	0018      	movs	r0, r3
 8005866:	f000 fa51 	bl	8005d0c <prvIsQueueFull>
 800586a:	1e03      	subs	r3, r0, #0
 800586c:	d011      	beq.n	8005892 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	3310      	adds	r3, #16
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	0011      	movs	r1, r2
 8005876:	0018      	movs	r0, r3
 8005878:	f000 fe5c 	bl	8006534 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	0018      	movs	r0, r3
 8005880:	f000 f9d0 	bl	8005c24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005884:	f000 fcae 	bl	80061e4 <xTaskResumeAll>
 8005888:	1e03      	subs	r3, r0, #0
 800588a:	d18a      	bne.n	80057a2 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800588c:	f001 fc58 	bl	8007140 <vPortYield>
 8005890:	e787      	b.n	80057a2 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	0018      	movs	r0, r3
 8005896:	f000 f9c5 	bl	8005c24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800589a:	f000 fca3 	bl	80061e4 <xTaskResumeAll>
 800589e:	e780      	b.n	80057a2 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	0018      	movs	r0, r3
 80058a4:	f000 f9be 	bl	8005c24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058a8:	f000 fc9c 	bl	80061e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80058ac:	2300      	movs	r3, #0
		}
	}
}
 80058ae:	0018      	movs	r0, r3
 80058b0:	46bd      	mov	sp, r7
 80058b2:	b00a      	add	sp, #40	; 0x28
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80058b6:	b590      	push	{r4, r7, lr}
 80058b8:	b089      	sub	sp, #36	; 0x24
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	60f8      	str	r0, [r7, #12]
 80058be:	60b9      	str	r1, [r7, #8]
 80058c0:	607a      	str	r2, [r7, #4]
 80058c2:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <xQueueGenericSendFromISR+0x1c>
 80058ce:	b672      	cpsid	i
 80058d0:	e7fe      	b.n	80058d0 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d103      	bne.n	80058e0 <xQueueGenericSendFromISR+0x2a>
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <xQueueGenericSendFromISR+0x2e>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e000      	b.n	80058e6 <xQueueGenericSendFromISR+0x30>
 80058e4:	2300      	movs	r3, #0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <xQueueGenericSendFromISR+0x38>
 80058ea:	b672      	cpsid	i
 80058ec:	e7fe      	b.n	80058ec <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d103      	bne.n	80058fc <xQueueGenericSendFromISR+0x46>
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <xQueueGenericSendFromISR+0x4a>
 80058fc:	2301      	movs	r3, #1
 80058fe:	e000      	b.n	8005902 <xQueueGenericSendFromISR+0x4c>
 8005900:	2300      	movs	r3, #0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <xQueueGenericSendFromISR+0x54>
 8005906:	b672      	cpsid	i
 8005908:	e7fe      	b.n	8005908 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800590a:	f001 fc53 	bl	80071b4 <ulSetInterruptMaskFromISR>
 800590e:	0003      	movs	r3, r0
 8005910:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800591a:	429a      	cmp	r2, r3
 800591c:	d302      	bcc.n	8005924 <xQueueGenericSendFromISR+0x6e>
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	2b02      	cmp	r3, #2
 8005922:	d12e      	bne.n	8005982 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005924:	2413      	movs	r4, #19
 8005926:	193b      	adds	r3, r7, r4
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	2145      	movs	r1, #69	; 0x45
 800592c:	5c52      	ldrb	r2, [r2, r1]
 800592e:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	68b9      	ldr	r1, [r7, #8]
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	0018      	movs	r0, r3
 8005938:	f000 f8e3 	bl	8005b02 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800593c:	193b      	adds	r3, r7, r4
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	b25b      	sxtb	r3, r3
 8005942:	3301      	adds	r3, #1
 8005944:	d111      	bne.n	800596a <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	2b00      	cmp	r3, #0
 800594c:	d016      	beq.n	800597c <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	3324      	adds	r3, #36	; 0x24
 8005952:	0018      	movs	r0, r3
 8005954:	f000 fe32 	bl	80065bc <xTaskRemoveFromEventList>
 8005958:	1e03      	subs	r3, r0, #0
 800595a:	d00f      	beq.n	800597c <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00c      	beq.n	800597c <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	e008      	b.n	800597c <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800596a:	2313      	movs	r3, #19
 800596c:	18fb      	adds	r3, r7, r3
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	3301      	adds	r3, #1
 8005972:	b2db      	uxtb	r3, r3
 8005974:	b259      	sxtb	r1, r3
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	2245      	movs	r2, #69	; 0x45
 800597a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800597c:	2301      	movs	r3, #1
 800597e:	61fb      	str	r3, [r7, #28]
		{
 8005980:	e001      	b.n	8005986 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005982:	2300      	movs	r3, #0
 8005984:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	0018      	movs	r0, r3
 800598a:	f001 fc19 	bl	80071c0 <vClearInterruptMaskFromISR>

	return xReturn;
 800598e:	69fb      	ldr	r3, [r7, #28]
}
 8005990:	0018      	movs	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	b009      	add	sp, #36	; 0x24
 8005996:	bd90      	pop	{r4, r7, pc}

08005998 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	; 0x28
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80059a4:	2300      	movs	r3, #0
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <xQueueReceive+0x1e>
 80059b2:	b672      	cpsid	i
 80059b4:	e7fe      	b.n	80059b4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d103      	bne.n	80059c4 <xQueueReceive+0x2c>
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d101      	bne.n	80059c8 <xQueueReceive+0x30>
 80059c4:	2301      	movs	r3, #1
 80059c6:	e000      	b.n	80059ca <xQueueReceive+0x32>
 80059c8:	2300      	movs	r3, #0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d101      	bne.n	80059d2 <xQueueReceive+0x3a>
 80059ce:	b672      	cpsid	i
 80059d0:	e7fe      	b.n	80059d0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059d2:	f000 ff91 	bl	80068f8 <xTaskGetSchedulerState>
 80059d6:	1e03      	subs	r3, r0, #0
 80059d8:	d102      	bne.n	80059e0 <xQueueReceive+0x48>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d101      	bne.n	80059e4 <xQueueReceive+0x4c>
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <xQueueReceive+0x4e>
 80059e4:	2300      	movs	r3, #0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <xQueueReceive+0x56>
 80059ea:	b672      	cpsid	i
 80059ec:	e7fe      	b.n	80059ec <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80059ee:	f001 fbb7 	bl	8007160 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d01a      	beq.n	8005a34 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	6a3b      	ldr	r3, [r7, #32]
 8005a02:	0011      	movs	r1, r2
 8005a04:	0018      	movs	r0, r3
 8005a06:	f000 f8e7 	bl	8005bd8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	1e5a      	subs	r2, r3, #1
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d008      	beq.n	8005a2c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a1a:	6a3b      	ldr	r3, [r7, #32]
 8005a1c:	3310      	adds	r3, #16
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f000 fdcc 	bl	80065bc <xTaskRemoveFromEventList>
 8005a24:	1e03      	subs	r3, r0, #0
 8005a26:	d001      	beq.n	8005a2c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005a28:	f001 fb8a 	bl	8007140 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a2c:	f001 fbaa 	bl	8007184 <vPortExitCritical>
				return pdPASS;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e062      	b.n	8005afa <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d103      	bne.n	8005a42 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a3a:	f001 fba3 	bl	8007184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	e05b      	b.n	8005afa <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d106      	bne.n	8005a56 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a48:	2314      	movs	r3, #20
 8005a4a:	18fb      	adds	r3, r7, r3
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f000 fe11 	bl	8006674 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a52:	2301      	movs	r3, #1
 8005a54:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a56:	f001 fb95 	bl	8007184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a5a:	f000 fbb7 	bl	80061cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a5e:	f001 fb7f 	bl	8007160 <vPortEnterCritical>
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	2244      	movs	r2, #68	; 0x44
 8005a66:	5c9b      	ldrb	r3, [r3, r2]
 8005a68:	b25b      	sxtb	r3, r3
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	d103      	bne.n	8005a76 <xQueueReceive+0xde>
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	2244      	movs	r2, #68	; 0x44
 8005a72:	2100      	movs	r1, #0
 8005a74:	5499      	strb	r1, [r3, r2]
 8005a76:	6a3b      	ldr	r3, [r7, #32]
 8005a78:	2245      	movs	r2, #69	; 0x45
 8005a7a:	5c9b      	ldrb	r3, [r3, r2]
 8005a7c:	b25b      	sxtb	r3, r3
 8005a7e:	3301      	adds	r3, #1
 8005a80:	d103      	bne.n	8005a8a <xQueueReceive+0xf2>
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	2245      	movs	r2, #69	; 0x45
 8005a86:	2100      	movs	r1, #0
 8005a88:	5499      	strb	r1, [r3, r2]
 8005a8a:	f001 fb7b 	bl	8007184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a8e:	1d3a      	adds	r2, r7, #4
 8005a90:	2314      	movs	r3, #20
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	0011      	movs	r1, r2
 8005a96:	0018      	movs	r0, r3
 8005a98:	f000 fe00 	bl	800669c <xTaskCheckForTimeOut>
 8005a9c:	1e03      	subs	r3, r0, #0
 8005a9e:	d11e      	bne.n	8005ade <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
 8005aa2:	0018      	movs	r0, r3
 8005aa4:	f000 f91c 	bl	8005ce0 <prvIsQueueEmpty>
 8005aa8:	1e03      	subs	r3, r0, #0
 8005aaa:	d011      	beq.n	8005ad0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	3324      	adds	r3, #36	; 0x24
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	0011      	movs	r1, r2
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	f000 fd3d 	bl	8006534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 f8b1 	bl	8005c24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ac2:	f000 fb8f 	bl	80061e4 <xTaskResumeAll>
 8005ac6:	1e03      	subs	r3, r0, #0
 8005ac8:	d191      	bne.n	80059ee <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8005aca:	f001 fb39 	bl	8007140 <vPortYield>
 8005ace:	e78e      	b.n	80059ee <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f000 f8a6 	bl	8005c24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ad8:	f000 fb84 	bl	80061e4 <xTaskResumeAll>
 8005adc:	e787      	b.n	80059ee <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	0018      	movs	r0, r3
 8005ae2:	f000 f89f 	bl	8005c24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ae6:	f000 fb7d 	bl	80061e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	0018      	movs	r0, r3
 8005aee:	f000 f8f7 	bl	8005ce0 <prvIsQueueEmpty>
 8005af2:	1e03      	subs	r3, r0, #0
 8005af4:	d100      	bne.n	8005af8 <xQueueReceive+0x160>
 8005af6:	e77a      	b.n	80059ee <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005af8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005afa:	0018      	movs	r0, r3
 8005afc:	46bd      	mov	sp, r7
 8005afe:	b00a      	add	sp, #40	; 0x28
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b086      	sub	sp, #24
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10e      	bne.n	8005b3e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d14e      	bne.n	8005bc6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f000 feff 	bl	8006930 <xTaskPriorityDisinherit>
 8005b32:	0003      	movs	r3, r0
 8005b34:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	605a      	str	r2, [r3, #4]
 8005b3c:	e043      	b.n	8005bc6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d119      	bne.n	8005b78 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6898      	ldr	r0, [r3, #8]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	0019      	movs	r1, r3
 8005b50:	f001 fd6a 	bl	8007628 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	18d2      	adds	r2, r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d32b      	bcc.n	8005bc6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	609a      	str	r2, [r3, #8]
 8005b76:	e026      	b.n	8005bc6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68d8      	ldr	r0, [r3, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	0019      	movs	r1, r3
 8005b84:	f001 fd50 	bl	8007628 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	425b      	negs	r3, r3
 8005b92:	18d2      	adds	r2, r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	68da      	ldr	r2, [r3, #12]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d207      	bcs.n	8005bb4 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bac:	425b      	negs	r3, r3
 8005bae:	18d2      	adds	r2, r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d105      	bne.n	8005bc6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d002      	beq.n	8005bc6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005bce:	697b      	ldr	r3, [r7, #20]
}
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	b006      	add	sp, #24
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d018      	beq.n	8005c1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	18d2      	adds	r2, r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68da      	ldr	r2, [r3, #12]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d303      	bcc.n	8005c0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68d9      	ldr	r1, [r3, #12]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	0018      	movs	r0, r3
 8005c18:	f001 fd06 	bl	8007628 <memcpy>
	}
}
 8005c1c:	46c0      	nop			; (mov r8, r8)
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	b002      	add	sp, #8
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c2c:	f001 fa98 	bl	8007160 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c30:	230f      	movs	r3, #15
 8005c32:	18fb      	adds	r3, r7, r3
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	2145      	movs	r1, #69	; 0x45
 8005c38:	5c52      	ldrb	r2, [r2, r1]
 8005c3a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c3c:	e013      	b.n	8005c66 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d016      	beq.n	8005c74 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	3324      	adds	r3, #36	; 0x24
 8005c4a:	0018      	movs	r0, r3
 8005c4c:	f000 fcb6 	bl	80065bc <xTaskRemoveFromEventList>
 8005c50:	1e03      	subs	r3, r0, #0
 8005c52:	d001      	beq.n	8005c58 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c54:	f000 fd72 	bl	800673c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c58:	210f      	movs	r1, #15
 8005c5a:	187b      	adds	r3, r7, r1
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	187b      	adds	r3, r7, r1
 8005c64:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c66:	230f      	movs	r3, #15
 8005c68:	18fb      	adds	r3, r7, r3
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	b25b      	sxtb	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	dce5      	bgt.n	8005c3e <prvUnlockQueue+0x1a>
 8005c72:	e000      	b.n	8005c76 <prvUnlockQueue+0x52>
					break;
 8005c74:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2245      	movs	r2, #69	; 0x45
 8005c7a:	21ff      	movs	r1, #255	; 0xff
 8005c7c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005c7e:	f001 fa81 	bl	8007184 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c82:	f001 fa6d 	bl	8007160 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c86:	230e      	movs	r3, #14
 8005c88:	18fb      	adds	r3, r7, r3
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	2144      	movs	r1, #68	; 0x44
 8005c8e:	5c52      	ldrb	r2, [r2, r1]
 8005c90:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c92:	e013      	b.n	8005cbc <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d016      	beq.n	8005cca <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	3310      	adds	r3, #16
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	f000 fc8b 	bl	80065bc <xTaskRemoveFromEventList>
 8005ca6:	1e03      	subs	r3, r0, #0
 8005ca8:	d001      	beq.n	8005cae <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8005caa:	f000 fd47 	bl	800673c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005cae:	210e      	movs	r1, #14
 8005cb0:	187b      	adds	r3, r7, r1
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	187b      	adds	r3, r7, r1
 8005cba:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cbc:	230e      	movs	r3, #14
 8005cbe:	18fb      	adds	r3, r7, r3
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	b25b      	sxtb	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	dce5      	bgt.n	8005c94 <prvUnlockQueue+0x70>
 8005cc8:	e000      	b.n	8005ccc <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8005cca:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2244      	movs	r2, #68	; 0x44
 8005cd0:	21ff      	movs	r1, #255	; 0xff
 8005cd2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005cd4:	f001 fa56 	bl	8007184 <vPortExitCritical>
}
 8005cd8:	46c0      	nop			; (mov r8, r8)
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	b004      	add	sp, #16
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ce8:	f001 fa3a 	bl	8007160 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d102      	bne.n	8005cfa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	60fb      	str	r3, [r7, #12]
 8005cf8:	e001      	b.n	8005cfe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cfe:	f001 fa41 	bl	8007184 <vPortExitCritical>

	return xReturn;
 8005d02:	68fb      	ldr	r3, [r7, #12]
}
 8005d04:	0018      	movs	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b004      	add	sp, #16
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d14:	f001 fa24 	bl	8007160 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d102      	bne.n	8005d2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d24:	2301      	movs	r3, #1
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	e001      	b.n	8005d2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d2e:	f001 fa29 	bl	8007184 <vPortExitCritical>

	return xReturn;
 8005d32:	68fb      	ldr	r3, [r7, #12]
}
 8005d34:	0018      	movs	r0, r3
 8005d36:	46bd      	mov	sp, r7
 8005d38:	b004      	add	sp, #16
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d46:	2300      	movs	r3, #0
 8005d48:	60fb      	str	r3, [r7, #12]
 8005d4a:	e015      	b.n	8005d78 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d4c:	4b0e      	ldr	r3, [pc, #56]	; (8005d88 <vQueueAddToRegistry+0x4c>)
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	00d2      	lsls	r2, r2, #3
 8005d52:	58d3      	ldr	r3, [r2, r3]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d58:	4b0b      	ldr	r3, [pc, #44]	; (8005d88 <vQueueAddToRegistry+0x4c>)
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	00d2      	lsls	r2, r2, #3
 8005d5e:	6839      	ldr	r1, [r7, #0]
 8005d60:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d62:	4a09      	ldr	r2, [pc, #36]	; (8005d88 <vQueueAddToRegistry+0x4c>)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	18d3      	adds	r3, r2, r3
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d70:	e006      	b.n	8005d80 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3301      	adds	r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2b07      	cmp	r3, #7
 8005d7c:	d9e6      	bls.n	8005d4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d7e:	46c0      	nop			; (mov r8, r8)
 8005d80:	46c0      	nop			; (mov r8, r8)
 8005d82:	46bd      	mov	sp, r7
 8005d84:	b004      	add	sp, #16
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	20002638 	.word	0x20002638

08005d8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d9c:	f001 f9e0 	bl	8007160 <vPortEnterCritical>
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	2244      	movs	r2, #68	; 0x44
 8005da4:	5c9b      	ldrb	r3, [r3, r2]
 8005da6:	b25b      	sxtb	r3, r3
 8005da8:	3301      	adds	r3, #1
 8005daa:	d103      	bne.n	8005db4 <vQueueWaitForMessageRestricted+0x28>
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	2244      	movs	r2, #68	; 0x44
 8005db0:	2100      	movs	r1, #0
 8005db2:	5499      	strb	r1, [r3, r2]
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	2245      	movs	r2, #69	; 0x45
 8005db8:	5c9b      	ldrb	r3, [r3, r2]
 8005dba:	b25b      	sxtb	r3, r3
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	d103      	bne.n	8005dc8 <vQueueWaitForMessageRestricted+0x3c>
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2245      	movs	r2, #69	; 0x45
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	5499      	strb	r1, [r3, r2]
 8005dc8:	f001 f9dc 	bl	8007184 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d106      	bne.n	8005de2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	3324      	adds	r3, #36	; 0x24
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	68b9      	ldr	r1, [r7, #8]
 8005ddc:	0018      	movs	r0, r3
 8005dde:	f000 fbc7 	bl	8006570 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	0018      	movs	r0, r3
 8005de6:	f7ff ff1d 	bl	8005c24 <prvUnlockQueue>
	}
 8005dea:	46c0      	nop			; (mov r8, r8)
 8005dec:	46bd      	mov	sp, r7
 8005dee:	b006      	add	sp, #24
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005df2:	b590      	push	{r4, r7, lr}
 8005df4:	b08d      	sub	sp, #52	; 0x34
 8005df6:	af04      	add	r7, sp, #16
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	607a      	str	r2, [r7, #4]
 8005dfe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <xTaskCreateStatic+0x18>
 8005e06:	b672      	cpsid	i
 8005e08:	e7fe      	b.n	8005e08 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8005e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d101      	bne.n	8005e14 <xTaskCreateStatic+0x22>
 8005e10:	b672      	cpsid	i
 8005e12:	e7fe      	b.n	8005e12 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e14:	23bc      	movs	r3, #188	; 0xbc
 8005e16:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2bbc      	cmp	r3, #188	; 0xbc
 8005e1c:	d001      	beq.n	8005e22 <xTaskCreateStatic+0x30>
 8005e1e:	b672      	cpsid	i
 8005e20:	e7fe      	b.n	8005e20 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d020      	beq.n	8005e6a <xTaskCreateStatic+0x78>
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d01d      	beq.n	8005e6a <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e30:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e36:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	22b9      	movs	r2, #185	; 0xb9
 8005e3c:	2102      	movs	r1, #2
 8005e3e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e40:	683c      	ldr	r4, [r7, #0]
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	2300      	movs	r3, #0
 8005e4a:	9303      	str	r3, [sp, #12]
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	9302      	str	r3, [sp, #8]
 8005e50:	2318      	movs	r3, #24
 8005e52:	18fb      	adds	r3, r7, r3
 8005e54:	9301      	str	r3, [sp, #4]
 8005e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	0023      	movs	r3, r4
 8005e5c:	f000 f858 	bl	8005f10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	0018      	movs	r0, r3
 8005e64:	f000 f8ec 	bl	8006040 <prvAddNewTaskToReadyList>
 8005e68:	e001      	b.n	8005e6e <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e6e:	69bb      	ldr	r3, [r7, #24]
	}
 8005e70:	0018      	movs	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	b009      	add	sp, #36	; 0x24
 8005e76:	bd90      	pop	{r4, r7, pc}

08005e78 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e78:	b590      	push	{r4, r7, lr}
 8005e7a:	b08d      	sub	sp, #52	; 0x34
 8005e7c:	af04      	add	r7, sp, #16
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	1dbb      	adds	r3, r7, #6
 8005e86:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e88:	1dbb      	adds	r3, r7, #6
 8005e8a:	881b      	ldrh	r3, [r3, #0]
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	0018      	movs	r0, r3
 8005e90:	f001 f9fe 	bl	8007290 <pvPortMalloc>
 8005e94:	0003      	movs	r3, r0
 8005e96:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d010      	beq.n	8005ec0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005e9e:	20bc      	movs	r0, #188	; 0xbc
 8005ea0:	f001 f9f6 	bl	8007290 <pvPortMalloc>
 8005ea4:	0003      	movs	r3, r0
 8005ea6:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	631a      	str	r2, [r3, #48]	; 0x30
 8005eb4:	e006      	b.n	8005ec4 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f001 fa8f 	bl	80073dc <vPortFree>
 8005ebe:	e001      	b.n	8005ec4 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d01a      	beq.n	8005f00 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	22b9      	movs	r2, #185	; 0xb9
 8005ece:	2100      	movs	r1, #0
 8005ed0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ed2:	1dbb      	adds	r3, r7, #6
 8005ed4:	881a      	ldrh	r2, [r3, #0]
 8005ed6:	683c      	ldr	r4, [r7, #0]
 8005ed8:	68b9      	ldr	r1, [r7, #8]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	2300      	movs	r3, #0
 8005ede:	9303      	str	r3, [sp, #12]
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	9302      	str	r3, [sp, #8]
 8005ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee6:	9301      	str	r3, [sp, #4]
 8005ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	0023      	movs	r3, r4
 8005eee:	f000 f80f 	bl	8005f10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f000 f8a3 	bl	8006040 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005efa:	2301      	movs	r3, #1
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	e002      	b.n	8005f06 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f00:	2301      	movs	r3, #1
 8005f02:	425b      	negs	r3, r3
 8005f04:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f06:	69bb      	ldr	r3, [r7, #24]
	}
 8005f08:	0018      	movs	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	b009      	add	sp, #36	; 0x24
 8005f0e:	bd90      	pop	{r4, r7, pc}

08005f10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
 8005f1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f20:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	001a      	movs	r2, r3
 8005f28:	21a5      	movs	r1, #165	; 0xa5
 8005f2a:	f001 fb86 	bl	800763a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	493e      	ldr	r1, [pc, #248]	; (8006030 <prvInitialiseNewTask+0x120>)
 8005f36:	468c      	mov	ip, r1
 8005f38:	4463      	add	r3, ip
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	18d3      	adds	r3, r2, r3
 8005f3e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	2207      	movs	r2, #7
 8005f44:	4393      	bics	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	2207      	movs	r2, #7
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	d001      	beq.n	8005f54 <prvInitialiseNewTask+0x44>
 8005f50:	b672      	cpsid	i
 8005f52:	e7fe      	b.n	8005f52 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f54:	2300      	movs	r3, #0
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	e013      	b.n	8005f82 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	18d3      	adds	r3, r2, r3
 8005f60:	7818      	ldrb	r0, [r3, #0]
 8005f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f64:	2134      	movs	r1, #52	; 0x34
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	18d3      	adds	r3, r2, r3
 8005f6a:	185b      	adds	r3, r3, r1
 8005f6c:	1c02      	adds	r2, r0, #0
 8005f6e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	18d3      	adds	r3, r2, r3
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d006      	beq.n	8005f8a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	617b      	str	r3, [r7, #20]
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2b0f      	cmp	r3, #15
 8005f86:	d9e8      	bls.n	8005f5a <prvInitialiseNewTask+0x4a>
 8005f88:	e000      	b.n	8005f8c <prvInitialiseNewTask+0x7c>
		{
			break;
 8005f8a:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	2243      	movs	r2, #67	; 0x43
 8005f90:	2100      	movs	r1, #0
 8005f92:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b37      	cmp	r3, #55	; 0x37
 8005f98:	d901      	bls.n	8005f9e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f9a:	2337      	movs	r3, #55	; 0x37
 8005f9c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa0:	6a3a      	ldr	r2, [r7, #32]
 8005fa2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa6:	6a3a      	ldr	r2, [r7, #32]
 8005fa8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	2200      	movs	r2, #0
 8005fae:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	0018      	movs	r0, r3
 8005fb6:	f7ff fa69 	bl	800548c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbc:	3318      	adds	r3, #24
 8005fbe:	0018      	movs	r0, r3
 8005fc0:	f7ff fa64 	bl	800548c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fc8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fca:	6a3b      	ldr	r3, [r7, #32]
 8005fcc:	2238      	movs	r2, #56	; 0x38
 8005fce:	1ad2      	subs	r2, r2, r3
 8005fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fd8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fdc:	22b4      	movs	r2, #180	; 0xb4
 8005fde:	2100      	movs	r1, #0
 8005fe0:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe4:	22b8      	movs	r2, #184	; 0xb8
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fec:	3354      	adds	r3, #84	; 0x54
 8005fee:	2260      	movs	r2, #96	; 0x60
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	0018      	movs	r0, r3
 8005ff4:	f001 fb21 	bl	800763a <memset>
 8005ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ffa:	4a0e      	ldr	r2, [pc, #56]	; (8006034 <prvInitialiseNewTask+0x124>)
 8005ffc:	659a      	str	r2, [r3, #88]	; 0x58
 8005ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006000:	4a0d      	ldr	r2, [pc, #52]	; (8006038 <prvInitialiseNewTask+0x128>)
 8006002:	65da      	str	r2, [r3, #92]	; 0x5c
 8006004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006006:	4a0d      	ldr	r2, [pc, #52]	; (800603c <prvInitialiseNewTask+0x12c>)
 8006008:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	68f9      	ldr	r1, [r7, #12]
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	0018      	movs	r0, r3
 8006012:	f001 f80d 	bl	8007030 <pxPortInitialiseStack>
 8006016:	0002      	movs	r2, r0
 8006018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006026:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006028:	46c0      	nop			; (mov r8, r8)
 800602a:	46bd      	mov	sp, r7
 800602c:	b006      	add	sp, #24
 800602e:	bd80      	pop	{r7, pc}
 8006030:	3fffffff 	.word	0x3fffffff
 8006034:	0800792c 	.word	0x0800792c
 8006038:	0800794c 	.word	0x0800794c
 800603c:	0800790c 	.word	0x0800790c

08006040 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006048:	f001 f88a 	bl	8007160 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800604c:	4b2a      	ldr	r3, [pc, #168]	; (80060f8 <prvAddNewTaskToReadyList+0xb8>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	1c5a      	adds	r2, r3, #1
 8006052:	4b29      	ldr	r3, [pc, #164]	; (80060f8 <prvAddNewTaskToReadyList+0xb8>)
 8006054:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006056:	4b29      	ldr	r3, [pc, #164]	; (80060fc <prvAddNewTaskToReadyList+0xbc>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d109      	bne.n	8006072 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800605e:	4b27      	ldr	r3, [pc, #156]	; (80060fc <prvAddNewTaskToReadyList+0xbc>)
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006064:	4b24      	ldr	r3, [pc, #144]	; (80060f8 <prvAddNewTaskToReadyList+0xb8>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d110      	bne.n	800608e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800606c:	f000 fb80 	bl	8006770 <prvInitialiseTaskLists>
 8006070:	e00d      	b.n	800608e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006072:	4b23      	ldr	r3, [pc, #140]	; (8006100 <prvAddNewTaskToReadyList+0xc0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d109      	bne.n	800608e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800607a:	4b20      	ldr	r3, [pc, #128]	; (80060fc <prvAddNewTaskToReadyList+0xbc>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006084:	429a      	cmp	r2, r3
 8006086:	d802      	bhi.n	800608e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006088:	4b1c      	ldr	r3, [pc, #112]	; (80060fc <prvAddNewTaskToReadyList+0xbc>)
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800608e:	4b1d      	ldr	r3, [pc, #116]	; (8006104 <prvAddNewTaskToReadyList+0xc4>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	1c5a      	adds	r2, r3, #1
 8006094:	4b1b      	ldr	r3, [pc, #108]	; (8006104 <prvAddNewTaskToReadyList+0xc4>)
 8006096:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006098:	4b1a      	ldr	r3, [pc, #104]	; (8006104 <prvAddNewTaskToReadyList+0xc4>)
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a4:	4b18      	ldr	r3, [pc, #96]	; (8006108 <prvAddNewTaskToReadyList+0xc8>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d903      	bls.n	80060b4 <prvAddNewTaskToReadyList+0x74>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b0:	4b15      	ldr	r3, [pc, #84]	; (8006108 <prvAddNewTaskToReadyList+0xc8>)
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b8:	0013      	movs	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	189b      	adds	r3, r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4a12      	ldr	r2, [pc, #72]	; (800610c <prvAddNewTaskToReadyList+0xcc>)
 80060c2:	189a      	adds	r2, r3, r2
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	3304      	adds	r3, #4
 80060c8:	0019      	movs	r1, r3
 80060ca:	0010      	movs	r0, r2
 80060cc:	f7ff f9e9 	bl	80054a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80060d0:	f001 f858 	bl	8007184 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80060d4:	4b0a      	ldr	r3, [pc, #40]	; (8006100 <prvAddNewTaskToReadyList+0xc0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d008      	beq.n	80060ee <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060dc:	4b07      	ldr	r3, [pc, #28]	; (80060fc <prvAddNewTaskToReadyList+0xbc>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d201      	bcs.n	80060ee <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80060ea:	f001 f829 	bl	8007140 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060ee:	46c0      	nop			; (mov r8, r8)
 80060f0:	46bd      	mov	sp, r7
 80060f2:	b002      	add	sp, #8
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	46c0      	nop			; (mov r8, r8)
 80060f8:	20002b4c 	.word	0x20002b4c
 80060fc:	20002678 	.word	0x20002678
 8006100:	20002b58 	.word	0x20002b58
 8006104:	20002b68 	.word	0x20002b68
 8006108:	20002b54 	.word	0x20002b54
 800610c:	2000267c 	.word	0x2000267c

08006110 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006110:	b590      	push	{r4, r7, lr}
 8006112:	b089      	sub	sp, #36	; 0x24
 8006114:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006116:	2300      	movs	r3, #0
 8006118:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800611a:	2300      	movs	r3, #0
 800611c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800611e:	003a      	movs	r2, r7
 8006120:	1d39      	adds	r1, r7, #4
 8006122:	2308      	movs	r3, #8
 8006124:	18fb      	adds	r3, r7, r3
 8006126:	0018      	movs	r0, r3
 8006128:	f7ff f962 	bl	80053f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800612c:	683c      	ldr	r4, [r7, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	491e      	ldr	r1, [pc, #120]	; (80061ac <vTaskStartScheduler+0x9c>)
 8006134:	481e      	ldr	r0, [pc, #120]	; (80061b0 <vTaskStartScheduler+0xa0>)
 8006136:	9202      	str	r2, [sp, #8]
 8006138:	9301      	str	r3, [sp, #4]
 800613a:	2300      	movs	r3, #0
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	2300      	movs	r3, #0
 8006140:	0022      	movs	r2, r4
 8006142:	f7ff fe56 	bl	8005df2 <xTaskCreateStatic>
 8006146:	0002      	movs	r2, r0
 8006148:	4b1a      	ldr	r3, [pc, #104]	; (80061b4 <vTaskStartScheduler+0xa4>)
 800614a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800614c:	4b19      	ldr	r3, [pc, #100]	; (80061b4 <vTaskStartScheduler+0xa4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006154:	2301      	movs	r3, #1
 8006156:	60fb      	str	r3, [r7, #12]
 8006158:	e001      	b.n	800615e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800615a:	2300      	movs	r3, #0
 800615c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d103      	bne.n	800616c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8006164:	f000 fc94 	bl	8006a90 <xTimerCreateTimerTask>
 8006168:	0003      	movs	r3, r0
 800616a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d113      	bne.n	800619a <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006172:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006174:	4b10      	ldr	r3, [pc, #64]	; (80061b8 <vTaskStartScheduler+0xa8>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3354      	adds	r3, #84	; 0x54
 800617a:	001a      	movs	r2, r3
 800617c:	4b0f      	ldr	r3, [pc, #60]	; (80061bc <vTaskStartScheduler+0xac>)
 800617e:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006180:	4b0f      	ldr	r3, [pc, #60]	; (80061c0 <vTaskStartScheduler+0xb0>)
 8006182:	2201      	movs	r2, #1
 8006184:	4252      	negs	r2, r2
 8006186:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006188:	4b0e      	ldr	r3, [pc, #56]	; (80061c4 <vTaskStartScheduler+0xb4>)
 800618a:	2201      	movs	r2, #1
 800618c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800618e:	4b0e      	ldr	r3, [pc, #56]	; (80061c8 <vTaskStartScheduler+0xb8>)
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006194:	f000 ffb0 	bl	80070f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006198:	e004      	b.n	80061a4 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	3301      	adds	r3, #1
 800619e:	d101      	bne.n	80061a4 <vTaskStartScheduler+0x94>
 80061a0:	b672      	cpsid	i
 80061a2:	e7fe      	b.n	80061a2 <vTaskStartScheduler+0x92>
}
 80061a4:	46c0      	nop			; (mov r8, r8)
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b005      	add	sp, #20
 80061aa:	bd90      	pop	{r4, r7, pc}
 80061ac:	08007848 	.word	0x08007848
 80061b0:	08006751 	.word	0x08006751
 80061b4:	20002b70 	.word	0x20002b70
 80061b8:	20002678 	.word	0x20002678
 80061bc:	20001c18 	.word	0x20001c18
 80061c0:	20002b6c 	.word	0x20002b6c
 80061c4:	20002b58 	.word	0x20002b58
 80061c8:	20002b50 	.word	0x20002b50

080061cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80061d0:	4b03      	ldr	r3, [pc, #12]	; (80061e0 <vTaskSuspendAll+0x14>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	1c5a      	adds	r2, r3, #1
 80061d6:	4b02      	ldr	r3, [pc, #8]	; (80061e0 <vTaskSuspendAll+0x14>)
 80061d8:	601a      	str	r2, [r3, #0]
}
 80061da:	46c0      	nop			; (mov r8, r8)
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	20002b74 	.word	0x20002b74

080061e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061ee:	2300      	movs	r3, #0
 80061f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061f2:	4b3a      	ldr	r3, [pc, #232]	; (80062dc <xTaskResumeAll+0xf8>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <xTaskResumeAll+0x1a>
 80061fa:	b672      	cpsid	i
 80061fc:	e7fe      	b.n	80061fc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061fe:	f000 ffaf 	bl	8007160 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006202:	4b36      	ldr	r3, [pc, #216]	; (80062dc <xTaskResumeAll+0xf8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	1e5a      	subs	r2, r3, #1
 8006208:	4b34      	ldr	r3, [pc, #208]	; (80062dc <xTaskResumeAll+0xf8>)
 800620a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800620c:	4b33      	ldr	r3, [pc, #204]	; (80062dc <xTaskResumeAll+0xf8>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d15b      	bne.n	80062cc <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006214:	4b32      	ldr	r3, [pc, #200]	; (80062e0 <xTaskResumeAll+0xfc>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d057      	beq.n	80062cc <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800621c:	e02f      	b.n	800627e <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800621e:	4b31      	ldr	r3, [pc, #196]	; (80062e4 <xTaskResumeAll+0x100>)
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	3318      	adds	r3, #24
 800622a:	0018      	movs	r0, r3
 800622c:	f7ff f991 	bl	8005552 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	3304      	adds	r3, #4
 8006234:	0018      	movs	r0, r3
 8006236:	f7ff f98c 	bl	8005552 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800623e:	4b2a      	ldr	r3, [pc, #168]	; (80062e8 <xTaskResumeAll+0x104>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d903      	bls.n	800624e <xTaskResumeAll+0x6a>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800624a:	4b27      	ldr	r3, [pc, #156]	; (80062e8 <xTaskResumeAll+0x104>)
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006252:	0013      	movs	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	189b      	adds	r3, r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	4a24      	ldr	r2, [pc, #144]	; (80062ec <xTaskResumeAll+0x108>)
 800625c:	189a      	adds	r2, r3, r2
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	3304      	adds	r3, #4
 8006262:	0019      	movs	r1, r3
 8006264:	0010      	movs	r0, r2
 8006266:	f7ff f91c 	bl	80054a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800626e:	4b20      	ldr	r3, [pc, #128]	; (80062f0 <xTaskResumeAll+0x10c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006274:	429a      	cmp	r2, r3
 8006276:	d302      	bcc.n	800627e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8006278:	4b1e      	ldr	r3, [pc, #120]	; (80062f4 <xTaskResumeAll+0x110>)
 800627a:	2201      	movs	r2, #1
 800627c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800627e:	4b19      	ldr	r3, [pc, #100]	; (80062e4 <xTaskResumeAll+0x100>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1cb      	bne.n	800621e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800628c:	f000 fb10 	bl	80068b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006290:	4b19      	ldr	r3, [pc, #100]	; (80062f8 <xTaskResumeAll+0x114>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00f      	beq.n	80062bc <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800629c:	f000 f83c 	bl	8006318 <xTaskIncrementTick>
 80062a0:	1e03      	subs	r3, r0, #0
 80062a2:	d002      	beq.n	80062aa <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80062a4:	4b13      	ldr	r3, [pc, #76]	; (80062f4 <xTaskResumeAll+0x110>)
 80062a6:	2201      	movs	r2, #1
 80062a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3b01      	subs	r3, #1
 80062ae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1f2      	bne.n	800629c <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 80062b6:	4b10      	ldr	r3, [pc, #64]	; (80062f8 <xTaskResumeAll+0x114>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80062bc:	4b0d      	ldr	r3, [pc, #52]	; (80062f4 <xTaskResumeAll+0x110>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d003      	beq.n	80062cc <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80062c4:	2301      	movs	r3, #1
 80062c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80062c8:	f000 ff3a 	bl	8007140 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062cc:	f000 ff5a 	bl	8007184 <vPortExitCritical>

	return xAlreadyYielded;
 80062d0:	68bb      	ldr	r3, [r7, #8]
}
 80062d2:	0018      	movs	r0, r3
 80062d4:	46bd      	mov	sp, r7
 80062d6:	b004      	add	sp, #16
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	46c0      	nop			; (mov r8, r8)
 80062dc:	20002b74 	.word	0x20002b74
 80062e0:	20002b4c 	.word	0x20002b4c
 80062e4:	20002b0c 	.word	0x20002b0c
 80062e8:	20002b54 	.word	0x20002b54
 80062ec:	2000267c 	.word	0x2000267c
 80062f0:	20002678 	.word	0x20002678
 80062f4:	20002b60 	.word	0x20002b60
 80062f8:	20002b5c 	.word	0x20002b5c

080062fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006302:	4b04      	ldr	r3, [pc, #16]	; (8006314 <xTaskGetTickCount+0x18>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006308:	687b      	ldr	r3, [r7, #4]
}
 800630a:	0018      	movs	r0, r3
 800630c:	46bd      	mov	sp, r7
 800630e:	b002      	add	sp, #8
 8006310:	bd80      	pop	{r7, pc}
 8006312:	46c0      	nop			; (mov r8, r8)
 8006314:	20002b50 	.word	0x20002b50

08006318 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800631e:	2300      	movs	r3, #0
 8006320:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006322:	4b4c      	ldr	r3, [pc, #304]	; (8006454 <xTaskIncrementTick+0x13c>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d000      	beq.n	800632c <xTaskIncrementTick+0x14>
 800632a:	e083      	b.n	8006434 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800632c:	4b4a      	ldr	r3, [pc, #296]	; (8006458 <xTaskIncrementTick+0x140>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3301      	adds	r3, #1
 8006332:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006334:	4b48      	ldr	r3, [pc, #288]	; (8006458 <xTaskIncrementTick+0x140>)
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d117      	bne.n	8006370 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8006340:	4b46      	ldr	r3, [pc, #280]	; (800645c <xTaskIncrementTick+0x144>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d001      	beq.n	800634e <xTaskIncrementTick+0x36>
 800634a:	b672      	cpsid	i
 800634c:	e7fe      	b.n	800634c <xTaskIncrementTick+0x34>
 800634e:	4b43      	ldr	r3, [pc, #268]	; (800645c <xTaskIncrementTick+0x144>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	4b42      	ldr	r3, [pc, #264]	; (8006460 <xTaskIncrementTick+0x148>)
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	4b40      	ldr	r3, [pc, #256]	; (800645c <xTaskIncrementTick+0x144>)
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	4b40      	ldr	r3, [pc, #256]	; (8006460 <xTaskIncrementTick+0x148>)
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	4b40      	ldr	r3, [pc, #256]	; (8006464 <xTaskIncrementTick+0x14c>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	1c5a      	adds	r2, r3, #1
 8006368:	4b3e      	ldr	r3, [pc, #248]	; (8006464 <xTaskIncrementTick+0x14c>)
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	f000 faa0 	bl	80068b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006370:	4b3d      	ldr	r3, [pc, #244]	; (8006468 <xTaskIncrementTick+0x150>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	429a      	cmp	r2, r3
 8006378:	d34e      	bcc.n	8006418 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800637a:	4b38      	ldr	r3, [pc, #224]	; (800645c <xTaskIncrementTick+0x144>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <xTaskIncrementTick+0x70>
 8006384:	2301      	movs	r3, #1
 8006386:	e000      	b.n	800638a <xTaskIncrementTick+0x72>
 8006388:	2300      	movs	r3, #0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d004      	beq.n	8006398 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800638e:	4b36      	ldr	r3, [pc, #216]	; (8006468 <xTaskIncrementTick+0x150>)
 8006390:	2201      	movs	r2, #1
 8006392:	4252      	negs	r2, r2
 8006394:	601a      	str	r2, [r3, #0]
					break;
 8006396:	e03f      	b.n	8006418 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006398:	4b30      	ldr	r3, [pc, #192]	; (800645c <xTaskIncrementTick+0x144>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d203      	bcs.n	80063b8 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80063b0:	4b2d      	ldr	r3, [pc, #180]	; (8006468 <xTaskIncrementTick+0x150>)
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	601a      	str	r2, [r3, #0]
						break;
 80063b6:	e02f      	b.n	8006418 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	3304      	adds	r3, #4
 80063bc:	0018      	movs	r0, r3
 80063be:	f7ff f8c8 	bl	8005552 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d004      	beq.n	80063d4 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	3318      	adds	r3, #24
 80063ce:	0018      	movs	r0, r3
 80063d0:	f7ff f8bf 	bl	8005552 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063d8:	4b24      	ldr	r3, [pc, #144]	; (800646c <xTaskIncrementTick+0x154>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d903      	bls.n	80063e8 <xTaskIncrementTick+0xd0>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063e4:	4b21      	ldr	r3, [pc, #132]	; (800646c <xTaskIncrementTick+0x154>)
 80063e6:	601a      	str	r2, [r3, #0]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ec:	0013      	movs	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	189b      	adds	r3, r3, r2
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	4a1e      	ldr	r2, [pc, #120]	; (8006470 <xTaskIncrementTick+0x158>)
 80063f6:	189a      	adds	r2, r3, r2
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	3304      	adds	r3, #4
 80063fc:	0019      	movs	r1, r3
 80063fe:	0010      	movs	r0, r2
 8006400:	f7ff f84f 	bl	80054a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006408:	4b1a      	ldr	r3, [pc, #104]	; (8006474 <xTaskIncrementTick+0x15c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800640e:	429a      	cmp	r2, r3
 8006410:	d3b3      	bcc.n	800637a <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006412:	2301      	movs	r3, #1
 8006414:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006416:	e7b0      	b.n	800637a <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006418:	4b16      	ldr	r3, [pc, #88]	; (8006474 <xTaskIncrementTick+0x15c>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641e:	4914      	ldr	r1, [pc, #80]	; (8006470 <xTaskIncrementTick+0x158>)
 8006420:	0013      	movs	r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	189b      	adds	r3, r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	585b      	ldr	r3, [r3, r1]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d907      	bls.n	800643e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800642e:	2301      	movs	r3, #1
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e004      	b.n	800643e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006434:	4b10      	ldr	r3, [pc, #64]	; (8006478 <xTaskIncrementTick+0x160>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	1c5a      	adds	r2, r3, #1
 800643a:	4b0f      	ldr	r3, [pc, #60]	; (8006478 <xTaskIncrementTick+0x160>)
 800643c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800643e:	4b0f      	ldr	r3, [pc, #60]	; (800647c <xTaskIncrementTick+0x164>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d001      	beq.n	800644a <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8006446:	2301      	movs	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800644a:	697b      	ldr	r3, [r7, #20]
}
 800644c:	0018      	movs	r0, r3
 800644e:	46bd      	mov	sp, r7
 8006450:	b006      	add	sp, #24
 8006452:	bd80      	pop	{r7, pc}
 8006454:	20002b74 	.word	0x20002b74
 8006458:	20002b50 	.word	0x20002b50
 800645c:	20002b04 	.word	0x20002b04
 8006460:	20002b08 	.word	0x20002b08
 8006464:	20002b64 	.word	0x20002b64
 8006468:	20002b6c 	.word	0x20002b6c
 800646c:	20002b54 	.word	0x20002b54
 8006470:	2000267c 	.word	0x2000267c
 8006474:	20002678 	.word	0x20002678
 8006478:	20002b5c 	.word	0x20002b5c
 800647c:	20002b60 	.word	0x20002b60

08006480 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006486:	4b25      	ldr	r3, [pc, #148]	; (800651c <vTaskSwitchContext+0x9c>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800648e:	4b24      	ldr	r3, [pc, #144]	; (8006520 <vTaskSwitchContext+0xa0>)
 8006490:	2201      	movs	r2, #1
 8006492:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006494:	e03d      	b.n	8006512 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8006496:	4b22      	ldr	r3, [pc, #136]	; (8006520 <vTaskSwitchContext+0xa0>)
 8006498:	2200      	movs	r2, #0
 800649a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800649c:	4b21      	ldr	r3, [pc, #132]	; (8006524 <vTaskSwitchContext+0xa4>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	607b      	str	r3, [r7, #4]
 80064a2:	e007      	b.n	80064b4 <vTaskSwitchContext+0x34>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <vTaskSwitchContext+0x2e>
 80064aa:	b672      	cpsid	i
 80064ac:	e7fe      	b.n	80064ac <vTaskSwitchContext+0x2c>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	607b      	str	r3, [r7, #4]
 80064b4:	491c      	ldr	r1, [pc, #112]	; (8006528 <vTaskSwitchContext+0xa8>)
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	0013      	movs	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	189b      	adds	r3, r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	585b      	ldr	r3, [r3, r1]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0ee      	beq.n	80064a4 <vTaskSwitchContext+0x24>
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	0013      	movs	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	189b      	adds	r3, r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4a15      	ldr	r2, [pc, #84]	; (8006528 <vTaskSwitchContext+0xa8>)
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	603b      	str	r3, [r7, #0]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	605a      	str	r2, [r3, #4]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	3308      	adds	r3, #8
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d104      	bne.n	80064f6 <vTaskSwitchContext+0x76>
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	605a      	str	r2, [r3, #4]
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	68da      	ldr	r2, [r3, #12]
 80064fc:	4b0b      	ldr	r3, [pc, #44]	; (800652c <vTaskSwitchContext+0xac>)
 80064fe:	601a      	str	r2, [r3, #0]
 8006500:	4b08      	ldr	r3, [pc, #32]	; (8006524 <vTaskSwitchContext+0xa4>)
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006506:	4b09      	ldr	r3, [pc, #36]	; (800652c <vTaskSwitchContext+0xac>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3354      	adds	r3, #84	; 0x54
 800650c:	001a      	movs	r2, r3
 800650e:	4b08      	ldr	r3, [pc, #32]	; (8006530 <vTaskSwitchContext+0xb0>)
 8006510:	601a      	str	r2, [r3, #0]
}
 8006512:	46c0      	nop			; (mov r8, r8)
 8006514:	46bd      	mov	sp, r7
 8006516:	b002      	add	sp, #8
 8006518:	bd80      	pop	{r7, pc}
 800651a:	46c0      	nop			; (mov r8, r8)
 800651c:	20002b74 	.word	0x20002b74
 8006520:	20002b60 	.word	0x20002b60
 8006524:	20002b54 	.word	0x20002b54
 8006528:	2000267c 	.word	0x2000267c
 800652c:	20002678 	.word	0x20002678
 8006530:	20001c18 	.word	0x20001c18

08006534 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <vTaskPlaceOnEventList+0x14>
 8006544:	b672      	cpsid	i
 8006546:	e7fe      	b.n	8006546 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006548:	4b08      	ldr	r3, [pc, #32]	; (800656c <vTaskPlaceOnEventList+0x38>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3318      	adds	r3, #24
 800654e:	001a      	movs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	0011      	movs	r1, r2
 8006554:	0018      	movs	r0, r3
 8006556:	f7fe ffc6 	bl	80054e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2101      	movs	r1, #1
 800655e:	0018      	movs	r0, r3
 8006560:	f000 fa42 	bl	80069e8 <prvAddCurrentTaskToDelayedList>
}
 8006564:	46c0      	nop			; (mov r8, r8)
 8006566:	46bd      	mov	sp, r7
 8006568:	b002      	add	sp, #8
 800656a:	bd80      	pop	{r7, pc}
 800656c:	20002678 	.word	0x20002678

08006570 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <vTaskPlaceOnEventListRestricted+0x16>
 8006582:	b672      	cpsid	i
 8006584:	e7fe      	b.n	8006584 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006586:	4b0c      	ldr	r3, [pc, #48]	; (80065b8 <vTaskPlaceOnEventListRestricted+0x48>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3318      	adds	r3, #24
 800658c:	001a      	movs	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	0011      	movs	r1, r2
 8006592:	0018      	movs	r0, r3
 8006594:	f7fe ff85 	bl	80054a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800659e:	2301      	movs	r3, #1
 80065a0:	425b      	negs	r3, r3
 80065a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	0011      	movs	r1, r2
 80065aa:	0018      	movs	r0, r3
 80065ac:	f000 fa1c 	bl	80069e8 <prvAddCurrentTaskToDelayedList>
	}
 80065b0:	46c0      	nop			; (mov r8, r8)
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b004      	add	sp, #16
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	20002678 	.word	0x20002678

080065bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <xTaskRemoveFromEventList+0x1a>
 80065d2:	b672      	cpsid	i
 80065d4:	e7fe      	b.n	80065d4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	3318      	adds	r3, #24
 80065da:	0018      	movs	r0, r3
 80065dc:	f7fe ffb9 	bl	8005552 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065e0:	4b1e      	ldr	r3, [pc, #120]	; (800665c <xTaskRemoveFromEventList+0xa0>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d11d      	bne.n	8006624 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	3304      	adds	r3, #4
 80065ec:	0018      	movs	r0, r3
 80065ee:	f7fe ffb0 	bl	8005552 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f6:	4b1a      	ldr	r3, [pc, #104]	; (8006660 <xTaskRemoveFromEventList+0xa4>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d903      	bls.n	8006606 <xTaskRemoveFromEventList+0x4a>
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006602:	4b17      	ldr	r3, [pc, #92]	; (8006660 <xTaskRemoveFromEventList+0xa4>)
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800660a:	0013      	movs	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	189b      	adds	r3, r3, r2
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	4a14      	ldr	r2, [pc, #80]	; (8006664 <xTaskRemoveFromEventList+0xa8>)
 8006614:	189a      	adds	r2, r3, r2
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	3304      	adds	r3, #4
 800661a:	0019      	movs	r1, r3
 800661c:	0010      	movs	r0, r2
 800661e:	f7fe ff40 	bl	80054a2 <vListInsertEnd>
 8006622:	e007      	b.n	8006634 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	3318      	adds	r3, #24
 8006628:	001a      	movs	r2, r3
 800662a:	4b0f      	ldr	r3, [pc, #60]	; (8006668 <xTaskRemoveFromEventList+0xac>)
 800662c:	0011      	movs	r1, r2
 800662e:	0018      	movs	r0, r3
 8006630:	f7fe ff37 	bl	80054a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006638:	4b0c      	ldr	r3, [pc, #48]	; (800666c <xTaskRemoveFromEventList+0xb0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800663e:	429a      	cmp	r2, r3
 8006640:	d905      	bls.n	800664e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006642:	2301      	movs	r3, #1
 8006644:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006646:	4b0a      	ldr	r3, [pc, #40]	; (8006670 <xTaskRemoveFromEventList+0xb4>)
 8006648:	2201      	movs	r2, #1
 800664a:	601a      	str	r2, [r3, #0]
 800664c:	e001      	b.n	8006652 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800664e:	2300      	movs	r3, #0
 8006650:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006652:	68fb      	ldr	r3, [r7, #12]
}
 8006654:	0018      	movs	r0, r3
 8006656:	46bd      	mov	sp, r7
 8006658:	b004      	add	sp, #16
 800665a:	bd80      	pop	{r7, pc}
 800665c:	20002b74 	.word	0x20002b74
 8006660:	20002b54 	.word	0x20002b54
 8006664:	2000267c 	.word	0x2000267c
 8006668:	20002b0c 	.word	0x20002b0c
 800666c:	20002678 	.word	0x20002678
 8006670:	20002b60 	.word	0x20002b60

08006674 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800667c:	4b05      	ldr	r3, [pc, #20]	; (8006694 <vTaskInternalSetTimeOutState+0x20>)
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006684:	4b04      	ldr	r3, [pc, #16]	; (8006698 <vTaskInternalSetTimeOutState+0x24>)
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	605a      	str	r2, [r3, #4]
}
 800668c:	46c0      	nop			; (mov r8, r8)
 800668e:	46bd      	mov	sp, r7
 8006690:	b002      	add	sp, #8
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20002b64 	.word	0x20002b64
 8006698:	20002b50 	.word	0x20002b50

0800669c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d101      	bne.n	80066b0 <xTaskCheckForTimeOut+0x14>
 80066ac:	b672      	cpsid	i
 80066ae:	e7fe      	b.n	80066ae <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <xTaskCheckForTimeOut+0x1e>
 80066b6:	b672      	cpsid	i
 80066b8:	e7fe      	b.n	80066b8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80066ba:	f000 fd51 	bl	8007160 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80066be:	4b1d      	ldr	r3, [pc, #116]	; (8006734 <xTaskCheckForTimeOut+0x98>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	d102      	bne.n	80066dc <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80066d6:	2300      	movs	r3, #0
 80066d8:	617b      	str	r3, [r7, #20]
 80066da:	e024      	b.n	8006726 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	4b15      	ldr	r3, [pc, #84]	; (8006738 <xTaskCheckForTimeOut+0x9c>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d007      	beq.n	80066f8 <xTaskCheckForTimeOut+0x5c>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d302      	bcc.n	80066f8 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80066f2:	2301      	movs	r3, #1
 80066f4:	617b      	str	r3, [r7, #20]
 80066f6:	e016      	b.n	8006726 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d20c      	bcs.n	800671c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	1ad2      	subs	r2, r2, r3
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	0018      	movs	r0, r3
 8006712:	f7ff ffaf 	bl	8006674 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006716:	2300      	movs	r3, #0
 8006718:	617b      	str	r3, [r7, #20]
 800671a:	e004      	b.n	8006726 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006722:	2301      	movs	r3, #1
 8006724:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006726:	f000 fd2d 	bl	8007184 <vPortExitCritical>

	return xReturn;
 800672a:	697b      	ldr	r3, [r7, #20]
}
 800672c:	0018      	movs	r0, r3
 800672e:	46bd      	mov	sp, r7
 8006730:	b006      	add	sp, #24
 8006732:	bd80      	pop	{r7, pc}
 8006734:	20002b50 	.word	0x20002b50
 8006738:	20002b64 	.word	0x20002b64

0800673c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006740:	4b02      	ldr	r3, [pc, #8]	; (800674c <vTaskMissedYield+0x10>)
 8006742:	2201      	movs	r2, #1
 8006744:	601a      	str	r2, [r3, #0]
}
 8006746:	46c0      	nop			; (mov r8, r8)
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	20002b60 	.word	0x20002b60

08006750 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006758:	f000 f84e 	bl	80067f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800675c:	4b03      	ldr	r3, [pc, #12]	; (800676c <prvIdleTask+0x1c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d9f9      	bls.n	8006758 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006764:	f000 fcec 	bl	8007140 <vPortYield>
		prvCheckTasksWaitingTermination();
 8006768:	e7f6      	b.n	8006758 <prvIdleTask+0x8>
 800676a:	46c0      	nop			; (mov r8, r8)
 800676c:	2000267c 	.word	0x2000267c

08006770 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006776:	2300      	movs	r3, #0
 8006778:	607b      	str	r3, [r7, #4]
 800677a:	e00c      	b.n	8006796 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	0013      	movs	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	189b      	adds	r3, r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4a14      	ldr	r2, [pc, #80]	; (80067d8 <prvInitialiseTaskLists+0x68>)
 8006788:	189b      	adds	r3, r3, r2
 800678a:	0018      	movs	r0, r3
 800678c:	f7fe fe60 	bl	8005450 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	3301      	adds	r3, #1
 8006794:	607b      	str	r3, [r7, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b37      	cmp	r3, #55	; 0x37
 800679a:	d9ef      	bls.n	800677c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800679c:	4b0f      	ldr	r3, [pc, #60]	; (80067dc <prvInitialiseTaskLists+0x6c>)
 800679e:	0018      	movs	r0, r3
 80067a0:	f7fe fe56 	bl	8005450 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80067a4:	4b0e      	ldr	r3, [pc, #56]	; (80067e0 <prvInitialiseTaskLists+0x70>)
 80067a6:	0018      	movs	r0, r3
 80067a8:	f7fe fe52 	bl	8005450 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80067ac:	4b0d      	ldr	r3, [pc, #52]	; (80067e4 <prvInitialiseTaskLists+0x74>)
 80067ae:	0018      	movs	r0, r3
 80067b0:	f7fe fe4e 	bl	8005450 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80067b4:	4b0c      	ldr	r3, [pc, #48]	; (80067e8 <prvInitialiseTaskLists+0x78>)
 80067b6:	0018      	movs	r0, r3
 80067b8:	f7fe fe4a 	bl	8005450 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80067bc:	4b0b      	ldr	r3, [pc, #44]	; (80067ec <prvInitialiseTaskLists+0x7c>)
 80067be:	0018      	movs	r0, r3
 80067c0:	f7fe fe46 	bl	8005450 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80067c4:	4b0a      	ldr	r3, [pc, #40]	; (80067f0 <prvInitialiseTaskLists+0x80>)
 80067c6:	4a05      	ldr	r2, [pc, #20]	; (80067dc <prvInitialiseTaskLists+0x6c>)
 80067c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067ca:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <prvInitialiseTaskLists+0x84>)
 80067cc:	4a04      	ldr	r2, [pc, #16]	; (80067e0 <prvInitialiseTaskLists+0x70>)
 80067ce:	601a      	str	r2, [r3, #0]
}
 80067d0:	46c0      	nop			; (mov r8, r8)
 80067d2:	46bd      	mov	sp, r7
 80067d4:	b002      	add	sp, #8
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	2000267c 	.word	0x2000267c
 80067dc:	20002adc 	.word	0x20002adc
 80067e0:	20002af0 	.word	0x20002af0
 80067e4:	20002b0c 	.word	0x20002b0c
 80067e8:	20002b20 	.word	0x20002b20
 80067ec:	20002b38 	.word	0x20002b38
 80067f0:	20002b04 	.word	0x20002b04
 80067f4:	20002b08 	.word	0x20002b08

080067f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067fe:	e01a      	b.n	8006836 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006800:	f000 fcae 	bl	8007160 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006804:	4b10      	ldr	r3, [pc, #64]	; (8006848 <prvCheckTasksWaitingTermination+0x50>)
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	3304      	adds	r3, #4
 8006810:	0018      	movs	r0, r3
 8006812:	f7fe fe9e 	bl	8005552 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006816:	4b0d      	ldr	r3, [pc, #52]	; (800684c <prvCheckTasksWaitingTermination+0x54>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	1e5a      	subs	r2, r3, #1
 800681c:	4b0b      	ldr	r3, [pc, #44]	; (800684c <prvCheckTasksWaitingTermination+0x54>)
 800681e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006820:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <prvCheckTasksWaitingTermination+0x58>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	1e5a      	subs	r2, r3, #1
 8006826:	4b0a      	ldr	r3, [pc, #40]	; (8006850 <prvCheckTasksWaitingTermination+0x58>)
 8006828:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800682a:	f000 fcab 	bl	8007184 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	0018      	movs	r0, r3
 8006832:	f000 f80f 	bl	8006854 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006836:	4b06      	ldr	r3, [pc, #24]	; (8006850 <prvCheckTasksWaitingTermination+0x58>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e0      	bne.n	8006800 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800683e:	46c0      	nop			; (mov r8, r8)
 8006840:	46c0      	nop			; (mov r8, r8)
 8006842:	46bd      	mov	sp, r7
 8006844:	b002      	add	sp, #8
 8006846:	bd80      	pop	{r7, pc}
 8006848:	20002b20 	.word	0x20002b20
 800684c:	20002b4c 	.word	0x20002b4c
 8006850:	20002b34 	.word	0x20002b34

08006854 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3354      	adds	r3, #84	; 0x54
 8006860:	0018      	movs	r0, r3
 8006862:	f000 feff 	bl	8007664 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	22b9      	movs	r2, #185	; 0xb9
 800686a:	5c9b      	ldrb	r3, [r3, r2]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d109      	bne.n	8006884 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006874:	0018      	movs	r0, r3
 8006876:	f000 fdb1 	bl	80073dc <vPortFree>
				vPortFree( pxTCB );
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	0018      	movs	r0, r3
 800687e:	f000 fdad 	bl	80073dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006882:	e010      	b.n	80068a6 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	22b9      	movs	r2, #185	; 0xb9
 8006888:	5c9b      	ldrb	r3, [r3, r2]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d104      	bne.n	8006898 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	0018      	movs	r0, r3
 8006892:	f000 fda3 	bl	80073dc <vPortFree>
	}
 8006896:	e006      	b.n	80068a6 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	22b9      	movs	r2, #185	; 0xb9
 800689c:	5c9b      	ldrb	r3, [r3, r2]
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d001      	beq.n	80068a6 <prvDeleteTCB+0x52>
 80068a2:	b672      	cpsid	i
 80068a4:	e7fe      	b.n	80068a4 <prvDeleteTCB+0x50>
	}
 80068a6:	46c0      	nop			; (mov r8, r8)
 80068a8:	46bd      	mov	sp, r7
 80068aa:	b002      	add	sp, #8
 80068ac:	bd80      	pop	{r7, pc}
	...

080068b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068b6:	4b0e      	ldr	r3, [pc, #56]	; (80068f0 <prvResetNextTaskUnblockTime+0x40>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d101      	bne.n	80068c4 <prvResetNextTaskUnblockTime+0x14>
 80068c0:	2301      	movs	r3, #1
 80068c2:	e000      	b.n	80068c6 <prvResetNextTaskUnblockTime+0x16>
 80068c4:	2300      	movs	r3, #0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d004      	beq.n	80068d4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80068ca:	4b0a      	ldr	r3, [pc, #40]	; (80068f4 <prvResetNextTaskUnblockTime+0x44>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	4252      	negs	r2, r2
 80068d0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80068d2:	e008      	b.n	80068e6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80068d4:	4b06      	ldr	r3, [pc, #24]	; (80068f0 <prvResetNextTaskUnblockTime+0x40>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	4b04      	ldr	r3, [pc, #16]	; (80068f4 <prvResetNextTaskUnblockTime+0x44>)
 80068e4:	601a      	str	r2, [r3, #0]
}
 80068e6:	46c0      	nop			; (mov r8, r8)
 80068e8:	46bd      	mov	sp, r7
 80068ea:	b002      	add	sp, #8
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	46c0      	nop			; (mov r8, r8)
 80068f0:	20002b04 	.word	0x20002b04
 80068f4:	20002b6c 	.word	0x20002b6c

080068f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80068fe:	4b0a      	ldr	r3, [pc, #40]	; (8006928 <xTaskGetSchedulerState+0x30>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d102      	bne.n	800690c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006906:	2301      	movs	r3, #1
 8006908:	607b      	str	r3, [r7, #4]
 800690a:	e008      	b.n	800691e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800690c:	4b07      	ldr	r3, [pc, #28]	; (800692c <xTaskGetSchedulerState+0x34>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d102      	bne.n	800691a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006914:	2302      	movs	r3, #2
 8006916:	607b      	str	r3, [r7, #4]
 8006918:	e001      	b.n	800691e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800691a:	2300      	movs	r3, #0
 800691c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800691e:	687b      	ldr	r3, [r7, #4]
	}
 8006920:	0018      	movs	r0, r3
 8006922:	46bd      	mov	sp, r7
 8006924:	b002      	add	sp, #8
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20002b58 	.word	0x20002b58
 800692c:	20002b74 	.word	0x20002b74

08006930 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800693c:	2300      	movs	r3, #0
 800693e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d044      	beq.n	80069d0 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006946:	4b25      	ldr	r3, [pc, #148]	; (80069dc <xTaskPriorityDisinherit+0xac>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	429a      	cmp	r2, r3
 800694e:	d001      	beq.n	8006954 <xTaskPriorityDisinherit+0x24>
 8006950:	b672      	cpsid	i
 8006952:	e7fe      	b.n	8006952 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006958:	2b00      	cmp	r3, #0
 800695a:	d101      	bne.n	8006960 <xTaskPriorityDisinherit+0x30>
 800695c:	b672      	cpsid	i
 800695e:	e7fe      	b.n	800695e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006964:	1e5a      	subs	r2, r3, #1
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006972:	429a      	cmp	r2, r3
 8006974:	d02c      	beq.n	80069d0 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800697a:	2b00      	cmp	r3, #0
 800697c:	d128      	bne.n	80069d0 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	3304      	adds	r3, #4
 8006982:	0018      	movs	r0, r3
 8006984:	f7fe fde5 	bl	8005552 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006994:	2238      	movs	r2, #56	; 0x38
 8006996:	1ad2      	subs	r2, r2, r3
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069a0:	4b0f      	ldr	r3, [pc, #60]	; (80069e0 <xTaskPriorityDisinherit+0xb0>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d903      	bls.n	80069b0 <xTaskPriorityDisinherit+0x80>
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ac:	4b0c      	ldr	r3, [pc, #48]	; (80069e0 <xTaskPriorityDisinherit+0xb0>)
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069b4:	0013      	movs	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	189b      	adds	r3, r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4a09      	ldr	r2, [pc, #36]	; (80069e4 <xTaskPriorityDisinherit+0xb4>)
 80069be:	189a      	adds	r2, r3, r2
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	3304      	adds	r3, #4
 80069c4:	0019      	movs	r1, r3
 80069c6:	0010      	movs	r0, r2
 80069c8:	f7fe fd6b 	bl	80054a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80069cc:	2301      	movs	r3, #1
 80069ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80069d0:	68fb      	ldr	r3, [r7, #12]
	}
 80069d2:	0018      	movs	r0, r3
 80069d4:	46bd      	mov	sp, r7
 80069d6:	b004      	add	sp, #16
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	46c0      	nop			; (mov r8, r8)
 80069dc:	20002678 	.word	0x20002678
 80069e0:	20002b54 	.word	0x20002b54
 80069e4:	2000267c 	.word	0x2000267c

080069e8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80069f2:	4b21      	ldr	r3, [pc, #132]	; (8006a78 <prvAddCurrentTaskToDelayedList+0x90>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069f8:	4b20      	ldr	r3, [pc, #128]	; (8006a7c <prvAddCurrentTaskToDelayedList+0x94>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3304      	adds	r3, #4
 80069fe:	0018      	movs	r0, r3
 8006a00:	f7fe fda7 	bl	8005552 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	3301      	adds	r3, #1
 8006a08:	d10b      	bne.n	8006a22 <prvAddCurrentTaskToDelayedList+0x3a>
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d008      	beq.n	8006a22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a10:	4b1a      	ldr	r3, [pc, #104]	; (8006a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	1d1a      	adds	r2, r3, #4
 8006a16:	4b1a      	ldr	r3, [pc, #104]	; (8006a80 <prvAddCurrentTaskToDelayedList+0x98>)
 8006a18:	0011      	movs	r1, r2
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	f7fe fd41 	bl	80054a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006a20:	e026      	b.n	8006a70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	18d3      	adds	r3, r2, r3
 8006a28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006a2a:	4b14      	ldr	r3, [pc, #80]	; (8006a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d209      	bcs.n	8006a4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a3a:	4b12      	ldr	r3, [pc, #72]	; (8006a84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	4b0f      	ldr	r3, [pc, #60]	; (8006a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	3304      	adds	r3, #4
 8006a44:	0019      	movs	r1, r3
 8006a46:	0010      	movs	r0, r2
 8006a48:	f7fe fd4d 	bl	80054e6 <vListInsert>
}
 8006a4c:	e010      	b.n	8006a70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006a4e:	4b0e      	ldr	r3, [pc, #56]	; (8006a88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3304      	adds	r3, #4
 8006a58:	0019      	movs	r1, r3
 8006a5a:	0010      	movs	r0, r2
 8006a5c:	f7fe fd43 	bl	80054e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006a60:	4b0a      	ldr	r3, [pc, #40]	; (8006a8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68ba      	ldr	r2, [r7, #8]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d202      	bcs.n	8006a70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006a6a:	4b08      	ldr	r3, [pc, #32]	; (8006a8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	601a      	str	r2, [r3, #0]
}
 8006a70:	46c0      	nop			; (mov r8, r8)
 8006a72:	46bd      	mov	sp, r7
 8006a74:	b004      	add	sp, #16
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	20002b50 	.word	0x20002b50
 8006a7c:	20002678 	.word	0x20002678
 8006a80:	20002b38 	.word	0x20002b38
 8006a84:	20002b08 	.word	0x20002b08
 8006a88:	20002b04 	.word	0x20002b04
 8006a8c:	20002b6c 	.word	0x20002b6c

08006a90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006a90:	b590      	push	{r4, r7, lr}
 8006a92:	b089      	sub	sp, #36	; 0x24
 8006a94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006a9a:	f000 fa87 	bl	8006fac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006a9e:	4b17      	ldr	r3, [pc, #92]	; (8006afc <xTimerCreateTimerTask+0x6c>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d020      	beq.n	8006ae8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006aae:	003a      	movs	r2, r7
 8006ab0:	1d39      	adds	r1, r7, #4
 8006ab2:	2308      	movs	r3, #8
 8006ab4:	18fb      	adds	r3, r7, r3
 8006ab6:	0018      	movs	r0, r3
 8006ab8:	f7fe fcb2 	bl	8005420 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006abc:	683c      	ldr	r4, [r7, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	490f      	ldr	r1, [pc, #60]	; (8006b00 <xTimerCreateTimerTask+0x70>)
 8006ac4:	480f      	ldr	r0, [pc, #60]	; (8006b04 <xTimerCreateTimerTask+0x74>)
 8006ac6:	9202      	str	r2, [sp, #8]
 8006ac8:	9301      	str	r3, [sp, #4]
 8006aca:	2306      	movs	r3, #6
 8006acc:	9300      	str	r3, [sp, #0]
 8006ace:	2300      	movs	r3, #0
 8006ad0:	0022      	movs	r2, r4
 8006ad2:	f7ff f98e 	bl	8005df2 <xTaskCreateStatic>
 8006ad6:	0002      	movs	r2, r0
 8006ad8:	4b0b      	ldr	r3, [pc, #44]	; (8006b08 <xTimerCreateTimerTask+0x78>)
 8006ada:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006adc:	4b0a      	ldr	r3, [pc, #40]	; (8006b08 <xTimerCreateTimerTask+0x78>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d001      	beq.n	8006ae8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <xTimerCreateTimerTask+0x62>
 8006aee:	b672      	cpsid	i
 8006af0:	e7fe      	b.n	8006af0 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8006af2:	68fb      	ldr	r3, [r7, #12]
}
 8006af4:	0018      	movs	r0, r3
 8006af6:	46bd      	mov	sp, r7
 8006af8:	b005      	add	sp, #20
 8006afa:	bd90      	pop	{r4, r7, pc}
 8006afc:	20002ba8 	.word	0x20002ba8
 8006b00:	08007850 	.word	0x08007850
 8006b04:	08006c11 	.word	0x08006c11
 8006b08:	20002bac 	.word	0x20002bac

08006b0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006b0c:	b590      	push	{r4, r7, lr}
 8006b0e:	b08b      	sub	sp, #44	; 0x2c
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
 8006b18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <xTimerGenericCommand+0x1c>
 8006b24:	b672      	cpsid	i
 8006b26:	e7fe      	b.n	8006b26 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006b28:	4b1c      	ldr	r3, [pc, #112]	; (8006b9c <xTimerGenericCommand+0x90>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d030      	beq.n	8006b92 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006b30:	2414      	movs	r4, #20
 8006b32:	193b      	adds	r3, r7, r4
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006b38:	193b      	adds	r3, r7, r4
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006b3e:	193b      	adds	r3, r7, r4
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2b05      	cmp	r3, #5
 8006b48:	dc19      	bgt.n	8006b7e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006b4a:	f7ff fed5 	bl	80068f8 <xTaskGetSchedulerState>
 8006b4e:	0003      	movs	r3, r0
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d109      	bne.n	8006b68 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006b54:	4b11      	ldr	r3, [pc, #68]	; (8006b9c <xTimerGenericCommand+0x90>)
 8006b56:	6818      	ldr	r0, [r3, #0]
 8006b58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b5a:	1939      	adds	r1, r7, r4
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	f7fe fde6 	bl	800572e <xQueueGenericSend>
 8006b62:	0003      	movs	r3, r0
 8006b64:	627b      	str	r3, [r7, #36]	; 0x24
 8006b66:	e014      	b.n	8006b92 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006b68:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <xTimerGenericCommand+0x90>)
 8006b6a:	6818      	ldr	r0, [r3, #0]
 8006b6c:	2314      	movs	r3, #20
 8006b6e:	18f9      	adds	r1, r7, r3
 8006b70:	2300      	movs	r3, #0
 8006b72:	2200      	movs	r2, #0
 8006b74:	f7fe fddb 	bl	800572e <xQueueGenericSend>
 8006b78:	0003      	movs	r3, r0
 8006b7a:	627b      	str	r3, [r7, #36]	; 0x24
 8006b7c:	e009      	b.n	8006b92 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b7e:	4b07      	ldr	r3, [pc, #28]	; (8006b9c <xTimerGenericCommand+0x90>)
 8006b80:	6818      	ldr	r0, [r3, #0]
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	2314      	movs	r3, #20
 8006b86:	18f9      	adds	r1, r7, r3
 8006b88:	2300      	movs	r3, #0
 8006b8a:	f7fe fe94 	bl	80058b6 <xQueueGenericSendFromISR>
 8006b8e:	0003      	movs	r3, r0
 8006b90:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006b94:	0018      	movs	r0, r3
 8006b96:	46bd      	mov	sp, r7
 8006b98:	b00b      	add	sp, #44	; 0x2c
 8006b9a:	bd90      	pop	{r4, r7, pc}
 8006b9c:	20002ba8 	.word	0x20002ba8

08006ba0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af02      	add	r7, sp, #8
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006baa:	4b18      	ldr	r3, [pc, #96]	; (8006c0c <prvProcessExpiredTimer+0x6c>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	0018      	movs	r0, r3
 8006bba:	f7fe fcca 	bl	8005552 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	69db      	ldr	r3, [r3, #28]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d119      	bne.n	8006bfa <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	699a      	ldr	r2, [r3, #24]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	18d1      	adds	r1, r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f000 f8b6 	bl	8006d44 <prvInsertTimerInActiveList>
 8006bd8:	1e03      	subs	r3, r0, #0
 8006bda:	d00e      	beq.n	8006bfa <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	2300      	movs	r3, #0
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	2300      	movs	r3, #0
 8006be6:	2100      	movs	r1, #0
 8006be8:	f7ff ff90 	bl	8006b0c <xTimerGenericCommand>
 8006bec:	0003      	movs	r3, r0
 8006bee:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <prvProcessExpiredTimer+0x5a>
 8006bf6:	b672      	cpsid	i
 8006bf8:	e7fe      	b.n	8006bf8 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	0010      	movs	r0, r2
 8006c02:	4798      	blx	r3
}
 8006c04:	46c0      	nop			; (mov r8, r8)
 8006c06:	46bd      	mov	sp, r7
 8006c08:	b004      	add	sp, #16
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	20002ba0 	.word	0x20002ba0

08006c10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006c18:	2308      	movs	r3, #8
 8006c1a:	18fb      	adds	r3, r7, r3
 8006c1c:	0018      	movs	r0, r3
 8006c1e:	f000 f851 	bl	8006cc4 <prvGetNextExpireTime>
 8006c22:	0003      	movs	r3, r0
 8006c24:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	0011      	movs	r1, r2
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	f000 f803 	bl	8006c38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006c32:	f000 f8c9 	bl	8006dc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006c36:	e7ef      	b.n	8006c18 <prvTimerTask+0x8>

08006c38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006c42:	f7ff fac3 	bl	80061cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c46:	2308      	movs	r3, #8
 8006c48:	18fb      	adds	r3, r7, r3
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	f000 f85a 	bl	8006d04 <prvSampleTimeNow>
 8006c50:	0003      	movs	r3, r0
 8006c52:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d129      	bne.n	8006cae <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10c      	bne.n	8006c7a <prvProcessTimerOrBlockTask+0x42>
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d808      	bhi.n	8006c7a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8006c68:	f7ff fabc 	bl	80061e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	0011      	movs	r1, r2
 8006c72:	0018      	movs	r0, r3
 8006c74:	f7ff ff94 	bl	8006ba0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006c78:	e01b      	b.n	8006cb2 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d006      	beq.n	8006c8e <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c80:	4b0e      	ldr	r3, [pc, #56]	; (8006cbc <prvProcessTimerOrBlockTask+0x84>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	425a      	negs	r2, r3
 8006c88:	4153      	adcs	r3, r2
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c8e:	4b0c      	ldr	r3, [pc, #48]	; (8006cc0 <prvProcessTimerOrBlockTask+0x88>)
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	683a      	ldr	r2, [r7, #0]
 8006c9a:	0019      	movs	r1, r3
 8006c9c:	f7ff f876 	bl	8005d8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006ca0:	f7ff faa0 	bl	80061e4 <xTaskResumeAll>
 8006ca4:	1e03      	subs	r3, r0, #0
 8006ca6:	d104      	bne.n	8006cb2 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8006ca8:	f000 fa4a 	bl	8007140 <vPortYield>
}
 8006cac:	e001      	b.n	8006cb2 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8006cae:	f7ff fa99 	bl	80061e4 <xTaskResumeAll>
}
 8006cb2:	46c0      	nop			; (mov r8, r8)
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	b004      	add	sp, #16
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	46c0      	nop			; (mov r8, r8)
 8006cbc:	20002ba4 	.word	0x20002ba4
 8006cc0:	20002ba8 	.word	0x20002ba8

08006cc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ccc:	4b0c      	ldr	r3, [pc, #48]	; (8006d00 <prvGetNextExpireTime+0x3c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	425a      	negs	r2, r3
 8006cd4:	4153      	adcs	r3, r2
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	001a      	movs	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d105      	bne.n	8006cf2 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ce6:	4b06      	ldr	r3, [pc, #24]	; (8006d00 <prvGetNextExpireTime+0x3c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	e001      	b.n	8006cf6 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
}
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	b004      	add	sp, #16
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20002ba0 	.word	0x20002ba0

08006d04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006d0c:	f7ff faf6 	bl	80062fc <xTaskGetTickCount>
 8006d10:	0003      	movs	r3, r0
 8006d12:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8006d14:	4b0a      	ldr	r3, [pc, #40]	; (8006d40 <prvSampleTimeNow+0x3c>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d205      	bcs.n	8006d2a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8006d1e:	f000 f8eb 	bl	8006ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	601a      	str	r2, [r3, #0]
 8006d28:	e002      	b.n	8006d30 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006d30:	4b03      	ldr	r3, [pc, #12]	; (8006d40 <prvSampleTimeNow+0x3c>)
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8006d36:	68fb      	ldr	r3, [r7, #12]
}
 8006d38:	0018      	movs	r0, r3
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	b004      	add	sp, #16
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	20002bb0 	.word	0x20002bb0

08006d44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d812      	bhi.n	8006d90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	1ad2      	subs	r2, r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d302      	bcc.n	8006d7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	e01b      	b.n	8006db6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d7e:	4b10      	ldr	r3, [pc, #64]	; (8006dc0 <prvInsertTimerInActiveList+0x7c>)
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	3304      	adds	r3, #4
 8006d86:	0019      	movs	r1, r3
 8006d88:	0010      	movs	r0, r2
 8006d8a:	f7fe fbac 	bl	80054e6 <vListInsert>
 8006d8e:	e012      	b.n	8006db6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d206      	bcs.n	8006da6 <prvInsertTimerInActiveList+0x62>
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d302      	bcc.n	8006da6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006da0:	2301      	movs	r3, #1
 8006da2:	617b      	str	r3, [r7, #20]
 8006da4:	e007      	b.n	8006db6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006da6:	4b07      	ldr	r3, [pc, #28]	; (8006dc4 <prvInsertTimerInActiveList+0x80>)
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	3304      	adds	r3, #4
 8006dae:	0019      	movs	r1, r3
 8006db0:	0010      	movs	r0, r2
 8006db2:	f7fe fb98 	bl	80054e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006db6:	697b      	ldr	r3, [r7, #20]
}
 8006db8:	0018      	movs	r0, r3
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	b006      	add	sp, #24
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	20002ba4 	.word	0x20002ba4
 8006dc4:	20002ba0 	.word	0x20002ba0

08006dc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006dc8:	b590      	push	{r4, r7, lr}
 8006dca:	b08d      	sub	sp, #52	; 0x34
 8006dcc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006dce:	e07f      	b.n	8006ed0 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	18bb      	adds	r3, r7, r2
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	da0f      	bge.n	8006dfa <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006dda:	18bb      	adds	r3, r7, r2
 8006ddc:	3304      	adds	r3, #4
 8006dde:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <prvProcessReceivedCommands+0x22>
 8006de6:	b672      	cpsid	i
 8006de8:	e7fe      	b.n	8006de8 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	6858      	ldr	r0, [r3, #4]
 8006df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	0019      	movs	r1, r3
 8006df8:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006dfa:	2208      	movs	r2, #8
 8006dfc:	18bb      	adds	r3, r7, r2
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	db64      	blt.n	8006ece <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006e04:	18bb      	adds	r3, r7, r2
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006e0a:	6a3b      	ldr	r3, [r7, #32]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d004      	beq.n	8006e1c <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	3304      	adds	r3, #4
 8006e16:	0018      	movs	r0, r3
 8006e18:	f7fe fb9b 	bl	8005552 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e1c:	1d3b      	adds	r3, r7, #4
 8006e1e:	0018      	movs	r0, r3
 8006e20:	f7ff ff70 	bl	8006d04 <prvSampleTimeNow>
 8006e24:	0003      	movs	r3, r0
 8006e26:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8006e28:	2308      	movs	r3, #8
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b09      	cmp	r3, #9
 8006e30:	d84e      	bhi.n	8006ed0 <prvProcessReceivedCommands+0x108>
 8006e32:	009a      	lsls	r2, r3, #2
 8006e34:	4b2e      	ldr	r3, [pc, #184]	; (8006ef0 <prvProcessReceivedCommands+0x128>)
 8006e36:	18d3      	adds	r3, r2, r3
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e3c:	2408      	movs	r4, #8
 8006e3e:	193b      	adds	r3, r7, r4
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	18d1      	adds	r1, r2, r3
 8006e48:	193b      	adds	r3, r7, r4
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	69fa      	ldr	r2, [r7, #28]
 8006e4e:	6a38      	ldr	r0, [r7, #32]
 8006e50:	f7ff ff78 	bl	8006d44 <prvInsertTimerInActiveList>
 8006e54:	1e03      	subs	r3, r0, #0
 8006e56:	d03b      	beq.n	8006ed0 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e58:	6a3b      	ldr	r3, [r7, #32]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5c:	6a3a      	ldr	r2, [r7, #32]
 8006e5e:	0010      	movs	r0, r2
 8006e60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006e62:	6a3b      	ldr	r3, [r7, #32]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d132      	bne.n	8006ed0 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e6a:	193b      	adds	r3, r7, r4
 8006e6c:	685a      	ldr	r2, [r3, #4]
 8006e6e:	6a3b      	ldr	r3, [r7, #32]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	18d2      	adds	r2, r2, r3
 8006e74:	6a38      	ldr	r0, [r7, #32]
 8006e76:	2300      	movs	r3, #0
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	f7ff fe45 	bl	8006b0c <xTimerGenericCommand>
 8006e82:	0003      	movs	r3, r0
 8006e84:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d121      	bne.n	8006ed0 <prvProcessReceivedCommands+0x108>
 8006e8c:	b672      	cpsid	i
 8006e8e:	e7fe      	b.n	8006e8e <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e90:	2308      	movs	r3, #8
 8006e92:	18fb      	adds	r3, r7, r3
 8006e94:	685a      	ldr	r2, [r3, #4]
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e9a:	6a3b      	ldr	r3, [r7, #32]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d101      	bne.n	8006ea6 <prvProcessReceivedCommands+0xde>
 8006ea2:	b672      	cpsid	i
 8006ea4:	e7fe      	b.n	8006ea4 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006ea6:	6a3b      	ldr	r3, [r7, #32]
 8006ea8:	699a      	ldr	r2, [r3, #24]
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	18d1      	adds	r1, r2, r3
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	6a38      	ldr	r0, [r7, #32]
 8006eb4:	f7ff ff46 	bl	8006d44 <prvInsertTimerInActiveList>
					break;
 8006eb8:	e00a      	b.n	8006ed0 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006eba:	6a3b      	ldr	r3, [r7, #32]
 8006ebc:	222c      	movs	r2, #44	; 0x2c
 8006ebe:	5c9b      	ldrb	r3, [r3, r2]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d105      	bne.n	8006ed0 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8006ec4:	6a3b      	ldr	r3, [r7, #32]
 8006ec6:	0018      	movs	r0, r3
 8006ec8:	f000 fa88 	bl	80073dc <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006ecc:	e000      	b.n	8006ed0 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006ece:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ed0:	4b08      	ldr	r3, [pc, #32]	; (8006ef4 <prvProcessReceivedCommands+0x12c>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2208      	movs	r2, #8
 8006ed6:	18b9      	adds	r1, r7, r2
 8006ed8:	2200      	movs	r2, #0
 8006eda:	0018      	movs	r0, r3
 8006edc:	f7fe fd5c 	bl	8005998 <xQueueReceive>
 8006ee0:	1e03      	subs	r3, r0, #0
 8006ee2:	d000      	beq.n	8006ee6 <prvProcessReceivedCommands+0x11e>
 8006ee4:	e774      	b.n	8006dd0 <prvProcessReceivedCommands+0x8>
	}
}
 8006ee6:	46c0      	nop			; (mov r8, r8)
 8006ee8:	46c0      	nop			; (mov r8, r8)
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b00b      	add	sp, #44	; 0x2c
 8006eee:	bd90      	pop	{r4, r7, pc}
 8006ef0:	080078e4 	.word	0x080078e4
 8006ef4:	20002ba8 	.word	0x20002ba8

08006ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efe:	e03e      	b.n	8006f7e <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f00:	4b28      	ldr	r3, [pc, #160]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f0a:	4b26      	ldr	r3, [pc, #152]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3304      	adds	r3, #4
 8006f18:	0018      	movs	r0, r3
 8006f1a:	f7fe fb1a 	bl	8005552 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	0010      	movs	r0, r2
 8006f26:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	69db      	ldr	r3, [r3, #28]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d126      	bne.n	8006f7e <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	18d3      	adds	r3, r2, r3
 8006f38:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d90e      	bls.n	8006f60 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f4e:	4b15      	ldr	r3, [pc, #84]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3304      	adds	r3, #4
 8006f56:	0019      	movs	r1, r3
 8006f58:	0010      	movs	r0, r2
 8006f5a:	f7fe fac4 	bl	80054e6 <vListInsert>
 8006f5e:	e00e      	b.n	8006f7e <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	2300      	movs	r3, #0
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	f7ff fdce 	bl	8006b0c <xTimerGenericCommand>
 8006f70:	0003      	movs	r3, r0
 8006f72:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <prvSwitchTimerLists+0x86>
 8006f7a:	b672      	cpsid	i
 8006f7c:	e7fe      	b.n	8006f7c <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f7e:	4b09      	ldr	r3, [pc, #36]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1bb      	bne.n	8006f00 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f88:	4b06      	ldr	r3, [pc, #24]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f8e:	4b06      	ldr	r3, [pc, #24]	; (8006fa8 <prvSwitchTimerLists+0xb0>)
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	4b04      	ldr	r3, [pc, #16]	; (8006fa4 <prvSwitchTimerLists+0xac>)
 8006f94:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8006f96:	4b04      	ldr	r3, [pc, #16]	; (8006fa8 <prvSwitchTimerLists+0xb0>)
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	601a      	str	r2, [r3, #0]
}
 8006f9c:	46c0      	nop			; (mov r8, r8)
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	b006      	add	sp, #24
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	20002ba0 	.word	0x20002ba0
 8006fa8:	20002ba4 	.word	0x20002ba4

08006fac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fb2:	f000 f8d5 	bl	8007160 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fb6:	4b16      	ldr	r3, [pc, #88]	; (8007010 <prvCheckForValidListAndQueue+0x64>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d123      	bne.n	8007006 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fbe:	4b15      	ldr	r3, [pc, #84]	; (8007014 <prvCheckForValidListAndQueue+0x68>)
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	f7fe fa45 	bl	8005450 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fc6:	4b14      	ldr	r3, [pc, #80]	; (8007018 <prvCheckForValidListAndQueue+0x6c>)
 8006fc8:	0018      	movs	r0, r3
 8006fca:	f7fe fa41 	bl	8005450 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fce:	4b13      	ldr	r3, [pc, #76]	; (800701c <prvCheckForValidListAndQueue+0x70>)
 8006fd0:	4a10      	ldr	r2, [pc, #64]	; (8007014 <prvCheckForValidListAndQueue+0x68>)
 8006fd2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fd4:	4b12      	ldr	r3, [pc, #72]	; (8007020 <prvCheckForValidListAndQueue+0x74>)
 8006fd6:	4a10      	ldr	r2, [pc, #64]	; (8007018 <prvCheckForValidListAndQueue+0x6c>)
 8006fd8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fda:	4b12      	ldr	r3, [pc, #72]	; (8007024 <prvCheckForValidListAndQueue+0x78>)
 8006fdc:	4a12      	ldr	r2, [pc, #72]	; (8007028 <prvCheckForValidListAndQueue+0x7c>)
 8006fde:	2100      	movs	r1, #0
 8006fe0:	9100      	str	r1, [sp, #0]
 8006fe2:	2110      	movs	r1, #16
 8006fe4:	200a      	movs	r0, #10
 8006fe6:	f7fe fb30 	bl	800564a <xQueueGenericCreateStatic>
 8006fea:	0002      	movs	r2, r0
 8006fec:	4b08      	ldr	r3, [pc, #32]	; (8007010 <prvCheckForValidListAndQueue+0x64>)
 8006fee:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ff0:	4b07      	ldr	r3, [pc, #28]	; (8007010 <prvCheckForValidListAndQueue+0x64>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d006      	beq.n	8007006 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ff8:	4b05      	ldr	r3, [pc, #20]	; (8007010 <prvCheckForValidListAndQueue+0x64>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a0b      	ldr	r2, [pc, #44]	; (800702c <prvCheckForValidListAndQueue+0x80>)
 8006ffe:	0011      	movs	r1, r2
 8007000:	0018      	movs	r0, r3
 8007002:	f7fe fe9b 	bl	8005d3c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007006:	f000 f8bd 	bl	8007184 <vPortExitCritical>
}
 800700a:	46c0      	nop			; (mov r8, r8)
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	20002ba8 	.word	0x20002ba8
 8007014:	20002b78 	.word	0x20002b78
 8007018:	20002b8c 	.word	0x20002b8c
 800701c:	20002ba0 	.word	0x20002ba0
 8007020:	20002ba4 	.word	0x20002ba4
 8007024:	20002c54 	.word	0x20002c54
 8007028:	20002bb4 	.word	0x20002bb4
 800702c:	08007858 	.word	0x08007858

08007030 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	3b04      	subs	r3, #4
 8007040:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2280      	movs	r2, #128	; 0x80
 8007046:	0452      	lsls	r2, r2, #17
 8007048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	3b04      	subs	r3, #4
 800704e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	3b04      	subs	r3, #4
 800705a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800705c:	4a08      	ldr	r2, [pc, #32]	; (8007080 <pxPortInitialiseStack+0x50>)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	3b14      	subs	r3, #20
 8007066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	3b20      	subs	r3, #32
 8007072:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007074:	68fb      	ldr	r3, [r7, #12]
}
 8007076:	0018      	movs	r0, r3
 8007078:	46bd      	mov	sp, r7
 800707a:	b004      	add	sp, #16
 800707c:	bd80      	pop	{r7, pc}
 800707e:	46c0      	nop			; (mov r8, r8)
 8007080:	08007085 	.word	0x08007085

08007084 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800708a:	2300      	movs	r3, #0
 800708c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800708e:	4b08      	ldr	r3, [pc, #32]	; (80070b0 <prvTaskExitError+0x2c>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	3301      	adds	r3, #1
 8007094:	d001      	beq.n	800709a <prvTaskExitError+0x16>
 8007096:	b672      	cpsid	i
 8007098:	e7fe      	b.n	8007098 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800709a:	b672      	cpsid	i
	while( ulDummy == 0 )
 800709c:	46c0      	nop			; (mov r8, r8)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d0fc      	beq.n	800709e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070a4:	46c0      	nop			; (mov r8, r8)
 80070a6:	46c0      	nop			; (mov r8, r8)
 80070a8:	46bd      	mov	sp, r7
 80070aa:	b002      	add	sp, #8
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	46c0      	nop			; (mov r8, r8)
 80070b0:	20001c14 	.word	0x20001c14

080070b4 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80070b8:	46c0      	nop			; (mov r8, r8)
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
	...

080070c0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80070c0:	4a0b      	ldr	r2, [pc, #44]	; (80070f0 <pxCurrentTCBConst2>)
 80070c2:	6813      	ldr	r3, [r2, #0]
 80070c4:	6818      	ldr	r0, [r3, #0]
 80070c6:	3020      	adds	r0, #32
 80070c8:	f380 8809 	msr	PSP, r0
 80070cc:	2002      	movs	r0, #2
 80070ce:	f380 8814 	msr	CONTROL, r0
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80070d8:	46ae      	mov	lr, r5
 80070da:	bc08      	pop	{r3}
 80070dc:	bc04      	pop	{r2}
 80070de:	b662      	cpsie	i
 80070e0:	4718      	bx	r3
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	46c0      	nop			; (mov r8, r8)
 80070e6:	46c0      	nop			; (mov r8, r8)
 80070e8:	46c0      	nop			; (mov r8, r8)
 80070ea:	46c0      	nop			; (mov r8, r8)
 80070ec:	46c0      	nop			; (mov r8, r8)
 80070ee:	46c0      	nop			; (mov r8, r8)

080070f0 <pxCurrentTCBConst2>:
 80070f0:	20002678 	.word	0x20002678
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80070f4:	46c0      	nop			; (mov r8, r8)
 80070f6:	46c0      	nop			; (mov r8, r8)

080070f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80070fc:	4b0e      	ldr	r3, [pc, #56]	; (8007138 <xPortStartScheduler+0x40>)
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	4b0d      	ldr	r3, [pc, #52]	; (8007138 <xPortStartScheduler+0x40>)
 8007102:	21ff      	movs	r1, #255	; 0xff
 8007104:	0409      	lsls	r1, r1, #16
 8007106:	430a      	orrs	r2, r1
 8007108:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800710a:	4b0b      	ldr	r3, [pc, #44]	; (8007138 <xPortStartScheduler+0x40>)
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	4b0a      	ldr	r3, [pc, #40]	; (8007138 <xPortStartScheduler+0x40>)
 8007110:	21ff      	movs	r1, #255	; 0xff
 8007112:	0609      	lsls	r1, r1, #24
 8007114:	430a      	orrs	r2, r1
 8007116:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8007118:	f000 f898 	bl	800724c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800711c:	4b07      	ldr	r3, [pc, #28]	; (800713c <xPortStartScheduler+0x44>)
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007122:	f7ff ffcd 	bl	80070c0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007126:	f7ff f9ab 	bl	8006480 <vTaskSwitchContext>
	prvTaskExitError();
 800712a:	f7ff ffab 	bl	8007084 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800712e:	2300      	movs	r3, #0
}
 8007130:	0018      	movs	r0, r3
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	46c0      	nop			; (mov r8, r8)
 8007138:	e000ed20 	.word	0xe000ed20
 800713c:	20001c14 	.word	0x20001c14

08007140 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8007144:	4b05      	ldr	r3, [pc, #20]	; (800715c <vPortYield+0x1c>)
 8007146:	2280      	movs	r2, #128	; 0x80
 8007148:	0552      	lsls	r2, r2, #21
 800714a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800714c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007150:	f3bf 8f6f 	isb	sy
}
 8007154:	46c0      	nop			; (mov r8, r8)
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	46c0      	nop			; (mov r8, r8)
 800715c:	e000ed04 	.word	0xe000ed04

08007160 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8007164:	b672      	cpsid	i
    uxCriticalNesting++;
 8007166:	4b06      	ldr	r3, [pc, #24]	; (8007180 <vPortEnterCritical+0x20>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	4b04      	ldr	r3, [pc, #16]	; (8007180 <vPortEnterCritical+0x20>)
 800716e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007170:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007174:	f3bf 8f6f 	isb	sy
}
 8007178:	46c0      	nop			; (mov r8, r8)
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	46c0      	nop			; (mov r8, r8)
 8007180:	20001c14 	.word	0x20001c14

08007184 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007184:	b580      	push	{r7, lr}
 8007186:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007188:	4b09      	ldr	r3, [pc, #36]	; (80071b0 <vPortExitCritical+0x2c>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <vPortExitCritical+0x10>
 8007190:	b672      	cpsid	i
 8007192:	e7fe      	b.n	8007192 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8007194:	4b06      	ldr	r3, [pc, #24]	; (80071b0 <vPortExitCritical+0x2c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	1e5a      	subs	r2, r3, #1
 800719a:	4b05      	ldr	r3, [pc, #20]	; (80071b0 <vPortExitCritical+0x2c>)
 800719c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800719e:	4b04      	ldr	r3, [pc, #16]	; (80071b0 <vPortExitCritical+0x2c>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d100      	bne.n	80071a8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80071a6:	b662      	cpsie	i
    }
}
 80071a8:	46c0      	nop			; (mov r8, r8)
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	46c0      	nop			; (mov r8, r8)
 80071b0:	20001c14 	.word	0x20001c14

080071b4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80071b4:	f3ef 8010 	mrs	r0, PRIMASK
 80071b8:	b672      	cpsid	i
 80071ba:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80071bc:	46c0      	nop			; (mov r8, r8)
 80071be:	0018      	movs	r0, r3

080071c0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80071c0:	f380 8810 	msr	PRIMASK, r0
 80071c4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80071c6:	46c0      	nop			; (mov r8, r8)
	...

080071d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80071d0:	f3ef 8009 	mrs	r0, PSP
 80071d4:	4b0e      	ldr	r3, [pc, #56]	; (8007210 <pxCurrentTCBConst>)
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	3820      	subs	r0, #32
 80071da:	6010      	str	r0, [r2, #0]
 80071dc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80071de:	4644      	mov	r4, r8
 80071e0:	464d      	mov	r5, r9
 80071e2:	4656      	mov	r6, sl
 80071e4:	465f      	mov	r7, fp
 80071e6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80071e8:	b508      	push	{r3, lr}
 80071ea:	b672      	cpsid	i
 80071ec:	f7ff f948 	bl	8006480 <vTaskSwitchContext>
 80071f0:	b662      	cpsie	i
 80071f2:	bc0c      	pop	{r2, r3}
 80071f4:	6811      	ldr	r1, [r2, #0]
 80071f6:	6808      	ldr	r0, [r1, #0]
 80071f8:	3010      	adds	r0, #16
 80071fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80071fc:	46a0      	mov	r8, r4
 80071fe:	46a9      	mov	r9, r5
 8007200:	46b2      	mov	sl, r6
 8007202:	46bb      	mov	fp, r7
 8007204:	f380 8809 	msr	PSP, r0
 8007208:	3820      	subs	r0, #32
 800720a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800720c:	4718      	bx	r3
 800720e:	46c0      	nop			; (mov r8, r8)

08007210 <pxCurrentTCBConst>:
 8007210:	20002678 	.word	0x20002678
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007214:	46c0      	nop			; (mov r8, r8)
 8007216:	46c0      	nop			; (mov r8, r8)

08007218 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800721e:	f7ff ffc9 	bl	80071b4 <ulSetInterruptMaskFromISR>
 8007222:	0003      	movs	r3, r0
 8007224:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007226:	f7ff f877 	bl	8006318 <xTaskIncrementTick>
 800722a:	1e03      	subs	r3, r0, #0
 800722c:	d003      	beq.n	8007236 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800722e:	4b06      	ldr	r3, [pc, #24]	; (8007248 <xPortSysTickHandler+0x30>)
 8007230:	2280      	movs	r2, #128	; 0x80
 8007232:	0552      	lsls	r2, r2, #21
 8007234:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	0018      	movs	r0, r3
 800723a:	f7ff ffc1 	bl	80071c0 <vClearInterruptMaskFromISR>
}
 800723e:	46c0      	nop			; (mov r8, r8)
 8007240:	46bd      	mov	sp, r7
 8007242:	b002      	add	sp, #8
 8007244:	bd80      	pop	{r7, pc}
 8007246:	46c0      	nop			; (mov r8, r8)
 8007248:	e000ed04 	.word	0xe000ed04

0800724c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800724c:	b580      	push	{r7, lr}
 800724e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8007250:	4b0b      	ldr	r3, [pc, #44]	; (8007280 <prvSetupTimerInterrupt+0x34>)
 8007252:	2200      	movs	r2, #0
 8007254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8007256:	4b0b      	ldr	r3, [pc, #44]	; (8007284 <prvSetupTimerInterrupt+0x38>)
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800725c:	4b0a      	ldr	r3, [pc, #40]	; (8007288 <prvSetupTimerInterrupt+0x3c>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	22fa      	movs	r2, #250	; 0xfa
 8007262:	0091      	lsls	r1, r2, #2
 8007264:	0018      	movs	r0, r3
 8007266:	f7f8 ff4f 	bl	8000108 <__udivsi3>
 800726a:	0003      	movs	r3, r0
 800726c:	001a      	movs	r2, r3
 800726e:	4b07      	ldr	r3, [pc, #28]	; (800728c <prvSetupTimerInterrupt+0x40>)
 8007270:	3a01      	subs	r2, #1
 8007272:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8007274:	4b02      	ldr	r3, [pc, #8]	; (8007280 <prvSetupTimerInterrupt+0x34>)
 8007276:	2207      	movs	r2, #7
 8007278:	601a      	str	r2, [r3, #0]
}
 800727a:	46c0      	nop			; (mov r8, r8)
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}
 8007280:	e000e010 	.word	0xe000e010
 8007284:	e000e018 	.word	0xe000e018
 8007288:	20001c08 	.word	0x20001c08
 800728c:	e000e014 	.word	0xe000e014

08007290 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007298:	2300      	movs	r3, #0
 800729a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800729c:	f7fe ff96 	bl	80061cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80072a0:	4b49      	ldr	r3, [pc, #292]	; (80073c8 <pvPortMalloc+0x138>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80072a8:	f000 f8e0 	bl	800746c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80072ac:	4b47      	ldr	r3, [pc, #284]	; (80073cc <pvPortMalloc+0x13c>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	4013      	ands	r3, r2
 80072b4:	d000      	beq.n	80072b8 <pvPortMalloc+0x28>
 80072b6:	e079      	b.n	80073ac <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d012      	beq.n	80072e4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80072be:	2208      	movs	r2, #8
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	189b      	adds	r3, r3, r2
 80072c4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2207      	movs	r2, #7
 80072ca:	4013      	ands	r3, r2
 80072cc:	d00a      	beq.n	80072e4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2207      	movs	r2, #7
 80072d2:	4393      	bics	r3, r2
 80072d4:	3308      	adds	r3, #8
 80072d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2207      	movs	r2, #7
 80072dc:	4013      	ands	r3, r2
 80072de:	d001      	beq.n	80072e4 <pvPortMalloc+0x54>
 80072e0:	b672      	cpsid	i
 80072e2:	e7fe      	b.n	80072e2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d060      	beq.n	80073ac <pvPortMalloc+0x11c>
 80072ea:	4b39      	ldr	r3, [pc, #228]	; (80073d0 <pvPortMalloc+0x140>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d85b      	bhi.n	80073ac <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072f4:	4b37      	ldr	r3, [pc, #220]	; (80073d4 <pvPortMalloc+0x144>)
 80072f6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80072f8:	4b36      	ldr	r3, [pc, #216]	; (80073d4 <pvPortMalloc+0x144>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072fe:	e004      	b.n	800730a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	429a      	cmp	r2, r3
 8007312:	d903      	bls.n	800731c <pvPortMalloc+0x8c>
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1f1      	bne.n	8007300 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800731c:	4b2a      	ldr	r3, [pc, #168]	; (80073c8 <pvPortMalloc+0x138>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	697a      	ldr	r2, [r7, #20]
 8007322:	429a      	cmp	r2, r3
 8007324:	d042      	beq.n	80073ac <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2208      	movs	r2, #8
 800732c:	189b      	adds	r3, r3, r2
 800732e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	1ad2      	subs	r2, r2, r3
 8007340:	2308      	movs	r3, #8
 8007342:	005b      	lsls	r3, r3, #1
 8007344:	429a      	cmp	r2, r3
 8007346:	d916      	bls.n	8007376 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007348:	697a      	ldr	r2, [r7, #20]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	18d3      	adds	r3, r2, r3
 800734e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2207      	movs	r2, #7
 8007354:	4013      	ands	r3, r2
 8007356:	d001      	beq.n	800735c <pvPortMalloc+0xcc>
 8007358:	b672      	cpsid	i
 800735a:	e7fe      	b.n	800735a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	1ad2      	subs	r2, r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	0018      	movs	r0, r3
 8007372:	f000 f8db 	bl	800752c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007376:	4b16      	ldr	r3, [pc, #88]	; (80073d0 <pvPortMalloc+0x140>)
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	1ad2      	subs	r2, r2, r3
 8007380:	4b13      	ldr	r3, [pc, #76]	; (80073d0 <pvPortMalloc+0x140>)
 8007382:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007384:	4b12      	ldr	r3, [pc, #72]	; (80073d0 <pvPortMalloc+0x140>)
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	4b13      	ldr	r3, [pc, #76]	; (80073d8 <pvPortMalloc+0x148>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	429a      	cmp	r2, r3
 800738e:	d203      	bcs.n	8007398 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007390:	4b0f      	ldr	r3, [pc, #60]	; (80073d0 <pvPortMalloc+0x140>)
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <pvPortMalloc+0x148>)
 8007396:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	685a      	ldr	r2, [r3, #4]
 800739c:	4b0b      	ldr	r3, [pc, #44]	; (80073cc <pvPortMalloc+0x13c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	431a      	orrs	r2, r3
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80073ac:	f7fe ff1a 	bl	80061e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2207      	movs	r2, #7
 80073b4:	4013      	ands	r3, r2
 80073b6:	d001      	beq.n	80073bc <pvPortMalloc+0x12c>
 80073b8:	b672      	cpsid	i
 80073ba:	e7fe      	b.n	80073ba <pvPortMalloc+0x12a>
	return pvReturn;
 80073bc:	68fb      	ldr	r3, [r7, #12]
}
 80073be:	0018      	movs	r0, r3
 80073c0:	46bd      	mov	sp, r7
 80073c2:	b006      	add	sp, #24
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	46c0      	nop			; (mov r8, r8)
 80073c8:	200038ac 	.word	0x200038ac
 80073cc:	200038b8 	.word	0x200038b8
 80073d0:	200038b0 	.word	0x200038b0
 80073d4:	200038a4 	.word	0x200038a4
 80073d8:	200038b4 	.word	0x200038b4

080073dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d035      	beq.n	800745a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073ee:	2308      	movs	r3, #8
 80073f0:	425b      	negs	r3, r3
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	18d3      	adds	r3, r2, r3
 80073f6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	4b18      	ldr	r3, [pc, #96]	; (8007464 <vPortFree+0x88>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4013      	ands	r3, r2
 8007406:	d101      	bne.n	800740c <vPortFree+0x30>
 8007408:	b672      	cpsid	i
 800740a:	e7fe      	b.n	800740a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <vPortFree+0x3c>
 8007414:	b672      	cpsid	i
 8007416:	e7fe      	b.n	8007416 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	4b11      	ldr	r3, [pc, #68]	; (8007464 <vPortFree+0x88>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4013      	ands	r3, r2
 8007422:	d01a      	beq.n	800745a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d116      	bne.n	800745a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	4b0c      	ldr	r3, [pc, #48]	; (8007464 <vPortFree+0x88>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	43db      	mvns	r3, r3
 8007436:	401a      	ands	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800743c:	f7fe fec6 	bl	80061cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	685a      	ldr	r2, [r3, #4]
 8007444:	4b08      	ldr	r3, [pc, #32]	; (8007468 <vPortFree+0x8c>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	18d2      	adds	r2, r2, r3
 800744a:	4b07      	ldr	r3, [pc, #28]	; (8007468 <vPortFree+0x8c>)
 800744c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	0018      	movs	r0, r3
 8007452:	f000 f86b 	bl	800752c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007456:	f7fe fec5 	bl	80061e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800745a:	46c0      	nop			; (mov r8, r8)
 800745c:	46bd      	mov	sp, r7
 800745e:	b004      	add	sp, #16
 8007460:	bd80      	pop	{r7, pc}
 8007462:	46c0      	nop			; (mov r8, r8)
 8007464:	200038b8 	.word	0x200038b8
 8007468:	200038b0 	.word	0x200038b0

0800746c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007472:	23c0      	movs	r3, #192	; 0xc0
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007478:	4b26      	ldr	r3, [pc, #152]	; (8007514 <prvHeapInit+0xa8>)
 800747a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2207      	movs	r2, #7
 8007480:	4013      	ands	r3, r2
 8007482:	d00c      	beq.n	800749e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	3307      	adds	r3, #7
 8007488:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2207      	movs	r2, #7
 800748e:	4393      	bics	r3, r2
 8007490:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007492:	68ba      	ldr	r2, [r7, #8]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	1ad2      	subs	r2, r2, r3
 8007498:	4b1e      	ldr	r3, [pc, #120]	; (8007514 <prvHeapInit+0xa8>)
 800749a:	18d3      	adds	r3, r2, r3
 800749c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074a2:	4b1d      	ldr	r3, [pc, #116]	; (8007518 <prvHeapInit+0xac>)
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074a8:	4b1b      	ldr	r3, [pc, #108]	; (8007518 <prvHeapInit+0xac>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	18d3      	adds	r3, r2, r3
 80074b4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074b6:	2208      	movs	r2, #8
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	1a9b      	subs	r3, r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2207      	movs	r2, #7
 80074c2:	4393      	bics	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	4b14      	ldr	r3, [pc, #80]	; (800751c <prvHeapInit+0xb0>)
 80074ca:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80074cc:	4b13      	ldr	r3, [pc, #76]	; (800751c <prvHeapInit+0xb0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2200      	movs	r2, #0
 80074d2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074d4:	4b11      	ldr	r3, [pc, #68]	; (800751c <prvHeapInit+0xb0>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	1ad2      	subs	r2, r2, r3
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074ea:	4b0c      	ldr	r3, [pc, #48]	; (800751c <prvHeapInit+0xb0>)
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	4b0a      	ldr	r3, [pc, #40]	; (8007520 <prvHeapInit+0xb4>)
 80074f8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	4b09      	ldr	r3, [pc, #36]	; (8007524 <prvHeapInit+0xb8>)
 8007500:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007502:	4b09      	ldr	r3, [pc, #36]	; (8007528 <prvHeapInit+0xbc>)
 8007504:	2280      	movs	r2, #128	; 0x80
 8007506:	0612      	lsls	r2, r2, #24
 8007508:	601a      	str	r2, [r3, #0]
}
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	46bd      	mov	sp, r7
 800750e:	b004      	add	sp, #16
 8007510:	bd80      	pop	{r7, pc}
 8007512:	46c0      	nop			; (mov r8, r8)
 8007514:	20002ca4 	.word	0x20002ca4
 8007518:	200038a4 	.word	0x200038a4
 800751c:	200038ac 	.word	0x200038ac
 8007520:	200038b4 	.word	0x200038b4
 8007524:	200038b0 	.word	0x200038b0
 8007528:	200038b8 	.word	0x200038b8

0800752c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007534:	4b27      	ldr	r3, [pc, #156]	; (80075d4 <prvInsertBlockIntoFreeList+0xa8>)
 8007536:	60fb      	str	r3, [r7, #12]
 8007538:	e002      	b.n	8007540 <prvInsertBlockIntoFreeList+0x14>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	60fb      	str	r3, [r7, #12]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	429a      	cmp	r2, r3
 8007548:	d8f7      	bhi.n	800753a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	18d3      	adds	r3, r2, r3
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	429a      	cmp	r2, r3
 800755a:	d108      	bne.n	800756e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	18d2      	adds	r2, r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	18d2      	adds	r2, r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	429a      	cmp	r2, r3
 8007580:	d118      	bne.n	80075b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4b14      	ldr	r3, [pc, #80]	; (80075d8 <prvInsertBlockIntoFreeList+0xac>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	429a      	cmp	r2, r3
 800758c:	d00d      	beq.n	80075aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	18d2      	adds	r2, r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	e008      	b.n	80075bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075aa:	4b0b      	ldr	r3, [pc, #44]	; (80075d8 <prvInsertBlockIntoFreeList+0xac>)
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	601a      	str	r2, [r3, #0]
 80075b2:	e003      	b.n	80075bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075bc:	68fa      	ldr	r2, [r7, #12]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d002      	beq.n	80075ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075ca:	46c0      	nop			; (mov r8, r8)
 80075cc:	46bd      	mov	sp, r7
 80075ce:	b004      	add	sp, #16
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	46c0      	nop			; (mov r8, r8)
 80075d4:	200038a4 	.word	0x200038a4
 80075d8:	200038ac 	.word	0x200038ac

080075dc <__libc_init_array>:
 80075dc:	b570      	push	{r4, r5, r6, lr}
 80075de:	2600      	movs	r6, #0
 80075e0:	4d0c      	ldr	r5, [pc, #48]	; (8007614 <__libc_init_array+0x38>)
 80075e2:	4c0d      	ldr	r4, [pc, #52]	; (8007618 <__libc_init_array+0x3c>)
 80075e4:	1b64      	subs	r4, r4, r5
 80075e6:	10a4      	asrs	r4, r4, #2
 80075e8:	42a6      	cmp	r6, r4
 80075ea:	d109      	bne.n	8007600 <__libc_init_array+0x24>
 80075ec:	2600      	movs	r6, #0
 80075ee:	f000 f8f9 	bl	80077e4 <_init>
 80075f2:	4d0a      	ldr	r5, [pc, #40]	; (800761c <__libc_init_array+0x40>)
 80075f4:	4c0a      	ldr	r4, [pc, #40]	; (8007620 <__libc_init_array+0x44>)
 80075f6:	1b64      	subs	r4, r4, r5
 80075f8:	10a4      	asrs	r4, r4, #2
 80075fa:	42a6      	cmp	r6, r4
 80075fc:	d105      	bne.n	800760a <__libc_init_array+0x2e>
 80075fe:	bd70      	pop	{r4, r5, r6, pc}
 8007600:	00b3      	lsls	r3, r6, #2
 8007602:	58eb      	ldr	r3, [r5, r3]
 8007604:	4798      	blx	r3
 8007606:	3601      	adds	r6, #1
 8007608:	e7ee      	b.n	80075e8 <__libc_init_array+0xc>
 800760a:	00b3      	lsls	r3, r6, #2
 800760c:	58eb      	ldr	r3, [r5, r3]
 800760e:	4798      	blx	r3
 8007610:	3601      	adds	r6, #1
 8007612:	e7f2      	b.n	80075fa <__libc_init_array+0x1e>
 8007614:	0800796c 	.word	0x0800796c
 8007618:	0800796c 	.word	0x0800796c
 800761c:	0800796c 	.word	0x0800796c
 8007620:	08007970 	.word	0x08007970

08007624 <__retarget_lock_acquire_recursive>:
 8007624:	4770      	bx	lr

08007626 <__retarget_lock_release_recursive>:
 8007626:	4770      	bx	lr

08007628 <memcpy>:
 8007628:	2300      	movs	r3, #0
 800762a:	b510      	push	{r4, lr}
 800762c:	429a      	cmp	r2, r3
 800762e:	d100      	bne.n	8007632 <memcpy+0xa>
 8007630:	bd10      	pop	{r4, pc}
 8007632:	5ccc      	ldrb	r4, [r1, r3]
 8007634:	54c4      	strb	r4, [r0, r3]
 8007636:	3301      	adds	r3, #1
 8007638:	e7f8      	b.n	800762c <memcpy+0x4>

0800763a <memset>:
 800763a:	0003      	movs	r3, r0
 800763c:	1882      	adds	r2, r0, r2
 800763e:	4293      	cmp	r3, r2
 8007640:	d100      	bne.n	8007644 <memset+0xa>
 8007642:	4770      	bx	lr
 8007644:	7019      	strb	r1, [r3, #0]
 8007646:	3301      	adds	r3, #1
 8007648:	e7f9      	b.n	800763e <memset+0x4>

0800764a <cleanup_glue>:
 800764a:	b570      	push	{r4, r5, r6, lr}
 800764c:	000d      	movs	r5, r1
 800764e:	6809      	ldr	r1, [r1, #0]
 8007650:	0004      	movs	r4, r0
 8007652:	2900      	cmp	r1, #0
 8007654:	d001      	beq.n	800765a <cleanup_glue+0x10>
 8007656:	f7ff fff8 	bl	800764a <cleanup_glue>
 800765a:	0029      	movs	r1, r5
 800765c:	0020      	movs	r0, r4
 800765e:	f000 f877 	bl	8007750 <_free_r>
 8007662:	bd70      	pop	{r4, r5, r6, pc}

08007664 <_reclaim_reent>:
 8007664:	4b31      	ldr	r3, [pc, #196]	; (800772c <_reclaim_reent+0xc8>)
 8007666:	b570      	push	{r4, r5, r6, lr}
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	0004      	movs	r4, r0
 800766c:	4283      	cmp	r3, r0
 800766e:	d049      	beq.n	8007704 <_reclaim_reent+0xa0>
 8007670:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00a      	beq.n	800768c <_reclaim_reent+0x28>
 8007676:	2500      	movs	r5, #0
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	42ab      	cmp	r3, r5
 800767c:	d147      	bne.n	800770e <_reclaim_reent+0xaa>
 800767e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007680:	6819      	ldr	r1, [r3, #0]
 8007682:	2900      	cmp	r1, #0
 8007684:	d002      	beq.n	800768c <_reclaim_reent+0x28>
 8007686:	0020      	movs	r0, r4
 8007688:	f000 f862 	bl	8007750 <_free_r>
 800768c:	6961      	ldr	r1, [r4, #20]
 800768e:	2900      	cmp	r1, #0
 8007690:	d002      	beq.n	8007698 <_reclaim_reent+0x34>
 8007692:	0020      	movs	r0, r4
 8007694:	f000 f85c 	bl	8007750 <_free_r>
 8007698:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800769a:	2900      	cmp	r1, #0
 800769c:	d002      	beq.n	80076a4 <_reclaim_reent+0x40>
 800769e:	0020      	movs	r0, r4
 80076a0:	f000 f856 	bl	8007750 <_free_r>
 80076a4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80076a6:	2900      	cmp	r1, #0
 80076a8:	d002      	beq.n	80076b0 <_reclaim_reent+0x4c>
 80076aa:	0020      	movs	r0, r4
 80076ac:	f000 f850 	bl	8007750 <_free_r>
 80076b0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80076b2:	2900      	cmp	r1, #0
 80076b4:	d002      	beq.n	80076bc <_reclaim_reent+0x58>
 80076b6:	0020      	movs	r0, r4
 80076b8:	f000 f84a 	bl	8007750 <_free_r>
 80076bc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80076be:	2900      	cmp	r1, #0
 80076c0:	d002      	beq.n	80076c8 <_reclaim_reent+0x64>
 80076c2:	0020      	movs	r0, r4
 80076c4:	f000 f844 	bl	8007750 <_free_r>
 80076c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80076ca:	2900      	cmp	r1, #0
 80076cc:	d002      	beq.n	80076d4 <_reclaim_reent+0x70>
 80076ce:	0020      	movs	r0, r4
 80076d0:	f000 f83e 	bl	8007750 <_free_r>
 80076d4:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80076d6:	2900      	cmp	r1, #0
 80076d8:	d002      	beq.n	80076e0 <_reclaim_reent+0x7c>
 80076da:	0020      	movs	r0, r4
 80076dc:	f000 f838 	bl	8007750 <_free_r>
 80076e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076e2:	2900      	cmp	r1, #0
 80076e4:	d002      	beq.n	80076ec <_reclaim_reent+0x88>
 80076e6:	0020      	movs	r0, r4
 80076e8:	f000 f832 	bl	8007750 <_free_r>
 80076ec:	69a3      	ldr	r3, [r4, #24]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d008      	beq.n	8007704 <_reclaim_reent+0xa0>
 80076f2:	0020      	movs	r0, r4
 80076f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80076f6:	4798      	blx	r3
 80076f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80076fa:	2900      	cmp	r1, #0
 80076fc:	d002      	beq.n	8007704 <_reclaim_reent+0xa0>
 80076fe:	0020      	movs	r0, r4
 8007700:	f7ff ffa3 	bl	800764a <cleanup_glue>
 8007704:	bd70      	pop	{r4, r5, r6, pc}
 8007706:	5949      	ldr	r1, [r1, r5]
 8007708:	2900      	cmp	r1, #0
 800770a:	d108      	bne.n	800771e <_reclaim_reent+0xba>
 800770c:	3504      	adds	r5, #4
 800770e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007710:	68d9      	ldr	r1, [r3, #12]
 8007712:	2d80      	cmp	r5, #128	; 0x80
 8007714:	d1f7      	bne.n	8007706 <_reclaim_reent+0xa2>
 8007716:	0020      	movs	r0, r4
 8007718:	f000 f81a 	bl	8007750 <_free_r>
 800771c:	e7af      	b.n	800767e <_reclaim_reent+0x1a>
 800771e:	680e      	ldr	r6, [r1, #0]
 8007720:	0020      	movs	r0, r4
 8007722:	f000 f815 	bl	8007750 <_free_r>
 8007726:	0031      	movs	r1, r6
 8007728:	e7ee      	b.n	8007708 <_reclaim_reent+0xa4>
 800772a:	46c0      	nop			; (mov r8, r8)
 800772c:	20001c18 	.word	0x20001c18

08007730 <__malloc_lock>:
 8007730:	b510      	push	{r4, lr}
 8007732:	4802      	ldr	r0, [pc, #8]	; (800773c <__malloc_lock+0xc>)
 8007734:	f7ff ff76 	bl	8007624 <__retarget_lock_acquire_recursive>
 8007738:	bd10      	pop	{r4, pc}
 800773a:	46c0      	nop			; (mov r8, r8)
 800773c:	200038bc 	.word	0x200038bc

08007740 <__malloc_unlock>:
 8007740:	b510      	push	{r4, lr}
 8007742:	4802      	ldr	r0, [pc, #8]	; (800774c <__malloc_unlock+0xc>)
 8007744:	f7ff ff6f 	bl	8007626 <__retarget_lock_release_recursive>
 8007748:	bd10      	pop	{r4, pc}
 800774a:	46c0      	nop			; (mov r8, r8)
 800774c:	200038bc 	.word	0x200038bc

08007750 <_free_r>:
 8007750:	b570      	push	{r4, r5, r6, lr}
 8007752:	0005      	movs	r5, r0
 8007754:	2900      	cmp	r1, #0
 8007756:	d010      	beq.n	800777a <_free_r+0x2a>
 8007758:	1f0c      	subs	r4, r1, #4
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	da00      	bge.n	8007762 <_free_r+0x12>
 8007760:	18e4      	adds	r4, r4, r3
 8007762:	0028      	movs	r0, r5
 8007764:	f7ff ffe4 	bl	8007730 <__malloc_lock>
 8007768:	4a1d      	ldr	r2, [pc, #116]	; (80077e0 <_free_r+0x90>)
 800776a:	6813      	ldr	r3, [r2, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d105      	bne.n	800777c <_free_r+0x2c>
 8007770:	6063      	str	r3, [r4, #4]
 8007772:	6014      	str	r4, [r2, #0]
 8007774:	0028      	movs	r0, r5
 8007776:	f7ff ffe3 	bl	8007740 <__malloc_unlock>
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	42a3      	cmp	r3, r4
 800777e:	d908      	bls.n	8007792 <_free_r+0x42>
 8007780:	6821      	ldr	r1, [r4, #0]
 8007782:	1860      	adds	r0, r4, r1
 8007784:	4283      	cmp	r3, r0
 8007786:	d1f3      	bne.n	8007770 <_free_r+0x20>
 8007788:	6818      	ldr	r0, [r3, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	1841      	adds	r1, r0, r1
 800778e:	6021      	str	r1, [r4, #0]
 8007790:	e7ee      	b.n	8007770 <_free_r+0x20>
 8007792:	001a      	movs	r2, r3
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d001      	beq.n	800779e <_free_r+0x4e>
 800779a:	42a3      	cmp	r3, r4
 800779c:	d9f9      	bls.n	8007792 <_free_r+0x42>
 800779e:	6811      	ldr	r1, [r2, #0]
 80077a0:	1850      	adds	r0, r2, r1
 80077a2:	42a0      	cmp	r0, r4
 80077a4:	d10b      	bne.n	80077be <_free_r+0x6e>
 80077a6:	6820      	ldr	r0, [r4, #0]
 80077a8:	1809      	adds	r1, r1, r0
 80077aa:	1850      	adds	r0, r2, r1
 80077ac:	6011      	str	r1, [r2, #0]
 80077ae:	4283      	cmp	r3, r0
 80077b0:	d1e0      	bne.n	8007774 <_free_r+0x24>
 80077b2:	6818      	ldr	r0, [r3, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	1841      	adds	r1, r0, r1
 80077b8:	6011      	str	r1, [r2, #0]
 80077ba:	6053      	str	r3, [r2, #4]
 80077bc:	e7da      	b.n	8007774 <_free_r+0x24>
 80077be:	42a0      	cmp	r0, r4
 80077c0:	d902      	bls.n	80077c8 <_free_r+0x78>
 80077c2:	230c      	movs	r3, #12
 80077c4:	602b      	str	r3, [r5, #0]
 80077c6:	e7d5      	b.n	8007774 <_free_r+0x24>
 80077c8:	6821      	ldr	r1, [r4, #0]
 80077ca:	1860      	adds	r0, r4, r1
 80077cc:	4283      	cmp	r3, r0
 80077ce:	d103      	bne.n	80077d8 <_free_r+0x88>
 80077d0:	6818      	ldr	r0, [r3, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	1841      	adds	r1, r0, r1
 80077d6:	6021      	str	r1, [r4, #0]
 80077d8:	6063      	str	r3, [r4, #4]
 80077da:	6054      	str	r4, [r2, #4]
 80077dc:	e7ca      	b.n	8007774 <_free_r+0x24>
 80077de:	46c0      	nop			; (mov r8, r8)
 80077e0:	200038c0 	.word	0x200038c0

080077e4 <_init>:
 80077e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e6:	46c0      	nop			; (mov r8, r8)
 80077e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ea:	bc08      	pop	{r3}
 80077ec:	469e      	mov	lr, r3
 80077ee:	4770      	bx	lr

080077f0 <_fini>:
 80077f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f2:	46c0      	nop			; (mov r8, r8)
 80077f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077f6:	bc08      	pop	{r3}
 80077f8:	469e      	mov	lr, r3
 80077fa:	4770      	bx	lr
