# üî¨ Custom 4-bit ALU ‚Äî CMOS to FPGA Implementation

> **Complete RTL-to-Silicon Design Flow | 130nm CMOS | Verilog HDL | Vivado FPGA**

This project presents a fully custom 4-bit Arithmetic Logic Unit (ALU) designed from the transistor level using 130nm CMOS technology, synthesized to gate-level Verilog, and implemented on FPGA hardware.

---

## Overview

This project simulates the **full hardware development pipeline**, starting from transistor-level CMOS design and moving through Verilog RTL development, simulation, synthesis, and finally hardware verification using FPGA.

We designed and tested each module in 3 layers:
- **CMOS-level** logic gates (schematic and layout)
- **Verilog RTL** modules for ALU datapath
- **FPGA simulation & testbenches** for timing and correctness

---

## Project Structure

| Folder                   | Contents |
|--------------------------|----------|
| `/Transistor_Design/`    | CMOS-level designs created using **Cadence Virtuoso** (on Linux) |
| `/Verilog_Code/`         | RTL implementations in Verilog |
| `/Testbenches/`          | Self-checking testbenches written in Verilog |
| `/FPGA_Results/`         | Simulation and implementation results from Vivado |
---

## Key Achievements

‚úÖ Designed all gates and blocks from the ground up using **130nm CMOS** in **Cadence Virtuoso (Linux)**  
‚úÖ Integrated a **Baugh-Wooley multiplier** for signed multiplication in 2‚Äôs complement  
‚úÖ Built a pipelined synchronous datapath using **D Flip-Flops**  
‚úÖ Verified with **5000+ randomized test cases** via self-checking testbenches  
‚úÖ Achieved functional FPGA implementation at **up to 142 MHz clock**  
‚úÖ Optimized switching activity and **reduced dynamic power to ~390.2 ŒºW** (Achiving the first place on our class as the least consumed power) 
‚úÖ Simulated using QuestaSim & Vivado for functional + post-synthesis verification  

---

## Learned :

üìò **CMOS Design Principles** ‚Äî Transistor sizing, symmetry, layout compaction  
üßÆ **Modular RTL Architecture** ‚Äî Clean layering of arithmetic, logic, and control  
üß™ **Verification Flow** ‚Äî Edge-case coverage, randomized testbenches, and assertions  
üñ•Ô∏è **FPGA Toolchain** ‚Äî RTL to bitstream flow in **Vivado Design Suite**  

---

## Timing Closure 

Analyzed and optimized the following key timing parameters:

- **Setup Time**: Ensuring data is stable *before* the active clock edge
- **Hold Time**: Ensuring data remains stable *after* the clock edge
- **T<sub>cq</sub> (Clock-to-Q Delay)**: Time for data to appear at the output after clock edge
- **T<sub>dq</sub> (Data Propagation Delay)**: Time from input D to Q output (for FF or combinational path)
- **Clock Skew**: Variation in clock arrival time across flip-flops
- **Jitter**: Uncertainty in clock edges due to noise or variation

Timing closure was achieved by:
- Pipelining the datapath using synchronous **D Flip-Flops**
- Optimizing critical path delays in the **adder and multiplier**
- Analyzing Vivado timing reports and refining clock constraints
---

## üîß Tools Used

- **Cadence Virtuoso** (Linux) ‚Äì CMOS schematic capture and simulation  
- **Spectre / Eldo** ‚Äì Transistor-level simulation (TSPICE)  
- **Verilog HDL** ‚Äì RTL and gate-level design  
- **ModelSim** ‚Äì Behavioral simulation and debugging  
- **Vivado Design Suite** ‚Äì RTL synthesis, implementation, and FPGA testing  
- **Ubuntu 20.04 LTS** ‚Äì Design platform

---

## Basic Logic Gates (CMOS)

| Gate        | Description                         |
|-------------|-------------------------------------|
| Inverter    | CMOS NOT gate with symmetric layout |
| NAND        | 2-input NAND using pull-up/pull-down |
| NOR         | 2-input NOR with compact sizing     |
| OR          | Logic OR using De Morgan approach   |
| XOR         | Transmission gate + pull-up style   |
| XNOR        | Complementary pass-transistor logic |
| PTL AND     | Pass-transistor logic version       |

---

## Arithmetic Components

| Component     | Description                                |
|---------------|--------------------------------------------|
| Half Adder    | XOR + AND logic (CMOS-based)               |
| Full Adder    | Gate-level + transistor-level implementation |
| 2x1 MUX       | Transmission-gate based MUX                |
| 8-to-4 MUX    | Hierarchical MUX using 2x1 units           |
| D Flip-Flop   | Edge-triggered pipelined FF (CMOS/Verilog) |
| Baugh-Wooley Multiplier | Signed 4-bit multiplier (Verilog)  |

---

## CMOS Layouts & Logic Visuals

Below is a visual preview of the implemented gates and blocks.

<div align="center">

<table>
  <tr>
    <td align="center">
      <img src="IMAGE_PATH/inverter.png" width="250"/><br/>
      <b>Inverter Layout</b><br/>
      Basic NOT gate using symmetric CMOS design
    </td>
    <td align="center">
      <img src="IMAGE_PATH/nand.png" width="250"/><br/>
      <b>NAND Gate Layout</b><br/>
      Pull-up/pull-down optimized
    </td>
  </tr>
  <tr>
    <td align="center">
      <img src="IMAGE_PATH/xor.png" width="250"/><br/>
      <b>XOR Gate Layout</b><br/>
      XOR using transmission gates
    </td>
    <td align="center">
      <img src="IMAGE_PATH/half_adder.png" width="250"/><br/>
      <b>Half Adder Schematic</b><br/>
      Combines XOR and AND logic
    </td>
  </tr>
  <tr>
    <td align="center">
      <img src="IMAGE_PATH/full_adder.png" width="250"/><br/>
      <b>Full Adder Layout</b><br/>
      Optimized gate-level full adder
    </td>
    <td align="center">
      <img src="IMAGE_PATH/mux2x1.png" width="250"/><br/>
      <b>2x1 MUX Layout</b><br/>
      Transmission gate multiplexer
    </td>
  </tr>
</table>

</div>

---
