// ad9680_jesd204.v

// Generated using ACDS version 18.1.2 277

`timescale 1 ps / 1 ps
module ad9680_jesd204 (
		input  wire         sys_clk_clk,                   //           sys_clk.clk
		input  wire         sys_resetn_reset_n,            //        sys_resetn.reset_n
		input  wire         ref_clk_clk,                   //           ref_clk.clk
		input  wire         link_pll_reconfig_write,       // link_pll_reconfig.write
		input  wire         link_pll_reconfig_read,        //                  .read
		input  wire [9:0]   link_pll_reconfig_address,     //                  .address
		input  wire [31:0]  link_pll_reconfig_writedata,   //                  .writedata
		output wire [31:0]  link_pll_reconfig_readdata,    //                  .readdata
		output wire         link_pll_reconfig_waitrequest, //                  .waitrequest
		output wire         link_clk_clk,                  //          link_clk.clk
		output wire         link_reset_reset,              //        link_reset.reset
		input  wire         link_management_awvalid,       //   link_management.awvalid
		input  wire [11:0]  link_management_awaddr,        //                  .awaddr
		input  wire [2:0]   link_management_awprot,        //                  .awprot
		output wire         link_management_awready,       //                  .awready
		input  wire         link_management_wvalid,        //                  .wvalid
		input  wire [31:0]  link_management_wdata,         //                  .wdata
		input  wire [3:0]   link_management_wstrb,         //                  .wstrb
		output wire         link_management_wready,        //                  .wready
		output wire         link_management_bvalid,        //                  .bvalid
		output wire [1:0]   link_management_bresp,         //                  .bresp
		input  wire         link_management_bready,        //                  .bready
		input  wire         link_management_arvalid,       //                  .arvalid
		input  wire [11:0]  link_management_araddr,        //                  .araddr
		input  wire [2:0]   link_management_arprot,        //                  .arprot
		output wire         link_management_arready,       //                  .arready
		output wire         link_management_rvalid,        //                  .rvalid
		output wire [1:0]   link_management_rresp,         //                  .rresp
		output wire [31:0]  link_management_rdata,         //                  .rdata
		input  wire         link_management_rready,        //                  .rready
		input  wire [3:0]   serial_data_rx_serial_data,    //       serial_data.rx_serial_data
		input  wire [9:0]   phy_reconfig_0_address,        //    phy_reconfig_0.address
		input  wire         phy_reconfig_0_read,           //                  .read
		output wire [31:0]  phy_reconfig_0_readdata,       //                  .readdata
		output wire         phy_reconfig_0_waitrequest,    //                  .waitrequest
		input  wire         phy_reconfig_0_write,          //                  .write
		input  wire [31:0]  phy_reconfig_0_writedata,      //                  .writedata
		input  wire [9:0]   phy_reconfig_1_address,        //    phy_reconfig_1.address
		input  wire         phy_reconfig_1_read,           //                  .read
		output wire [31:0]  phy_reconfig_1_readdata,       //                  .readdata
		output wire         phy_reconfig_1_waitrequest,    //                  .waitrequest
		input  wire         phy_reconfig_1_write,          //                  .write
		input  wire [31:0]  phy_reconfig_1_writedata,      //                  .writedata
		input  wire [9:0]   phy_reconfig_2_address,        //    phy_reconfig_2.address
		input  wire         phy_reconfig_2_read,           //                  .read
		output wire [31:0]  phy_reconfig_2_readdata,       //                  .readdata
		output wire         phy_reconfig_2_waitrequest,    //                  .waitrequest
		input  wire         phy_reconfig_2_write,          //                  .write
		input  wire [31:0]  phy_reconfig_2_writedata,      //                  .writedata
		input  wire [9:0]   phy_reconfig_3_address,        //    phy_reconfig_3.address
		input  wire         phy_reconfig_3_read,           //                  .read
		output wire [31:0]  phy_reconfig_3_readdata,       //                  .readdata
		output wire         phy_reconfig_3_waitrequest,    //                  .waitrequest
		input  wire         phy_reconfig_3_write,          //                  .write
		input  wire [31:0]  phy_reconfig_3_writedata,      //                  .writedata
		input  wire         link_reconfig_awvalid,         //     link_reconfig.awvalid
		input  wire [13:0]  link_reconfig_awaddr,          //                  .awaddr
		input  wire [2:0]   link_reconfig_awprot,          //                  .awprot
		output wire         link_reconfig_awready,         //                  .awready
		input  wire         link_reconfig_wvalid,          //                  .wvalid
		input  wire [31:0]  link_reconfig_wdata,           //                  .wdata
		input  wire [3:0]   link_reconfig_wstrb,           //                  .wstrb
		output wire         link_reconfig_wready,          //                  .wready
		output wire         link_reconfig_bvalid,          //                  .bvalid
		output wire [1:0]   link_reconfig_bresp,           //                  .bresp
		input  wire         link_reconfig_bready,          //                  .bready
		input  wire         link_reconfig_arvalid,         //                  .arvalid
		input  wire [13:0]  link_reconfig_araddr,          //                  .araddr
		input  wire [2:0]   link_reconfig_arprot,          //                  .arprot
		output wire         link_reconfig_arready,         //                  .arready
		output wire         link_reconfig_rvalid,          //                  .rvalid
		output wire [1:0]   link_reconfig_rresp,           //                  .rresp
		output wire [31:0]  link_reconfig_rdata,           //                  .rdata
		input  wire         link_reconfig_rready,          //                  .rready
		output wire         interrupt_irq,                 //         interrupt.irq
		input  wire         sysref_export,                 //            sysref.export
		output wire [0:0]   sync_export,                   //              sync.export
		output wire [3:0]   link_sof_export,               //          link_sof.export
		output wire [127:0] link_data_data,                //         link_data.data
		output wire         link_data_valid                //                  .valid
	);

	ad9680_jesd204_adi_jesd204_10_nfc5n3a ad9680_jesd204 (
		.sys_clk_clk                   (sys_clk_clk),                   //   input,    width = 1,           sys_clk.clk
		.sys_resetn_reset_n            (sys_resetn_reset_n),            //   input,    width = 1,        sys_resetn.reset_n
		.ref_clk_clk                   (ref_clk_clk),                   //   input,    width = 1,           ref_clk.clk
		.link_pll_reconfig_write       (link_pll_reconfig_write),       //   input,    width = 1, link_pll_reconfig.write
		.link_pll_reconfig_read        (link_pll_reconfig_read),        //   input,    width = 1,                  .read
		.link_pll_reconfig_address     (link_pll_reconfig_address),     //   input,   width = 10,                  .address
		.link_pll_reconfig_writedata   (link_pll_reconfig_writedata),   //   input,   width = 32,                  .writedata
		.link_pll_reconfig_readdata    (link_pll_reconfig_readdata),    //  output,   width = 32,                  .readdata
		.link_pll_reconfig_waitrequest (link_pll_reconfig_waitrequest), //  output,    width = 1,                  .waitrequest
		.link_clk_clk                  (link_clk_clk),                  //  output,    width = 1,          link_clk.clk
		.link_reset_reset              (link_reset_reset),              //  output,    width = 1,        link_reset.reset
		.link_management_awvalid       (link_management_awvalid),       //   input,    width = 1,   link_management.awvalid
		.link_management_awaddr        (link_management_awaddr),        //   input,   width = 12,                  .awaddr
		.link_management_awprot        (link_management_awprot),        //   input,    width = 3,                  .awprot
		.link_management_awready       (link_management_awready),       //  output,    width = 1,                  .awready
		.link_management_wvalid        (link_management_wvalid),        //   input,    width = 1,                  .wvalid
		.link_management_wdata         (link_management_wdata),         //   input,   width = 32,                  .wdata
		.link_management_wstrb         (link_management_wstrb),         //   input,    width = 4,                  .wstrb
		.link_management_wready        (link_management_wready),        //  output,    width = 1,                  .wready
		.link_management_bvalid        (link_management_bvalid),        //  output,    width = 1,                  .bvalid
		.link_management_bresp         (link_management_bresp),         //  output,    width = 2,                  .bresp
		.link_management_bready        (link_management_bready),        //   input,    width = 1,                  .bready
		.link_management_arvalid       (link_management_arvalid),       //   input,    width = 1,                  .arvalid
		.link_management_araddr        (link_management_araddr),        //   input,   width = 12,                  .araddr
		.link_management_arprot        (link_management_arprot),        //   input,    width = 3,                  .arprot
		.link_management_arready       (link_management_arready),       //  output,    width = 1,                  .arready
		.link_management_rvalid        (link_management_rvalid),        //  output,    width = 1,                  .rvalid
		.link_management_rresp         (link_management_rresp),         //  output,    width = 2,                  .rresp
		.link_management_rdata         (link_management_rdata),         //  output,   width = 32,                  .rdata
		.link_management_rready        (link_management_rready),        //   input,    width = 1,                  .rready
		.serial_data_rx_serial_data    (serial_data_rx_serial_data),    //   input,    width = 4,       serial_data.rx_serial_data
		.phy_reconfig_0_address        (phy_reconfig_0_address),        //   input,   width = 10,    phy_reconfig_0.address
		.phy_reconfig_0_read           (phy_reconfig_0_read),           //   input,    width = 1,                  .read
		.phy_reconfig_0_readdata       (phy_reconfig_0_readdata),       //  output,   width = 32,                  .readdata
		.phy_reconfig_0_waitrequest    (phy_reconfig_0_waitrequest),    //  output,    width = 1,                  .waitrequest
		.phy_reconfig_0_write          (phy_reconfig_0_write),          //   input,    width = 1,                  .write
		.phy_reconfig_0_writedata      (phy_reconfig_0_writedata),      //   input,   width = 32,                  .writedata
		.phy_reconfig_1_address        (phy_reconfig_1_address),        //   input,   width = 10,    phy_reconfig_1.address
		.phy_reconfig_1_read           (phy_reconfig_1_read),           //   input,    width = 1,                  .read
		.phy_reconfig_1_readdata       (phy_reconfig_1_readdata),       //  output,   width = 32,                  .readdata
		.phy_reconfig_1_waitrequest    (phy_reconfig_1_waitrequest),    //  output,    width = 1,                  .waitrequest
		.phy_reconfig_1_write          (phy_reconfig_1_write),          //   input,    width = 1,                  .write
		.phy_reconfig_1_writedata      (phy_reconfig_1_writedata),      //   input,   width = 32,                  .writedata
		.phy_reconfig_2_address        (phy_reconfig_2_address),        //   input,   width = 10,    phy_reconfig_2.address
		.phy_reconfig_2_read           (phy_reconfig_2_read),           //   input,    width = 1,                  .read
		.phy_reconfig_2_readdata       (phy_reconfig_2_readdata),       //  output,   width = 32,                  .readdata
		.phy_reconfig_2_waitrequest    (phy_reconfig_2_waitrequest),    //  output,    width = 1,                  .waitrequest
		.phy_reconfig_2_write          (phy_reconfig_2_write),          //   input,    width = 1,                  .write
		.phy_reconfig_2_writedata      (phy_reconfig_2_writedata),      //   input,   width = 32,                  .writedata
		.phy_reconfig_3_address        (phy_reconfig_3_address),        //   input,   width = 10,    phy_reconfig_3.address
		.phy_reconfig_3_read           (phy_reconfig_3_read),           //   input,    width = 1,                  .read
		.phy_reconfig_3_readdata       (phy_reconfig_3_readdata),       //  output,   width = 32,                  .readdata
		.phy_reconfig_3_waitrequest    (phy_reconfig_3_waitrequest),    //  output,    width = 1,                  .waitrequest
		.phy_reconfig_3_write          (phy_reconfig_3_write),          //   input,    width = 1,                  .write
		.phy_reconfig_3_writedata      (phy_reconfig_3_writedata),      //   input,   width = 32,                  .writedata
		.link_reconfig_awvalid         (link_reconfig_awvalid),         //   input,    width = 1,     link_reconfig.awvalid
		.link_reconfig_awaddr          (link_reconfig_awaddr),          //   input,   width = 14,                  .awaddr
		.link_reconfig_awprot          (link_reconfig_awprot),          //   input,    width = 3,                  .awprot
		.link_reconfig_awready         (link_reconfig_awready),         //  output,    width = 1,                  .awready
		.link_reconfig_wvalid          (link_reconfig_wvalid),          //   input,    width = 1,                  .wvalid
		.link_reconfig_wdata           (link_reconfig_wdata),           //   input,   width = 32,                  .wdata
		.link_reconfig_wstrb           (link_reconfig_wstrb),           //   input,    width = 4,                  .wstrb
		.link_reconfig_wready          (link_reconfig_wready),          //  output,    width = 1,                  .wready
		.link_reconfig_bvalid          (link_reconfig_bvalid),          //  output,    width = 1,                  .bvalid
		.link_reconfig_bresp           (link_reconfig_bresp),           //  output,    width = 2,                  .bresp
		.link_reconfig_bready          (link_reconfig_bready),          //   input,    width = 1,                  .bready
		.link_reconfig_arvalid         (link_reconfig_arvalid),         //   input,    width = 1,                  .arvalid
		.link_reconfig_araddr          (link_reconfig_araddr),          //   input,   width = 14,                  .araddr
		.link_reconfig_arprot          (link_reconfig_arprot),          //   input,    width = 3,                  .arprot
		.link_reconfig_arready         (link_reconfig_arready),         //  output,    width = 1,                  .arready
		.link_reconfig_rvalid          (link_reconfig_rvalid),          //  output,    width = 1,                  .rvalid
		.link_reconfig_rresp           (link_reconfig_rresp),           //  output,    width = 2,                  .rresp
		.link_reconfig_rdata           (link_reconfig_rdata),           //  output,   width = 32,                  .rdata
		.link_reconfig_rready          (link_reconfig_rready),          //   input,    width = 1,                  .rready
		.interrupt_irq                 (interrupt_irq),                 //  output,    width = 1,         interrupt.irq
		.sysref_export                 (sysref_export),                 //   input,    width = 1,            sysref.export
		.sync_export                   (sync_export),                   //  output,    width = 1,              sync.export
		.link_sof_export               (link_sof_export),               //  output,    width = 4,          link_sof.export
		.link_data_data                (link_data_data),                //  output,  width = 128,         link_data.data
		.link_data_valid               (link_data_valid)                //  output,    width = 1,                  .valid
	);

endmodule
