// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/15/2024 12:06:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PLCPU (
	KEY,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX7);
input 	[3:0] KEY;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[3]~input_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \cpu|hlt_logic~combout ;
wire \cpu|hlt_logic~clkctrl_outclk ;
wire \cpu|if_id_buffer|ID_opcode~5_combout ;
wire \cpu|id_stage|immed_gen|always0~2_combout ;
wire \cpu|id_stage|immed_gen|always0~5_combout ;
wire \cpu|id_stage|immed_gen|always0~3_combout ;
wire \cpu|id_stage|immed_gen|Immed~4_combout ;
wire \cpu|id_stage|immed_gen|Equal0~0_combout ;
wire \cpu|id_stage|immed_gen|Immed[0]~5_combout ;
wire \cpu|id_stage|immed_gen|always0~4_combout ;
wire \cpu|id_stage|comp|always0~11_combout ;
wire \cpu|id_stage|comp|always0~10_combout ;
wire \cpu|id_stage|cu|always0~0_combout ;
wire \cpu|id_ex_buffer|EX_regwrite~q ;
wire \cpu|ex_mem_buffer|MEM_regwrite~q ;
wire \cpu|mem_wb_buffer|WB_regwrite~q ;
wire \cpu|if_stage|inst_mem|inst_mem~9_combout ;
wire \cpu|if_id_buffer|ID_rd_ind~4_combout ;
wire \cpu|id_ex_buffer|EX_rd_ind~0_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~10_combout ;
wire \cpu|fu|comparator_mux_selB[0]~3_combout ;
wire \cpu|fu|comparator_mux_selB[0]~0_combout ;
wire \cpu|fu|comparator_mux_selB[0]~1_combout ;
wire \cpu|fu|comparator_mux_selB[0]~4_combout ;
wire \cpu|fu|always2~0_combout ;
wire \cpu|fu|comparator_mux_selB[0]~5_combout ;
wire \cpu|fu|comparator_mux_selB[1]~2_combout ;
wire \cpu|id_ex_buffer|EX_opcode~1_combout ;
wire \cpu|id_ex_buffer|EX_opcode~4_combout ;
wire \cpu|id_ex_buffer|EX_opcode~2_combout ;
wire \cpu|ex_stage|alu_oper|WideOr3~0_combout ;
wire \cpu|id_ex_buffer|EX_opcode~3_combout ;
wire \cpu|id_ex_buffer|EX_opcode~0_combout ;
wire \cpu|ex_stage|alu_oper|WideOr3~1_combout ;
wire \cpu|ex_stage|alu_oper|WideOr0~0_combout ;
wire \cpu|ex_stage|alu_oper|WideOr0~1_combout ;
wire \cpu|ex_stage|alu_oper|WideOr0~2_combout ;
wire \cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ;
wire \cpu|ex_stage|alu_oper|WideOr5~0_combout ;
wire \cpu|ex_stage|alu_oper|WideOr5~1_combout ;
wire \cpu|ex_stage|alu|Mux33~10_combout ;
wire \cpu|ex_stage|alu_oper|WideOr7~0_combout ;
wire \cpu|ex_stage|alu_oper|WideOr7~1_combout ;
wire \cpu|ex_stage|alu|Mux31~1_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~1_combout ;
wire \cpu|if_id_buffer|ID_rs1_ind~2_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~8_combout ;
wire \cpu|if_id_buffer|ID_rs1_ind~4_combout ;
wire \cpu|id_ex_buffer|EX_rs1_ind~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1_ind~1_combout ;
wire \cpu|fu|forwardA[0]~4_combout ;
wire \cpu|fu|Equal0~0_combout ;
wire \cpu|fu|Equal0~1_combout ;
wire \cpu|fu|forwardA[1]~2_combout ;
wire \cpu|fu|forwardA[1]~3_combout ;
wire \cpu|fu|forwardA[0]~5_combout ;
wire \cpu|id_stage|immed_gen|Immed[21]~6_combout ;
wire \cpu|id_stage|comp|always0~7_combout ;
wire \cpu|ex_stage|alu|Mux31~0_combout ;
wire \cpu|fu|forwardA[1]~6_combout ;
wire \cpu|fu|comparator_mux_selA[0]~0_combout ;
wire \cpu|fu|always1~0_combout ;
wire \cpu|fu|always1~1_combout ;
wire \cpu|fu|comparator_mux_selA[0]~1_combout ;
wire \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ;
wire \cpu|id_stage|target_address|Add0~220_combout ;
wire \cpu|id_stage|reg_file|Decoder0~2_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][26]~q ;
wire \cpu|id_stage|reg_file|Decoder0~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][26]~q ;
wire \cpu|id_stage|reg_file|Decoder0~1_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][26]~q ;
wire \cpu|id_stage|reg_file|Mux5~0_combout ;
wire \cpu|id_stage|reg_file|Mux5~1_combout ;
wire \cpu|id_stage|target_address|Add0~221_combout ;
wire \cpu|id_stage|target_address|Add0~281_combout ;
wire \cpu|id_stage|target_address|Add0~222_combout ;
wire \cpu|id_stage|target_address|Add0~118_combout ;
wire \cpu|id_stage|target_address|Add0~119_combout ;
wire \cpu|id_stage|target_address|Add0~132_combout ;
wire \cpu|id_stage|target_address|Add0~136_combout ;
wire \cpu|id_ex_buffer|EX_rs2_ind~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2_ind~0_combout ;
wire \cpu|fu|forwardB[2]~2_combout ;
wire \cpu|fu|forwardB[2]~3_combout ;
wire \cpu|fu|always0~0_combout ;
wire \cpu|fu|always0~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux13~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux13~1_combout ;
wire \cpu|id_ex_buffer|EX_PC~23_combout ;
wire \cpu|ex_stage|alu_oper1|Mux30~1_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][1]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][1]~q ;
wire \cpu|id_stage|reg_file|Mux30~0_combout ;
wire \cpu|id_stage|reg_file|Mux30~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~23_combout ;
wire \cpu|ex_stage|alu_oper1|Mux30~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux30~2_combout ;
wire \cpu|ex_stage|alu|Add0~23_combout ;
wire \cpu|fu|forwardB[0]~5_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][0]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][0]~q ;
wire \cpu|id_stage|reg_file|Mux63~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][0]~q ;
wire \cpu|id_stage|reg_file|Mux63~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~24_combout ;
wire \cpu|ex_stage|alu_oper2|Mux31~0_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~2_combout ;
wire \cpu|id_ex_buffer|EX_Immed~8_combout ;
wire \cpu|ex_stage|alu_oper2|Mux31~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux31~2_combout ;
wire \cpu|ex_stage|alu|Add0~24_combout ;
wire \cpu|ex_stage|alu|Add0~26_cout ;
wire \cpu|ex_stage|alu|Add0~27_combout ;
wire \cpu|ex_stage|alu|Mux2~2_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~47_combout ;
wire \cpu|id_ex_buffer|EX_Immed~6_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][3]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][3]~q ;
wire \cpu|id_stage|reg_file|Mux60~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][3]~q ;
wire \cpu|id_stage|reg_file|Mux60~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~21_combout ;
wire \cpu|ex_stage|alu_oper2|Mux28~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux28~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux28~combout ;
wire \cpu|ex_stage|alu|Mux31~3_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][4]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][4]~q ;
wire \cpu|id_stage|reg_file|Mux59~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][4]~q ;
wire \cpu|id_stage|reg_file|Mux59~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~20_combout ;
wire \cpu|id_ex_buffer|EX_Immed~5_combout ;
wire \cpu|ex_stage|alu_oper2|Mux27~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux27~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux27~combout ;
wire \cpu|id_ex_buffer|EX_Immed~1_combout ;
wire \cpu|id_ex_buffer|EX_Immed~4_combout ;
wire \cpu|ex_stage|alu|Mux31~14_combout ;
wire \cpu|ex_stage|alu|Add0~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~8_combout ;
wire \cpu|ex_stage|alu_oper1|Mux15~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][16]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][16]~q ;
wire \cpu|id_stage|reg_file|Mux15~0_combout ;
wire \cpu|id_stage|reg_file|Mux15~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~8_combout ;
wire \cpu|ex_stage|alu_oper1|Mux15~1_combout ;
wire \cpu|id_ex_buffer|EX_PC~9_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][15]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][15]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][15]~q ;
wire \cpu|id_stage|reg_file|Mux48~0_combout ;
wire \cpu|id_stage|reg_file|Mux48~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~9_combout ;
wire \cpu|ex_stage|alu_oper2|Mux16~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux16~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux16~combout ;
wire \cpu|ex_stage|alu|Mux17~5_combout ;
wire \cpu|ex_stage|alu|Mux33~12_combout ;
wire \cpu|ex_stage|alu|Mux17~6_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][30]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][30]~q ;
wire \cpu|id_stage|reg_file|Mux33~0_combout ;
wire \cpu|id_stage|reg_file|Mux33~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~27_combout ;
wire \cpu|id_ex_buffer|EX_Immed~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux5~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux1~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux1~1_combout ;
wire \cpu|ex_stage|alu|Mux32~1_combout ;
wire \cpu|id_ex_buffer|EX_PC~19_combout ;
wire \cpu|ex_stage|alu_oper1|Mux26~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~19_combout ;
wire \cpu|ex_stage|alu_oper1|Mux26~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~41_combout ;
wire \cpu|id_ex_buffer|EX_PC~18_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][6]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][6]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][6]~q ;
wire \cpu|id_stage|reg_file|Mux57~0_combout ;
wire \cpu|id_stage|reg_file|Mux57~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~18_combout ;
wire \cpu|ex_stage|alu_oper2|Mux25~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux25~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux25~combout ;
wire \cpu|ex_stage|alu|Mux8~3_combout ;
wire \cpu|ex_stage|alu|Mux8~2_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][14]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][14]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][14]~q ;
wire \cpu|id_stage|reg_file|Mux49~0_combout ;
wire \cpu|id_stage|reg_file|Mux49~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~10_combout ;
wire \cpu|ex_stage|alu_oper2|Mux17~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux17~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux17~combout ;
wire \cpu|ex_stage|alu|Mux16~2_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][8]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][8]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][8]~q ;
wire \cpu|id_stage|reg_file|Mux55~0_combout ;
wire \cpu|id_stage|reg_file|Mux55~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~16_combout ;
wire \cpu|ex_stage|alu_oper2|Mux23~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux23~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux23~combout ;
wire \cpu|ex_stage|alu|Add0~16_combout ;
wire \cpu|id_ex_buffer|EX_PC~17_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][7]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][7]~q ;
wire \cpu|id_stage|reg_file|Mux56~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][7]~q ;
wire \cpu|id_stage|reg_file|Mux56~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~17_combout ;
wire \cpu|ex_stage|alu_oper2|Mux24~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux24~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux24~combout ;
wire \cpu|ex_stage|alu|Mux29~9_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][9]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][9]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][9]~q ;
wire \cpu|id_stage|reg_file|Mux54~0_combout ;
wire \cpu|id_stage|reg_file|Mux54~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~15_combout ;
wire \cpu|ex_stage|alu_oper2|Mux22~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux22~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux22~combout ;
wire \cpu|ex_stage|alu|Mux11~2_combout ;
wire \cpu|ex_stage|alu|Mux11~6_combout ;
wire \cpu|ex_stage|alu|Add0~15_combout ;
wire \cpu|ex_stage|alu|Add0~44 ;
wire \cpu|ex_stage|alu|Add0~45_combout ;
wire \cpu|ex_stage|alu|Mux17~2_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][22]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][22]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][22]~q ;
wire \cpu|id_stage|reg_file|Mux41~0_combout ;
wire \cpu|id_stage|reg_file|Mux41~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~2_combout ;
wire \cpu|ex_stage|alu_oper2|Mux9~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux9~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux9~combout ;
wire \cpu|ex_stage|alu|Mux24~2_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~30_combout ;
wire \cpu|id_ex_buffer|EX_PC~1_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][11]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][11]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][11]~q ;
wire \cpu|id_stage|reg_file|Mux52~0_combout ;
wire \cpu|id_stage|reg_file|Mux52~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~13_combout ;
wire \cpu|ex_stage|alu_oper2|Mux20~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux20~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux20~combout ;
wire \cpu|ex_stage|alu|Add0~13_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][10]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][10]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][10]~q ;
wire \cpu|id_stage|reg_file|Mux53~0_combout ;
wire \cpu|id_stage|reg_file|Mux53~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~14_combout ;
wire \cpu|ex_stage|alu_oper2|Mux21~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux21~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux21~combout ;
wire \cpu|ex_stage|alu|Mux12~2_combout ;
wire \cpu|ex_stage|alu|Add0~14_combout ;
wire \cpu|ex_stage|alu|Add0~46 ;
wire \cpu|ex_stage|alu|Add0~47_combout ;
wire \cpu|ex_stage|alu|Mux17~3_combout ;
wire \cpu|ex_stage|alu|Mux17~4_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~17_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~68_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~3_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~69_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~70_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~40_combout ;
wire \cpu|id_ex_buffer|EX_PC~22_combout ;
wire \cpu|ex_stage|alu_oper1|Mux29~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][2]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][2]~q ;
wire \cpu|id_stage|reg_file|Mux29~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][2]~q ;
wire \cpu|id_stage|reg_file|Mux29~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~22_combout ;
wire \cpu|ex_stage|alu_oper1|Mux29~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~71_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~72_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~73_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~76_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][24]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][24]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][24]~q ;
wire \cpu|id_stage|reg_file|Mux39~0_combout ;
wire \cpu|id_stage|reg_file|Mux39~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux7~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux7~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux7~combout ;
wire \cpu|ex_stage|alu|Mux26~6_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~15_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~14_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~16_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~18_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~19_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~20_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~13_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~21_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~11_combout ;
wire \cpu|id_ex_buffer|EX_PC~3_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][21]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][21]~q ;
wire \cpu|id_stage|reg_file|Mux42~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][21]~q ;
wire \cpu|id_stage|reg_file|Mux42~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~3_combout ;
wire \cpu|ex_stage|alu_oper2|Mux10~0_combout ;
wire \cpu|id_ex_buffer|EX_Immed~2_combout ;
wire \cpu|ex_stage|alu_oper2|Mux10~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux10~combout ;
wire \cpu|ex_stage|alu|Mux23~2_combout ;
wire \cpu|ex_stage|alu|Mux23~6_combout ;
wire \cpu|ex_stage|alu|Add0~3_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][20]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][20]~feeder_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][20]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][20]~q ;
wire \cpu|id_stage|reg_file|Mux43~0_combout ;
wire \cpu|id_stage|reg_file|Mux43~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~4_combout ;
wire \cpu|ex_stage|alu_oper2|Mux11~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux11~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux11~combout ;
wire \cpu|ex_stage|alu|Add0~4_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][29]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][29]~q ;
wire \cpu|id_stage|reg_file|Mux34~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][29]~q ;
wire \cpu|id_stage|reg_file|Mux34~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~28_combout ;
wire \cpu|ex_stage|alu_oper2|Mux2~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux2~1_combout ;
wire \cpu|ex_stage|alu|Add0~89_combout ;
wire \cpu|ex_stage|alu|Add0~86_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][27]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][27]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][27]~q ;
wire \cpu|id_stage|reg_file|Mux36~0_combout ;
wire \cpu|id_stage|reg_file|Mux36~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~30_combout ;
wire \cpu|ex_stage|alu_oper2|Mux4~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux4~1_combout ;
wire \cpu|ex_stage|alu|Add0~83_combout ;
wire \cpu|id_stage|reg_file|Mux37~0_combout ;
wire \cpu|id_stage|reg_file|Mux37~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~31_combout ;
wire \cpu|ex_stage|alu_oper2|Mux5~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux5~2_combout ;
wire \cpu|ex_stage|alu|Add0~80_combout ;
wire \cpu|id_ex_buffer|EX_PC~30_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][25]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][25]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][25]~q ;
wire \cpu|id_stage|reg_file|Mux38~0_combout ;
wire \cpu|id_stage|reg_file|Mux38~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~25_combout ;
wire \cpu|ex_stage|alu_oper2|Mux6~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux6~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux6~combout ;
wire \cpu|ex_stage|alu|Mux27~6_combout ;
wire \cpu|ex_stage|alu|Add0~77_combout ;
wire \cpu|ex_stage|alu|Add0~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][23]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][23]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][23]~q ;
wire \cpu|id_stage|reg_file|Mux40~0_combout ;
wire \cpu|id_stage|reg_file|Mux40~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux8~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux8~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux8~combout ;
wire \cpu|ex_stage|alu|Add0~1_combout ;
wire \cpu|ex_stage|alu|Add0~2_combout ;
wire \cpu|ex_stage|alu|Add0~70 ;
wire \cpu|ex_stage|alu|Add0~72 ;
wire \cpu|ex_stage|alu|Add0~74 ;
wire \cpu|ex_stage|alu|Add0~76 ;
wire \cpu|ex_stage|alu|Add0~78_combout ;
wire \cpu|ex_stage|alu|Mux29~8_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~38_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~39_combout ;
wire \cpu|id_ex_buffer|EX_PC~5_combout ;
wire \cpu|ex_stage|alu_oper1|Mux12~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][19]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][19]~q ;
wire \cpu|id_stage|reg_file|Mux12~0_combout ;
wire \cpu|id_stage|reg_file|Mux12~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~5_combout ;
wire \cpu|ex_stage|alu_oper1|Mux12~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~36_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~55_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~74_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~75_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~72_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~73_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~76_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~77_combout ;
wire \cpu|ex_stage|alu|Mux33~15_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~62_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~63_combout ;
wire \cpu|ex_stage|alu|Mux20~9_combout ;
wire \cpu|ex_stage|alu|Mux33~16_combout ;
wire \cpu|ex_stage|alu|Mux20~6_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~38_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~39_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~32_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~33_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~34_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~95_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~4_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][31]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][31]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][31]~q ;
wire \cpu|id_stage|reg_file|Mux0~0_combout ;
wire \cpu|id_stage|reg_file|Mux0~1_combout ;
wire \cpu|id_stage|target_address|Add0~238_combout ;
wire \cpu|id_stage|target_address|Add0~239_combout ;
wire \cpu|id_stage|target_address|Add0~283_combout ;
wire \cpu|id_stage|target_address|Add0~240_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][28]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][28]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][28]~q ;
wire \cpu|id_stage|reg_file|Mux3~0_combout ;
wire \cpu|id_stage|reg_file|Mux3~1_combout ;
wire \cpu|id_stage|target_address|Add0~214_combout ;
wire \cpu|id_stage|target_address|Add0~215_combout ;
wire \cpu|id_stage|target_address|Add0~279_combout ;
wire \cpu|id_stage|target_address|Add0~216_combout ;
wire \cpu|id_stage|target_address|Add0~229 ;
wire \cpu|id_stage|target_address|Add0~230_combout ;
wire \cpu|id_stage|target_address|Add0~250_combout ;
wire \cpu|id_stage|reg_file|Mux4~0_combout ;
wire \cpu|id_stage|reg_file|Mux4~1_combout ;
wire \cpu|id_stage|target_address|Add0~217_combout ;
wire \cpu|id_stage|target_address|Add0~218_combout ;
wire \cpu|id_stage|target_address|Add0~280_combout ;
wire \cpu|id_stage|target_address|Add0~219_combout ;
wire \cpu|id_stage|target_address|Add0~231 ;
wire \cpu|id_stage|target_address|Add0~233 ;
wire \cpu|id_stage|target_address|Add0~234_combout ;
wire \cpu|id_stage|target_address|Add0~236_combout ;
wire \cpu|id_stage|reg_file|Mux2~0_combout ;
wire \cpu|id_stage|reg_file|Mux2~1_combout ;
wire \cpu|id_stage|target_address|Add0~211_combout ;
wire \cpu|id_stage|target_address|Add0~212_combout ;
wire \cpu|id_stage|target_address|Add0~278_combout ;
wire \cpu|id_stage|target_address|Add0~213_combout ;
wire \cpu|id_stage|target_address|Add0~235 ;
wire \cpu|id_stage|target_address|Add0~245 ;
wire \cpu|id_stage|target_address|Add0~246_combout ;
wire \cpu|id_stage|target_address|Add0~248_combout ;
wire \cpu|id_ex_buffer|EX_PC~27_combout ;
wire \cpu|ex_stage|alu_oper1|Mux0~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~27_combout ;
wire \cpu|ex_stage|alu_oper1|Mux0~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~5_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~26_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~4_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~5_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~80_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~78_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~79_combout ;
wire \cpu|ex_stage|alu|Mux14~4_combout ;
wire \cpu|ex_stage|alu|Mux14~5_combout ;
wire \cpu|ex_stage|alu|Mux14~6_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][12]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][12]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][12]~q ;
wire \cpu|id_stage|reg_file|Mux51~0_combout ;
wire \cpu|id_stage|reg_file|Mux51~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~12_combout ;
wire \cpu|ex_stage|alu_oper2|Mux19~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux19~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux19~combout ;
wire \cpu|ex_stage|alu|Add0~12_combout ;
wire \cpu|ex_stage|alu|Add0~50 ;
wire \cpu|ex_stage|alu|Add0~51_combout ;
wire \cpu|ex_stage|alu|Mux14~3_combout ;
wire \cpu|ex_stage|alu|Mux14~7_combout ;
wire \cpu|ex_stage|alu|Mux14~2_combout ;
wire \cpu|ex_stage|alu|Mux14~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~12_combout ;
wire \cpu|ex_stage|alu_oper1|Mux19~0_combout ;
wire \cpu|id_stage|reg_file|Mux19~0_combout ;
wire \cpu|id_stage|reg_file|Mux19~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~12_combout ;
wire \cpu|ex_stage|alu_oper1|Mux19~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~49_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~50_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~51_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~33_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~52_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~53_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~61_combout ;
wire \cpu|ex_stage|alu|Mux20~7_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][18]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][18]~q ;
wire \cpu|id_stage|reg_file|Mux45~0_combout ;
wire \cpu|id_stage|reg_file|Mux45~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~6_combout ;
wire \cpu|ex_stage|alu_oper2|Mux13~2_combout ;
wire \cpu|ex_stage|alu_oper2|Mux13~3_combout ;
wire \cpu|ex_stage|alu_oper2|Mux13~combout ;
wire \cpu|ex_stage|alu|Add0~6_combout ;
wire \cpu|id_stage|reg_file|reg_file[3][17]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][17]~q ;
wire \cpu|id_stage|reg_file|Mux46~0_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][17]~q ;
wire \cpu|id_stage|reg_file|Mux46~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~7_combout ;
wire \cpu|ex_stage|alu_oper2|Mux14~0_combout ;
wire \cpu|id_ex_buffer|EX_Immed~3_combout ;
wire \cpu|ex_stage|alu_oper2|Mux14~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux14~combout ;
wire \cpu|ex_stage|alu|Add0~7_combout ;
wire \cpu|ex_stage|alu|Add0~60 ;
wire \cpu|ex_stage|alu|Add0~62 ;
wire \cpu|ex_stage|alu|Add0~63_combout ;
wire \cpu|ex_stage|alu|Mux20~5_combout ;
wire \cpu|ex_stage|alu|Mux20~8_combout ;
wire \cpu|ex_stage|alu|Mux20~4_combout ;
wire \cpu|ex_stage|alu|Mux20~10_combout ;
wire \cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][18]~q ;
wire \cpu|id_stage|reg_file|Mux13~0_combout ;
wire \cpu|id_stage|reg_file|Mux13~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~6_combout ;
wire \cpu|id_ex_buffer|EX_PC~6_combout ;
wire \cpu|ex_stage|alu_oper1|Mux13~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux13~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~37_combout ;
wire \cpu|ex_stage|alu|Mux27~2_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~42_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~43_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~44_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~45_combout ;
wire \cpu|ex_stage|alu|Mux33~11_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~46_combout ;
wire \cpu|ex_stage|alu|Mux27~3_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][5]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][5]~q ;
wire \cpu|id_stage|reg_file|Mux58~0_combout ;
wire \cpu|id_stage|reg_file|Mux58~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~19_combout ;
wire \cpu|ex_stage|alu_oper2|Mux26~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux26~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux26~combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~24_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~23_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][13]~q ;
wire \cpu|id_stage|reg_file|reg_file[3][13]~q ;
wire \cpu|id_stage|reg_file|reg_file[1][13]~q ;
wire \cpu|id_stage|reg_file|Mux50~0_combout ;
wire \cpu|id_stage|reg_file|Mux50~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~11_combout ;
wire \cpu|ex_stage|alu_oper2|Mux18~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux18~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux18~combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~25_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~22_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~26_combout ;
wire \cpu|ex_stage|alu|Mux27~8_combout ;
wire \cpu|ex_stage|alu|Mux27~4_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~14_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~7_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~15_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~12_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~13_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~16_combout ;
wire \cpu|ex_stage|alu|Mux29~10_combout ;
wire \cpu|ex_stage|alu|Mux27~5_combout ;
wire \cpu|ex_stage|alu|Mux27~7_combout ;
wire \cpu|ex_stage|alu_oper1|Mux6~0_combout ;
wire \cpu|id_stage|reg_file|Mux6~0_combout ;
wire \cpu|id_stage|reg_file|Mux6~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~30_combout ;
wire \cpu|ex_stage|alu_oper1|Mux6~1_combout ;
wire \cpu|ex_stage|alu|Add0~79 ;
wire \cpu|ex_stage|alu|Add0~82 ;
wire \cpu|ex_stage|alu|Add0~85 ;
wire \cpu|ex_stage|alu|Add0~88 ;
wire \cpu|ex_stage|alu|Add0~90_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~84_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~85_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~86_combout ;
wire \cpu|ex_stage|alu|Mux31~4_combout ;
wire \cpu|ex_stage|alu|concat~1_combout ;
wire \cpu|ex_stage|alu|Mux31~6_combout ;
wire \cpu|ex_stage|alu|Mux31~5_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~108_combout ;
wire \cpu|ex_stage|alu|Mux31~10_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~87_combout ;
wire \cpu|ex_stage|alu|Mux31~2_combout ;
wire \cpu|ex_stage|alu|Mux31~8_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~7_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~34_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~88_combout ;
wire \cpu|ex_stage|alu|Mux31~9_combout ;
wire \cpu|ex_stage|alu|Mux31~11_combout ;
wire \cpu|ex_stage|alu|Mux31~7_combout ;
wire \cpu|ex_stage|alu|Mux31~12_combout ;
wire \cpu|ex_stage|alu|Mux31~13_combout ;
wire \cpu|ex_stage|alu|Mux31~15_combout ;
wire \cpu|id_ex_buffer|EX_PC~25_combout ;
wire \cpu|ex_stage|alu_oper1|Mux2~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~25_combout ;
wire \cpu|ex_stage|alu_oper1|Mux2~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~22_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~23_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~8_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~86_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~87_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~88_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~24_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~89_combout ;
wire \cpu|ex_stage|alu|Mux21~9_combout ;
wire \cpu|ex_stage|alu|Mux21~5_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~6_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~65_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~67_combout ;
wire \cpu|ex_stage|alu|Mux21~6_combout ;
wire \cpu|ex_stage|alu|Mux21~7_combout ;
wire \cpu|ex_stage|alu|Add0~64 ;
wire \cpu|ex_stage|alu|Add0~65_combout ;
wire \cpu|ex_stage|alu|Mux21~8_combout ;
wire \cpu|ex_stage|alu|Mux21~4_combout ;
wire \cpu|ex_stage|alu|Mux21~10_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][19]~q ;
wire \cpu|id_stage|reg_file|Mux44~0_combout ;
wire \cpu|id_stage|reg_file|Mux44~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~5_combout ;
wire \cpu|ex_stage|alu_oper2|Mux12~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux12~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux12~combout ;
wire \cpu|ex_stage|alu|Add0~5_combout ;
wire \cpu|ex_stage|alu|Add0~66 ;
wire \cpu|ex_stage|alu|Add0~68 ;
wire \cpu|ex_stage|alu|Add0~69_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~101_combout ;
wire \cpu|ex_stage|alu|Mux23~3_combout ;
wire \cpu|ex_stage|alu|Mux23~4_combout ;
wire \cpu|ex_stage|alu|Mux23~5_combout ;
wire \cpu|ex_stage|alu|Mux23~7_combout ;
wire \cpu|ex_stage|alu|Mux23~8_combout ;
wire \cpu|ex_stage|alu_oper1|Mux10~0_combout ;
wire \cpu|id_stage|reg_file|Mux10~0_combout ;
wire \cpu|id_stage|reg_file|Mux10~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~3_combout ;
wire \cpu|ex_stage|alu_oper1|Mux10~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~10_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~12_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~8_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~9_combout ;
wire \cpu|ex_stage|alu|Mux26~2_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~2_combout ;
wire \cpu|ex_stage|alu|Mux26~3_combout ;
wire \cpu|ex_stage|alu|Mux26~8_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~9_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~6_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~10_combout ;
wire \cpu|ex_stage|alu|Mux26~4_combout ;
wire \cpu|ex_stage|alu|Mux26~5_combout ;
wire \cpu|ex_stage|alu|Add0~75_combout ;
wire \cpu|ex_stage|alu|Mux26~7_combout ;
wire \cpu|id_ex_buffer|EX_PC~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux7~0_combout ;
wire \cpu|id_stage|reg_file|Mux7~0_combout ;
wire \cpu|id_stage|reg_file|Mux7~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux7~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~75_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~77_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~74_combout ;
wire \cpu|ex_stage|alu|Mux29~12_combout ;
wire \cpu|ex_stage|alu|Mux29~13_combout ;
wire \cpu|ex_stage|alu|Mux29~11_combout ;
wire \cpu|ex_stage|alu|Mux29~14_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~25_combout ;
wire \cpu|ex_stage|alu|Mux29~15_combout ;
wire \cpu|ex_stage|alu|Mux29~18_combout ;
wire \cpu|ex_stage|alu|Add0~84_combout ;
wire \cpu|ex_stage|alu|Mux29~16_combout ;
wire \cpu|ex_stage|alu|Mux29~17_combout ;
wire \cpu|id_ex_buffer|EX_PC~29_combout ;
wire \cpu|ex_stage|alu_oper1|Mux4~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~29_combout ;
wire \cpu|ex_stage|alu_oper1|Mux4~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~17_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~18_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~19_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~20_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~64_combout ;
wire \cpu|ex_stage|alu|Mux12~4_combout ;
wire \cpu|ex_stage|alu|Mux12~5_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~83_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~84_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~85_combout ;
wire \cpu|ex_stage|alu|Mux12~6_combout ;
wire \cpu|ex_stage|alu|Mux12~3_combout ;
wire \cpu|ex_stage|alu|Mux12~7_combout ;
wire \cpu|ex_stage|alu|Mux12~8_combout ;
wire \cpu|id_stage|reg_file|Mux21~0_combout ;
wire \cpu|id_stage|reg_file|Mux21~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~14_combout ;
wire \cpu|id_ex_buffer|EX_PC~14_combout ;
wire \cpu|ex_stage|alu_oper1|Mux21~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux21~1_combout ;
wire \cpu|ex_stage|alu|Add0~48 ;
wire \cpu|ex_stage|alu|Add0~49_combout ;
wire \cpu|ex_stage|alu|Mux13~3_combout ;
wire \cpu|ex_stage|alu|Mux13~4_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~81_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~92_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~93_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~94_combout ;
wire \cpu|ex_stage|alu|Mux13~5_combout ;
wire \cpu|ex_stage|alu|Mux13~6_combout ;
wire \cpu|ex_stage|alu|Mux13~7_combout ;
wire \cpu|ex_stage|alu|Mux13~2_combout ;
wire \cpu|ex_stage|alu|Mux13~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~13_combout ;
wire \cpu|ex_stage|alu_oper1|Mux20~0_combout ;
wire \cpu|id_stage|reg_file|Mux20~0_combout ;
wire \cpu|id_stage|reg_file|Mux20~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~13_combout ;
wire \cpu|ex_stage|alu_oper1|Mux20~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~31_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~32_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~35_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~56_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~57_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~52_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~58_combout ;
wire \cpu|ex_stage|alu|Mux19~2_combout ;
wire \cpu|ex_stage|alu|Mux19~5_combout ;
wire \cpu|ex_stage|alu|Mux19~6_combout ;
wire \cpu|ex_stage|alu|Mux19~4_combout ;
wire \cpu|ex_stage|alu|Add0~61_combout ;
wire \cpu|ex_stage|alu|Mux19~7_combout ;
wire \cpu|ex_stage|alu|Mux19~3_combout ;
wire \cpu|ex_stage|alu|Mux19~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~7_combout ;
wire \cpu|ex_stage|alu_oper1|Mux14~0_combout ;
wire \cpu|id_stage|reg_file|Mux14~0_combout ;
wire \cpu|id_stage|reg_file|Mux14~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~7_combout ;
wire \cpu|ex_stage|alu_oper1|Mux14~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~0_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~66_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~94_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~92_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~107_combout ;
wire \cpu|ex_stage|alu|Mux25~3_combout ;
wire \cpu|ex_stage|alu|Mux25~4_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~93_combout ;
wire \cpu|ex_stage|alu|Mux25~5_combout ;
wire \cpu|ex_stage|alu|Mux25~6_combout ;
wire \cpu|ex_stage|alu|Add0~73_combout ;
wire \cpu|ex_stage|alu|Mux25~7_combout ;
wire \cpu|ex_stage|alu|Mux25~2_combout ;
wire \cpu|ex_stage|alu|Mux25~8_combout ;
wire \cpu|ex_stage|alu_oper1|Mux8~0_combout ;
wire \cpu|id_stage|reg_file|Mux8~0_combout ;
wire \cpu|id_stage|reg_file|Mux8~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~1_combout ;
wire \cpu|ex_stage|alu_oper1|Mux8~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~29_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~31_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~97_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~98_combout ;
wire \cpu|ex_stage|alu|Mux22~4_combout ;
wire \cpu|ex_stage|alu|Mux22~5_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~83_combout ;
wire \cpu|ex_stage|alu|Mux22~6_combout ;
wire \cpu|ex_stage|alu|Add0~67_combout ;
wire \cpu|ex_stage|alu|Mux22~3_combout ;
wire \cpu|ex_stage|alu|Mux22~7_combout ;
wire \cpu|ex_stage|alu|Mux22~2_combout ;
wire \cpu|ex_stage|alu|Mux22~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~4_combout ;
wire \cpu|ex_stage|alu_oper1|Mux11~0_combout ;
wire \cpu|id_stage|reg_file|Mux11~0_combout ;
wire \cpu|id_stage|reg_file|Mux11~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~4_combout ;
wire \cpu|ex_stage|alu_oper1|Mux11~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~47_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~48_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~89_combout ;
wire \cpu|ex_stage|alu|Mux24~4_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~103_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~104_combout ;
wire \cpu|ex_stage|alu|Mux24~5_combout ;
wire \cpu|ex_stage|alu|Mux24~6_combout ;
wire \cpu|ex_stage|alu|Mux24~3_combout ;
wire \cpu|ex_stage|alu|Add0~71_combout ;
wire \cpu|ex_stage|alu|Mux24~7_combout ;
wire \cpu|ex_stage|alu|Mux24~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~2_combout ;
wire \cpu|ex_stage|alu_oper1|Mux9~0_combout ;
wire \cpu|id_stage|reg_file|Mux9~0_combout ;
wire \cpu|id_stage|reg_file|Mux9~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~2_combout ;
wire \cpu|ex_stage|alu_oper1|Mux9~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~53_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~54_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~100_combout ;
wire \cpu|ex_stage|alu|Mux15~4_combout ;
wire \cpu|ex_stage|alu|Mux15~5_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~99_combout ;
wire \cpu|ex_stage|alu|Mux15~6_combout ;
wire \cpu|ex_stage|alu|Mux15~3_combout ;
wire \cpu|ex_stage|alu|Add0~11_combout ;
wire \cpu|ex_stage|alu|Add0~52 ;
wire \cpu|ex_stage|alu|Add0~53_combout ;
wire \cpu|ex_stage|alu|Mux15~7_combout ;
wire \cpu|ex_stage|alu|Mux15~2_combout ;
wire \cpu|ex_stage|alu|Mux15~8_combout ;
wire \cpu|id_stage|reg_file|Mux18~0_combout ;
wire \cpu|id_stage|reg_file|Mux18~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~11_combout ;
wire \cpu|id_ex_buffer|EX_PC~11_combout ;
wire \cpu|ex_stage|alu_oper1|Mux18~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux18~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~37_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~60_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~63_combout ;
wire \cpu|ex_stage|alu|Mux11~3_combout ;
wire \cpu|ex_stage|alu|Mux11~4_combout ;
wire \cpu|ex_stage|alu|Mux11~5_combout ;
wire \cpu|ex_stage|alu|Mux11~7_combout ;
wire \cpu|ex_stage|alu|Mux11~8_combout ;
wire \cpu|id_ex_buffer|EX_PC~15_combout ;
wire \cpu|ex_stage|alu_oper1|Mux22~0_combout ;
wire \cpu|id_stage|reg_file|Mux22~0_combout ;
wire \cpu|id_stage|reg_file|Mux22~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~15_combout ;
wire \cpu|ex_stage|alu_oper1|Mux22~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~79_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~41_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~90_combout ;
wire \cpu|ex_stage|alu|Mux9~0_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~105_combout ;
wire \cpu|ex_stage|alu|Mux9~1_combout ;
wire \cpu|ex_stage|alu|Mux9~2_combout ;
wire \cpu|ex_stage|alu|Mux9~3_combout ;
wire \cpu|ex_stage|alu|Mux9~4_combout ;
wire \cpu|ex_stage|alu|Add0~17_combout ;
wire \cpu|ex_stage|alu|Add0~18_combout ;
wire \cpu|ex_stage|alu|Add0~19_combout ;
wire \cpu|ex_stage|alu|Add0~20_combout ;
wire \cpu|ex_stage|alu|Add0~21_combout ;
wire \cpu|ex_stage|alu|Add0~22_combout ;
wire \cpu|ex_stage|alu|Add0~30 ;
wire \cpu|ex_stage|alu|Add0~32 ;
wire \cpu|ex_stage|alu|Add0~34 ;
wire \cpu|ex_stage|alu|Add0~36 ;
wire \cpu|ex_stage|alu|Add0~38 ;
wire \cpu|ex_stage|alu|Add0~40 ;
wire \cpu|ex_stage|alu|Add0~41_combout ;
wire \cpu|ex_stage|alu|Mux9~5_combout ;
wire \cpu|ex_stage|alu|Mux9~6_combout ;
wire \cpu|ex_stage|alu_oper1|Mux24~0_combout ;
wire \cpu|id_stage|reg_file|Mux24~0_combout ;
wire \cpu|id_stage|reg_file|Mux24~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~17_combout ;
wire \cpu|ex_stage|alu_oper1|Mux24~1_combout ;
wire \cpu|ex_stage|alu|Add0~42 ;
wire \cpu|ex_stage|alu|Add0~43_combout ;
wire \cpu|ex_stage|alu|Mux10~4_combout ;
wire \cpu|ex_stage|alu|Mux10~5_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~35_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~40_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~42_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~43_combout ;
wire \cpu|ex_stage|alu|Mux10~6_combout ;
wire \cpu|ex_stage|alu|Mux10~3_combout ;
wire \cpu|ex_stage|alu|Mux10~7_combout ;
wire \cpu|ex_stage|alu|Mux10~2_combout ;
wire \cpu|ex_stage|alu|Mux10~8_combout ;
wire \cpu|id_stage|reg_file|Mux23~0_combout ;
wire \cpu|id_stage|reg_file|Mux23~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~16_combout ;
wire \cpu|id_ex_buffer|EX_PC~16_combout ;
wire \cpu|ex_stage|alu_oper1|Mux23~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux23~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~59_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~60_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~90_combout ;
wire \cpu|ex_stage|alu|Mux16~4_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~109_combout ;
wire \cpu|ex_stage|alu|Mux16~5_combout ;
wire \cpu|ex_stage|alu|Mux16~6_combout ;
wire \cpu|ex_stage|alu|Mux16~3_combout ;
wire \cpu|ex_stage|alu|Add0~10_combout ;
wire \cpu|ex_stage|alu|Add0~54 ;
wire \cpu|ex_stage|alu|Add0~55_combout ;
wire \cpu|ex_stage|alu|Mux16~7_combout ;
wire \cpu|ex_stage|alu|Mux16~8_combout ;
wire \cpu|id_stage|reg_file|Mux17~0_combout ;
wire \cpu|id_stage|reg_file|Mux17~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~10_combout ;
wire \cpu|id_ex_buffer|EX_PC~10_combout ;
wire \cpu|ex_stage|alu_oper1|Mux17~0_combout ;
wire \cpu|ex_stage|alu_oper1|Mux17~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~59_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~82_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~102_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~78_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~80_combout ;
wire \cpu|ex_stage|alu|Mux8~0_combout ;
wire \cpu|ex_stage|alu|Mux8~1_combout ;
wire \cpu|ex_stage|alu|Mux8~4_combout ;
wire \cpu|ex_stage|alu|Add0~39_combout ;
wire \cpu|ex_stage|alu|Mux8~5_combout ;
wire \cpu|ex_stage|alu|Mux8~6_combout ;
wire \cpu|ex_stage|alu_oper1|Mux25~0_combout ;
wire \cpu|id_stage|reg_file|Mux25~0_combout ;
wire \cpu|id_stage|reg_file|Mux25~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~18_combout ;
wire \cpu|ex_stage|alu_oper1|Mux25~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~57_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~58_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~91_combout ;
wire \cpu|ex_stage|alu|Mux32~4_combout ;
wire \cpu|ex_stage|alu|Mux32~5_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~82_combout ;
wire \cpu|ex_stage|alu|Mux33~13_combout ;
wire \cpu|ex_stage|alu|Mux32~2_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~55_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~54_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~56_combout ;
wire \cpu|ex_stage|alu|Mux32~3_combout ;
wire \cpu|ex_stage|alu|Mux32~6_combout ;
wire \cpu|ex_stage|alu|Mux32~7_combout ;
wire \cpu|ex_stage|alu|Add0~92_combout ;
wire \cpu|ex_stage|alu|Add0~91 ;
wire \cpu|ex_stage|alu|Add0~93_combout ;
wire \cpu|ex_stage|alu|Mux32~0_combout ;
wire \cpu|ex_stage|alu|Mux32~8_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][30]~q ;
wire \cpu|id_stage|reg_file|Mux1~0_combout ;
wire \cpu|id_stage|reg_file|Mux1~1_combout ;
wire \cpu|id_stage|target_address|Add0~241_combout ;
wire \cpu|id_stage|target_address|Add0~242_combout ;
wire \cpu|id_stage|target_address|Add0~284_combout ;
wire \cpu|id_stage|target_address|Add0~243_combout ;
wire \cpu|id_stage|target_address|Add0~244_combout ;
wire \cpu|id_stage|target_address|Add0~249_combout ;
wire \cpu|id_ex_buffer|EX_PC~28_combout ;
wire \cpu|ex_stage|alu_oper1|Mux1~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~28_combout ;
wire \cpu|ex_stage|alu_oper1|Mux1~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~21_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~106_combout ;
wire \cpu|ex_stage|alu|Mux17~7_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~27_combout ;
wire \cpu|ex_stage|alu|Mux17~8_combout ;
wire \cpu|ex_stage|alu|Mux17~9_combout ;
wire \cpu|ex_stage|alu|Add0~9_combout ;
wire \cpu|ex_stage|alu|Add0~56 ;
wire \cpu|ex_stage|alu|Add0~57_combout ;
wire \cpu|ex_stage|alu|Mux17~10_combout ;
wire \cpu|ex_stage|alu|Mux17~11_combout ;
wire \cpu|ex_stage|alu_oper1|Mux16~0_combout ;
wire \cpu|id_stage|reg_file|Mux16~0_combout ;
wire \cpu|id_stage|reg_file|Mux16~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~9_combout ;
wire \cpu|ex_stage|alu_oper1|Mux16~1_combout ;
wire \cpu|ex_stage|alu|Add0~58 ;
wire \cpu|ex_stage|alu|Add0~59_combout ;
wire \cpu|ex_stage|alu|Mux18~4_combout ;
wire \cpu|ex_stage|alu|Mux18~2_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~28_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~36_combout ;
wire \cpu|ex_stage|alu|Mux18~5_combout ;
wire \cpu|ex_stage|alu|Mux18~6_combout ;
wire \cpu|ex_stage|alu|Mux18~7_combout ;
wire \cpu|ex_stage|alu|Mux18~3_combout ;
wire \cpu|ex_stage|alu|Mux18~8_combout ;
wire \cpu|id_stage|reg_file|reg_file[1][16]~q ;
wire \cpu|id_stage|reg_file|Mux47~0_combout ;
wire \cpu|id_stage|reg_file|Mux47~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~8_combout ;
wire \cpu|ex_stage|alu_oper2|Mux15~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux15~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux15~combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~27_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~30_combout ;
wire \cpu|ex_stage|alu|Mux7~0_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~44_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~45_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~96_combout ;
wire \cpu|ex_stage|alu|Mux6~0_combout ;
wire \cpu|ex_stage|alu|Mux6~1_combout ;
wire \cpu|ex_stage|alu|Mux6~2_combout ;
wire \cpu|ex_stage|alu|Mux6~3_combout ;
wire \cpu|ex_stage|alu|Mux6~4_combout ;
wire \cpu|ex_stage|alu|Add0~35_combout ;
wire \cpu|ex_stage|alu|Mux6~5_combout ;
wire \cpu|ex_stage|alu|Mux6~6_combout ;
wire \cpu|id_stage|reg_file|Mux27~0_combout ;
wire \cpu|id_stage|reg_file|Mux27~1_combout ;
wire \cpu|id_stage|target_address|Add0~88_combout ;
wire \cpu|id_stage|target_address|Add0~89_combout ;
wire \cpu|id_stage|target_address|Add0~257_combout ;
wire \cpu|id_stage|target_address|Add0~90_combout ;
wire \cpu|id_stage|reg_file|Mux28~0_combout ;
wire \cpu|id_stage|reg_file|Mux28~1_combout ;
wire \cpu|id_stage|target_address|Add0~83_combout ;
wire \cpu|id_stage|target_address|Add0~84_combout ;
wire \cpu|id_stage|target_address|Add0~256_combout ;
wire \cpu|id_stage|target_address|Add0~85_combout ;
wire \cpu|id_stage|target_address|Add0~70_combout ;
wire \cpu|id_stage|target_address|Add0~64_combout ;
wire \cpu|id_stage|target_address|Add0~69 ;
wire \cpu|id_stage|target_address|Add0~75 ;
wire \cpu|id_stage|target_address|Add0~81 ;
wire \cpu|id_stage|target_address|Add0~87 ;
wire \cpu|id_stage|target_address|Add0~91_combout ;
wire \cpu|if_stage|pc_reg|addr_out~4_combout ;
wire \cpu|id_ex_buffer|EX_PC~20_combout ;
wire \cpu|ex_stage|alu_oper1|Mux27~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~20_combout ;
wire \cpu|ex_stage|alu_oper1|Mux27~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~91_combout ;
wire \cpu|ex_stage|alu|Mux5~4_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~65_combout ;
wire \cpu|ex_stage|alu|Mux5~5_combout ;
wire \cpu|ex_stage|alu|Mux5~0_combout ;
wire \cpu|ex_stage|alu|Mux5~2_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~97_combout ;
wire \cpu|ex_stage|alu|concat~2_combout ;
wire \cpu|ex_stage|alu|Mux5~1_combout ;
wire \cpu|ex_stage|alu|Mux5~6_combout ;
wire \cpu|ex_stage|alu|Mux5~7_combout ;
wire \cpu|ex_stage|alu|Add0~33_combout ;
wire \cpu|ex_stage|alu|Mux5~3_combout ;
wire \cpu|ex_stage|alu|Mux5~8_combout ;
wire \cpu|ex_stage|alu|Mux5~9_combout ;
wire \cpu|ex_stage|alu|Mux5~10_combout ;
wire \cpu|id_ex_buffer|EX_PC~21_combout ;
wire \cpu|ex_stage|alu_oper1|Mux28~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~21_combout ;
wire \cpu|ex_stage|alu_oper1|Mux28~1_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~48_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~49_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~46_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~50_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~51_combout ;
wire \cpu|ex_stage|alu|Mux2~0_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~95_combout ;
wire \cpu|ex_stage|alu|Mux2~1_combout ;
wire \cpu|ex_stage|alu|Mux2~3_combout ;
wire \cpu|ex_stage|alu|Mux2~4_combout ;
wire \cpu|id_stage|reg_file|Mux31~0_combout ;
wire \cpu|id_stage|reg_file|Mux31~1_combout ;
wire \cpu|id_ex_buffer|EX_rs1~24_combout ;
wire \cpu|ex_stage|alu_oper1|Mux31~0_combout ;
wire \cpu|id_ex_buffer|EX_PC~24_combout ;
wire \cpu|ex_stage|alu_oper1|Mux31~1_combout ;
wire \cpu|ex_stage|alu|Add0~28 ;
wire \cpu|ex_stage|alu|Add0~29_combout ;
wire \cpu|ex_stage|alu|Mux3~2_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~96_combout ;
wire \cpu|ex_stage|alu|Mux3~0_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~68_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~64_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~66_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~67_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~69_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~70_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~71_combout ;
wire \cpu|ex_stage|alu|Mux3~1_combout ;
wire \cpu|ex_stage|alu|Mux3~3_combout ;
wire \cpu|ex_stage|alu|Mux3~4_combout ;
wire \cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][1]~q ;
wire \cpu|id_stage|reg_file|Mux62~0_combout ;
wire \cpu|id_stage|reg_file|Mux62~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~23_combout ;
wire \cpu|id_ex_buffer|EX_Immed~7_combout ;
wire \cpu|ex_stage|alu_oper2|Mux30~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux30~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux30~combout ;
wire \cpu|ex_stage|alu|ShiftRight0~61_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~62_combout ;
wire \cpu|ex_stage|alu|Mux7~1_combout ;
wire \cpu|ex_stage|alu|Mux7~2_combout ;
wire \cpu|ex_stage|alu|Mux7~3_combout ;
wire \cpu|ex_stage|alu|Mux7~4_combout ;
wire \cpu|ex_stage|alu|Mux7~5_combout ;
wire \cpu|ex_stage|alu|Add0~37_combout ;
wire \cpu|ex_stage|alu|Mux7~6_combout ;
wire \cpu|ex_stage|alu|Mux7~7_combout ;
wire \cpu|id_stage|reg_file|reg_file[2][5]~q ;
wire \cpu|id_stage|reg_file|Mux26~0_combout ;
wire \cpu|id_stage|reg_file|Mux26~1_combout ;
wire \cpu|id_stage|target_address|Add0~93_combout ;
wire \cpu|id_stage|target_address|Add0~94_combout ;
wire \cpu|id_stage|target_address|Add0~258_combout ;
wire \cpu|id_stage|target_address|Add0~95_combout ;
wire \cpu|id_stage|target_address|Add0~92 ;
wire \cpu|id_stage|target_address|Add0~97 ;
wire \cpu|id_stage|target_address|Add0~101_combout ;
wire \cpu|if_stage|pc_reg|addr_out~6_combout ;
wire \cpu|id_stage|target_address|Add0~98_combout ;
wire \cpu|id_stage|target_address|Add0~99_combout ;
wire \cpu|id_stage|target_address|Add0~259_combout ;
wire \cpu|id_stage|target_address|Add0~100_combout ;
wire \cpu|id_stage|target_address|Add0~102 ;
wire \cpu|id_stage|target_address|Add0~106_combout ;
wire \cpu|if_stage|pc_reg|addr_out~7_combout ;
wire \cpu|id_stage|target_address|Add0~103_combout ;
wire \cpu|id_stage|target_address|Add0~104_combout ;
wire \cpu|id_stage|target_address|Add0~260_combout ;
wire \cpu|id_stage|target_address|Add0~105_combout ;
wire \cpu|id_stage|target_address|Add0~107 ;
wire \cpu|id_stage|target_address|Add0~164_combout ;
wire \cpu|if_stage|pc_reg|addr_out~11_combout ;
wire \cpu|id_stage|target_address|Add0~161_combout ;
wire \cpu|id_stage|target_address|Add0~162_combout ;
wire \cpu|id_stage|target_address|Add0~277_combout ;
wire \cpu|id_stage|target_address|Add0~163_combout ;
wire \cpu|id_stage|target_address|Add0~165 ;
wire \cpu|id_stage|target_address|Add0~166_combout ;
wire \cpu|if_stage|pc_reg|addr_out~10_combout ;
wire \cpu|id_stage|target_address|Add0~158_combout ;
wire \cpu|id_stage|target_address|Add0~159_combout ;
wire \cpu|id_stage|target_address|Add0~276_combout ;
wire \cpu|id_stage|target_address|Add0~160_combout ;
wire \cpu|id_stage|target_address|Add0~167 ;
wire \cpu|id_stage|target_address|Add0~168_combout ;
wire \cpu|if_stage|pc_reg|addr_out~9_combout ;
wire \cpu|id_stage|target_address|Add0~155_combout ;
wire \cpu|id_stage|target_address|Add0~156_combout ;
wire \cpu|id_stage|target_address|Add0~275_combout ;
wire \cpu|id_stage|target_address|Add0~157_combout ;
wire \cpu|id_stage|target_address|Add0~169 ;
wire \cpu|id_stage|target_address|Add0~170_combout ;
wire \cpu|if_stage|pc_reg|addr_out~8_combout ;
wire \cpu|id_stage|target_address|Add0~152_combout ;
wire \cpu|id_stage|target_address|Add0~153_combout ;
wire \cpu|id_stage|target_address|Add0~274_combout ;
wire \cpu|id_stage|target_address|Add0~154_combout ;
wire \cpu|id_stage|target_address|Add0~171 ;
wire \cpu|id_stage|target_address|Add0~172_combout ;
wire \cpu|id_stage|target_address|Add0~210_combout ;
wire \cpu|id_stage|target_address|Add0~149_combout ;
wire \cpu|id_stage|target_address|Add0~150_combout ;
wire \cpu|id_stage|target_address|Add0~273_combout ;
wire \cpu|id_stage|target_address|Add0~151_combout ;
wire \cpu|id_stage|target_address|Add0~173 ;
wire \cpu|id_stage|target_address|Add0~174_combout ;
wire \cpu|id_stage|target_address|Add0~209_combout ;
wire \cpu|id_stage|target_address|Add0~146_combout ;
wire \cpu|id_stage|target_address|Add0~147_combout ;
wire \cpu|id_stage|target_address|Add0~272_combout ;
wire \cpu|id_stage|target_address|Add0~148_combout ;
wire \cpu|id_stage|target_address|Add0~175 ;
wire \cpu|id_stage|target_address|Add0~176_combout ;
wire \cpu|id_stage|target_address|Add0~208_combout ;
wire \cpu|id_stage|target_address|Add0~143_combout ;
wire \cpu|id_stage|target_address|Add0~144_combout ;
wire \cpu|id_stage|target_address|Add0~271_combout ;
wire \cpu|id_stage|target_address|Add0~145_combout ;
wire \cpu|id_stage|target_address|Add0~177 ;
wire \cpu|id_stage|target_address|Add0~178_combout ;
wire \cpu|id_stage|target_address|Add0~207_combout ;
wire \cpu|id_stage|target_address|Add0~140_combout ;
wire \cpu|id_stage|target_address|Add0~141_combout ;
wire \cpu|id_stage|target_address|Add0~270_combout ;
wire \cpu|id_stage|target_address|Add0~142_combout ;
wire \cpu|id_stage|target_address|Add0~179 ;
wire \cpu|id_stage|target_address|Add0~180_combout ;
wire \cpu|id_stage|target_address|Add0~206_combout ;
wire \cpu|id_stage|target_address|Add0~137_combout ;
wire \cpu|id_stage|target_address|Add0~138_combout ;
wire \cpu|id_stage|target_address|Add0~269_combout ;
wire \cpu|id_stage|target_address|Add0~139_combout ;
wire \cpu|id_stage|target_address|Add0~181 ;
wire \cpu|id_stage|target_address|Add0~182_combout ;
wire \cpu|id_stage|target_address|Add0~205_combout ;
wire \cpu|id_stage|target_address|Add0~133_combout ;
wire \cpu|id_stage|target_address|Add0~134_combout ;
wire \cpu|id_stage|target_address|Add0~268_combout ;
wire \cpu|id_stage|target_address|Add0~135_combout ;
wire \cpu|id_stage|target_address|Add0~183 ;
wire \cpu|id_stage|target_address|Add0~184_combout ;
wire \cpu|id_stage|target_address|Add0~204_combout ;
wire \cpu|id_stage|target_address|Add0~129_combout ;
wire \cpu|id_stage|target_address|Add0~130_combout ;
wire \cpu|id_stage|target_address|Add0~267_combout ;
wire \cpu|id_stage|target_address|Add0~131_combout ;
wire \cpu|id_stage|target_address|Add0~185 ;
wire \cpu|id_stage|target_address|Add0~186_combout ;
wire \cpu|id_stage|target_address|Add0~203_combout ;
wire \cpu|id_stage|target_address|Add0~126_combout ;
wire \cpu|id_stage|target_address|Add0~127_combout ;
wire \cpu|id_stage|target_address|Add0~266_combout ;
wire \cpu|id_stage|target_address|Add0~128_combout ;
wire \cpu|id_stage|target_address|Add0~187 ;
wire \cpu|id_stage|target_address|Add0~188_combout ;
wire \cpu|id_stage|target_address|Add0~202_combout ;
wire \cpu|id_stage|target_address|Add0~123_combout ;
wire \cpu|id_stage|target_address|Add0~124_combout ;
wire \cpu|id_stage|target_address|Add0~265_combout ;
wire \cpu|id_stage|target_address|Add0~125_combout ;
wire \cpu|id_stage|target_address|Add0~189 ;
wire \cpu|id_stage|target_address|Add0~190_combout ;
wire \cpu|id_stage|target_address|Add0~201_combout ;
wire \cpu|id_stage|target_address|Add0~120_combout ;
wire \cpu|id_stage|target_address|Add0~121_combout ;
wire \cpu|id_stage|target_address|Add0~264_combout ;
wire \cpu|id_stage|target_address|Add0~122_combout ;
wire \cpu|id_stage|target_address|Add0~191 ;
wire \cpu|id_stage|target_address|Add0~192_combout ;
wire \cpu|id_stage|target_address|Add0~200_combout ;
wire \cpu|id_stage|target_address|Add0~115_combout ;
wire \cpu|id_stage|target_address|Add0~116_combout ;
wire \cpu|id_stage|target_address|Add0~263_combout ;
wire \cpu|id_stage|target_address|Add0~117_combout ;
wire \cpu|id_stage|target_address|Add0~193 ;
wire \cpu|id_stage|target_address|Add0~194_combout ;
wire \cpu|id_stage|target_address|Add0~199_combout ;
wire \cpu|id_stage|target_address|Add0~112_combout ;
wire \cpu|id_stage|target_address|Add0~113_combout ;
wire \cpu|id_stage|target_address|Add0~262_combout ;
wire \cpu|id_stage|target_address|Add0~114_combout ;
wire \cpu|id_stage|target_address|Add0~195 ;
wire \cpu|id_stage|target_address|Add0~196_combout ;
wire \cpu|id_stage|target_address|Add0~198_combout ;
wire \cpu|id_stage|target_address|Add0~109_combout ;
wire \cpu|id_stage|target_address|Add0~110_combout ;
wire \cpu|id_stage|target_address|Add0~261_combout ;
wire \cpu|id_stage|target_address|Add0~111_combout ;
wire \cpu|id_stage|target_address|Add0~197 ;
wire \cpu|id_stage|target_address|Add0~226_combout ;
wire \cpu|id_stage|target_address|Add0~251_combout ;
wire \cpu|id_stage|target_address|Add0~223_combout ;
wire \cpu|id_stage|target_address|Add0~224_combout ;
wire \cpu|id_stage|target_address|Add0~282_combout ;
wire \cpu|id_stage|target_address|Add0~225_combout ;
wire \cpu|id_stage|target_address|Add0~227 ;
wire \cpu|id_stage|target_address|Add0~228_combout ;
wire \cpu|id_stage|target_address|Add0~252_combout ;
wire \cpu|id_ex_buffer|EX_PC~31_combout ;
wire \cpu|ex_stage|alu_oper1|Mux5~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~31_combout ;
wire \cpu|ex_stage|alu_oper1|Mux5~1_combout ;
wire \cpu|ex_stage|alu|Mux28~6_combout ;
wire \cpu|ex_stage|alu|Mux28~4_combout ;
wire \cpu|ex_stage|alu|Mux28~2_combout ;
wire \cpu|ex_stage|alu|Mux28~3_combout ;
wire \cpu|ex_stage|alu|Mux28~8_combout ;
wire \cpu|ex_stage|alu|Mux28~5_combout ;
wire \cpu|ex_stage|alu|Add0~81_combout ;
wire \cpu|ex_stage|alu|Mux28~7_combout ;
wire \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux5~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux5~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux7~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux7~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux6~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux6~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux7~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux7~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux6~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux6~1_combout ;
wire \cpu|id_stage|comp|Equal2~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux5~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux5~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux4~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux4~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux4~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux4~1_combout ;
wire \cpu|id_stage|comp|Equal2~1_combout ;
wire \cpu|id_stage|comp|Equal2~2_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux2~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux2~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux2~2_combout ;
wire \cpu|id_stage|reg_file|Mux35~0_combout ;
wire \cpu|id_stage|reg_file|Mux35~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux3~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux3~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux3~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux3~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux3~2_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux2~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux2~1_combout ;
wire \cpu|id_stage|comp|Equal2~3_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux27~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux27~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux27~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux27~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux26~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux26~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux26~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux26~1_combout ;
wire \cpu|id_stage|comp|Equal2~7_combout ;
wire \cpu|id_stage|reg_file|Mux61~0_combout ;
wire \cpu|id_stage|reg_file|Mux61~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux29~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux29~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux28~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux28~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux29~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux29~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux28~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux28~1_combout ;
wire \cpu|id_stage|comp|Equal2~6_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux30~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux30~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux31~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux31~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux30~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux30~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux31~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux31~1_combout ;
wire \cpu|id_stage|comp|Equal2~5_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux25~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux25~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux24~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux24~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux24~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux24~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux25~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux25~1_combout ;
wire \cpu|id_stage|comp|Equal2~8_combout ;
wire \cpu|id_stage|comp|Equal2~9_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux19~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux19~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux18~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux18~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux19~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux19~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux18~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux18~1_combout ;
wire \cpu|id_stage|comp|Equal2~17_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux23~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux23~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux22~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux22~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux23~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux23~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux22~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux22~1_combout ;
wire \cpu|id_stage|comp|Equal2~15_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux21~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux21~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux20~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux20~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux21~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux21~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux20~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux20~1_combout ;
wire \cpu|id_stage|comp|Equal2~16_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux16~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux16~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux17~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux17~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux17~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux17~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux16~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux16~1_combout ;
wire \cpu|id_stage|comp|Equal2~18_combout ;
wire \cpu|id_stage|comp|Equal2~19_combout ;
wire \cpu|id_stage|comp|always0~4_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux14~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux14~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux14~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux14~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux15~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux15~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux15~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux15~1_combout ;
wire \cpu|id_stage|comp|Equal2~10_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux9~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux9~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux9~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux9~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux8~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux8~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux8~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux8~1_combout ;
wire \cpu|id_stage|comp|Equal2~13_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux13~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux13~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux13~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux13~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux12~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux12~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux12~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux12~1_combout ;
wire \cpu|id_stage|comp|Equal2~11_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux11~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux11~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux11~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux11~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux10~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux10~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux10~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux10~1_combout ;
wire \cpu|id_stage|comp|Equal2~12_combout ;
wire \cpu|id_stage|comp|Equal2~14_combout ;
wire \cpu|id_stage|comp|always0~5_combout ;
wire \cpu|id_stage|comp|always0~6_combout ;
wire \cpu|id_stage|comp|PC_src[1]~2_combout ;
wire \cpu|id_stage|target_address|Add0~108_combout ;
wire \cpu|id_stage|target_address|Add0~232_combout ;
wire \cpu|id_stage|target_address|Add0~237_combout ;
wire \cpu|id_ex_buffer|EX_PC~26_combout ;
wire \cpu|ex_stage|alu_oper1|Mux3~0_combout ;
wire \cpu|id_ex_buffer|EX_rs1~26_combout ;
wire \cpu|ex_stage|alu_oper1|Mux3~1_combout ;
wire \cpu|ex_stage|alu|Add0~87_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~81_combout ;
wire \cpu|ex_stage|alu|concat~0_combout ;
wire \cpu|ex_stage|alu|Mux30~2_combout ;
wire \cpu|ex_stage|alu|Mux30~0_combout ;
wire \cpu|ex_stage|alu|Mux30~1_combout ;
wire \cpu|ex_stage|alu|Mux30~3_combout ;
wire \cpu|ex_stage|alu|Mux30~4_combout ;
wire \cpu|ex_stage|alu|Mux30~5_combout ;
wire \cpu|ex_stage|alu|Mux30~6_combout ;
wire \cpu|id_ex_buffer|EX_rs2~29_combout ;
wire \cpu|ex_stage|alu_oper2|Mux3~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux3~1_combout ;
wire \cpu|id_stage|reg_file|Mux32~0_combout ;
wire \cpu|id_stage|reg_file|Mux32~1_combout ;
wire \cpu|id_ex_buffer|EX_rs2~26_combout ;
wire \cpu|ex_stage|alu_oper2|Mux0~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux0~1_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~28_combout ;
wire \cpu|ex_stage|alu|ShiftLeft0~29_combout ;
wire \cpu|ex_stage|alu|ShiftRight0~11_combout ;
wire \cpu|ex_stage|alu|Mux33~14_combout ;
wire \cpu|ex_stage|alu|Mux33~18_combout ;
wire \cpu|ex_stage|alu|Mux33~19_combout ;
wire \cpu|ex_stage|alu|Mux33~20_combout ;
wire \cpu|ex_stage|alu|Mux33~21_combout ;
wire \cpu|ex_stage|alu|Mux33~22_combout ;
wire \cpu|ex_stage|alu|Mux33~23_combout ;
wire \cpu|ex_stage|alu|Mux33~26_combout ;
wire \cpu|ex_stage|alu|Mux33~24_combout ;
wire \cpu|ex_stage|alu|Mux33~17_combout ;
wire \cpu|ex_stage|alu|Add0~95_combout ;
wire \cpu|ex_stage|alu|Add0~94 ;
wire \cpu|ex_stage|alu|Add0~96_combout ;
wire \cpu|ex_stage|alu|Mux33~25_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux0~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux0~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux0~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux0~1_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux1~0_combout ;
wire \cpu|id_stage|comp_mux_oper1|Mux1~1_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux1~0_combout ;
wire \cpu|id_stage|comp_mux_oper2|Mux1~1_combout ;
wire \cpu|id_stage|comp|Equal2~4_combout ;
wire \cpu|id_stage|comp|always0~8_combout ;
wire \cpu|id_stage|comp|always0~9_combout ;
wire \cpu|id_stage|comp|PC_src~3_combout ;
wire \cpu|id_stage|target_address|Add0~82_combout ;
wire \cpu|id_stage|target_address|Add0~86_combout ;
wire \cpu|if_stage|pc_reg|addr_out~3_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~3_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~4_combout ;
wire \cpu|if_id_buffer|ID_rs1_ind~3_combout ;
wire \cpu|fu|always1~2_combout ;
wire \cpu|fu|always1~3_combout ;
wire \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ;
wire \cpu|id_stage|target_address|Add0~77_combout ;
wire \cpu|id_stage|target_address|Add0~78_combout ;
wire \cpu|id_stage|target_address|Add0~255_combout ;
wire \cpu|id_stage|target_address|Add0~79_combout ;
wire \cpu|id_stage|target_address|Add0~80_combout ;
wire \cpu|if_stage|pc_reg|addr_out~2_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~5_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~7_combout ;
wire \cpu|id_stage|target_address|Add0~76_combout ;
wire \cpu|id_stage|target_address|Add0~96_combout ;
wire \cpu|if_stage|pc_reg|addr_out~5_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~0_combout ;
wire \cpu|if_id_buffer|Equal0~0_combout ;
wire \cpu|id_stage|comp|Equal7~0_combout ;
wire \cpu|id_stage|target_address|Add0~71_combout ;
wire \cpu|id_stage|target_address|Add0~72_combout ;
wire \cpu|id_stage|target_address|Add0~254_combout ;
wire \cpu|id_stage|target_address|Add0~73_combout ;
wire \cpu|id_stage|target_address|Add0~74_combout ;
wire \cpu|if_stage|pc_reg|addr_out~1_combout ;
wire \cpu|if_id_buffer|ID_opcode~4_combout ;
wire \cpu|id_stage|comp|Equal5~0_combout ;
wire \cpu|id_stage|target_address|Add0~65_combout ;
wire \cpu|id_stage|target_address|Add0~66_combout ;
wire \cpu|id_stage|target_address|Add0~253_combout ;
wire \cpu|id_stage|target_address|Add0~67_combout ;
wire \cpu|id_stage|target_address|Add0~68_combout ;
wire \cpu|if_stage|pc_reg|addr_out~0_combout ;
wire \cpu|if_stage|inst_mem|inst_mem~6_combout ;
wire \cpu|if_id_buffer|ID_opcode~6_combout ;
wire \cpu|EDU|WideOr0~1_combout ;
wire \cpu|EDU|WideOr0~0_combout ;
wire \cpu|EDU|WideOr0~2_combout ;
wire \cpu|EDU|excep_flag~q ;
wire \cpu|if_id_buffer|ID_rd_ind~5_combout ;
wire \cpu|id_ex_buffer|EX_rd_ind~1_combout ;
wire \cpu|fu|forwardB[1]~0_combout ;
wire \cpu|fu|forwardB[1]~1_combout ;
wire \cpu|fu|forwardB[1]~4_combout ;
wire \cpu|id_ex_buffer|EX_rs2~22_combout ;
wire \cpu|ex_stage|alu_oper2|Mux29~0_combout ;
wire \cpu|ex_stage|alu_oper2|Mux29~1_combout ;
wire \cpu|ex_stage|alu_oper2|Mux29~combout ;
wire \cpu|ex_stage|alu|Mux4~9_combout ;
wire \cpu|ex_stage|alu|Mux4~4_combout ;
wire \cpu|ex_stage|alu|Mux4~2_combout ;
wire \cpu|ex_stage|alu|Mux4~3_combout ;
wire \cpu|ex_stage|alu|Mux4~5_combout ;
wire \cpu|ex_stage|alu|Add0~31_combout ;
wire \cpu|ex_stage|alu|Mux4~6_combout ;
wire \cpu|ex_stage|alu|Mux4~7_combout ;
wire \cpu|ex_stage|alu|Mux4~8_combout ;
wire \dataa|WideOr6~0_combout ;
wire \dataa|WideOr5~0_combout ;
wire \dataa|WideOr4~0_combout ;
wire \dataa|WideOr3~0_combout ;
wire \dataa|WideOr2~0_combout ;
wire \dataa|WideOr1~0_combout ;
wire \dataa|WideOr0~0_combout ;
wire \pccounter|WideOr6~0_combout ;
wire \pccounter|WideOr5~0_combout ;
wire \pccounter|WideOr4~0_combout ;
wire \pccounter|WideOr3~0_combout ;
wire \pccounter|WideOr2~0_combout ;
wire \pccounter|WideOr1~0_combout ;
wire \pccounter|WideOr0~0_combout ;
wire [31:0] \cpu|mem_wb_buffer|WB_ALU_OUT ;
wire [4:0] \cpu|id_ex_buffer|EX_rd_ind ;
wire [31:0] \cpu|if_stage|pc_reg|addr_out ;
wire [31:0] \cpu|ex_mem_buffer|MEM_ALU_OUT ;
wire [6:0] \cpu|if_id_buffer|ID_opcode ;
wire [31:0] \cpu|if_id_buffer|ID_INST ;
wire [4:0] \cpu|if_id_buffer|ID_rd_ind ;
wire [4:0] \cpu|ex_mem_buffer|MEM_rd_ind ;
wire [4:0] \cpu|if_id_buffer|ID_rs1_ind ;
wire [4:0] \cpu|mem_wb_buffer|WB_rd_ind ;
wire [4:0] \cpu|id_ex_buffer|EX_rs1_ind ;
wire [6:0] \cpu|id_ex_buffer|EX_opcode ;
wire [31:0] \cpu|id_ex_buffer|EX_PC ;
wire [31:0] \cpu|id_ex_buffer|EX_rs1 ;
wire [4:0] \cpu|id_ex_buffer|EX_rs2_ind ;
wire [31:0] \cpu|id_ex_buffer|EX_Immed ;
wire [31:0] \cpu|id_ex_buffer|EX_rs2 ;
wire [4:0] \cpu|if_id_buffer|ID_rs2_ind ;
wire [31:0] \cpu|if_id_buffer|ID_PC ;
wire [3:0] \cpu|ex_stage|alu_oper|ALU_OP ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\dataa|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\dataa|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\dataa|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\dataa|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\dataa|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\dataa|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\dataa|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\pccounter|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\pccounter|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\pccounter|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\pccounter|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\pccounter|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\pccounter|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\pccounter|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \cpu|hlt_logic (
// Equation(s):
// \cpu|hlt_logic~combout  = LCELL((!\KEY[1]~input_o ) # (!\KEY[2]~input_o ))

	.dataa(gnd),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\cpu|hlt_logic~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|hlt_logic .lut_mask = 16'h33FF;
defparam \cpu|hlt_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \cpu|hlt_logic~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|hlt_logic~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|hlt_logic~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|hlt_logic~clkctrl .clock_type = "global clock";
defparam \cpu|hlt_logic~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \cpu|if_id_buffer|ID_PC[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[2] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \cpu|if_id_buffer|ID_opcode~5 (
// Equation(s):
// \cpu|if_id_buffer|ID_opcode~5_combout  = (!\cpu|if_id_buffer|Equal0~0_combout  & (\cpu|if_stage|inst_mem|inst_mem~3_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout ))

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|Equal0~0_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~3_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode~5 .lut_mask = 16'h3000;
defparam \cpu|if_id_buffer|ID_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \cpu|if_id_buffer|ID_opcode[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_opcode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode[1] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \cpu|id_stage|immed_gen|always0~2 (
// Equation(s):
// \cpu|id_stage|immed_gen|always0~2_combout  = (\cpu|if_id_buffer|ID_opcode [6] & !\cpu|if_id_buffer|ID_opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|always0~2 .lut_mask = 16'h00F0;
defparam \cpu|id_stage|immed_gen|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \cpu|id_stage|immed_gen|always0~5 (
// Equation(s):
// \cpu|id_stage|immed_gen|always0~5_combout  = (\cpu|id_stage|immed_gen|always0~2_combout  & ((\cpu|if_id_buffer|ID_opcode [2] & ((!\cpu|if_id_buffer|ID_opcode [3]))) # (!\cpu|if_id_buffer|ID_opcode [2] & (!\cpu|if_id_buffer|ID_opcode [0] & 
// \cpu|if_id_buffer|ID_opcode [3]))))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(\cpu|if_id_buffer|ID_opcode [2]),
	.datac(\cpu|if_id_buffer|ID_opcode [3]),
	.datad(\cpu|id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|always0~5 .lut_mask = 16'h1C00;
defparam \cpu|id_stage|immed_gen|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|immed_gen|always0~3 (
// Equation(s):
// \cpu|id_stage|immed_gen|always0~3_combout  = (\cpu|if_id_buffer|ID_opcode [2] & (\cpu|if_id_buffer|ID_opcode [3] & ((!\cpu|if_id_buffer|ID_opcode [1]) # (!\cpu|if_id_buffer|ID_opcode [0]))))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(\cpu|if_id_buffer|ID_opcode [2]),
	.datac(\cpu|if_id_buffer|ID_opcode [3]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|always0~3 .lut_mask = 16'h40C0;
defparam \cpu|id_stage|immed_gen|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|immed_gen|Immed~4 (
// Equation(s):
// \cpu|id_stage|immed_gen|Immed~4_combout  = (\cpu|id_stage|immed_gen|always0~5_combout ) # ((\cpu|id_stage|comp|Equal5~0_combout ) # ((\cpu|id_stage|immed_gen|always0~3_combout  & \cpu|if_id_buffer|ID_opcode [6])))

	.dataa(\cpu|id_stage|immed_gen|always0~5_combout ),
	.datab(\cpu|id_stage|immed_gen|always0~3_combout ),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|id_stage|comp|Equal5~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|Immed~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|Immed~4 .lut_mask = 16'hFFEA;
defparam \cpu|id_stage|immed_gen|Immed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \cpu|id_stage|immed_gen|Equal0~0 (
// Equation(s):
// \cpu|id_stage|immed_gen|Equal0~0_combout  = (!\cpu|if_id_buffer|ID_opcode [2] & !\cpu|if_id_buffer|ID_opcode [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(\cpu|if_id_buffer|ID_opcode [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|Equal0~0 .lut_mask = 16'h000F;
defparam \cpu|id_stage|immed_gen|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \cpu|id_stage|immed_gen|Immed[0]~5 (
// Equation(s):
// \cpu|id_stage|immed_gen|Immed[0]~5_combout  = (\cpu|id_stage|immed_gen|Immed~4_combout  & ((\cpu|if_id_buffer|ID_opcode [6]) # ((\cpu|if_id_buffer|ID_opcode [3]) # (!\cpu|id_stage|immed_gen|Equal0~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_opcode [6]),
	.datab(\cpu|id_stage|immed_gen|Immed~4_combout ),
	.datac(\cpu|if_id_buffer|ID_opcode [3]),
	.datad(\cpu|id_stage|immed_gen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|Immed[0]~5 .lut_mask = 16'hC8CC;
defparam \cpu|id_stage|immed_gen|Immed[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \cpu|if_id_buffer|ID_INST[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_INST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_INST[3] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_INST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \cpu|id_stage|immed_gen|always0~4 (
// Equation(s):
// \cpu|id_stage|immed_gen|always0~4_combout  = (!\cpu|if_id_buffer|ID_opcode [3] & \cpu|if_id_buffer|ID_opcode [2])

	.dataa(\cpu|if_id_buffer|ID_opcode [3]),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|always0~4 .lut_mask = 16'h5050;
defparam \cpu|id_stage|immed_gen|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \cpu|id_stage|comp|always0~11 (
// Equation(s):
// \cpu|id_stage|comp|always0~11_combout  = (\cpu|if_id_buffer|ID_opcode [0] & (\cpu|id_stage|immed_gen|always0~4_combout  & (\cpu|if_id_buffer|ID_opcode [6] & !\cpu|if_id_buffer|ID_opcode [1])))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(\cpu|id_stage|immed_gen|always0~4_combout ),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~11 .lut_mask = 16'h0080;
defparam \cpu|id_stage|comp|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \cpu|if_id_buffer|ID_rs2_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|inst_mem|inst_mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs2_ind[1] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \cpu|id_stage|comp|always0~10 (
// Equation(s):
// \cpu|id_stage|comp|always0~10_combout  = (!\cpu|if_id_buffer|ID_opcode [3] & (!\cpu|if_id_buffer|ID_opcode [1] & (\cpu|if_id_buffer|ID_opcode [6] & \cpu|if_id_buffer|ID_opcode [2])))

	.dataa(\cpu|if_id_buffer|ID_opcode [3]),
	.datab(\cpu|if_id_buffer|ID_opcode [1]),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~10 .lut_mask = 16'h1000;
defparam \cpu|id_stage|comp|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \cpu|id_stage|cu|always0~0 (
// Equation(s):
// \cpu|id_stage|cu|always0~0_combout  = (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|always0~10_combout  & ((\cpu|if_id_buffer|ID_opcode [0]) # (!\cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|id_stage|comp|always0~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|cu|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|cu|always0~0 .lut_mask = 16'h000B;
defparam \cpu|id_stage|cu|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \cpu|id_ex_buffer|EX_regwrite (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_stage|cu|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|EDU|excep_flag~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_regwrite .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_regwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \cpu|ex_mem_buffer|MEM_regwrite (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_regwrite~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_regwrite .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_regwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \cpu|mem_wb_buffer|WB_regwrite (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_regwrite .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~9 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~9_combout  = (\cpu|if_stage|pc_reg|addr_out [3]) # ((\cpu|if_stage|pc_reg|addr_out [0]) # ((\cpu|if_stage|pc_reg|addr_out [2] & \cpu|if_stage|pc_reg|addr_out [1])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~9 .lut_mask = 16'hFEFC;
defparam \cpu|if_stage|inst_mem|inst_mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \cpu|if_id_buffer|ID_rd_ind~4 (
// Equation(s):
// \cpu|if_id_buffer|ID_rd_ind~4_combout  = (!\cpu|if_stage|inst_mem|inst_mem~9_combout  & (\cpu|if_stage|inst_mem|inst_mem~0_combout  & \cpu|if_id_buffer|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|if_stage|inst_mem|inst_mem~9_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datad(\cpu|if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rd_ind~4 .lut_mask = 16'h3000;
defparam \cpu|if_id_buffer|ID_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \cpu|if_id_buffer|ID_rd_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rd_ind[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rd_ind~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rd_ind~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_rd_ind [0])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_rd_ind [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rd_ind~0 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \cpu|id_ex_buffer|EX_rd_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rd_ind~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rd_ind[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \cpu|ex_mem_buffer|MEM_rd_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rd_ind [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_rd_ind[0] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \cpu|mem_wb_buffer|WB_rd_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_rd_ind[0] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~10 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~10_combout  = (!\cpu|if_stage|inst_mem|inst_mem~9_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout )

	.dataa(\cpu|if_stage|inst_mem|inst_mem~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~10 .lut_mask = 16'h5500;
defparam \cpu|if_stage|inst_mem|inst_mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \cpu|if_id_buffer|ID_rs2_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|inst_mem|inst_mem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs2_ind[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[0]~3 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[0]~3_combout  = ((\cpu|mem_wb_buffer|WB_rd_ind [0] & ((!\cpu|if_id_buffer|ID_rs2_ind [0]))) # (!\cpu|mem_wb_buffer|WB_rd_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [0]) # (!\cpu|mem_wb_buffer|WB_rd_ind [1])))) # 
// (!\cpu|mem_wb_buffer|WB_regwrite~q )

	.dataa(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.datab(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[0]~3 .lut_mask = 16'h5FF7;
defparam \cpu|fu|comparator_mux_selB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[0]~0 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[0]~0_combout  = (\cpu|ex_mem_buffer|MEM_regwrite~q  & ((\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|ex_mem_buffer|MEM_rd_ind [0])) # (!\cpu|if_id_buffer|ID_rs2_ind [0] & (!\cpu|ex_mem_buffer|MEM_rd_ind [0] & 
// \cpu|ex_mem_buffer|MEM_rd_ind [1]))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.datac(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.datad(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[0]~0 .lut_mask = 16'h9080;
defparam \cpu|fu|comparator_mux_selB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[0]~1 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[0]~1_combout  = (\cpu|fu|comparator_mux_selB[0]~0_combout  & (\cpu|ex_mem_buffer|MEM_rd_ind [1] $ (!\cpu|if_id_buffer|ID_rs2_ind [1])))

	.dataa(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|fu|comparator_mux_selB[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[0]~1 .lut_mask = 16'hA500;
defparam \cpu|fu|comparator_mux_selB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[0]~4 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[0]~4_combout  = (\cpu|fu|comparator_mux_selB[0]~3_combout ) # ((\cpu|fu|comparator_mux_selB[0]~1_combout ) # (\cpu|if_id_buffer|ID_rs2_ind [1] $ (\cpu|mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datac(\cpu|fu|comparator_mux_selB[0]~3_combout ),
	.datad(\cpu|fu|comparator_mux_selB[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[0]~4 .lut_mask = 16'hFFF6;
defparam \cpu|fu|comparator_mux_selB[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \cpu|fu|always2~0 (
// Equation(s):
// \cpu|fu|always2~0_combout  = (\cpu|id_ex_buffer|EX_regwrite~q  & ((\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|id_ex_buffer|EX_rd_ind [0])) # (!\cpu|if_id_buffer|ID_rs2_ind [0] & (!\cpu|id_ex_buffer|EX_rd_ind [0] & \cpu|id_ex_buffer|EX_rd_ind [1]))))

	.dataa(\cpu|id_ex_buffer|EX_regwrite~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_ex_buffer|EX_rd_ind [0]),
	.datad(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always2~0 .lut_mask = 16'h8280;
defparam \cpu|fu|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[0]~5 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[0]~5_combout  = (\cpu|fu|comparator_mux_selB[0]~4_combout  & ((\cpu|if_id_buffer|ID_rs2_ind [1] $ (\cpu|id_ex_buffer|EX_rd_ind [1])) # (!\cpu|fu|always2~0_combout )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|fu|comparator_mux_selB[0]~4_combout ),
	.datac(\cpu|fu|always2~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[0]~5 .lut_mask = 16'h4C8C;
defparam \cpu|fu|comparator_mux_selB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \cpu|fu|comparator_mux_selB[1]~2 (
// Equation(s):
// \cpu|fu|comparator_mux_selB[1]~2_combout  = (!\cpu|fu|comparator_mux_selB[0]~1_combout  & ((\cpu|if_id_buffer|ID_rs2_ind [1] $ (\cpu|id_ex_buffer|EX_rd_ind [1])) # (!\cpu|fu|always2~0_combout )))

	.dataa(\cpu|fu|always2~0_combout ),
	.datab(\cpu|fu|comparator_mux_selB[0]~1_combout ),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selB[1]~2 .lut_mask = 16'h1331;
defparam \cpu|fu|comparator_mux_selB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_opcode~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_opcode~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_opcode [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_opcode [0]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode~1 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \cpu|id_ex_buffer|EX_opcode[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_opcode~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_opcode~4 (
// Equation(s):
// \cpu|id_ex_buffer|EX_opcode~4_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_opcode [2])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode~4 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \cpu|id_ex_buffer|EX_opcode[2] (
	.clk(\cpu|hlt_logic~combout ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_opcode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode[2] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_opcode~2 (
// Equation(s):
// \cpu|id_ex_buffer|EX_opcode~2_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_opcode [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode~2 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \cpu|id_ex_buffer|EX_opcode[3] (
	.clk(\cpu|hlt_logic~combout ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_opcode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode[3] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr3~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr3~0_combout  = (\cpu|id_ex_buffer|EX_opcode [0]) # (\cpu|id_ex_buffer|EX_opcode [2] $ (\cpu|id_ex_buffer|EX_opcode [3]))

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_opcode [0]),
	.datac(\cpu|id_ex_buffer|EX_opcode [2]),
	.datad(\cpu|id_ex_buffer|EX_opcode [3]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr3~0 .lut_mask = 16'hCFFC;
defparam \cpu|ex_stage|alu_oper|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_opcode~3 (
// Equation(s):
// \cpu|id_ex_buffer|EX_opcode~3_combout  = (\cpu|if_id_buffer|ID_opcode [1] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_opcode [1]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode~3 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \cpu|id_ex_buffer|EX_opcode[1] (
	.clk(\cpu|hlt_logic~combout ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_opcode~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_opcode~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_opcode [6])

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|if_id_buffer|ID_opcode [6]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode~0 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \cpu|id_ex_buffer|EX_opcode[6] (
	.clk(\cpu|hlt_logic~combout ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_opcode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_opcode[6] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr3~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr3~1_combout  = (\cpu|ex_stage|alu_oper|WideOr3~0_combout ) # ((\cpu|id_ex_buffer|EX_opcode [6] & ((!\cpu|id_ex_buffer|EX_opcode [2]) # (!\cpu|id_ex_buffer|EX_opcode [1]))) # (!\cpu|id_ex_buffer|EX_opcode [6] & 
// ((\cpu|id_ex_buffer|EX_opcode [2]))))

	.dataa(\cpu|ex_stage|alu_oper|WideOr3~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_opcode [1]),
	.datac(\cpu|id_ex_buffer|EX_opcode [6]),
	.datad(\cpu|id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr3~1 .lut_mask = 16'hBFFA;
defparam \cpu|ex_stage|alu_oper|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr0~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr0~0_combout  = (\cpu|id_ex_buffer|EX_opcode [6] & ((\cpu|id_ex_buffer|EX_opcode [1] & (!\cpu|id_ex_buffer|EX_opcode [3] & !\cpu|id_ex_buffer|EX_opcode [2])) # (!\cpu|id_ex_buffer|EX_opcode [1] & ((\cpu|id_ex_buffer|EX_opcode 
// [2])))))

	.dataa(\cpu|id_ex_buffer|EX_opcode [3]),
	.datab(\cpu|id_ex_buffer|EX_opcode [1]),
	.datac(\cpu|id_ex_buffer|EX_opcode [6]),
	.datad(\cpu|id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr0~0 .lut_mask = 16'h3040;
defparam \cpu|ex_stage|alu_oper|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr0~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr0~1_combout  = (\cpu|id_ex_buffer|EX_opcode [3] & ((\cpu|id_ex_buffer|EX_opcode [2] & ((!\cpu|id_ex_buffer|EX_opcode [6]))) # (!\cpu|id_ex_buffer|EX_opcode [2] & (\cpu|id_ex_buffer|EX_opcode [1])))) # 
// (!\cpu|id_ex_buffer|EX_opcode [3] & (\cpu|id_ex_buffer|EX_opcode [2] $ (((!\cpu|id_ex_buffer|EX_opcode [1] & \cpu|id_ex_buffer|EX_opcode [6])))))

	.dataa(\cpu|id_ex_buffer|EX_opcode [3]),
	.datab(\cpu|id_ex_buffer|EX_opcode [1]),
	.datac(\cpu|id_ex_buffer|EX_opcode [6]),
	.datad(\cpu|id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr0~1 .lut_mask = 16'h4F98;
defparam \cpu|ex_stage|alu_oper|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr0~2 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr0~2_combout  = (\cpu|id_ex_buffer|EX_opcode [0] & (\cpu|ex_stage|alu_oper|WideOr0~0_combout )) # (!\cpu|id_ex_buffer|EX_opcode [0] & ((!\cpu|ex_stage|alu_oper|WideOr0~1_combout )))

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_opcode [0]),
	.datac(\cpu|ex_stage|alu_oper|WideOr0~0_combout ),
	.datad(\cpu|ex_stage|alu_oper|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr0~2 .lut_mask = 16'hC0F3;
defparam \cpu|ex_stage|alu_oper|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \cpu|ex_stage|alu_oper|WideOr0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu|ex_stage|alu_oper|WideOr0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ));
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr0~2clkctrl .clock_type = "global clock";
defparam \cpu|ex_stage|alu_oper|WideOr0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|ALU_OP[2] (
// Equation(s):
// \cpu|ex_stage|alu_oper|ALU_OP [2] = (GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & ((!\cpu|ex_stage|alu_oper|WideOr3~1_combout ))) # (!GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & (\cpu|ex_stage|alu_oper|ALU_OP [2]))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datac(\cpu|ex_stage|alu_oper|WideOr3~1_combout ),
	.datad(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|ALU_OP[2] .lut_mask = 16'h0FCC;
defparam \cpu|ex_stage|alu_oper|ALU_OP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr5~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr5~0_combout  = (\cpu|id_ex_buffer|EX_opcode [3] & (!\cpu|id_ex_buffer|EX_opcode [1] & \cpu|id_ex_buffer|EX_opcode [2])) # (!\cpu|id_ex_buffer|EX_opcode [3] & ((!\cpu|id_ex_buffer|EX_opcode [2])))

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_opcode [3]),
	.datac(\cpu|id_ex_buffer|EX_opcode [1]),
	.datad(\cpu|id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr5~0 .lut_mask = 16'h0C33;
defparam \cpu|ex_stage|alu_oper|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr5~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr5~1_combout  = (\cpu|ex_stage|alu_oper|WideOr5~0_combout  & ((\cpu|id_ex_buffer|EX_opcode [3] & (\cpu|id_ex_buffer|EX_opcode [6])) # (!\cpu|id_ex_buffer|EX_opcode [3] & (!\cpu|id_ex_buffer|EX_opcode [6] & 
// !\cpu|id_ex_buffer|EX_opcode [0]))))

	.dataa(\cpu|id_ex_buffer|EX_opcode [3]),
	.datab(\cpu|id_ex_buffer|EX_opcode [6]),
	.datac(\cpu|ex_stage|alu_oper|WideOr5~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_opcode [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr5~1 .lut_mask = 16'h8090;
defparam \cpu|ex_stage|alu_oper|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|ALU_OP[1] (
// Equation(s):
// \cpu|ex_stage|alu_oper|ALU_OP [1] = (GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & ((\cpu|ex_stage|alu_oper|WideOr5~1_combout ))) # (!GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & (\cpu|ex_stage|alu_oper|ALU_OP [1]))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ),
	.datad(\cpu|ex_stage|alu_oper|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|ALU_OP[1] .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu_oper|ALU_OP[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~10_combout  = (!\cpu|ex_stage|alu_oper|ALU_OP [2] & \cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~10 .lut_mask = 16'h5050;
defparam \cpu|ex_stage|alu|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr7~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr7~0_combout  = (\cpu|id_ex_buffer|EX_opcode [3] & (\cpu|id_ex_buffer|EX_opcode [2] & !\cpu|id_ex_buffer|EX_opcode [1])) # (!\cpu|id_ex_buffer|EX_opcode [3] & (!\cpu|id_ex_buffer|EX_opcode [2] & \cpu|id_ex_buffer|EX_opcode 
// [1]))

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_opcode [3]),
	.datac(\cpu|id_ex_buffer|EX_opcode [2]),
	.datad(\cpu|id_ex_buffer|EX_opcode [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr7~0 .lut_mask = 16'h03C0;
defparam \cpu|ex_stage|alu_oper|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|WideOr7~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper|WideOr7~1_combout  = (\cpu|ex_stage|alu_oper|WideOr7~0_combout  & ((\cpu|id_ex_buffer|EX_opcode [6] & (\cpu|id_ex_buffer|EX_opcode [2] & \cpu|id_ex_buffer|EX_opcode [0])) # (!\cpu|id_ex_buffer|EX_opcode [6] & 
// (!\cpu|id_ex_buffer|EX_opcode [2] & !\cpu|id_ex_buffer|EX_opcode [0]))))

	.dataa(\cpu|id_ex_buffer|EX_opcode [6]),
	.datab(\cpu|id_ex_buffer|EX_opcode [2]),
	.datac(\cpu|id_ex_buffer|EX_opcode [0]),
	.datad(\cpu|ex_stage|alu_oper|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|WideOr7~1 .lut_mask = 16'h8100;
defparam \cpu|ex_stage|alu_oper|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper|ALU_OP[0] (
// Equation(s):
// \cpu|ex_stage|alu_oper|ALU_OP [0] = (GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & ((\cpu|ex_stage|alu_oper|WideOr7~1_combout ))) # (!GLOBAL(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ) & (\cpu|ex_stage|alu_oper|ALU_OP [0]))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|WideOr7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper|ALU_OP[0] .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu_oper|ALU_OP[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~1_combout  = (!\cpu|ex_stage|alu_oper|ALU_OP [1] & (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper|ALU_OP [2]))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~1 .lut_mask = 16'h4400;
defparam \cpu|ex_stage|alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~1 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~1_combout  = (\cpu|if_stage|pc_reg|addr_out [3]) # ((\cpu|if_stage|pc_reg|addr_out [1] & ((\cpu|if_stage|pc_reg|addr_out [2]))) # (!\cpu|if_stage|pc_reg|addr_out [1] & (\cpu|if_stage|pc_reg|addr_out [0])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [0]),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|if_stage|pc_reg|addr_out [2]),
	.datad(\cpu|if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~1 .lut_mask = 16'hFFE2;
defparam \cpu|if_stage|inst_mem|inst_mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \cpu|if_id_buffer|ID_rs1_ind~2 (
// Equation(s):
// \cpu|if_id_buffer|ID_rs1_ind~2_combout  = (!\cpu|if_stage|inst_mem|inst_mem~5_combout  & (!\cpu|if_id_buffer|Equal0~0_combout  & ((\cpu|if_stage|inst_mem|inst_mem~1_combout ) # (!\cpu|if_stage|inst_mem|inst_mem~0_combout ))))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~1_combout ),
	.datab(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.datad(\cpu|if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_rs1_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs1_ind~2 .lut_mask = 16'h000B;
defparam \cpu|if_id_buffer|ID_rs1_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~8 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~8_combout  = (\cpu|if_stage|inst_mem|inst_mem~0_combout  & (!\cpu|if_stage|pc_reg|addr_out [3] & (!\cpu|if_stage|pc_reg|addr_out [2] & \cpu|if_stage|pc_reg|addr_out [1])))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [2]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~8 .lut_mask = 16'h0200;
defparam \cpu|if_stage|inst_mem|inst_mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \cpu|if_id_buffer|ID_rs1_ind~4 (
// Equation(s):
// \cpu|if_id_buffer|ID_rs1_ind~4_combout  = (\cpu|if_id_buffer|ID_rs1_ind~2_combout  & (!\cpu|if_stage|inst_mem|inst_mem~9_combout  & (\cpu|if_stage|inst_mem|inst_mem~0_combout ))) # (!\cpu|if_id_buffer|ID_rs1_ind~2_combout  & 
// (((\cpu|if_stage|inst_mem|inst_mem~8_combout ))))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~9_combout ),
	.datab(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind~2_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~8_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_rs1_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs1_ind~4 .lut_mask = 16'h4F40;
defparam \cpu|if_id_buffer|ID_rs1_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \cpu|if_id_buffer|ID_rs1_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_rs1_ind~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs1_ind[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1_ind~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1_ind~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_rs1_ind [0])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1_ind~0 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs1_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \cpu|id_ex_buffer|EX_rs1_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1_ind~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1_ind[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1_ind~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1_ind~1_combout  = (\cpu|if_id_buffer|ID_rs1_ind [1] & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1_ind~1 .lut_mask = 16'h00AA;
defparam \cpu|id_ex_buffer|EX_rs1_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \cpu|id_ex_buffer|EX_rs1_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1_ind~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1_ind[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \cpu|fu|forwardA[0]~4 (
// Equation(s):
// \cpu|fu|forwardA[0]~4_combout  = (\cpu|id_ex_buffer|EX_rs1_ind [0] & (\cpu|mem_wb_buffer|WB_rd_ind [0] & (\cpu|id_ex_buffer|EX_rs1_ind [1] $ (!\cpu|mem_wb_buffer|WB_rd_ind [1])))) # (!\cpu|id_ex_buffer|EX_rs1_ind [0] & (!\cpu|mem_wb_buffer|WB_rd_ind [0] & 
// (\cpu|id_ex_buffer|EX_rs1_ind [1] & \cpu|mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\cpu|id_ex_buffer|EX_rs1_ind [0]),
	.datab(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datac(\cpu|id_ex_buffer|EX_rs1_ind [1]),
	.datad(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|forwardA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardA[0]~4 .lut_mask = 16'h9008;
defparam \cpu|fu|forwardA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \cpu|fu|Equal0~0 (
// Equation(s):
// \cpu|fu|Equal0~0_combout  = (\cpu|id_ex_buffer|EX_opcode [1] & !\cpu|id_ex_buffer|EX_opcode [2])

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_opcode [1]),
	.datac(gnd),
	.datad(\cpu|id_ex_buffer|EX_opcode [2]),
	.cin(gnd),
	.combout(\cpu|fu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|Equal0~0 .lut_mask = 16'h00CC;
defparam \cpu|fu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \cpu|fu|Equal0~1 (
// Equation(s):
// \cpu|fu|Equal0~1_combout  = (\cpu|id_ex_buffer|EX_opcode [6] & (!\cpu|id_ex_buffer|EX_opcode [3] & (\cpu|id_ex_buffer|EX_opcode [0] & \cpu|fu|Equal0~0_combout )))

	.dataa(\cpu|id_ex_buffer|EX_opcode [6]),
	.datab(\cpu|id_ex_buffer|EX_opcode [3]),
	.datac(\cpu|id_ex_buffer|EX_opcode [0]),
	.datad(\cpu|fu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|Equal0~1 .lut_mask = 16'h2000;
defparam \cpu|fu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \cpu|fu|forwardA[1]~2 (
// Equation(s):
// \cpu|fu|forwardA[1]~2_combout  = ((\cpu|id_ex_buffer|EX_rs1_ind [0] & (!\cpu|ex_mem_buffer|MEM_rd_ind [0])) # (!\cpu|id_ex_buffer|EX_rs1_ind [0] & ((\cpu|ex_mem_buffer|MEM_rd_ind [0]) # (!\cpu|ex_mem_buffer|MEM_rd_ind [1])))) # 
// (!\cpu|ex_mem_buffer|MEM_regwrite~q )

	.dataa(\cpu|id_ex_buffer|EX_rs1_ind [0]),
	.datab(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.datac(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.datad(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|forwardA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardA[1]~2 .lut_mask = 16'h6F7F;
defparam \cpu|fu|forwardA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \cpu|fu|forwardA[1]~3 (
// Equation(s):
// \cpu|fu|forwardA[1]~3_combout  = (\cpu|fu|forwardA[1]~2_combout ) # (\cpu|ex_mem_buffer|MEM_rd_ind [1] $ (\cpu|id_ex_buffer|EX_rs1_ind [1]))

	.dataa(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs1_ind [1]),
	.datad(\cpu|fu|forwardA[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardA[1]~3 .lut_mask = 16'hFF5A;
defparam \cpu|fu|forwardA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \cpu|fu|forwardA[0]~5 (
// Equation(s):
// \cpu|fu|forwardA[0]~5_combout  = (!\cpu|fu|Equal0~1_combout  & (((!\cpu|fu|forwardA[1]~3_combout ) # (!\cpu|mem_wb_buffer|WB_regwrite~q )) # (!\cpu|fu|forwardA[0]~4_combout )))

	.dataa(\cpu|fu|forwardA[0]~4_combout ),
	.datab(\cpu|fu|Equal0~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.datad(\cpu|fu|forwardA[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardA[0]~5 .lut_mask = 16'h1333;
defparam \cpu|fu|forwardA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \cpu|id_stage|immed_gen|Immed[21]~6 (
// Equation(s):
// \cpu|id_stage|immed_gen|Immed[21]~6_combout  = (!\cpu|if_id_buffer|ID_opcode [3] & (!\cpu|if_id_buffer|ID_opcode [1] & (\cpu|if_id_buffer|ID_opcode [6] & \cpu|if_id_buffer|ID_opcode [2])))

	.dataa(\cpu|if_id_buffer|ID_opcode [3]),
	.datab(\cpu|if_id_buffer|ID_opcode [1]),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|immed_gen|Immed[21]~6 .lut_mask = 16'h1000;
defparam \cpu|id_stage|immed_gen|Immed[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|comp|always0~7 (
// Equation(s):
// \cpu|id_stage|comp|always0~7_combout  = (\cpu|id_stage|comp|Equal5~0_combout ) # (\cpu|id_stage|comp|Equal7~0_combout )

	.dataa(gnd),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(gnd),
	.datad(\cpu|id_stage|comp|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~7 .lut_mask = 16'hFFCC;
defparam \cpu|id_stage|comp|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~0_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2]) # ((\cpu|ex_stage|alu_oper|ALU_OP [1] & \cpu|ex_stage|alu_oper|ALU_OP [0]))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~0 .lut_mask = 16'hFCF0;
defparam \cpu|ex_stage|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \cpu|fu|forwardA[1]~6 (
// Equation(s):
// \cpu|fu|forwardA[1]~6_combout  = (!\cpu|fu|Equal0~1_combout  & ((\cpu|fu|forwardA[1]~2_combout ) # (\cpu|id_ex_buffer|EX_rs1_ind [1] $ (\cpu|ex_mem_buffer|MEM_rd_ind [1]))))

	.dataa(\cpu|id_ex_buffer|EX_rs1_ind [1]),
	.datab(\cpu|fu|Equal0~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datad(\cpu|fu|forwardA[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardA[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardA[1]~6 .lut_mask = 16'h3312;
defparam \cpu|fu|forwardA[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \cpu|fu|comparator_mux_selA[0]~0 (
// Equation(s):
// \cpu|fu|comparator_mux_selA[0]~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|mem_wb_buffer|WB_rd_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [1] $ (!\cpu|mem_wb_buffer|WB_rd_ind [1])))) # (!\cpu|if_id_buffer|ID_rs1_ind [0] & 
// (\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|mem_wb_buffer|WB_rd_ind [0] & \cpu|mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datad(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selA[0]~0 .lut_mask = 16'h8420;
defparam \cpu|fu|comparator_mux_selA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \cpu|fu|always1~0 (
// Equation(s):
// \cpu|fu|always1~0_combout  = ((\cpu|if_id_buffer|ID_rs1_ind [0] & (!\cpu|ex_mem_buffer|MEM_rd_ind [0])) # (!\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|ex_mem_buffer|MEM_rd_ind [0]) # (!\cpu|ex_mem_buffer|MEM_rd_ind [1])))) # 
// (!\cpu|ex_mem_buffer|MEM_regwrite~q )

	.dataa(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.datad(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always1~0 .lut_mask = 16'h7D7F;
defparam \cpu|fu|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \cpu|fu|always1~1 (
// Equation(s):
// \cpu|fu|always1~1_combout  = (\cpu|fu|always1~0_combout ) # (\cpu|ex_mem_buffer|MEM_rd_ind [1] $ (\cpu|if_id_buffer|ID_rs1_ind [1]))

	.dataa(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(gnd),
	.datad(\cpu|fu|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always1~1 .lut_mask = 16'hFF66;
defparam \cpu|fu|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \cpu|fu|comparator_mux_selA[0]~1 (
// Equation(s):
// \cpu|fu|comparator_mux_selA[0]~1_combout  = (!\cpu|fu|always1~3_combout  & (((!\cpu|fu|always1~1_combout ) # (!\cpu|fu|comparator_mux_selA[0]~0_combout )) # (!\cpu|mem_wb_buffer|WB_regwrite~q )))

	.dataa(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.datab(\cpu|fu|comparator_mux_selA[0]~0_combout ),
	.datac(\cpu|fu|always1~3_combout ),
	.datad(\cpu|fu|always1~1_combout ),
	.cin(gnd),
	.combout(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|comparator_mux_selA[0]~1 .lut_mask = 16'h070F;
defparam \cpu|fu|comparator_mux_selA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5 (
// Equation(s):
// \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & ((\cpu|fu|comparator_mux_selA[0]~1_combout ))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (\cpu|id_stage|comp|Equal5~0_combout ))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(gnd),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5 .lut_mask = 16'hFA0A;
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~220 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~220_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [26]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// (\cpu|ex_stage|alu|Mux28~7_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux28~7_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~220 .lut_mask = 16'hFA44;
defparam \cpu|id_stage|target_address|Add0~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Decoder0~2 (
// Equation(s):
// \cpu|id_stage|reg_file|Decoder0~2_combout  = (!\cpu|mem_wb_buffer|WB_rd_ind [0] & (\cpu|mem_wb_buffer|WB_regwrite~q  & \cpu|mem_wb_buffer|WB_rd_ind [1]))

	.dataa(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datab(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Decoder0~2 .lut_mask = 16'h4040;
defparam \cpu|id_stage|reg_file|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \cpu|id_stage|reg_file|reg_file[2][26] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][26] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Decoder0~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Decoder0~0_combout  = (\cpu|mem_wb_buffer|WB_rd_ind [0] & (\cpu|mem_wb_buffer|WB_regwrite~q  & \cpu|mem_wb_buffer|WB_rd_ind [1]))

	.dataa(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datab(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Decoder0~0 .lut_mask = 16'h8080;
defparam \cpu|id_stage|reg_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \cpu|id_stage|reg_file|reg_file[3][26] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][26] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Decoder0~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Decoder0~1_combout  = (!\cpu|mem_wb_buffer|WB_rd_ind [1] & (\cpu|mem_wb_buffer|WB_rd_ind [0] & \cpu|mem_wb_buffer|WB_regwrite~q ))

	.dataa(gnd),
	.datab(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datad(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Decoder0~1 .lut_mask = 16'h3000;
defparam \cpu|id_stage|reg_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \cpu|id_stage|reg_file|reg_file[1][26] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][26] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux5~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux5~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][26]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][26]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][26]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][26]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux5~0 .lut_mask = 16'h88C0;
defparam \cpu|id_stage|reg_file|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux5~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux5~1_combout  = (\cpu|id_stage|reg_file|Mux5~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][26]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][26]~q ),
	.datad(\cpu|id_stage|reg_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux5~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~221 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~221_combout  = (\cpu|id_stage|target_address|Add0~220_combout  & (((\cpu|id_stage|reg_file|Mux5~1_combout ) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|id_stage|target_address|Add0~220_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [26] & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.datab(\cpu|id_stage|target_address|Add0~220_combout ),
	.datac(\cpu|id_stage|reg_file|Mux5~1_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~221 .lut_mask = 16'hE2CC;
defparam \cpu|id_stage|target_address|Add0~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~281 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~281_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~221_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [26])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [26]),
	.datad(\cpu|id_stage|target_address|Add0~221_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~281 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~222 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~222_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~281_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [26]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [26]),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|target_address|Add0~281_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~222 .lut_mask = 16'hFC0C;
defparam \cpu|id_stage|target_address|Add0~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \cpu|if_id_buffer|ID_INST[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|inst_mem|inst_mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_INST [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_INST[21] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_INST[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~118 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~118_combout  = (\cpu|if_id_buffer|ID_opcode [6] & (!\cpu|id_stage|immed_gen|always0~3_combout  & (\cpu|id_stage|comp|PC_src~3_combout  & !\cpu|EDU|excep_flag~q )))

	.dataa(\cpu|if_id_buffer|ID_opcode [6]),
	.datab(\cpu|id_stage|immed_gen|always0~3_combout ),
	.datac(\cpu|id_stage|comp|PC_src~3_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~118 .lut_mask = 16'h0020;
defparam \cpu|id_stage|target_address|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~119 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~119_combout  = (\cpu|id_stage|target_address|Add0~118_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|if_id_buffer|ID_INST [21] & \cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_INST [21]),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datad(\cpu|id_stage|target_address|Add0~118_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~119 .lut_mask = 16'hF800;
defparam \cpu|id_stage|target_address|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~132 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~132_combout  = (\cpu|id_stage|target_address|Add0~118_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datad(\cpu|id_stage|target_address|Add0~118_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~132 .lut_mask = 16'hF800;
defparam \cpu|id_stage|target_address|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~136 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~136_combout  = (\cpu|id_stage|target_address|Add0~118_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datad(\cpu|id_stage|target_address|Add0~118_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~136 .lut_mask = 16'hF800;
defparam \cpu|id_stage|target_address|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \cpu|if_id_buffer|ID_PC[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[5] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2_ind~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2_ind~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_rs2_ind [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2_ind~1 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \cpu|id_ex_buffer|EX_rs2_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2_ind~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2_ind[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2_ind~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2_ind~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_rs2_ind [0])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2_ind~0 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs2_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \cpu|id_ex_buffer|EX_rs2_ind[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2_ind~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2_ind[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \cpu|fu|forwardB[2]~2 (
// Equation(s):
// \cpu|fu|forwardB[2]~2_combout  = ((\cpu|ex_mem_buffer|MEM_rd_ind [0] & (!\cpu|id_ex_buffer|EX_rs2_ind [0])) # (!\cpu|ex_mem_buffer|MEM_rd_ind [0] & ((\cpu|id_ex_buffer|EX_rs2_ind [0]) # (!\cpu|ex_mem_buffer|MEM_rd_ind [1])))) # 
// (!\cpu|ex_mem_buffer|MEM_regwrite~q )

	.dataa(\cpu|ex_mem_buffer|MEM_regwrite~q ),
	.datab(\cpu|ex_mem_buffer|MEM_rd_ind [0]),
	.datac(\cpu|id_ex_buffer|EX_rs2_ind [0]),
	.datad(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[2]~2 .lut_mask = 16'h7D7F;
defparam \cpu|fu|forwardB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \cpu|fu|forwardB[2]~3 (
// Equation(s):
// \cpu|fu|forwardB[2]~3_combout  = (\cpu|fu|forwardB[2]~2_combout ) # (\cpu|ex_mem_buffer|MEM_rd_ind [1] $ (\cpu|id_ex_buffer|EX_rs2_ind [1]))

	.dataa(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datab(\cpu|id_ex_buffer|EX_rs2_ind [1]),
	.datac(gnd),
	.datad(\cpu|fu|forwardB[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[2]~3 .lut_mask = 16'hFF66;
defparam \cpu|fu|forwardB[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \cpu|fu|always0~0 (
// Equation(s):
// \cpu|fu|always0~0_combout  = (\cpu|id_ex_buffer|EX_opcode [3] & (\cpu|id_ex_buffer|EX_opcode [6] & ((\cpu|id_ex_buffer|EX_opcode [2]) # (!\cpu|id_ex_buffer|EX_opcode [1])))) # (!\cpu|id_ex_buffer|EX_opcode [3] & (((!\cpu|id_ex_buffer|EX_opcode [2] & 
// !\cpu|id_ex_buffer|EX_opcode [6]))))

	.dataa(\cpu|id_ex_buffer|EX_opcode [1]),
	.datab(\cpu|id_ex_buffer|EX_opcode [2]),
	.datac(\cpu|id_ex_buffer|EX_opcode [3]),
	.datad(\cpu|id_ex_buffer|EX_opcode [6]),
	.cin(gnd),
	.combout(\cpu|fu|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always0~0 .lut_mask = 16'hD003;
defparam \cpu|fu|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \cpu|fu|always0~1 (
// Equation(s):
// \cpu|fu|always0~1_combout  = (\cpu|fu|always0~0_combout  & (((!\cpu|id_ex_buffer|EX_opcode [1] & \cpu|id_ex_buffer|EX_opcode [2])) # (!\cpu|id_ex_buffer|EX_opcode [0])))

	.dataa(\cpu|id_ex_buffer|EX_opcode [1]),
	.datab(\cpu|id_ex_buffer|EX_opcode [2]),
	.datac(\cpu|id_ex_buffer|EX_opcode [0]),
	.datad(\cpu|fu|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always0~1 .lut_mask = 16'h4F00;
defparam \cpu|fu|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux13~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux13~0_combout  = (\cpu|fu|always0~1_combout ) # ((!\cpu|fu|Equal0~1_combout  & (\cpu|fu|forwardB[2]~3_combout  & !\cpu|fu|forwardB[1]~1_combout )))

	.dataa(\cpu|fu|Equal0~1_combout ),
	.datab(\cpu|fu|forwardB[2]~3_combout ),
	.datac(\cpu|fu|always0~1_combout ),
	.datad(\cpu|fu|forwardB[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux13~0 .lut_mask = 16'hF0F4;
defparam \cpu|ex_stage|alu_oper2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux13~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux13~1_combout  = (!\cpu|fu|Equal0~1_combout  & (!\cpu|fu|always0~1_combout  & \cpu|fu|forwardB[2]~3_combout ))

	.dataa(\cpu|fu|Equal0~1_combout ),
	.datab(\cpu|fu|always0~1_combout ),
	.datac(gnd),
	.datad(\cpu|fu|forwardB[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux13~1 .lut_mask = 16'h1100;
defparam \cpu|ex_stage|alu_oper2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N25
dffeas \cpu|if_id_buffer|ID_PC[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[1] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~23 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~23_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [1]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~23 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \cpu|id_ex_buffer|EX_PC[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux30~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux30~1_combout  = (\cpu|fu|Equal0~1_combout  & (((\cpu|id_ex_buffer|EX_PC [1])))) # (!\cpu|fu|Equal0~1_combout  & ((\cpu|fu|forwardA[1]~3_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [1])) # (!\cpu|fu|forwardA[1]~3_combout  & 
// ((\cpu|id_ex_buffer|EX_PC [1])))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datab(\cpu|fu|Equal0~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [1]),
	.datad(\cpu|fu|forwardA[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux30~1 .lut_mask = 16'hE2F0;
defparam \cpu|ex_stage|alu_oper1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \cpu|id_stage|reg_file|reg_file[1][1] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][1] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \cpu|id_stage|reg_file|reg_file[3][1] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][1] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux30~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux30~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][1]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][1]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][1]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][1]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux30~0 .lut_mask = 16'hE200;
defparam \cpu|id_stage|reg_file|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux30~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux30~1_combout  = (\cpu|id_stage|reg_file|Mux30~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][1]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux30~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][1]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux30~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~23 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~23_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux30~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux30~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~23 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \cpu|id_ex_buffer|EX_rs1[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux30~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux30~0_combout  = (\cpu|fu|Equal0~1_combout  & (((\cpu|ex_mem_buffer|MEM_ALU_OUT [1])))) # (!\cpu|fu|Equal0~1_combout  & ((\cpu|fu|forwardA[1]~3_combout  & (\cpu|id_ex_buffer|EX_rs1 [1])) # (!\cpu|fu|forwardA[1]~3_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [1])))))

	.dataa(\cpu|fu|Equal0~1_combout ),
	.datab(\cpu|fu|forwardA[1]~3_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [1]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux30~0 .lut_mask = 16'hFB40;
defparam \cpu|ex_stage|alu_oper1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux30~2 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux30~2_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux30~0_combout ))) # (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux30~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux30~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux30~0_combout ),
	.datac(gnd),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux30~2 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu_oper1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~23 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~23_combout  = \cpu|ex_stage|alu_oper2|Mux30~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~23 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \cpu|fu|forwardB[0]~5 (
// Equation(s):
// \cpu|fu|forwardB[0]~5_combout  = (!\cpu|fu|always0~1_combout  & ((\cpu|fu|Equal0~1_combout ) # ((\cpu|fu|forwardB[2]~3_combout  & \cpu|fu|forwardB[1]~1_combout ))))

	.dataa(\cpu|fu|Equal0~1_combout ),
	.datab(\cpu|fu|forwardB[2]~3_combout ),
	.datac(\cpu|fu|always0~1_combout ),
	.datad(\cpu|fu|forwardB[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[0]~5 .lut_mask = 16'h0E0A;
defparam \cpu|fu|forwardB[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[0] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \cpu|id_stage|reg_file|reg_file[3][0] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][0] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \cpu|id_stage|reg_file|reg_file[1][0] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][0] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux63~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux63~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][0]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][0]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][0]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][0]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux63~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \cpu|id_stage|reg_file|reg_file[2][0] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][0] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux63~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux63~1_combout  = (\cpu|id_stage|reg_file|Mux63~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|reg_file|reg_file[2][0]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|id_stage|reg_file|Mux63~0_combout ),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_stage|reg_file|reg_file[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux63~1 .lut_mask = 16'hDCCC;
defparam \cpu|id_stage|reg_file|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~24 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~24_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux63~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux63~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~24 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \cpu|id_ex_buffer|EX_rs2[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux31~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux31~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((!\cpu|fu|forwardB[0]~5_combout  & \cpu|id_ex_buffer|EX_rs2 [0])) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout )))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux31~0 .lut_mask = 16'h7300;
defparam \cpu|ex_stage|alu_oper2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~2 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~2_combout  = (!\cpu|if_stage|inst_mem|inst_mem~1_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout )

	.dataa(gnd),
	.datab(\cpu|if_stage|inst_mem|inst_mem~1_combout ),
	.datac(gnd),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~2 .lut_mask = 16'h3300;
defparam \cpu|if_stage|inst_mem|inst_mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \cpu|if_id_buffer|ID_INST[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|inst_mem|inst_mem~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_INST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_INST[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_INST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~8 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~8_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|if_id_buffer|ID_INST [0] & \cpu|id_stage|immed_gen|Immed[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|if_id_buffer|ID_INST [0]),
	.datad(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~8 .lut_mask = 16'h3000;
defparam \cpu|id_ex_buffer|EX_Immed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \cpu|id_ex_buffer|EX_Immed[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux31~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux31~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|fu|forwardB[1]~4_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & 
// (\cpu|ex_stage|alu_oper2|Mux31~0_combout  & (!\cpu|id_ex_buffer|EX_Immed [0])))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_Immed [0]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux31~1 .lut_mask = 16'hAE26;
defparam \cpu|ex_stage|alu_oper2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux31~2 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux31~2_combout  = (\cpu|ex_stage|alu_oper2|Mux31~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [0] & \cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux31~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [0]) # 
// ((!\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux31~2 .lut_mask = 16'hE233;
defparam \cpu|ex_stage|alu_oper2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~24 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~24_combout  = \cpu|ex_stage|alu_oper2|Mux31~2_combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~24 .lut_mask = 16'h3C3C;
defparam \cpu|ex_stage|alu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~26 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~26_cout  = CARRY(\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|ex_stage|alu|Add0~26_cout ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~26 .lut_mask = 16'h00AA;
defparam \cpu|ex_stage|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~27 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~27_combout  = (\cpu|ex_stage|alu_oper1|Mux31~1_combout  & ((\cpu|ex_stage|alu|Add0~24_combout  & (\cpu|ex_stage|alu|Add0~26_cout  & VCC)) # (!\cpu|ex_stage|alu|Add0~24_combout  & (!\cpu|ex_stage|alu|Add0~26_cout )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux31~1_combout  & ((\cpu|ex_stage|alu|Add0~24_combout  & (!\cpu|ex_stage|alu|Add0~26_cout )) # (!\cpu|ex_stage|alu|Add0~24_combout  & ((\cpu|ex_stage|alu|Add0~26_cout ) # (GND)))))
// \cpu|ex_stage|alu|Add0~28  = CARRY((\cpu|ex_stage|alu_oper1|Mux31~1_combout  & (!\cpu|ex_stage|alu|Add0~24_combout  & !\cpu|ex_stage|alu|Add0~26_cout )) # (!\cpu|ex_stage|alu_oper1|Mux31~1_combout  & ((!\cpu|ex_stage|alu|Add0~26_cout ) # 
// (!\cpu|ex_stage|alu|Add0~24_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~26_cout ),
	.combout(\cpu|ex_stage|alu|Add0~27_combout ),
	.cout(\cpu|ex_stage|alu|Add0~28 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~27 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux2~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux2~2_combout  = (!\cpu|ex_stage|alu_oper|ALU_OP [1] & \cpu|ex_stage|alu|Add0~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux2~2 .lut_mask = 16'h0F00;
defparam \cpu|ex_stage|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~47 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~47_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux30~2_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux31~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~47 .lut_mask = 16'h0C0A;
defparam \cpu|ex_stage|alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~6 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~6_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|if_id_buffer|ID_INST [3] & \cpu|id_stage|immed_gen|Immed[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|if_id_buffer|ID_INST [3]),
	.datad(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~6 .lut_mask = 16'h3000;
defparam \cpu|id_ex_buffer|EX_Immed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \cpu|id_ex_buffer|EX_Immed[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_Immed~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[3] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \cpu|id_stage|reg_file|reg_file[3][3] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][3] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \cpu|id_stage|reg_file|reg_file[1][3] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][3] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux60~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux60~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][3]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][3]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][3]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][3]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux60~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \cpu|id_stage|reg_file|reg_file[2][3] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][3] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux60~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux60~1_combout  = (\cpu|id_stage|reg_file|Mux60~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][3]~q  & (\cpu|if_id_buffer|ID_rs2_ind [1] & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|id_stage|reg_file|Mux60~0_combout ),
	.datab(\cpu|id_stage|reg_file|reg_file[2][3]~q ),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux60~1 .lut_mask = 16'hAAEA;
defparam \cpu|id_stage|reg_file|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~21 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~21_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux60~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux60~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~21 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \cpu|id_ex_buffer|EX_rs2[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[3] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux28~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux28~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((!\cpu|fu|forwardB[1]~4_combout  & \cpu|id_ex_buffer|EX_rs2 [3])))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed [3]))

	.dataa(\cpu|id_ex_buffer|EX_Immed [3]),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [3]),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux28~0 .lut_mask = 16'h30AA;
defparam \cpu|ex_stage|alu_oper2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux28~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux28~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux28~0_combout  & ((!\cpu|fu|forwardB[0]~5_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout )))) # 
// (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux13~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~0_combout ),
	.datac(\cpu|fu|forwardB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux28~1 .lut_mask = 16'h4CAA;
defparam \cpu|ex_stage|alu_oper2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux28 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux28~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~1_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]))) # (!\cpu|ex_stage|alu_oper2|Mux28~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [3])))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (((\cpu|ex_stage|alu_oper2|Mux28~1_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux28 .lut_mask = 16'hF388;
defparam \cpu|ex_stage|alu_oper2|Mux28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~3_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout ) # (\cpu|ex_stage|alu_oper2|Mux29~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~3 .lut_mask = 16'hFFF0;
defparam \cpu|ex_stage|alu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[4] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \cpu|id_stage|reg_file|reg_file[1][4] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][4] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N21
dffeas \cpu|id_stage|reg_file|reg_file[3][4] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][4] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux59~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux59~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][4]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][4]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][4]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux59~0 .lut_mask = 16'hA820;
defparam \cpu|id_stage|reg_file|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \cpu|id_stage|reg_file|reg_file[2][4] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][4] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux59~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux59~1_combout  = (\cpu|id_stage|reg_file|Mux59~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][4]~q  & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux59~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][4]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux59~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~20 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~20_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux59~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux59~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~20 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \cpu|id_ex_buffer|EX_rs2[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[4] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~5 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~5_combout  = (\cpu|id_stage|immed_gen|Immed~4_combout  & (\cpu|if_id_buffer|ID_opcode [2] & !\cpu|EDU|excep_flag~q ))

	.dataa(gnd),
	.datab(\cpu|id_stage|immed_gen|Immed~4_combout ),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~5 .lut_mask = 16'h00C0;
defparam \cpu|id_ex_buffer|EX_Immed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \cpu|id_ex_buffer|EX_Immed[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_Immed~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[5] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux27~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux27~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [4]))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_Immed [5]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [4]),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux27~0 .lut_mask = 16'h7520;
defparam \cpu|ex_stage|alu_oper2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux27~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux27~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux27~0_combout  & ((!\cpu|ex_stage|alu_oper2|Mux13~1_combout ) # (!\cpu|fu|forwardB[0]~5_combout )))) # 
// (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux27~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux27~1 .lut_mask = 16'h4CF0;
defparam \cpu|ex_stage|alu_oper2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux27 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux27~combout  = (\cpu|ex_stage|alu_oper2|Mux27~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [4]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux27~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [4] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux27~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux27 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~1_combout  = (!\cpu|id_stage|immed_gen|always0~3_combout  & (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_opcode [6]))

	.dataa(\cpu|id_stage|immed_gen|always0~3_combout ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_opcode [6]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~1 .lut_mask = 16'h0500;
defparam \cpu|id_ex_buffer|EX_Immed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~4 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~4_combout  = (\cpu|id_ex_buffer|EX_Immed~1_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|id_ex_buffer|EX_Immed~1_combout ),
	.datac(\cpu|id_stage|comp|Equal5~0_combout ),
	.datad(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~4 .lut_mask = 16'hCC80;
defparam \cpu|id_ex_buffer|EX_Immed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \cpu|id_ex_buffer|EX_Immed[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[16] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~14 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~14_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2] & !\cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~14 .lut_mask = 16'h0A0A;
defparam \cpu|ex_stage|alu|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~8 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~8_combout  = \cpu|ex_stage|alu_oper2|Mux15~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux15~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~8 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \cpu|if_id_buffer|ID_PC[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[16] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~8 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~8_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [16])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_id_buffer|ID_PC [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~8 .lut_mask = 16'h4444;
defparam \cpu|id_ex_buffer|EX_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \cpu|id_ex_buffer|EX_PC[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[16] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux15~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux15~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [16]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [16] & 
// !\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.datac(\cpu|id_ex_buffer|EX_PC [16]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux15~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \cpu|id_stage|reg_file|reg_file[2][16] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][16] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N21
dffeas \cpu|id_stage|reg_file|reg_file[3][16] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][16] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux15~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux15~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][16]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][16]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][16]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][16]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux15~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux15~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux15~1_combout  = (\cpu|id_stage|reg_file|Mux15~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][16]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][16]~q ),
	.datad(\cpu|id_stage|reg_file|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux15~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~8 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~8_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux15~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~8 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \cpu|id_ex_buffer|EX_rs1[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[16] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux15~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux15~1_combout  = (\cpu|ex_stage|alu_oper1|Mux15~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [16]) # ((!\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux15~0_combout  & (((\cpu|fu|forwardA[1]~6_combout  & 
// \cpu|mem_wb_buffer|WB_ALU_OUT [16]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux15~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_rs1 [16]),
	.datac(\cpu|fu|forwardA[1]~6_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux15~1 .lut_mask = 16'hDA8A;
defparam \cpu|ex_stage|alu_oper1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \cpu|if_id_buffer|ID_PC[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[15] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~9 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~9_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [15])

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|if_id_buffer|ID_PC [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~9 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N19
dffeas \cpu|id_ex_buffer|EX_PC[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[15] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \cpu|id_stage|reg_file|reg_file[2][15] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][15] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N23
dffeas \cpu|id_stage|reg_file|reg_file[1][15] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][15] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N9
dffeas \cpu|id_stage|reg_file|reg_file[3][15] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][15] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux48~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux48~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][15]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][15]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][15]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][15]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux48~0 .lut_mask = 16'hC840;
defparam \cpu|id_stage|reg_file|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux48~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux48~1_combout  = (\cpu|id_stage|reg_file|Mux48~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][15]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][15]~q ),
	.datad(\cpu|id_stage|reg_file|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux48~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~9 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~9_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux48~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux48~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~9 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \cpu|id_ex_buffer|EX_rs2[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[15] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux16~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux16~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [15] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [15]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux16~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux16~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux16~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|ex_stage|alu_oper2|Mux16~0_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5] & (\cpu|ex_stage|alu_oper2|Mux13~0_combout )))

	.dataa(\cpu|id_ex_buffer|EX_Immed [5]),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux16~1 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu_oper2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux16 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux16~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux16~1_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [15]))) # (!\cpu|ex_stage|alu_oper2|Mux16~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [15])))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|ex_stage|alu_oper2|Mux16~1_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux16~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux16~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux16 .lut_mask = 16'hEC64;
defparam \cpu|ex_stage|alu_oper2|Mux16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~5_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux16~combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper1|Mux16~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux16~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper1|Mux16~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux16~combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~5 .lut_mask = 16'hE080;
defparam \cpu|ex_stage|alu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~12 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~12_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2] & ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~12 .lut_mask = 16'hAAA0;
defparam \cpu|ex_stage|alu|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~6_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux33~12_combout  & (!\cpu|ex_stage|alu_oper1|Mux16~1_combout  & !\cpu|ex_stage|alu_oper2|Mux16~combout )) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux16~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux16~combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux33~12_combout ))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux16~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~6 .lut_mask = 16'h466C;
defparam \cpu|ex_stage|alu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \cpu|id_stage|reg_file|reg_file[3][30] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][30] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \cpu|id_stage|reg_file|reg_file[1][30] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][30] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux33~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux33~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][30]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][30]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][30]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][30]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux33~0 .lut_mask = 16'h88A0;
defparam \cpu|id_stage|reg_file|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux33~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux33~1_combout  = (\cpu|id_stage|reg_file|Mux33~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][30]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][30]~q ),
	.datad(\cpu|id_stage|reg_file|Mux33~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux33~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~27 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~27_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux33~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux33~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~27 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \cpu|id_ex_buffer|EX_rs2[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[30] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|comp|always0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|always0~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~0 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_Immed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \cpu|id_ex_buffer|EX_Immed[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[18] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux5~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux5~0_combout  = (\cpu|id_ex_buffer|EX_Immed [18] & !\cpu|fu|forwardB[0]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_Immed [18]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux5~0 .lut_mask = 16'h00F0;
defparam \cpu|ex_stage|alu_oper2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux1~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux1~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [30]))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|fu|forwardB[1]~4_combout ) # 
// ((\cpu|ex_stage|alu_oper2|Mux5~0_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [30]),
	.datad(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux1~0 .lut_mask = 16'h7564;
defparam \cpu|ex_stage|alu_oper2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux1~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux1~1_combout  = (\cpu|ex_stage|alu_oper2|Mux1~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [30]) # ((!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux1~0_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [30] & 
// \cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux1~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux1~1 .lut_mask = 16'hD8AA;
defparam \cpu|ex_stage|alu_oper2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~1_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper1|Mux1~1_combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper2|Mux1~1_combout )) # (!\cpu|ex_stage|alu_oper1|Mux1~1_combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper2|Mux1~1_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~1 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~19 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~19_combout  = (\cpu|if_id_buffer|ID_PC [5] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [5]),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~19 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \cpu|id_ex_buffer|EX_PC[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[5] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux26~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux26~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [5])) # 
// (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_PC [5])))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.datac(\cpu|id_ex_buffer|EX_PC [5]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux26~0 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu_oper1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~19 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~19_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux26~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~19 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \cpu|id_ex_buffer|EX_rs1[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[5] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux26~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux26~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux26~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [5])) # (!\cpu|ex_stage|alu_oper1|Mux26~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [5]))))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux26~0_combout ))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux26~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [5]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux26~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~41 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~41_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux28~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux26~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~41 .lut_mask = 16'hACAC;
defparam \cpu|ex_stage|alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~18 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~18_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [6])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_id_buffer|ID_PC [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~18 .lut_mask = 16'h4444;
defparam \cpu|id_ex_buffer|EX_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \cpu|id_ex_buffer|EX_PC[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[6] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[6] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \cpu|id_stage|reg_file|reg_file[2][6] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][6] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N5
dffeas \cpu|id_stage|reg_file|reg_file[1][6] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][6] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N19
dffeas \cpu|id_stage|reg_file|reg_file[3][6] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][6] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux57~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux57~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][6]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][6]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][6]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][6]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux57~0 .lut_mask = 16'hC840;
defparam \cpu|id_stage|reg_file|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux57~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux57~1_combout  = (\cpu|id_stage|reg_file|Mux57~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][6]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][6]~q ),
	.datad(\cpu|id_stage|reg_file|Mux57~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux57~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~18 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~18_combout  = (\cpu|id_stage|reg_file|Mux57~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|id_stage|reg_file|Mux57~1_combout ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~18 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_rs2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \cpu|id_ex_buffer|EX_rs2[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[6] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux25~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux25~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [6]))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_Immed [5]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [6]),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux25~0 .lut_mask = 16'h7520;
defparam \cpu|ex_stage|alu_oper2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux25~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux25~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux25~0_combout  & ((!\cpu|ex_stage|alu_oper2|Mux13~1_combout ) # (!\cpu|fu|forwardB[0]~5_combout )))) # 
// (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux25~1 .lut_mask = 16'h7C30;
defparam \cpu|ex_stage|alu_oper2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux25 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux25~combout  = (\cpu|ex_stage|alu_oper2|Mux25~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [6]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux25~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [6] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.datab(\cpu|ex_stage|alu_oper2|Mux25~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux25 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~3_combout  = (\cpu|ex_stage|alu_oper1|Mux25~1_combout  & (!\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (!\cpu|ex_stage|alu_oper2|Mux25~combout )))) # (!\cpu|ex_stage|alu_oper1|Mux25~1_combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] $ (((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper2|Mux25~combout )))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux25~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~3 .lut_mask = 16'h0D1E;
defparam \cpu|ex_stage|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~2_combout  = (\cpu|ex_stage|alu|ShiftLeft0~91_combout  & (\cpu|ex_stage|alu|ShiftRight0~11_combout  & !\cpu|ex_stage|alu_oper2|Mux28~combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~91_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~2 .lut_mask = 16'h0808;
defparam \cpu|ex_stage|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \cpu|id_stage|reg_file|reg_file[2][14] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][14] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \cpu|id_stage|reg_file|reg_file[3][14] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][14] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \cpu|id_stage|reg_file|reg_file[1][14] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][14] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux49~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux49~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][14]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][14]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][14]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][14]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux49~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux49~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux49~1_combout  = (\cpu|id_stage|reg_file|Mux49~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][14]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][14]~q ),
	.datad(\cpu|id_stage|reg_file|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux49~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~10 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~10_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux49~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux49~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~10 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \cpu|id_ex_buffer|EX_rs2[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[14] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux17~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux17~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [14] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [14]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux17~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux17~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux17~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux17~0_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & 
// (((\cpu|ex_stage|alu_oper2|Mux13~0_combout  & \cpu|id_ex_buffer|EX_Immed [5]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux17~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux17~1 .lut_mask = 16'hBC8C;
defparam \cpu|ex_stage|alu_oper2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux17 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux17~combout  = (\cpu|ex_stage|alu_oper2|Mux17~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [14]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux17~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [14] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.datac(\cpu|ex_stage|alu_oper2|Mux17~1_combout ),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux17~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux17 .lut_mask = 16'hCAF0;
defparam \cpu|ex_stage|alu_oper2|Mux17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux17~combout ) # (\cpu|ex_stage|alu_oper1|Mux17~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux17~combout  & \cpu|ex_stage|alu_oper1|Mux17~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux17~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \cpu|id_stage|reg_file|reg_file[2][8] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][8] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \cpu|id_stage|reg_file|reg_file[3][8] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][8] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \cpu|id_stage|reg_file|reg_file[1][8] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][8] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux55~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux55~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][8]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][8]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][8]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][8]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux55~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux55~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux55~1_combout  = (\cpu|id_stage|reg_file|Mux55~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][8]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][8]~q ),
	.datad(\cpu|id_stage|reg_file|Mux55~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux55~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~16 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~16_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux55~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux55~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~16 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \cpu|id_ex_buffer|EX_rs2[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[8] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux23~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux23~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [8] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [8]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux23~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux23~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux23~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux23~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [5]),
	.datac(\cpu|ex_stage|alu_oper2|Mux23~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux23~1 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux23 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux23~combout  = (\cpu|ex_stage|alu_oper2|Mux23~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [8]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux23~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [8] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\cpu|ex_stage|alu_oper2|Mux23~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux23~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux23 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~16 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~16_combout  = \cpu|ex_stage|alu_oper2|Mux23~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux23~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~16 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \cpu|if_id_buffer|ID_PC[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[7] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~17 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~17_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [7]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~17 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \cpu|id_ex_buffer|EX_PC[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[7] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N31
dffeas \cpu|id_stage|reg_file|reg_file[3][7] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][7] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N29
dffeas \cpu|id_stage|reg_file|reg_file[1][7] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][7] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux56~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux56~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][7]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][7]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][7]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][7]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux56~0 .lut_mask = 16'h88C0;
defparam \cpu|id_stage|reg_file|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \cpu|id_stage|reg_file|reg_file[2][7] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][7] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux56~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux56~1_combout  = (\cpu|id_stage|reg_file|Mux56~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][7]~q  & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux56~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][7]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux56~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~17 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~17_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux56~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux56~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~17 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \cpu|id_ex_buffer|EX_rs2[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[7] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux24~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux24~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [7] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [7]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux24~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux24~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux24~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|ex_stage|alu_oper2|Mux24~0_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5] & ((\cpu|ex_stage|alu_oper2|Mux13~0_combout ))))

	.dataa(\cpu|id_ex_buffer|EX_Immed [5]),
	.datab(\cpu|ex_stage|alu_oper2|Mux24~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux24~1 .lut_mask = 16'hCAF0;
defparam \cpu|ex_stage|alu_oper2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux24 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux24~combout  = (\cpu|ex_stage|alu_oper2|Mux24~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [7]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux24~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [7] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux24~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux24 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~9_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout ) # (\cpu|ex_stage|alu_oper2|Mux27~combout )

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~9 .lut_mask = 16'hFFAA;
defparam \cpu|ex_stage|alu|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \cpu|id_stage|reg_file|reg_file[2][9] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][9] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \cpu|id_stage|reg_file|reg_file[1][9] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][9] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \cpu|id_stage|reg_file|reg_file[3][9] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][9] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux54~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux54~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][9]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][9]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][9]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][9]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux54~0 .lut_mask = 16'hA820;
defparam \cpu|id_stage|reg_file|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux54~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux54~1_combout  = (\cpu|id_stage|reg_file|Mux54~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][9]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][9]~q ),
	.datad(\cpu|id_stage|reg_file|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux54~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~15 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~15_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux54~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux54~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~15 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \cpu|id_ex_buffer|EX_rs2[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[9] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux22~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux22~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (!\cpu|fu|forwardB[1]~4_combout  & \cpu|id_ex_buffer|EX_rs2 [9]))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux22~0 .lut_mask = 16'h1010;
defparam \cpu|ex_stage|alu_oper2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux22~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux22~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux22~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [5]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux13~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux22~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux22~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux22 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux22~combout  = (\cpu|ex_stage|alu_oper2|Mux22~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [9]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux22~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [9] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux22~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux22~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux22 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux22~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux22~combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux22~1_combout  & \cpu|ex_stage|alu_oper2|Mux22~combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux22~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~2 .lut_mask = 16'hE080;
defparam \cpu|ex_stage|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~6_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper1|Mux22~1_combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper2|Mux22~combout )) # (!\cpu|ex_stage|alu_oper1|Mux22~1_combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper2|Mux22~combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux22~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~6 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~15 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~15_combout  = \cpu|ex_stage|alu_oper2|Mux22~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~15 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~43 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~43_combout  = (\cpu|ex_stage|alu|Add0~16_combout  & ((\cpu|ex_stage|alu_oper1|Mux23~1_combout  & (\cpu|ex_stage|alu|Add0~42  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux23~1_combout  & (!\cpu|ex_stage|alu|Add0~42 )))) # 
// (!\cpu|ex_stage|alu|Add0~16_combout  & ((\cpu|ex_stage|alu_oper1|Mux23~1_combout  & (!\cpu|ex_stage|alu|Add0~42 )) # (!\cpu|ex_stage|alu_oper1|Mux23~1_combout  & ((\cpu|ex_stage|alu|Add0~42 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~44  = CARRY((\cpu|ex_stage|alu|Add0~16_combout  & (!\cpu|ex_stage|alu_oper1|Mux23~1_combout  & !\cpu|ex_stage|alu|Add0~42 )) # (!\cpu|ex_stage|alu|Add0~16_combout  & ((!\cpu|ex_stage|alu|Add0~42 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux23~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~16_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~42 ),
	.combout(\cpu|ex_stage|alu|Add0~43_combout ),
	.cout(\cpu|ex_stage|alu|Add0~44 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~43 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~45 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~45_combout  = ((\cpu|ex_stage|alu_oper1|Mux22~1_combout  $ (\cpu|ex_stage|alu|Add0~15_combout  $ (!\cpu|ex_stage|alu|Add0~44 )))) # (GND)
// \cpu|ex_stage|alu|Add0~46  = CARRY((\cpu|ex_stage|alu_oper1|Mux22~1_combout  & ((\cpu|ex_stage|alu|Add0~15_combout ) # (!\cpu|ex_stage|alu|Add0~44 ))) # (!\cpu|ex_stage|alu_oper1|Mux22~1_combout  & (\cpu|ex_stage|alu|Add0~15_combout  & 
// !\cpu|ex_stage|alu|Add0~44 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~44 ),
	.combout(\cpu|ex_stage|alu|Add0~45_combout ),
	.cout(\cpu|ex_stage|alu|Add0~46 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~45 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~2_combout  = (!\cpu|ex_stage|alu|ShiftRight0~11_combout ) # (!\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~2 .lut_mask = 16'h55FF;
defparam \cpu|ex_stage|alu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[22] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \cpu|id_stage|reg_file|reg_file[2][22] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][22] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \cpu|id_stage|reg_file|reg_file[3][22] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][22] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \cpu|id_stage|reg_file|reg_file[1][22] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][22] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux41~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux41~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][22]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][22]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][22]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][22]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux41~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux41~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux41~1_combout  = (\cpu|id_stage|reg_file|Mux41~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][22]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][22]~q ),
	.datad(\cpu|id_stage|reg_file|Mux41~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux41~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~2 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~2_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux41~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux41~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~2 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \cpu|id_ex_buffer|EX_rs2[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[22] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux9~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux9~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [22] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [22]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux9~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux9~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux9~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|ex_stage|alu_oper2|Mux9~0_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [18] & ((\cpu|ex_stage|alu_oper2|Mux13~0_combout ))))

	.dataa(\cpu|id_ex_buffer|EX_Immed [18]),
	.datab(\cpu|ex_stage|alu_oper2|Mux9~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux9~1 .lut_mask = 16'hCAF0;
defparam \cpu|ex_stage|alu_oper2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux9 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux9~combout  = (\cpu|ex_stage|alu_oper2|Mux9~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [22]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux9~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [22] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux9~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux9 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux9~combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper1|Mux9~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux9~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper1|Mux9~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux9~combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~30 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~30_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux9~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux11~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~30 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [23]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~1 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \cpu|id_ex_buffer|EX_PC[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[23] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \cpu|id_stage|reg_file|reg_file[2][11] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][11] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \cpu|id_stage|reg_file|reg_file[3][11] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][11] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \cpu|id_stage|reg_file|reg_file[1][11] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][11] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux52~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux52~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][11]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][11]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][11]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][11]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux52~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux52~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux52~1_combout  = (\cpu|id_stage|reg_file|Mux52~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][11]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][11]~q ),
	.datad(\cpu|id_stage|reg_file|Mux52~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux52~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~13 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~13_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux52~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux52~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~13 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N21
dffeas \cpu|id_ex_buffer|EX_rs2[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[11] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux20~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux20~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [11] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [11]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux20~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux20~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux20~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux20~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [5]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux20~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [5]),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux20~1 .lut_mask = 16'hAFC0;
defparam \cpu|ex_stage|alu_oper2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux20 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux20~combout  = (\cpu|ex_stage|alu_oper2|Mux20~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [11]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux20~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [11] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.datab(\cpu|ex_stage|alu_oper2|Mux20~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux20~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux20 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~13 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~13_combout  = \cpu|ex_stage|alu_oper2|Mux20~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux20~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~13 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N3
dffeas \cpu|id_stage|reg_file|reg_file[2][10] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][10] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \cpu|id_stage|reg_file|reg_file[3][10] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][10] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N23
dffeas \cpu|id_stage|reg_file|reg_file[1][10] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][10] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux53~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux53~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][10]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][10]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][10]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][10]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux53~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux53~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux53~1_combout  = (\cpu|id_stage|reg_file|Mux53~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|reg_file|reg_file[2][10]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][10]~q ),
	.datad(\cpu|id_stage|reg_file|Mux53~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux53~1 .lut_mask = 16'hFF40;
defparam \cpu|id_stage|reg_file|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~14 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~14_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux53~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux53~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~14 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \cpu|id_ex_buffer|EX_rs2[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[10] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux21~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux21~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [10] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [10]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux21~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux21~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux21~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux21~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [5]),
	.datac(\cpu|ex_stage|alu_oper2|Mux21~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux21~1 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux21 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux21~combout  = (\cpu|ex_stage|alu_oper2|Mux21~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [10]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux21~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [10] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux21~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux21~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux21 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux21~combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper1|Mux21~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux21~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper1|Mux21~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux21~combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~2 .lut_mask = 16'hA880;
defparam \cpu|ex_stage|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~14 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~14_combout  = \cpu|ex_stage|alu_oper2|Mux21~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux21~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~14 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~47 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~47_combout  = (\cpu|ex_stage|alu_oper1|Mux21~1_combout  & ((\cpu|ex_stage|alu|Add0~14_combout  & (\cpu|ex_stage|alu|Add0~46  & VCC)) # (!\cpu|ex_stage|alu|Add0~14_combout  & (!\cpu|ex_stage|alu|Add0~46 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux21~1_combout  & ((\cpu|ex_stage|alu|Add0~14_combout  & (!\cpu|ex_stage|alu|Add0~46 )) # (!\cpu|ex_stage|alu|Add0~14_combout  & ((\cpu|ex_stage|alu|Add0~46 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~48  = CARRY((\cpu|ex_stage|alu_oper1|Mux21~1_combout  & (!\cpu|ex_stage|alu|Add0~14_combout  & !\cpu|ex_stage|alu|Add0~46 )) # (!\cpu|ex_stage|alu_oper1|Mux21~1_combout  & ((!\cpu|ex_stage|alu|Add0~46 ) # 
// (!\cpu|ex_stage|alu|Add0~14_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~46 ),
	.combout(\cpu|ex_stage|alu|Add0~47_combout ),
	.cout(\cpu|ex_stage|alu|Add0~48 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~47 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~3_combout  = ((!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & \cpu|ex_stage|alu_oper2|Mux27~combout )) # (!\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~3 .lut_mask = 16'h3F0F;
defparam \cpu|ex_stage|alu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux28~combout ) # (!\cpu|ex_stage|alu|ShiftRight0~11_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~4 .lut_mask = 16'hB0B0;
defparam \cpu|ex_stage|alu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~17 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~17_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux26~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux24~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~17 .lut_mask = 16'hBB88;
defparam \cpu|ex_stage|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~68 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~68_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~57_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~17_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~17_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~57_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~68 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~3 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~3_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux22~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux20~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~3 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~69 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~69_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~59_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~3_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~59_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~69 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~70 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~70_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~68_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~69_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~68_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~69_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~70 .lut_mask = 16'hACAC;
defparam \cpu|ex_stage|alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~40 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~40_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux31~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux30~2_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~40 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~22 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~22_combout  = (\cpu|if_id_buffer|ID_PC [2] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [2]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~22 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \cpu|id_ex_buffer|EX_PC[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[2] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux29~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux29~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [2]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [2] & !\cpu|fu|forwardA[1]~6_combout 
// ))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\cpu|id_ex_buffer|EX_PC [2]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux29~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N19
dffeas \cpu|id_stage|reg_file|reg_file[1][2] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][2] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \cpu|id_stage|reg_file|reg_file[3][2] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][2] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux29~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux29~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][2]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][2]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][2]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][2]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux29~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N25
dffeas \cpu|id_stage|reg_file|reg_file[2][2] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][2] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux29~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux29~1_combout  = (\cpu|id_stage|reg_file|Mux29~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [1] & \cpu|id_stage|reg_file|reg_file[2][2]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|Mux29~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][2]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux29~1 .lut_mask = 16'hF4F0;
defparam \cpu|id_stage|reg_file|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~22 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~22_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux29~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux29~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~22 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \cpu|id_ex_buffer|EX_rs1[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[2] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux29~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux29~1_combout  = (\cpu|ex_stage|alu_oper1|Mux29~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [2]) # (!\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux29~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [2] & 
// ((\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux29~0_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [2]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux29~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~71 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~71_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux28~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~71 .lut_mask = 16'h3210;
defparam \cpu|ex_stage|alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~72 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~72_combout  = (\cpu|ex_stage|alu|ShiftLeft0~71_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~40_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~72 .lut_mask = 16'hFF88;
defparam \cpu|ex_stage|alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~73 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~73_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (((!\cpu|ex_stage|alu_oper2|Mux29~combout  & \cpu|ex_stage|alu|ShiftLeft0~72_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~70_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~70_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~73 .lut_mask = 16'h4E44;
defparam \cpu|ex_stage|alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~76 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~76_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux5~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~76 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[24] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \cpu|id_stage|reg_file|reg_file[2][24] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][24] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \cpu|id_stage|reg_file|reg_file[3][24] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][24] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \cpu|id_stage|reg_file|reg_file[1][24] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][24] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux39~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux39~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][24]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][24]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][24]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][24]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux39~0 .lut_mask = 16'hA280;
defparam \cpu|id_stage|reg_file|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux39~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux39~1_combout  = (\cpu|id_stage|reg_file|Mux39~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][24]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][24]~q ),
	.datad(\cpu|id_stage|reg_file|Mux39~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux39~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~0_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux39~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux39~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~0 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \cpu|id_ex_buffer|EX_rs2[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[24] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux7~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux7~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [24] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [24]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux7~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux7~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux7~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux7~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [18]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux13~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux7~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [18]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux7~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux7 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux7~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux7~1_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [24]))) # (!\cpu|ex_stage|alu_oper2|Mux7~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [24])))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (((\cpu|ex_stage|alu_oper2|Mux7~1_combout ))))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.datad(\cpu|ex_stage|alu_oper2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux7 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~6_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu_oper1|Mux7~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux7~combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & (\cpu|ex_stage|alu_oper1|Mux7~1_combout  & \cpu|ex_stage|alu_oper2|Mux7~combout )))

	.dataa(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux7~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~6 .lut_mask = 16'hEAA2;
defparam \cpu|ex_stage|alu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~15 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~15_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux27~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~15 .lut_mask = 16'hE4E4;
defparam \cpu|ex_stage|alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~14 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~14_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux30~2_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux28~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~14 .lut_mask = 16'hF5A0;
defparam \cpu|ex_stage|alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~16 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~16_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~14_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~15_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~15_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~14_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~16 .lut_mask = 16'hCACA;
defparam \cpu|ex_stage|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~18 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~18_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux25~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux23~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~18 .lut_mask = 16'hBB88;
defparam \cpu|ex_stage|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~19 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~19_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~17_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~18_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~18_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~17_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~19 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~20 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~20_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~16_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~19_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~16_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~19_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~13 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~13_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & !\cpu|ex_stage|alu_oper2|Mux29~combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~13 .lut_mask = 16'h0005;
defparam \cpu|ex_stage|alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~21 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~21_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (((\cpu|ex_stage|alu_oper1|Mux31~1_combout  & \cpu|ex_stage|alu|ShiftLeft0~13_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~20_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~20_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~21 .lut_mask = 16'hCA0A;
defparam \cpu|ex_stage|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~11 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~11_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux9~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux7~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~11 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \cpu|if_id_buffer|ID_PC[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[21] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~3 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~3_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [21])

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|if_id_buffer|ID_PC [21]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~3 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \cpu|id_ex_buffer|EX_PC[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[21] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \cpu|id_stage|reg_file|reg_file[3][21] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][21] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \cpu|id_stage|reg_file|reg_file[1][21] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][21] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux42~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux42~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][21]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][21]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][21]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][21]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux42~0 .lut_mask = 16'hA280;
defparam \cpu|id_stage|reg_file|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \cpu|id_stage|reg_file|reg_file[2][21] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][21] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux42~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux42~1_combout  = (\cpu|id_stage|reg_file|Mux42~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][21]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux42~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][21]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux42~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~3 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~3_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux42~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux42~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~3 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_rs2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \cpu|id_ex_buffer|EX_rs2[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[21] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux10~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux10~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [21] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [21]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux10~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~2 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~2_combout  = (\cpu|id_ex_buffer|EX_Immed~1_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|if_id_buffer|ID_INST [21] & \cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|id_ex_buffer|EX_Immed~1_combout ),
	.datab(\cpu|if_id_buffer|ID_INST [21]),
	.datac(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datad(\cpu|id_stage|comp|Equal5~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~2 .lut_mask = 16'hA8A0;
defparam \cpu|id_ex_buffer|EX_Immed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \cpu|id_ex_buffer|EX_Immed[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[21] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux10~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux10~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux10~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [21]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux10~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_Immed [21]),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux10~1 .lut_mask = 16'hDDA0;
defparam \cpu|ex_stage|alu_oper2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux10 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux10~combout  = (\cpu|ex_stage|alu_oper2|Mux10~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [21]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux10~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [21] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.datab(\cpu|ex_stage|alu_oper2|Mux10~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux10 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux10~combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper1|Mux10~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux10~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper1|Mux10~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux10~combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~2 .lut_mask = 16'hE800;
defparam \cpu|ex_stage|alu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~6_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper2|Mux10~combout  & (!\cpu|ex_stage|alu_oper1|Mux10~1_combout  & !\cpu|ex_stage|alu|Mux33~12_combout )) # (!\cpu|ex_stage|alu_oper2|Mux10~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux10~1_combout  $ (\cpu|ex_stage|alu|Mux33~12_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux10~combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~6 .lut_mask = 16'h3748;
defparam \cpu|ex_stage|alu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~3 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~3_combout  = \cpu|ex_stage|alu_oper2|Mux10~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux10~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~3 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[20] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \cpu|id_stage|reg_file|reg_file[2][20] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][20] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|reg_file[3][20]~feeder (
// Equation(s):
// \cpu|id_stage|reg_file|reg_file[3][20]~feeder_combout  = \cpu|mem_wb_buffer|WB_ALU_OUT [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|reg_file[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|id_stage|reg_file|reg_file[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N17
dffeas \cpu|id_stage|reg_file|reg_file[3][20] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|reg_file|reg_file[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][20] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N21
dffeas \cpu|id_stage|reg_file|reg_file[1][20] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][20] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux43~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux43~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][20]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][20]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][20]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][20]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux43~0 .lut_mask = 16'h88C0;
defparam \cpu|id_stage|reg_file|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux43~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux43~1_combout  = (\cpu|id_stage|reg_file|Mux43~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][20]~q  & (\cpu|if_id_buffer|ID_rs2_ind [1] & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][20]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|Mux43~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux43~1 .lut_mask = 16'hF0F8;
defparam \cpu|id_stage|reg_file|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~4 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~4_combout  = (\cpu|id_stage|reg_file|Mux43~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|id_stage|reg_file|Mux43~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~4 .lut_mask = 16'h00AA;
defparam \cpu|id_ex_buffer|EX_rs2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \cpu|id_ex_buffer|EX_rs2[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[20] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux11~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux11~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [20] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [20]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux11~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux11~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux11~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux11~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [18])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [18]),
	.datac(\cpu|ex_stage|alu_oper2|Mux11~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux11~1 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux11 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux11~combout  = (\cpu|ex_stage|alu_oper2|Mux11~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [20]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux11~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [20] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.datab(\cpu|ex_stage|alu_oper2|Mux11~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux11 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~4 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~4_combout  = \cpu|ex_stage|alu_oper2|Mux11~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux11~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~4 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \cpu|id_stage|reg_file|reg_file[3][29] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][29] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \cpu|id_stage|reg_file|reg_file[1][29] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][29] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux34~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux34~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][29]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][29]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][29]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][29]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux34~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \cpu|id_stage|reg_file|reg_file[2][29] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][29] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux34~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux34~1_combout  = (\cpu|id_stage|reg_file|Mux34~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][29]~q  & \cpu|if_id_buffer|ID_rs2_ind [1])))

	.dataa(\cpu|id_stage|reg_file|Mux34~0_combout ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][29]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux34~1 .lut_mask = 16'hBAAA;
defparam \cpu|id_stage|reg_file|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~28 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~28_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux34~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux34~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~28 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \cpu|id_ex_buffer|EX_rs2[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[29] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux2~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux2~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_rs2 [29] & !\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux5~0_combout ) # 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [29]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux2~0 .lut_mask = 16'h55E4;
defparam \cpu|ex_stage|alu_oper2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux2~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux2~1_combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux2~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [29])) # (!\cpu|ex_stage|alu_oper2|Mux2~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [29]))))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (((\cpu|ex_stage|alu_oper2|Mux2~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.datad(\cpu|ex_stage|alu_oper2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux2~1 .lut_mask = 16'hBBC0;
defparam \cpu|ex_stage|alu_oper2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~89 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~89_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux2~1_combout )

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~89 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~86 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~86_combout  = \cpu|ex_stage|alu_oper2|Mux3~1_combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~86 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[27] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \cpu|id_stage|reg_file|reg_file[2][27] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][27] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N31
dffeas \cpu|id_stage|reg_file|reg_file[3][27] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][27] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \cpu|id_stage|reg_file|reg_file[1][27] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][27] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux36~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux36~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][27]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][27]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][27]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][27]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux36~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux36~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux36~1_combout  = (\cpu|id_stage|reg_file|Mux36~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][27]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][27]~q ),
	.datad(\cpu|id_stage|reg_file|Mux36~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux36~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~30 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~30_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux36~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|id_stage|reg_file|Mux36~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~30 .lut_mask = 16'h4444;
defparam \cpu|id_ex_buffer|EX_rs2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \cpu|id_ex_buffer|EX_rs2[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[27] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux4~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux4~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_rs2 [27] & !\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux5~0_combout ) # 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [27]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux4~0 .lut_mask = 16'h33E2;
defparam \cpu|ex_stage|alu_oper2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux4~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux4~1_combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux4~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [27])) # (!\cpu|ex_stage|alu_oper2|Mux4~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [27]))))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (((\cpu|ex_stage|alu_oper2|Mux4~0_combout ))))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.datad(\cpu|ex_stage|alu_oper2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux4~1 .lut_mask = 16'hDDA0;
defparam \cpu|ex_stage|alu_oper2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~83 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~83_combout  = \cpu|ex_stage|alu_oper2|Mux4~1_combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux4~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~83 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux37~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux37~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][26]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][26]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][26]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][26]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux37~0 .lut_mask = 16'hA280;
defparam \cpu|id_stage|reg_file|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux37~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux37~1_combout  = (\cpu|id_stage|reg_file|Mux37~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][26]~q  & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|if_id_buffer|ID_rs2_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][26]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_stage|reg_file|Mux37~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux37~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~31 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~31_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux37~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux37~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~31 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \cpu|id_ex_buffer|EX_rs2[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[26] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux5~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux5~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_rs2 [26] & !\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux5~0_combout ) # 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [26]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux5~1 .lut_mask = 16'h33E2;
defparam \cpu|ex_stage|alu_oper2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux5~2 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux5~2_combout  = (\cpu|ex_stage|alu_oper2|Mux5~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [26]) # ((!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux5~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [26] & 
// \cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.datab(\cpu|ex_stage|alu_oper2|Mux5~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux5~2 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu_oper2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~80 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~80_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux5~2_combout )

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~80 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~30 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~30_combout  = (\cpu|if_id_buffer|ID_PC [25] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [25]),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~30 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N21
dffeas \cpu|id_ex_buffer|EX_PC[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[25] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \cpu|id_stage|reg_file|reg_file[2][25] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][25] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \cpu|id_stage|reg_file|reg_file[1][25] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][25] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \cpu|id_stage|reg_file|reg_file[3][25] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][25] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux38~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux38~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][25]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][25]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][25]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][25]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux38~0 .lut_mask = 16'hE200;
defparam \cpu|id_stage|reg_file|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux38~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux38~1_combout  = (\cpu|id_stage|reg_file|Mux38~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][25]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][25]~q ),
	.datad(\cpu|id_stage|reg_file|Mux38~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux38~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~25 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~25_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux38~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux38~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~25 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \cpu|id_ex_buffer|EX_rs2[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[25] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux6~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux6~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [25] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [25]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux6~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux6~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux6~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux6~0_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & 
// (((\cpu|ex_stage|alu_oper2|Mux13~0_combout  & \cpu|id_ex_buffer|EX_Immed [18]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux6~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [18]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux6~1 .lut_mask = 16'hBC8C;
defparam \cpu|ex_stage|alu_oper2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux6 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux6~combout  = (\cpu|ex_stage|alu_oper2|Mux6~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [25]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux6~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [25] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.datab(\cpu|ex_stage|alu_oper2|Mux6~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux6 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~6_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux6~combout ) # (\cpu|ex_stage|alu_oper1|Mux6~1_combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & (\cpu|ex_stage|alu_oper2|Mux6~combout  & \cpu|ex_stage|alu_oper1|Mux6~1_combout )))

	.dataa(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux6~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~6 .lut_mask = 16'hEAA2;
defparam \cpu|ex_stage|alu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~77 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~77_combout  = \cpu|ex_stage|alu_oper2|Mux6~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux6~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~77 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~0 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~0_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux7~combout )

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux7~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \cpu|id_stage|reg_file|reg_file[2][23] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][23] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \cpu|id_stage|reg_file|reg_file[3][23] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][23] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \cpu|id_stage|reg_file|reg_file[1][23] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][23] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux40~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux40~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][23]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][23]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][23]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][23]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux40~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux40~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux40~1_combout  = (\cpu|id_stage|reg_file|Mux40~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][23]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][23]~q ),
	.datad(\cpu|id_stage|reg_file|Mux40~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux40~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux40~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux40~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~1 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \cpu|id_ex_buffer|EX_rs2[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[23] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux8~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux8~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [23] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [23]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux8~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux8~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux8~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux8~0_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & 
// (((\cpu|ex_stage|alu_oper2|Mux13~0_combout  & \cpu|id_ex_buffer|EX_Immed [18]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux8~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [18]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux8~1 .lut_mask = 16'hBC8C;
defparam \cpu|ex_stage|alu_oper2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux8 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux8~combout  = (\cpu|ex_stage|alu_oper2|Mux8~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [23]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux8~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [23] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux8~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux8 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~1 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~1_combout  = \cpu|ex_stage|alu_oper2|Mux8~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux8~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~1 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~2 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~2_combout  = \cpu|ex_stage|alu_oper2|Mux9~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux9~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~2 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~69 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~69_combout  = ((\cpu|ex_stage|alu_oper1|Mux10~1_combout  $ (\cpu|ex_stage|alu|Add0~3_combout  $ (!\cpu|ex_stage|alu|Add0~68 )))) # (GND)
// \cpu|ex_stage|alu|Add0~70  = CARRY((\cpu|ex_stage|alu_oper1|Mux10~1_combout  & ((\cpu|ex_stage|alu|Add0~3_combout ) # (!\cpu|ex_stage|alu|Add0~68 ))) # (!\cpu|ex_stage|alu_oper1|Mux10~1_combout  & (\cpu|ex_stage|alu|Add0~3_combout  & 
// !\cpu|ex_stage|alu|Add0~68 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~68 ),
	.combout(\cpu|ex_stage|alu|Add0~69_combout ),
	.cout(\cpu|ex_stage|alu|Add0~70 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~69 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~71 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~71_combout  = (\cpu|ex_stage|alu|Add0~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux9~1_combout  & (\cpu|ex_stage|alu|Add0~70  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux9~1_combout  & (!\cpu|ex_stage|alu|Add0~70 )))) # 
// (!\cpu|ex_stage|alu|Add0~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux9~1_combout  & (!\cpu|ex_stage|alu|Add0~70 )) # (!\cpu|ex_stage|alu_oper1|Mux9~1_combout  & ((\cpu|ex_stage|alu|Add0~70 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~72  = CARRY((\cpu|ex_stage|alu|Add0~2_combout  & (!\cpu|ex_stage|alu_oper1|Mux9~1_combout  & !\cpu|ex_stage|alu|Add0~70 )) # (!\cpu|ex_stage|alu|Add0~2_combout  & ((!\cpu|ex_stage|alu|Add0~70 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux9~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~2_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~70 ),
	.combout(\cpu|ex_stage|alu|Add0~71_combout ),
	.cout(\cpu|ex_stage|alu|Add0~72 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~71 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~73 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~73_combout  = ((\cpu|ex_stage|alu_oper1|Mux8~1_combout  $ (\cpu|ex_stage|alu|Add0~1_combout  $ (!\cpu|ex_stage|alu|Add0~72 )))) # (GND)
// \cpu|ex_stage|alu|Add0~74  = CARRY((\cpu|ex_stage|alu_oper1|Mux8~1_combout  & ((\cpu|ex_stage|alu|Add0~1_combout ) # (!\cpu|ex_stage|alu|Add0~72 ))) # (!\cpu|ex_stage|alu_oper1|Mux8~1_combout  & (\cpu|ex_stage|alu|Add0~1_combout  & 
// !\cpu|ex_stage|alu|Add0~72 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~72 ),
	.combout(\cpu|ex_stage|alu|Add0~73_combout ),
	.cout(\cpu|ex_stage|alu|Add0~74 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~73 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~75 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~75_combout  = (\cpu|ex_stage|alu_oper1|Mux7~1_combout  & ((\cpu|ex_stage|alu|Add0~0_combout  & (\cpu|ex_stage|alu|Add0~74  & VCC)) # (!\cpu|ex_stage|alu|Add0~0_combout  & (!\cpu|ex_stage|alu|Add0~74 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux7~1_combout  & ((\cpu|ex_stage|alu|Add0~0_combout  & (!\cpu|ex_stage|alu|Add0~74 )) # (!\cpu|ex_stage|alu|Add0~0_combout  & ((\cpu|ex_stage|alu|Add0~74 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~76  = CARRY((\cpu|ex_stage|alu_oper1|Mux7~1_combout  & (!\cpu|ex_stage|alu|Add0~0_combout  & !\cpu|ex_stage|alu|Add0~74 )) # (!\cpu|ex_stage|alu_oper1|Mux7~1_combout  & ((!\cpu|ex_stage|alu|Add0~74 ) # 
// (!\cpu|ex_stage|alu|Add0~0_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~74 ),
	.combout(\cpu|ex_stage|alu|Add0~75_combout ),
	.cout(\cpu|ex_stage|alu|Add0~76 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~75 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~78 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~78_combout  = ((\cpu|ex_stage|alu_oper1|Mux6~1_combout  $ (\cpu|ex_stage|alu|Add0~77_combout  $ (!\cpu|ex_stage|alu|Add0~76 )))) # (GND)
// \cpu|ex_stage|alu|Add0~79  = CARRY((\cpu|ex_stage|alu_oper1|Mux6~1_combout  & ((\cpu|ex_stage|alu|Add0~77_combout ) # (!\cpu|ex_stage|alu|Add0~76 ))) # (!\cpu|ex_stage|alu_oper1|Mux6~1_combout  & (\cpu|ex_stage|alu|Add0~77_combout  & 
// !\cpu|ex_stage|alu|Add0~76 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~76 ),
	.combout(\cpu|ex_stage|alu|Add0~78_combout ),
	.cout(\cpu|ex_stage|alu|Add0~79 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~78 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~8_combout  = (\cpu|ex_stage|alu_oper2|Mux27~combout ) # ((!\cpu|ex_stage|alu_oper2|Mux28~combout  & \cpu|ex_stage|alu_oper2|Mux29~combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~8 .lut_mask = 16'hF4F4;
defparam \cpu|ex_stage|alu|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~38 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~38_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux8~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux6~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~38 .lut_mask = 16'h00D8;
defparam \cpu|ex_stage|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~39 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~39_combout  = (\cpu|ex_stage|alu|ShiftLeft0~38_combout ) # ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & \cpu|ex_stage|alu|ShiftLeft0~11_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~39 .lut_mask = 16'hFF88;
defparam \cpu|ex_stage|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N27
dffeas \cpu|if_id_buffer|ID_PC[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[19] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~5 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~5_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [19]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~5 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \cpu|id_ex_buffer|EX_PC[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[19] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux12~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux12~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|fu|forwardA[1]~6_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [19]))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC [19]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [19]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux12~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N27
dffeas \cpu|id_stage|reg_file|reg_file[3][19] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][19] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N17
dffeas \cpu|id_stage|reg_file|reg_file[1][19] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][19] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux12~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux12~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][19]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][19]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][19]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][19]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux12~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux12~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux12~1_combout  = (\cpu|id_stage|reg_file|Mux12~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][19]~q  & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][19]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux12~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux12~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~5 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~5_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~5 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \cpu|id_ex_buffer|EX_rs1[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[19] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux12~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux12~1_combout  = (\cpu|ex_stage|alu_oper1|Mux12~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [19])) # (!\cpu|fu|forwardA[0]~5_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux12~0_combout  & (\cpu|fu|forwardA[0]~5_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [19]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux12~0_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [19]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux12~1 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu_oper1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~36 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~36_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux12~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~36 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~55 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~55_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux11~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux13~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~55 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~74 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~74_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux10~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux12~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~74 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~75 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~75_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~74_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~55_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~55_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~74_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~75 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~72 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~72_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux6~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux8~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~72 .lut_mask = 16'hF3C0;
defparam \cpu|ex_stage|alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~73 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~73_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~72_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~53_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~72_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~73 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~76 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~76_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~73_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~75_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~75_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~76 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~77 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~77_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~19_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftRight0~76_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~19_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~76_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~77 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~15 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~15_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0]) # ((\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu_oper2|Mux28~combout ))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~15 .lut_mask = 16'hFAAA;
defparam \cpu|ex_stage|alu|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~62 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~62_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux31~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux29~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~62 .lut_mask = 16'h3202;
defparam \cpu|ex_stage|alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~63 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~63_combout  = (\cpu|ex_stage|alu|ShiftLeft0~62_combout ) # ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (!\cpu|ex_stage|alu_oper2|Mux30~combout  & \cpu|ex_stage|alu_oper1|Mux30~2_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~62_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~63 .lut_mask = 16'hAEAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~9_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout  & \cpu|ex_stage|alu|ShiftLeft0~63_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~9 .lut_mask = 16'h0100;
defparam \cpu|ex_stage|alu|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~16 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~16_combout  = \cpu|ex_stage|alu|ShiftRight0~11_combout  $ (!\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~16 .lut_mask = 16'hF00F;
defparam \cpu|ex_stage|alu|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~6_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|ShiftRight0~77_combout  & ((\cpu|ex_stage|alu|Mux33~16_combout )))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|Mux20~9_combout ) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~77_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datac(\cpu|ex_stage|alu|Mux20~9_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~16_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~6 .lut_mask = 16'hB833;
defparam \cpu|ex_stage|alu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~38 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~38_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux17~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux19~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~38 .lut_mask = 16'hEE22;
defparam \cpu|ex_stage|alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~39 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~39_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~37_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~38_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~37_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~39 .lut_mask = 16'hF3C0;
defparam \cpu|ex_stage|alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~32 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~32_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux12~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux14~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~32 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~33 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~33_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux13~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux15~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~33 .lut_mask = 16'hE4E4;
defparam \cpu|ex_stage|alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~34 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~34_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~32_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~33_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~32_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~34 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~95 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~95_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~34_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~39_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~95 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~4 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~4_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux2~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux3~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~4 .lut_mask = 16'h4540;
defparam \cpu|ex_stage|alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[31] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \cpu|id_stage|reg_file|reg_file[2][31] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][31] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \cpu|id_stage|reg_file|reg_file[3][31] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][31] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \cpu|id_stage|reg_file|reg_file[1][31] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][31] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux0~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux0~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][31]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][31]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][31]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][31]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux0~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux0~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux0~1_combout  = (\cpu|id_stage|reg_file|Mux0~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][31]~q  & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][31]~q ),
	.datac(\cpu|id_stage|reg_file|Mux0~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux0~1 .lut_mask = 16'hF4F0;
defparam \cpu|id_stage|reg_file|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~238 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~238_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [31]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|ex_stage|alu|Mux33~25_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~25_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~238 .lut_mask = 16'hDC98;
defparam \cpu|id_stage|target_address|Add0~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~239 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~239_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~238_combout  & (\cpu|id_stage|reg_file|Mux0~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~238_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [31]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~238_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux0~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.datad(\cpu|id_stage|target_address|Add0~238_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~239 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~283 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~283_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~239_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [31])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [31]),
	.datad(\cpu|id_stage|target_address|Add0~239_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~283 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~240 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~240_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|id_stage|target_address|Add0~283_combout )) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|if_stage|pc_reg|addr_out [31])))

	.dataa(\cpu|id_stage|target_address|Add0~283_combout ),
	.datab(gnd),
	.datac(\cpu|if_stage|pc_reg|addr_out [31]),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~240 .lut_mask = 16'hAAF0;
defparam \cpu|id_stage|target_address|Add0~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[28] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \cpu|id_stage|reg_file|reg_file[2][28] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][28] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \cpu|id_stage|reg_file|reg_file[1][28] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][28] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \cpu|id_stage|reg_file|reg_file[3][28] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][28] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux3~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux3~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][28]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][28]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][28]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][28]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux3~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux3~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux3~1_combout  = (\cpu|id_stage|reg_file|Mux3~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][28]~q  & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][28]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux3~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux3~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~214 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~214_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [28])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_stage|alu|Mux30~6_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.datad(\cpu|ex_stage|alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~214 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|target_address|Add0~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~215 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~215_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~214_combout  & (\cpu|id_stage|reg_file|Mux3~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~214_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [28]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~214_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|id_stage|reg_file|Mux3~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.datad(\cpu|id_stage|target_address|Add0~214_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~215 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~279 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~279_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~215_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & ((\cpu|if_id_buffer|ID_PC 
// [28]))))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|id_stage|target_address|Add0~215_combout ),
	.datad(\cpu|if_id_buffer|ID_PC [28]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~279 .lut_mask = 16'hD1C0;
defparam \cpu|id_stage|target_address|Add0~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~216 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~216_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~279_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [28]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [28]),
	.datac(\cpu|id_stage|target_address|Add0~279_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~216 .lut_mask = 16'hF0CC;
defparam \cpu|id_stage|target_address|Add0~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~228 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~228_combout  = ((\cpu|id_stage|target_address|Add0~222_combout  $ (\cpu|id_stage|target_address|Add0~108_combout  $ (!\cpu|id_stage|target_address|Add0~227 )))) # (GND)
// \cpu|id_stage|target_address|Add0~229  = CARRY((\cpu|id_stage|target_address|Add0~222_combout  & ((\cpu|id_stage|target_address|Add0~108_combout ) # (!\cpu|id_stage|target_address|Add0~227 ))) # (!\cpu|id_stage|target_address|Add0~222_combout  & 
// (\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~227 )))

	.dataa(\cpu|id_stage|target_address|Add0~222_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~227 ),
	.combout(\cpu|id_stage|target_address|Add0~228_combout ),
	.cout(\cpu|id_stage|target_address|Add0~229 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~228 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~228 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~230 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~230_combout  = (\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~219_combout  & (\cpu|id_stage|target_address|Add0~229  & VCC)) # (!\cpu|id_stage|target_address|Add0~219_combout  & 
// (!\cpu|id_stage|target_address|Add0~229 )))) # (!\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~219_combout  & (!\cpu|id_stage|target_address|Add0~229 )) # (!\cpu|id_stage|target_address|Add0~219_combout  & 
// ((\cpu|id_stage|target_address|Add0~229 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~231  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & (!\cpu|id_stage|target_address|Add0~219_combout  & !\cpu|id_stage|target_address|Add0~229 )) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// ((!\cpu|id_stage|target_address|Add0~229 ) # (!\cpu|id_stage|target_address|Add0~219_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~229 ),
	.combout(\cpu|id_stage|target_address|Add0~230_combout ),
	.cout(\cpu|id_stage|target_address|Add0~231 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~230 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~230 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~250 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~250_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~230_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~230_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~250 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \cpu|if_stage|pc_reg|addr_out[27] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[27] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \cpu|if_id_buffer|ID_PC[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[27] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux4~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux4~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][27]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][27]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][27]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][27]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux4~0 .lut_mask = 16'hA088;
defparam \cpu|id_stage|reg_file|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux4~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux4~1_combout  = (\cpu|id_stage|reg_file|Mux4~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][27]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][27]~q ),
	.datac(\cpu|id_stage|reg_file|Mux4~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux4~1 .lut_mask = 16'hF0F8;
defparam \cpu|id_stage|reg_file|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~217 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~217_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [27]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & 
// (\cpu|ex_stage|alu|Mux29~17_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux29~17_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~217 .lut_mask = 16'hF2C2;
defparam \cpu|id_stage|target_address|Add0~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~218 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~218_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~217_combout  & ((\cpu|id_stage|reg_file|Mux4~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~217_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [27])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~217_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|id_stage|reg_file|Mux4~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~217_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~218 .lut_mask = 16'hF388;
defparam \cpu|id_stage|target_address|Add0~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~280 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~280_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~218_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [27])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [27]),
	.datad(\cpu|id_stage|target_address|Add0~218_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~280 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~219 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~219_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~280_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [27]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [27]),
	.datac(\cpu|id_stage|target_address|Add0~280_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~219 .lut_mask = 16'hF0CC;
defparam \cpu|id_stage|target_address|Add0~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~232 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~232_combout  = ((\cpu|id_stage|target_address|Add0~108_combout  $ (\cpu|id_stage|target_address|Add0~216_combout  $ (!\cpu|id_stage|target_address|Add0~231 )))) # (GND)
// \cpu|id_stage|target_address|Add0~233  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~216_combout ) # (!\cpu|id_stage|target_address|Add0~231 ))) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// (\cpu|id_stage|target_address|Add0~216_combout  & !\cpu|id_stage|target_address|Add0~231 )))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~231 ),
	.combout(\cpu|id_stage|target_address|Add0~232_combout ),
	.cout(\cpu|id_stage|target_address|Add0~233 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~232 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~232 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~234 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~234_combout  = (\cpu|id_stage|target_address|Add0~213_combout  & ((\cpu|id_stage|target_address|Add0~108_combout  & (\cpu|id_stage|target_address|Add0~233  & VCC)) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// (!\cpu|id_stage|target_address|Add0~233 )))) # (!\cpu|id_stage|target_address|Add0~213_combout  & ((\cpu|id_stage|target_address|Add0~108_combout  & (!\cpu|id_stage|target_address|Add0~233 )) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// ((\cpu|id_stage|target_address|Add0~233 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~235  = CARRY((\cpu|id_stage|target_address|Add0~213_combout  & (!\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~233 )) # (!\cpu|id_stage|target_address|Add0~213_combout  & 
// ((!\cpu|id_stage|target_address|Add0~233 ) # (!\cpu|id_stage|target_address|Add0~108_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~213_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~233 ),
	.combout(\cpu|id_stage|target_address|Add0~234_combout ),
	.cout(\cpu|id_stage|target_address|Add0~235 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~234 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~234 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~236 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~236_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~234_combout ))

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~234_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~236 .lut_mask = 16'h3000;
defparam \cpu|id_stage|target_address|Add0~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N3
dffeas \cpu|if_stage|pc_reg|addr_out[29] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[29] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \cpu|if_id_buffer|ID_PC[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[29] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux2~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux2~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][29]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][29]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][29]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][29]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux2~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux2~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux2~1_combout  = (\cpu|id_stage|reg_file|Mux2~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][29]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux2~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][29]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux2~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~211 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~211_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [29]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & \cpu|ex_stage|alu|Mux31~15_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~15_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~211 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|target_address|Add0~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~212 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~212_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~211_combout  & ((\cpu|id_stage|reg_file|Mux2~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~211_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [29])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~211_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.datab(\cpu|id_stage|reg_file|Mux2~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~211_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~212 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~278 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~278_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~212_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [29])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [29]),
	.datad(\cpu|id_stage|target_address|Add0~212_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~278 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~213 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~213_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|id_stage|target_address|Add0~278_combout )) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|if_stage|pc_reg|addr_out [29])))

	.dataa(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datab(\cpu|id_stage|target_address|Add0~278_combout ),
	.datac(\cpu|if_stage|pc_reg|addr_out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~213 .lut_mask = 16'hD8D8;
defparam \cpu|id_stage|target_address|Add0~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~244 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~244_combout  = ((\cpu|id_stage|target_address|Add0~108_combout  $ (\cpu|id_stage|target_address|Add0~243_combout  $ (!\cpu|id_stage|target_address|Add0~235 )))) # (GND)
// \cpu|id_stage|target_address|Add0~245  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~243_combout ) # (!\cpu|id_stage|target_address|Add0~235 ))) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// (\cpu|id_stage|target_address|Add0~243_combout  & !\cpu|id_stage|target_address|Add0~235 )))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~235 ),
	.combout(\cpu|id_stage|target_address|Add0~244_combout ),
	.cout(\cpu|id_stage|target_address|Add0~245 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~244 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~244 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~246 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~246_combout  = \cpu|id_stage|target_address|Add0~108_combout  $ (\cpu|id_stage|target_address|Add0~245  $ (\cpu|id_stage|target_address|Add0~240_combout ))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|target_address|Add0~240_combout ),
	.cin(\cpu|id_stage|target_address|Add0~245 ),
	.combout(\cpu|id_stage|target_address|Add0~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~246 .lut_mask = 16'hA55A;
defparam \cpu|id_stage|target_address|Add0~246 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~248 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~248_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~246_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~246_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~248 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \cpu|if_stage|pc_reg|addr_out[31] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[31] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \cpu|if_id_buffer|ID_PC[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[31] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~27 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~27_combout  = (\cpu|if_id_buffer|ID_PC [31] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [31]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~27 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \cpu|id_ex_buffer|EX_PC[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[31] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux0~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux0~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [31])) # 
// (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_PC [31])))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [31]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux0~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~27 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~27_combout  = (\cpu|id_stage|reg_file|Mux0~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|id_stage|reg_file|Mux0~1_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~27 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_rs1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \cpu|id_ex_buffer|EX_rs1[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[31] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux0~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux0~1_combout  = (\cpu|ex_stage|alu_oper1|Mux0~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [31]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux0~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [31] & 
// (\cpu|fu|forwardA[0]~5_combout )))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.datab(\cpu|ex_stage|alu_oper1|Mux0~0_combout ),
	.datac(\cpu|fu|forwardA[0]~5_combout ),
	.datad(\cpu|id_ex_buffer|EX_rs1 [31]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux0~1 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu_oper1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~5 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~5_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux0~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux1~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~5 .lut_mask = 16'hFA0A;
defparam \cpu|ex_stage|alu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~26 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~26_combout  = (!\cpu|ex_stage|alu|Mux31~3_combout  & ((\cpu|ex_stage|alu|ShiftRight0~4_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~5_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~4_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~26 .lut_mask = 16'h0E0A;
defparam \cpu|ex_stage|alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~4 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~4_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux21~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux19~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~4 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~5 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~5_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~3_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~4_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~3_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~5 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~80 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~80_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~19_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~5_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~5_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~80 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~78 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~78_combout  = (\cpu|ex_stage|alu_oper1|Mux31~1_combout  & !\cpu|ex_stage|alu_oper2|Mux31~2_combout )

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~78 .lut_mask = 16'h00CC;
defparam \cpu|ex_stage|alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~79 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~79_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu|ShiftLeft0~78_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (((\cpu|ex_stage|alu|ShiftLeft0~16_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~78_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~16_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~79 .lut_mask = 16'h44F0;
defparam \cpu|ex_stage|alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~4_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~79_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~80_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~80_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~79_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~4 .lut_mask = 16'hC088;
defparam \cpu|ex_stage|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~5_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~26_combout  & ((\cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|Mux14~4_combout ) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~26_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux14~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~5 .lut_mask = 16'hB833;
defparam \cpu|ex_stage|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~6_combout  = (\cpu|ex_stage|alu|Mux17~2_combout  & (((\cpu|ex_stage|alu|Mux14~5_combout )))) # (!\cpu|ex_stage|alu|Mux17~2_combout  & ((\cpu|ex_stage|alu|Mux14~5_combout  & (\cpu|ex_stage|alu|ShiftRight0~95_combout )) # 
// (!\cpu|ex_stage|alu|Mux14~5_combout  & ((\cpu|ex_stage|alu|ShiftRight0~97_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~95_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~97_combout ),
	.datad(\cpu|ex_stage|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~6 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[12] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N17
dffeas \cpu|id_stage|reg_file|reg_file[2][12] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][12] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \cpu|id_stage|reg_file|reg_file[3][12] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][12] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \cpu|id_stage|reg_file|reg_file[1][12] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][12] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux51~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux51~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][12]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][12]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][12]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][12]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux51~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux51~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux51~1_combout  = (\cpu|id_stage|reg_file|Mux51~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][12]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][12]~q ),
	.datad(\cpu|id_stage|reg_file|Mux51~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux51~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~12 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~12_combout  = (\cpu|id_stage|reg_file|Mux51~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux51~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~12 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \cpu|id_ex_buffer|EX_rs2[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[12] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux19~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux19~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [12] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [12]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux19~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux19~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux19~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux19~0_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & 
// (((\cpu|ex_stage|alu_oper2|Mux13~0_combout  & \cpu|id_ex_buffer|EX_Immed [5]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux19~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux19~1 .lut_mask = 16'hBC8C;
defparam \cpu|ex_stage|alu_oper2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux19 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux19~combout  = (\cpu|ex_stage|alu_oper2|Mux19~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [12]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux19~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [12] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux19~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux19~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux19 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~12 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~12_combout  = \cpu|ex_stage|alu_oper2|Mux19~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux19~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~12 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~49 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~49_combout  = ((\cpu|ex_stage|alu_oper1|Mux20~1_combout  $ (\cpu|ex_stage|alu|Add0~13_combout  $ (!\cpu|ex_stage|alu|Add0~48 )))) # (GND)
// \cpu|ex_stage|alu|Add0~50  = CARRY((\cpu|ex_stage|alu_oper1|Mux20~1_combout  & ((\cpu|ex_stage|alu|Add0~13_combout ) # (!\cpu|ex_stage|alu|Add0~48 ))) # (!\cpu|ex_stage|alu_oper1|Mux20~1_combout  & (\cpu|ex_stage|alu|Add0~13_combout  & 
// !\cpu|ex_stage|alu|Add0~48 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~48 ),
	.combout(\cpu|ex_stage|alu|Add0~49_combout ),
	.cout(\cpu|ex_stage|alu|Add0~50 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~49 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~51 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~51_combout  = (\cpu|ex_stage|alu|Add0~12_combout  & ((\cpu|ex_stage|alu_oper1|Mux19~1_combout  & (\cpu|ex_stage|alu|Add0~50  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux19~1_combout  & (!\cpu|ex_stage|alu|Add0~50 )))) # 
// (!\cpu|ex_stage|alu|Add0~12_combout  & ((\cpu|ex_stage|alu_oper1|Mux19~1_combout  & (!\cpu|ex_stage|alu|Add0~50 )) # (!\cpu|ex_stage|alu_oper1|Mux19~1_combout  & ((\cpu|ex_stage|alu|Add0~50 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~52  = CARRY((\cpu|ex_stage|alu|Add0~12_combout  & (!\cpu|ex_stage|alu_oper1|Mux19~1_combout  & !\cpu|ex_stage|alu|Add0~50 )) # (!\cpu|ex_stage|alu|Add0~12_combout  & ((!\cpu|ex_stage|alu|Add0~50 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux19~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~12_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~50 ),
	.combout(\cpu|ex_stage|alu|Add0~51_combout ),
	.cout(\cpu|ex_stage|alu|Add0~52 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~51 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper2|Mux19~combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper1|Mux19~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux19~combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper1|Mux19~1_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux19~combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~3 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux14~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux14~3_combout  & (\cpu|ex_stage|alu|Mux14~6_combout )) # 
// (!\cpu|ex_stage|alu|Mux14~3_combout  & ((\cpu|ex_stage|alu|Add0~51_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux14~6_combout ),
	.datac(\cpu|ex_stage|alu|Add0~51_combout ),
	.datad(\cpu|ex_stage|alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~7 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux19~combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper1|Mux19~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux19~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper1|Mux19~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux19~combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux14~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux14~8_combout  = (\cpu|ex_stage|alu|Mux14~2_combout ) # ((\cpu|ex_stage|alu|Mux14~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu|Mux14~7_combout ),
	.datad(\cpu|ex_stage|alu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux14~8 .lut_mask = 16'hFFB0;
defparam \cpu|ex_stage|alu|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux14~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[12] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \cpu|if_id_buffer|ID_PC[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[12] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~12 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~12_combout  = (\cpu|if_id_buffer|ID_PC [12] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [12]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~12 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \cpu|id_ex_buffer|EX_PC[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[12] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux19~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux19~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [12])) # 
// (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|id_ex_buffer|EX_PC [12])))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [12]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux19~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux19~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux19~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][12]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][12]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][12]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][12]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux19~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux19~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux19~1_combout  = (\cpu|id_stage|reg_file|Mux19~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][12]~q  & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][12]~q ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datad(\cpu|id_stage|reg_file|Mux19~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux19~1 .lut_mask = 16'hFF40;
defparam \cpu|id_stage|reg_file|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~12 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~12_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux19~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~12 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \cpu|id_ex_buffer|EX_rs1[12] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[12] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux19~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux19~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux19~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [12])) # (!\cpu|ex_stage|alu_oper1|Mux19~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [12]))))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|ex_stage|alu_oper1|Mux19~0_combout ))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux19~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [12]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux19~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~49 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~49_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux19~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux17~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~49 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~50 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~50_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~31_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~49_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~31_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~49_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~50 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~51 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~51_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux15~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~51 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~33 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~33_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux16~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux14~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~33 .lut_mask = 16'hFA0A;
defparam \cpu|ex_stage|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~52 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~52_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~33_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~51_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~52 .lut_mask = 16'hFA0A;
defparam \cpu|ex_stage|alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~53 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~53_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~50_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~52_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~50_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~52_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~53 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~61 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~61_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~58_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~60_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~60_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~58_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~61 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~7_combout  = (\cpu|ex_stage|alu|Mux20~6_combout  & ((\cpu|ex_stage|alu|Mux33~14_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~53_combout )))) # (!\cpu|ex_stage|alu|Mux20~6_combout  & (!\cpu|ex_stage|alu|Mux33~14_combout  & 
// ((\cpu|ex_stage|alu|ShiftLeft0~61_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux20~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~53_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~7 .lut_mask = 16'hB9A8;
defparam \cpu|ex_stage|alu|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \cpu|id_stage|reg_file|reg_file[1][18] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][18] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \cpu|id_stage|reg_file|reg_file[3][18] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][18] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux45~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux45~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][18]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][18]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][18]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][18]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux45~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux45~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux45~1_combout  = (\cpu|id_stage|reg_file|Mux45~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][18]~q  & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][18]~q ),
	.datac(\cpu|id_stage|reg_file|Mux45~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux45~1 .lut_mask = 16'hF0F8;
defparam \cpu|id_stage|reg_file|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~6 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~6_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux45~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux45~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~6 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_rs2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \cpu|id_ex_buffer|EX_rs2[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[18] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux13~2 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux13~2_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [18] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [18]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux13~2 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux13~3 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux13~3_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~2_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [18])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [18]),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux13~3 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux13 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux13~combout  = (\cpu|ex_stage|alu_oper2|Mux13~3_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [18]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~3_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [18] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~3_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux13 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~6 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~6_combout  = \cpu|ex_stage|alu_oper2|Mux13~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~6 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[17] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N15
dffeas \cpu|id_stage|reg_file|reg_file[3][17] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][17] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N25
dffeas \cpu|id_stage|reg_file|reg_file[1][17] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][17] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux46~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux46~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][17]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][17]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][17]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][17]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux46~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N13
dffeas \cpu|id_stage|reg_file|reg_file[2][17] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][17] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux46~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux46~1_combout  = (\cpu|id_stage|reg_file|Mux46~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][17]~q  & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux46~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][17]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux46~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~7 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~7_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux46~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux46~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~7 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \cpu|id_ex_buffer|EX_rs2[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[17] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux14~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux14~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [17] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [17]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux14~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~3 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~3_combout  = (\cpu|id_ex_buffer|EX_Immed~1_combout  & ((\cpu|id_stage|immed_gen|Immed[21]~6_combout ) # ((\cpu|id_stage|comp|Equal5~0_combout  & \cpu|if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_ex_buffer|EX_Immed~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~3 .lut_mask = 16'hEA00;
defparam \cpu|id_ex_buffer|EX_Immed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \cpu|id_ex_buffer|EX_Immed[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[17] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux14~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux14~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux14~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [17]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux14~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_Immed [17]),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux14~1 .lut_mask = 16'hDDA0;
defparam \cpu|ex_stage|alu_oper2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux14 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux14~combout  = (\cpu|ex_stage|alu_oper2|Mux14~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [17]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux14~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [17] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux14~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux14 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~7 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~7_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux14~combout )

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux14~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~7 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~59 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~59_combout  = (\cpu|ex_stage|alu|Add0~8_combout  & ((\cpu|ex_stage|alu_oper1|Mux15~1_combout  & (\cpu|ex_stage|alu|Add0~58  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux15~1_combout  & (!\cpu|ex_stage|alu|Add0~58 )))) # 
// (!\cpu|ex_stage|alu|Add0~8_combout  & ((\cpu|ex_stage|alu_oper1|Mux15~1_combout  & (!\cpu|ex_stage|alu|Add0~58 )) # (!\cpu|ex_stage|alu_oper1|Mux15~1_combout  & ((\cpu|ex_stage|alu|Add0~58 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~60  = CARRY((\cpu|ex_stage|alu|Add0~8_combout  & (!\cpu|ex_stage|alu_oper1|Mux15~1_combout  & !\cpu|ex_stage|alu|Add0~58 )) # (!\cpu|ex_stage|alu|Add0~8_combout  & ((!\cpu|ex_stage|alu|Add0~58 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux15~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~8_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~58 ),
	.combout(\cpu|ex_stage|alu|Add0~59_combout ),
	.cout(\cpu|ex_stage|alu|Add0~60 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~59 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~61 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~61_combout  = ((\cpu|ex_stage|alu_oper1|Mux14~1_combout  $ (\cpu|ex_stage|alu|Add0~7_combout  $ (!\cpu|ex_stage|alu|Add0~60 )))) # (GND)
// \cpu|ex_stage|alu|Add0~62  = CARRY((\cpu|ex_stage|alu_oper1|Mux14~1_combout  & ((\cpu|ex_stage|alu|Add0~7_combout ) # (!\cpu|ex_stage|alu|Add0~60 ))) # (!\cpu|ex_stage|alu_oper1|Mux14~1_combout  & (\cpu|ex_stage|alu|Add0~7_combout  & 
// !\cpu|ex_stage|alu|Add0~60 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~60 ),
	.combout(\cpu|ex_stage|alu|Add0~61_combout ),
	.cout(\cpu|ex_stage|alu|Add0~62 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~61 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~63 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~63_combout  = (\cpu|ex_stage|alu_oper1|Mux13~1_combout  & ((\cpu|ex_stage|alu|Add0~6_combout  & (\cpu|ex_stage|alu|Add0~62  & VCC)) # (!\cpu|ex_stage|alu|Add0~6_combout  & (!\cpu|ex_stage|alu|Add0~62 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux13~1_combout  & ((\cpu|ex_stage|alu|Add0~6_combout  & (!\cpu|ex_stage|alu|Add0~62 )) # (!\cpu|ex_stage|alu|Add0~6_combout  & ((\cpu|ex_stage|alu|Add0~62 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~64  = CARRY((\cpu|ex_stage|alu_oper1|Mux13~1_combout  & (!\cpu|ex_stage|alu|Add0~6_combout  & !\cpu|ex_stage|alu|Add0~62 )) # (!\cpu|ex_stage|alu_oper1|Mux13~1_combout  & ((!\cpu|ex_stage|alu|Add0~62 ) # 
// (!\cpu|ex_stage|alu|Add0~6_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~62 ),
	.combout(\cpu|ex_stage|alu|Add0~63_combout ),
	.cout(\cpu|ex_stage|alu|Add0~64 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~63 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~5_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper1|Mux13~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux13~combout  & !\cpu|ex_stage|alu|Mux33~12_combout )) # (!\cpu|ex_stage|alu_oper1|Mux13~1_combout  & 
// (\cpu|ex_stage|alu_oper2|Mux13~combout  $ (\cpu|ex_stage|alu|Mux33~12_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~combout ),
	.datad(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~5 .lut_mask = 16'h3748;
defparam \cpu|ex_stage|alu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~8_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux20~5_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux20~5_combout  & (\cpu|ex_stage|alu|Mux20~7_combout )) # 
// (!\cpu|ex_stage|alu|Mux20~5_combout  & ((\cpu|ex_stage|alu|Add0~63_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux20~7_combout ),
	.datac(\cpu|ex_stage|alu|Add0~63_combout ),
	.datad(\cpu|ex_stage|alu|Mux20~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~8 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~4_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux13~combout ) # (\cpu|ex_stage|alu_oper1|Mux13~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux13~combout  & \cpu|ex_stage|alu_oper1|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~4 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux20~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux20~10_combout  = (\cpu|ex_stage|alu|Mux20~4_combout ) # ((\cpu|ex_stage|alu|Mux20~8_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|Mux20~8_combout ),
	.datac(\cpu|ex_stage|alu|Mux20~4_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux20~10 .lut_mask = 16'hFCF4;
defparam \cpu|ex_stage|alu|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder (
// Equation(s):
// \cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout  = \cpu|ex_stage|alu|Mux20~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|Mux20~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[18] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[18] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \cpu|id_stage|reg_file|reg_file[2][18] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][18] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux13~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux13~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][18]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][18]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][18]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][18]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux13~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux13~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux13~1_combout  = (\cpu|id_stage|reg_file|Mux13~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][18]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][18]~q ),
	.datad(\cpu|id_stage|reg_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux13~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~6 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~6_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux13~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~6 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \cpu|id_ex_buffer|EX_rs1[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[18] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \cpu|if_id_buffer|ID_PC[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[18] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~6 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~6_combout  = (\cpu|if_id_buffer|ID_PC [18] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [18]),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~6 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \cpu|id_ex_buffer|EX_PC[18] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[18] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux13~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux13~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [18]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [18] & 
// !\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\cpu|id_ex_buffer|EX_PC [18]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux13~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux13~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux13~1_combout  = (\cpu|ex_stage|alu_oper1|Mux13~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [18]) # ((!\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux13~0_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [18] & 
// \cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|id_ex_buffer|EX_rs1 [18]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.datac(\cpu|ex_stage|alu_oper1|Mux13~0_combout ),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux13~1 .lut_mask = 16'hACF0;
defparam \cpu|ex_stage|alu_oper1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~1 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~1_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux13~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux11~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux13~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~1 .lut_mask = 16'hBB88;
defparam \cpu|ex_stage|alu|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~37 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~37_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~36_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~36_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~37 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~2_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & (\cpu|ex_stage|alu|Mux29~8_combout )) # (!\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|Mux29~8_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~37_combout ))) # 
// (!\cpu|ex_stage|alu|Mux29~8_combout  & (\cpu|ex_stage|alu|ShiftLeft0~39_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~8_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~39_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~2 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~42 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~42_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~15_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~41_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~41_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~42 .lut_mask = 16'hE2E2;
defparam \cpu|ex_stage|alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~43 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~43_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux24~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux22~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~43 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~44 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~44_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~18_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~43_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~18_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~44 .lut_mask = 16'hB8B8;
defparam \cpu|ex_stage|alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~45 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~45_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~42_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~44_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~42_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~45 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~11 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~11_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & !\cpu|ex_stage|alu_oper2|Mux29~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~11 .lut_mask = 16'h000F;
defparam \cpu|ex_stage|alu|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~46 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~46_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~40_combout  & ((\cpu|ex_stage|alu|Mux33~11_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (((\cpu|ex_stage|alu|ShiftLeft0~45_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~45_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|Mux33~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~46 .lut_mask = 16'hAC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~3_combout  = (\cpu|ex_stage|alu|Mux27~2_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~46_combout ) # (!\cpu|ex_stage|alu|Mux29~9_combout )))) # (!\cpu|ex_stage|alu|Mux27~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~35_combout  & 
// ((\cpu|ex_stage|alu|Mux29~9_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~35_combout ),
	.datab(\cpu|ex_stage|alu|Mux27~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~46_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~3 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N7
dffeas \cpu|id_stage|reg_file|reg_file[1][5] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][5] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N21
dffeas \cpu|id_stage|reg_file|reg_file[3][5] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][5] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux58~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux58~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][5]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][5]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][5]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][5]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux58~0 .lut_mask = 16'hC840;
defparam \cpu|id_stage|reg_file|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux58~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux58~1_combout  = (\cpu|id_stage|reg_file|Mux58~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][5]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][5]~q ),
	.datad(\cpu|id_stage|reg_file|Mux58~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux58~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~19 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~19_combout  = (\cpu|id_stage|reg_file|Mux58~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|id_stage|reg_file|Mux58~1_combout ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~19 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_rs2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \cpu|id_ex_buffer|EX_rs2[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[5] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux26~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux26~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [5] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [5]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux26~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux26~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux26~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux26~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [5]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux26~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [5]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux26~1 .lut_mask = 16'hBCB0;
defparam \cpu|ex_stage|alu_oper2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux26 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux26~combout  = (\cpu|ex_stage|alu_oper2|Mux26~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [5]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux26~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [5] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.datab(\cpu|ex_stage|alu_oper2|Mux26~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux26 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper2|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~24 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~24_combout  = (\cpu|ex_stage|alu_oper2|Mux9~combout ) # ((\cpu|ex_stage|alu_oper2|Mux25~combout ) # ((\cpu|ex_stage|alu_oper2|Mux26~combout ) # (\cpu|ex_stage|alu_oper2|Mux24~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux9~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux25~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux26~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux24~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~24 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~23 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~23_combout  = (\cpu|ex_stage|alu_oper2|Mux8~combout ) # ((\cpu|ex_stage|alu_oper2|Mux22~combout ) # ((\cpu|ex_stage|alu_oper2|Mux7~combout ) # (\cpu|ex_stage|alu_oper2|Mux6~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux8~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux22~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux7~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux6~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~23 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[13] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \cpu|id_stage|reg_file|reg_file[2][13] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][13] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \cpu|id_stage|reg_file|reg_file[3][13] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[3][13] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \cpu|id_stage|reg_file|reg_file[1][13] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][13] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux50~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux50~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][13]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][13]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][13]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][13]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux50~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux50~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux50~1_combout  = (\cpu|id_stage|reg_file|Mux50~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][13]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][13]~q ),
	.datad(\cpu|id_stage|reg_file|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux50~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~11 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~11_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux50~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux50~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~11 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \cpu|id_ex_buffer|EX_rs2[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[13] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux18~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux18~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [13] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [13]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux18~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux18~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux18~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|ex_stage|alu_oper2|Mux18~0_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5] & (\cpu|ex_stage|alu_oper2|Mux13~0_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|id_ex_buffer|EX_Immed [5]),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux18~1 .lut_mask = 16'hEA4A;
defparam \cpu|ex_stage|alu_oper2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux18 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux18~combout  = (\cpu|ex_stage|alu_oper2|Mux18~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [13]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux18~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [13] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux18~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux18~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux18 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~25 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~25_combout  = (\cpu|ex_stage|alu_oper2|Mux20~combout ) # ((\cpu|ex_stage|alu_oper2|Mux18~combout ) # ((\cpu|ex_stage|alu_oper2|Mux21~combout ) # (\cpu|ex_stage|alu_oper2|Mux23~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux20~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux18~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux21~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux23~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~25 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~22 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~22_combout  = (\cpu|ex_stage|alu_oper2|Mux12~combout ) # ((\cpu|ex_stage|alu_oper2|Mux11~combout ) # ((\cpu|ex_stage|alu_oper2|Mux13~combout ) # (\cpu|ex_stage|alu_oper2|Mux10~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux12~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux11~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux10~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~22 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~26 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~26_combout  = (\cpu|ex_stage|alu|ShiftLeft0~24_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~23_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~25_combout ) # (\cpu|ex_stage|alu|ShiftLeft0~22_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~24_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~23_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~25_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~26 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~8_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~29_combout  & (\cpu|ex_stage|alu|Mux27~3_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~26_combout  & !\cpu|ex_stage|alu|ShiftLeft0~27_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.datab(\cpu|ex_stage|alu|Mux27~3_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~8 .lut_mask = 16'h0004;
defparam \cpu|ex_stage|alu|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & (((!\cpu|ex_stage|alu_oper|ALU_OP [0])))) # (!\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper1|Mux6~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux6~combout  & 
// !\cpu|ex_stage|alu_oper|ALU_OP [0])) # (!\cpu|ex_stage|alu_oper1|Mux6~1_combout  & (\cpu|ex_stage|alu_oper2|Mux6~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux6~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~4 .lut_mask = 16'h01BE;
defparam \cpu|ex_stage|alu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~14 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~14_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux3~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux5~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~14 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~7 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~7_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux4~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux6~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~7 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~15 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~15_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~14_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~7_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~14_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~7_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~15 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~12 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~12_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux0~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux2~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~12 .lut_mask = 16'h00D8;
defparam \cpu|ex_stage|alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~13 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~13_combout  = (\cpu|ex_stage|alu|ShiftRight0~12_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux1~1_combout  & \cpu|ex_stage|alu_oper2|Mux31~2_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~12_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~13 .lut_mask = 16'hDCCC;
defparam \cpu|ex_stage|alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~16 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~16_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~13_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~15_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~15_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~16 .lut_mask = 16'h0E02;
defparam \cpu|ex_stage|alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~10_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu|ShiftRight0~11_combout ) # (!\cpu|ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~10 .lut_mask = 16'hC0F0;
defparam \cpu|ex_stage|alu|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~5_combout  = (\cpu|ex_stage|alu|Mux27~4_combout  & ((\cpu|ex_stage|alu|Mux27~8_combout ) # ((!\cpu|ex_stage|alu|Mux29~10_combout )))) # (!\cpu|ex_stage|alu|Mux27~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~16_combout  & 
// \cpu|ex_stage|alu|Mux29~10_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux27~8_combout ),
	.datab(\cpu|ex_stage|alu|Mux27~4_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~16_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~5 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux27~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux27~7_combout  = (\cpu|ex_stage|alu|Mux27~6_combout  & (((\cpu|ex_stage|alu|Mux27~5_combout ) # (\cpu|ex_stage|alu|Mux33~10_combout )))) # (!\cpu|ex_stage|alu|Mux27~6_combout  & (\cpu|ex_stage|alu|Add0~78_combout  & 
// ((!\cpu|ex_stage|alu|Mux33~10_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux27~6_combout ),
	.datab(\cpu|ex_stage|alu|Add0~78_combout ),
	.datac(\cpu|ex_stage|alu|Mux27~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux27~7 .lut_mask = 16'hAAE4;
defparam \cpu|ex_stage|alu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux27~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[25] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[25] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux6~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux6~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|fu|forwardA[1]~6_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [25]))) # (!\cpu|fu|forwardA[1]~6_combout 
//  & (\cpu|id_ex_buffer|EX_PC [25]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [25]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux6~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux6~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux6~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][25]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][25]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][25]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][25]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux6~0 .lut_mask = 16'hC840;
defparam \cpu|id_stage|reg_file|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux6~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux6~1_combout  = (\cpu|id_stage|reg_file|Mux6~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [1] & \cpu|id_stage|reg_file|reg_file[2][25]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][25]~q ),
	.datad(\cpu|id_stage|reg_file|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux6~1 .lut_mask = 16'hFF40;
defparam \cpu|id_stage|reg_file|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~30 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~30_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux6~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~30 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \cpu|id_ex_buffer|EX_rs1[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[25] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux6~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux6~1_combout  = (\cpu|ex_stage|alu_oper1|Mux6~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [25]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux6~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [25] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux6~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [25]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux6~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~81 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~81_combout  = (\cpu|ex_stage|alu_oper1|Mux5~1_combout  & ((\cpu|ex_stage|alu|Add0~80_combout  & (\cpu|ex_stage|alu|Add0~79  & VCC)) # (!\cpu|ex_stage|alu|Add0~80_combout  & (!\cpu|ex_stage|alu|Add0~79 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux5~1_combout  & ((\cpu|ex_stage|alu|Add0~80_combout  & (!\cpu|ex_stage|alu|Add0~79 )) # (!\cpu|ex_stage|alu|Add0~80_combout  & ((\cpu|ex_stage|alu|Add0~79 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~82  = CARRY((\cpu|ex_stage|alu_oper1|Mux5~1_combout  & (!\cpu|ex_stage|alu|Add0~80_combout  & !\cpu|ex_stage|alu|Add0~79 )) # (!\cpu|ex_stage|alu_oper1|Mux5~1_combout  & ((!\cpu|ex_stage|alu|Add0~79 ) # 
// (!\cpu|ex_stage|alu|Add0~80_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~79 ),
	.combout(\cpu|ex_stage|alu|Add0~81_combout ),
	.cout(\cpu|ex_stage|alu|Add0~82 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~81 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~84 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~84_combout  = ((\cpu|ex_stage|alu|Add0~83_combout  $ (\cpu|ex_stage|alu_oper1|Mux4~1_combout  $ (!\cpu|ex_stage|alu|Add0~82 )))) # (GND)
// \cpu|ex_stage|alu|Add0~85  = CARRY((\cpu|ex_stage|alu|Add0~83_combout  & ((\cpu|ex_stage|alu_oper1|Mux4~1_combout ) # (!\cpu|ex_stage|alu|Add0~82 ))) # (!\cpu|ex_stage|alu|Add0~83_combout  & (\cpu|ex_stage|alu_oper1|Mux4~1_combout  & 
// !\cpu|ex_stage|alu|Add0~82 )))

	.dataa(\cpu|ex_stage|alu|Add0~83_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~82 ),
	.combout(\cpu|ex_stage|alu|Add0~84_combout ),
	.cout(\cpu|ex_stage|alu|Add0~85 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~84 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~87 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~87_combout  = (\cpu|ex_stage|alu|Add0~86_combout  & ((\cpu|ex_stage|alu_oper1|Mux3~1_combout  & (\cpu|ex_stage|alu|Add0~85  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & (!\cpu|ex_stage|alu|Add0~85 )))) # 
// (!\cpu|ex_stage|alu|Add0~86_combout  & ((\cpu|ex_stage|alu_oper1|Mux3~1_combout  & (!\cpu|ex_stage|alu|Add0~85 )) # (!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & ((\cpu|ex_stage|alu|Add0~85 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~88  = CARRY((\cpu|ex_stage|alu|Add0~86_combout  & (!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & !\cpu|ex_stage|alu|Add0~85 )) # (!\cpu|ex_stage|alu|Add0~86_combout  & ((!\cpu|ex_stage|alu|Add0~85 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux3~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~86_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~85 ),
	.combout(\cpu|ex_stage|alu|Add0~87_combout ),
	.cout(\cpu|ex_stage|alu|Add0~88 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~87 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~90 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~90_combout  = ((\cpu|ex_stage|alu_oper1|Mux2~1_combout  $ (\cpu|ex_stage|alu|Add0~89_combout  $ (!\cpu|ex_stage|alu|Add0~88 )))) # (GND)
// \cpu|ex_stage|alu|Add0~91  = CARRY((\cpu|ex_stage|alu_oper1|Mux2~1_combout  & ((\cpu|ex_stage|alu|Add0~89_combout ) # (!\cpu|ex_stage|alu|Add0~88 ))) # (!\cpu|ex_stage|alu_oper1|Mux2~1_combout  & (\cpu|ex_stage|alu|Add0~89_combout  & 
// !\cpu|ex_stage|alu|Add0~88 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~88 ),
	.combout(\cpu|ex_stage|alu|Add0~90_combout ),
	.cout(\cpu|ex_stage|alu|Add0~91 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~90 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~84 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~84_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (((\cpu|ex_stage|alu|ShiftLeft0~40_combout  & !\cpu|ex_stage|alu_oper2|Mux30~combout )))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~42_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~42_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~84 .lut_mask = 16'h0CAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~85 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~85_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~44_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~32_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~44_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~85 .lut_mask = 16'hAFA0;
defparam \cpu|ex_stage|alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~86 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~86_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~84_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~85_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~84_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~85_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~86 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~4 .lut_mask = 16'hF5F5;
defparam \cpu|ex_stage|alu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|concat~1 (
// Equation(s):
// \cpu|ex_stage|alu|concat~1_combout  = \cpu|ex_stage|alu_oper1|Mux2~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux2~1_combout )

	.dataa(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|concat~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|concat~1 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|concat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~6_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper2|Mux27~combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~6 .lut_mask = 16'hF0C0;
defparam \cpu|ex_stage|alu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~5_combout  = ((\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu|ShiftRight0~11_combout )) # (!\cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~5 .lut_mask = 16'hA0FF;
defparam \cpu|ex_stage|alu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~108 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~108_combout  = (\cpu|ex_stage|alu|ShiftRight0~13_combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout  & !\cpu|ex_stage|alu_oper2|Mux28~combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~13_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~108 .lut_mask = 16'h0202;
defparam \cpu|ex_stage|alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~10_combout  = (\cpu|ex_stage|alu|Mux31~6_combout  & (((\cpu|ex_stage|alu|Mux31~5_combout  & \cpu|ex_stage|alu|ShiftRight0~108_combout )))) # (!\cpu|ex_stage|alu|Mux31~6_combout  & ((\cpu|ex_stage|alu|concat~1_combout ) # 
// ((!\cpu|ex_stage|alu|Mux31~5_combout ))))

	.dataa(\cpu|ex_stage|alu|concat~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~6_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~5_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~108_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~10 .lut_mask = 16'hE323;
defparam \cpu|ex_stage|alu|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~87 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~87_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux3~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux2~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~87 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~2_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout ) # ((\cpu|ex_stage|alu_oper2|Mux30~combout  & !\cpu|ex_stage|alu_oper2|Mux29~combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~2 .lut_mask = 16'hF0FA;
defparam \cpu|ex_stage|alu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~8_combout  = (\cpu|ex_stage|alu|Mux31~3_combout  & (((\cpu|ex_stage|alu|Mux31~2_combout ) # (\cpu|ex_stage|alu|ShiftLeft0~39_combout )))) # (!\cpu|ex_stage|alu|Mux31~3_combout  & (\cpu|ex_stage|alu|ShiftLeft0~87_combout  & 
// (!\cpu|ex_stage|alu|Mux31~2_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~87_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~8 .lut_mask = 16'hCEC2;
defparam \cpu|ex_stage|alu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~7 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~7_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux17~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux15~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~7 .lut_mask = 16'hAFA0;
defparam \cpu|ex_stage|alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~34 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~34_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~7_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~33_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~33_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~34 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~88 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~88_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~34_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~37_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~88 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~9_combout  = (\cpu|ex_stage|alu|Mux31~8_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~88_combout )) # (!\cpu|ex_stage|alu|Mux31~2_combout ))) # (!\cpu|ex_stage|alu|Mux31~8_combout  & (\cpu|ex_stage|alu|Mux31~2_combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~76_combout )))

	.dataa(\cpu|ex_stage|alu|Mux31~8_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~76_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~9 .lut_mask = 16'hEA62;
defparam \cpu|ex_stage|alu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~11 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~11_combout  = (\cpu|ex_stage|alu|Mux31~4_combout  & (((\cpu|ex_stage|alu|Mux31~10_combout )))) # (!\cpu|ex_stage|alu|Mux31~4_combout  & ((\cpu|ex_stage|alu|Mux31~10_combout  & ((\cpu|ex_stage|alu|Mux31~9_combout ))) # 
// (!\cpu|ex_stage|alu|Mux31~10_combout  & (\cpu|ex_stage|alu|ShiftLeft0~86_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~86_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~10_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~11 .lut_mask = 16'hF2C2;
defparam \cpu|ex_stage|alu|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~7_combout  = (!\cpu|ex_stage|alu|Mux33~10_combout  & (((\cpu|ex_stage|alu|Mux31~4_combout ) # (!\cpu|ex_stage|alu|Mux31~0_combout )) # (!\cpu|ex_stage|alu|ShiftLeft0~30_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~7 .lut_mask = 16'h00DF;
defparam \cpu|ex_stage|alu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~12 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~12_combout  = (\cpu|ex_stage|alu|Mux31~7_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Mux31~11_combout ))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Add0~90_combout )))) # 
// (!\cpu|ex_stage|alu|Mux31~7_combout  & (((!\cpu|ex_stage|alu|Mux31~0_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~90_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~11_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~7_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~12 .lut_mask = 16'hC0AF;
defparam \cpu|ex_stage|alu|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~13 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~13_combout  = (\cpu|ex_stage|alu|Mux31~12_combout  & (((\cpu|ex_stage|alu_oper2|Mux2~1_combout  & \cpu|ex_stage|alu_oper1|Mux2~1_combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux31~12_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux2~1_combout ) # (\cpu|ex_stage|alu_oper1|Mux2~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~12_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~13 .lut_mask = 16'hE662;
defparam \cpu|ex_stage|alu|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux31~15 (
// Equation(s):
// \cpu|ex_stage|alu|Mux31~15_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (((!\cpu|ex_stage|alu_oper2|Mux2~1_combout  & !\cpu|ex_stage|alu_oper1|Mux2~1_combout )))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (\cpu|ex_stage|alu|Mux31~13_combout ))

	.dataa(\cpu|ex_stage|alu|Mux31~13_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux31~15 .lut_mask = 16'h222E;
defparam \cpu|ex_stage|alu|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux31~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[29] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[29] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~25 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~25_combout  = (\cpu|if_id_buffer|ID_PC [29] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [29]),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~25 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \cpu|id_ex_buffer|EX_PC[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[29] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux2~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux2~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [29])) # 
// (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_PC [29])))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [29]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux2~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~25 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~25_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux2~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~25 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \cpu|id_ex_buffer|EX_rs1[29] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[29] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux2~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux2~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux2~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [29])) # (!\cpu|ex_stage|alu_oper1|Mux2~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [29]))))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux2~0_combout ))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux2~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [29]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux2~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~22 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~22_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux2~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux4~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~22 .lut_mask = 16'h00D8;
defparam \cpu|ex_stage|alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~23 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~23_combout  = (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~21_combout ) # (\cpu|ex_stage|alu|ShiftRight0~22_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~21_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~22_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~23 .lut_mask = 16'h0E0E;
defparam \cpu|ex_stage|alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~8 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~8_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux5~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~8 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~86 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~86_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~8_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~72_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~72_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~8_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~86 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~87 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~87_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~30_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~74_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~30_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~74_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~87 .lut_mask = 16'hAAF0;
defparam \cpu|ex_stage|alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~88 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~88_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~86_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~87_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~86_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~87_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~88 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~24 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~24_combout  = (\cpu|ex_stage|alu_oper1|Mux0~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper2|Mux29~combout  & !\cpu|ex_stage|alu_oper2|Mux31~2_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~24 .lut_mask = 16'h0020;
defparam \cpu|ex_stage|alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~89 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~89_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftRight0~23_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~24_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (((\cpu|ex_stage|alu|ShiftRight0~88_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~23_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~88_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~89 .lut_mask = 16'hFAD8;
defparam \cpu|ex_stage|alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~9_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout  & \cpu|ex_stage|alu|ShiftLeft0~72_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~9 .lut_mask = 16'h0100;
defparam \cpu|ex_stage|alu|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~5_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|ShiftRight0~89_combout  & ((\cpu|ex_stage|alu|Mux33~16_combout )))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|Mux21~9_combout ) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~89_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datac(\cpu|ex_stage|alu|Mux21~9_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~16_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~5 .lut_mask = 16'hB833;
defparam \cpu|ex_stage|alu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~6 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~6_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux18~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux16~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~6 .lut_mask = 16'hEE44;
defparam \cpu|ex_stage|alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~65 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~65_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~49_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~6_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~6_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~65 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~67 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~67_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~65_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~66_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~65_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~67 .lut_mask = 16'hAFA0;
defparam \cpu|ex_stage|alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~6_combout  = (\cpu|ex_stage|alu|Mux21~5_combout  & ((\cpu|ex_stage|alu|Mux33~14_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~67_combout )))) # (!\cpu|ex_stage|alu|Mux21~5_combout  & (!\cpu|ex_stage|alu|Mux33~14_combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~70_combout )))

	.dataa(\cpu|ex_stage|alu|Mux21~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~70_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~6 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~7_combout  = (\cpu|ex_stage|alu|Mux33~12_combout  & (((!\cpu|ex_stage|alu_oper2|Mux12~combout  & !\cpu|ex_stage|alu_oper1|Mux12~1_combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout ))) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu_oper2|Mux12~combout  $ (\cpu|ex_stage|alu_oper1|Mux12~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux12~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~7 .lut_mask = 16'h16F0;
defparam \cpu|ex_stage|alu|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~65 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~65_combout  = ((\cpu|ex_stage|alu|Add0~5_combout  $ (\cpu|ex_stage|alu_oper1|Mux12~1_combout  $ (!\cpu|ex_stage|alu|Add0~64 )))) # (GND)
// \cpu|ex_stage|alu|Add0~66  = CARRY((\cpu|ex_stage|alu|Add0~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux12~1_combout ) # (!\cpu|ex_stage|alu|Add0~64 ))) # (!\cpu|ex_stage|alu|Add0~5_combout  & (\cpu|ex_stage|alu_oper1|Mux12~1_combout  & 
// !\cpu|ex_stage|alu|Add0~64 )))

	.dataa(\cpu|ex_stage|alu|Add0~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~64 ),
	.combout(\cpu|ex_stage|alu|Add0~65_combout ),
	.cout(\cpu|ex_stage|alu|Add0~66 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~65 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~8_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux21~7_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux21~7_combout  & (\cpu|ex_stage|alu|Mux21~6_combout )) # 
// (!\cpu|ex_stage|alu|Mux21~7_combout  & ((\cpu|ex_stage|alu|Add0~65_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux21~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu|Mux21~7_combout ),
	.datad(\cpu|ex_stage|alu|Add0~65_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~8 .lut_mask = 16'hE3E0;
defparam \cpu|ex_stage|alu|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~4_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux12~combout  & ((\cpu|ex_stage|alu_oper1|Mux12~1_combout ) # (\cpu|ex_stage|alu_oper|ALU_OP [0]))) # (!\cpu|ex_stage|alu_oper2|Mux12~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux12~1_combout  & \cpu|ex_stage|alu_oper|ALU_OP [0]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux12~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~4 .lut_mask = 16'hE800;
defparam \cpu|ex_stage|alu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux21~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux21~10_combout  = (\cpu|ex_stage|alu|Mux21~4_combout ) # ((\cpu|ex_stage|alu|Mux21~8_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|Mux21~8_combout ),
	.datac(\cpu|ex_stage|alu|Mux21~4_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux21~10 .lut_mask = 16'hFCF4;
defparam \cpu|ex_stage|alu|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux21~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[19] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[19] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \cpu|id_stage|reg_file|reg_file[2][19] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][19] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux44~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux44~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][19]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][19]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][19]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][19]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux44~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux44~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux44~1_combout  = (\cpu|id_stage|reg_file|Mux44~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][19]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][19]~q ),
	.datad(\cpu|id_stage|reg_file|Mux44~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux44~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~5 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~5_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux44~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux44~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~5 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \cpu|id_ex_buffer|EX_rs2[19] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[19] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux12~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux12~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [19] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [19]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux12~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux12~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux12~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux12~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_Immed 
// [18]))))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux12~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|id_ex_buffer|EX_Immed [18]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux12~1 .lut_mask = 16'hDAD0;
defparam \cpu|ex_stage|alu_oper2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux12 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux12~combout  = (\cpu|ex_stage|alu_oper2|Mux12~1_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [19]) # (!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux12~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [19] & 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux12~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux12 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper2|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~5 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~5_combout  = \cpu|ex_stage|alu_oper2|Mux12~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux12~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~5 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~67 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~67_combout  = (\cpu|ex_stage|alu|Add0~4_combout  & ((\cpu|ex_stage|alu_oper1|Mux11~1_combout  & (\cpu|ex_stage|alu|Add0~66  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux11~1_combout  & (!\cpu|ex_stage|alu|Add0~66 )))) # 
// (!\cpu|ex_stage|alu|Add0~4_combout  & ((\cpu|ex_stage|alu_oper1|Mux11~1_combout  & (!\cpu|ex_stage|alu|Add0~66 )) # (!\cpu|ex_stage|alu_oper1|Mux11~1_combout  & ((\cpu|ex_stage|alu|Add0~66 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~68  = CARRY((\cpu|ex_stage|alu|Add0~4_combout  & (!\cpu|ex_stage|alu_oper1|Mux11~1_combout  & !\cpu|ex_stage|alu|Add0~66 )) # (!\cpu|ex_stage|alu|Add0~4_combout  & ((!\cpu|ex_stage|alu|Add0~66 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux11~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~4_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~66 ),
	.combout(\cpu|ex_stage|alu|Add0~67_combout ),
	.cout(\cpu|ex_stage|alu|Add0~68 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~67 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~101 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~101_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~13_combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (((\cpu|ex_stage|alu|ShiftRight0~100_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~13_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~101 .lut_mask = 16'h2F20;
defparam \cpu|ex_stage|alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~3_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|ShiftRight0~101_combout )))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & ((!\cpu|ex_stage|alu_oper2|Mux28~combout 
// ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~101_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~3 .lut_mask = 16'hC0D1;
defparam \cpu|ex_stage|alu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~4_combout  = (\cpu|ex_stage|alu|Mux33~16_combout  & (\cpu|ex_stage|alu|Mux23~3_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~84_combout ) # (\cpu|ex_stage|alu|Mux33~15_combout )))) # (!\cpu|ex_stage|alu|Mux33~16_combout  & 
// (((!\cpu|ex_stage|alu|Mux33~15_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~84_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datad(\cpu|ex_stage|alu|Mux23~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~4 .lut_mask = 16'hCB03;
defparam \cpu|ex_stage|alu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~5_combout  = (\cpu|ex_stage|alu|Mux33~14_combout  & (((\cpu|ex_stage|alu|Mux23~4_combout )))) # (!\cpu|ex_stage|alu|Mux33~14_combout  & ((\cpu|ex_stage|alu|Mux23~4_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~88_combout ))) # 
// (!\cpu|ex_stage|alu|Mux23~4_combout  & (\cpu|ex_stage|alu|ShiftLeft0~85_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~85_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~88_combout ),
	.datad(\cpu|ex_stage|alu|Mux23~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~5 .lut_mask = 16'hFA44;
defparam \cpu|ex_stage|alu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~7_combout  = (\cpu|ex_stage|alu|Mux23~6_combout  & (((\cpu|ex_stage|alu|Mux31~14_combout ) # (\cpu|ex_stage|alu|Mux23~5_combout )))) # (!\cpu|ex_stage|alu|Mux23~6_combout  & (\cpu|ex_stage|alu|Add0~69_combout  & 
// (!\cpu|ex_stage|alu|Mux31~14_combout )))

	.dataa(\cpu|ex_stage|alu|Mux23~6_combout ),
	.datab(\cpu|ex_stage|alu|Add0~69_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datad(\cpu|ex_stage|alu|Mux23~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~7 .lut_mask = 16'hAEA4;
defparam \cpu|ex_stage|alu|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux23~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux23~8_combout  = (\cpu|ex_stage|alu|Mux23~2_combout ) # ((\cpu|ex_stage|alu|Mux23~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|Mux23~2_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu|Mux23~7_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux23~8 .lut_mask = 16'hFDCC;
defparam \cpu|ex_stage|alu|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux23~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[21] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[21] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux10~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux10~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|fu|forwardA[1]~6_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [21]))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC [21]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [21]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux10~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux10~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux10~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][21]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][21]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][21]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][21]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux10~0 .lut_mask = 16'hC840;
defparam \cpu|id_stage|reg_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux10~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux10~1_combout  = (\cpu|id_stage|reg_file|Mux10~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][21]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][21]~q ),
	.datad(\cpu|id_stage|reg_file|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux10~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~3 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~3_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux10~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~3 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \cpu|id_ex_buffer|EX_rs1[21] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[21] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux10~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux10~1_combout  = (\cpu|ex_stage|alu_oper1|Mux10~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [21])) # (!\cpu|fu|forwardA[0]~5_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux10~0_combout  & (\cpu|fu|forwardA[0]~5_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [21]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux10~0_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [21]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux10~1 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu_oper1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~10 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~10_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux10~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux8~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~10 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~12 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~12_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~10_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~10_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~12 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~8 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~8_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~6_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~7_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~8 .lut_mask = 16'hEE22;
defparam \cpu|ex_stage|alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~9 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~9_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~5_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~5_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~9 .lut_mask = 16'hAACC;
defparam \cpu|ex_stage|alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~2_combout  = (\cpu|ex_stage|alu|Mux29~8_combout  & (((\cpu|ex_stage|alu|Mux29~9_combout )))) # (!\cpu|ex_stage|alu|Mux29~8_combout  & ((\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~9_combout ))) # 
// (!\cpu|ex_stage|alu|Mux29~9_combout  & (\cpu|ex_stage|alu|ShiftLeft0~12_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~12_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~8_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~9_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~2 .lut_mask = 16'hFC22;
defparam \cpu|ex_stage|alu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~2 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~2_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~0_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~1_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~2 .lut_mask = 16'hAFA0;
defparam \cpu|ex_stage|alu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~3_combout  = (\cpu|ex_stage|alu|Mux26~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~21_combout ) # ((!\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux26~2_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~2_combout  & 
// \cpu|ex_stage|alu|Mux29~8_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~21_combout ),
	.datab(\cpu|ex_stage|alu|Mux26~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~3 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~8_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~29_combout  & (\cpu|ex_stage|alu|Mux26~3_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~26_combout  & !\cpu|ex_stage|alu|ShiftLeft0~27_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.datab(\cpu|ex_stage|alu|Mux26~3_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~8 .lut_mask = 16'h0004;
defparam \cpu|ex_stage|alu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~9 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~9_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~7_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~8_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~9 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~6 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~6_combout  = (\cpu|ex_stage|alu|ShiftRight0~4_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~5_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~6 .lut_mask = 16'hFFC0;
defparam \cpu|ex_stage|alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~10 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~10_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~6_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~9_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~9_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~6_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~10 .lut_mask = 16'h3022;
defparam \cpu|ex_stage|alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0] & (!\cpu|ex_stage|alu_oper|ALU_OP [1] & (!\cpu|ex_stage|alu_oper1|Mux7~1_combout  & !\cpu|ex_stage|alu_oper2|Mux7~combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper1|Mux7~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux7~combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux7~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~4 .lut_mask = 16'h4556;
defparam \cpu|ex_stage|alu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~5_combout  = (\cpu|ex_stage|alu|Mux26~4_combout  & ((\cpu|ex_stage|alu|Mux26~8_combout ) # ((!\cpu|ex_stage|alu|Mux29~10_combout )))) # (!\cpu|ex_stage|alu|Mux26~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~10_combout  & 
// \cpu|ex_stage|alu|Mux29~10_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux26~8_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux26~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~5 .lut_mask = 16'hACF0;
defparam \cpu|ex_stage|alu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux26~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux26~7_combout  = (\cpu|ex_stage|alu|Mux26~6_combout  & ((\cpu|ex_stage|alu|Mux33~10_combout ) # ((\cpu|ex_stage|alu|Mux26~5_combout )))) # (!\cpu|ex_stage|alu|Mux26~6_combout  & (!\cpu|ex_stage|alu|Mux33~10_combout  & 
// ((\cpu|ex_stage|alu|Add0~75_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux26~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux26~5_combout ),
	.datad(\cpu|ex_stage|alu|Add0~75_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux26~7 .lut_mask = 16'hB9A8;
defparam \cpu|ex_stage|alu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux26~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[24] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \cpu|if_id_buffer|ID_PC[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[24] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~0_combout  = (\cpu|if_id_buffer|ID_PC [24] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [24]),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~0 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \cpu|id_ex_buffer|EX_PC[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[24] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux7~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux7~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [24])) # 
// (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|id_ex_buffer|EX_PC [24])))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.datac(\cpu|id_ex_buffer|EX_PC [24]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux7~0 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu_oper1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux7~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux7~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][24]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][24]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][24]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][24]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux7~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux7~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux7~1_combout  = (\cpu|id_stage|reg_file|Mux7~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][24]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux7~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][24]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux7~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~0 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~0_combout  = (\cpu|id_stage|reg_file|Mux7~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux7~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~0 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \cpu|id_ex_buffer|EX_rs1[24] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[24] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux7~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux7~1_combout  = (\cpu|ex_stage|alu_oper1|Mux7~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [24]) # (!\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux7~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [24] & 
// ((\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux7~0_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [24]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux7~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~75 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~75_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux7~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux6~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~75 .lut_mask = 16'hC480;
defparam \cpu|ex_stage|alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~77 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~77_combout  = (\cpu|ex_stage|alu|ShiftLeft0~75_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~76_combout  & !\cpu|ex_stage|alu_oper2|Mux30~combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~76_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~75_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~77 .lut_mask = 16'hCCEE;
defparam \cpu|ex_stage|alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~74 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~74_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~47_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~10_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~10_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~74 .lut_mask = 16'hEE22;
defparam \cpu|ex_stage|alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~12 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~12_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & (((!\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|Mux29~8_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~74_combout ))) # 
// (!\cpu|ex_stage|alu|Mux29~8_combout  & (\cpu|ex_stage|alu|ShiftLeft0~77_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~77_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~74_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~12 .lut_mask = 16'h30EE;
defparam \cpu|ex_stage|alu|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~13 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~13_combout  = (\cpu|ex_stage|alu|Mux29~12_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~67_combout ) # (!\cpu|ex_stage|alu|Mux29~9_combout )))) # (!\cpu|ex_stage|alu|Mux29~12_combout  & (\cpu|ex_stage|alu|ShiftLeft0~73_combout  & 
// (\cpu|ex_stage|alu|Mux29~9_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~73_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~12_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~13 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~11 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~11_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & (((!\cpu|ex_stage|alu_oper|ALU_OP [0])))) # (!\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper2|Mux4~1_combout  & (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// !\cpu|ex_stage|alu_oper1|Mux4~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux4~1_combout  & (\cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper1|Mux4~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper2|Mux4~1_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~11 .lut_mask = 16'h0B1E;
defparam \cpu|ex_stage|alu|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~14 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~14_combout  = (\cpu|ex_stage|alu|Mux29~10_combout  & (((\cpu|ex_stage|alu|Mux29~13_combout  & !\cpu|ex_stage|alu|ShiftLeft0~30_combout )) # (!\cpu|ex_stage|alu|Mux29~11_combout ))) # (!\cpu|ex_stage|alu|Mux29~10_combout  & 
// (((\cpu|ex_stage|alu|Mux29~11_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux29~13_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~10_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~14 .lut_mask = 16'h2FF0;
defparam \cpu|ex_stage|alu|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~25 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~25_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftRight0~23_combout ) # (\cpu|ex_stage|alu|ShiftRight0~24_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~23_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~24_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~25 .lut_mask = 16'h0E0E;
defparam \cpu|ex_stage|alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~15 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~15_combout  = (\cpu|ex_stage|alu|Mux33~10_combout ) # ((\cpu|ex_stage|alu|Mux29~14_combout  & ((\cpu|ex_stage|alu|ShiftRight0~25_combout ) # (\cpu|ex_stage|alu|Mux29~11_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux29~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~25_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~15 .lut_mask = 16'hEEEC;
defparam \cpu|ex_stage|alu|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~18 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~18_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper|ALU_OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~18 .lut_mask = 16'hFFF0;
defparam \cpu|ex_stage|alu|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~16 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~16_combout  = ((\cpu|ex_stage|alu_oper2|Mux4~1_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout ) # (\cpu|ex_stage|alu_oper1|Mux4~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux4~1_combout  & (\cpu|ex_stage|alu|Mux31~0_combout  & 
// \cpu|ex_stage|alu_oper1|Mux4~1_combout ))) # (!\cpu|ex_stage|alu|Mux33~10_combout )

	.dataa(\cpu|ex_stage|alu_oper2|Mux4~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~16 .lut_mask = 16'hEF8F;
defparam \cpu|ex_stage|alu|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux29~17 (
// Equation(s):
// \cpu|ex_stage|alu|Mux29~17_combout  = (\cpu|ex_stage|alu|Mux29~15_combout  & (\cpu|ex_stage|alu|Mux29~16_combout  & ((\cpu|ex_stage|alu|Mux29~18_combout ) # (\cpu|ex_stage|alu|Add0~84_combout )))) # (!\cpu|ex_stage|alu|Mux29~15_combout  & 
// (!\cpu|ex_stage|alu|Mux29~18_combout  & (\cpu|ex_stage|alu|Add0~84_combout )))

	.dataa(\cpu|ex_stage|alu|Mux29~15_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~18_combout ),
	.datac(\cpu|ex_stage|alu|Add0~84_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux29~17 .lut_mask = 16'hB810;
defparam \cpu|ex_stage|alu|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux29~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[27] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~29 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~29_combout  = (\cpu|if_id_buffer|ID_PC [27] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [27]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~29 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \cpu|id_ex_buffer|EX_PC[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[27] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux4~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux4~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [27])) # 
// (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_PC [27])))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [27]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux4~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~29 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~29_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux4~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~29 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \cpu|id_ex_buffer|EX_rs1[27] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[27] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux4~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux4~1_combout  = (\cpu|ex_stage|alu_oper1|Mux4~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [27]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux4~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [27] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\cpu|ex_stage|alu_oper1|Mux4~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [27]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux4~1 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu_oper1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~17 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~17_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux2~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux4~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~17 .lut_mask = 16'hE400;
defparam \cpu|ex_stage|alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~18 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~18_combout  = (\cpu|ex_stage|alu|ShiftRight0~17_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & \cpu|ex_stage|alu|ShiftRight0~14_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~17_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~18 .lut_mask = 16'hAFAA;
defparam \cpu|ex_stage|alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~19 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~19_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu|ShiftRight0~5_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (((\cpu|ex_stage|alu|ShiftRight0~18_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~18_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~19 .lut_mask = 16'h7430;
defparam \cpu|ex_stage|alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~20 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~20_combout  = (\cpu|ex_stage|alu|ShiftRight0~19_combout  & !\cpu|ex_stage|alu_oper2|Mux28~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~19_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~20 .lut_mask = 16'h00F0;
defparam \cpu|ex_stage|alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~64 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~64_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~63_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (((\cpu|ex_stage|alu|ShiftLeft0~61_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~63_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~64 .lut_mask = 16'h7340;
defparam \cpu|ex_stage|alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~4_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~64_combout )

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~4 .lut_mask = 16'hCC00;
defparam \cpu|ex_stage|alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~5_combout  = (\cpu|ex_stage|alu|Mux17~3_combout  & ((\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~20_combout )) # (!\cpu|ex_stage|alu|Mux17~4_combout  & ((\cpu|ex_stage|alu|Mux12~4_combout ))))) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout  & (!\cpu|ex_stage|alu|Mux17~4_combout ))

	.dataa(\cpu|ex_stage|alu|Mux17~3_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~20_combout ),
	.datad(\cpu|ex_stage|alu|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~5 .lut_mask = 16'hB391;
defparam \cpu|ex_stage|alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~83 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~83_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux18~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux20~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~83 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~84 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~84_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~83_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~61_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~61_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~84 .lut_mask = 16'hE2E2;
defparam \cpu|ex_stage|alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~85 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~85_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~82_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~84_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~84_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~82_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~85 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~6_combout  = (\cpu|ex_stage|alu|Mux12~5_combout  & ((\cpu|ex_stage|alu|Mux17~2_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~85_combout )))) # (!\cpu|ex_stage|alu|Mux12~5_combout  & (!\cpu|ex_stage|alu|Mux17~2_combout  & 
// ((\cpu|ex_stage|alu|ShiftRight0~76_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux12~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~85_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~6 .lut_mask = 16'hB9A8;
defparam \cpu|ex_stage|alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper2|Mux21~combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper1|Mux21~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux21~combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper1|Mux21~1_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux21~combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~3 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux12~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux12~3_combout  & ((\cpu|ex_stage|alu|Mux12~6_combout ))) # 
// (!\cpu|ex_stage|alu|Mux12~3_combout  & (\cpu|ex_stage|alu|Add0~47_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~47_combout ),
	.datab(\cpu|ex_stage|alu|Mux12~6_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datad(\cpu|ex_stage|alu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~7 .lut_mask = 16'hFC0A;
defparam \cpu|ex_stage|alu|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux12~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux12~8_combout  = (\cpu|ex_stage|alu|Mux12~2_combout ) # ((\cpu|ex_stage|alu|Mux12~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux12~2_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datac(\cpu|ex_stage|alu|Mux12~7_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux12~8 .lut_mask = 16'hEAFA;
defparam \cpu|ex_stage|alu|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[10] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[10] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux21~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux21~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][10]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][10]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][10]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][10]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux21~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux21~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux21~1_combout  = (\cpu|id_stage|reg_file|Mux21~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][10]~q  & (\cpu|if_id_buffer|ID_rs1_ind [1] & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][10]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|id_stage|reg_file|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux21~1 .lut_mask = 16'hFF08;
defparam \cpu|id_stage|reg_file|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~14 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~14_combout  = (\cpu|id_stage|reg_file|Mux21~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux21~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~14 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \cpu|id_ex_buffer|EX_rs1[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[10] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \cpu|if_id_buffer|ID_PC[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[10] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~14 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~14_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [10])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|if_id_buffer|ID_PC [10]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~14 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \cpu|id_ex_buffer|EX_PC[10] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[10] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux21~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux21~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [10])))) # (!\cpu|fu|forwardA[0]~5_combout  & (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC 
// [10])))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [10]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux21~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux21~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux21~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux21~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [10]))) # (!\cpu|ex_stage|alu_oper1|Mux21~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [10])))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (((\cpu|ex_stage|alu_oper1|Mux21~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [10]),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux21~1 .lut_mask = 16'hF388;
defparam \cpu|ex_stage|alu_oper1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~3_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~73_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~3 .lut_mask = 16'hF000;
defparam \cpu|ex_stage|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~4_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~25_combout  & \cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & ((\cpu|ex_stage|alu|Mux13~3_combout ) # 
// ((!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux13~3_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~25_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~4 .lut_mask = 16'hE233;
defparam \cpu|ex_stage|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~81 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~81_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux14~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux16~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~81 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~92 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~92_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~33_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~81_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~81_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~92 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~93 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~93_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~38_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~83_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~83_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~93 .lut_mask = 16'hE2E2;
defparam \cpu|ex_stage|alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~94 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~94_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~92_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~93_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~92_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~93_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~94 .lut_mask = 16'hAAF0;
defparam \cpu|ex_stage|alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~5_combout  = (\cpu|ex_stage|alu|Mux13~4_combout  & (((\cpu|ex_stage|alu|Mux17~2_combout ) # (\cpu|ex_stage|alu|ShiftRight0~94_combout )))) # (!\cpu|ex_stage|alu|Mux13~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~88_combout  & 
// (!\cpu|ex_stage|alu|Mux17~2_combout )))

	.dataa(\cpu|ex_stage|alu|Mux13~4_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~88_combout ),
	.datac(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~5 .lut_mask = 16'hAEA4;
defparam \cpu|ex_stage|alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~6_combout  = (\cpu|ex_stage|alu|Mux33~12_combout  & (((!\cpu|ex_stage|alu_oper2|Mux20~combout  & !\cpu|ex_stage|alu_oper1|Mux20~1_combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout ))) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu_oper2|Mux20~combout  $ (\cpu|ex_stage|alu_oper1|Mux20~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux20~combout ),
	.datab(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~6 .lut_mask = 16'h16CC;
defparam \cpu|ex_stage|alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~7_combout  = (\cpu|ex_stage|alu|Mux13~6_combout  & (((\cpu|ex_stage|alu|Mux13~5_combout ) # (\cpu|ex_stage|alu|Mux31~14_combout )))) # (!\cpu|ex_stage|alu|Mux13~6_combout  & (\cpu|ex_stage|alu|Add0~49_combout  & 
// ((!\cpu|ex_stage|alu|Mux31~14_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~49_combout ),
	.datab(\cpu|ex_stage|alu|Mux13~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux13~6_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~7 .lut_mask = 16'hF0CA;
defparam \cpu|ex_stage|alu|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux20~combout ) # (\cpu|ex_stage|alu_oper1|Mux20~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux20~combout  & \cpu|ex_stage|alu_oper1|Mux20~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper2|Mux20~combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~2 .lut_mask = 16'hE080;
defparam \cpu|ex_stage|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux13~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux13~8_combout  = (\cpu|ex_stage|alu|Mux13~2_combout ) # ((\cpu|ex_stage|alu|Mux13~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datac(\cpu|ex_stage|alu|Mux13~7_combout ),
	.datad(\cpu|ex_stage|alu|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux13~8 .lut_mask = 16'hFFD0;
defparam \cpu|ex_stage|alu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux13~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[11] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[11] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \cpu|if_id_buffer|ID_PC[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[11] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~13 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~13_combout  = (\cpu|if_id_buffer|ID_PC [11] & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|if_id_buffer|ID_PC [11]),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~13 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \cpu|id_ex_buffer|EX_PC[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[11] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux20~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux20~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [11]) # ((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & (((\cpu|id_ex_buffer|EX_PC [11] & !\cpu|fu|forwardA[0]~5_combout 
// ))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.datac(\cpu|id_ex_buffer|EX_PC [11]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux20~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux20~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux20~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][11]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][11]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][11]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][11]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux20~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux20~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux20~1_combout  = (\cpu|id_stage|reg_file|Mux20~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][11]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux20~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][11]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux20~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~13 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~13_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux20~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux20~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~13 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \cpu|id_ex_buffer|EX_rs1[11] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[11] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux20~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux20~1_combout  = (\cpu|ex_stage|alu_oper1|Mux20~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [11]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux20~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [11] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux20~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [11]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux20~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~31 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~31_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux20~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux18~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~31 .lut_mask = 16'hF5A0;
defparam \cpu|ex_stage|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~32 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~32_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~4_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~31_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~31_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~32 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~35 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~35_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~32_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~34_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~32_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~35 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~56 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~56_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~55_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~32_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~32_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~56 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~57 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~57_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~54_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~56_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~56_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~57 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~52 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~52_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~13_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// ((\cpu|ex_stage|alu|ShiftRight0~15_combout )))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~13_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~15_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~52 .lut_mask = 16'hB800;
defparam \cpu|ex_stage|alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~58 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~58_combout  = (\cpu|ex_stage|alu|ShiftRight0~52_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~57_combout  & !\cpu|ex_stage|alu_oper2|Mux28~combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~57_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~58 .lut_mask = 16'hFF0A;
defparam \cpu|ex_stage|alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~2_combout  = (\cpu|ex_stage|alu|ShiftLeft0~40_combout  & (\cpu|ex_stage|alu|Mux33~11_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & !\cpu|ex_stage|alu_oper2|Mux28~combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~11_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~2 .lut_mask = 16'h0008;
defparam \cpu|ex_stage|alu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~5_combout  = (\cpu|ex_stage|alu|Mux33~16_combout  & ((\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|ShiftRight0~58_combout )) # (!\cpu|ex_stage|alu|Mux33~15_combout  & ((\cpu|ex_stage|alu|Mux19~2_combout ))))) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout  & (((!\cpu|ex_stage|alu|Mux33~15_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~58_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datad(\cpu|ex_stage|alu|Mux19~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~5 .lut_mask = 16'h8F85;
defparam \cpu|ex_stage|alu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~6_combout  = (\cpu|ex_stage|alu|Mux19~5_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~35_combout ) # ((\cpu|ex_stage|alu|Mux33~14_combout )))) # (!\cpu|ex_stage|alu|Mux19~5_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~45_combout  & 
// !\cpu|ex_stage|alu|Mux33~14_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~35_combout ),
	.datab(\cpu|ex_stage|alu|Mux19~5_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~45_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~6 .lut_mask = 16'hCCB8;
defparam \cpu|ex_stage|alu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~4_combout  = (\cpu|ex_stage|alu|Mux33~12_combout  & (((!\cpu|ex_stage|alu_oper1|Mux14~1_combout  & !\cpu|ex_stage|alu_oper2|Mux14~combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout ))) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu_oper1|Mux14~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux14~combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux14~combout ),
	.datad(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~4 .lut_mask = 16'h16AA;
defparam \cpu|ex_stage|alu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux19~4_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux19~4_combout  & (\cpu|ex_stage|alu|Mux19~6_combout )) # 
// (!\cpu|ex_stage|alu|Mux19~4_combout  & ((\cpu|ex_stage|alu|Add0~61_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux19~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu|Mux19~4_combout ),
	.datad(\cpu|ex_stage|alu|Add0~61_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~7 .lut_mask = 16'hE3E0;
defparam \cpu|ex_stage|alu|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~3_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux14~combout ) # (\cpu|ex_stage|alu_oper1|Mux14~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux14~combout  & \cpu|ex_stage|alu_oper1|Mux14~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux14~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~3 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux19~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux19~8_combout  = (\cpu|ex_stage|alu|Mux19~3_combout ) # ((\cpu|ex_stage|alu|Mux19~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|Mux19~7_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu|Mux19~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux19~8 .lut_mask = 16'hFFC4;
defparam \cpu|ex_stage|alu|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux19~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[17] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \cpu|if_id_buffer|ID_PC[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[17] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~7 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~7_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [17]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~7 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \cpu|id_ex_buffer|EX_PC[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[17] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux14~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux14~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|fu|forwardA[1]~6_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [17]))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC [17]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [17]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux14~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux14~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux14~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][17]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][17]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][17]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][17]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux14~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux14~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux14~1_combout  = (\cpu|id_stage|reg_file|Mux14~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][17]~q  & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][17]~q ),
	.datab(\cpu|id_stage|reg_file|Mux14~0_combout ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux14~1 .lut_mask = 16'hCECC;
defparam \cpu|id_stage|reg_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~7 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~7_combout  = (\cpu|id_stage|reg_file|Mux14~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|id_stage|reg_file|Mux14~1_combout ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~7 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_rs1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \cpu|id_ex_buffer|EX_rs1[17] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[17] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux14~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux14~1_combout  = (\cpu|ex_stage|alu_oper1|Mux14~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [17]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux14~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [17] & 
// (\cpu|fu|forwardA[0]~5_combout )))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\cpu|ex_stage|alu_oper1|Mux14~0_combout ),
	.datac(\cpu|fu|forwardA[0]~5_combout ),
	.datad(\cpu|id_ex_buffer|EX_rs1 [17]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux14~1 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu_oper1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~0 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~0_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux14~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux12~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux14~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~0 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~66 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~66_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~51_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~66 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~94 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~94_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~66_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~74_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~66_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~74_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~94 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~92 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~92_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~72_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~68_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~68_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~92 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~107 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~107_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~13_combout  & ((\cpu|ex_stage|alu_oper1|Mux0~1_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (((\cpu|ex_stage|alu|ShiftRight0~106_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~13_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~106_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~107 .lut_mask = 16'hAC0C;
defparam \cpu|ex_stage|alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~3_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|ShiftRight0~107_combout )) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (((!\cpu|ex_stage|alu_oper2|Mux28~combout  & !\cpu|ex_stage|alu|ShiftLeft0~30_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~107_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~3 .lut_mask = 16'h888D;
defparam \cpu|ex_stage|alu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~4_combout  = (\cpu|ex_stage|alu|Mux33~16_combout  & (\cpu|ex_stage|alu|Mux25~3_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~92_combout ) # (\cpu|ex_stage|alu|Mux33~15_combout )))) # (!\cpu|ex_stage|alu|Mux33~16_combout  & 
// (((!\cpu|ex_stage|alu|Mux33~15_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~92_combout ),
	.datab(\cpu|ex_stage|alu|Mux25~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~16_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~4 .lut_mask = 16'hC80F;
defparam \cpu|ex_stage|alu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~93 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~93_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~69_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~65_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~65_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~69_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~93 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~5_combout  = (\cpu|ex_stage|alu|Mux25~4_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~94_combout ) # ((\cpu|ex_stage|alu|Mux33~14_combout )))) # (!\cpu|ex_stage|alu|Mux25~4_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~93_combout  & 
// !\cpu|ex_stage|alu|Mux33~14_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~94_combout ),
	.datab(\cpu|ex_stage|alu|Mux25~4_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~93_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~5 .lut_mask = 16'hCCB8;
defparam \cpu|ex_stage|alu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~6_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux33~12_combout  & (!\cpu|ex_stage|alu_oper1|Mux8~1_combout  & !\cpu|ex_stage|alu_oper2|Mux8~combout )) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux8~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux8~combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux33~12_combout ))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux8~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~6 .lut_mask = 16'h466C;
defparam \cpu|ex_stage|alu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux25~6_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux25~6_combout  & (\cpu|ex_stage|alu|Mux25~5_combout )) # 
// (!\cpu|ex_stage|alu|Mux25~6_combout  & ((\cpu|ex_stage|alu|Add0~73_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux25~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux25~6_combout ),
	.datad(\cpu|ex_stage|alu|Add0~73_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~7 .lut_mask = 16'hE5E0;
defparam \cpu|ex_stage|alu|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper2|Mux8~combout  & ((\cpu|ex_stage|alu_oper1|Mux8~1_combout ) # (\cpu|ex_stage|alu_oper|ALU_OP [0]))) # (!\cpu|ex_stage|alu_oper2|Mux8~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux8~1_combout  & \cpu|ex_stage|alu_oper|ALU_OP [0]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux8~combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux25~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux25~8_combout  = (\cpu|ex_stage|alu|Mux25~2_combout ) # ((\cpu|ex_stage|alu|Mux25~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux25~7_combout ),
	.datab(\cpu|ex_stage|alu|Mux25~2_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux25~8 .lut_mask = 16'hEECE;
defparam \cpu|ex_stage|alu|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux25~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[23] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[23] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux8~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux8~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|fu|forwardA[1]~6_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [23]))) # (!\cpu|fu|forwardA[1]~6_combout 
//  & (\cpu|id_ex_buffer|EX_PC [23]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [23]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux8~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux8~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux8~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][23]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][23]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][23]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][23]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux8~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux8~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux8~1_combout  = (\cpu|id_stage|reg_file|Mux8~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][23]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][23]~q ),
	.datad(\cpu|id_stage|reg_file|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux8~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux8~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~1 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \cpu|id_ex_buffer|EX_rs1[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[23] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux8~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux8~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux8~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [23])) # (!\cpu|ex_stage|alu_oper1|Mux8~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [23]))))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux8~0_combout ))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux8~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [23]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux8~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~29 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~29_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux8~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux10~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~29 .lut_mask = 16'hF3C0;
defparam \cpu|ex_stage|alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~31 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~31_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~29_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~30_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~30_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~31 .lut_mask = 16'hFA0A;
defparam \cpu|ex_stage|alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~97 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~97_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~9_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~31_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~31_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~97 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~98 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~98_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (((!\cpu|ex_stage|alu_oper2|Mux29~combout  & \cpu|ex_stage|alu|ShiftRight0~6_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~97_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~97_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~98 .lut_mask = 16'h4E44;
defparam \cpu|ex_stage|alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~4_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~79_combout  & !\cpu|ex_stage|alu|ShiftLeft0~30_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~79_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~4 .lut_mask = 16'h0044;
defparam \cpu|ex_stage|alu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~5_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|ShiftRight0~98_combout  & (\cpu|ex_stage|alu|Mux33~16_combout ))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|Mux22~4_combout ) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~98_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datad(\cpu|ex_stage|alu|Mux22~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~5 .lut_mask = 16'hB383;
defparam \cpu|ex_stage|alu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~83 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~83_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~8_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~2_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~83 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~6_combout  = (\cpu|ex_stage|alu|Mux33~14_combout  & (\cpu|ex_stage|alu|Mux22~5_combout )) # (!\cpu|ex_stage|alu|Mux33~14_combout  & ((\cpu|ex_stage|alu|Mux22~5_combout  & (\cpu|ex_stage|alu|ShiftLeft0~83_combout )) # 
// (!\cpu|ex_stage|alu|Mux22~5_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~80_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux22~5_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~83_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~6 .lut_mask = 16'hD9C8;
defparam \cpu|ex_stage|alu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper1|Mux11~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux11~combout  & !\cpu|ex_stage|alu|Mux33~12_combout )) # (!\cpu|ex_stage|alu_oper1|Mux11~1_combout  & 
// (\cpu|ex_stage|alu_oper2|Mux11~combout  $ (\cpu|ex_stage|alu|Mux33~12_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux11~combout ),
	.datad(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~3 .lut_mask = 16'h5728;
defparam \cpu|ex_stage|alu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux22~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux22~3_combout  & (\cpu|ex_stage|alu|Mux22~6_combout )) # 
// (!\cpu|ex_stage|alu|Mux22~3_combout  & ((\cpu|ex_stage|alu|Add0~67_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux22~6_combout ),
	.datac(\cpu|ex_stage|alu|Add0~67_combout ),
	.datad(\cpu|ex_stage|alu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~7 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux11~combout ) # (\cpu|ex_stage|alu_oper1|Mux11~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux11~combout  & \cpu|ex_stage|alu_oper1|Mux11~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux11~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux22~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux22~8_combout  = (\cpu|ex_stage|alu|Mux22~2_combout ) # ((\cpu|ex_stage|alu|Mux22~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(\cpu|ex_stage|alu|Mux22~7_combout ),
	.datac(\cpu|ex_stage|alu|Mux22~2_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux22~8 .lut_mask = 16'hF8FC;
defparam \cpu|ex_stage|alu|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux22~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[20] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \cpu|if_id_buffer|ID_PC[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[20] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~4 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~4_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_PC [20]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~4 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N17
dffeas \cpu|id_ex_buffer|EX_PC[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[20] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux11~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux11~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [20]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [20] & 
// !\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [20]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux11~0 .lut_mask = 16'hCCB8;
defparam \cpu|ex_stage|alu_oper1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux11~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux11~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][20]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][20]~q )))))

	.dataa(\cpu|id_stage|reg_file|reg_file[3][20]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][20]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux11~0 .lut_mask = 16'hB800;
defparam \cpu|id_stage|reg_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux11~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux11~1_combout  = (\cpu|id_stage|reg_file|Mux11~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [1] & \cpu|id_stage|reg_file|reg_file[2][20]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][20]~q ),
	.datad(\cpu|id_stage|reg_file|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux11~1 .lut_mask = 16'hFF40;
defparam \cpu|id_stage|reg_file|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~4 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~4_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~4 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N15
dffeas \cpu|id_ex_buffer|EX_rs1[20] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[20] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux11~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux11~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux11~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [20])) # (!\cpu|ex_stage|alu_oper1|Mux11~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [20]))))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|ex_stage|alu_oper1|Mux11~0_combout ))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux11~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [20]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux11~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~47 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~47_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux11~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux9~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux11~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~47 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~48 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~48_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~36_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~47_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~47_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~48 .lut_mask = 16'hE2E2;
defparam \cpu|ex_stage|alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~89 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~89_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~52_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~48_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~48_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~52_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~89 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~4_combout  = (\cpu|ex_stage|alu|ShiftLeft0~91_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & !\cpu|ex_stage|alu|ShiftLeft0~30_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~91_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~4 .lut_mask = 16'h0022;
defparam \cpu|ex_stage|alu|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~103 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~103_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~18_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~73_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~73_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~18_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~103 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~104 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~104_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (((\cpu|ex_stage|alu|ShiftRight0~5_combout  & \cpu|ex_stage|alu|Mux33~11_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~103_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~103_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~11_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~104 .lut_mask = 16'hC0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~5_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|Mux33~16_combout  & \cpu|ex_stage|alu|ShiftRight0~104_combout )))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & ((\cpu|ex_stage|alu|Mux24~4_combout ) # 
// ((!\cpu|ex_stage|alu|Mux33~16_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datab(\cpu|ex_stage|alu|Mux24~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~5 .lut_mask = 16'hE545;
defparam \cpu|ex_stage|alu|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~6_combout  = (\cpu|ex_stage|alu|Mux24~5_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~89_combout ) # (\cpu|ex_stage|alu|Mux33~14_combout )))) # (!\cpu|ex_stage|alu|Mux24~5_combout  & (\cpu|ex_stage|alu|ShiftLeft0~90_combout  & 
// ((!\cpu|ex_stage|alu|Mux33~14_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~90_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~89_combout ),
	.datac(\cpu|ex_stage|alu|Mux24~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~6 .lut_mask = 16'hF0CA;
defparam \cpu|ex_stage|alu|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~3_combout  = (\cpu|ex_stage|alu|Mux33~12_combout  & (((!\cpu|ex_stage|alu_oper1|Mux9~1_combout  & !\cpu|ex_stage|alu_oper2|Mux9~combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout ))) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu_oper1|Mux9~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux9~combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux9~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~3 .lut_mask = 16'h1C6C;
defparam \cpu|ex_stage|alu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~7_combout  = (\cpu|ex_stage|alu|Mux24~3_combout  & ((\cpu|ex_stage|alu|Mux24~6_combout ) # ((\cpu|ex_stage|alu|Mux31~14_combout )))) # (!\cpu|ex_stage|alu|Mux24~3_combout  & (((!\cpu|ex_stage|alu|Mux31~14_combout  & 
// \cpu|ex_stage|alu|Add0~71_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux24~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux24~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datad(\cpu|ex_stage|alu|Add0~71_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~7 .lut_mask = 16'hCBC8;
defparam \cpu|ex_stage|alu|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux24~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux24~8_combout  = (\cpu|ex_stage|alu|Mux24~2_combout ) # ((\cpu|ex_stage|alu|Mux24~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(\cpu|ex_stage|alu|Mux24~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux24~7_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux24~8 .lut_mask = 16'hECFC;
defparam \cpu|ex_stage|alu|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux24~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[22] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \cpu|if_id_buffer|ID_PC[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[22] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~2 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~2_combout  = (\cpu|if_id_buffer|ID_PC [22] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [22]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~2 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \cpu|id_ex_buffer|EX_PC[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[22] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux9~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux9~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [22])) # 
// (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|id_ex_buffer|EX_PC [22])))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [22]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux9~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux9~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux9~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][22]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][22]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][22]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][22]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux9~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux9~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux9~1_combout  = (\cpu|id_stage|reg_file|Mux9~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][22]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][22]~q ),
	.datad(\cpu|id_stage|reg_file|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux9~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~2 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~2_combout  = (\cpu|id_stage|reg_file|Mux9~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux9~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~2 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \cpu|id_ex_buffer|EX_rs1[22] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[22] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux9~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux9~1_combout  = (\cpu|ex_stage|alu_oper1|Mux9~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [22]) # (!\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux9~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [22] & 
// ((\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux9~0_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [22]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux9~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~53 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~53_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux7~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux9~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux9~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~53 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~54 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~54_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~53_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~29_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~53_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~29_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~54 .lut_mask = 16'hAAF0;
defparam \cpu|ex_stage|alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~100 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~100_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~15_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~54_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~54_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~15_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~100 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~4_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~84_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~85_combout 
// )))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~84_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~85_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~4 .lut_mask = 16'hB800;
defparam \cpu|ex_stage|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~5_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~108_combout  & ((\cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|Mux15~4_combout ) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~108_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux15~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~5 .lut_mask = 16'hB833;
defparam \cpu|ex_stage|alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~99 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~99_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~56_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~60_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~56_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~60_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~99 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~6_combout  = (\cpu|ex_stage|alu|Mux17~2_combout  & (((\cpu|ex_stage|alu|Mux15~5_combout )))) # (!\cpu|ex_stage|alu|Mux17~2_combout  & ((\cpu|ex_stage|alu|Mux15~5_combout  & ((\cpu|ex_stage|alu|ShiftRight0~99_combout ))) # 
// (!\cpu|ex_stage|alu|Mux15~5_combout  & (\cpu|ex_stage|alu|ShiftRight0~100_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~100_combout ),
	.datac(\cpu|ex_stage|alu|Mux15~5_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~6 .lut_mask = 16'hF4A4;
defparam \cpu|ex_stage|alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper1|Mux18~1_combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper2|Mux18~combout )) # (!\cpu|ex_stage|alu_oper1|Mux18~1_combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper2|Mux18~combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux18~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~3 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~11 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~11_combout  = \cpu|ex_stage|alu_oper2|Mux18~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux18~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~11 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~53 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~53_combout  = ((\cpu|ex_stage|alu_oper1|Mux18~1_combout  $ (\cpu|ex_stage|alu|Add0~11_combout  $ (!\cpu|ex_stage|alu|Add0~52 )))) # (GND)
// \cpu|ex_stage|alu|Add0~54  = CARRY((\cpu|ex_stage|alu_oper1|Mux18~1_combout  & ((\cpu|ex_stage|alu|Add0~11_combout ) # (!\cpu|ex_stage|alu|Add0~52 ))) # (!\cpu|ex_stage|alu_oper1|Mux18~1_combout  & (\cpu|ex_stage|alu|Add0~11_combout  & 
// !\cpu|ex_stage|alu|Add0~52 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~52 ),
	.combout(\cpu|ex_stage|alu|Add0~53_combout ),
	.cout(\cpu|ex_stage|alu|Add0~54 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~53 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~7_combout  = (\cpu|ex_stage|alu|Mux15~3_combout  & ((\cpu|ex_stage|alu|Mux15~6_combout ) # ((\cpu|ex_stage|alu|Mux31~14_combout )))) # (!\cpu|ex_stage|alu|Mux15~3_combout  & (((!\cpu|ex_stage|alu|Mux31~14_combout  & 
// \cpu|ex_stage|alu|Add0~53_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux15~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux15~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datad(\cpu|ex_stage|alu|Add0~53_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~7 .lut_mask = 16'hCBC8;
defparam \cpu|ex_stage|alu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper2|Mux18~combout ) # (\cpu|ex_stage|alu_oper1|Mux18~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper2|Mux18~combout  & \cpu|ex_stage|alu_oper1|Mux18~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper2|Mux18~combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~2 .lut_mask = 16'hE080;
defparam \cpu|ex_stage|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux15~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux15~8_combout  = (\cpu|ex_stage|alu|Mux15~2_combout ) # ((\cpu|ex_stage|alu|Mux15~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu|Mux15~7_combout ),
	.datad(\cpu|ex_stage|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux15~8 .lut_mask = 16'hFFB0;
defparam \cpu|ex_stage|alu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux15~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[13] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux18~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux18~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][13]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][13]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][13]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][13]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux18~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux18~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux18~1_combout  = (\cpu|id_stage|reg_file|Mux18~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][13]~q  & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][13]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datad(\cpu|id_stage|reg_file|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux18~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~11 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~11_combout  = (\cpu|id_stage|reg_file|Mux18~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|id_stage|reg_file|Mux18~1_combout ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~11 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_rs1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N21
dffeas \cpu|id_ex_buffer|EX_rs1[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[13] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \cpu|if_id_buffer|ID_PC[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[13] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~11 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~11_combout  = (\cpu|if_id_buffer|ID_PC [13] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [13]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~11 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \cpu|id_ex_buffer|EX_PC[13] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[13] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux18~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux18~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [13])))) # (!\cpu|fu|forwardA[1]~6_combout  & (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|id_ex_buffer|EX_PC 
// [13])))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [13]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux18~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux18~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux18~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux18~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [13]))) # (!\cpu|ex_stage|alu_oper1|Mux18~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [13])))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|ex_stage|alu_oper1|Mux18~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [13]),
	.datad(\cpu|ex_stage|alu_oper1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux18~1 .lut_mask = 16'hF388;
defparam \cpu|ex_stage|alu_oper1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~37 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~37_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux16~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux18~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux18~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~37 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~60 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~60_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~59_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~37_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~37_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~59_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~60 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~63 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~63_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~60_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~62_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~60_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~63 .lut_mask = 16'hB8B8;
defparam \cpu|ex_stage|alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~3_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~46_combout )

	.dataa(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~3 .lut_mask = 16'hA0A0;
defparam \cpu|ex_stage|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~4_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~16_combout  & ((\cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|Mux11~3_combout ) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~16_combout ),
	.datac(\cpu|ex_stage|alu|Mux11~3_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~4 .lut_mask = 16'hD855;
defparam \cpu|ex_stage|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~5_combout  = (\cpu|ex_stage|alu|Mux17~2_combout  & (((\cpu|ex_stage|alu|Mux11~4_combout )))) # (!\cpu|ex_stage|alu|Mux17~2_combout  & ((\cpu|ex_stage|alu|Mux11~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~63_combout )) # 
// (!\cpu|ex_stage|alu|Mux11~4_combout  & ((\cpu|ex_stage|alu|ShiftRight0~57_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~63_combout ),
	.datac(\cpu|ex_stage|alu|Mux11~4_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~5 .lut_mask = 16'hE5E0;
defparam \cpu|ex_stage|alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux11~6_combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux11~6_combout  & ((\cpu|ex_stage|alu|Mux11~5_combout ))) # 
// (!\cpu|ex_stage|alu|Mux11~6_combout  & (\cpu|ex_stage|alu|Add0~45_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux11~6_combout ),
	.datac(\cpu|ex_stage|alu|Add0~45_combout ),
	.datad(\cpu|ex_stage|alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~7 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux11~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux11~8_combout  = (\cpu|ex_stage|alu|Mux11~2_combout ) # ((\cpu|ex_stage|alu|Mux11~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux11~2_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux11~8 .lut_mask = 16'hFBAA;
defparam \cpu|ex_stage|alu|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux11~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[9] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[9] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \cpu|if_id_buffer|ID_PC[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[9] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~15 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~15_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [9])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~15 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \cpu|id_ex_buffer|EX_PC[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[9] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux22~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux22~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [9]) # ((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & (((\cpu|id_ex_buffer|EX_PC [9] & !\cpu|fu|forwardA[0]~5_combout 
// ))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.datac(\cpu|id_ex_buffer|EX_PC [9]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux22~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux22~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux22~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][9]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][9]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][9]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][9]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux22~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux22~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux22~1_combout  = (\cpu|id_stage|reg_file|Mux22~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][9]~q  & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][9]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux22~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux22~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~15 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~15_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux22~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux22~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~15 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_rs1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \cpu|id_ex_buffer|EX_rs1[9] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[9] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux22~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux22~1_combout  = (\cpu|ex_stage|alu_oper1|Mux22~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [9]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux22~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [9] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux22~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [9]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux22~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~79 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~79_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux22~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux24~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~79 .lut_mask = 16'hD8D8;
defparam \cpu|ex_stage|alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~41 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~41_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux21~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux23~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~41 .lut_mask = 16'hEE44;
defparam \cpu|ex_stage|alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~90 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~90_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~41_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~79_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~79_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~90 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~0_combout  = (\cpu|ex_stage|alu|Mux29~8_combout  & (((\cpu|ex_stage|alu|ShiftRight0~93_combout ) # (\cpu|ex_stage|alu|Mux29~9_combout )))) # (!\cpu|ex_stage|alu|Mux29~8_combout  & (\cpu|ex_stage|alu|ShiftRight0~90_combout  & 
// ((!\cpu|ex_stage|alu|Mux29~9_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~90_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~93_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~8_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~0 .lut_mask = 16'hF0CA;
defparam \cpu|ex_stage|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~105 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~105_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~87_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~92_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~92_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~87_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~105 .lut_mask = 16'hF0AA;
defparam \cpu|ex_stage|alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~1_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|Mux9~0_combout  & ((\cpu|ex_stage|alu|ShiftRight0~107_combout ))) # (!\cpu|ex_stage|alu|Mux9~0_combout  & (\cpu|ex_stage|alu|ShiftRight0~105_combout )))) # 
// (!\cpu|ex_stage|alu|Mux29~9_combout  & (\cpu|ex_stage|alu|Mux9~0_combout ))

	.dataa(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datab(\cpu|ex_stage|alu|Mux9~0_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~105_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~1 .lut_mask = 16'hEC64;
defparam \cpu|ex_stage|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~2_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~92_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~2 .lut_mask = 16'h5000;
defparam \cpu|ex_stage|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~3_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0] & (!\cpu|ex_stage|alu_oper1|Mux24~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux24~combout  & !\cpu|ex_stage|alu_oper|ALU_OP [1]))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper1|Mux24~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux24~combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux24~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~3 .lut_mask = 16'h5516;
defparam \cpu|ex_stage|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~4_combout  = (\cpu|ex_stage|alu|Mux7~0_combout  & ((\cpu|ex_stage|alu|Mux9~3_combout  & ((\cpu|ex_stage|alu|Mux9~2_combout ))) # (!\cpu|ex_stage|alu|Mux9~3_combout  & (\cpu|ex_stage|alu|Mux9~1_combout )))) # 
// (!\cpu|ex_stage|alu|Mux7~0_combout  & (((\cpu|ex_stage|alu|Mux9~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux7~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux9~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux9~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux9~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~4 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~17 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~17_combout  = \cpu|ex_stage|alu_oper2|Mux24~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux24~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~17 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~18 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~18_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux25~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux25~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~18 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~19 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~19_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux26~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux26~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~19 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~20 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~20_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux27~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~20 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~21 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~21_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux28~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~21 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~22 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~22_combout  = \cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux29~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~22 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~29 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~29_combout  = ((\cpu|ex_stage|alu_oper1|Mux30~2_combout  $ (\cpu|ex_stage|alu|Add0~23_combout  $ (!\cpu|ex_stage|alu|Add0~28 )))) # (GND)
// \cpu|ex_stage|alu|Add0~30  = CARRY((\cpu|ex_stage|alu_oper1|Mux30~2_combout  & ((\cpu|ex_stage|alu|Add0~23_combout ) # (!\cpu|ex_stage|alu|Add0~28 ))) # (!\cpu|ex_stage|alu_oper1|Mux30~2_combout  & (\cpu|ex_stage|alu|Add0~23_combout  & 
// !\cpu|ex_stage|alu|Add0~28 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.datab(\cpu|ex_stage|alu|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~28 ),
	.combout(\cpu|ex_stage|alu|Add0~29_combout ),
	.cout(\cpu|ex_stage|alu|Add0~30 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~29 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~31 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~31_combout  = (\cpu|ex_stage|alu|Add0~22_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout  & (\cpu|ex_stage|alu|Add0~30  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux29~1_combout  & (!\cpu|ex_stage|alu|Add0~30 )))) # 
// (!\cpu|ex_stage|alu|Add0~22_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout  & (!\cpu|ex_stage|alu|Add0~30 )) # (!\cpu|ex_stage|alu_oper1|Mux29~1_combout  & ((\cpu|ex_stage|alu|Add0~30 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~32  = CARRY((\cpu|ex_stage|alu|Add0~22_combout  & (!\cpu|ex_stage|alu_oper1|Mux29~1_combout  & !\cpu|ex_stage|alu|Add0~30 )) # (!\cpu|ex_stage|alu|Add0~22_combout  & ((!\cpu|ex_stage|alu|Add0~30 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux29~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~22_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~30 ),
	.combout(\cpu|ex_stage|alu|Add0~31_combout ),
	.cout(\cpu|ex_stage|alu|Add0~32 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~31 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~33 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~33_combout  = ((\cpu|ex_stage|alu|Add0~21_combout  $ (\cpu|ex_stage|alu_oper1|Mux28~1_combout  $ (!\cpu|ex_stage|alu|Add0~32 )))) # (GND)
// \cpu|ex_stage|alu|Add0~34  = CARRY((\cpu|ex_stage|alu|Add0~21_combout  & ((\cpu|ex_stage|alu_oper1|Mux28~1_combout ) # (!\cpu|ex_stage|alu|Add0~32 ))) # (!\cpu|ex_stage|alu|Add0~21_combout  & (\cpu|ex_stage|alu_oper1|Mux28~1_combout  & 
// !\cpu|ex_stage|alu|Add0~32 )))

	.dataa(\cpu|ex_stage|alu|Add0~21_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~32 ),
	.combout(\cpu|ex_stage|alu|Add0~33_combout ),
	.cout(\cpu|ex_stage|alu|Add0~34 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~33 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~35 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~35_combout  = (\cpu|ex_stage|alu|Add0~20_combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout  & (\cpu|ex_stage|alu|Add0~34  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux27~1_combout  & (!\cpu|ex_stage|alu|Add0~34 )))) # 
// (!\cpu|ex_stage|alu|Add0~20_combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout  & (!\cpu|ex_stage|alu|Add0~34 )) # (!\cpu|ex_stage|alu_oper1|Mux27~1_combout  & ((\cpu|ex_stage|alu|Add0~34 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~36  = CARRY((\cpu|ex_stage|alu|Add0~20_combout  & (!\cpu|ex_stage|alu_oper1|Mux27~1_combout  & !\cpu|ex_stage|alu|Add0~34 )) # (!\cpu|ex_stage|alu|Add0~20_combout  & ((!\cpu|ex_stage|alu|Add0~34 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux27~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~20_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~34 ),
	.combout(\cpu|ex_stage|alu|Add0~35_combout ),
	.cout(\cpu|ex_stage|alu|Add0~36 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~35 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~37 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~37_combout  = ((\cpu|ex_stage|alu|Add0~19_combout  $ (\cpu|ex_stage|alu_oper1|Mux26~1_combout  $ (!\cpu|ex_stage|alu|Add0~36 )))) # (GND)
// \cpu|ex_stage|alu|Add0~38  = CARRY((\cpu|ex_stage|alu|Add0~19_combout  & ((\cpu|ex_stage|alu_oper1|Mux26~1_combout ) # (!\cpu|ex_stage|alu|Add0~36 ))) # (!\cpu|ex_stage|alu|Add0~19_combout  & (\cpu|ex_stage|alu_oper1|Mux26~1_combout  & 
// !\cpu|ex_stage|alu|Add0~36 )))

	.dataa(\cpu|ex_stage|alu|Add0~19_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~36 ),
	.combout(\cpu|ex_stage|alu|Add0~37_combout ),
	.cout(\cpu|ex_stage|alu|Add0~38 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~37 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~39 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~39_combout  = (\cpu|ex_stage|alu_oper1|Mux25~1_combout  & ((\cpu|ex_stage|alu|Add0~18_combout  & (\cpu|ex_stage|alu|Add0~38  & VCC)) # (!\cpu|ex_stage|alu|Add0~18_combout  & (!\cpu|ex_stage|alu|Add0~38 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux25~1_combout  & ((\cpu|ex_stage|alu|Add0~18_combout  & (!\cpu|ex_stage|alu|Add0~38 )) # (!\cpu|ex_stage|alu|Add0~18_combout  & ((\cpu|ex_stage|alu|Add0~38 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~40  = CARRY((\cpu|ex_stage|alu_oper1|Mux25~1_combout  & (!\cpu|ex_stage|alu|Add0~18_combout  & !\cpu|ex_stage|alu|Add0~38 )) # (!\cpu|ex_stage|alu_oper1|Mux25~1_combout  & ((!\cpu|ex_stage|alu|Add0~38 ) # 
// (!\cpu|ex_stage|alu|Add0~18_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~38 ),
	.combout(\cpu|ex_stage|alu|Add0~39_combout ),
	.cout(\cpu|ex_stage|alu|Add0~40 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~39 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~41 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~41_combout  = ((\cpu|ex_stage|alu_oper1|Mux24~1_combout  $ (\cpu|ex_stage|alu|Add0~17_combout  $ (!\cpu|ex_stage|alu|Add0~40 )))) # (GND)
// \cpu|ex_stage|alu|Add0~42  = CARRY((\cpu|ex_stage|alu_oper1|Mux24~1_combout  & ((\cpu|ex_stage|alu|Add0~17_combout ) # (!\cpu|ex_stage|alu|Add0~40 ))) # (!\cpu|ex_stage|alu_oper1|Mux24~1_combout  & (\cpu|ex_stage|alu|Add0~17_combout  & 
// !\cpu|ex_stage|alu|Add0~40 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~40 ),
	.combout(\cpu|ex_stage|alu|Add0~41_combout ),
	.cout(\cpu|ex_stage|alu|Add0~42 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~41 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~5_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & (((\cpu|ex_stage|alu|Mux31~0_combout )))) # (!\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Mux9~4_combout )) # 
// (!\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Add0~41_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux9~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datad(\cpu|ex_stage|alu|Add0~41_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~5 .lut_mask = 16'hE3E0;
defparam \cpu|ex_stage|alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux9~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux9~6_combout  = (\cpu|ex_stage|alu_oper2|Mux24~combout  & ((\cpu|ex_stage|alu|Mux9~5_combout ) # ((\cpu|ex_stage|alu|Mux33~10_combout  & \cpu|ex_stage|alu_oper1|Mux24~1_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux24~combout  & 
// (\cpu|ex_stage|alu|Mux9~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux24~1_combout ) # (!\cpu|ex_stage|alu|Mux33~10_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux24~combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux9~5_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux9~6 .lut_mask = 16'hF8B0;
defparam \cpu|ex_stage|alu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[7] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[7] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux24~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux24~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [7])))) # (!\cpu|fu|forwardA[1]~6_combout  & (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|id_ex_buffer|EX_PC 
// [7])))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [7]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux24~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux24~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux24~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][7]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][7]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][7]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux24~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux24~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux24~1_combout  = (\cpu|id_stage|reg_file|Mux24~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][7]~q  & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][7]~q ),
	.datac(\cpu|id_stage|reg_file|Mux24~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux24~1 .lut_mask = 16'hF4F0;
defparam \cpu|id_stage|reg_file|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~17 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~17_combout  = (\cpu|id_stage|reg_file|Mux24~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux24~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~17 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \cpu|id_ex_buffer|EX_rs1[7] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[7] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux24~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux24~1_combout  = (\cpu|ex_stage|alu_oper1|Mux24~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [7]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux24~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [7] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux24~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [7]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux24~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~4_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~21_combout )

	.dataa(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~4 .lut_mask = 16'h8888;
defparam \cpu|ex_stage|alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~5_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|ShiftRight0~10_combout  & ((\cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|Mux10~4_combout ) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux10~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~5 .lut_mask = 16'hD855;
defparam \cpu|ex_stage|alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~35 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~35_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~31_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~34_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~31_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~35 .lut_mask = 16'hB8B8;
defparam \cpu|ex_stage|alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~40 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~40_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux20~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux22~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux22~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux20~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~40 .lut_mask = 16'hE4E4;
defparam \cpu|ex_stage|alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~42 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~42_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~40_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~41_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~41_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~42 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~43 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~43_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~39_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~42_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~42_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~43 .lut_mask = 16'hE2E2;
defparam \cpu|ex_stage|alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~6_combout  = (\cpu|ex_stage|alu|Mux10~5_combout  & (((\cpu|ex_stage|alu|ShiftRight0~43_combout ) # (\cpu|ex_stage|alu|Mux17~2_combout )))) # (!\cpu|ex_stage|alu|Mux10~5_combout  & (\cpu|ex_stage|alu|ShiftRight0~35_combout  & 
// ((!\cpu|ex_stage|alu|Mux17~2_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux10~5_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~35_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~43_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~6 .lut_mask = 16'hAAE4;
defparam \cpu|ex_stage|alu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux33~12_combout  & (!\cpu|ex_stage|alu_oper1|Mux23~1_combout  & !\cpu|ex_stage|alu_oper2|Mux23~combout )) # (!\cpu|ex_stage|alu|Mux33~12_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux23~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux23~combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux33~12_combout ))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux23~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~3 .lut_mask = 16'h466C;
defparam \cpu|ex_stage|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux10~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux10~3_combout  & ((\cpu|ex_stage|alu|Mux10~6_combout ))) # 
// (!\cpu|ex_stage|alu|Mux10~3_combout  & (\cpu|ex_stage|alu|Add0~43_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~43_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu|Mux10~6_combout ),
	.datad(\cpu|ex_stage|alu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~7 .lut_mask = 16'hFC22;
defparam \cpu|ex_stage|alu|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~2_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux23~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux23~combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux23~1_combout  & \cpu|ex_stage|alu_oper2|Mux23~combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux23~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~2 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux10~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux10~8_combout  = (\cpu|ex_stage|alu|Mux10~2_combout ) # ((\cpu|ex_stage|alu|Mux10~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux10~7_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux10~8 .lut_mask = 16'hFFA2;
defparam \cpu|ex_stage|alu|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux10~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[8] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N3
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[8] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux23~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux23~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][8]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][8]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][8]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][8]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux23~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux23~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux23~1_combout  = (\cpu|id_stage|reg_file|Mux23~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][8]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|Mux23~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][8]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux23~1 .lut_mask = 16'hF2F0;
defparam \cpu|id_stage|reg_file|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~16 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~16_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux23~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~16 .lut_mask = 16'h5500;
defparam \cpu|id_ex_buffer|EX_rs1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \cpu|id_ex_buffer|EX_rs1[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[8] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \cpu|if_id_buffer|ID_PC[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[8] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~16 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~16_combout  = (\cpu|if_id_buffer|ID_PC [8] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [8]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~16 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \cpu|id_ex_buffer|EX_PC[8] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[8] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux23~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux23~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [8])))) # (!\cpu|fu|forwardA[0]~5_combout  & (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC 
// [8])))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [8]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux23~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux23~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux23~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux23~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [8]))) # (!\cpu|ex_stage|alu_oper1|Mux23~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [8])))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (((\cpu|ex_stage|alu_oper1|Mux23~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [8]),
	.datad(\cpu|ex_stage|alu_oper1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux23~1 .lut_mask = 16'hF388;
defparam \cpu|ex_stage|alu_oper1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~59 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~59_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux23~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux21~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~59 .lut_mask = 16'hBB88;
defparam \cpu|ex_stage|alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~60 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~60_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~43_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~59_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~59_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~60 .lut_mask = 16'hFC0C;
defparam \cpu|ex_stage|alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~90 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~90_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~60_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~50_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~60_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~50_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~90 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~4_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~91_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~90_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~90_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~91_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~4 .lut_mask = 16'hE200;
defparam \cpu|ex_stage|alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~109 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~109_combout  = (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & \cpu|ex_stage|alu|ShiftRight0~5_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~109 .lut_mask = 16'h0100;
defparam \cpu|ex_stage|alu|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~5_combout  = (\cpu|ex_stage|alu|Mux17~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~109_combout  & \cpu|ex_stage|alu|Mux17~3_combout )))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & ((\cpu|ex_stage|alu|Mux16~4_combout ) # 
// ((!\cpu|ex_stage|alu|Mux17~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux16~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~109_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~5 .lut_mask = 16'hE233;
defparam \cpu|ex_stage|alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~6_combout  = (\cpu|ex_stage|alu|Mux16~5_combout  & ((\cpu|ex_stage|alu|Mux17~2_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~102_combout )))) # (!\cpu|ex_stage|alu|Mux16~5_combout  & (!\cpu|ex_stage|alu|Mux17~2_combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~103_combout )))

	.dataa(\cpu|ex_stage|alu|Mux16~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~103_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~102_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~6 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~3_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper2|Mux17~combout  & (!\cpu|ex_stage|alu|Mux33~12_combout  & !\cpu|ex_stage|alu_oper1|Mux17~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux17~combout  & 
// (\cpu|ex_stage|alu|Mux33~12_combout  $ (\cpu|ex_stage|alu_oper1|Mux17~1_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux17~combout ),
	.datac(\cpu|ex_stage|alu|Mux33~12_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~3 .lut_mask = 16'h5278;
defparam \cpu|ex_stage|alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~10 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~10_combout  = \cpu|ex_stage|alu_oper2|Mux17~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux17~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~10 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~55 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~55_combout  = (\cpu|ex_stage|alu|Add0~10_combout  & ((\cpu|ex_stage|alu_oper1|Mux17~1_combout  & (\cpu|ex_stage|alu|Add0~54  & VCC)) # (!\cpu|ex_stage|alu_oper1|Mux17~1_combout  & (!\cpu|ex_stage|alu|Add0~54 )))) # 
// (!\cpu|ex_stage|alu|Add0~10_combout  & ((\cpu|ex_stage|alu_oper1|Mux17~1_combout  & (!\cpu|ex_stage|alu|Add0~54 )) # (!\cpu|ex_stage|alu_oper1|Mux17~1_combout  & ((\cpu|ex_stage|alu|Add0~54 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~56  = CARRY((\cpu|ex_stage|alu|Add0~10_combout  & (!\cpu|ex_stage|alu_oper1|Mux17~1_combout  & !\cpu|ex_stage|alu|Add0~54 )) # (!\cpu|ex_stage|alu|Add0~10_combout  & ((!\cpu|ex_stage|alu|Add0~54 ) # 
// (!\cpu|ex_stage|alu_oper1|Mux17~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~10_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~54 ),
	.combout(\cpu|ex_stage|alu|Add0~55_combout ),
	.cout(\cpu|ex_stage|alu|Add0~56 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~55 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux16~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux16~3_combout  & (\cpu|ex_stage|alu|Mux16~6_combout )) # 
// (!\cpu|ex_stage|alu|Mux16~3_combout  & ((\cpu|ex_stage|alu|Add0~55_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux16~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu|Mux16~3_combout ),
	.datad(\cpu|ex_stage|alu|Add0~55_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~7 .lut_mask = 16'hE3E0;
defparam \cpu|ex_stage|alu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux16~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux16~8_combout  = (\cpu|ex_stage|alu|Mux16~2_combout ) # ((\cpu|ex_stage|alu|Mux16~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|Mux16~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux16~7_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux16~8 .lut_mask = 16'hFCDC;
defparam \cpu|ex_stage|alu|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux16~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[14] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[14] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux17~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux17~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][14]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][14]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][14]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][14]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux17~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux17~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux17~1_combout  = (\cpu|id_stage|reg_file|Mux17~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][14]~q  & (\cpu|if_id_buffer|ID_rs1_ind [1] & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][14]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|id_stage|reg_file|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux17~1 .lut_mask = 16'hFF08;
defparam \cpu|id_stage|reg_file|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~10 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~10_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux17~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~10 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N15
dffeas \cpu|id_ex_buffer|EX_rs1[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[14] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \cpu|if_id_buffer|ID_PC[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[14] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~10 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~10_combout  = (\cpu|if_id_buffer|ID_PC [14] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|ID_PC [14]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~10 .lut_mask = 16'h0C0C;
defparam \cpu|id_ex_buffer|EX_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \cpu|id_ex_buffer|EX_PC[14] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[14] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux17~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux17~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (\cpu|fu|forwardA[0]~5_combout )) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [14]))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|id_ex_buffer|EX_PC [14]))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [14]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux17~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux17~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux17~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux17~0_combout  & ((\cpu|id_ex_buffer|EX_rs1 [14]))) # (!\cpu|ex_stage|alu_oper1|Mux17~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [14])))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (((\cpu|ex_stage|alu_oper1|Mux17~0_combout ))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [14]),
	.datad(\cpu|ex_stage|alu_oper1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux17~1 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~59 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~59_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux15~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux17~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux17~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~59 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~82 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~82_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~81_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~59_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~59_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~82 .lut_mask = 16'hEE44;
defparam \cpu|ex_stage|alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~102 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~102_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~75_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~82_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~82_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~75_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~102 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~78 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~78_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux23~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux25~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~78 .lut_mask = 16'h2230;
defparam \cpu|ex_stage|alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~80 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~80_combout  = (\cpu|ex_stage|alu|ShiftRight0~78_combout ) # ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & \cpu|ex_stage|alu|ShiftRight0~79_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~78_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~80 .lut_mask = 16'hEEAA;
defparam \cpu|ex_stage|alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~0_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|ShiftRight0~102_combout ) # ((\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux29~9_combout  & (((\cpu|ex_stage|alu|ShiftRight0~80_combout  & 
// !\cpu|ex_stage|alu|Mux29~8_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~102_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~80_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~0 .lut_mask = 16'hF0AC;
defparam \cpu|ex_stage|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~1_combout  = (\cpu|ex_stage|alu|Mux8~0_combout  & ((\cpu|ex_stage|alu|ShiftRight0~104_combout ) # ((!\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux8~0_combout  & (((\cpu|ex_stage|alu|ShiftRight0~84_combout  & 
// \cpu|ex_stage|alu|Mux29~8_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux8~0_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~104_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~84_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~1 .lut_mask = 16'hD8AA;
defparam \cpu|ex_stage|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~4_combout  = (\cpu|ex_stage|alu|Mux8~3_combout  & (((\cpu|ex_stage|alu|Mux8~2_combout )) # (!\cpu|ex_stage|alu|Mux7~0_combout ))) # (!\cpu|ex_stage|alu|Mux8~3_combout  & (\cpu|ex_stage|alu|Mux7~0_combout  & 
// ((\cpu|ex_stage|alu|Mux8~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux8~3_combout ),
	.datab(\cpu|ex_stage|alu|Mux7~0_combout ),
	.datac(\cpu|ex_stage|alu|Mux8~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~4 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~5_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & (((\cpu|ex_stage|alu|Mux31~0_combout )))) # (!\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Mux8~4_combout )) # 
// (!\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Add0~39_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux8~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Add0~39_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~5 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux8~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux8~6_combout  = (\cpu|ex_stage|alu_oper1|Mux25~1_combout  & ((\cpu|ex_stage|alu|Mux8~5_combout ) # ((\cpu|ex_stage|alu|Mux33~10_combout  & \cpu|ex_stage|alu_oper2|Mux25~combout )))) # (!\cpu|ex_stage|alu_oper1|Mux25~1_combout  & 
// (\cpu|ex_stage|alu|Mux8~5_combout  & ((\cpu|ex_stage|alu_oper2|Mux25~combout ) # (!\cpu|ex_stage|alu|Mux33~10_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux8~5_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux25~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux8~6 .lut_mask = 16'hF8B0;
defparam \cpu|ex_stage|alu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[6] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux25~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux25~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [6])))) # (!\cpu|fu|forwardA[0]~5_combout  & (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|id_ex_buffer|EX_PC 
// [6])))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [6]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux25~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux25~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux25~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][6]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][6]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][6]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][6]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux25~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux25~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux25~1_combout  = (\cpu|id_stage|reg_file|Mux25~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][6]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][6]~q ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|id_stage|reg_file|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux25~1 .lut_mask = 16'hFF08;
defparam \cpu|id_stage|reg_file|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~18 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~18_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux25~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux25~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~18 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \cpu|id_ex_buffer|EX_rs1[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[6] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux25~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux25~1_combout  = (\cpu|ex_stage|alu_oper1|Mux25~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [6])) # (!\cpu|fu|forwardA[1]~6_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux25~0_combout  & (\cpu|fu|forwardA[1]~6_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [6]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~0_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [6]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux25~1 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu_oper1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~57 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~57_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux25~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~57 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~58 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~58_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~41_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~57_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~41_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~58 .lut_mask = 16'hCFC0;
defparam \cpu|ex_stage|alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~91 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~91_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~63_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftLeft0~58_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~58_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~63_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~91 .lut_mask = 16'hCACA;
defparam \cpu|ex_stage|alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~4_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~91_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~90_combout 
// )))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~91_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~4 .lut_mask = 16'h5140;
defparam \cpu|ex_stage|alu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~5_combout  = (\cpu|ex_stage|alu|Mux33~15_combout  & (((\cpu|ex_stage|alu|ShiftRight0~109_combout  & \cpu|ex_stage|alu|Mux33~16_combout )))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & ((\cpu|ex_stage|alu|Mux32~4_combout ) # 
// ((!\cpu|ex_stage|alu|Mux33~16_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux32~4_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~109_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~16_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~5 .lut_mask = 16'hCA0F;
defparam \cpu|ex_stage|alu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~82 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~82_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux4~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux3~1_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux4~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~82 .lut_mask = 16'hF3C0;
defparam \cpu|ex_stage|alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~13 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~13_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout ) # ((!\cpu|ex_stage|alu_oper2|Mux30~combout  & \cpu|ex_stage|alu_oper2|Mux31~2_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~13 .lut_mask = 16'hFF30;
defparam \cpu|ex_stage|alu|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~2_combout  = (\cpu|ex_stage|alu|Mux33~13_combout  & (((!\cpu|ex_stage|alu|Mux33~11_combout )))) # (!\cpu|ex_stage|alu|Mux33~13_combout  & ((\cpu|ex_stage|alu|Mux33~11_combout  & (\cpu|ex_stage|alu_oper1|Mux1~1_combout )) # 
// (!\cpu|ex_stage|alu|Mux33~11_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~82_combout )))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~82_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~13_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~2 .lut_mask = 16'h0AFC;
defparam \cpu|ex_stage|alu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~55 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~55_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux6~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux5~1_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~55 .lut_mask = 16'hFC30;
defparam \cpu|ex_stage|alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~54 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~54_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux8~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux7~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux7~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~54 .lut_mask = 16'hE020;
defparam \cpu|ex_stage|alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~56 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~56_combout  = (\cpu|ex_stage|alu|ShiftLeft0~54_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~55_combout  & !\cpu|ex_stage|alu_oper2|Mux30~combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~55_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~54_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~56 .lut_mask = 16'hF0FC;
defparam \cpu|ex_stage|alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~3_combout  = (\cpu|ex_stage|alu|Mux32~2_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~56_combout ) # (!\cpu|ex_stage|alu|Mux33~13_combout )))) # (!\cpu|ex_stage|alu|Mux32~2_combout  & (\cpu|ex_stage|alu_oper1|Mux2~1_combout  & 
// (\cpu|ex_stage|alu|Mux33~13_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux32~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~13_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~3 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~6_combout  = (\cpu|ex_stage|alu|Mux32~5_combout  & ((\cpu|ex_stage|alu|Mux32~3_combout ) # ((\cpu|ex_stage|alu|Mux33~14_combout )))) # (!\cpu|ex_stage|alu|Mux32~5_combout  & (((!\cpu|ex_stage|alu|Mux33~14_combout  & 
// \cpu|ex_stage|alu|ShiftLeft0~89_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux32~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux32~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~6 .lut_mask = 16'hADA8;
defparam \cpu|ex_stage|alu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~7_combout  = (!\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux32~1_combout  & ((\cpu|ex_stage|alu|Mux32~6_combout ) # (\cpu|ex_stage|alu|Mux31~14_combout ))) # (!\cpu|ex_stage|alu|Mux32~1_combout  & 
// ((!\cpu|ex_stage|alu|Mux31~14_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux32~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux32~6_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~7 .lut_mask = 16'h0A0D;
defparam \cpu|ex_stage|alu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~92 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~92_combout  = \cpu|ex_stage|alu_oper2|Mux1~1_combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux1~1_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~92 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~93 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~93_combout  = (\cpu|ex_stage|alu_oper1|Mux1~1_combout  & ((\cpu|ex_stage|alu|Add0~92_combout  & (\cpu|ex_stage|alu|Add0~91  & VCC)) # (!\cpu|ex_stage|alu|Add0~92_combout  & (!\cpu|ex_stage|alu|Add0~91 )))) # 
// (!\cpu|ex_stage|alu_oper1|Mux1~1_combout  & ((\cpu|ex_stage|alu|Add0~92_combout  & (!\cpu|ex_stage|alu|Add0~91 )) # (!\cpu|ex_stage|alu|Add0~92_combout  & ((\cpu|ex_stage|alu|Add0~91 ) # (GND)))))
// \cpu|ex_stage|alu|Add0~94  = CARRY((\cpu|ex_stage|alu_oper1|Mux1~1_combout  & (!\cpu|ex_stage|alu|Add0~92_combout  & !\cpu|ex_stage|alu|Add0~91 )) # (!\cpu|ex_stage|alu_oper1|Mux1~1_combout  & ((!\cpu|ex_stage|alu|Add0~91 ) # 
// (!\cpu|ex_stage|alu|Add0~92_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~91 ),
	.combout(\cpu|ex_stage|alu|Add0~93_combout ),
	.cout(\cpu|ex_stage|alu|Add0~94 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~93 .lut_mask = 16'h9617;
defparam \cpu|ex_stage|alu|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~0_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux1~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux1~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux1~1_combout  & \cpu|ex_stage|alu_oper2|Mux1~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~0 .lut_mask = 16'hC880;
defparam \cpu|ex_stage|alu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux32~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux32~8_combout  = (\cpu|ex_stage|alu|Mux32~0_combout ) # ((\cpu|ex_stage|alu|Mux32~7_combout  & ((\cpu|ex_stage|alu|Mux32~1_combout ) # (\cpu|ex_stage|alu|Add0~93_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux32~7_combout ),
	.datab(\cpu|ex_stage|alu|Mux32~1_combout ),
	.datac(\cpu|ex_stage|alu|Add0~93_combout ),
	.datad(\cpu|ex_stage|alu|Mux32~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux32~8 .lut_mask = 16'hFFA8;
defparam \cpu|ex_stage|alu|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux32~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[30] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[30] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \cpu|id_stage|reg_file|reg_file[2][30] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][30] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux1~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux1~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][30]~q )) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][30]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][30]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[1][30]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux1~0 .lut_mask = 16'hC480;
defparam \cpu|id_stage|reg_file|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux1~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux1~1_combout  = (\cpu|id_stage|reg_file|Mux1~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][30]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][30]~q ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|id_stage|reg_file|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux1~1 .lut_mask = 16'hFF08;
defparam \cpu|id_stage|reg_file|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~241 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~241_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [30]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// (\cpu|ex_stage|alu|Mux32~8_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux32~8_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~241 .lut_mask = 16'hFC0A;
defparam \cpu|id_stage|target_address|Add0~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~242 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~242_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~241_combout  & (\cpu|id_stage|reg_file|Mux1~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~241_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [30]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~241_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|id_stage|reg_file|Mux1~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.datad(\cpu|id_stage|target_address|Add0~241_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~242 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~284 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~284_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~242_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [30])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|if_id_buffer|ID_PC [30]),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|id_stage|target_address|Add0~242_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~284 .lut_mask = 16'hF404;
defparam \cpu|id_stage|target_address|Add0~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~243 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~243_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~284_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [30]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [30]),
	.datab(gnd),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|target_address|Add0~284_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~243 .lut_mask = 16'hFA0A;
defparam \cpu|id_stage|target_address|Add0~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~249 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~249_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~244_combout ))

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~244_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~249 .lut_mask = 16'h3000;
defparam \cpu|id_stage|target_address|Add0~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \cpu|if_stage|pc_reg|addr_out[30] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[30] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \cpu|if_id_buffer|ID_PC[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[30] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~28 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~28_combout  = (\cpu|if_id_buffer|ID_PC [30] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [30]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~28 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \cpu|id_ex_buffer|EX_PC[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[30] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux1~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux1~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (\cpu|fu|forwardA[0]~5_combout )) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [30]))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|id_ex_buffer|EX_PC [30]))))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [30]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux1~0 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~28 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~28_combout  = (\cpu|id_stage|reg_file|Mux1~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux1~1_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~28 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_rs1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \cpu|id_ex_buffer|EX_rs1[30] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[30] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux1~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux1~1_combout  = (\cpu|ex_stage|alu_oper1|Mux1~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [30])) # (!\cpu|fu|forwardA[1]~6_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux1~0_combout  & (\cpu|fu|forwardA[1]~6_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [30]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux1~0_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [30]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux1~1 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu_oper1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~21 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~21_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux1~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux3~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~21 .lut_mask = 16'hC480;
defparam \cpu|ex_stage|alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~106 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~106_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~21_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~22_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// (((\cpu|ex_stage|alu|ShiftRight0~86_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~21_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~22_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~86_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~106 .lut_mask = 16'hEEF0;
defparam \cpu|ex_stage|alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~7_combout  = (\cpu|ex_stage|alu|ShiftRight0~11_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~92_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~93_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~93_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~7 .lut_mask = 16'hA808;
defparam \cpu|ex_stage|alu|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~27 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~27_combout  = (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux0~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & \cpu|ex_stage|alu|Mux33~11_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|Mux33~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~27 .lut_mask = 16'h0400;
defparam \cpu|ex_stage|alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~8_combout  = (\cpu|ex_stage|alu|Mux17~3_combout  & ((\cpu|ex_stage|alu|Mux17~4_combout  & ((\cpu|ex_stage|alu|ShiftRight0~27_combout ))) # (!\cpu|ex_stage|alu|Mux17~4_combout  & (\cpu|ex_stage|alu|Mux17~7_combout )))) # 
// (!\cpu|ex_stage|alu|Mux17~3_combout  & (((!\cpu|ex_stage|alu|Mux17~4_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux17~3_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~7_combout ),
	.datac(\cpu|ex_stage|alu|Mux17~4_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~8 .lut_mask = 16'hAD0D;
defparam \cpu|ex_stage|alu|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~9_combout  = (\cpu|ex_stage|alu|Mux17~8_combout  & (((\cpu|ex_stage|alu|Mux17~2_combout ) # (\cpu|ex_stage|alu|ShiftRight0~105_combout )))) # (!\cpu|ex_stage|alu|Mux17~8_combout  & (\cpu|ex_stage|alu|ShiftRight0~106_combout  & 
// (!\cpu|ex_stage|alu|Mux17~2_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~106_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~8_combout ),
	.datac(\cpu|ex_stage|alu|Mux17~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~9 .lut_mask = 16'hCEC2;
defparam \cpu|ex_stage|alu|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~9 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~9_combout  = \cpu|ex_stage|alu_oper2|Mux16~combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(\cpu|ex_stage|alu_oper2|Mux16~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~9 .lut_mask = 16'h55AA;
defparam \cpu|ex_stage|alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~57 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~57_combout  = ((\cpu|ex_stage|alu_oper1|Mux16~1_combout  $ (\cpu|ex_stage|alu|Add0~9_combout  $ (!\cpu|ex_stage|alu|Add0~56 )))) # (GND)
// \cpu|ex_stage|alu|Add0~58  = CARRY((\cpu|ex_stage|alu_oper1|Mux16~1_combout  & ((\cpu|ex_stage|alu|Add0~9_combout ) # (!\cpu|ex_stage|alu|Add0~56 ))) # (!\cpu|ex_stage|alu_oper1|Mux16~1_combout  & (\cpu|ex_stage|alu|Add0~9_combout  & 
// !\cpu|ex_stage|alu|Add0~56 )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.datab(\cpu|ex_stage|alu|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ex_stage|alu|Add0~56 ),
	.combout(\cpu|ex_stage|alu|Add0~57_combout ),
	.cout(\cpu|ex_stage|alu|Add0~58 ));
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~57 .lut_mask = 16'h698E;
defparam \cpu|ex_stage|alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~10_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux17~6_combout )) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux17~6_combout  & (\cpu|ex_stage|alu|Mux17~9_combout )) # 
// (!\cpu|ex_stage|alu|Mux17~6_combout  & ((\cpu|ex_stage|alu|Add0~57_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~6_combout ),
	.datac(\cpu|ex_stage|alu|Mux17~9_combout ),
	.datad(\cpu|ex_stage|alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~10 .lut_mask = 16'hD9C8;
defparam \cpu|ex_stage|alu|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux17~11 (
// Equation(s):
// \cpu|ex_stage|alu|Mux17~11_combout  = (\cpu|ex_stage|alu|Mux17~5_combout ) # ((\cpu|ex_stage|alu|Mux17~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux17~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux17~10_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux17~11 .lut_mask = 16'hEEAE;
defparam \cpu|ex_stage|alu|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux17~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[15] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[15] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux16~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux16~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [15])))) # (!\cpu|fu|forwardA[1]~6_combout  & (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|id_ex_buffer|EX_PC 
// [15])))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [15]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux16~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu_oper1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux16~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux16~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][15]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][15]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][15]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][15]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux16~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux16~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux16~1_combout  = (\cpu|id_stage|reg_file|Mux16~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][15]~q  & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[2][15]~q ),
	.datac(\cpu|id_stage|reg_file|Mux16~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux16~1 .lut_mask = 16'hF0F8;
defparam \cpu|id_stage|reg_file|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~9 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~9_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux16~1_combout )

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|id_stage|reg_file|Mux16~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~9 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_rs1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N1
dffeas \cpu|id_ex_buffer|EX_rs1[15] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[15] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux16~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux16~1_combout  = (\cpu|ex_stage|alu_oper1|Mux16~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [15]) # (!\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|ex_stage|alu_oper1|Mux16~0_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [15] & 
// ((\cpu|fu|forwardA[0]~5_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux16~0_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [15]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux16~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu_oper1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~4_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu_oper2|Mux15~combout  & (!\cpu|ex_stage|alu_oper1|Mux15~1_combout  & !\cpu|ex_stage|alu|Mux33~12_combout )) # (!\cpu|ex_stage|alu_oper2|Mux15~combout  & 
// (\cpu|ex_stage|alu_oper1|Mux15~1_combout  $ (\cpu|ex_stage|alu|Mux33~12_combout ))))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux33~12_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux15~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~4 .lut_mask = 16'h5728;
defparam \cpu|ex_stage|alu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~2_combout  = (\cpu|ex_stage|alu|ShiftLeft0~13_combout  & (\cpu|ex_stage|alu_oper1|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & !\cpu|ex_stage|alu|ShiftLeft0~30_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~13_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~2 .lut_mask = 16'h0008;
defparam \cpu|ex_stage|alu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~28 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~28_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu_oper2|Mux29~combout  & (\cpu|ex_stage|alu|ShiftRight0~6_combout )) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & 
// ((\cpu|ex_stage|alu|ShiftRight0~9_combout )))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~6_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~28 .lut_mask = 16'hB080;
defparam \cpu|ex_stage|alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~36 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~36_combout  = (\cpu|ex_stage|alu|ShiftRight0~28_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux28~combout  & \cpu|ex_stage|alu|ShiftRight0~35_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~28_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~36 .lut_mask = 16'hDCDC;
defparam \cpu|ex_stage|alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~5_combout  = (\cpu|ex_stage|alu|Mux33~16_combout  & ((\cpu|ex_stage|alu|Mux33~15_combout  & ((\cpu|ex_stage|alu|ShiftRight0~36_combout ))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|Mux18~2_combout )))) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout  & (((!\cpu|ex_stage|alu|Mux33~15_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datab(\cpu|ex_stage|alu|Mux18~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~36_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~15_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~5 .lut_mask = 16'hA0DD;
defparam \cpu|ex_stage|alu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~6_combout  = (\cpu|ex_stage|alu|Mux18~5_combout  & ((\cpu|ex_stage|alu|Mux33~14_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~9_combout )))) # (!\cpu|ex_stage|alu|Mux18~5_combout  & (!\cpu|ex_stage|alu|Mux33~14_combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~20_combout )))

	.dataa(\cpu|ex_stage|alu|Mux18~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~20_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~6 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~7_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((\cpu|ex_stage|alu|Mux18~4_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & ((\cpu|ex_stage|alu|Mux18~4_combout  & ((\cpu|ex_stage|alu|Mux18~6_combout ))) # 
// (!\cpu|ex_stage|alu|Mux18~4_combout  & (\cpu|ex_stage|alu|Add0~59_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datab(\cpu|ex_stage|alu|Add0~59_combout ),
	.datac(\cpu|ex_stage|alu|Mux18~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux18~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~7 .lut_mask = 16'hF4A4;
defparam \cpu|ex_stage|alu|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~3_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux15~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux15~combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux15~1_combout  & \cpu|ex_stage|alu_oper2|Mux15~combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper1|Mux15~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux15~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~3 .lut_mask = 16'hA880;
defparam \cpu|ex_stage|alu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux18~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux18~8_combout  = (\cpu|ex_stage|alu|Mux18~3_combout ) # ((\cpu|ex_stage|alu|Mux18~7_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (!\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|Mux18~7_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datac(\cpu|ex_stage|alu|Mux18~3_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux18~8 .lut_mask = 16'hF8FA;
defparam \cpu|ex_stage|alu|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux18~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[16] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[16] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \cpu|id_stage|reg_file|reg_file[1][16] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[1][16] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux47~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux47~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][16]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][16]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][16]~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][16]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux47~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux47~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux47~1_combout  = (\cpu|id_stage|reg_file|Mux47~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|reg_file|reg_file[2][16]~q )))

	.dataa(\cpu|id_stage|reg_file|Mux47~0_combout ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_stage|reg_file|reg_file[2][16]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux47~1 .lut_mask = 16'hBAAA;
defparam \cpu|id_stage|reg_file|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~8 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~8_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux47~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux47~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~8 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \cpu|id_ex_buffer|EX_rs2[16] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[16] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux15~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux15~0_combout  = (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [16] & !\cpu|fu|forwardB[0]~5_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [16]),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux15~0 .lut_mask = 16'h0030;
defparam \cpu|ex_stage|alu_oper2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux15~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux15~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux15~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [16])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux13~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_Immed [16]),
	.datad(\cpu|ex_stage|alu_oper2|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux15~1 .lut_mask = 16'hEC64;
defparam \cpu|ex_stage|alu_oper2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux15 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux15~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux15~1_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [16]))) # (!\cpu|ex_stage|alu_oper2|Mux15~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [16])))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|ex_stage|alu_oper2|Mux15~1_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux15~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux15 .lut_mask = 16'hEC64;
defparam \cpu|ex_stage|alu_oper2|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~27 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~27_combout  = (\cpu|ex_stage|alu_oper2|Mux15~combout ) # ((\cpu|ex_stage|alu_oper2|Mux19~combout ) # ((\cpu|ex_stage|alu_oper2|Mux17~combout ) # (\cpu|ex_stage|alu_oper2|Mux16~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux15~combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux19~combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux17~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux16~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~27 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~30 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~30_combout  = (\cpu|ex_stage|alu|ShiftLeft0~27_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~26_combout ) # (\cpu|ex_stage|alu|ShiftLeft0~29_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~30 .lut_mask = 16'hFEFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~0_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((!\cpu|ex_stage|alu|ShiftLeft0~30_combout ) # (!\cpu|ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~0 .lut_mask = 16'h0CCC;
defparam \cpu|ex_stage|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~44 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~44_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux24~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux25~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~44 .lut_mask = 16'hE020;
defparam \cpu|ex_stage|alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~45 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~45_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux26~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux27~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~45 .lut_mask = 16'hCCAA;
defparam \cpu|ex_stage|alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~96 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~96_combout  = (\cpu|ex_stage|alu|ShiftRight0~44_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~45_combout  & !\cpu|ex_stage|alu_oper2|Mux30~combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~44_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~45_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~96 .lut_mask = 16'hCCFC;
defparam \cpu|ex_stage|alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~0_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & (((\cpu|ex_stage|alu|ShiftRight0~95_combout ) # (\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux29~9_combout  & (\cpu|ex_stage|alu|ShiftRight0~96_combout  & 
// ((!\cpu|ex_stage|alu|Mux29~8_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~96_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~95_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~0 .lut_mask = 16'hF0CA;
defparam \cpu|ex_stage|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~1_combout  = (\cpu|ex_stage|alu|Mux6~0_combout  & ((\cpu|ex_stage|alu|ShiftRight0~98_combout ) # ((!\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux6~0_combout  & (((\cpu|ex_stage|alu|ShiftRight0~42_combout  & 
// \cpu|ex_stage|alu|Mux29~8_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~98_combout ),
	.datab(\cpu|ex_stage|alu|Mux6~0_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~42_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~1 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~2_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~79_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~2 .lut_mask = 16'h4400;
defparam \cpu|ex_stage|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~3_combout  = (\cpu|ex_stage|alu_oper2|Mux27~combout  & (!\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (!\cpu|ex_stage|alu_oper1|Mux27~1_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux27~combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] $ (((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper1|Mux27~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~3 .lut_mask = 16'h0D1E;
defparam \cpu|ex_stage|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~4_combout  = (\cpu|ex_stage|alu|Mux7~0_combout  & ((\cpu|ex_stage|alu|Mux6~3_combout  & ((\cpu|ex_stage|alu|Mux6~2_combout ))) # (!\cpu|ex_stage|alu|Mux6~3_combout  & (\cpu|ex_stage|alu|Mux6~1_combout )))) # 
// (!\cpu|ex_stage|alu|Mux7~0_combout  & (((\cpu|ex_stage|alu|Mux6~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux7~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux6~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux6~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~4 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~5_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Mux6~4_combout ) # ((\cpu|ex_stage|alu|Mux33~10_combout )))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu|Add0~35_combout  & 
// !\cpu|ex_stage|alu|Mux33~10_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux6~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datac(\cpu|ex_stage|alu|Add0~35_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~5 .lut_mask = 16'hCCB8;
defparam \cpu|ex_stage|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux6~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux6~6_combout  = (\cpu|ex_stage|alu_oper2|Mux27~combout  & ((\cpu|ex_stage|alu|Mux6~5_combout ) # ((\cpu|ex_stage|alu_oper1|Mux27~1_combout  & \cpu|ex_stage|alu|Mux33~10_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux27~combout  & 
// (\cpu|ex_stage|alu|Mux6~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout ) # (!\cpu|ex_stage|alu|Mux33~10_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datab(\cpu|ex_stage|alu|Mux6~5_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux6~6 .lut_mask = 16'hE8CC;
defparam \cpu|ex_stage|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[4] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux27~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux27~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][4]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][4]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][4]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][4]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux27~0 .lut_mask = 16'hC088;
defparam \cpu|id_stage|reg_file|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux27~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux27~1_combout  = (\cpu|id_stage|reg_file|Mux27~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [1] & \cpu|id_stage|reg_file|reg_file[2][4]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|Mux27~0_combout ),
	.datad(\cpu|id_stage|reg_file|reg_file[2][4]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux27~1 .lut_mask = 16'hF4F0;
defparam \cpu|id_stage|reg_file|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~88 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~88_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout 
//  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [4]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_stage|alu|Mux6~6_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux6~6_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~88 .lut_mask = 16'hFC22;
defparam \cpu|id_stage|target_address|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~89 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~89_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~88_combout  & ((\cpu|id_stage|reg_file|Mux27~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~88_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [4])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~88_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|id_stage|reg_file|Mux27~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~88_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~89 .lut_mask = 16'hF388;
defparam \cpu|id_stage|target_address|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~257 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~257_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~89_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [4])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [4]),
	.datad(\cpu|id_stage|target_address|Add0~89_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~257 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~90 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~90_combout  = (\cpu|EDU|excep_flag~q  & (((\cpu|if_stage|pc_reg|addr_out [4])))) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|id_stage|target_address|Add0~257_combout )) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|if_stage|pc_reg|addr_out [4])))))

	.dataa(\cpu|id_stage|target_address|Add0~257_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [4]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~90 .lut_mask = 16'hCACC;
defparam \cpu|id_stage|target_address|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \cpu|if_id_buffer|ID_PC[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[3] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux28~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux28~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][3]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][3]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][3]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][3]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux28~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux28~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux28~1_combout  = (\cpu|id_stage|reg_file|Mux28~0_combout ) # ((!\cpu|if_id_buffer|ID_rs1_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][3]~q  & \cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datab(\cpu|id_stage|reg_file|Mux28~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][3]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux28~1 .lut_mask = 16'hDCCC;
defparam \cpu|id_stage|reg_file|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~83 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~83_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & \cpu|ex_stage|alu|Mux5~10_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~83 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~84 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~84_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~83_combout  & ((\cpu|id_stage|reg_file|Mux28~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~83_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [3])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~83_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.datab(\cpu|id_stage|reg_file|Mux28~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~83_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~84 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~256 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~256_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~84_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [3])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|if_id_buffer|ID_PC [3]),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|id_stage|target_address|Add0~84_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~256 .lut_mask = 16'hF404;
defparam \cpu|id_stage|target_address|Add0~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~85 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~85_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [3])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~256_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [3]))))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|id_stage|target_address|Add0~256_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~85 .lut_mask = 16'hD8CC;
defparam \cpu|id_stage|target_address|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~70 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~70_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|id_stage|immed_gen|Immed[0]~5_combout  & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|comp|PC_src~3_combout )))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.datac(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~70 .lut_mask = 16'h4000;
defparam \cpu|id_stage|target_address|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~64 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~64_combout  = (\cpu|EDU|excep_flag~q ) # (((\cpu|if_id_buffer|ID_INST [0] & \cpu|id_stage|immed_gen|Immed[0]~5_combout )) # (!\cpu|id_stage|comp|PC_src~3_combout ))

	.dataa(\cpu|if_id_buffer|ID_INST [0]),
	.datab(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~64 .lut_mask = 16'hF8FF;
defparam \cpu|id_stage|target_address|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~68 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~68_combout  = (\cpu|id_stage|target_address|Add0~67_combout  & (\cpu|id_stage|target_address|Add0~64_combout  $ (VCC))) # (!\cpu|id_stage|target_address|Add0~67_combout  & (\cpu|id_stage|target_address|Add0~64_combout  & 
// VCC))
// \cpu|id_stage|target_address|Add0~69  = CARRY((\cpu|id_stage|target_address|Add0~67_combout  & \cpu|id_stage|target_address|Add0~64_combout ))

	.dataa(\cpu|id_stage|target_address|Add0~67_combout ),
	.datab(\cpu|id_stage|target_address|Add0~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~68_combout ),
	.cout(\cpu|id_stage|target_address|Add0~69 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~68 .lut_mask = 16'h6688;
defparam \cpu|id_stage|target_address|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~74 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~74_combout  = (\cpu|id_stage|target_address|Add0~73_combout  & ((\cpu|id_stage|target_address|Add0~70_combout  & (\cpu|id_stage|target_address|Add0~69  & VCC)) # (!\cpu|id_stage|target_address|Add0~70_combout  & 
// (!\cpu|id_stage|target_address|Add0~69 )))) # (!\cpu|id_stage|target_address|Add0~73_combout  & ((\cpu|id_stage|target_address|Add0~70_combout  & (!\cpu|id_stage|target_address|Add0~69 )) # (!\cpu|id_stage|target_address|Add0~70_combout  & 
// ((\cpu|id_stage|target_address|Add0~69 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~75  = CARRY((\cpu|id_stage|target_address|Add0~73_combout  & (!\cpu|id_stage|target_address|Add0~70_combout  & !\cpu|id_stage|target_address|Add0~69 )) # (!\cpu|id_stage|target_address|Add0~73_combout  & 
// ((!\cpu|id_stage|target_address|Add0~69 ) # (!\cpu|id_stage|target_address|Add0~70_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~73_combout ),
	.datab(\cpu|id_stage|target_address|Add0~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~69 ),
	.combout(\cpu|id_stage|target_address|Add0~74_combout ),
	.cout(\cpu|id_stage|target_address|Add0~75 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~74 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~80 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~80_combout  = ((\cpu|id_stage|target_address|Add0~79_combout  $ (\cpu|id_stage|target_address|Add0~76_combout  $ (!\cpu|id_stage|target_address|Add0~75 )))) # (GND)
// \cpu|id_stage|target_address|Add0~81  = CARRY((\cpu|id_stage|target_address|Add0~79_combout  & ((\cpu|id_stage|target_address|Add0~76_combout ) # (!\cpu|id_stage|target_address|Add0~75 ))) # (!\cpu|id_stage|target_address|Add0~79_combout  & 
// (\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~75 )))

	.dataa(\cpu|id_stage|target_address|Add0~79_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~75 ),
	.combout(\cpu|id_stage|target_address|Add0~80_combout ),
	.cout(\cpu|id_stage|target_address|Add0~81 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~80 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~86 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~86_combout  = (\cpu|id_stage|target_address|Add0~82_combout  & ((\cpu|id_stage|target_address|Add0~85_combout  & (\cpu|id_stage|target_address|Add0~81  & VCC)) # (!\cpu|id_stage|target_address|Add0~85_combout  & 
// (!\cpu|id_stage|target_address|Add0~81 )))) # (!\cpu|id_stage|target_address|Add0~82_combout  & ((\cpu|id_stage|target_address|Add0~85_combout  & (!\cpu|id_stage|target_address|Add0~81 )) # (!\cpu|id_stage|target_address|Add0~85_combout  & 
// ((\cpu|id_stage|target_address|Add0~81 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~87  = CARRY((\cpu|id_stage|target_address|Add0~82_combout  & (!\cpu|id_stage|target_address|Add0~85_combout  & !\cpu|id_stage|target_address|Add0~81 )) # (!\cpu|id_stage|target_address|Add0~82_combout  & 
// ((!\cpu|id_stage|target_address|Add0~81 ) # (!\cpu|id_stage|target_address|Add0~85_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~82_combout ),
	.datab(\cpu|id_stage|target_address|Add0~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~81 ),
	.combout(\cpu|id_stage|target_address|Add0~86_combout ),
	.cout(\cpu|id_stage|target_address|Add0~87 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~86 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~91 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~91_combout  = ((\cpu|id_stage|target_address|Add0~90_combout  $ (\cpu|id_stage|target_address|Add0~76_combout  $ (!\cpu|id_stage|target_address|Add0~87 )))) # (GND)
// \cpu|id_stage|target_address|Add0~92  = CARRY((\cpu|id_stage|target_address|Add0~90_combout  & ((\cpu|id_stage|target_address|Add0~76_combout ) # (!\cpu|id_stage|target_address|Add0~87 ))) # (!\cpu|id_stage|target_address|Add0~90_combout  & 
// (\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~87 )))

	.dataa(\cpu|id_stage|target_address|Add0~90_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~87 ),
	.combout(\cpu|id_stage|target_address|Add0~91_combout ),
	.cout(\cpu|id_stage|target_address|Add0~92 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~91 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~4 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~4_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~91_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~91_combout ),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~4 .lut_mask = 16'hAA88;
defparam \cpu|if_stage|pc_reg|addr_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \cpu|if_stage|pc_reg|addr_out[4] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[4] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \cpu|if_id_buffer|ID_PC[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[4] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~20 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~20_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [4])

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|if_id_buffer|ID_PC [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~20 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \cpu|id_ex_buffer|EX_PC[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[4] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux27~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux27~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [4]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [4] & !\cpu|fu|forwardA[1]~6_combout 
// ))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.datac(\cpu|id_ex_buffer|EX_PC [4]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux27~0 .lut_mask = 16'hAAD8;
defparam \cpu|ex_stage|alu_oper1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~20 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~20_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux27~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~20 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \cpu|id_ex_buffer|EX_rs1[4] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[4] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux27~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux27~1_combout  = (\cpu|ex_stage|alu_oper1|Mux27~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [4])) # (!\cpu|fu|forwardA[1]~6_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux27~0_combout  & (\cpu|fu|forwardA[1]~6_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [4]))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux27~0_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [4]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux27~1 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu_oper1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~91 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~91_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux28~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~91 .lut_mask = 16'hFA0A;
defparam \cpu|ex_stage|alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~4_combout  = (\cpu|ex_stage|alu|Mux31~3_combout  & (((\cpu|ex_stage|alu|ShiftRight0~90_combout ) # (\cpu|ex_stage|alu|Mux31~2_combout )))) # (!\cpu|ex_stage|alu|Mux31~3_combout  & (\cpu|ex_stage|alu|ShiftRight0~91_combout  & 
// ((!\cpu|ex_stage|alu|Mux31~2_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~91_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~90_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~4 .lut_mask = 16'hAAE4;
defparam \cpu|ex_stage|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~65 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~65_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux25~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux26~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~65 .lut_mask = 16'hFA50;
defparam \cpu|ex_stage|alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~5_combout  = (\cpu|ex_stage|alu|Mux5~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~94_combout )) # (!\cpu|ex_stage|alu|Mux31~2_combout ))) # (!\cpu|ex_stage|alu|Mux5~4_combout  & (\cpu|ex_stage|alu|Mux31~2_combout  & 
// ((\cpu|ex_stage|alu|ShiftRight0~65_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux5~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~94_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~5 .lut_mask = 16'hE6A2;
defparam \cpu|ex_stage|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~0_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & \cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~0 .lut_mask = 16'hC0C0;
defparam \cpu|ex_stage|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~2_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper2|Mux27~combout ) # (!\cpu|ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~2 .lut_mask = 16'hA0AA;
defparam \cpu|ex_stage|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~97 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~97_combout  = (!\cpu|ex_stage|alu|Mux31~3_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~71_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~40_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~71_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~40_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~97 .lut_mask = 16'h5444;
defparam \cpu|ex_stage|alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|concat~2 (
// Equation(s):
// \cpu|ex_stage|alu|concat~2_combout  = \cpu|ex_stage|alu_oper1|Mux28~1_combout  $ (\cpu|ex_stage|alu_oper2|Mux28~combout )

	.dataa(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|concat~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|concat~2 .lut_mask = 16'h5A5A;
defparam \cpu|ex_stage|alu|concat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~1_combout  = ((\cpu|ex_stage|alu|ShiftRight0~11_combout  & !\cpu|ex_stage|alu_oper|ALU_OP [0])) # (!\cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~1 .lut_mask = 16'h55F5;
defparam \cpu|ex_stage|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~6_combout  = (\cpu|ex_stage|alu|Mux5~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~97_combout  & ((\cpu|ex_stage|alu|Mux5~1_combout )))) # (!\cpu|ex_stage|alu|Mux5~2_combout  & (((\cpu|ex_stage|alu|concat~2_combout ) # 
// (!\cpu|ex_stage|alu|Mux5~1_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux5~2_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~97_combout ),
	.datac(\cpu|ex_stage|alu|concat~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~6 .lut_mask = 16'hD855;
defparam \cpu|ex_stage|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~7_combout  = (\cpu|ex_stage|alu|Mux5~0_combout  & ((\cpu|ex_stage|alu|Mux5~6_combout  & (\cpu|ex_stage|alu|Mux5~5_combout )) # (!\cpu|ex_stage|alu|Mux5~6_combout  & ((\cpu|ex_stage|alu|ShiftRight0~89_combout ))))) # 
// (!\cpu|ex_stage|alu|Mux5~0_combout  & (((\cpu|ex_stage|alu|Mux5~6_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux5~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux5~0_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~89_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~7 .lut_mask = 16'hBBC0;
defparam \cpu|ex_stage|alu|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~3_combout  = (!\cpu|ex_stage|alu|Mux33~10_combout  & (((!\cpu|ex_stage|alu|Mux5~0_combout ) # (!\cpu|ex_stage|alu|Mux31~0_combout )) # (!\cpu|ex_stage|alu|ShiftLeft0~30_combout )))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~3 .lut_mask = 16'h1555;
defparam \cpu|ex_stage|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~8_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Mux5~7_combout  & ((\cpu|ex_stage|alu|Mux5~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu|Add0~33_combout ) # 
// (!\cpu|ex_stage|alu|Mux5~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux5~7_combout ),
	.datac(\cpu|ex_stage|alu|Add0~33_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~8 .lut_mask = 16'hD855;
defparam \cpu|ex_stage|alu|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~9_combout  = (\cpu|ex_stage|alu|Mux5~8_combout  & (((\cpu|ex_stage|alu_oper1|Mux28~1_combout  & \cpu|ex_stage|alu_oper2|Mux28~combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux5~8_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper1|Mux28~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux28~combout ))))

	.dataa(\cpu|ex_stage|alu|Mux5~8_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~9 .lut_mask = 16'hE662;
defparam \cpu|ex_stage|alu|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux5~10 (
// Equation(s):
// \cpu|ex_stage|alu|Mux5~10_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((!\cpu|ex_stage|alu_oper1|Mux28~1_combout )))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (((\cpu|ex_stage|alu|Mux5~9_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|Mux5~9_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux5~10 .lut_mask = 16'h05CC;
defparam \cpu|ex_stage|alu|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux5~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[3] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[3] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~21 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~21_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [3])

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|if_id_buffer|ID_PC [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~21 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \cpu|id_ex_buffer|EX_PC[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[3] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux28~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux28~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [3])) # 
// (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_PC [3])))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.datac(\cpu|id_ex_buffer|EX_PC [3]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux28~0 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu_oper1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~21 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~21_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux28~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux28~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~21 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \cpu|id_ex_buffer|EX_rs1[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[3] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux28~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux28~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux28~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [3])) # (!\cpu|ex_stage|alu_oper1|Mux28~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [3]))))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux28~0_combout ))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux28~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [3]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux28~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~48 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~48_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux28~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~48 .lut_mask = 16'hAAF0;
defparam \cpu|ex_stage|alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~49 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~49_combout  = (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~47_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~48_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~47_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~48_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~49 .lut_mask = 16'h00EA;
defparam \cpu|ex_stage|alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~46 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~46_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~44_combout ) # ((\cpu|ex_stage|alu|ShiftRight0~45_combout  & !\cpu|ex_stage|alu_oper2|Mux30~combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~44_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~45_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~46 .lut_mask = 16'hAE00;
defparam \cpu|ex_stage|alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~50 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~50_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (((\cpu|ex_stage|alu|ShiftRight0~43_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftRight0~49_combout ) # 
// ((\cpu|ex_stage|alu|ShiftRight0~46_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~49_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~46_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~50 .lut_mask = 16'hFE0E;
defparam \cpu|ex_stage|alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~51 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~51_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & ((\cpu|ex_stage|alu_oper2|Mux27~combout  & ((\cpu|ex_stage|alu|ShiftRight0~36_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux27~combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~50_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~50_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~36_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~51 .lut_mask = 16'h3022;
defparam \cpu|ex_stage|alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux2~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux2~0_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & (((\cpu|ex_stage|alu_oper|ALU_OP [0])))) # (!\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper1|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// !\cpu|ex_stage|alu_oper2|Mux31~2_combout )) # (!\cpu|ex_stage|alu_oper1|Mux31~1_combout  & (\cpu|ex_stage|alu_oper|ALU_OP [0] $ (\cpu|ex_stage|alu_oper2|Mux31~2_combout )))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux2~0 .lut_mask = 16'hA1B4;
defparam \cpu|ex_stage|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~95 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~95_combout  = (\cpu|ex_stage|alu|Mux18~2_combout  & !\cpu|ex_stage|alu_oper2|Mux27~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|Mux18~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~95 .lut_mask = 16'h00F0;
defparam \cpu|ex_stage|alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux2~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux2~1_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu|Mux2~0_combout  & (\cpu|ex_stage|alu|ShiftRight0~51_combout )) # (!\cpu|ex_stage|alu|Mux2~0_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~95_combout ))))) # 
// (!\cpu|ex_stage|alu_oper|ALU_OP [1] & (((\cpu|ex_stage|alu|Mux2~0_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu|ShiftRight0~51_combout ),
	.datac(\cpu|ex_stage|alu|Mux2~0_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux2~1 .lut_mask = 16'hDAD0;
defparam \cpu|ex_stage|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux2~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux2~3_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper1|Mux31~1_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0]) # (\cpu|ex_stage|alu_oper2|Mux31~2_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux31~1_combout  & 
// (\cpu|ex_stage|alu_oper|ALU_OP [0] & \cpu|ex_stage|alu_oper2|Mux31~2_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux2~3 .lut_mask = 16'hA880;
defparam \cpu|ex_stage|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux2~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux2~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2] & (((\cpu|ex_stage|alu|Mux2~1_combout )))) # (!\cpu|ex_stage|alu_oper|ALU_OP [2] & ((\cpu|ex_stage|alu|Mux2~2_combout ) # ((\cpu|ex_stage|alu|Mux2~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux2~2_combout ),
	.datab(\cpu|ex_stage|alu|Mux2~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux2~3_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux2~4 .lut_mask = 16'hCCFA;
defparam \cpu|ex_stage|alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[0] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux31~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux31~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][0]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][0]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[1][0]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[3][0]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux31~0 .lut_mask = 16'hE400;
defparam \cpu|id_stage|reg_file|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux31~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux31~1_combout  = (\cpu|id_stage|reg_file|Mux31~0_combout ) # ((\cpu|if_id_buffer|ID_rs1_ind [1] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_stage|reg_file|reg_file[2][0]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][0]~q ),
	.datad(\cpu|id_stage|reg_file|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux31~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~24 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~24_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux31~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~24 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \cpu|id_ex_buffer|EX_rs1[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux31~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux31~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|fu|forwardA[1]~6_combout  & ((\cpu|id_ex_buffer|EX_rs1 [0]))) # (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [0])))) # 
// (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|fu|forwardA[1]~6_combout ))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.datac(\cpu|id_ex_buffer|EX_rs1 [0]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux31~0 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \cpu|if_id_buffer|ID_PC[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~24 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~24_combout  = (\cpu|if_id_buffer|ID_PC [0] & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [0]),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~24 .lut_mask = 16'h00F0;
defparam \cpu|id_ex_buffer|EX_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \cpu|id_ex_buffer|EX_PC[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[0] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux31~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux31~1_combout  = (\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_stage|alu_oper1|Mux31~0_combout )) # (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_stage|alu_oper1|Mux31~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [0]))) # 
// (!\cpu|ex_stage|alu_oper1|Mux31~0_combout  & (\cpu|id_ex_buffer|EX_PC [0]))))

	.dataa(\cpu|fu|forwardA[0]~5_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux31~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [0]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux31~1 .lut_mask = 16'hDC98;
defparam \cpu|ex_stage|alu_oper1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux3~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux3~2_combout  = (\cpu|ex_stage|alu|Add0~29_combout  & !\cpu|ex_stage|alu_oper|ALU_OP [1])

	.dataa(\cpu|ex_stage|alu|Add0~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux3~2 .lut_mask = 16'h00AA;
defparam \cpu|ex_stage|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~96 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~96_combout  = (\cpu|ex_stage|alu|Mux19~2_combout  & !\cpu|ex_stage|alu_oper2|Mux27~combout )

	.dataa(\cpu|ex_stage|alu|Mux19~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~96 .lut_mask = 16'h00AA;
defparam \cpu|ex_stage|alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux3~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux3~0_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & (\cpu|ex_stage|alu_oper|ALU_OP [0])) # (!\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & (!\cpu|ex_stage|alu_oper1|Mux30~2_combout  & 
// !\cpu|ex_stage|alu_oper2|Mux30~combout )) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & (\cpu|ex_stage|alu_oper1|Mux30~2_combout  $ (\cpu|ex_stage|alu_oper2|Mux30~combout )))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux3~0 .lut_mask = 16'h899C;
defparam \cpu|ex_stage|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~68 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~68_combout  = (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux29~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux30~2_combout )))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~68 .lut_mask = 16'h3120;
defparam \cpu|ex_stage|alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~64 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~64_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu_oper1|Mux23~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// ((\cpu|ex_stage|alu_oper1|Mux24~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux23~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~64 .lut_mask = 16'hB080;
defparam \cpu|ex_stage|alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~66 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~66_combout  = (\cpu|ex_stage|alu|ShiftRight0~64_combout ) # ((!\cpu|ex_stage|alu_oper2|Mux30~combout  & \cpu|ex_stage|alu|ShiftRight0~65_combout ))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~64_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~66 .lut_mask = 16'hAFAA;
defparam \cpu|ex_stage|alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~67 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~67_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux27~1_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux28~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux28~1_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux27~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~67 .lut_mask = 16'hE400;
defparam \cpu|ex_stage|alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~69 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~69_combout  = (\cpu|ex_stage|alu_oper2|Mux29~combout  & (((\cpu|ex_stage|alu|ShiftRight0~66_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux29~combout  & ((\cpu|ex_stage|alu|ShiftRight0~68_combout ) # 
// ((\cpu|ex_stage|alu|ShiftRight0~67_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~68_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~66_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~69 .lut_mask = 16'hF3E2;
defparam \cpu|ex_stage|alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~70 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~70_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~63_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftRight0~69_combout )))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftRight0~63_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~69_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~70 .lut_mask = 16'hCCF0;
defparam \cpu|ex_stage|alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~71 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~71_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & ((\cpu|ex_stage|alu_oper2|Mux27~combout  & (\cpu|ex_stage|alu|ShiftRight0~58_combout )) # (!\cpu|ex_stage|alu_oper2|Mux27~combout  & 
// ((\cpu|ex_stage|alu|ShiftRight0~70_combout )))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~58_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~70_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~71 .lut_mask = 16'h00AC;
defparam \cpu|ex_stage|alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux3~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux3~1_combout  = (\cpu|ex_stage|alu|Mux3~0_combout  & (((\cpu|ex_stage|alu|ShiftRight0~71_combout ) # (!\cpu|ex_stage|alu_oper|ALU_OP [1])))) # (!\cpu|ex_stage|alu|Mux3~0_combout  & (\cpu|ex_stage|alu|ShiftLeft0~96_combout  & 
// ((\cpu|ex_stage|alu_oper|ALU_OP [1]))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~96_combout ),
	.datab(\cpu|ex_stage|alu|Mux3~0_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~71_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux3~1 .lut_mask = 16'hE2CC;
defparam \cpu|ex_stage|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux3~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux3~3_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux30~2_combout ) # (\cpu|ex_stage|alu_oper2|Mux30~combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux30~2_combout  & \cpu|ex_stage|alu_oper2|Mux30~combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper1|Mux30~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux3~3 .lut_mask = 16'hA880;
defparam \cpu|ex_stage|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux3~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux3~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2] & (((\cpu|ex_stage|alu|Mux3~1_combout )))) # (!\cpu|ex_stage|alu_oper|ALU_OP [2] & ((\cpu|ex_stage|alu|Mux3~2_combout ) # ((\cpu|ex_stage|alu|Mux3~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux3~2_combout ),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datac(\cpu|ex_stage|alu|Mux3~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux3~4 .lut_mask = 16'hF3E2;
defparam \cpu|ex_stage|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder (
// Equation(s):
// \cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder_combout  = \cpu|ex_stage|alu|Mux3~4_combout 

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|Mux3~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_mem_buffer|MEM_ALU_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[1] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[1] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \cpu|id_stage|reg_file|reg_file[2][1] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][1] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux62~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux62~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][1]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][1]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][1]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][1]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux62~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux62~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux62~1_combout  = (\cpu|id_stage|reg_file|Mux62~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|reg_file|reg_file[2][1]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][1]~q ),
	.datad(\cpu|id_stage|reg_file|Mux62~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux62~1 .lut_mask = 16'hFF40;
defparam \cpu|id_stage|reg_file|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~23 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~23_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux62~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux62~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~23 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \cpu|id_ex_buffer|EX_rs2[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_Immed~7 (
// Equation(s):
// \cpu|id_ex_buffer|EX_Immed~7_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|if_id_buffer|ID_rs2_ind [1] & \cpu|id_stage|immed_gen|Immed[0]~5_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_Immed~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed~7 .lut_mask = 16'h4040;
defparam \cpu|id_ex_buffer|EX_Immed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \cpu|id_ex_buffer|EX_Immed[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_Immed~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_Immed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_Immed[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_Immed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux30~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux30~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|id_ex_buffer|EX_rs2 [1]))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_Immed [1]))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datab(\cpu|fu|forwardB[1]~4_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [1]),
	.datad(\cpu|id_ex_buffer|EX_Immed [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux30~0 .lut_mask = 16'h7520;
defparam \cpu|ex_stage|alu_oper2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux30~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux30~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux30~0_combout  & ((!\cpu|fu|forwardB[0]~5_combout ) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout )))) # 
// (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (((\cpu|ex_stage|alu_oper2|Mux13~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~0_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datad(\cpu|fu|forwardB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux30~1 .lut_mask = 16'h58D8;
defparam \cpu|ex_stage|alu_oper2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux30 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux30~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux30~1_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [1])) # (!\cpu|ex_stage|alu_oper2|Mux30~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [1]))))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (\cpu|ex_stage|alu_oper2|Mux30~1_combout ))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux30~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux30 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper2|Mux30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~61 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~61_combout  = (\cpu|ex_stage|alu_oper2|Mux30~combout  & (\cpu|ex_stage|alu_oper1|Mux19~1_combout )) # (!\cpu|ex_stage|alu_oper2|Mux30~combout  & ((\cpu|ex_stage|alu_oper1|Mux21~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux30~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux19~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~61 .lut_mask = 16'hDD88;
defparam \cpu|ex_stage|alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~62 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~62_combout  = (\cpu|ex_stage|alu_oper2|Mux31~2_combout  & (\cpu|ex_stage|alu|ShiftRight0~61_combout )) # (!\cpu|ex_stage|alu_oper2|Mux31~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~40_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~61_combout ),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~40_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~62 .lut_mask = 16'hAAF0;
defparam \cpu|ex_stage|alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~1_combout  = (\cpu|ex_stage|alu|Mux29~9_combout  & (((\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|Mux29~8_combout  & (\cpu|ex_stage|alu|ShiftRight0~62_combout )) # 
// (!\cpu|ex_stage|alu|Mux29~8_combout  & ((\cpu|ex_stage|alu|ShiftRight0~66_combout )))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~62_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~66_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~1 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~2_combout  = (\cpu|ex_stage|alu|Mux7~1_combout  & (((\cpu|ex_stage|alu|ShiftRight0~101_combout )) # (!\cpu|ex_stage|alu|Mux29~9_combout ))) # (!\cpu|ex_stage|alu|Mux7~1_combout  & (\cpu|ex_stage|alu|Mux29~9_combout  & 
// (\cpu|ex_stage|alu|ShiftRight0~99_combout )))

	.dataa(\cpu|ex_stage|alu|Mux7~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux29~9_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~99_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~2 .lut_mask = 16'hEA62;
defparam \cpu|ex_stage|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~3_combout  = (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftRight0~11_combout  & \cpu|ex_stage|alu|ShiftLeft0~84_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~3 .lut_mask = 16'h4400;
defparam \cpu|ex_stage|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [1] & (!\cpu|ex_stage|alu_oper|ALU_OP [0])) # (!\cpu|ex_stage|alu_oper|ALU_OP [1] & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & (!\cpu|ex_stage|alu_oper2|Mux26~combout  & 
// !\cpu|ex_stage|alu_oper1|Mux26~1_combout )) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & (\cpu|ex_stage|alu_oper2|Mux26~combout  $ (\cpu|ex_stage|alu_oper1|Mux26~1_combout )))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datac(\cpu|ex_stage|alu_oper2|Mux26~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~4 .lut_mask = 16'h2336;
defparam \cpu|ex_stage|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~5_combout  = (\cpu|ex_stage|alu|Mux7~0_combout  & ((\cpu|ex_stage|alu|Mux7~4_combout  & ((\cpu|ex_stage|alu|Mux7~3_combout ))) # (!\cpu|ex_stage|alu|Mux7~4_combout  & (\cpu|ex_stage|alu|Mux7~2_combout )))) # 
// (!\cpu|ex_stage|alu|Mux7~0_combout  & (((\cpu|ex_stage|alu|Mux7~4_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux7~2_combout ),
	.datab(\cpu|ex_stage|alu|Mux7~3_combout ),
	.datac(\cpu|ex_stage|alu|Mux7~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~5 .lut_mask = 16'hCFA0;
defparam \cpu|ex_stage|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~6_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & (((\cpu|ex_stage|alu|Mux31~0_combout )))) # (!\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Mux7~5_combout )) # 
// (!\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Add0~37_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux7~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datad(\cpu|ex_stage|alu|Add0~37_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~6 .lut_mask = 16'hE3E0;
defparam \cpu|ex_stage|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux7~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux7~7_combout  = (\cpu|ex_stage|alu|Mux7~6_combout  & (((\cpu|ex_stage|alu_oper2|Mux26~combout ) # (\cpu|ex_stage|alu_oper1|Mux26~1_combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux7~6_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & (\cpu|ex_stage|alu_oper2|Mux26~combout  & \cpu|ex_stage|alu_oper1|Mux26~1_combout )))

	.dataa(\cpu|ex_stage|alu|Mux7~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux26~combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux7~7 .lut_mask = 16'hEAA2;
defparam \cpu|ex_stage|alu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[5] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[5] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[5] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N31
dffeas \cpu|id_stage|reg_file|reg_file[2][5] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|id_stage|reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_stage|reg_file|reg_file[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_stage|reg_file|reg_file[2][5] .is_wysiwyg = "true";
defparam \cpu|id_stage|reg_file|reg_file[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux26~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux26~0_combout  = (\cpu|if_id_buffer|ID_rs1_ind [0] & ((\cpu|if_id_buffer|ID_rs1_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][5]~q ))) # (!\cpu|if_id_buffer|ID_rs1_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][5]~q ))))

	.dataa(\cpu|id_stage|reg_file|reg_file[1][5]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[3][5]~q ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux26~0 .lut_mask = 16'hE200;
defparam \cpu|id_stage|reg_file|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux26~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux26~1_combout  = (\cpu|id_stage|reg_file|Mux26~0_combout ) # ((\cpu|id_stage|reg_file|reg_file[2][5]~q  & (\cpu|if_id_buffer|ID_rs1_ind [1] & !\cpu|if_id_buffer|ID_rs1_ind [0])))

	.dataa(\cpu|id_stage|reg_file|reg_file[2][5]~q ),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|id_stage|reg_file|Mux26~0_combout ),
	.datad(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux26~1 .lut_mask = 16'hF0F8;
defparam \cpu|id_stage|reg_file|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~93 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~93_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [5])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|ex_stage|alu|Mux7~7_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.datad(\cpu|ex_stage|alu|Mux7~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~93 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|target_address|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~94 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~94_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~93_combout  & (\cpu|id_stage|reg_file|Mux26~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~93_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [5]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~93_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux26~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~93_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~94 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|target_address|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~258 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~258_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~94_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [5])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [5]),
	.datad(\cpu|id_stage|target_address|Add0~94_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~258 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~95 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~95_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [5])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~258_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [5]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [5]),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|target_address|Add0~258_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~95 .lut_mask = 16'hB8AA;
defparam \cpu|id_stage|target_address|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~96 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~96_combout  = (\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~95_combout  & (\cpu|id_stage|target_address|Add0~92  & VCC)) # (!\cpu|id_stage|target_address|Add0~95_combout  & 
// (!\cpu|id_stage|target_address|Add0~92 )))) # (!\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~95_combout  & (!\cpu|id_stage|target_address|Add0~92 )) # (!\cpu|id_stage|target_address|Add0~95_combout  & 
// ((\cpu|id_stage|target_address|Add0~92 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~97  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~95_combout  & !\cpu|id_stage|target_address|Add0~92 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((!\cpu|id_stage|target_address|Add0~92 ) # (!\cpu|id_stage|target_address|Add0~95_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~92 ),
	.combout(\cpu|id_stage|target_address|Add0~96_combout ),
	.cout(\cpu|id_stage|target_address|Add0~97 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~96 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~101 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~101_combout  = ((\cpu|id_stage|target_address|Add0~76_combout  $ (\cpu|id_stage|target_address|Add0~100_combout  $ (!\cpu|id_stage|target_address|Add0~97 )))) # (GND)
// \cpu|id_stage|target_address|Add0~102  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~100_combout ) # (!\cpu|id_stage|target_address|Add0~97 ))) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// (\cpu|id_stage|target_address|Add0~100_combout  & !\cpu|id_stage|target_address|Add0~97 )))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~97 ),
	.combout(\cpu|id_stage|target_address|Add0~101_combout ),
	.cout(\cpu|id_stage|target_address|Add0~102 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~101 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~6 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~6_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~101_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\cpu|id_stage|target_address|Add0~101_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~6 .lut_mask = 16'hF0A0;
defparam \cpu|if_stage|pc_reg|addr_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \cpu|if_stage|pc_reg|addr_out[6] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[6] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \cpu|if_id_buffer|ID_PC[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[6] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~98 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~98_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [6]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux8~6_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~98 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~99 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~99_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~98_combout  & ((\cpu|id_stage|reg_file|Mux25~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~98_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [6])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~98_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.datab(\cpu|id_stage|reg_file|Mux25~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|id_stage|target_address|Add0~98_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~99 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~259 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~259_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~99_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [6])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [6]),
	.datad(\cpu|id_stage|target_address|Add0~99_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~259 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~100 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~100_combout  = (\cpu|EDU|excep_flag~q  & (((\cpu|if_stage|pc_reg|addr_out [6])))) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|id_stage|target_address|Add0~259_combout )) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|if_stage|pc_reg|addr_out [6])))))

	.dataa(\cpu|id_stage|target_address|Add0~259_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [6]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~100 .lut_mask = 16'hCACC;
defparam \cpu|id_stage|target_address|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~106 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~106_combout  = (\cpu|id_stage|target_address|Add0~105_combout  & ((\cpu|id_stage|target_address|Add0~76_combout  & (\cpu|id_stage|target_address|Add0~102  & VCC)) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// (!\cpu|id_stage|target_address|Add0~102 )))) # (!\cpu|id_stage|target_address|Add0~105_combout  & ((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~102 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((\cpu|id_stage|target_address|Add0~102 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~107  = CARRY((\cpu|id_stage|target_address|Add0~105_combout  & (!\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~102 )) # (!\cpu|id_stage|target_address|Add0~105_combout  & 
// ((!\cpu|id_stage|target_address|Add0~102 ) # (!\cpu|id_stage|target_address|Add0~76_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~105_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~102 ),
	.combout(\cpu|id_stage|target_address|Add0~106_combout ),
	.cout(\cpu|id_stage|target_address|Add0~107 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~106 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~7 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~7_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~106_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\cpu|id_stage|target_address|Add0~106_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~7 .lut_mask = 16'hF0A0;
defparam \cpu|if_stage|pc_reg|addr_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \cpu|if_stage|pc_reg|addr_out[7] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[7] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~103 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~103_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [7]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|ex_stage|alu|Mux9~6_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux9~6_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~103 .lut_mask = 16'hDC98;
defparam \cpu|id_stage|target_address|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~104 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~104_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~103_combout  & (\cpu|id_stage|reg_file|Mux24~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~103_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [7]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~103_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux24~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~103_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~104 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|target_address|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~260 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~260_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~104_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [7])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [7]),
	.datad(\cpu|id_stage|target_address|Add0~104_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~260 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~105 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~105_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [7])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~260_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [7]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [7]),
	.datab(\cpu|id_stage|target_address|Add0~260_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~105 .lut_mask = 16'hACAA;
defparam \cpu|id_stage|target_address|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~164 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~164_combout  = ((\cpu|id_stage|target_address|Add0~76_combout  $ (\cpu|id_stage|target_address|Add0~163_combout  $ (!\cpu|id_stage|target_address|Add0~107 )))) # (GND)
// \cpu|id_stage|target_address|Add0~165  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~163_combout ) # (!\cpu|id_stage|target_address|Add0~107 ))) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// (\cpu|id_stage|target_address|Add0~163_combout  & !\cpu|id_stage|target_address|Add0~107 )))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~107 ),
	.combout(\cpu|id_stage|target_address|Add0~164_combout ),
	.cout(\cpu|id_stage|target_address|Add0~165 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~164 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~11 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~11_combout  = (\KEY[0]~input_o  & ((\cpu|EDU|excep_flag~q ) # (\cpu|id_stage|target_address|Add0~164_combout )))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\cpu|id_stage|target_address|Add0~164_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~11 .lut_mask = 16'hCC88;
defparam \cpu|if_stage|pc_reg|addr_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \cpu|if_stage|pc_reg|addr_out[8] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[8] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~161 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~161_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [8]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux10~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux10~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~161 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~162 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~162_combout  = (\cpu|id_stage|target_address|Add0~161_combout  & (((\cpu|id_stage|reg_file|Mux23~1_combout ) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|id_stage|target_address|Add0~161_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [8] & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.datab(\cpu|id_stage|reg_file|Mux23~1_combout ),
	.datac(\cpu|id_stage|target_address|Add0~161_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~162 .lut_mask = 16'hCAF0;
defparam \cpu|id_stage|target_address|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~277 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~277_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~162_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [8])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [8]),
	.datad(\cpu|id_stage|target_address|Add0~162_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~277 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~163 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~163_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [8])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~277_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [8]))))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_stage|pc_reg|addr_out [8]),
	.datac(\cpu|id_stage|comp|PC_src~3_combout ),
	.datad(\cpu|id_stage|target_address|Add0~277_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~163 .lut_mask = 16'hDC8C;
defparam \cpu|id_stage|target_address|Add0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~166 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~166_combout  = (\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~160_combout  & (\cpu|id_stage|target_address|Add0~165  & VCC)) # (!\cpu|id_stage|target_address|Add0~160_combout  & 
// (!\cpu|id_stage|target_address|Add0~165 )))) # (!\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~160_combout  & (!\cpu|id_stage|target_address|Add0~165 )) # (!\cpu|id_stage|target_address|Add0~160_combout  & 
// ((\cpu|id_stage|target_address|Add0~165 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~167  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~160_combout  & !\cpu|id_stage|target_address|Add0~165 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((!\cpu|id_stage|target_address|Add0~165 ) # (!\cpu|id_stage|target_address|Add0~160_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~165 ),
	.combout(\cpu|id_stage|target_address|Add0~166_combout ),
	.cout(\cpu|id_stage|target_address|Add0~167 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~166 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~10 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~10_combout  = (\KEY[0]~input_o  & ((\cpu|EDU|excep_flag~q ) # (\cpu|id_stage|target_address|Add0~166_combout )))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\cpu|id_stage|target_address|Add0~166_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~10 .lut_mask = 16'hCC88;
defparam \cpu|if_stage|pc_reg|addr_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \cpu|if_stage|pc_reg|addr_out[9] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[9] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~158 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~158_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [9]) # (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|ex_stage|alu|Mux11~8_combout  & ((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux11~8_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~158 .lut_mask = 16'hAAE4;
defparam \cpu|id_stage|target_address|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~159 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~159_combout  = (\cpu|id_stage|target_address|Add0~158_combout  & ((\cpu|id_stage|reg_file|Mux22~1_combout ) # ((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|id_stage|target_address|Add0~158_combout  & (((\cpu|ex_mem_buffer|MEM_ALU_OUT [9] & \cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~158_combout ),
	.datab(\cpu|id_stage|reg_file|Mux22~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~159 .lut_mask = 16'hD8AA;
defparam \cpu|id_stage|target_address|Add0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~276 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~276_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~159_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (\cpu|if_id_buffer|ID_PC [9] & (!\cpu|id_stage|comp|Equal5~0_combout 
// )))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|if_id_buffer|ID_PC [9]),
	.datac(\cpu|id_stage|comp|Equal5~0_combout ),
	.datad(\cpu|id_stage|target_address|Add0~159_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~276 .lut_mask = 16'hAE04;
defparam \cpu|id_stage|target_address|Add0~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~160 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~160_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [9])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~276_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [9]))))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_stage|pc_reg|addr_out [9]),
	.datac(\cpu|id_stage|target_address|Add0~276_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~160 .lut_mask = 16'hD8CC;
defparam \cpu|id_stage|target_address|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~168 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~168_combout  = ((\cpu|id_stage|target_address|Add0~76_combout  $ (\cpu|id_stage|target_address|Add0~157_combout  $ (!\cpu|id_stage|target_address|Add0~167 )))) # (GND)
// \cpu|id_stage|target_address|Add0~169  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~157_combout ) # (!\cpu|id_stage|target_address|Add0~167 ))) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// (\cpu|id_stage|target_address|Add0~157_combout  & !\cpu|id_stage|target_address|Add0~167 )))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~157_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~167 ),
	.combout(\cpu|id_stage|target_address|Add0~168_combout ),
	.cout(\cpu|id_stage|target_address|Add0~169 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~168 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~9 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~9_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~168_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\cpu|id_stage|target_address|Add0~168_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~9 .lut_mask = 16'hCCC0;
defparam \cpu|if_stage|pc_reg|addr_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N5
dffeas \cpu|if_stage|pc_reg|addr_out[10] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[10] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~155 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~155_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [10])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|ex_stage|alu|Mux12~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~155 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|target_address|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~156 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~156_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~155_combout  & ((\cpu|id_stage|reg_file|Mux21~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~155_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [10])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~155_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.datac(\cpu|id_stage|reg_file|Mux21~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~155_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~156 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~275 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~275_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (\cpu|id_stage|target_address|Add0~156_combout )) # (!\cpu|id_stage|comp|Equal7~0_combout  & (((!\cpu|id_stage|comp|Equal5~0_combout  & \cpu|if_id_buffer|ID_PC 
// [10]))))

	.dataa(\cpu|id_stage|target_address|Add0~156_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [10]),
	.datad(\cpu|id_stage|comp|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~275 .lut_mask = 16'hAA30;
defparam \cpu|id_stage|target_address|Add0~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~157 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~157_combout  = (\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [10])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|target_address|Add0~275_combout ))))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [10]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [10]),
	.datab(\cpu|id_stage|target_address|Add0~275_combout ),
	.datac(\cpu|id_stage|comp|PC_src~3_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~157 .lut_mask = 16'hAACA;
defparam \cpu|id_stage|target_address|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~170 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~170_combout  = (\cpu|id_stage|target_address|Add0~154_combout  & ((\cpu|id_stage|target_address|Add0~76_combout  & (\cpu|id_stage|target_address|Add0~169  & VCC)) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// (!\cpu|id_stage|target_address|Add0~169 )))) # (!\cpu|id_stage|target_address|Add0~154_combout  & ((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~169 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((\cpu|id_stage|target_address|Add0~169 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~171  = CARRY((\cpu|id_stage|target_address|Add0~154_combout  & (!\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~169 )) # (!\cpu|id_stage|target_address|Add0~154_combout  & 
// ((!\cpu|id_stage|target_address|Add0~169 ) # (!\cpu|id_stage|target_address|Add0~76_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~154_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~169 ),
	.combout(\cpu|id_stage|target_address|Add0~170_combout ),
	.cout(\cpu|id_stage|target_address|Add0~171 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~170 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~8 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~8_combout  = (\KEY[0]~input_o  & ((\cpu|EDU|excep_flag~q ) # (\cpu|id_stage|target_address|Add0~170_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|target_address|Add0~170_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~8 .lut_mask = 16'hAAA0;
defparam \cpu|if_stage|pc_reg|addr_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \cpu|if_stage|pc_reg|addr_out[11] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[11] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~152 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~152_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [11]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & \cpu|ex_stage|alu|Mux13~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux13~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~152 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~153 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~153_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~152_combout  & ((\cpu|id_stage|reg_file|Mux20~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~152_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [11])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~152_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.datab(\cpu|id_stage|reg_file|Mux20~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~152_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~153 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~274 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~274_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~153_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [11])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [11]),
	.datad(\cpu|id_stage|target_address|Add0~153_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~274 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~154 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~154_combout  = (\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [11])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|target_address|Add0~274_combout ))))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [11]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [11]),
	.datab(\cpu|id_stage|comp|PC_src~3_combout ),
	.datac(\cpu|id_stage|target_address|Add0~274_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~154 .lut_mask = 16'hAAE2;
defparam \cpu|id_stage|target_address|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~172 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~172_combout  = ((\cpu|id_stage|target_address|Add0~151_combout  $ (\cpu|id_stage|target_address|Add0~76_combout  $ (!\cpu|id_stage|target_address|Add0~171 )))) # (GND)
// \cpu|id_stage|target_address|Add0~173  = CARRY((\cpu|id_stage|target_address|Add0~151_combout  & ((\cpu|id_stage|target_address|Add0~76_combout ) # (!\cpu|id_stage|target_address|Add0~171 ))) # (!\cpu|id_stage|target_address|Add0~151_combout  & 
// (\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~171 )))

	.dataa(\cpu|id_stage|target_address|Add0~151_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~171 ),
	.combout(\cpu|id_stage|target_address|Add0~172_combout ),
	.cout(\cpu|id_stage|target_address|Add0~173 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~172 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~210 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~210_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~172_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~172_combout ),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~210 .lut_mask = 16'h0088;
defparam \cpu|id_stage|target_address|Add0~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \cpu|if_stage|pc_reg|addr_out[12] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[12] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~149 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~149_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [12])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|ex_stage|alu|Mux14~8_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux14~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~149 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|target_address|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~150 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~150_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~149_combout  & (\cpu|id_stage|reg_file|Mux19~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~149_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [12]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~149_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|id_stage|reg_file|Mux19~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.datad(\cpu|id_stage|target_address|Add0~149_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~150 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~273 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~273_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~150_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [12])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [12]),
	.datad(\cpu|id_stage|target_address|Add0~150_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~273 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~151 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~151_combout  = (\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [12])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|target_address|Add0~273_combout ))))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [12]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [12]),
	.datab(\cpu|id_stage|comp|PC_src~3_combout ),
	.datac(\cpu|id_stage|target_address|Add0~273_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~151 .lut_mask = 16'hAAE2;
defparam \cpu|id_stage|target_address|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~174 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~174_combout  = (\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~148_combout  & (\cpu|id_stage|target_address|Add0~173  & VCC)) # (!\cpu|id_stage|target_address|Add0~148_combout  & 
// (!\cpu|id_stage|target_address|Add0~173 )))) # (!\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~148_combout  & (!\cpu|id_stage|target_address|Add0~173 )) # (!\cpu|id_stage|target_address|Add0~148_combout  & 
// ((\cpu|id_stage|target_address|Add0~173 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~175  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~148_combout  & !\cpu|id_stage|target_address|Add0~173 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((!\cpu|id_stage|target_address|Add0~173 ) # (!\cpu|id_stage|target_address|Add0~148_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~173 ),
	.combout(\cpu|id_stage|target_address|Add0~174_combout ),
	.cout(\cpu|id_stage|target_address|Add0~175 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~174 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~209 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~209_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~174_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~174_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~209 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \cpu|if_stage|pc_reg|addr_out[13] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[13] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~146 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~146_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [13])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & 
// ((\cpu|ex_stage|alu|Mux15~8_combout )))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux15~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~146 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|target_address|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~147 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~147_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~146_combout  & ((\cpu|id_stage|reg_file|Mux18~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~146_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [13])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~146_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|id_stage|reg_file|Mux18~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~146_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~147 .lut_mask = 16'hF388;
defparam \cpu|id_stage|target_address|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~272 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~272_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~147_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [13])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [13]),
	.datad(\cpu|id_stage|target_address|Add0~147_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~272 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~148 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~148_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [13])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~272_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [13]))))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_stage|pc_reg|addr_out [13]),
	.datac(\cpu|id_stage|target_address|Add0~272_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~148 .lut_mask = 16'hD8CC;
defparam \cpu|id_stage|target_address|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~176 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~176_combout  = ((\cpu|id_stage|target_address|Add0~145_combout  $ (\cpu|id_stage|target_address|Add0~76_combout  $ (!\cpu|id_stage|target_address|Add0~175 )))) # (GND)
// \cpu|id_stage|target_address|Add0~177  = CARRY((\cpu|id_stage|target_address|Add0~145_combout  & ((\cpu|id_stage|target_address|Add0~76_combout ) # (!\cpu|id_stage|target_address|Add0~175 ))) # (!\cpu|id_stage|target_address|Add0~145_combout  & 
// (\cpu|id_stage|target_address|Add0~76_combout  & !\cpu|id_stage|target_address|Add0~175 )))

	.dataa(\cpu|id_stage|target_address|Add0~145_combout ),
	.datab(\cpu|id_stage|target_address|Add0~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~175 ),
	.combout(\cpu|id_stage|target_address|Add0~176_combout ),
	.cout(\cpu|id_stage|target_address|Add0~177 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~176 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~208 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~208_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~176_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~176_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~208 .lut_mask = 16'h0808;
defparam \cpu|id_stage|target_address|Add0~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \cpu|if_stage|pc_reg|addr_out[14] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[14] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~143 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~143_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [14]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux16~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~143 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~144 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~144_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~143_combout  & (\cpu|id_stage|reg_file|Mux17~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~143_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [14]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~143_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux17~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.datad(\cpu|id_stage|target_address|Add0~143_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~144 .lut_mask = 16'hBBC0;
defparam \cpu|id_stage|target_address|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~271 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~271_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~144_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [14])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [14]),
	.datad(\cpu|id_stage|target_address|Add0~144_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~271 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~145 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~145_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~271_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [14]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [14]),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~271_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~145 .lut_mask = 16'hF0AA;
defparam \cpu|id_stage|target_address|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~178 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~178_combout  = (\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~142_combout  & (\cpu|id_stage|target_address|Add0~177  & VCC)) # (!\cpu|id_stage|target_address|Add0~142_combout  & 
// (!\cpu|id_stage|target_address|Add0~177 )))) # (!\cpu|id_stage|target_address|Add0~76_combout  & ((\cpu|id_stage|target_address|Add0~142_combout  & (!\cpu|id_stage|target_address|Add0~177 )) # (!\cpu|id_stage|target_address|Add0~142_combout  & 
// ((\cpu|id_stage|target_address|Add0~177 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~179  = CARRY((\cpu|id_stage|target_address|Add0~76_combout  & (!\cpu|id_stage|target_address|Add0~142_combout  & !\cpu|id_stage|target_address|Add0~177 )) # (!\cpu|id_stage|target_address|Add0~76_combout  & 
// ((!\cpu|id_stage|target_address|Add0~177 ) # (!\cpu|id_stage|target_address|Add0~142_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~76_combout ),
	.datab(\cpu|id_stage|target_address|Add0~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~177 ),
	.combout(\cpu|id_stage|target_address|Add0~178_combout ),
	.cout(\cpu|id_stage|target_address|Add0~179 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~178 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~207 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~207_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~178_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~178_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~207 .lut_mask = 16'h0808;
defparam \cpu|id_stage|target_address|Add0~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \cpu|if_stage|pc_reg|addr_out[15] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[15] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~140 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~140_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [15])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|ex_stage|alu|Mux17~11_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.datad(\cpu|ex_stage|alu|Mux17~11_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~140 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|target_address|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~141 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~141_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~140_combout  & (\cpu|id_stage|reg_file|Mux16~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~140_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [15]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~140_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux16~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~140_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~141 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|target_address|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~270 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~270_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~141_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [15])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|if_id_buffer|ID_PC [15]),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|id_stage|target_address|Add0~141_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~270 .lut_mask = 16'hF404;
defparam \cpu|id_stage|target_address|Add0~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~142 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~142_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~270_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [15]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [15]),
	.datac(\cpu|id_stage|target_address|Add0~270_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~142 .lut_mask = 16'hF0CC;
defparam \cpu|id_stage|target_address|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~180 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~180_combout  = ((\cpu|id_stage|target_address|Add0~139_combout  $ (\cpu|id_stage|target_address|Add0~136_combout  $ (!\cpu|id_stage|target_address|Add0~179 )))) # (GND)
// \cpu|id_stage|target_address|Add0~181  = CARRY((\cpu|id_stage|target_address|Add0~139_combout  & ((\cpu|id_stage|target_address|Add0~136_combout ) # (!\cpu|id_stage|target_address|Add0~179 ))) # (!\cpu|id_stage|target_address|Add0~139_combout  & 
// (\cpu|id_stage|target_address|Add0~136_combout  & !\cpu|id_stage|target_address|Add0~179 )))

	.dataa(\cpu|id_stage|target_address|Add0~139_combout ),
	.datab(\cpu|id_stage|target_address|Add0~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~179 ),
	.combout(\cpu|id_stage|target_address|Add0~180_combout ),
	.cout(\cpu|id_stage|target_address|Add0~181 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~180 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~206 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~206_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~180_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~180_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~206 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \cpu|if_stage|pc_reg|addr_out[16] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[16] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~137 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~137_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [16]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux18~8_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux18~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~137 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|target_address|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~138 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~138_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~137_combout  & ((\cpu|id_stage|reg_file|Mux15~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~137_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [16])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~137_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.datab(\cpu|id_stage|reg_file|Mux15~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|id_stage|target_address|Add0~137_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~138 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~269 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~269_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~138_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [16])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [16]),
	.datad(\cpu|id_stage|target_address|Add0~138_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~269 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~139 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~139_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~269_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [16]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [16]),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|target_address|Add0~269_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~139 .lut_mask = 16'hFC0C;
defparam \cpu|id_stage|target_address|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~182 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~182_combout  = (\cpu|id_stage|target_address|Add0~132_combout  & ((\cpu|id_stage|target_address|Add0~135_combout  & (\cpu|id_stage|target_address|Add0~181  & VCC)) # (!\cpu|id_stage|target_address|Add0~135_combout  & 
// (!\cpu|id_stage|target_address|Add0~181 )))) # (!\cpu|id_stage|target_address|Add0~132_combout  & ((\cpu|id_stage|target_address|Add0~135_combout  & (!\cpu|id_stage|target_address|Add0~181 )) # (!\cpu|id_stage|target_address|Add0~135_combout  & 
// ((\cpu|id_stage|target_address|Add0~181 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~183  = CARRY((\cpu|id_stage|target_address|Add0~132_combout  & (!\cpu|id_stage|target_address|Add0~135_combout  & !\cpu|id_stage|target_address|Add0~181 )) # (!\cpu|id_stage|target_address|Add0~132_combout  & 
// ((!\cpu|id_stage|target_address|Add0~181 ) # (!\cpu|id_stage|target_address|Add0~135_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~132_combout ),
	.datab(\cpu|id_stage|target_address|Add0~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~181 ),
	.combout(\cpu|id_stage|target_address|Add0~182_combout ),
	.cout(\cpu|id_stage|target_address|Add0~183 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~182 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~205 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~205_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~182_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~182_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~205 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \cpu|if_stage|pc_reg|addr_out[17] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[17] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~133 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~133_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [17]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|ex_stage|alu|Mux19~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux19~8_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~133 .lut_mask = 16'hDC98;
defparam \cpu|id_stage|target_address|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~134 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~134_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~133_combout  & ((\cpu|id_stage|reg_file|Mux14~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~133_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [17])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~133_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.datac(\cpu|id_stage|reg_file|Mux14~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~133_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~134 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~268 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~268_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~134_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [17])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [17]),
	.datad(\cpu|id_stage|target_address|Add0~134_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~268 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~135 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~135_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~268_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [17]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [17]),
	.datab(\cpu|id_stage|target_address|Add0~268_combout ),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~135 .lut_mask = 16'hCACA;
defparam \cpu|id_stage|target_address|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~184 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~184_combout  = ((\cpu|id_stage|target_address|Add0~131_combout  $ (\cpu|id_stage|target_address|Add0~108_combout  $ (!\cpu|id_stage|target_address|Add0~183 )))) # (GND)
// \cpu|id_stage|target_address|Add0~185  = CARRY((\cpu|id_stage|target_address|Add0~131_combout  & ((\cpu|id_stage|target_address|Add0~108_combout ) # (!\cpu|id_stage|target_address|Add0~183 ))) # (!\cpu|id_stage|target_address|Add0~131_combout  & 
// (\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~183 )))

	.dataa(\cpu|id_stage|target_address|Add0~131_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~183 ),
	.combout(\cpu|id_stage|target_address|Add0~184_combout ),
	.cout(\cpu|id_stage|target_address|Add0~185 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~184 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~204 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~204_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~184_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~184_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~204 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \cpu|if_stage|pc_reg|addr_out[18] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[18] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~129 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~129_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [18])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|ex_stage|alu|Mux20~10_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.datad(\cpu|ex_stage|alu|Mux20~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~129 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|target_address|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~130 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~130_combout  = (\cpu|id_stage|target_address|Add0~129_combout  & ((\cpu|id_stage|reg_file|Mux13~1_combout ) # ((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|id_stage|target_address|Add0~129_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|mem_wb_buffer|WB_ALU_OUT [18]))))

	.dataa(\cpu|id_stage|target_address|Add0~129_combout ),
	.datab(\cpu|id_stage|reg_file|Mux13~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~130 .lut_mask = 16'hDA8A;
defparam \cpu|id_stage|target_address|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~267 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~267_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~130_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [18])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [18]),
	.datad(\cpu|id_stage|target_address|Add0~130_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~267 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~131 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~131_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~267_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [18]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [18]),
	.datab(gnd),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|target_address|Add0~267_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~131 .lut_mask = 16'hFA0A;
defparam \cpu|id_stage|target_address|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~186 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~186_combout  = (\cpu|id_stage|target_address|Add0~128_combout  & ((\cpu|id_stage|target_address|Add0~108_combout  & (\cpu|id_stage|target_address|Add0~185  & VCC)) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// (!\cpu|id_stage|target_address|Add0~185 )))) # (!\cpu|id_stage|target_address|Add0~128_combout  & ((\cpu|id_stage|target_address|Add0~108_combout  & (!\cpu|id_stage|target_address|Add0~185 )) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// ((\cpu|id_stage|target_address|Add0~185 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~187  = CARRY((\cpu|id_stage|target_address|Add0~128_combout  & (!\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~185 )) # (!\cpu|id_stage|target_address|Add0~128_combout  & 
// ((!\cpu|id_stage|target_address|Add0~185 ) # (!\cpu|id_stage|target_address|Add0~108_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~128_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~185 ),
	.combout(\cpu|id_stage|target_address|Add0~186_combout ),
	.cout(\cpu|id_stage|target_address|Add0~187 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~186 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~203 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~203_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~186_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~186_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~203 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \cpu|if_stage|pc_reg|addr_out[19] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[19] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~126 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~126_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [19])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_stage|alu|Mux21~10_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.datad(\cpu|ex_stage|alu|Mux21~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~126 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|target_address|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~127 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~127_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~126_combout  & ((\cpu|id_stage|reg_file|Mux12~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~126_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [19])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~126_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(\cpu|id_stage|reg_file|Mux12~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|id_stage|target_address|Add0~126_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~127 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|target_address|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~266 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~266_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~127_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [19])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [19]),
	.datad(\cpu|id_stage|target_address|Add0~127_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~266 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~128 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~128_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~266_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [19]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [19]),
	.datab(\cpu|id_stage|target_address|Add0~266_combout ),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~128 .lut_mask = 16'hCACA;
defparam \cpu|id_stage|target_address|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~188 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~188_combout  = ((\cpu|id_stage|target_address|Add0~125_combout  $ (\cpu|id_stage|target_address|Add0~108_combout  $ (!\cpu|id_stage|target_address|Add0~187 )))) # (GND)
// \cpu|id_stage|target_address|Add0~189  = CARRY((\cpu|id_stage|target_address|Add0~125_combout  & ((\cpu|id_stage|target_address|Add0~108_combout ) # (!\cpu|id_stage|target_address|Add0~187 ))) # (!\cpu|id_stage|target_address|Add0~125_combout  & 
// (\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~187 )))

	.dataa(\cpu|id_stage|target_address|Add0~125_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~187 ),
	.combout(\cpu|id_stage|target_address|Add0~188_combout ),
	.cout(\cpu|id_stage|target_address|Add0~189 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~188 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~202 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~202_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~188_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~188_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~202 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \cpu|if_stage|pc_reg|addr_out[20] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[20] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~123 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~123_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [20])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|ex_stage|alu|Mux22~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\cpu|ex_stage|alu|Mux22~8_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~123 .lut_mask = 16'hEE50;
defparam \cpu|id_stage|target_address|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~124 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~124_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~123_combout  & (\cpu|id_stage|reg_file|Mux11~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~123_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [20]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~123_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|id_stage|reg_file|Mux11~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.datad(\cpu|id_stage|target_address|Add0~123_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~124 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~265 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~265_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~124_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [20])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [20]),
	.datad(\cpu|id_stage|target_address|Add0~124_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~265 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~125 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~125_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~265_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [20]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [20]),
	.datac(\cpu|id_stage|target_address|Add0~265_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~125 .lut_mask = 16'hF0CC;
defparam \cpu|id_stage|target_address|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~190 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~190_combout  = (\cpu|id_stage|target_address|Add0~122_combout  & ((\cpu|id_stage|target_address|Add0~119_combout  & (\cpu|id_stage|target_address|Add0~189  & VCC)) # (!\cpu|id_stage|target_address|Add0~119_combout  & 
// (!\cpu|id_stage|target_address|Add0~189 )))) # (!\cpu|id_stage|target_address|Add0~122_combout  & ((\cpu|id_stage|target_address|Add0~119_combout  & (!\cpu|id_stage|target_address|Add0~189 )) # (!\cpu|id_stage|target_address|Add0~119_combout  & 
// ((\cpu|id_stage|target_address|Add0~189 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~191  = CARRY((\cpu|id_stage|target_address|Add0~122_combout  & (!\cpu|id_stage|target_address|Add0~119_combout  & !\cpu|id_stage|target_address|Add0~189 )) # (!\cpu|id_stage|target_address|Add0~122_combout  & 
// ((!\cpu|id_stage|target_address|Add0~189 ) # (!\cpu|id_stage|target_address|Add0~119_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~122_combout ),
	.datab(\cpu|id_stage|target_address|Add0~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~189 ),
	.combout(\cpu|id_stage|target_address|Add0~190_combout ),
	.cout(\cpu|id_stage|target_address|Add0~191 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~190 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~201 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~201_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~190_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~190_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~201 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \cpu|if_stage|pc_reg|addr_out[21] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[21] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~120 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~120_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [21]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|ex_stage|alu|Mux23~8_combout  & !\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.datac(\cpu|ex_stage|alu|Mux23~8_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~120 .lut_mask = 16'hAAD8;
defparam \cpu|id_stage|target_address|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~121 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~121_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~120_combout  & ((\cpu|id_stage|reg_file|Mux10~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~120_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [21])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~120_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|id_stage|reg_file|Mux10~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~120_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~121 .lut_mask = 16'hF388;
defparam \cpu|id_stage|target_address|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~264 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~264_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~121_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [21])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [21]),
	.datad(\cpu|id_stage|target_address|Add0~121_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~264 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~122 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~122_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~264_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [21]))

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [21]),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|target_address|Add0~264_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~122 .lut_mask = 16'hFC0C;
defparam \cpu|id_stage|target_address|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~192 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~192_combout  = ((\cpu|id_stage|target_address|Add0~117_combout  $ (\cpu|id_stage|target_address|Add0~108_combout  $ (!\cpu|id_stage|target_address|Add0~191 )))) # (GND)
// \cpu|id_stage|target_address|Add0~193  = CARRY((\cpu|id_stage|target_address|Add0~117_combout  & ((\cpu|id_stage|target_address|Add0~108_combout ) # (!\cpu|id_stage|target_address|Add0~191 ))) # (!\cpu|id_stage|target_address|Add0~117_combout  & 
// (\cpu|id_stage|target_address|Add0~108_combout  & !\cpu|id_stage|target_address|Add0~191 )))

	.dataa(\cpu|id_stage|target_address|Add0~117_combout ),
	.datab(\cpu|id_stage|target_address|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~191 ),
	.combout(\cpu|id_stage|target_address|Add0~192_combout ),
	.cout(\cpu|id_stage|target_address|Add0~193 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~192 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~200 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~200_combout  = (\KEY[0]~input_o  & (\cpu|id_stage|target_address|Add0~192_combout  & !\cpu|EDU|excep_flag~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~192_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~200 .lut_mask = 16'h00A0;
defparam \cpu|id_stage|target_address|Add0~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \cpu|if_stage|pc_reg|addr_out[22] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[22] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~115 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~115_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [22]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux24~8_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux24~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~115 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|target_address|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~116 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~116_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~115_combout  & (\cpu|id_stage|reg_file|Mux9~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~115_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [22]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~115_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|id_stage|reg_file|Mux9~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.datad(\cpu|id_stage|target_address|Add0~115_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~116 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~263 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~263_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~116_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [22])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [22]),
	.datad(\cpu|id_stage|target_address|Add0~116_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~263 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~117 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~117_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~263_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [22]))

	.dataa(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [22]),
	.datac(\cpu|id_stage|target_address|Add0~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~117 .lut_mask = 16'hE4E4;
defparam \cpu|id_stage|target_address|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~194 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~194_combout  = (\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~114_combout  & (\cpu|id_stage|target_address|Add0~193  & VCC)) # (!\cpu|id_stage|target_address|Add0~114_combout  & 
// (!\cpu|id_stage|target_address|Add0~193 )))) # (!\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~114_combout  & (!\cpu|id_stage|target_address|Add0~193 )) # (!\cpu|id_stage|target_address|Add0~114_combout  & 
// ((\cpu|id_stage|target_address|Add0~193 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~195  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & (!\cpu|id_stage|target_address|Add0~114_combout  & !\cpu|id_stage|target_address|Add0~193 )) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// ((!\cpu|id_stage|target_address|Add0~193 ) # (!\cpu|id_stage|target_address|Add0~114_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~193 ),
	.combout(\cpu|id_stage|target_address|Add0~194_combout ),
	.cout(\cpu|id_stage|target_address|Add0~195 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~194 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~199 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~199_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~194_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~194_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~199 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \cpu|if_stage|pc_reg|addr_out[23] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[23] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \cpu|if_id_buffer|ID_PC[23] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[23] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~112 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~112_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [23])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|ex_stage|alu|Mux25~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.datad(\cpu|ex_stage|alu|Mux25~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~112 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|target_address|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~113 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~113_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~112_combout  & ((\cpu|id_stage|reg_file|Mux8~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~112_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [23])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~112_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\cpu|id_stage|reg_file|Mux8~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~112_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~113 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~262 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~262_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~113_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [23])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [23]),
	.datad(\cpu|id_stage|target_address|Add0~113_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~262 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~114 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~114_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|id_stage|target_address|Add0~262_combout )) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|if_stage|pc_reg|addr_out [23])))

	.dataa(\cpu|id_stage|target_address|Add0~262_combout ),
	.datab(gnd),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|if_stage|pc_reg|addr_out [23]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~114 .lut_mask = 16'hAFA0;
defparam \cpu|id_stage|target_address|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~196 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~196_combout  = ((\cpu|id_stage|target_address|Add0~108_combout  $ (\cpu|id_stage|target_address|Add0~111_combout  $ (!\cpu|id_stage|target_address|Add0~195 )))) # (GND)
// \cpu|id_stage|target_address|Add0~197  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~111_combout ) # (!\cpu|id_stage|target_address|Add0~195 ))) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// (\cpu|id_stage|target_address|Add0~111_combout  & !\cpu|id_stage|target_address|Add0~195 )))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~195 ),
	.combout(\cpu|id_stage|target_address|Add0~196_combout ),
	.cout(\cpu|id_stage|target_address|Add0~197 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~196 .lut_mask = 16'h698E;
defparam \cpu|id_stage|target_address|Add0~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~198 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~198_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~196_combout ))

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~196_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~198 .lut_mask = 16'h3000;
defparam \cpu|id_stage|target_address|Add0~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \cpu|if_stage|pc_reg|addr_out[24] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[24] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~109 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~109_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [24]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux26~7_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux26~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~109 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~110 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~110_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~109_combout  & ((\cpu|id_stage|reg_file|Mux7~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~109_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [24])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~109_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|id_stage|reg_file|Mux7~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~109_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~110 .lut_mask = 16'hF388;
defparam \cpu|id_stage|target_address|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~261 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~261_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~110_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [24])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [24]),
	.datad(\cpu|id_stage|target_address|Add0~110_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~261 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~111 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~111_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|id_stage|target_address|Add0~261_combout ))) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|if_stage|pc_reg|addr_out [24]))

	.dataa(\cpu|if_stage|pc_reg|addr_out [24]),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~261_combout ),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~111 .lut_mask = 16'hF0AA;
defparam \cpu|id_stage|target_address|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~226 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~226_combout  = (\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~225_combout  & (\cpu|id_stage|target_address|Add0~197  & VCC)) # (!\cpu|id_stage|target_address|Add0~225_combout  & 
// (!\cpu|id_stage|target_address|Add0~197 )))) # (!\cpu|id_stage|target_address|Add0~108_combout  & ((\cpu|id_stage|target_address|Add0~225_combout  & (!\cpu|id_stage|target_address|Add0~197 )) # (!\cpu|id_stage|target_address|Add0~225_combout  & 
// ((\cpu|id_stage|target_address|Add0~197 ) # (GND)))))
// \cpu|id_stage|target_address|Add0~227  = CARRY((\cpu|id_stage|target_address|Add0~108_combout  & (!\cpu|id_stage|target_address|Add0~225_combout  & !\cpu|id_stage|target_address|Add0~197 )) # (!\cpu|id_stage|target_address|Add0~108_combout  & 
// ((!\cpu|id_stage|target_address|Add0~197 ) # (!\cpu|id_stage|target_address|Add0~225_combout ))))

	.dataa(\cpu|id_stage|target_address|Add0~108_combout ),
	.datab(\cpu|id_stage|target_address|Add0~225_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|id_stage|target_address|Add0~197 ),
	.combout(\cpu|id_stage|target_address|Add0~226_combout ),
	.cout(\cpu|id_stage|target_address|Add0~227 ));
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~226 .lut_mask = 16'h9617;
defparam \cpu|id_stage|target_address|Add0~226 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~251 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~251_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~226_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~226_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~251 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \cpu|if_stage|pc_reg|addr_out[25] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[25] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \cpu|if_id_buffer|ID_PC[25] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[25] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~223 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~223_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [25]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (\cpu|ex_stage|alu|Mux27~7_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|ex_stage|alu|Mux27~7_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~223 .lut_mask = 16'hDC98;
defparam \cpu|id_stage|target_address|Add0~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~224 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~224_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~223_combout  & (\cpu|id_stage|reg_file|Mux6~1_combout )) # 
// (!\cpu|id_stage|target_address|Add0~223_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [25]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~223_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux6~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.datad(\cpu|id_stage|target_address|Add0~223_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~224 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|target_address|Add0~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~282 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~282_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~224_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [25])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [25]),
	.datad(\cpu|id_stage|target_address|Add0~224_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~282 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~225 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~225_combout  = (\cpu|id_stage|comp|PC_src[1]~2_combout  & (\cpu|id_stage|target_address|Add0~282_combout )) # (!\cpu|id_stage|comp|PC_src[1]~2_combout  & ((\cpu|if_stage|pc_reg|addr_out [25])))

	.dataa(gnd),
	.datab(\cpu|id_stage|target_address|Add0~282_combout ),
	.datac(\cpu|if_stage|pc_reg|addr_out [25]),
	.datad(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~225 .lut_mask = 16'hCCF0;
defparam \cpu|id_stage|target_address|Add0~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~252 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~252_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~228_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~228_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~252 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \cpu|if_stage|pc_reg|addr_out[26] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[26] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \cpu|if_id_buffer|ID_PC[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[26] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~31 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~31_combout  = (\cpu|if_id_buffer|ID_PC [26] & !\cpu|EDU|excep_flag~q )

	.dataa(\cpu|if_id_buffer|ID_PC [26]),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~31 .lut_mask = 16'h0A0A;
defparam \cpu|id_ex_buffer|EX_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \cpu|id_ex_buffer|EX_PC[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[26] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux5~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux5~0_combout  = (\cpu|fu|forwardA[1]~6_combout  & (((\cpu|fu|forwardA[0]~5_combout )))) # (!\cpu|fu|forwardA[1]~6_combout  & ((\cpu|fu|forwardA[0]~5_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [26])) # 
// (!\cpu|fu|forwardA[0]~5_combout  & ((\cpu|id_ex_buffer|EX_PC [26])))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [26]),
	.datad(\cpu|fu|forwardA[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux5~0 .lut_mask = 16'hEE30;
defparam \cpu|ex_stage|alu_oper1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~31 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~31_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|reg_file|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~31 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rs1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N27
dffeas \cpu|id_ex_buffer|EX_rs1[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs1~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[26] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux5~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux5~1_combout  = (\cpu|fu|forwardA[1]~6_combout  & ((\cpu|ex_stage|alu_oper1|Mux5~0_combout  & (\cpu|id_ex_buffer|EX_rs1 [26])) # (!\cpu|ex_stage|alu_oper1|Mux5~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [26]))))) # 
// (!\cpu|fu|forwardA[1]~6_combout  & (\cpu|ex_stage|alu_oper1|Mux5~0_combout ))

	.dataa(\cpu|fu|forwardA[1]~6_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux5~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs1 [26]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux5~1 .lut_mask = 16'hE6C4;
defparam \cpu|ex_stage|alu_oper1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~6_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu_oper1|Mux5~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux5~2_combout ))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & 
// (\cpu|ex_stage|alu_oper1|Mux5~1_combout  & \cpu|ex_stage|alu_oper2|Mux5~2_combout )))) # (!\cpu|ex_stage|alu|Mux33~10_combout  & (\cpu|ex_stage|alu|Mux31~0_combout ))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~6 .lut_mask = 16'hECC4;
defparam \cpu|ex_stage|alu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~4_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0] & (!\cpu|ex_stage|alu_oper|ALU_OP [1] & (!\cpu|ex_stage|alu_oper2|Mux5~2_combout  & !\cpu|ex_stage|alu_oper1|Mux5~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// ((\cpu|ex_stage|alu_oper|ALU_OP [1]) # (\cpu|ex_stage|alu_oper2|Mux5~2_combout  $ (\cpu|ex_stage|alu_oper1|Mux5~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper2|Mux5~2_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~4 .lut_mask = 16'h4556;
defparam \cpu|ex_stage|alu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~2_combout  = (\cpu|ex_stage|alu|Mux29~8_combout  & (((\cpu|ex_stage|alu|Mux29~9_combout )))) # (!\cpu|ex_stage|alu|Mux29~8_combout  & ((\cpu|ex_stage|alu|Mux29~9_combout  & (\cpu|ex_stage|alu|ShiftLeft0~53_combout )) # 
// (!\cpu|ex_stage|alu|Mux29~9_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~56_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux29~8_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~53_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~56_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~2 .lut_mask = 16'hEE50;
defparam \cpu|ex_stage|alu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~3_combout  = (\cpu|ex_stage|alu|Mux28~2_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~64_combout ) # (!\cpu|ex_stage|alu|Mux29~8_combout )))) # (!\cpu|ex_stage|alu|Mux28~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~48_combout  & 
// (\cpu|ex_stage|alu|Mux29~8_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~48_combout ),
	.datab(\cpu|ex_stage|alu|Mux28~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux29~8_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~3 .lut_mask = 16'hEC2C;
defparam \cpu|ex_stage|alu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~8_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~27_combout  & (\cpu|ex_stage|alu|Mux28~3_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~29_combout  & !\cpu|ex_stage|alu|ShiftLeft0~26_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.datab(\cpu|ex_stage|alu|Mux28~3_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~8 .lut_mask = 16'h0004;
defparam \cpu|ex_stage|alu|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~5_combout  = (\cpu|ex_stage|alu|Mux28~4_combout  & ((\cpu|ex_stage|alu|Mux28~8_combout ) # ((!\cpu|ex_stage|alu|Mux29~10_combout )))) # (!\cpu|ex_stage|alu|Mux28~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~20_combout  & 
// \cpu|ex_stage|alu|Mux29~10_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux28~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux28~8_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~20_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~5 .lut_mask = 16'hD8AA;
defparam \cpu|ex_stage|alu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux28~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux28~7_combout  = (\cpu|ex_stage|alu|Mux28~6_combout  & ((\cpu|ex_stage|alu|Mux28~5_combout ) # ((\cpu|ex_stage|alu|Mux33~10_combout )))) # (!\cpu|ex_stage|alu|Mux28~6_combout  & (((!\cpu|ex_stage|alu|Mux33~10_combout  & 
// \cpu|ex_stage|alu|Add0~81_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux28~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux28~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datad(\cpu|ex_stage|alu|Add0~81_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux28~7 .lut_mask = 16'hADA8;
defparam \cpu|ex_stage|alu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux28~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[26] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[26] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[26] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6 (
// Equation(s):
// \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  = (!\cpu|fu|always1~3_combout  & ((\cpu|fu|always1~0_combout ) # (\cpu|ex_mem_buffer|MEM_rd_ind [1] $ (\cpu|if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datac(\cpu|fu|always1~3_combout ),
	.datad(\cpu|fu|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6 .lut_mask = 16'h0F06;
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux5~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux5~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [26])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux28~7_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.datad(\cpu|ex_stage|alu|Mux28~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux5~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux5~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux5~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux5~0_combout  & ((\cpu|id_stage|reg_file|Mux5~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux5~0_combout 
//  & (\cpu|mem_wb_buffer|WB_ALU_OUT [26])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux5~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|id_stage|reg_file|Mux5~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux5~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux7~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux7~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [24])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux26~7_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux26~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux7~0 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux7~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux7~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux7~0_combout  & (\cpu|id_stage|reg_file|Mux7~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux7~0_combout  
// & ((\cpu|mem_wb_buffer|WB_ALU_OUT [24]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux7~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux7~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux7~1 .lut_mask = 16'hBBC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux6~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux6~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [25])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux27~7_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux27~7_combout ),
	.datad(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux6~0 .lut_mask = 16'hEE30;
defparam \cpu|id_stage|comp_mux_oper2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux6~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux6~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux6~0_combout  & ((\cpu|id_stage|reg_file|Mux38~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux6~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [25])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux6~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.datab(\cpu|id_stage|reg_file|Mux38~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux6~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux7~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux7~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (\cpu|fu|comparator_mux_selB[1]~2_combout )) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [24])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux26~7_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [24]),
	.datad(\cpu|ex_stage|alu|Mux26~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux7~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux7~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux7~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux7~0_combout  & ((\cpu|id_stage|reg_file|Mux39~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux7~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [24])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux7~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [24]),
	.datab(\cpu|id_stage|reg_file|Mux39~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux7~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux6~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux6~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [25])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux27~7_combout )))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [25]),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux27~7_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux6~0 .lut_mask = 16'hEE30;
defparam \cpu|id_stage|comp_mux_oper1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux6~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux6~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux6~0_combout  & ((\cpu|id_stage|reg_file|Mux6~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux6~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [25])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux6~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [25]),
	.datab(\cpu|id_stage|reg_file|Mux6~1_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux6~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~0 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~0_combout  = (\cpu|id_stage|comp_mux_oper1|Mux7~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux7~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux6~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux6~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux7~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux7~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux6~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux6~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux7~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux6~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux7~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~0 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux5~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux5~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (\cpu|fu|comparator_mux_selB[1]~2_combout )) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [26])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux28~7_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [26]),
	.datad(\cpu|ex_stage|alu|Mux28~7_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux5~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux5~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux5~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux5~0_combout  & (\cpu|id_stage|reg_file|Mux37~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux5~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [26]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux5~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux37~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [26]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux5~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux4~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux4~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [27])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux29~17_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~17_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux4~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux4~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux4~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux4~0_combout  & ((\cpu|id_stage|reg_file|Mux36~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux4~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [27])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux4~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.datac(\cpu|id_stage|reg_file|Mux36~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux4~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux4~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux4~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [27])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux29~17_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [27]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|ex_stage|alu|Mux29~17_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux4~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux4~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux4~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux4~0_combout  & ((\cpu|id_stage|reg_file|Mux4~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux4~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [27])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux4~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [27]),
	.datac(\cpu|id_stage|reg_file|Mux4~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux4~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~1 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~1_combout  = \cpu|id_stage|comp_mux_oper2|Mux4~1_combout  $ (\cpu|id_stage|comp_mux_oper1|Mux4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux4~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~1 .lut_mask = 16'h0FF0;
defparam \cpu|id_stage|comp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~2 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~2_combout  = (\cpu|id_stage|comp|Equal2~0_combout  & (!\cpu|id_stage|comp|Equal2~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux5~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux5~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux5~1_combout ),
	.datab(\cpu|id_stage|comp|Equal2~0_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux5~1_combout ),
	.datad(\cpu|id_stage|comp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~2 .lut_mask = 16'h0084;
defparam \cpu|id_stage|comp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux2~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux2~0_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper1|Mux2~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux2~1_combout ))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (((\cpu|ex_stage|alu|Mux31~13_combout 
// ))))

	.dataa(\cpu|ex_stage|alu_oper1|Mux2~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~13_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux2~0 .lut_mask = 16'h1F10;
defparam \cpu|id_stage|comp_mux_oper1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux2~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux2~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [29])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux2~0_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux2~1 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux2~2 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux2~2_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux2~1_combout  & (\cpu|id_stage|reg_file|Mux2~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux2~1_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [29]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux2~1_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux2~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux2~2 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux35~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux35~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[3][28]~q ))) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[1][28]~q ))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datac(\cpu|id_stage|reg_file|reg_file[1][28]~q ),
	.datad(\cpu|id_stage|reg_file|reg_file[3][28]~q ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux35~0 .lut_mask = 16'hA820;
defparam \cpu|id_stage|reg_file|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux35~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux35~1_combout  = (\cpu|id_stage|reg_file|Mux35~0_combout ) # ((!\cpu|if_id_buffer|ID_rs2_ind [0] & (\cpu|id_stage|reg_file|reg_file[2][28]~q  & \cpu|if_id_buffer|ID_rs2_ind [1])))

	.dataa(\cpu|id_stage|reg_file|Mux35~0_combout ),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][28]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux35~1 .lut_mask = 16'hBAAA;
defparam \cpu|id_stage|reg_file|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux3~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux3~0_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & ((!\cpu|ex_stage|alu_oper2|Mux3~1_combout )))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (((\cpu|ex_stage|alu|Mux30~5_combout 
// ))))

	.dataa(\cpu|ex_stage|alu|Mux31~1_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux30~5_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux3~0 .lut_mask = 16'h5072;
defparam \cpu|id_stage|comp_mux_oper1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux3~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux3~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (\cpu|fu|comparator_mux_selB[1]~2_combout )) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [28])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux3~0_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux3~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux3~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux3~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux3~0_combout  & (\cpu|id_stage|reg_file|Mux35~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux3~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [28]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux3~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux35~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux3~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux3~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux3~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [28])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux3~0_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux3~1 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux3~2 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux3~2_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux3~1_combout  & (\cpu|id_stage|reg_file|Mux3~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux3~1_combout  
// & ((\cpu|mem_wb_buffer|WB_ALU_OUT [28]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux3~1_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|id_stage|reg_file|Mux3~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux3~2 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux2~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux2~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [29])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux2~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [29]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux2~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux2~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux2~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux2~0_combout  & (\cpu|id_stage|reg_file|Mux34~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux2~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [29]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux2~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|id_stage|reg_file|Mux34~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [29]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux2~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~3 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~3_combout  = (\cpu|id_stage|comp_mux_oper1|Mux2~2_combout  & (\cpu|id_stage|comp_mux_oper2|Mux2~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux3~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux3~2_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux2~2_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux2~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux3~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux3~2_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux2~2_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux3~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux3~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~3 .lut_mask = 16'h8241;
defparam \cpu|id_stage|comp|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux27~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux27~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ) # (\cpu|ex_mem_buffer|MEM_ALU_OUT [4])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (\cpu|ex_stage|alu|Mux6~6_combout  & (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))

	.dataa(\cpu|ex_stage|alu|Mux6~6_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux27~0 .lut_mask = 16'hCEC2;
defparam \cpu|id_stage|comp_mux_oper1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux27~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux27~1_combout  = (\cpu|id_stage|comp_mux_oper1|Mux27~0_combout  & (((\cpu|id_stage|reg_file|Mux27~1_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux27~0_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [4]))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux27~0_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|id_stage|reg_file|Mux27~1_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux27~1 .lut_mask = 16'hE6A2;
defparam \cpu|id_stage|comp_mux_oper1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux27~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux27~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [4]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux6~6_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [4]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux27~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux27~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux27~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux27~0_combout  & (\cpu|id_stage|reg_file|Mux59~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux27~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [4]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux27~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux59~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [4]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux27~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux26~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux26~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [5]) # ((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (((\cpu|ex_stage|alu|Mux7~7_combout  & !\cpu|fu|comparator_mux_selB[1]~2_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.datac(\cpu|ex_stage|alu|Mux7~7_combout ),
	.datad(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux26~0 .lut_mask = 16'hAAD8;
defparam \cpu|id_stage|comp_mux_oper2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux26~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux26~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux26~0_combout  & ((\cpu|id_stage|reg_file|Mux58~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux26~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [5])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux26~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.datac(\cpu|id_stage|reg_file|Mux58~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux26~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux26~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux26~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [5])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux7~7_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [5]),
	.datac(\cpu|ex_stage|alu|Mux7~7_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux26~0 .lut_mask = 16'hEE50;
defparam \cpu|id_stage|comp_mux_oper1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux26~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux26~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux26~0_combout  & ((\cpu|id_stage|reg_file|Mux26~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux26~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [5])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux26~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [5]),
	.datab(\cpu|id_stage|reg_file|Mux26~1_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux26~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~7 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~7_combout  = (\cpu|id_stage|comp_mux_oper1|Mux27~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux27~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux26~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux26~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux27~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux27~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux26~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux26~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux27~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux27~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux26~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~7 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux61~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux61~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][2]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][2]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][2]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][2]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux61~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux61~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux61~1_combout  = (\cpu|id_stage|reg_file|Mux61~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[2][2]~q  & !\cpu|if_id_buffer|ID_rs2_ind [0])))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|Mux61~0_combout ),
	.datac(\cpu|id_stage|reg_file|reg_file[2][2]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux61~1 .lut_mask = 16'hCCEC;
defparam \cpu|id_stage|reg_file|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux29~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux29~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [2])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux4~8_combout )))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux29~0 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux29~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux29~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux29~0_combout  & (\cpu|id_stage|reg_file|Mux61~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux29~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [2]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux29~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux61~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux29~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux28~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux28~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux5~10_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux28~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux28~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux28~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux28~0_combout  & (\cpu|id_stage|reg_file|Mux28~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux28~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [3]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux28~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|id_stage|reg_file|Mux28~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux28~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux29~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux29~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [2])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux4~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux29~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux29~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux29~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux29~0_combout  & ((\cpu|id_stage|reg_file|Mux29~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux29~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [2])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux29~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datac(\cpu|id_stage|reg_file|Mux29~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux29~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux28~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux28~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [3])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux5~10_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [3]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux28~0 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux28~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux28~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux28~0_combout  & (\cpu|id_stage|reg_file|Mux60~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux28~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux28~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux60~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux28~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~6 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~6_combout  = (\cpu|id_stage|comp_mux_oper2|Mux29~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux29~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux28~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux28~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux29~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux29~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux28~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux28~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux29~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux28~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux29~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~6 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux30~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux30~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [1]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux3~4_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux30~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux30~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux30~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux30~0_combout  & (\cpu|id_stage|reg_file|Mux30~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux30~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [1]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux30~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux30~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux30~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux31~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux31~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [0]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & \cpu|ex_stage|alu|Mux2~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|ex_stage|alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux31~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux31~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux31~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux31~0_combout  & ((\cpu|id_stage|reg_file|Mux31~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux31~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [0])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux31~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datab(\cpu|id_stage|reg_file|Mux31~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux31~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux30~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux30~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (\cpu|fu|comparator_mux_selB[0]~5_combout )) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [1])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux3~4_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.datad(\cpu|ex_stage|alu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux30~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux30~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux30~1_combout  = (\cpu|id_stage|comp_mux_oper2|Mux30~0_combout  & (((\cpu|id_stage|reg_file|Mux62~1_combout ) # (!\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|id_stage|comp_mux_oper2|Mux30~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [1] & ((\cpu|fu|comparator_mux_selB[1]~2_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datab(\cpu|id_stage|reg_file|Mux62~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux30~0_combout ),
	.datad(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux30~1 .lut_mask = 16'hCAF0;
defparam \cpu|id_stage|comp_mux_oper2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux31~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux31~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [0]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux2~4_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux31~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux31~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux31~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux31~0_combout  & ((\cpu|id_stage|reg_file|Mux63~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux31~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [0])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux31~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\cpu|id_stage|reg_file|Mux63~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux31~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~5 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~5_combout  = (\cpu|id_stage|comp_mux_oper1|Mux30~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux30~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux31~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux31~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux30~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux30~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux31~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux31~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux30~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux31~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux30~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~5 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux25~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux25~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [6])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux8~6_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.datad(\cpu|ex_stage|alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux25~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux25~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux25~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux25~0_combout  & ((\cpu|id_stage|reg_file|Mux25~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux25~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [6])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux25~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|id_stage|reg_file|Mux25~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux25~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux24~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux24~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [7])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux9~6_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux9~6_combout ),
	.datad(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux24~0 .lut_mask = 16'hEE30;
defparam \cpu|id_stage|comp_mux_oper2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux24~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux24~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux24~0_combout  & (\cpu|id_stage|reg_file|Mux56~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux24~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [7]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux24~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|id_stage|reg_file|Mux56~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux24~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux24~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux24~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [7]))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|ex_stage|alu|Mux9~6_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux9~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [7]),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux24~0 .lut_mask = 16'hFA44;
defparam \cpu|id_stage|comp_mux_oper1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux24~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux24~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux24~0_combout  & ((\cpu|id_stage|reg_file|Mux24~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux24~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [7])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux24~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [7]),
	.datac(\cpu|id_stage|reg_file|Mux24~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux24~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux25~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux25~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [6])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux8~6_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [6]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux25~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux25~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux25~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux25~0_combout  & ((\cpu|id_stage|reg_file|Mux57~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux25~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [6])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux25~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [6]),
	.datac(\cpu|id_stage|reg_file|Mux57~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux25~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~8 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~8_combout  = (\cpu|id_stage|comp_mux_oper1|Mux25~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux25~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux24~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux24~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux25~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux25~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux24~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux24~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux25~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux24~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux24~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux25~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~8 .lut_mask = 16'h8241;
defparam \cpu|id_stage|comp|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~9 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~9_combout  = (\cpu|id_stage|comp|Equal2~7_combout  & (\cpu|id_stage|comp|Equal2~6_combout  & (\cpu|id_stage|comp|Equal2~5_combout  & \cpu|id_stage|comp|Equal2~8_combout )))

	.dataa(\cpu|id_stage|comp|Equal2~7_combout ),
	.datab(\cpu|id_stage|comp|Equal2~6_combout ),
	.datac(\cpu|id_stage|comp|Equal2~5_combout ),
	.datad(\cpu|id_stage|comp|Equal2~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~9 .lut_mask = 16'h8000;
defparam \cpu|id_stage|comp|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux19~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux19~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [12]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux14~8_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux14~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux19~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux19~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux19~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux19~0_combout  & (\cpu|id_stage|reg_file|Mux51~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux19~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [12]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux19~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux51~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux19~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux19~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux18~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux18~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|fu|comparator_mux_selA[0]~1_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [13])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux15~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.datad(\cpu|ex_stage|alu|Mux15~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux18~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux18~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux18~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux18~0_combout  & ((\cpu|id_stage|reg_file|Mux18~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux18~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [13])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux18~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|id_stage|reg_file|Mux18~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux18~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux19~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux19~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|fu|comparator_mux_selA[0]~1_combout )) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [12])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux14~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [12]),
	.datad(\cpu|ex_stage|alu|Mux14~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux19~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux19~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux19~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux19~0_combout  & (\cpu|id_stage|reg_file|Mux19~1_combout )) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux19~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [12]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux19~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|id_stage|reg_file|Mux19~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux19~0_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [12]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux19~1 .lut_mask = 16'hDAD0;
defparam \cpu|id_stage|comp_mux_oper1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux18~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux18~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [13])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux15~8_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux15~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux18~0 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux18~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux18~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux18~0_combout  & (\cpu|id_stage|reg_file|Mux50~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux18~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [13]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux18~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux50~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [13]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux18~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~17 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~17_combout  = (\cpu|id_stage|comp_mux_oper2|Mux19~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux19~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux18~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux18~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux19~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux19~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux18~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux18~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux19~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux18~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux19~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~17 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux23~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux23~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (\cpu|fu|comparator_mux_selB[1]~2_combout )) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [8]))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (\cpu|ex_stage|alu|Mux10~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux10~8_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux23~0 .lut_mask = 16'hDC98;
defparam \cpu|id_stage|comp_mux_oper2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux23~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux23~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux23~0_combout  & ((\cpu|id_stage|reg_file|Mux55~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux23~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [8])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux23~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux23~0_combout ),
	.datad(\cpu|id_stage|reg_file|Mux55~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux23~1 .lut_mask = 16'hF858;
defparam \cpu|id_stage|comp_mux_oper2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux22~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux22~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [9])) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|ex_stage|alu|Mux11~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.datad(\cpu|ex_stage|alu|Mux11~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux22~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux22~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux22~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux22~0_combout  & ((\cpu|id_stage|reg_file|Mux22~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux22~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [9])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux22~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\cpu|id_stage|reg_file|Mux22~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux22~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux23~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux23~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ) # ((\cpu|ex_mem_buffer|MEM_ALU_OUT [8])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|ex_stage|alu|Mux10~8_combout )))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|ex_stage|alu|Mux10~8_combout ),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [8]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux23~0 .lut_mask = 16'hBA98;
defparam \cpu|id_stage|comp_mux_oper1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux23~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux23~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux23~0_combout  & ((\cpu|id_stage|reg_file|Mux23~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux23~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [8])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux23~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [8]),
	.datac(\cpu|id_stage|reg_file|Mux23~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux23~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux22~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux22~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [9]) # ((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (((!\cpu|fu|comparator_mux_selB[1]~2_combout  & \cpu|ex_stage|alu|Mux11~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [9]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux11~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux22~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux22~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux22~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux22~0_combout  & ((\cpu|id_stage|reg_file|Mux54~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux22~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [9])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux22~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [9]),
	.datab(\cpu|id_stage|reg_file|Mux54~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux22~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~15 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~15_combout  = (\cpu|id_stage|comp_mux_oper2|Mux23~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux23~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux22~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux22~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux23~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux23~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux22~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux22~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux23~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux22~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux23~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux22~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~15 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux21~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux21~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [10]))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_stage|alu|Mux12~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux12~8_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux21~0 .lut_mask = 16'hF4A4;
defparam \cpu|id_stage|comp_mux_oper1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux21~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux21~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux21~0_combout  & ((\cpu|id_stage|reg_file|Mux21~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux21~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [10])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux21~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.datac(\cpu|id_stage|reg_file|Mux21~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux21~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux20~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux20~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [11]) # ((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (((!\cpu|fu|comparator_mux_selB[1]~2_combout  & \cpu|ex_stage|alu|Mux13~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux13~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux20~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux20~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux20~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux20~0_combout  & (\cpu|id_stage|reg_file|Mux52~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux20~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [11]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux20~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|id_stage|reg_file|Mux52~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux20~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux21~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux21~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [10])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux12~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [10]),
	.datac(\cpu|ex_stage|alu|Mux12~8_combout ),
	.datad(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux21~0 .lut_mask = 16'hEE50;
defparam \cpu|id_stage|comp_mux_oper2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux21~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux21~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux21~0_combout  & ((\cpu|id_stage|reg_file|Mux53~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux21~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [10])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux21~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [10]),
	.datac(\cpu|id_stage|reg_file|Mux53~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux21~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux20~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux20~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|fu|comparator_mux_selA[0]~1_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [11])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux13~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [11]),
	.datad(\cpu|ex_stage|alu|Mux13~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux20~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux20~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux20~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux20~0_combout  & (\cpu|id_stage|reg_file|Mux20~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux20~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [11]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux20~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux20~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux20~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~16 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~16_combout  = (\cpu|id_stage|comp_mux_oper1|Mux21~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux21~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux20~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux20~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux21~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux21~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux20~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux20~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux21~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux20~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux21~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~16 .lut_mask = 16'h8421;
defparam \cpu|id_stage|comp|Equal2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux16~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux16~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [15]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux17~11_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux17~11_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux16~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux16~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux16~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux16~0_combout  & ((\cpu|id_stage|reg_file|Mux16~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux16~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [15])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux16~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|id_stage|reg_file|Mux16~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux16~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux17~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux17~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [14])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux16~8_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux17~0 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux17~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux17~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux17~0_combout  & ((\cpu|id_stage|reg_file|Mux17~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux17~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [14])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux17~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|id_stage|reg_file|Mux17~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux17~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux17~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux17~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [14]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux16~8_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [14]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux17~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux17~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux17~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux17~0_combout  & ((\cpu|id_stage|reg_file|Mux49~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux17~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [14])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux17~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datac(\cpu|id_stage|reg_file|Mux49~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux17~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux16~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux16~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (\cpu|fu|comparator_mux_selB[0]~5_combout )) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [15])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux17~11_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [15]),
	.datad(\cpu|ex_stage|alu|Mux17~11_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux16~0 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux16~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux16~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux16~0_combout  & ((\cpu|id_stage|reg_file|Mux48~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux16~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [15])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux16~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [15]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|id_stage|reg_file|Mux48~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux16~1 .lut_mask = 16'hF388;
defparam \cpu|id_stage|comp_mux_oper2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~18 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~18_combout  = (\cpu|id_stage|comp_mux_oper1|Mux16~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux16~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux17~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux17~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux16~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux16~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux17~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux17~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux16~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux17~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux17~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~18 .lut_mask = 16'h8241;
defparam \cpu|id_stage|comp|Equal2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~19 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~19_combout  = (\cpu|id_stage|comp|Equal2~17_combout  & (\cpu|id_stage|comp|Equal2~15_combout  & (\cpu|id_stage|comp|Equal2~16_combout  & \cpu|id_stage|comp|Equal2~18_combout )))

	.dataa(\cpu|id_stage|comp|Equal2~17_combout ),
	.datab(\cpu|id_stage|comp|Equal2~15_combout ),
	.datac(\cpu|id_stage|comp|Equal2~16_combout ),
	.datad(\cpu|id_stage|comp|Equal2~18_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~19 .lut_mask = 16'h8000;
defparam \cpu|id_stage|comp|Equal2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|comp|always0~4 (
// Equation(s):
// \cpu|id_stage|comp|always0~4_combout  = (!\cpu|if_id_buffer|ID_opcode [0] & (\cpu|id_stage|immed_gen|always0~4_combout  & (\cpu|id_stage|immed_gen|always0~2_combout  & \cpu|id_stage|comp|Equal2~19_combout )))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(\cpu|id_stage|immed_gen|always0~4_combout ),
	.datac(\cpu|id_stage|immed_gen|always0~2_combout ),
	.datad(\cpu|id_stage|comp|Equal2~19_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~4 .lut_mask = 16'h4000;
defparam \cpu|id_stage|comp|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux14~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux14~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|fu|comparator_mux_selA[0]~1_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [17])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_stage|alu|Mux19~8_combout )))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux19~8_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux14~0 .lut_mask = 16'hBA98;
defparam \cpu|id_stage|comp_mux_oper1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux14~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux14~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux14~0_combout  & (\cpu|id_stage|reg_file|Mux14~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux14~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [17]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux14~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux14~1_combout ),
	.datab(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux14~1 .lut_mask = 16'hBBC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux14~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux14~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [17])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux19~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [17]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux19~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux14~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux14~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux14~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux14~0_combout  & (\cpu|id_stage|reg_file|Mux46~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux14~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [17]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux14~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux46~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [17]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux14~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux15~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux15~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [16]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux18~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux18~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux15~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux15~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux15~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux15~0_combout  & (\cpu|id_stage|reg_file|Mux47~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux15~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [16]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux15~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux47~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux15~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux15~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux15~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [16]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & 
// (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & \cpu|ex_stage|alu|Mux18~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [16]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|ex_stage|alu|Mux18~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux15~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux15~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux15~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux15~0_combout  & (\cpu|id_stage|reg_file|Mux15~1_combout )) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux15~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [16]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux15~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|id_stage|reg_file|Mux15~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [16]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux15~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~10 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~10_combout  = (\cpu|id_stage|comp_mux_oper1|Mux14~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux14~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux15~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux15~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux14~1_combout  & (!\cpu|id_stage|comp_mux_oper2|Mux14~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux15~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux15~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper1|Mux14~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux14~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux15~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~10 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux9~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux9~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [22])) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|ex_stage|alu|Mux24~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.datac(\cpu|ex_stage|alu|Mux24~8_combout ),
	.datad(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux9~0 .lut_mask = 16'hEE50;
defparam \cpu|id_stage|comp_mux_oper2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux9~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux9~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux9~0_combout  & (\cpu|id_stage|reg_file|Mux41~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux9~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [22]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux9~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|reg_file|Mux41~1_combout ),
	.datac(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux9~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux9~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux9~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [22]))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_stage|alu|Mux24~8_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux24~8_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [22]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux9~0 .lut_mask = 16'hFC0A;
defparam \cpu|id_stage|comp_mux_oper1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux9~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux9~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux9~0_combout  & (\cpu|id_stage|reg_file|Mux9~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux9~0_combout  
// & ((\cpu|mem_wb_buffer|WB_ALU_OUT [22]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux9~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux9~1_combout ),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [22]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux9~1 .lut_mask = 16'hBBC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux8~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux8~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [23]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux25~8_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux25~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux8~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux8~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux8~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux8~0_combout  & ((\cpu|id_stage|reg_file|Mux8~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux8~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [23])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux8~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\cpu|id_stage|reg_file|Mux8~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux8~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux8~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux8~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [23])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux25~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux25~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux8~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux8~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux8~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux8~0_combout  & (\cpu|id_stage|reg_file|Mux40~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux8~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [23]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (\cpu|id_stage|comp_mux_oper2|Mux8~0_combout ))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux8~0_combout ),
	.datac(\cpu|id_stage|reg_file|Mux40~1_combout ),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [23]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux8~1 .lut_mask = 16'hE6C4;
defparam \cpu|id_stage|comp_mux_oper2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~13 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~13_combout  = (\cpu|id_stage|comp_mux_oper2|Mux9~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux9~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux8~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux8~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux9~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux9~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux8~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux8~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux9~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux9~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux8~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~13 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux13~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux13~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [18]) # ((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (((!\cpu|fu|comparator_mux_selB[0]~5_combout  & \cpu|ex_stage|alu|Mux20~10_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux20~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux13~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux13~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux13~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux13~0_combout  & ((\cpu|id_stage|reg_file|Mux45~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux13~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [18])))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux13~0_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.datab(\cpu|id_stage|reg_file|Mux45~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux13~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux13~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux13~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [18])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux20~10_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux20~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux13~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux13~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux13~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux13~0_combout  & ((\cpu|id_stage|reg_file|Mux13~1_combout ))) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux13~0_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [18])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux13~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [18]),
	.datab(\cpu|id_stage|reg_file|Mux13~1_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux13~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux12~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux12~0_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [19]) # ((\cpu|fu|comparator_mux_selB[1]~2_combout )))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (((!\cpu|fu|comparator_mux_selB[1]~2_combout  & \cpu|ex_stage|alu|Mux21~10_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|ex_stage|alu|Mux21~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux12~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux12~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux12~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux12~0_combout  & ((\cpu|id_stage|reg_file|Mux44~1_combout ))) # (!\cpu|id_stage|comp_mux_oper2|Mux12~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [19])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux12~0_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.datab(\cpu|id_stage|reg_file|Mux44~1_combout ),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux12~1 .lut_mask = 16'hCFA0;
defparam \cpu|id_stage|comp_mux_oper2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux12~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux12~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [19]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux21~10_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [19]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux21~10_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux12~0 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|comp_mux_oper1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux12~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux12~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux12~0_combout  & (\cpu|id_stage|reg_file|Mux12~1_combout )) # (!\cpu|id_stage|comp_mux_oper1|Mux12~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [19]))))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux12~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux12~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [19]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux12~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~11 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~11_combout  = (\cpu|id_stage|comp_mux_oper2|Mux13~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux13~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux12~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux12~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux13~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux13~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux12~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux12~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux13~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux13~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux12~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~11 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux11~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux11~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout ) # ((\cpu|mem_wb_buffer|WB_ALU_OUT [20])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux22~8_combout ))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.datad(\cpu|ex_stage|alu|Mux22~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux11~0 .lut_mask = 16'hB9A8;
defparam \cpu|id_stage|comp_mux_oper2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux11~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux11~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux11~0_combout  & (\cpu|id_stage|reg_file|Mux43~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux11~0_combout  & 
// ((\cpu|ex_mem_buffer|MEM_ALU_OUT [20]))))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux11~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux43~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux11~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux11~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux11~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & 
// ((\cpu|fu|comparator_mux_selA[0]~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [20])) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|ex_stage|alu|Mux22~8_combout )))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux22~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux11~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux11~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux11~1_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux11~0_combout  & (\cpu|id_stage|reg_file|Mux11~1_combout )) # 
// (!\cpu|id_stage|comp_mux_oper1|Mux11~0_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [20]))))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux11~0_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|id_stage|reg_file|Mux11~1_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [20]),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux11~1 .lut_mask = 16'hDDA0;
defparam \cpu|id_stage|comp_mux_oper1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux10~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux10~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [21])) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|ex_stage|alu|Mux23~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux23~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux10~0 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux10~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux10~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux10~0_combout  & (\cpu|id_stage|reg_file|Mux42~1_combout )) # (!\cpu|id_stage|comp_mux_oper2|Mux10~0_combout  & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [21]))))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux10~0_combout ))))

	.dataa(\cpu|id_stage|reg_file|Mux42~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.datac(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux10~1 .lut_mask = 16'hAFC0;
defparam \cpu|id_stage|comp_mux_oper2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux10~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux10~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [21]) # ((\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((!\cpu|fu|comparator_mux_selA[0]~1_combout  & \cpu|ex_stage|alu|Mux23~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [21]),
	.datac(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux23~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux10~0 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|comp_mux_oper1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux10~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux10~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux10~0_combout  & ((\cpu|id_stage|reg_file|Mux10~1_combout ))) # (!\cpu|id_stage|comp_mux_oper1|Mux10~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [21])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux10~0_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [21]),
	.datac(\cpu|id_stage|reg_file|Mux10~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux10~1 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~12 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~12_combout  = (\cpu|id_stage|comp_mux_oper2|Mux11~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux11~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux10~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux10~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux11~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux11~1_combout  & (\cpu|id_stage|comp_mux_oper2|Mux10~1_combout  $ (!\cpu|id_stage|comp_mux_oper1|Mux10~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux11~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux11~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux10~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~12 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~14 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~14_combout  = (\cpu|id_stage|comp|Equal2~10_combout  & (\cpu|id_stage|comp|Equal2~13_combout  & (\cpu|id_stage|comp|Equal2~11_combout  & \cpu|id_stage|comp|Equal2~12_combout )))

	.dataa(\cpu|id_stage|comp|Equal2~10_combout ),
	.datab(\cpu|id_stage|comp|Equal2~13_combout ),
	.datac(\cpu|id_stage|comp|Equal2~11_combout ),
	.datad(\cpu|id_stage|comp|Equal2~12_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~14 .lut_mask = 16'h8000;
defparam \cpu|id_stage|comp|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \cpu|id_stage|comp|always0~5 (
// Equation(s):
// \cpu|id_stage|comp|always0~5_combout  = (\cpu|id_stage|comp|Equal2~9_combout  & (\cpu|id_stage|comp|always0~4_combout  & \cpu|id_stage|comp|Equal2~14_combout ))

	.dataa(\cpu|id_stage|comp|Equal2~9_combout ),
	.datab(gnd),
	.datac(\cpu|id_stage|comp|always0~4_combout ),
	.datad(\cpu|id_stage|comp|Equal2~14_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~5 .lut_mask = 16'hA000;
defparam \cpu|id_stage|comp|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \cpu|id_stage|comp|always0~6 (
// Equation(s):
// \cpu|id_stage|comp|always0~6_combout  = (\cpu|id_stage|comp|Equal2~4_combout  & (\cpu|id_stage|comp|Equal2~2_combout  & (\cpu|id_stage|comp|Equal2~3_combout  & \cpu|id_stage|comp|always0~5_combout )))

	.dataa(\cpu|id_stage|comp|Equal2~4_combout ),
	.datab(\cpu|id_stage|comp|Equal2~2_combout ),
	.datac(\cpu|id_stage|comp|Equal2~3_combout ),
	.datad(\cpu|id_stage|comp|always0~5_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~6 .lut_mask = 16'h8000;
defparam \cpu|id_stage|comp|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \cpu|id_stage|comp|PC_src[1]~2 (
// Equation(s):
// \cpu|id_stage|comp|PC_src[1]~2_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|id_stage|comp|always0~7_combout  $ (\cpu|id_stage|comp|always0~6_combout  $ (\cpu|id_stage|comp|always0~9_combout ))))

	.dataa(\cpu|id_stage|comp|always0~7_combout ),
	.datab(\cpu|id_stage|comp|always0~6_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|always0~9_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|PC_src[1]~2 .lut_mask = 16'h0906;
defparam \cpu|id_stage|comp|PC_src[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~108 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~108_combout  = (\cpu|id_stage|immed_gen|Immed[21]~6_combout  & (\cpu|id_stage|comp|PC_src[1]~2_combout  & ((!\cpu|id_stage|immed_gen|always0~3_combout ) # (!\cpu|if_id_buffer|ID_opcode [6]))))

	.dataa(\cpu|if_id_buffer|ID_opcode [6]),
	.datab(\cpu|id_stage|immed_gen|Immed[21]~6_combout ),
	.datac(\cpu|id_stage|comp|PC_src[1]~2_combout ),
	.datad(\cpu|id_stage|immed_gen|always0~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~108 .lut_mask = 16'h40C0;
defparam \cpu|id_stage|target_address|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~237 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~237_combout  = (!\cpu|EDU|excep_flag~q  & (\KEY[0]~input_o  & \cpu|id_stage|target_address|Add0~232_combout ))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|id_stage|target_address|Add0~232_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~237 .lut_mask = 16'h5000;
defparam \cpu|id_stage|target_address|Add0~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \cpu|if_stage|pc_reg|addr_out[28] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_stage|target_address|Add0~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[28] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \cpu|if_id_buffer|ID_PC[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|if_stage|pc_reg|addr_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_PC[28] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_PC~26 (
// Equation(s):
// \cpu|id_ex_buffer|EX_PC~26_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_PC [28])

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(gnd),
	.datac(\cpu|if_id_buffer|ID_PC [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC~26 .lut_mask = 16'h5050;
defparam \cpu|id_ex_buffer|EX_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \cpu|id_ex_buffer|EX_PC[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_PC~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_PC[28] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux3~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux3~0_combout  = (\cpu|fu|forwardA[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [28]) # ((\cpu|fu|forwardA[1]~6_combout )))) # (!\cpu|fu|forwardA[0]~5_combout  & (((\cpu|id_ex_buffer|EX_PC [28] & !\cpu|fu|forwardA[1]~6_combout 
// ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.datab(\cpu|fu|forwardA[0]~5_combout ),
	.datac(\cpu|id_ex_buffer|EX_PC [28]),
	.datad(\cpu|fu|forwardA[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux3~0 .lut_mask = 16'hCCB8;
defparam \cpu|ex_stage|alu_oper1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs1~26 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs1~26_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux3~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(\cpu|id_stage|reg_file|Mux3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1~26 .lut_mask = 16'h3030;
defparam \cpu|id_ex_buffer|EX_rs1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \cpu|id_ex_buffer|EX_rs1[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rs1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs1[28] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \cpu|ex_stage|alu_oper1|Mux3~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper1|Mux3~1_combout  = (\cpu|ex_stage|alu_oper1|Mux3~0_combout  & (((\cpu|id_ex_buffer|EX_rs1 [28])) # (!\cpu|fu|forwardA[1]~6_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux3~0_combout  & (\cpu|fu|forwardA[1]~6_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [28])))

	.dataa(\cpu|ex_stage|alu_oper1|Mux3~0_combout ),
	.datab(\cpu|fu|forwardA[1]~6_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.datad(\cpu|id_ex_buffer|EX_rs1 [28]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper1|Mux3~1 .lut_mask = 16'hEA62;
defparam \cpu|ex_stage|alu_oper1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~81 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~81_combout  = (\cpu|ex_stage|alu_oper2|Mux28~combout  & ((\cpu|ex_stage|alu|ShiftLeft0~79_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~80_combout ))

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~80_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~79_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~81 .lut_mask = 16'hF0CC;
defparam \cpu|ex_stage|alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|concat~0 (
// Equation(s):
// \cpu|ex_stage|alu|concat~0_combout  = \cpu|ex_stage|alu_oper2|Mux3~1_combout  $ (\cpu|ex_stage|alu_oper1|Mux3~1_combout )

	.dataa(gnd),
	.datab(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|concat~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|concat~0 .lut_mask = 16'h33CC;
defparam \cpu|ex_stage|alu|concat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~2_combout  = (\cpu|ex_stage|alu|Mux31~5_combout  & ((\cpu|ex_stage|alu|Mux31~6_combout  & ((\cpu|ex_stage|alu|ShiftRight0~26_combout ))) # (!\cpu|ex_stage|alu|Mux31~6_combout  & (\cpu|ex_stage|alu|concat~0_combout )))) # 
// (!\cpu|ex_stage|alu|Mux31~5_combout  & (((!\cpu|ex_stage|alu|Mux31~6_combout ))))

	.dataa(\cpu|ex_stage|alu|concat~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~5_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~6_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~2 .lut_mask = 16'hCB0B;
defparam \cpu|ex_stage|alu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~0 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~0_combout  = (\cpu|ex_stage|alu|Mux31~3_combout  & ((\cpu|ex_stage|alu|Mux31~2_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~12_combout )))) # (!\cpu|ex_stage|alu|Mux31~3_combout  & (!\cpu|ex_stage|alu|Mux31~2_combout  & 
// (\cpu|ex_stage|alu|ShiftLeft0~82_combout )))

	.dataa(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~82_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~0 .lut_mask = 16'hBA98;
defparam \cpu|ex_stage|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~1 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~1_combout  = (\cpu|ex_stage|alu|Mux30~0_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~83_combout ) # (!\cpu|ex_stage|alu|Mux31~2_combout )))) # (!\cpu|ex_stage|alu|Mux30~0_combout  & (\cpu|ex_stage|alu|ShiftLeft0~55_combout  & 
// ((\cpu|ex_stage|alu|Mux31~2_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux30~0_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~55_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~83_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~1 .lut_mask = 16'hE4AA;
defparam \cpu|ex_stage|alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~3_combout  = (\cpu|ex_stage|alu|Mux30~2_combout  & (((\cpu|ex_stage|alu|Mux30~1_combout ) # (\cpu|ex_stage|alu|Mux31~4_combout )))) # (!\cpu|ex_stage|alu|Mux30~2_combout  & (\cpu|ex_stage|alu|ShiftLeft0~81_combout  & 
// ((!\cpu|ex_stage|alu|Mux31~4_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~81_combout ),
	.datab(\cpu|ex_stage|alu|Mux30~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux30~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~3 .lut_mask = 16'hCCE2;
defparam \cpu|ex_stage|alu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~4_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu|Mux30~3_combout  & \cpu|ex_stage|alu|Mux31~7_combout )))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & ((\cpu|ex_stage|alu|Add0~87_combout ) # 
// ((!\cpu|ex_stage|alu|Mux31~7_combout ))))

	.dataa(\cpu|ex_stage|alu|Add0~87_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datac(\cpu|ex_stage|alu|Mux30~3_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~7_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~4 .lut_mask = 16'hE233;
defparam \cpu|ex_stage|alu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~5_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper1|Mux3~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux3~1_combout ) # (!\cpu|ex_stage|alu|Mux30~4_combout ))) # (!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & 
// (!\cpu|ex_stage|alu|Mux30~4_combout  & \cpu|ex_stage|alu_oper2|Mux3~1_combout )))) # (!\cpu|ex_stage|alu|Mux33~10_combout  & (((\cpu|ex_stage|alu|Mux30~4_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux30~4_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~5 .lut_mask = 16'hDA58;
defparam \cpu|ex_stage|alu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux30~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux30~6_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (((!\cpu|ex_stage|alu_oper1|Mux3~1_combout  & !\cpu|ex_stage|alu_oper2|Mux3~1_combout )))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (\cpu|ex_stage|alu|Mux30~5_combout ))

	.dataa(\cpu|ex_stage|alu|Mux31~1_combout ),
	.datab(\cpu|ex_stage|alu|Mux30~5_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux3~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux30~6 .lut_mask = 16'h444E;
defparam \cpu|ex_stage|alu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[28] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~29 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~29_combout  = (\cpu|id_stage|reg_file|Mux35~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|id_stage|reg_file|Mux35~1_combout ),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~29 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_rs2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \cpu|id_ex_buffer|EX_rs2[28] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[28] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux3~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux3~0_combout  = (\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (((\cpu|id_ex_buffer|EX_rs2 [28] & !\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux5~0_combout ) # 
// ((\cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [28]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux3~0 .lut_mask = 16'h33E2;
defparam \cpu|ex_stage|alu_oper2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux3~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux3~1_combout  = (\cpu|ex_stage|alu_oper2|Mux3~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [28]) # ((!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux3~0_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [28] & 
// \cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [28]),
	.datab(\cpu|ex_stage|alu_oper2|Mux3~0_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [28]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux3~1 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu_oper2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux32~0 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux32~0_combout  = (\cpu|if_id_buffer|ID_rs2_ind [0] & ((\cpu|if_id_buffer|ID_rs2_ind [1] & (\cpu|id_stage|reg_file|reg_file[3][31]~q )) # (!\cpu|if_id_buffer|ID_rs2_ind [1] & ((\cpu|id_stage|reg_file|reg_file[1][31]~q )))))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|id_stage|reg_file|reg_file[3][31]~q ),
	.datac(\cpu|id_stage|reg_file|reg_file[1][31]~q ),
	.datad(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux32~0 .lut_mask = 16'hD800;
defparam \cpu|id_stage|reg_file|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \cpu|id_stage|reg_file|Mux32~1 (
// Equation(s):
// \cpu|id_stage|reg_file|Mux32~1_combout  = (\cpu|id_stage|reg_file|Mux32~0_combout ) # ((\cpu|if_id_buffer|ID_rs2_ind [1] & (!\cpu|if_id_buffer|ID_rs2_ind [0] & \cpu|id_stage|reg_file|reg_file[2][31]~q )))

	.dataa(\cpu|if_id_buffer|ID_rs2_ind [1]),
	.datab(\cpu|if_id_buffer|ID_rs2_ind [0]),
	.datac(\cpu|id_stage|reg_file|reg_file[2][31]~q ),
	.datad(\cpu|id_stage|reg_file|Mux32~0_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|reg_file|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|reg_file|Mux32~1 .lut_mask = 16'hFF20;
defparam \cpu|id_stage|reg_file|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~26 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~26_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|id_stage|reg_file|Mux32~1_combout )

	.dataa(gnd),
	.datab(\cpu|EDU|excep_flag~q ),
	.datac(gnd),
	.datad(\cpu|id_stage|reg_file|Mux32~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~26 .lut_mask = 16'h3300;
defparam \cpu|id_ex_buffer|EX_rs2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \cpu|id_ex_buffer|EX_rs2[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[31] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux0~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux0~0_combout  = (\cpu|fu|forwardB[1]~4_combout  & (((!\cpu|ex_stage|alu_oper2|Mux13~1_combout )))) # (!\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|id_ex_buffer|EX_rs2 [31]))) # 
// (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|ex_stage|alu_oper2|Mux5~0_combout ))))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux5~0_combout ),
	.datac(\cpu|id_ex_buffer|EX_rs2 [31]),
	.datad(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux0~0 .lut_mask = 16'h50EE;
defparam \cpu|ex_stage|alu_oper2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux0~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux0~1_combout  = (\cpu|ex_stage|alu_oper2|Mux0~0_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [31]) # ((!\cpu|fu|forwardB[1]~4_combout )))) # (!\cpu|ex_stage|alu_oper2|Mux0~0_combout  & (((\cpu|mem_wb_buffer|WB_ALU_OUT [31] & 
// \cpu|fu|forwardB[1]~4_combout ))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.datab(\cpu|ex_stage|alu_oper2|Mux0~0_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux0~1 .lut_mask = 16'hB8CC;
defparam \cpu|ex_stage|alu_oper2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~28 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~28_combout  = (\cpu|ex_stage|alu_oper2|Mux2~1_combout ) # ((\cpu|ex_stage|alu_oper2|Mux1~1_combout ) # ((\cpu|ex_stage|alu_oper2|Mux0~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux14~combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux2~1_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux1~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux14~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~28 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftLeft0~29 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftLeft0~29_combout  = (\cpu|ex_stage|alu_oper2|Mux3~1_combout ) # ((\cpu|ex_stage|alu|ShiftLeft0~28_combout ) # ((\cpu|ex_stage|alu_oper2|Mux5~2_combout ) # (\cpu|ex_stage|alu_oper2|Mux4~1_combout )))

	.dataa(\cpu|ex_stage|alu_oper2|Mux3~1_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~28_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux5~2_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftLeft0~29 .lut_mask = 16'hFFFE;
defparam \cpu|ex_stage|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \cpu|ex_stage|alu|ShiftRight0~11 (
// Equation(s):
// \cpu|ex_stage|alu|ShiftRight0~11_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~29_combout  & (!\cpu|ex_stage|alu|ShiftLeft0~26_combout  & (!\cpu|ex_stage|alu_oper2|Mux27~combout  & !\cpu|ex_stage|alu|ShiftLeft0~27_combout )))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~29_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~26_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux27~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|ShiftRight0~11 .lut_mask = 16'h0001;
defparam \cpu|ex_stage|alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~14 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~14_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [0]) # (!\cpu|ex_stage|alu|ShiftRight0~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu|ShiftRight0~11_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~14 .lut_mask = 16'hFF0F;
defparam \cpu|ex_stage|alu|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~18 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~18_combout  = (!\cpu|ex_stage|alu|ShiftLeft0~30_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout  & (\cpu|ex_stage|alu|ShiftLeft0~92_combout )) # (!\cpu|ex_stage|alu_oper2|Mux28~combout  & 
// ((\cpu|ex_stage|alu|ShiftLeft0~93_combout )))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~92_combout ),
	.datab(\cpu|ex_stage|alu|ShiftLeft0~30_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~18 .lut_mask = 16'h2320;
defparam \cpu|ex_stage|alu|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~19 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~19_combout  = (\cpu|ex_stage|alu|Mux33~16_combout  & ((\cpu|ex_stage|alu|Mux33~15_combout  & ((\cpu|ex_stage|alu|ShiftRight0~27_combout ))) # (!\cpu|ex_stage|alu|Mux33~15_combout  & (\cpu|ex_stage|alu|Mux33~18_combout )))) # 
// (!\cpu|ex_stage|alu|Mux33~16_combout  & (((!\cpu|ex_stage|alu|Mux33~15_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~18_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~16_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~15_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~19 .lut_mask = 16'hCB0B;
defparam \cpu|ex_stage|alu|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~20 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~20_combout  = (\cpu|ex_stage|alu|Mux33~13_combout  & (((!\cpu|ex_stage|alu|Mux33~11_combout )))) # (!\cpu|ex_stage|alu|Mux33~13_combout  & ((\cpu|ex_stage|alu|Mux33~11_combout  & ((\cpu|ex_stage|alu_oper1|Mux0~1_combout ))) # 
// (!\cpu|ex_stage|alu|Mux33~11_combout  & (\cpu|ex_stage|alu|ShiftLeft0~87_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftLeft0~87_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~13_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~11_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~20 .lut_mask = 16'h0CFA;
defparam \cpu|ex_stage|alu|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~21 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~21_combout  = (\cpu|ex_stage|alu|Mux33~20_combout  & (((\cpu|ex_stage|alu|ShiftLeft0~77_combout ) # (!\cpu|ex_stage|alu|Mux33~13_combout )))) # (!\cpu|ex_stage|alu|Mux33~20_combout  & (\cpu|ex_stage|alu_oper1|Mux1~1_combout  & 
// (\cpu|ex_stage|alu|Mux33~13_combout )))

	.dataa(\cpu|ex_stage|alu|Mux33~20_combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux1~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~13_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~21 .lut_mask = 16'hEA4A;
defparam \cpu|ex_stage|alu|Mux33~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~22 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~22_combout  = (\cpu|ex_stage|alu|Mux33~14_combout  & (\cpu|ex_stage|alu|Mux33~19_combout )) # (!\cpu|ex_stage|alu|Mux33~14_combout  & ((\cpu|ex_stage|alu|Mux33~19_combout  & (\cpu|ex_stage|alu|Mux33~21_combout )) # 
// (!\cpu|ex_stage|alu|Mux33~19_combout  & ((\cpu|ex_stage|alu|ShiftLeft0~94_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux33~14_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~19_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~21_combout ),
	.datad(\cpu|ex_stage|alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~22 .lut_mask = 16'hD9C8;
defparam \cpu|ex_stage|alu|Mux33~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~23 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~23_combout  = (\cpu|ex_stage|alu|Mux31~14_combout  & (((!\cpu|ex_stage|alu_oper2|Mux0~1_combout  & !\cpu|ex_stage|alu_oper1|Mux0~1_combout )))) # (!\cpu|ex_stage|alu|Mux31~14_combout  & (\cpu|ex_stage|alu|Mux33~22_combout ))

	.dataa(\cpu|ex_stage|alu|Mux33~22_combout ),
	.datab(\cpu|ex_stage|alu|Mux31~14_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~23 .lut_mask = 16'h222E;
defparam \cpu|ex_stage|alu|Mux33~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~26 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~26_combout  = (\cpu|ex_stage|alu_oper|ALU_OP [2] & (!\cpu|ex_stage|alu_oper|ALU_OP [1] & (\cpu|ex_stage|alu_oper2|Mux0~1_combout  $ (!\cpu|ex_stage|alu_oper1|Mux0~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datab(\cpu|ex_stage|alu_oper|ALU_OP [1]),
	.datac(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.datad(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~26 .lut_mask = 16'h2002;
defparam \cpu|ex_stage|alu|Mux33~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~24 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~24_combout  = (!\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu|Mux33~12_combout  & (\cpu|ex_stage|alu|Mux33~23_combout )) # (!\cpu|ex_stage|alu|Mux33~12_combout  & ((!\cpu|ex_stage|alu|Mux33~26_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~23_combout ),
	.datac(\cpu|ex_stage|alu|Mux33~26_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~12_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~24 .lut_mask = 16'h4405;
defparam \cpu|ex_stage|alu|Mux33~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~17 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~17_combout  = (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [0] & ((\cpu|ex_stage|alu_oper1|Mux0~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux0~1_combout ))) # (!\cpu|ex_stage|alu_oper|ALU_OP [0] & 
// (\cpu|ex_stage|alu_oper1|Mux0~1_combout  & \cpu|ex_stage|alu_oper2|Mux0~1_combout ))))

	.dataa(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.datab(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datac(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~17 .lut_mask = 16'hE800;
defparam \cpu|ex_stage|alu|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~95 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~95_combout  = \cpu|ex_stage|alu_oper2|Mux0~1_combout  $ (\cpu|ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|ex_stage|alu_oper2|Mux0~1_combout ),
	.datad(\cpu|ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~95 .lut_mask = 16'h0FF0;
defparam \cpu|ex_stage|alu|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Add0~96 (
// Equation(s):
// \cpu|ex_stage|alu|Add0~96_combout  = \cpu|ex_stage|alu_oper1|Mux0~1_combout  $ (\cpu|ex_stage|alu|Add0~94  $ (!\cpu|ex_stage|alu|Add0~95_combout ))

	.dataa(\cpu|ex_stage|alu_oper1|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ex_stage|alu|Add0~95_combout ),
	.cin(\cpu|ex_stage|alu|Add0~94 ),
	.combout(\cpu|ex_stage|alu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Add0~96 .lut_mask = 16'h5AA5;
defparam \cpu|ex_stage|alu|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux33~25 (
// Equation(s):
// \cpu|ex_stage|alu|Mux33~25_combout  = (\cpu|ex_stage|alu|Mux33~17_combout ) # ((\cpu|ex_stage|alu|Mux33~24_combout  & ((\cpu|ex_stage|alu_oper|ALU_OP [2]) # (\cpu|ex_stage|alu|Add0~96_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux33~24_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~17_combout ),
	.datac(\cpu|ex_stage|alu_oper|ALU_OP [2]),
	.datad(\cpu|ex_stage|alu|Add0~96_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux33~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux33~25 .lut_mask = 16'hEEEC;
defparam \cpu|ex_stage|alu|Mux33~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[31] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|ex_stage|alu|Mux33~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[31] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux0~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux0~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|reg_file|Mux32~1_combout ) # (!\cpu|fu|comparator_mux_selB[0]~5_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [31] & (\cpu|fu|comparator_mux_selB[0]~5_combout )))

	.dataa(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|reg_file|Mux32~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux0~0 .lut_mask = 16'hEA4A;
defparam \cpu|id_stage|comp_mux_oper2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux0~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux0~1_combout  = (\cpu|fu|comparator_mux_selB[0]~5_combout  & (\cpu|id_stage|comp_mux_oper2|Mux0~0_combout )) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux0~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [31])) # (!\cpu|id_stage|comp_mux_oper2|Mux0~0_combout  & ((\cpu|ex_stage|alu|Mux33~25_combout )))))

	.dataa(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datab(\cpu|id_stage|comp_mux_oper2|Mux0~0_combout ),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.datad(\cpu|ex_stage|alu|Mux33~25_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux0~1 .lut_mask = 16'hD9C8;
defparam \cpu|id_stage|comp_mux_oper2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux0~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux0~0_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (((\cpu|id_stage|reg_file|Mux0~1_combout ) # (!\cpu|fu|comparator_mux_selA[0]~1_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [31] & ((\cpu|fu|comparator_mux_selA[0]~1_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [31]),
	.datac(\cpu|id_stage|reg_file|Mux0~1_combout ),
	.datad(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux0~0 .lut_mask = 16'hE4AA;
defparam \cpu|id_stage|comp_mux_oper1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux0~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux0~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux0~0_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux0~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [31])) # (!\cpu|id_stage|comp_mux_oper1|Mux0~0_combout  & ((\cpu|ex_stage|alu|Mux33~25_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [31]),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux0~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux33~25_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux0~1 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux1~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux1~0_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & ((\cpu|id_stage|reg_file|Mux1~1_combout ))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [30])))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.datac(\cpu|id_stage|reg_file|Mux1~1_combout ),
	.datad(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux1~0 .lut_mask = 16'hF588;
defparam \cpu|id_stage|comp_mux_oper1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper1|Mux1~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper1|Mux1~1_combout  = (\cpu|fu|comparator_mux_selA[0]~1_combout  & (((\cpu|id_stage|comp_mux_oper1|Mux1~0_combout )))) # (!\cpu|fu|comparator_mux_selA[0]~1_combout  & ((\cpu|id_stage|comp_mux_oper1|Mux1~0_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [30])) # (!\cpu|id_stage|comp_mux_oper1|Mux1~0_combout  & ((\cpu|ex_stage|alu|Mux32~8_combout )))))

	.dataa(\cpu|fu|comparator_mux_selA[0]~1_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux1~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux32~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper1|Mux1~1 .lut_mask = 16'hE5E0;
defparam \cpu|id_stage|comp_mux_oper1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux1~0 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux1~0_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|fu|comparator_mux_selB[0]~5_combout  & ((\cpu|id_stage|reg_file|Mux33~1_combout ))) # (!\cpu|fu|comparator_mux_selB[0]~5_combout  & 
// (\cpu|mem_wb_buffer|WB_ALU_OUT [30])))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|fu|comparator_mux_selB[0]~5_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [30]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|fu|comparator_mux_selB[0]~5_combout ),
	.datad(\cpu|id_stage|reg_file|Mux33~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux1~0 .lut_mask = 16'hF838;
defparam \cpu|id_stage|comp_mux_oper2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \cpu|id_stage|comp_mux_oper2|Mux1~1 (
// Equation(s):
// \cpu|id_stage|comp_mux_oper2|Mux1~1_combout  = (\cpu|fu|comparator_mux_selB[1]~2_combout  & (((\cpu|id_stage|comp_mux_oper2|Mux1~0_combout )))) # (!\cpu|fu|comparator_mux_selB[1]~2_combout  & ((\cpu|id_stage|comp_mux_oper2|Mux1~0_combout  & 
// (\cpu|ex_mem_buffer|MEM_ALU_OUT [30])) # (!\cpu|id_stage|comp_mux_oper2|Mux1~0_combout  & ((\cpu|ex_stage|alu|Mux32~8_combout )))))

	.dataa(\cpu|ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\cpu|fu|comparator_mux_selB[1]~2_combout ),
	.datac(\cpu|id_stage|comp_mux_oper2|Mux1~0_combout ),
	.datad(\cpu|ex_stage|alu|Mux32~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp_mux_oper2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp_mux_oper2|Mux1~1 .lut_mask = 16'hE3E0;
defparam \cpu|id_stage|comp_mux_oper2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \cpu|id_stage|comp|Equal2~4 (
// Equation(s):
// \cpu|id_stage|comp|Equal2~4_combout  = (\cpu|id_stage|comp_mux_oper2|Mux0~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux0~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux1~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux1~1_combout )))) # 
// (!\cpu|id_stage|comp_mux_oper2|Mux0~1_combout  & (!\cpu|id_stage|comp_mux_oper1|Mux0~1_combout  & (\cpu|id_stage|comp_mux_oper1|Mux1~1_combout  $ (!\cpu|id_stage|comp_mux_oper2|Mux1~1_combout ))))

	.dataa(\cpu|id_stage|comp_mux_oper2|Mux0~1_combout ),
	.datab(\cpu|id_stage|comp_mux_oper1|Mux0~1_combout ),
	.datac(\cpu|id_stage|comp_mux_oper1|Mux1~1_combout ),
	.datad(\cpu|id_stage|comp_mux_oper2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal2~4 .lut_mask = 16'h9009;
defparam \cpu|id_stage|comp|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \cpu|id_stage|comp|always0~8 (
// Equation(s):
// \cpu|id_stage|comp|always0~8_combout  = (((!\cpu|id_stage|comp|Equal2~14_combout ) # (!\cpu|id_stage|comp|Equal2~2_combout )) # (!\cpu|id_stage|comp|Equal2~19_combout )) # (!\cpu|id_stage|comp|Equal2~9_combout )

	.dataa(\cpu|id_stage|comp|Equal2~9_combout ),
	.datab(\cpu|id_stage|comp|Equal2~19_combout ),
	.datac(\cpu|id_stage|comp|Equal2~2_combout ),
	.datad(\cpu|id_stage|comp|Equal2~14_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~8 .lut_mask = 16'h7FFF;
defparam \cpu|id_stage|comp|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \cpu|id_stage|comp|always0~9 (
// Equation(s):
// \cpu|id_stage|comp|always0~9_combout  = (\cpu|id_stage|comp|always0~11_combout  & (((\cpu|id_stage|comp|always0~8_combout ) # (!\cpu|id_stage|comp|Equal2~3_combout )) # (!\cpu|id_stage|comp|Equal2~4_combout )))

	.dataa(\cpu|id_stage|comp|always0~11_combout ),
	.datab(\cpu|id_stage|comp|Equal2~4_combout ),
	.datac(\cpu|id_stage|comp|Equal2~3_combout ),
	.datad(\cpu|id_stage|comp|always0~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|always0~9 .lut_mask = 16'hAA2A;
defparam \cpu|id_stage|comp|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \cpu|id_stage|comp|PC_src~3 (
// Equation(s):
// \cpu|id_stage|comp|PC_src~3_combout  = \cpu|id_stage|comp|always0~9_combout  $ (\cpu|id_stage|comp|always0~6_combout  $ (((\cpu|id_stage|comp|Equal7~0_combout ) # (\cpu|id_stage|comp|Equal5~0_combout ))))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|always0~9_combout ),
	.datac(\cpu|id_stage|comp|Equal5~0_combout ),
	.datad(\cpu|id_stage|comp|always0~6_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|PC_src~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|PC_src~3 .lut_mask = 16'hC936;
defparam \cpu|id_stage|comp|PC_src~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~82 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~82_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|id_stage|immed_gen|Immed[0]~5_combout  & (\cpu|if_id_buffer|ID_INST [3] & \cpu|id_stage|comp|PC_src~3_combout )))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|id_stage|immed_gen|Immed[0]~5_combout ),
	.datac(\cpu|if_id_buffer|ID_INST [3]),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~82 .lut_mask = 16'h4000;
defparam \cpu|id_stage|target_address|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~3 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~3_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~86_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\cpu|id_stage|target_address|Add0~86_combout ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~3 .lut_mask = 16'hAAA0;
defparam \cpu|if_stage|pc_reg|addr_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \cpu|if_stage|pc_reg|addr_out[3] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[3] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~3 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~3_combout  = (!\cpu|if_stage|pc_reg|addr_out [3] & ((\cpu|if_stage|pc_reg|addr_out [0] & ((!\cpu|if_stage|pc_reg|addr_out [2]))) # (!\cpu|if_stage|pc_reg|addr_out [0] & (!\cpu|if_stage|pc_reg|addr_out [1] & 
// \cpu|if_stage|pc_reg|addr_out [2]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [0]),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|if_stage|pc_reg|addr_out [2]),
	.datad(\cpu|if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~3 .lut_mask = 16'h001A;
defparam \cpu|if_stage|inst_mem|inst_mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~4 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~4_combout  = (\cpu|if_stage|inst_mem|inst_mem~3_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|if_stage|inst_mem|inst_mem~3_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~4 .lut_mask = 16'hF000;
defparam \cpu|if_stage|inst_mem|inst_mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \cpu|if_id_buffer|ID_rs1_ind~3 (
// Equation(s):
// \cpu|if_id_buffer|ID_rs1_ind~3_combout  = (\cpu|if_stage|inst_mem|inst_mem~4_combout  & (!\cpu|if_stage|inst_mem|inst_mem~2_combout  & (!\cpu|if_stage|inst_mem|inst_mem~5_combout  & !\cpu|if_id_buffer|Equal0~0_combout )))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~4_combout ),
	.datab(\cpu|if_stage|inst_mem|inst_mem~2_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.datad(\cpu|if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_rs1_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs1_ind~3 .lut_mask = 16'h0002;
defparam \cpu|if_id_buffer|ID_rs1_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \cpu|if_id_buffer|ID_rs1_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_rs1_ind~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rs1_ind[1] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \cpu|fu|always1~2 (
// Equation(s):
// \cpu|fu|always1~2_combout  = (\cpu|id_ex_buffer|EX_regwrite~q  & ((\cpu|id_ex_buffer|EX_rd_ind [0] & (\cpu|if_id_buffer|ID_rs1_ind [0])) # (!\cpu|id_ex_buffer|EX_rd_ind [0] & (!\cpu|if_id_buffer|ID_rs1_ind [0] & \cpu|id_ex_buffer|EX_rd_ind [1]))))

	.dataa(\cpu|id_ex_buffer|EX_rd_ind [0]),
	.datab(\cpu|id_ex_buffer|EX_regwrite~q ),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [0]),
	.datad(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|fu|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always1~2 .lut_mask = 16'h8480;
defparam \cpu|fu|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \cpu|fu|always1~3 (
// Equation(s):
// \cpu|fu|always1~3_combout  = (\cpu|fu|always1~2_combout  & (\cpu|id_ex_buffer|EX_rd_ind [1] $ (!\cpu|if_id_buffer|ID_rs1_ind [1])))

	.dataa(gnd),
	.datab(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.datac(\cpu|if_id_buffer|ID_rs1_ind [1]),
	.datad(\cpu|fu|always1~2_combout ),
	.cin(gnd),
	.combout(\cpu|fu|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|always1~3 .lut_mask = 16'hC300;
defparam \cpu|fu|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4 (
// Equation(s):
// \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  = (!\cpu|fu|always1~3_combout  & (\cpu|id_stage|comp|Equal7~0_combout  & \cpu|fu|always1~1_combout ))

	.dataa(gnd),
	.datab(\cpu|fu|always1~3_combout ),
	.datac(\cpu|id_stage|comp|Equal7~0_combout ),
	.datad(\cpu|fu|always1~1_combout ),
	.cin(gnd),
	.combout(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4 .lut_mask = 16'h3000;
defparam \cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~77 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~77_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|ex_mem_buffer|MEM_ALU_OUT [2]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & \cpu|ex_stage|alu|Mux4~8_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_stage|alu|Mux4~8_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~77 .lut_mask = 16'hADA8;
defparam \cpu|id_stage|target_address|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~78 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~78_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~77_combout  & ((\cpu|id_stage|reg_file|Mux29~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~77_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [2])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~77_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datac(\cpu|id_stage|reg_file|Mux29~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~77_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~78 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~255 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~255_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~78_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [2])))

	.dataa(\cpu|id_stage|comp|Equal7~0_combout ),
	.datab(\cpu|id_stage|comp|Equal5~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [2]),
	.datad(\cpu|id_stage|target_address|Add0~78_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~255 .lut_mask = 16'hBA10;
defparam \cpu|id_stage|target_address|Add0~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~79 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~79_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [2])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~255_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [2]))))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_stage|pc_reg|addr_out [2]),
	.datac(\cpu|id_stage|target_address|Add0~255_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~79 .lut_mask = 16'hD8CC;
defparam \cpu|id_stage|target_address|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~2 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~2_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~80_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~80_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~2 .lut_mask = 16'hA8A8;
defparam \cpu|if_stage|pc_reg|addr_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \cpu|if_stage|pc_reg|addr_out[2] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[2] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~5 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~5_combout  = (\cpu|if_stage|pc_reg|addr_out [0] & (\cpu|if_stage|inst_mem|inst_mem~0_combout  & (!\cpu|if_stage|pc_reg|addr_out [2] & !\cpu|if_stage|pc_reg|addr_out [3])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [0]),
	.datab(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datac(\cpu|if_stage|pc_reg|addr_out [2]),
	.datad(\cpu|if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~5 .lut_mask = 16'h0008;
defparam \cpu|if_stage|inst_mem|inst_mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~7 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~7_combout  = (\cpu|if_stage|pc_reg|addr_out [1] & \cpu|if_stage|inst_mem|inst_mem~5_combout )

	.dataa(gnd),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~7 .lut_mask = 16'hC0C0;
defparam \cpu|if_stage|inst_mem|inst_mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \cpu|if_id_buffer|ID_opcode[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|inst_mem|inst_mem~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode[2] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~76 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~76_combout  = (!\cpu|EDU|excep_flag~q  & (\cpu|if_id_buffer|ID_opcode [2] & (\cpu|id_stage|immed_gen|Immed~4_combout  & \cpu|id_stage|comp|PC_src~3_combout )))

	.dataa(\cpu|EDU|excep_flag~q ),
	.datab(\cpu|if_id_buffer|ID_opcode [2]),
	.datac(\cpu|id_stage|immed_gen|Immed~4_combout ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~76 .lut_mask = 16'h4000;
defparam \cpu|id_stage|target_address|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~5 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~5_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~96_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\cpu|id_stage|target_address|Add0~96_combout ),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~5 .lut_mask = 16'hAA88;
defparam \cpu|if_stage|pc_reg|addr_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \cpu|if_stage|pc_reg|addr_out[5] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[5] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~0 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~0_combout  = (!\cpu|if_stage|pc_reg|addr_out [5] & (!\cpu|if_stage|pc_reg|addr_out [7] & (!\cpu|if_stage|pc_reg|addr_out [4] & !\cpu|if_stage|pc_reg|addr_out [6])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [5]),
	.datab(\cpu|if_stage|pc_reg|addr_out [7]),
	.datac(\cpu|if_stage|pc_reg|addr_out [4]),
	.datad(\cpu|if_stage|pc_reg|addr_out [6]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~0 .lut_mask = 16'h0001;
defparam \cpu|if_stage|inst_mem|inst_mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \cpu|if_id_buffer|Equal0~0 (
// Equation(s):
// \cpu|if_id_buffer|Equal0~0_combout  = (\cpu|if_stage|inst_mem|inst_mem~6_combout  & (((\cpu|if_stage|pc_reg|addr_out [1] & \cpu|if_stage|inst_mem|inst_mem~5_combout )))) # (!\cpu|if_stage|inst_mem|inst_mem~6_combout  & 
// ((\cpu|if_stage|inst_mem|inst_mem~0_combout ) # ((\cpu|if_stage|pc_reg|addr_out [1] & \cpu|if_stage|inst_mem|inst_mem~5_combout ))))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~6_combout ),
	.datab(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.datac(\cpu|if_stage|pc_reg|addr_out [1]),
	.datad(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|Equal0~0 .lut_mask = 16'hF444;
defparam \cpu|if_id_buffer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N1
dffeas \cpu|if_id_buffer|ID_opcode[6] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode[6] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \cpu|id_stage|comp|Equal7~0 (
// Equation(s):
// \cpu|id_stage|comp|Equal7~0_combout  = (\cpu|if_id_buffer|ID_opcode [3] & (!\cpu|if_id_buffer|ID_opcode [6] & (\cpu|id_stage|immed_gen|Equal0~0_combout  & !\cpu|if_id_buffer|ID_opcode [1])))

	.dataa(\cpu|if_id_buffer|ID_opcode [3]),
	.datab(\cpu|if_id_buffer|ID_opcode [6]),
	.datac(\cpu|id_stage|immed_gen|Equal0~0_combout ),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal7~0 .lut_mask = 16'h0020;
defparam \cpu|id_stage|comp|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~71 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~71_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [1]) # ((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout )))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & \cpu|ex_stage|alu|Mux3~4_combout ))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datab(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datad(\cpu|ex_stage|alu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~71 .lut_mask = 16'hCBC8;
defparam \cpu|id_stage|target_address|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~72 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~72_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & ((\cpu|id_stage|target_address|Add0~71_combout  & ((\cpu|id_stage|reg_file|Mux30~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~71_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [1])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|id_stage|target_address|Add0~71_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [1]),
	.datac(\cpu|id_stage|reg_file|Mux30~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~71_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~72 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~254 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~254_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~72_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [1])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [1]),
	.datad(\cpu|id_stage|target_address|Add0~72_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~254 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~73 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~73_combout  = (\cpu|EDU|excep_flag~q  & (((\cpu|if_stage|pc_reg|addr_out [1])))) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|id_stage|target_address|Add0~254_combout )) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|if_stage|pc_reg|addr_out [1])))))

	.dataa(\cpu|id_stage|target_address|Add0~254_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~73 .lut_mask = 16'hCACC;
defparam \cpu|id_stage|target_address|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~1 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~1_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~74_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\cpu|id_stage|target_address|Add0~74_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~1 .lut_mask = 16'hF0A0;
defparam \cpu|if_stage|pc_reg|addr_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \cpu|if_stage|pc_reg|addr_out[1] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[1] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \cpu|if_id_buffer|ID_opcode~4 (
// Equation(s):
// \cpu|if_id_buffer|ID_opcode~4_combout  = (\cpu|if_stage|inst_mem|inst_mem~6_combout  & (!\cpu|if_stage|pc_reg|addr_out [1] & (\cpu|if_stage|inst_mem|inst_mem~5_combout ))) # (!\cpu|if_stage|inst_mem|inst_mem~6_combout  & 
// ((\cpu|if_stage|inst_mem|inst_mem~0_combout ) # ((!\cpu|if_stage|pc_reg|addr_out [1] & \cpu|if_stage|inst_mem|inst_mem~5_combout ))))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~6_combout ),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|if_stage|inst_mem|inst_mem~5_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode~4 .lut_mask = 16'h7530;
defparam \cpu|if_id_buffer|ID_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \cpu|if_id_buffer|ID_opcode[3] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_opcode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode[3] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \cpu|id_stage|comp|Equal5~0 (
// Equation(s):
// \cpu|id_stage|comp|Equal5~0_combout  = (!\cpu|if_id_buffer|ID_opcode [3] & (!\cpu|if_id_buffer|ID_opcode [2] & (\cpu|if_id_buffer|ID_opcode [6] & \cpu|if_id_buffer|ID_opcode [1])))

	.dataa(\cpu|if_id_buffer|ID_opcode [3]),
	.datab(\cpu|if_id_buffer|ID_opcode [2]),
	.datac(\cpu|if_id_buffer|ID_opcode [6]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|id_stage|comp|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|comp|Equal5~0 .lut_mask = 16'h1000;
defparam \cpu|id_stage|comp|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~65 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~65_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (((\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ) # (\cpu|ex_mem_buffer|MEM_ALU_OUT [0])))) # 
// (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout  & (\cpu|ex_stage|alu|Mux2~4_combout  & (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout )))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[0]~5_combout ),
	.datab(\cpu|ex_stage|alu|Mux2~4_combout ),
	.datac(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datad(\cpu|ex_mem_buffer|MEM_ALU_OUT [0]),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~65 .lut_mask = 16'hAEA4;
defparam \cpu|id_stage|target_address|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~66 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~66_combout  = (\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & ((\cpu|id_stage|target_address|Add0~65_combout  & ((\cpu|id_stage|reg_file|Mux31~1_combout ))) # 
// (!\cpu|id_stage|target_address|Add0~65_combout  & (\cpu|mem_wb_buffer|WB_ALU_OUT [0])))) # (!\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout  & (((\cpu|id_stage|target_address|Add0~65_combout ))))

	.dataa(\cpu|fu|sel_target_address_adder_mux_InDecodeStage[1]~4_combout ),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|id_stage|reg_file|Mux31~1_combout ),
	.datad(\cpu|id_stage|target_address|Add0~65_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~66 .lut_mask = 16'hF588;
defparam \cpu|id_stage|target_address|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~253 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~253_combout  = (\cpu|id_stage|comp|Equal7~0_combout  & (((\cpu|id_stage|target_address|Add0~66_combout )))) # (!\cpu|id_stage|comp|Equal7~0_combout  & (!\cpu|id_stage|comp|Equal5~0_combout  & (\cpu|if_id_buffer|ID_PC 
// [0])))

	.dataa(\cpu|id_stage|comp|Equal5~0_combout ),
	.datab(\cpu|id_stage|comp|Equal7~0_combout ),
	.datac(\cpu|if_id_buffer|ID_PC [0]),
	.datad(\cpu|id_stage|target_address|Add0~66_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~253 .lut_mask = 16'hDC10;
defparam \cpu|id_stage|target_address|Add0~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \cpu|id_stage|target_address|Add0~67 (
// Equation(s):
// \cpu|id_stage|target_address|Add0~67_combout  = (\cpu|EDU|excep_flag~q  & (\cpu|if_stage|pc_reg|addr_out [0])) # (!\cpu|EDU|excep_flag~q  & ((\cpu|id_stage|comp|PC_src~3_combout  & ((\cpu|id_stage|target_address|Add0~253_combout ))) # 
// (!\cpu|id_stage|comp|PC_src~3_combout  & (\cpu|if_stage|pc_reg|addr_out [0]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [0]),
	.datab(\cpu|id_stage|target_address|Add0~253_combout ),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|id_stage|comp|PC_src~3_combout ),
	.cin(gnd),
	.combout(\cpu|id_stage|target_address|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_stage|target_address|Add0~67 .lut_mask = 16'hACAA;
defparam \cpu|id_stage|target_address|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \cpu|if_stage|pc_reg|addr_out~0 (
// Equation(s):
// \cpu|if_stage|pc_reg|addr_out~0_combout  = (\KEY[0]~input_o  & ((\cpu|id_stage|target_address|Add0~68_combout ) # (\cpu|EDU|excep_flag~q )))

	.dataa(\cpu|id_stage|target_address|Add0~68_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|if_stage|pc_reg|addr_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out~0 .lut_mask = 16'hF0A0;
defparam \cpu|if_stage|pc_reg|addr_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \cpu|if_stage|pc_reg|addr_out[0] (
	.clk(!\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_stage|pc_reg|addr_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_stage|pc_reg|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_stage|pc_reg|addr_out[0] .is_wysiwyg = "true";
defparam \cpu|if_stage|pc_reg|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \cpu|if_stage|inst_mem|inst_mem~6 (
// Equation(s):
// \cpu|if_stage|inst_mem|inst_mem~6_combout  = (\cpu|if_stage|pc_reg|addr_out [3]) # ((\cpu|if_stage|pc_reg|addr_out [0] & ((\cpu|if_stage|pc_reg|addr_out [1]) # (\cpu|if_stage|pc_reg|addr_out [2]))) # (!\cpu|if_stage|pc_reg|addr_out [0] & 
// (\cpu|if_stage|pc_reg|addr_out [1] & \cpu|if_stage|pc_reg|addr_out [2])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [0]),
	.datab(\cpu|if_stage|pc_reg|addr_out [1]),
	.datac(\cpu|if_stage|pc_reg|addr_out [2]),
	.datad(\cpu|if_stage|pc_reg|addr_out [3]),
	.cin(gnd),
	.combout(\cpu|if_stage|inst_mem|inst_mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_stage|inst_mem|inst_mem~6 .lut_mask = 16'hFFE8;
defparam \cpu|if_stage|inst_mem|inst_mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \cpu|if_id_buffer|ID_opcode~6 (
// Equation(s):
// \cpu|if_id_buffer|ID_opcode~6_combout  = (\cpu|if_stage|inst_mem|inst_mem~7_combout ) # ((\cpu|if_stage|inst_mem|inst_mem~6_combout  & (!\cpu|if_stage|inst_mem|inst_mem~1_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout )))

	.dataa(\cpu|if_stage|inst_mem|inst_mem~6_combout ),
	.datab(\cpu|if_stage|inst_mem|inst_mem~1_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~7_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode~6 .lut_mask = 16'hF2F0;
defparam \cpu|if_id_buffer|ID_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \cpu|if_id_buffer|ID_opcode[0] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_opcode~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_opcode[0] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \cpu|EDU|WideOr0~1 (
// Equation(s):
// \cpu|EDU|WideOr0~1_combout  = (\cpu|if_id_buffer|ID_opcode [6] & ((\cpu|if_id_buffer|ID_opcode [2] & ((!\cpu|if_id_buffer|ID_opcode [1]))) # (!\cpu|if_id_buffer|ID_opcode [2] & (!\cpu|if_id_buffer|ID_opcode [3] & \cpu|if_id_buffer|ID_opcode [1]))))

	.dataa(\cpu|if_id_buffer|ID_opcode [6]),
	.datab(\cpu|if_id_buffer|ID_opcode [3]),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|EDU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|EDU|WideOr0~1 .lut_mask = 16'h02A0;
defparam \cpu|EDU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \cpu|EDU|WideOr0~0 (
// Equation(s):
// \cpu|EDU|WideOr0~0_combout  = (\cpu|if_id_buffer|ID_opcode [3] & ((\cpu|if_id_buffer|ID_opcode [2] & (!\cpu|if_id_buffer|ID_opcode [6])) # (!\cpu|if_id_buffer|ID_opcode [2] & ((\cpu|if_id_buffer|ID_opcode [1]))))) # (!\cpu|if_id_buffer|ID_opcode [3] & 
// (\cpu|if_id_buffer|ID_opcode [2] $ (((\cpu|if_id_buffer|ID_opcode [6] & !\cpu|if_id_buffer|ID_opcode [1])))))

	.dataa(\cpu|if_id_buffer|ID_opcode [6]),
	.datab(\cpu|if_id_buffer|ID_opcode [3]),
	.datac(\cpu|if_id_buffer|ID_opcode [2]),
	.datad(\cpu|if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\cpu|EDU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|EDU|WideOr0~0 .lut_mask = 16'h7C52;
defparam \cpu|EDU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \cpu|EDU|WideOr0~2 (
// Equation(s):
// \cpu|EDU|WideOr0~2_combout  = (\cpu|if_id_buffer|ID_opcode [0] & (!\cpu|EDU|WideOr0~1_combout )) # (!\cpu|if_id_buffer|ID_opcode [0] & ((\cpu|EDU|WideOr0~0_combout )))

	.dataa(\cpu|if_id_buffer|ID_opcode [0]),
	.datab(gnd),
	.datac(\cpu|EDU|WideOr0~1_combout ),
	.datad(\cpu|EDU|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|EDU|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|EDU|WideOr0~2 .lut_mask = 16'h5F0A;
defparam \cpu|EDU|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \cpu|EDU|excep_flag (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|EDU|WideOr0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|EDU|excep_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|EDU|excep_flag .is_wysiwyg = "true";
defparam \cpu|EDU|excep_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \cpu|if_id_buffer|ID_rd_ind~5 (
// Equation(s):
// \cpu|if_id_buffer|ID_rd_ind~5_combout  = (\cpu|if_id_buffer|Equal0~0_combout  & (\cpu|if_stage|inst_mem|inst_mem~3_combout  & \cpu|if_stage|inst_mem|inst_mem~0_combout ))

	.dataa(gnd),
	.datab(\cpu|if_id_buffer|Equal0~0_combout ),
	.datac(\cpu|if_stage|inst_mem|inst_mem~3_combout ),
	.datad(\cpu|if_stage|inst_mem|inst_mem~0_combout ),
	.cin(gnd),
	.combout(\cpu|if_id_buffer|ID_rd_ind~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rd_ind~5 .lut_mask = 16'hC000;
defparam \cpu|if_id_buffer|ID_rd_ind~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \cpu|if_id_buffer|ID_rd_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|if_id_buffer|ID_rd_ind~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|if_id_buffer|ID_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|if_id_buffer|ID_rd_ind[1] .is_wysiwyg = "true";
defparam \cpu|if_id_buffer|ID_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rd_ind~1 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rd_ind~1_combout  = (!\cpu|EDU|excep_flag~q  & \cpu|if_id_buffer|ID_rd_ind [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|EDU|excep_flag~q ),
	.datad(\cpu|if_id_buffer|ID_rd_ind [1]),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rd_ind~1 .lut_mask = 16'h0F00;
defparam \cpu|id_ex_buffer|EX_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \cpu|id_ex_buffer|EX_rd_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(\cpu|id_ex_buffer|EX_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rd_ind[1] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \cpu|ex_mem_buffer|MEM_rd_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rd_ind [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_rd_ind[1] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \cpu|mem_wb_buffer|WB_rd_ind[1] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_rd_ind [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_rd_ind[1] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \cpu|fu|forwardB[1]~0 (
// Equation(s):
// \cpu|fu|forwardB[1]~0_combout  = (\cpu|mem_wb_buffer|WB_regwrite~q  & ((\cpu|id_ex_buffer|EX_rs2_ind [0] & (\cpu|mem_wb_buffer|WB_rd_ind [0])) # (!\cpu|id_ex_buffer|EX_rs2_ind [0] & (!\cpu|mem_wb_buffer|WB_rd_ind [0] & \cpu|mem_wb_buffer|WB_rd_ind [1]))))

	.dataa(\cpu|id_ex_buffer|EX_rs2_ind [0]),
	.datab(\cpu|mem_wb_buffer|WB_rd_ind [0]),
	.datac(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datad(\cpu|mem_wb_buffer|WB_regwrite~q ),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[1]~0 .lut_mask = 16'h9800;
defparam \cpu|fu|forwardB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \cpu|fu|forwardB[1]~1 (
// Equation(s):
// \cpu|fu|forwardB[1]~1_combout  = (\cpu|fu|forwardB[1]~0_combout  & (\cpu|mem_wb_buffer|WB_rd_ind [1] $ (!\cpu|id_ex_buffer|EX_rs2_ind [1])))

	.dataa(\cpu|mem_wb_buffer|WB_rd_ind [1]),
	.datab(\cpu|id_ex_buffer|EX_rs2_ind [1]),
	.datac(gnd),
	.datad(\cpu|fu|forwardB[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[1]~1 .lut_mask = 16'h9900;
defparam \cpu|fu|forwardB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \cpu|fu|forwardB[1]~4 (
// Equation(s):
// \cpu|fu|forwardB[1]~4_combout  = (!\cpu|fu|Equal0~1_combout  & (!\cpu|fu|always0~1_combout  & ((\cpu|fu|forwardB[1]~1_combout ) # (!\cpu|fu|forwardB[2]~3_combout ))))

	.dataa(\cpu|fu|forwardB[1]~1_combout ),
	.datab(\cpu|fu|Equal0~1_combout ),
	.datac(\cpu|fu|always0~1_combout ),
	.datad(\cpu|fu|forwardB[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|fu|forwardB[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|fu|forwardB[1]~4 .lut_mask = 16'h0203;
defparam \cpu|fu|forwardB[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneive_lcell_comb \cpu|id_ex_buffer|EX_rs2~22 (
// Equation(s):
// \cpu|id_ex_buffer|EX_rs2~22_combout  = (\cpu|id_stage|reg_file|Mux61~1_combout  & !\cpu|EDU|excep_flag~q )

	.dataa(gnd),
	.datab(\cpu|id_stage|reg_file|Mux61~1_combout ),
	.datac(gnd),
	.datad(\cpu|EDU|excep_flag~q ),
	.cin(gnd),
	.combout(\cpu|id_ex_buffer|EX_rs2~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2~22 .lut_mask = 16'h00CC;
defparam \cpu|id_ex_buffer|EX_rs2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \cpu|id_ex_buffer|EX_rs2[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|id_ex_buffer|EX_rs2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|id_ex_buffer|EX_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|id_ex_buffer|EX_rs2[2] .is_wysiwyg = "true";
defparam \cpu|id_ex_buffer|EX_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux29~0 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux29~0_combout  = (!\cpu|fu|forwardB[0]~5_combout  & (\cpu|id_ex_buffer|EX_rs2 [2] & !\cpu|fu|forwardB[1]~4_combout ))

	.dataa(\cpu|fu|forwardB[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu|id_ex_buffer|EX_rs2 [2]),
	.datad(\cpu|fu|forwardB[1]~4_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux29~0 .lut_mask = 16'h0050;
defparam \cpu|ex_stage|alu_oper2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux29~1 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux29~1_combout  = (\cpu|ex_stage|alu_oper2|Mux13~0_combout  & ((\cpu|ex_stage|alu_oper2|Mux13~1_combout  & ((\cpu|ex_stage|alu_oper2|Mux29~0_combout ))) # (!\cpu|ex_stage|alu_oper2|Mux13~1_combout  & (\cpu|id_ex_buffer|EX_Immed 
// [5])))) # (!\cpu|ex_stage|alu_oper2|Mux13~0_combout  & (\cpu|ex_stage|alu_oper2|Mux13~1_combout ))

	.dataa(\cpu|ex_stage|alu_oper2|Mux13~0_combout ),
	.datab(\cpu|ex_stage|alu_oper2|Mux13~1_combout ),
	.datac(\cpu|id_ex_buffer|EX_Immed [5]),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux29~1 .lut_mask = 16'hEC64;
defparam \cpu|ex_stage|alu_oper2|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \cpu|ex_stage|alu_oper2|Mux29 (
// Equation(s):
// \cpu|ex_stage|alu_oper2|Mux29~combout  = (\cpu|fu|forwardB[1]~4_combout  & ((\cpu|ex_stage|alu_oper2|Mux29~1_combout  & ((\cpu|mem_wb_buffer|WB_ALU_OUT [2]))) # (!\cpu|ex_stage|alu_oper2|Mux29~1_combout  & (\cpu|ex_mem_buffer|MEM_ALU_OUT [2])))) # 
// (!\cpu|fu|forwardB[1]~4_combout  & (((\cpu|ex_stage|alu_oper2|Mux29~1_combout ))))

	.dataa(\cpu|fu|forwardB[1]~4_combout ),
	.datab(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu_oper2|Mux29 .lut_mask = 16'hF588;
defparam \cpu|ex_stage|alu_oper2|Mux29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~9 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~9_combout  = (\cpu|ex_stage|alu|Mux5~2_combout  & ((\cpu|ex_stage|alu_oper2|Mux28~combout ) # ((\cpu|ex_stage|alu_oper2|Mux29~combout )))) # (!\cpu|ex_stage|alu|Mux5~2_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout  $ 
// (\cpu|ex_stage|alu_oper2|Mux29~combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux28~combout ),
	.datab(\cpu|ex_stage|alu|Mux5~2_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~9 .lut_mask = 16'hCFB8;
defparam \cpu|ex_stage|alu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~4 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~4_combout  = (\cpu|ex_stage|alu|Mux4~9_combout  & (((!\cpu|ex_stage|alu|Mux5~2_combout )))) # (!\cpu|ex_stage|alu|Mux4~9_combout  & ((\cpu|ex_stage|alu|Mux5~1_combout  & (\cpu|ex_stage|alu|ShiftLeft0~63_combout  & 
// \cpu|ex_stage|alu|Mux5~2_combout )) # (!\cpu|ex_stage|alu|Mux5~1_combout  & ((!\cpu|ex_stage|alu|Mux5~2_combout )))))

	.dataa(\cpu|ex_stage|alu|Mux4~9_combout ),
	.datab(\cpu|ex_stage|alu|Mux5~1_combout ),
	.datac(\cpu|ex_stage|alu|ShiftLeft0~63_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~4 .lut_mask = 16'h40BB;
defparam \cpu|ex_stage|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~2 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~2_combout  = (\cpu|ex_stage|alu|Mux31~3_combout  & ((\cpu|ex_stage|alu|ShiftRight0~80_combout ) # ((\cpu|ex_stage|alu|Mux31~2_combout )))) # (!\cpu|ex_stage|alu|Mux31~3_combout  & (((!\cpu|ex_stage|alu|Mux31~2_combout  & 
// \cpu|ex_stage|alu|ShiftRight0~48_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~3_combout ),
	.datab(\cpu|ex_stage|alu|ShiftRight0~80_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~2 .lut_mask = 16'hADA8;
defparam \cpu|ex_stage|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~3 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~3_combout  = (\cpu|ex_stage|alu|Mux4~2_combout  & ((\cpu|ex_stage|alu|ShiftRight0~85_combout ) # ((!\cpu|ex_stage|alu|Mux31~2_combout )))) # (!\cpu|ex_stage|alu|Mux4~2_combout  & (((\cpu|ex_stage|alu|Mux31~2_combout  & 
// \cpu|ex_stage|alu|ShiftRight0~45_combout ))))

	.dataa(\cpu|ex_stage|alu|ShiftRight0~85_combout ),
	.datab(\cpu|ex_stage|alu|Mux4~2_combout ),
	.datac(\cpu|ex_stage|alu|Mux31~2_combout ),
	.datad(\cpu|ex_stage|alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~3 .lut_mask = 16'hBC8C;
defparam \cpu|ex_stage|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~5 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~5_combout  = (\cpu|ex_stage|alu|Mux4~4_combout  & ((\cpu|ex_stage|alu|Mux4~3_combout ) # ((!\cpu|ex_stage|alu|Mux5~0_combout )))) # (!\cpu|ex_stage|alu|Mux4~4_combout  & (((\cpu|ex_stage|alu|ShiftRight0~77_combout  & 
// \cpu|ex_stage|alu|Mux5~0_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux4~4_combout ),
	.datab(\cpu|ex_stage|alu|Mux4~3_combout ),
	.datac(\cpu|ex_stage|alu|ShiftRight0~77_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~5 .lut_mask = 16'hD8AA;
defparam \cpu|ex_stage|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~6 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~6_combout  = (\cpu|ex_stage|alu|Mux31~0_combout  & (\cpu|ex_stage|alu|Mux4~5_combout  & ((\cpu|ex_stage|alu|Mux5~3_combout )))) # (!\cpu|ex_stage|alu|Mux31~0_combout  & (((\cpu|ex_stage|alu|Add0~31_combout ) # 
// (!\cpu|ex_stage|alu|Mux5~3_combout ))))

	.dataa(\cpu|ex_stage|alu|Mux31~0_combout ),
	.datab(\cpu|ex_stage|alu|Mux4~5_combout ),
	.datac(\cpu|ex_stage|alu|Add0~31_combout ),
	.datad(\cpu|ex_stage|alu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~6 .lut_mask = 16'hD855;
defparam \cpu|ex_stage|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~7 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~7_combout  = (\cpu|ex_stage|alu|Mux4~6_combout  & (((\cpu|ex_stage|alu_oper1|Mux29~1_combout  & \cpu|ex_stage|alu_oper2|Mux29~combout )) # (!\cpu|ex_stage|alu|Mux33~10_combout ))) # (!\cpu|ex_stage|alu|Mux4~6_combout  & 
// (\cpu|ex_stage|alu|Mux33~10_combout  & ((\cpu|ex_stage|alu_oper1|Mux29~1_combout ) # (\cpu|ex_stage|alu_oper2|Mux29~combout ))))

	.dataa(\cpu|ex_stage|alu|Mux4~6_combout ),
	.datab(\cpu|ex_stage|alu|Mux33~10_combout ),
	.datac(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datad(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~7 .lut_mask = 16'hE662;
defparam \cpu|ex_stage|alu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \cpu|ex_stage|alu|Mux4~8 (
// Equation(s):
// \cpu|ex_stage|alu|Mux4~8_combout  = (\cpu|ex_stage|alu|Mux31~1_combout  & (!\cpu|ex_stage|alu_oper2|Mux29~combout  & (!\cpu|ex_stage|alu_oper1|Mux29~1_combout ))) # (!\cpu|ex_stage|alu|Mux31~1_combout  & (((\cpu|ex_stage|alu|Mux4~7_combout ))))

	.dataa(\cpu|ex_stage|alu_oper2|Mux29~combout ),
	.datab(\cpu|ex_stage|alu_oper1|Mux29~1_combout ),
	.datac(\cpu|ex_stage|alu|Mux4~7_combout ),
	.datad(\cpu|ex_stage|alu|Mux31~1_combout ),
	.cin(gnd),
	.combout(\cpu|ex_stage|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ex_stage|alu|Mux4~8 .lut_mask = 16'h11F0;
defparam \cpu|ex_stage|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \cpu|ex_mem_buffer|MEM_ALU_OUT[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_stage|alu|Mux4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[2] .is_wysiwyg = "true";
defparam \cpu|ex_mem_buffer|MEM_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N9
dffeas \cpu|mem_wb_buffer|WB_ALU_OUT[2] (
	.clk(\cpu|hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ex_mem_buffer|MEM_ALU_OUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[2] .is_wysiwyg = "true";
defparam \cpu|mem_wb_buffer|WB_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \dataa|WideOr6~0 (
// Equation(s):
// \dataa|WideOr6~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (!\cpu|mem_wb_buffer|WB_ALU_OUT [1] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0] $ (!\cpu|mem_wb_buffer|WB_ALU_OUT [3])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0] 
// & (\cpu|mem_wb_buffer|WB_ALU_OUT [1] $ (!\cpu|mem_wb_buffer|WB_ALU_OUT [3]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr6~0 .lut_mask = 16'h4806;
defparam \dataa|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \dataa|WideOr5~0 (
// Equation(s):
// \dataa|WideOr5~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [1] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [0] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [0] & (\cpu|mem_wb_buffer|WB_ALU_OUT [2])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT 
// [1] & (\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0] $ (\cpu|mem_wb_buffer|WB_ALU_OUT [3]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr5~0 .lut_mask = 16'hE228;
defparam \dataa|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \dataa|WideOr4~0 (
// Equation(s):
// \dataa|WideOr4~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [3] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [1]) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [0])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (!\cpu|mem_wb_buffer|WB_ALU_OUT 
// [0] & (\cpu|mem_wb_buffer|WB_ALU_OUT [1] & !\cpu|mem_wb_buffer|WB_ALU_OUT [3])))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr4~0 .lut_mask = 16'hA210;
defparam \dataa|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \dataa|WideOr3~0 (
// Equation(s):
// \dataa|WideOr3~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [1] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0])) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (!\cpu|mem_wb_buffer|WB_ALU_OUT [0] & \cpu|mem_wb_buffer|WB_ALU_OUT [3])))) 
// # (!\cpu|mem_wb_buffer|WB_ALU_OUT [1] & (!\cpu|mem_wb_buffer|WB_ALU_OUT [3] & (\cpu|mem_wb_buffer|WB_ALU_OUT [2] $ (\cpu|mem_wb_buffer|WB_ALU_OUT [0]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr3~0 .lut_mask = 16'h9086;
defparam \dataa|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \dataa|WideOr2~0 (
// Equation(s):
// \dataa|WideOr2~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [1] & (((\cpu|mem_wb_buffer|WB_ALU_OUT [0] & !\cpu|mem_wb_buffer|WB_ALU_OUT [3])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [1] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [2] & ((!\cpu|mem_wb_buffer|WB_ALU_OUT 
// [3]))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr2~0 .lut_mask = 16'h04CE;
defparam \dataa|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \dataa|WideOr1~0 (
// Equation(s):
// \dataa|WideOr1~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (\cpu|mem_wb_buffer|WB_ALU_OUT [0] & (\cpu|mem_wb_buffer|WB_ALU_OUT [1] $ (\cpu|mem_wb_buffer|WB_ALU_OUT [3])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [2] & (!\cpu|mem_wb_buffer|WB_ALU_OUT [3] & 
// ((\cpu|mem_wb_buffer|WB_ALU_OUT [0]) # (\cpu|mem_wb_buffer|WB_ALU_OUT [1]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr1~0 .lut_mask = 16'h08D4;
defparam \dataa|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \dataa|WideOr0~0 (
// Equation(s):
// \dataa|WideOr0~0_combout  = (\cpu|mem_wb_buffer|WB_ALU_OUT [0] & ((\cpu|mem_wb_buffer|WB_ALU_OUT [3]) # (\cpu|mem_wb_buffer|WB_ALU_OUT [2] $ (\cpu|mem_wb_buffer|WB_ALU_OUT [1])))) # (!\cpu|mem_wb_buffer|WB_ALU_OUT [0] & ((\cpu|mem_wb_buffer|WB_ALU_OUT 
// [1]) # (\cpu|mem_wb_buffer|WB_ALU_OUT [2] $ (\cpu|mem_wb_buffer|WB_ALU_OUT [3]))))

	.dataa(\cpu|mem_wb_buffer|WB_ALU_OUT [2]),
	.datab(\cpu|mem_wb_buffer|WB_ALU_OUT [0]),
	.datac(\cpu|mem_wb_buffer|WB_ALU_OUT [1]),
	.datad(\cpu|mem_wb_buffer|WB_ALU_OUT [3]),
	.cin(gnd),
	.combout(\dataa|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataa|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \dataa|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \pccounter|WideOr6~0 (
// Equation(s):
// \pccounter|WideOr6~0_combout  = (\cpu|if_stage|pc_reg|addr_out [2] & (!\cpu|if_stage|pc_reg|addr_out [1] & (\cpu|if_stage|pc_reg|addr_out [3] $ (!\cpu|if_stage|pc_reg|addr_out [0])))) # (!\cpu|if_stage|pc_reg|addr_out [2] & (\cpu|if_stage|pc_reg|addr_out 
// [0] & (\cpu|if_stage|pc_reg|addr_out [3] $ (!\cpu|if_stage|pc_reg|addr_out [1]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr6~0 .lut_mask = 16'h4092;
defparam \pccounter|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \pccounter|WideOr5~0 (
// Equation(s):
// \pccounter|WideOr5~0_combout  = (\cpu|if_stage|pc_reg|addr_out [3] & ((\cpu|if_stage|pc_reg|addr_out [0] & ((\cpu|if_stage|pc_reg|addr_out [1]))) # (!\cpu|if_stage|pc_reg|addr_out [0] & (\cpu|if_stage|pc_reg|addr_out [2])))) # 
// (!\cpu|if_stage|pc_reg|addr_out [3] & (\cpu|if_stage|pc_reg|addr_out [2] & (\cpu|if_stage|pc_reg|addr_out [0] $ (\cpu|if_stage|pc_reg|addr_out [1]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr5~0 .lut_mask = 16'hCA28;
defparam \pccounter|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \pccounter|WideOr4~0 (
// Equation(s):
// \pccounter|WideOr4~0_combout  = (\cpu|if_stage|pc_reg|addr_out [2] & (\cpu|if_stage|pc_reg|addr_out [3] & ((\cpu|if_stage|pc_reg|addr_out [1]) # (!\cpu|if_stage|pc_reg|addr_out [0])))) # (!\cpu|if_stage|pc_reg|addr_out [2] & 
// (!\cpu|if_stage|pc_reg|addr_out [3] & (!\cpu|if_stage|pc_reg|addr_out [0] & \cpu|if_stage|pc_reg|addr_out [1])))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr4~0 .lut_mask = 16'h8908;
defparam \pccounter|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \pccounter|WideOr3~0 (
// Equation(s):
// \pccounter|WideOr3~0_combout  = (\cpu|if_stage|pc_reg|addr_out [1] & ((\cpu|if_stage|pc_reg|addr_out [2] & ((\cpu|if_stage|pc_reg|addr_out [0]))) # (!\cpu|if_stage|pc_reg|addr_out [2] & (\cpu|if_stage|pc_reg|addr_out [3] & !\cpu|if_stage|pc_reg|addr_out 
// [0])))) # (!\cpu|if_stage|pc_reg|addr_out [1] & (!\cpu|if_stage|pc_reg|addr_out [3] & (\cpu|if_stage|pc_reg|addr_out [2] $ (\cpu|if_stage|pc_reg|addr_out [0]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr3~0 .lut_mask = 16'hA412;
defparam \pccounter|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \pccounter|WideOr2~0 (
// Equation(s):
// \pccounter|WideOr2~0_combout  = (\cpu|if_stage|pc_reg|addr_out [1] & (((!\cpu|if_stage|pc_reg|addr_out [3] & \cpu|if_stage|pc_reg|addr_out [0])))) # (!\cpu|if_stage|pc_reg|addr_out [1] & ((\cpu|if_stage|pc_reg|addr_out [2] & 
// (!\cpu|if_stage|pc_reg|addr_out [3])) # (!\cpu|if_stage|pc_reg|addr_out [2] & ((\cpu|if_stage|pc_reg|addr_out [0])))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr2~0 .lut_mask = 16'h3072;
defparam \pccounter|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \pccounter|WideOr1~0 (
// Equation(s):
// \pccounter|WideOr1~0_combout  = (\cpu|if_stage|pc_reg|addr_out [2] & (\cpu|if_stage|pc_reg|addr_out [0] & (\cpu|if_stage|pc_reg|addr_out [3] $ (\cpu|if_stage|pc_reg|addr_out [1])))) # (!\cpu|if_stage|pc_reg|addr_out [2] & (!\cpu|if_stage|pc_reg|addr_out 
// [3] & ((\cpu|if_stage|pc_reg|addr_out [0]) # (\cpu|if_stage|pc_reg|addr_out [1]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr1~0 .lut_mask = 16'h3190;
defparam \pccounter|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \pccounter|WideOr0~0 (
// Equation(s):
// \pccounter|WideOr0~0_combout  = (\cpu|if_stage|pc_reg|addr_out [0] & ((\cpu|if_stage|pc_reg|addr_out [3]) # (\cpu|if_stage|pc_reg|addr_out [2] $ (\cpu|if_stage|pc_reg|addr_out [1])))) # (!\cpu|if_stage|pc_reg|addr_out [0] & ((\cpu|if_stage|pc_reg|addr_out 
// [1]) # (\cpu|if_stage|pc_reg|addr_out [2] $ (\cpu|if_stage|pc_reg|addr_out [3]))))

	.dataa(\cpu|if_stage|pc_reg|addr_out [2]),
	.datab(\cpu|if_stage|pc_reg|addr_out [3]),
	.datac(\cpu|if_stage|pc_reg|addr_out [0]),
	.datad(\cpu|if_stage|pc_reg|addr_out [1]),
	.cin(gnd),
	.combout(\pccounter|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pccounter|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \pccounter|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
