verilog work "FullSubtractor1bit.v"
verilog work "FullSubtractor4bits.v"
