##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 44.59 MHz  | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyXTAL_32kHz               | N/A                   | Target: 0.03 MHz   | 
Clock: mSec_clock_1               | N/A                   | Target: 3.00 MHz   | 
Clock: mSec_clock_1(routed)       | N/A                   | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyBUS_CLK      20833.3          -1591       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Button(3)_PAD  17074         CyBUS_CLK:R       
RTC(0)_PAD     15312         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
DebugLED(0)_PAD     23776         CyBUS_CLK:R                  
DebugLED(2)_PAD     24158         CyBUS_CLK:R                  
DebugPin_1(0)_PAD   25817         CyBUS_CLK:R                  
i2c_scl(0)_PAD:out  24724         CyBUS_CLK(fixed-function):R  
i2c_sda(0)_PAD:out  24125         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 44.59 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -1591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18194
-------------------------------------   ----- 
End-of-path arrival time (ps)           18194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1   2767   9764  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   5130  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3300  18194  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  18194  -1591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -1591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18194
-------------------------------------   ----- 
End-of-path arrival time (ps)           18194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1   2767   9764  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   5130  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3300  18194  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  18194  -1591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -1591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18194
-------------------------------------   ----- 
End-of-path arrival time (ps)           18194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1   2767   9764  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   5130  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3300  18194  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  18194  -1591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 1709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14894
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1   2767   9764  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   5130  14894  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  14894   1709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q
Path End       : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     14643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/clock_0         macrocell12         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q        macrocell12     1250   1250   3905  RISE       1
\SEC_COUNTER:CounterUDB:count_enable\/main_1         macrocell7      3241   4491   3905  RISE       1
\SEC_COUNTER:CounterUDB:count_enable\/q              macrocell7      3350   7841   3905  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2897  10739   3905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 4082p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell3   3695  10692   4082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     16603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3811   7311   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12441   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12441   4162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 4373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0         datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i        datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0         datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i        datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb    datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell2   5691  10401   4373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 4416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     17703

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13287
-------------------------------------   ----- 
End-of-path arrival time (ps)           13287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                  macrocell21     1250   1250   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/main_3           macrocell1      3219   4469   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/q                macrocell1      3350   7819   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell2   5468  13287   4416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15746
-------------------------------------   ----- 
End-of-path arrival time (ps)           15746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0       datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0       datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:status_3\/main_0            macrocell3      4753   9463   4587  RISE       1
\MILLIS_COUNTER:CounterUDB:status_3\/q                 macrocell3      3350  12813   4587  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2933  15746   4587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 4976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9798
-------------------------------------   ---- 
End-of-path arrival time (ps)           9798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell2   2801   9798   4976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 5009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                             synccell        1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/main_3          macrocell4      2627   3647  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_enable\/q               macrocell4      3350   6997  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1   2767   9764   5009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 5326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9447
-------------------------------------   ---- 
End-of-path arrival time (ps)           9447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0         datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i        datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0         datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i        datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb    datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell3   4737   9447   5326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 5396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     17703

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                  macrocell21     1250   1250   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/main_3           macrocell1      3219   4469   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/q                macrocell1      3350   7819   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell3   4488  12307   5396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 5512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     17703

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12192
-------------------------------------   ----- 
End-of-path arrival time (ps)           12192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                  macrocell21     1250   1250   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/main_3           macrocell1      3219   4469   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/q                macrocell1      3350   7819   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell1   4373  12192   5512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 5552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0         datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i        datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0         datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i        datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb    datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   4511   9221   5552  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 5946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14388
-------------------------------------   ----- 
End-of-path arrival time (ps)           14388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                macrocell21    1250   1250   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/main_3         macrocell1     3219   4469   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:hwCapture\/q              macrocell1     3350   7819   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   6569  14388   5946  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13387
-------------------------------------   ----- 
End-of-path arrival time (ps)           13387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell1   1370   1370   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell2      0   1370   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell2   1200   2570   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell3      0   2570   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell3   2260   4830   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:status_0\/main_0             macrocell2      2899   7729   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:status_0\/q                  macrocell2      3350  11079   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2308  13387   6946  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3811   7311   7462  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : millis_ctr_debugout/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
millis_ctr_debugout/q                                 macrocell16     1250   1250   4373  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   5850   7100   7673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 7860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0       datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0       datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/main_0     macrocell12     4753   9463   7860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/clock_0         macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           12062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300   8271  RISE       1
\SEC_COUNTER:CounterUDB:status_2\/main_0            macrocell6      3539   5839   8271  RISE       1
\SEC_COUNTER:CounterUDB:status_2\/q                 macrocell6      3350   9189   8271  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2873  12062   8271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock               statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 8377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:status_tc\/main_1         macrocell8      2794   6294   8377  RISE       1
\RTC_SEC_COUNTER:TimerUDB:status_tc\/q              macrocell8      3350   9644   8377  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2312  11956   8377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : millis_ctr_debugout/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 8487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
millis_ctr_debugout/q                                 macrocell16     1250   1250   4373  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   5036   6286   8487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 8513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2760   6260   8513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/z0       datapathcell1    760    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell2      0    760  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/z0       datapathcell2   1210   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell3      0   1970  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell3   2740   4710  -1048  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6791  11501   8833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \MILLIS_COUNTER:CounterUDB:prevCompare\/main_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:prevCompare\/clock_0
Path slack     : 9594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell1   1370   1370   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell2      0   1370   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell2   1200   2570   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell3      0   2570   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell3   2260   4830   6946  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCompare\/main_0          macrocell13     2899   7729   9594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCompare\/clock_0             macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/q             macrocell24     1250   1250   7254  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   3887   5137   9637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 9704p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     14643

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell4   2300   2300   8271  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2639   4939   9704  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430   9932  RISE       1
\SEC_COUNTER:CounterUDB:status_0\/main_0            macrocell5      2298   4728   9932  RISE       1
\SEC_COUNTER:CounterUDB:status_0\/q                 macrocell5      3350   8078   9932  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_0    statusicell2    2323  10401   9932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock               statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_4
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 10007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_4      macrocell24     3816   7316  10007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_3
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 10140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_3      macrocell25     3684   7184  10140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : millis_ctr_debugout/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 10207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
millis_ctr_debugout/q                           macrocell16   1250   1250   4373  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_0  macrocell25   5866   7116  10207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : millis_ctr_debugout/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 10216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
millis_ctr_debugout/q                           macrocell16   1250   1250   4373  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_0  macrocell24   5858   7108  10216  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 10554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/q             macrocell24     1250   1250   7254  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   2969   4219  10554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : RTC_SEC_CTR_TC/main_1
Capture Clock  : RTC_SEC_CTR_TC/clock_0
Path slack     : 11029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760   4162  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500   4162  RISE       1
RTC_SEC_CTR_TC/main_1                               macrocell23     2794   6294  11029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_SEC_CTR_TC/clock_0                                      macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \SEC_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \SEC_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 11476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300   8271  RISE       1
\SEC_COUNTER:CounterUDB:overflow_reg_i\/main_0      macrocell17     3547   5847  11476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:overflow_reg_i\/clock_0             macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 11912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell26   1250   1250  11912  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell27   4161   5411  11912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_1
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 12273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  12273  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_1                 macrocell24    3840   5050  12273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 12421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  12421  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    5623   7913  12421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sSTSReg:stsreg\/clock               statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_6297/main_0
Capture Clock  : Net_6297/clock_0
Path slack     : 12473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell26   1250   1250  11912  RISE       1
Net_6297/main_0                        macrocell28   3600   4850  12473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6297/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \SEC_COUNTER:CounterUDB:prevCompare\/main_0
Capture Clock  : \SEC_COUNTER:CounterUDB:prevCompare\/clock_0
Path slack     : 12596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SEC_COUNTER:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430   9932  RISE       1
\SEC_COUNTER:CounterUDB:prevCompare\/main_0         macrocell18     2298   4728  12596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:prevCompare\/clock_0                macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:run_mode\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_2
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 12716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:run_mode\/q           macrocell22   1250   1250  11127  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_2  macrocell25   3358   4608  12716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:run_mode\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_3
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 12725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:run_mode\/q           macrocell22   1250   1250  11127  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_3  macrocell24   3348   4598  12725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q
Path End       : \SEC_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \SEC_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 12824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/clock_0         macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q   macrocell12   1250   1250   3905  RISE       1
\SEC_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell19   3250   4500  12824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_COUNTER:CounterUDB:count_stored_i\/clock_0             macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q
Path End       : millis_ctr_debugout/main_0
Capture Clock  : millis_ctr_debugout/clock_0
Path slack     : 12827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/clock_0         macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\MILLIS_COUNTER:CounterUDB:underflow_reg_i\/q  macrocell12   1250   1250   3905  RISE       1
millis_ctr_debugout/main_0                     macrocell16   3246   4496  12827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \MILLIS_COUNTER:CounterUDB:prevCapture\/main_2
Capture Clock  : \MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0
Path slack     : 12855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                           macrocell21   1250   1250   4416  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/main_2  macrocell11   3219   4469  12855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0             macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_5918/main_2
Capture Clock  : Net_5918/clock_0
Path slack     : 12855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell21   1250   1250   4416  RISE       1
Net_5918/main_2        macrocell20   3219   4469  12855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5918/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CTR_SYNC_EN:Sync:ctrl_reg\/control_0
Path End       : Counters_EN/main_1
Capture Clock  : Counters_EN/clock_0
Path slack     : 12948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CTR_SYNC_EN:Sync:ctrl_reg\/busclk                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\CTR_SYNC_EN:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  12948  RISE       1
Counters_EN/main_1                     macrocell15    2326   4376  12948  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Counters_EN/clock_0                                         macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/control_0
Path End       : \MILLIS_COUNTER:CounterUDB:prevCapture\/main_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0
Path slack     : 12949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/busclk                   controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/control_0    controlcell5   2050   2050   4511  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/main_0  macrocell11    2324   4374  12949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0             macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/control_0
Path End       : Net_5918/main_0
Capture Clock  : Net_5918/clock_0
Path slack     : 12949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/busclk                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   4511  RISE       1
Net_5918/main_0                               macrocell20    2324   4374  12949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5918/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC(2)_SYNC/out
Path End       : Counters_EN/main_3
Capture Clock  : Counters_EN/clock_0
Path slack     : 13098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
RTC(2)_SYNC/out     synccell      1020   1020   5540  RISE       1
Counters_EN/main_3  macrocell15   3205   4225  13098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Counters_EN/clock_0                                         macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC(2)_SYNC/out
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 13098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
RTC(2)_SYNC/out             synccell      1020   1020   5540  RISE       1
\EdgeDetect_1:last\/main_0  macrocell21   3205   4225  13098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_1
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 13106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/q       macrocell24   1250   1250   7254  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_1  macrocell25   2967   4217  13106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_SEC_CTR_TC/q
Path End       : \MILLIS_COUNTER:CounterUDB:prevCapture\/main_1
Capture Clock  : \MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0
Path slack     : 13143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_SEC_CTR_TC/clock_0                                      macrocell23         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
RTC_SEC_CTR_TC/q                                macrocell23   1250   1250   4705  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/main_1  macrocell11   2930   4180  13143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0             macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_SEC_CTR_TC/q
Path End       : Net_5918/main_1
Capture Clock  : Net_5918/clock_0
Path slack     : 13143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_SEC_CTR_TC/clock_0                                      macrocell23         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
RTC_SEC_CTR_TC/q  macrocell23   1250   1250   4705  RISE       1
Net_5918/main_1   macrocell20   2930   4180  13143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5918/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RTC_SEC_COUNTER:TimerUDB:run_mode\/main_0
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0
Path slack     : 13157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  12273  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/main_0                     macrocell22    2957   4167  13157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_2
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 13229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/q       macrocell24   1250   1250   7254  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_2  macrocell24   2844   4094  13229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_4
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 13390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/q       macrocell25   1250   1250  13390  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/main_4  macrocell25   2683   3933  13390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_5
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 13399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/q       macrocell25   1250   1250  13390  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/main_5  macrocell24   2674   3924  13399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \MILLIS_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \MILLIS_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 13686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3638
-------------------------------------   ---- 
End-of-path arrival time (ps)           3638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                       synccell      1020   1020  -1591  RISE       1
\MILLIS_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell14   2618   3638  13686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:count_stored_i\/clock_0          macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Counters_EN/main_2
Capture Clock  : Counters_EN/clock_0
Path slack     : 13770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell21         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell21   1250   1250   4416  RISE       1
Counters_EN/main_2     macrocell15   2303   3553  13770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Counters_EN/clock_0                                         macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RTC_SEC_COUNTER:TimerUDB:run_mode\/q
Path End       : RTC_SEC_CTR_TC/main_0
Capture Clock  : RTC_SEC_CTR_TC/clock_0
Path slack     : 13779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\RTC_SEC_COUNTER:TimerUDB:run_mode\/q  macrocell22   1250   1250  11127  RISE       1
RTC_SEC_CTR_TC/main_0                  macrocell23   2295   3545  13779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_SEC_CTR_TC/clock_0                                      macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Counters_EN/q
Path End       : Counters_EN/main_0
Capture Clock  : Counters_EN/clock_0
Path slack     : 13785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Counters_EN/clock_0                                         macrocell15         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Counters_EN/q       macrocell15   1250   1250  -1483  RISE       1
Counters_EN/main_0  macrocell15   2289   3539  13785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Counters_EN/clock_0                                         macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6297/main_1
Capture Clock  : Net_6297/clock_0
Path slack     : 13787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell27   1250   1250  13787  RISE       1
Net_6297/main_1                        macrocell28   2287   3537  13787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6297/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 13950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                               synccell        1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell5   3763   4783  13950  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0
Path slack     : 13950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                            synccell      1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clk_en  macrocell24   3763   4783  13950  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:timer_enable\/clock_0             macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0
Path slack     : 13950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                            synccell      1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clk_en  macrocell25   3763   4783  13950  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:trig_disable\/clock_0             macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : millis_ctr_debugout/q
Path End       : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 13971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
millis_ctr_debugout/clock_0                                 macrocell16         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
millis_ctr_debugout/q                           macrocell16    1250   1250   4373  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/reset  statusicell3   5613   6863  13971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC(2)_SYNC/out
Path End       : \MILLIS_COUNTER:CounterUDB:prevCapture\/main_3
Capture Clock  : \MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0
Path slack     : 13978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3345
-------------------------------------   ---- 
End-of-path arrival time (ps)           3345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
RTC(2)_SYNC/out                                 synccell      1020   1020   5540  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/main_3  macrocell11   2325   3345  13978  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MILLIS_COUNTER:CounterUDB:prevCapture\/clock_0             macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC(2)_SYNC/out
Path End       : Net_5918/main_3
Capture Clock  : Net_5918/clock_0
Path slack     : 13978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3345
-------------------------------------   ---- 
End-of-path arrival time (ps)           3345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RTC(2)_SYNC/out  synccell      1020   1020   5540  RISE       1
Net_5918/main_3  macrocell20   2325   3345  13978  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5918/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                             synccell       1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2889   3909  14824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 14824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                               synccell        1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell6   2889   3909  14824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\/clock            datapathcell6       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:run_mode\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0
Path slack     : 14824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out                        synccell      1020   1020  13950  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clk_en  macrocell22   2889   3909  14824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:run_mode\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC/out
Path End       : RTC_SEC_CTR_TC/clk_en
Capture Clock  : RTC_SEC_CTR_TC/clock_0
Path slack     : 14824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC/out   synccell      1020   1020  13950  RISE       1
RTC_SEC_CTR_TC/clk_en  macrocell23   2889   3909  14824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_SEC_CTR_TC/clock_0                                      macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTC_f32kHz__SYNC_1/out
Path End       : \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 15406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3327
-------------------------------------   ---- 
End-of-path arrival time (ps)           3327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTC_f32kHz__SYNC_1/clock                                    synccell            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
RTC_f32kHz__SYNC_1/out                                      synccell       1020   1020  15406  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell4   2307   3327  15406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6297/q
Path End       : \BUTTONPRESS_REG:sts:sts_reg\/status_0
Capture Clock  : \BUTTONPRESS_REG:sts:sts_reg\/clock
Path slack     : 15473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_6297/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6297/q                              macrocell28   1250   1250  15473  RISE       1
\BUTTONPRESS_REG:sts:sts_reg\/status_0  statuscell1   3610   4860  15473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BUTTONPRESS_REG:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

