	component sys is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			pio0out_export   : out std_logic_vector(31 downto 0);                    -- export
			pio1in_export    : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			mysdram_uart_rxd : in  std_logic                     := 'X';             -- uart_rxd
			mysdram_uart_txd : out std_logic;                                        -- uart_txd
			mysdram_debug    : out std_logic_vector(7 downto 0);                     -- debug
			mysdram_debug2   : out std_logic_vector(15 downto 0)                     -- debug2
		);
	end component sys;

