-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity real_matmul is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 128;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of real_matmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "real_matmul_real_matmul,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.040000,HLS_SYN_LAT=90165,HLS_SYN_TPT=none,HLS_SYN_MEM=146,HLS_SYN_DSP=0,HLS_SYN_FF=9234,HLS_SYN_LUT=21175,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (146 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (146 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (146 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (146 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (146 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (146 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (146 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (146 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (146 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (146 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (146 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (146 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (146 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv64_EA6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000111010100110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_9C4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100111000100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (146 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal MatA_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal MatB_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal MatC_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal MatA_DRAM_read_reg_206 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln_reg_211 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln3_reg_217 : STD_LOGIC_VECTOR (59 downto 0);
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done : STD_LOGIC;
    signal MatA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MatA_ce0 : STD_LOGIC;
    signal MatA_we0 : STD_LOGIC;
    signal MatA_q0 : STD_LOGIC_VECTOR (2399 downto 0);
    signal MatA_ce1 : STD_LOGIC;
    signal MatA_q1 : STD_LOGIC_VECTOR (2399 downto 0);
    signal MatB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal MatB_ce0 : STD_LOGIC;
    signal MatB_we0 : STD_LOGIC_VECTOR (299 downto 0);
    signal MatB_q0 : STD_LOGIC_VECTOR (2399 downto 0);
    signal MatC_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal MatC_ce0 : STD_LOGIC;
    signal MatC_we0 : STD_LOGIC;
    signal MatC_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_ce1 : STD_LOGIC;
    signal MatC_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_d0 : STD_LOGIC_VECTOR (2399 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_we0 : STD_LOGIC_VECTOR (299 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_d0 : STD_LOGIC_VECTOR (2399 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call18 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call24 : BOOLEAN;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal sext_ln36_fu_186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln71_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (146 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        MatA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        MatA_ce0 : OUT STD_LOGIC;
        MatA_we0 : OUT STD_LOGIC;
        MatA_d0 : OUT STD_LOGIC_VECTOR (2399 downto 0);
        MatA_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        MatA_ce1 : OUT STD_LOGIC;
        MatA_q1 : IN STD_LOGIC_VECTOR (2399 downto 0);
        MatA_DRAM : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MatC_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        MatC_ce0 : OUT STD_LOGIC;
        MatC_we0 : OUT STD_LOGIC;
        MatC_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        MatB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        MatB_ce0 : OUT STD_LOGIC;
        MatB_we0 : OUT STD_LOGIC_VECTOR (299 downto 0);
        MatB_d0 : OUT STD_LOGIC_VECTOR (2399 downto 0);
        sext_ln36 : IN STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MatA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        MatA_ce0 : OUT STD_LOGIC;
        MatA_q0 : IN STD_LOGIC_VECTOR (2399 downto 0);
        MatC_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        MatC_ce0 : OUT STD_LOGIC;
        MatC_we0 : OUT STD_LOGIC;
        MatC_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        MatC_ce1 : OUT STD_LOGIC;
        MatC_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        MatB_ce0 : OUT STD_LOGIC;
        MatB_q0 : IN STD_LOGIC_VECTOR (2399 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln71 : IN STD_LOGIC_VECTOR (59 downto 0);
        MatC_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        MatC_ce0 : OUT STD_LOGIC;
        MatC_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_MatA_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2399 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2399 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (2399 downto 0) );
    end component;


    component real_matmul_MatB_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (299 downto 0);
        d0 : IN STD_LOGIC_VECTOR (2399 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2399 downto 0) );
    end component;


    component real_matmul_MatC_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        MatA_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        MatB_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        MatC_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_continue : OUT STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component real_matmul_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    MatA_U : component real_matmul_MatA_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2400,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_address0,
        ce0 => MatA_ce0,
        we0 => MatA_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_d0,
        q0 => MatA_q0,
        address1 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address1,
        ce1 => MatA_ce1,
        q1 => MatA_q1);

    MatB_U : component real_matmul_MatB_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2400,
        AddressRange => 200,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_address0,
        ce0 => MatB_ce0,
        we0 => MatB_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_d0,
        q0 => MatB_q0);

    MatC_U : component real_matmul_MatC_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 20000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_address0,
        ce0 => MatC_ce0,
        we0 => MatC_we0,
        d0 => MatC_d0,
        q0 => MatC_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address1,
        ce1 => MatC_ce1,
        q1 => MatC_q1);

    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127 : component real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        MatA_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address0,
        MatA_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce0,
        MatA_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_we0,
        MatA_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_d0,
        MatA_address1 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address1,
        MatA_ce1 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce1,
        MatA_q1 => MatA_q1,
        MatA_DRAM => MatA_DRAM_read_reg_206);

    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137 : component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_ready,
        MatC_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_address0,
        MatC_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_ce0,
        MatC_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_we0,
        MatC_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_d0);

    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143 : component real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        MatB_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_address0,
        MatB_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_ce0,
        MatB_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_we0,
        MatB_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_d0,
        sext_ln36 => trunc_ln_reg_211);

    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151 : component real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start,
        ap_done => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done,
        ap_idle => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_ready,
        MatA_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_address0,
        MatA_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_ce0,
        MatA_q0 => MatA_q0,
        MatC_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address0,
        MatC_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce0,
        MatC_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_we0,
        MatC_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_d0,
        MatC_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address1,
        MatC_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce1,
        MatC_q1 => MatC_q1,
        MatB_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_address0,
        MatB_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_ce0,
        MatB_q0 => MatB_q0);

    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158 : component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv128_lc_1,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln71 => trunc_ln3_reg_217,
        MatC_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_address0,
        MatC_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_ce0,
        MatC_q0 => MatC_q0);

    control_s_axi_U : component real_matmul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        MatA_DRAM => MatA_DRAM,
        MatB_DRAM => MatB_DRAM,
        MatC_DRAM => MatC_DRAM,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_continue => ap_continue,
        ap_idle => ap_idle);

    mem_m_axi_U : component real_matmul_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 128,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => mem_ARVALID,
        I_CH0_ARREADY => mem_ARREADY,
        I_CH0_ARADDR => mem_ARADDR,
        I_CH0_ARLEN => mem_ARLEN,
        I_CH0_RVALID => mem_RVALID,
        I_CH0_RREADY => mem_RREADY,
        I_CH0_RDATA => mem_RDATA,
        I_CH0_RFIFONUM => mem_RFIFONUM,
        I_CH0_AWVALID => mem_AWVALID,
        I_CH0_AWREADY => mem_AWREADY,
        I_CH0_AWADDR => mem_AWADDR,
        I_CH0_AWLEN => mem_AWLEN,
        I_CH0_WVALID => mem_WVALID,
        I_CH0_WREADY => mem_WREADY,
        I_CH0_WDATA => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WDATA,
        I_CH0_WSTRB => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WSTRB,
        I_CH0_BVALID => mem_BVALID,
        I_CH0_BREADY => mem_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state147))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call18) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call24) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                MatA_DRAM_read_reg_206 <= MatA_DRAM;
                trunc_ln3_reg_217 <= MatC_DRAM(63 downto 4);
                trunc_ln_reg_211 <= MatB_DRAM(63 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state77, ap_CS_fsm_state147, ap_block_state1, mem_AWREADY, mem_ARREADY, mem_BVALID, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state75, ap_CS_fsm_state79, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if ((not(((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done = ap_const_logic_0) or (mem_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state147))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state147;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    MatA_address0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatA_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_address0;
        else 
            MatA_address0 <= "XXXXXXX";
        end if; 
    end process;


    MatA_ce0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatA_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce0;
        else 
            MatA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_ce1_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_ce1 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_ce1;
        else 
            MatA_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_MatA_we0;
        else 
            MatA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_address0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_address0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatB_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            MatB_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_address0;
        else 
            MatB_address0 <= "XXXXXXXX";
        end if; 
    end process;


    MatB_ce0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_ce0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatB_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            MatB_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_ce0;
        else 
            MatB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            MatB_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_MatB_we0;
        else 
            MatB_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;


    MatC_address0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_address0, ap_CS_fsm_state2, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            MatC_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatC_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_address0;
        else 
            MatC_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_ce0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_ce0, ap_CS_fsm_state2, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            MatC_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_MatC_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatC_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_ce0;
        else 
            MatC_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_ce1_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatC_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_ce1;
        else 
            MatC_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_d0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatC_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_d0;
        else 
            MatC_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_we0_assign_proc : process(ap_CS_fsm_state77, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            MatC_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_MatC_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_MatC_we0;
        else 
            MatC_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;
    ap_ST_fsm_state146_blk <= ap_const_logic_0;

    ap_ST_fsm_state147_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state147_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state147_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;

    ap_ST_fsm_state75_blk_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done)
    begin
        if ((grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(mem_AWREADY, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done)
    begin
        if (((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done = ap_const_logic_0) or (mem_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state78_blk <= ap_const_logic_0;

    ap_ST_fsm_state79_blk_assign_proc : process(grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done)
    begin
        if ((grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call18_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call18 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call24_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call24 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_done = ap_const_logic_0) or (grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state147, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state147))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state147, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state147))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_ap_start_reg;
    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_start_reg;

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, mem_ARREADY, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARADDR, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state74, ap_CS_fsm_state75, sext_ln36_fu_186_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARADDR <= sext_ln36_fu_186_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            mem_ARADDR <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mem_ARADDR <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, mem_ARREADY, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLEN, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARLEN <= ap_const_lv64_EA6(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            mem_ARLEN <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mem_ARLEN <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, mem_ARREADY, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARVALID, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            mem_ARVALID <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mem_ARVALID <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state77, mem_AWREADY, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWADDR, ap_CS_fsm_state78, ap_CS_fsm_state79, sext_ln71_fu_196_p1)
    begin
        if ((not(((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done = ap_const_logic_0) or (mem_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            mem_AWADDR <= sext_ln71_fu_196_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            mem_AWADDR <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state77, mem_AWREADY, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLEN, ap_CS_fsm_state78, ap_CS_fsm_state79)
    begin
        if ((not(((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done = ap_const_logic_0) or (mem_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            mem_AWLEN <= ap_const_lv64_9C4(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            mem_AWLEN <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state77, mem_AWREADY, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWVALID, ap_CS_fsm_state78, ap_CS_fsm_state79)
    begin
        if ((not(((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151_ap_done = ap_const_logic_0) or (mem_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            mem_AWVALID <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state147, mem_BVALID, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_BREADY, ap_CS_fsm_state78, ap_CS_fsm_state79)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state147))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            mem_BREADY <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_RREADY, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            mem_RREADY <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mem_RREADY <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WVALID, ap_CS_fsm_state78, ap_CS_fsm_state79)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            mem_WVALID <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

        sext_ln36_fu_186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_211),64));

        sext_ln71_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_217),64));

end behav;
