#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5583dcb62ce0 .scope module, "test_tb" "test_tb" 2 3;
 .timescale -9 -9;
v0x5583dcb85e70_0 .net "ctrl", 0 0, v0x5583dcb85a80_0;  1 drivers
v0x5583dcb85f10_0 .var "done", 0 0;
v0x5583dcb85fb0_0 .var "trigger", 0 0;
S_0x5583dcb62e60 .scope module, "b" "block" 2 10, 3 1 0, S_0x5583dcb62ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "done"
    .port_info 2 /OUTPUT 1 "control"
L_0x5583dcb51030 .functor NOT 1, v0x5583dcb85f10_0, C4<0>, C4<0>, C4<0>;
v0x5583dcb85a80_0 .var "control", 0 0;
v0x5583dcb85b40_0 .net "done", 0 0, v0x5583dcb85f10_0;  1 drivers
v0x5583dcb85c00_0 .var "planB", 0 0;
v0x5583dcb85ca0_0 .net "planBreset", 0 0, v0x5583dcb858f0_0;  1 drivers
v0x5583dcb85d40_0 .net "trigger", 0 0, v0x5583dcb85fb0_0;  1 drivers
E_0x5583dcb4e2c0 .event negedge, v0x5583dcb85a80_0;
E_0x5583dcb4e6e0 .event posedge, v0x5583dcb85a80_0;
E_0x5583dcb4e7f0/0 .event negedge, v0x5583dcb85b40_0;
E_0x5583dcb4e7f0/1 .event posedge, v0x5583dcb858f0_0, v0x5583dcb85d40_0;
E_0x5583dcb4e7f0 .event/or E_0x5583dcb4e7f0/0, E_0x5583dcb4e7f0/1;
S_0x5583dcb63080 .scope module, "d" "delay" 3 11, 4 1 0, S_0x5583dcb62e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in1"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /OUTPUT 1 "out"
P_0x5583dcb63250 .param/l "length" 0 4 2, +C4<00000000000000000000000000001010>;
v0x5583dcb855b0_0 .net *"_s14", 0 0, L_0x5583dcb868e0;  1 drivers
v0x5583dcb856b0_0 .net "in1", 0 0, v0x5583dcb85c00_0;  1 drivers
v0x5583dcb85770_0 .net "in2", 0 0, L_0x5583dcb51030;  1 drivers
v0x5583dcb85810_0 .var "inter", 9 0;
v0x5583dcb858f0_0 .var "out", 0 0;
E_0x5583dcb4e0a0 .event edge, v0x5583dcb85770_0, L_0x5583dcb868e0;
E_0x5583dcb61c70 .event edge, v0x5583dcb85770_0, v0x5583dcb856b0_0;
L_0x5583dcb860b0 .part v0x5583dcb85810_0, 0, 1;
L_0x5583dcb861b0 .part v0x5583dcb85810_0, 1, 1;
L_0x5583dcb862d0 .part v0x5583dcb85810_0, 2, 1;
L_0x5583dcb86370 .part v0x5583dcb85810_0, 3, 1;
L_0x5583dcb86470 .part v0x5583dcb85810_0, 4, 1;
L_0x5583dcb86540 .part v0x5583dcb85810_0, 5, 1;
L_0x5583dcb86650 .part v0x5583dcb85810_0, 6, 1;
L_0x5583dcb866f0 .part v0x5583dcb85810_0, 7, 1;
L_0x5583dcb86810 .part v0x5583dcb85810_0, 8, 1;
L_0x5583dcb868e0 .part v0x5583dcb85810_0, 9, 1;
S_0x5583dcb63340 .scope generate, "genblk1[1]" "genblk1[1]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb63510 .param/l "i" 0 4 17, +C4<01>;
v0x5583dcb635b0_0 .net *"_s1", 0 0, L_0x5583dcb860b0;  1 drivers
E_0x5583dcb62140 .event edge, v0x5583dcb85770_0, L_0x5583dcb860b0;
S_0x5583dcb83450 .scope generate, "genblk1[2]" "genblk1[2]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb83660 .param/l "i" 0 4 17, +C4<010>;
v0x5583dcb83780_0 .net *"_s1", 0 0, L_0x5583dcb861b0;  1 drivers
E_0x5583dcb83720 .event edge, v0x5583dcb85770_0, L_0x5583dcb861b0;
S_0x5583dcb83880 .scope generate, "genblk1[3]" "genblk1[3]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb83a70 .param/l "i" 0 4 17, +C4<011>;
v0x5583dcb83b90_0 .net *"_s1", 0 0, L_0x5583dcb862d0;  1 drivers
E_0x5583dcb83b30 .event edge, v0x5583dcb85770_0, L_0x5583dcb862d0;
S_0x5583dcb83c90 .scope generate, "genblk1[4]" "genblk1[4]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb83e80 .param/l "i" 0 4 17, +C4<0100>;
v0x5583dcb83fc0_0 .net *"_s1", 0 0, L_0x5583dcb86370;  1 drivers
E_0x5583dcb83f60 .event edge, v0x5583dcb85770_0, L_0x5583dcb86370;
S_0x5583dcb840c0 .scope generate, "genblk1[5]" "genblk1[5]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb84300 .param/l "i" 0 4 17, +C4<0101>;
v0x5583dcb84440_0 .net *"_s1", 0 0, L_0x5583dcb86470;  1 drivers
E_0x5583dcb843e0 .event edge, v0x5583dcb85770_0, L_0x5583dcb86470;
S_0x5583dcb84540 .scope generate, "genblk1[6]" "genblk1[6]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb84730 .param/l "i" 0 4 17, +C4<0110>;
v0x5583dcb84870_0 .net *"_s1", 0 0, L_0x5583dcb86540;  1 drivers
E_0x5583dcb84810 .event edge, v0x5583dcb85770_0, L_0x5583dcb86540;
S_0x5583dcb84970 .scope generate, "genblk1[7]" "genblk1[7]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb84b60 .param/l "i" 0 4 17, +C4<0111>;
v0x5583dcb84ca0_0 .net *"_s1", 0 0, L_0x5583dcb86650;  1 drivers
E_0x5583dcb84c40 .event edge, v0x5583dcb85770_0, L_0x5583dcb86650;
S_0x5583dcb84da0 .scope generate, "genblk1[8]" "genblk1[8]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb84f90 .param/l "i" 0 4 17, +C4<01000>;
v0x5583dcb850d0_0 .net *"_s1", 0 0, L_0x5583dcb866f0;  1 drivers
E_0x5583dcb85070 .event edge, v0x5583dcb85770_0, L_0x5583dcb866f0;
S_0x5583dcb851d0 .scope generate, "genblk1[9]" "genblk1[9]" 4 17, 4 17 0, S_0x5583dcb63080;
 .timescale -9 -9;
P_0x5583dcb842b0 .param/l "i" 0 4 17, +C4<01001>;
v0x5583dcb854b0_0 .net *"_s1", 0 0, L_0x5583dcb86810;  1 drivers
E_0x5583dcb85450 .event edge, v0x5583dcb85770_0, L_0x5583dcb86810;
    .scope S_0x5583dcb63340;
T_0 ;
    %wait E_0x5583dcb62140;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5583dcb83450;
T_1 ;
    %wait E_0x5583dcb83720;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5583dcb83880;
T_2 ;
    %wait E_0x5583dcb83b30;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5583dcb83c90;
T_3 ;
    %wait E_0x5583dcb83f60;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5583dcb840c0;
T_4 ;
    %wait E_0x5583dcb843e0;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5583dcb84540;
T_5 ;
    %wait E_0x5583dcb84810;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5583dcb84970;
T_6 ;
    %wait E_0x5583dcb84c40;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5583dcb84da0;
T_7 ;
    %wait E_0x5583dcb85070;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5583dcb851d0;
T_8 ;
    %wait E_0x5583dcb85450;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5583dcb63080;
T_9 ;
    %wait E_0x5583dcb61c70;
    %delay 5, 0;
    %load/vec4 v0x5583dcb856b0_0;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5583dcb85810_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5583dcb63080;
T_10 ;
    %wait E_0x5583dcb4e0a0;
    %delay 5, 0;
    %load/vec4 v0x5583dcb85810_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5583dcb85770_0;
    %and;
    %store/vec4 v0x5583dcb858f0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5583dcb63080;
T_11 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5583dcb85810_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb858f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5583dcb62e60;
T_12 ;
    %wait E_0x5583dcb4e7f0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583dcb85a80_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583dcb85c00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5583dcb62e60;
T_13 ;
    %wait E_0x5583dcb4e6e0;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583dcb85a80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5583dcb62e60;
T_14 ;
    %wait E_0x5583dcb4e2c0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583dcb85c00_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5583dcb62e60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb85a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb85c00_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5583dcb62ce0;
T_16 ;
    %vpi_call 2 17 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5583dcb62ce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb85fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583dcb85f10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb85f10_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583dcb85f10_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583dcb85f10_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_tb.v";
    "block.v";
    "delay.v";
