

================================================================
== Vivado HLS Report for 'decision_function'
================================================================
* Date:           Wed Sep 23 16:49:42 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_prj_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     3.601|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_6_V_read41 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_6_V_read)"   --->   Operation 4 'read' 'x_6_V_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_5_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_5_V_read)"   --->   Operation 5 'read' 'x_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_4_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_4_V_read)"   --->   Operation 6 'read' 'x_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_3_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_3_V_read)"   --->   Operation 7 'read' 'x_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_2_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_2_V_read)"   --->   Operation 8 'read' 'x_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_1_V_read)"   --->   Operation 9 'read' 'x_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_0_V_read_2 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x_0_V_read)"   --->   Operation 10 'read' 'x_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Tree_14_parent_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_14_parent_read)"   --->   Operation 11 'read' 'Tree_14_parent_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Tree_13_parent_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_13_parent_read)"   --->   Operation 12 'read' 'Tree_13_parent_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Tree_12_parent_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_12_parent_read)"   --->   Operation 13 'read' 'Tree_12_parent_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Tree_11_parent_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_11_parent_read)"   --->   Operation 14 'read' 'Tree_11_parent_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Tree_10_parent_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_10_parent_read)"   --->   Operation 15 'read' 'Tree_10_parent_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Tree_12_children_le = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_12_children_left_read)"   --->   Operation 16 'read' 'Tree_12_children_le' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Tree_10_children_le = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_10_children_left_read)"   --->   Operation 17 'read' 'Tree_10_children_le' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Tree_9_children_lef = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_9_children_left_read)"   --->   Operation 18 'read' 'Tree_9_children_lef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Tree_14_value_V_rea = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_14_value_V_read)"   --->   Operation 19 'read' 'Tree_14_value_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Tree_13_value_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_13_value_V_read)"   --->   Operation 20 'read' 'Tree_13_value_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Tree_12_value_V_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_12_value_V_read)"   --->   Operation 21 'read' 'Tree_12_value_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Tree_11_value_V_rea = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_11_value_V_read)"   --->   Operation 22 'read' 'Tree_11_value_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Tree_10_value_V_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_10_value_V_read)"   --->   Operation 23 'read' 'Tree_10_value_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%value_leaf_3_V = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_7_value_V_read)"   --->   Operation 24 'read' 'value_leaf_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%value_leaf_2_V = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_6_value_V_read)"   --->   Operation 25 'read' 'value_leaf_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Tree_5_value_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_5_value_V_read)"   --->   Operation 26 'read' 'Tree_5_value_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%value_leaf_1_V = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_4_value_V_read)"   --->   Operation 27 'read' 'value_leaf_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Tree_3_value_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_3_value_V_read)"   --->   Operation 28 'read' 'Tree_3_value_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Tree_12_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_12_threshold_V_read)"   --->   Operation 29 'read' 'Tree_12_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Tree_10_threshold_V_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_10_threshold_V_read)"   --->   Operation 30 'read' 'Tree_10_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Tree_9_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_9_threshold_V_read)"   --->   Operation 31 'read' 'Tree_9_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Tree_8_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_8_threshold_V_read)"   --->   Operation 32 'read' 'Tree_8_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Tree_5_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_5_threshold_V_read)"   --->   Operation 33 'read' 'Tree_5_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Tree_2_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_2_threshold_V_read)"   --->   Operation 34 'read' 'Tree_2_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Tree_1_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_1_threshold_V_read)"   --->   Operation 35 'read' 'Tree_1_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Tree_0_threshold_V_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_0_threshold_V_read)"   --->   Operation 36 'read' 'Tree_0_threshold_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Tree_12_feature_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_12_feature_read)"   --->   Operation 37 'read' 'Tree_12_feature_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Tree_10_feature_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_10_feature_read)"   --->   Operation 38 'read' 'Tree_10_feature_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Tree_9_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_9_feature_read)"   --->   Operation 39 'read' 'Tree_9_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Tree_8_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_8_feature_read)"   --->   Operation 40 'read' 'Tree_8_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Tree_5_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_5_feature_read)"   --->   Operation 41 'read' 'Tree_5_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Tree_2_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_2_feature_read)"   --->   Operation 42 'read' 'Tree_2_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Tree_1_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_1_feature_read)"   --->   Operation 43 'read' 'Tree_1_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Tree_0_feature_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %Tree_3_ap_fixed_11_6_5_3_0_7_ap_fixed_11_6_5_3_0_ap_fixed_11_6_5_3_0_0_feature_read)"   --->   Operation 44 'read' 'Tree_0_feature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read12_cast31 = sext i5 %Tree_12_children_le to i32"   --->   Operation 45 'sext' 'p_read12_cast31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read10_cast29 = sext i5 %Tree_10_children_le to i32"   --->   Operation 46 'sext' 'p_read10_cast29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read9_cast28 = zext i5 %Tree_9_children_lef to i32"   --->   Operation 47 'zext' 'p_read9_cast28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Tree_12_threshold_V = sext i10 %Tree_12_threshold_V_1 to i11"   --->   Operation 48 'sext' 'Tree_12_threshold_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Tree_10_threshold_V = sext i9 %Tree_10_threshold_V_1 to i11"   --->   Operation 49 'sext' 'Tree_10_threshold_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Tree_9_threshold_V_s = sext i10 %Tree_9_threshold_V_1 to i11"   --->   Operation 50 'sext' 'Tree_9_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Tree_8_threshold_V_s = sext i10 %Tree_8_threshold_V_1 to i11"   --->   Operation 51 'sext' 'Tree_8_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Tree_5_threshold_V_s = sext i10 %Tree_5_threshold_V_1 to i11"   --->   Operation 52 'sext' 'Tree_5_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Tree_2_threshold_V_s = sext i10 %Tree_2_threshold_V_1 to i11"   --->   Operation 53 'sext' 'Tree_2_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Tree_1_threshold_V_s = sext i10 %Tree_1_threshold_V_1 to i11"   --->   Operation 54 'sext' 'Tree_1_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Tree_0_threshold_V_s = sext i10 %Tree_0_threshold_V_1 to i11"   --->   Operation 55 'sext' 'Tree_0_threshold_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i4 %Tree_0_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 56 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.63ns)   --->   "%tmp = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497)" [firmware/BDT.h:70]   --->   Operation 57 'mux' 'tmp' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%icmp_ln1497 = icmp slt i11 %Tree_0_threshold_V_s, %tmp" [firmware/BDT.h:70]   --->   Operation 58 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.14ns)   --->   "%comparison_0 = xor i1 %icmp_ln1497, true" [firmware/BDT.h:70]   --->   Operation 59 'xor' 'comparison_0' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1497_1 = trunc i4 %Tree_1_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 60 'trunc' 'trunc_ln1497_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.63ns)   --->   "%tmp_1 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_1)" [firmware/BDT.h:70]   --->   Operation 61 'mux' 'tmp_1' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%icmp_ln1497_1 = icmp slt i11 %Tree_1_threshold_V_s, %tmp_1" [firmware/BDT.h:70]   --->   Operation 62 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.14ns)   --->   "%comparison_1 = xor i1 %icmp_ln1497_1, true" [firmware/BDT.h:70]   --->   Operation 63 'xor' 'comparison_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1497_2 = trunc i4 %Tree_2_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 64 'trunc' 'trunc_ln1497_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.63ns)   --->   "%tmp_2 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_2)" [firmware/BDT.h:70]   --->   Operation 65 'mux' 'tmp_2' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%icmp_ln1497_2 = icmp slt i11 %Tree_2_threshold_V_s, %tmp_2" [firmware/BDT.h:70]   --->   Operation 66 'icmp' 'icmp_ln1497_2' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.14ns)   --->   "%comparison_2 = xor i1 %icmp_ln1497_2, true" [firmware/BDT.h:70]   --->   Operation 67 'xor' 'comparison_2' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1497_3 = trunc i4 %Tree_5_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 68 'trunc' 'trunc_ln1497_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.63ns)   --->   "%tmp_3 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_3)" [firmware/BDT.h:70]   --->   Operation 69 'mux' 'tmp_3' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%icmp_ln1497_3 = icmp slt i11 %Tree_5_threshold_V_s, %tmp_3" [firmware/BDT.h:70]   --->   Operation 70 'icmp' 'icmp_ln1497_3' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.14ns)   --->   "%comparison_5 = xor i1 %icmp_ln1497_3, true" [firmware/BDT.h:70]   --->   Operation 71 'xor' 'comparison_5' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1497_4 = trunc i4 %Tree_8_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 72 'trunc' 'trunc_ln1497_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.63ns)   --->   "%tmp_4 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_4)" [firmware/BDT.h:70]   --->   Operation 73 'mux' 'tmp_4' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.79ns)   --->   "%icmp_ln1497_4 = icmp slt i11 %Tree_8_threshold_V_s, %tmp_4" [firmware/BDT.h:70]   --->   Operation 74 'icmp' 'icmp_ln1497_4' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.14ns)   --->   "%comparison_8 = xor i1 %icmp_ln1497_4, true" [firmware/BDT.h:70]   --->   Operation 75 'xor' 'comparison_8' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.72ns)   --->   "%icmp_ln69 = icmp eq i4 %Tree_9_feature_read, -2" [firmware/BDT.h:69]   --->   Operation 76 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1497_5 = trunc i4 %Tree_9_feature_read to i3" [firmware/BDT.h:70]   --->   Operation 77 'trunc' 'trunc_ln1497_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.63ns)   --->   "%tmp_5 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_5)" [firmware/BDT.h:70]   --->   Operation 78 'mux' 'tmp_5' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln1497_5 = icmp slt i11 %Tree_9_threshold_V_s, %tmp_5" [firmware/BDT.h:70]   --->   Operation 79 'icmp' 'icmp_ln1497_5' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node comparison_9)   --->   "%xor_ln1497 = xor i1 %icmp_ln1497_5, true" [firmware/BDT.h:70]   --->   Operation 80 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.14ns) (out node of the LUT)   --->   "%comparison_9 = or i1 %icmp_ln69, %xor_ln1497" [firmware/BDT.h:69]   --->   Operation 81 'or' 'comparison_9' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.72ns)   --->   "%icmp_ln69_1 = icmp eq i4 %Tree_10_feature_rea, -2" [firmware/BDT.h:69]   --->   Operation 82 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1497_6 = trunc i4 %Tree_10_feature_rea to i3" [firmware/BDT.h:70]   --->   Operation 83 'trunc' 'trunc_ln1497_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.63ns)   --->   "%tmp_6 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_6)" [firmware/BDT.h:70]   --->   Operation 84 'mux' 'tmp_6' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%icmp_ln1497_6 = icmp slt i11 %Tree_10_threshold_V, %tmp_6" [firmware/BDT.h:70]   --->   Operation 85 'icmp' 'icmp_ln1497_6' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node comparison_10)   --->   "%xor_ln1497_1 = xor i1 %icmp_ln1497_6, true" [firmware/BDT.h:70]   --->   Operation 86 'xor' 'xor_ln1497_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.14ns) (out node of the LUT)   --->   "%comparison_10 = or i1 %icmp_ln69_1, %xor_ln1497_1" [firmware/BDT.h:69]   --->   Operation 87 'or' 'comparison_10' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%icmp_ln69_2 = icmp eq i4 %Tree_12_feature_rea, -2" [firmware/BDT.h:69]   --->   Operation 88 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1497_7 = trunc i4 %Tree_12_feature_rea to i3" [firmware/BDT.h:70]   --->   Operation 89 'trunc' 'trunc_ln1497_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.63ns)   --->   "%tmp_7 = call i11 @_ssdm_op_Mux.ap_auto.7i11.i3(i11 %x_0_V_read_2, i11 %x_1_V_read_2, i11 %x_2_V_read_2, i11 %x_3_V_read_2, i11 %x_4_V_read_2, i11 %x_5_V_read_2, i11 %x_6_V_read41, i3 %trunc_ln1497_7)" [firmware/BDT.h:70]   --->   Operation 90 'mux' 'tmp_7' <Predicate = true> <Delay = 0.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%icmp_ln1497_7 = icmp slt i11 %Tree_12_threshold_V, %tmp_7" [firmware/BDT.h:70]   --->   Operation 91 'icmp' 'icmp_ln1497_7' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node comparison_12)   --->   "%xor_ln1497_2 = xor i1 %icmp_ln1497_7, true" [firmware/BDT.h:70]   --->   Operation 92 'xor' 'xor_ln1497_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.14ns) (out node of the LUT)   --->   "%comparison_12 = or i1 %icmp_ln69_2, %xor_ln1497_2" [firmware/BDT.h:69]   --->   Operation 93 'or' 'comparison_12' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.14ns)   --->   "%activation_leaf_0_6 = xor i1 %comparison_0, true" [firmware/BDT.h:86]   --->   Operation 94 'xor' 'activation_leaf_0_6' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_3)   --->   "%xor_ln86_1 = xor i1 %comparison_1, true" [firmware/BDT.h:86]   --->   Operation 95 'xor' 'xor_ln86_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.14ns)   --->   "%activation_leaf_0 = and i1 %comparison_1, %comparison_0" [firmware/BDT.h:86]   --->   Operation 96 'and' 'activation_leaf_0' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_2)   --->   "%xor_ln86_2 = xor i1 %comparison_2, true" [firmware/BDT.h:86]   --->   Operation 97 'xor' 'xor_ln86_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.14ns)   --->   "%activation_leaf_0_1 = and i1 %comparison_2, %activation_leaf_0" [firmware/BDT.h:86]   --->   Operation 98 'and' 'activation_leaf_0_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_2 = and i1 %activation_leaf_0, %xor_ln86_2" [firmware/BDT.h:86]   --->   Operation 99 'and' 'activation_leaf_0_2' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_3 = and i1 %comparison_0, %xor_ln86_1" [firmware/BDT.h:86]   --->   Operation 100 'and' 'activation_leaf_0_3' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_5)   --->   "%xor_ln86_3 = xor i1 %comparison_5, true" [firmware/BDT.h:86]   --->   Operation 101 'xor' 'xor_ln86_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.14ns)   --->   "%activation_leaf_0_4 = and i1 %comparison_5, %activation_leaf_0_3" [firmware/BDT.h:86]   --->   Operation 102 'and' 'activation_leaf_0_4' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_5_V_1)   --->   "%value_leaf_5_V = trunc i3 %Tree_5_value_V_read to i2" [firmware/BDT.h:92]   --->   Operation 103 'trunc' 'value_leaf_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_5 = and i1 %activation_leaf_0_3, %xor_ln86_3" [firmware/BDT.h:86]   --->   Operation 104 'and' 'activation_leaf_0_5' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.14ns)   --->   "%activation_leaf_0_7 = and i1 %comparison_8, %activation_leaf_0_6" [firmware/BDT.h:86]   --->   Operation 105 'and' 'activation_leaf_0_7' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i5 %Tree_10_parent_read to i4" [firmware/BDT.h:85]   --->   Operation 106 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.60ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.15i32.i4(i32 1, i32 2, i32 3, i32 -1, i32 -1, i32 6, i32 -1, i32 -1, i32 9, i32 %p_read9_cast28, i32 %p_read10_cast29, i32 -1, i32 %p_read12_cast31, i32 -1, i32 -1, i4 %trunc_ln85)" [firmware/BDT.h:85]   --->   Operation 107 'mux' 'tmp_8' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.80ns)   --->   "%icmp_ln85 = icmp eq i32 %tmp_8, 10" [firmware/BDT.h:85]   --->   Operation 108 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.60ns)   --->   "%tmp_9 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 %comparison_0, i1 %comparison_1, i1 %comparison_2, i1 true, i1 true, i1 %comparison_5, i1 true, i1 true, i1 %comparison_8, i1 %comparison_9, i1 %comparison_10, i1 true, i1 %comparison_12, i1 true, i1 true, i4 %trunc_ln85)" [firmware/BDT.h:86]   --->   Operation 109 'mux' 'tmp_9' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.60ns)   --->   "%tmp_s = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 true, i1 %comparison_0, i1 %activation_leaf_0, i1 %activation_leaf_0_1, i1 %activation_leaf_0_2, i1 %activation_leaf_0_3, i1 %activation_leaf_0_4, i1 %activation_leaf_0_5, i1 %activation_leaf_0_6, i1 %activation_leaf_0_7, i1 undef, i1 undef, i1 undef, i1 undef, i1 undef, i4 %trunc_ln85)" [firmware/BDT.h:86]   --->   Operation 110 'mux' 'tmp_s' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_8)   --->   "%xor_ln86 = xor i1 %icmp_ln85, true" [firmware/BDT.h:86]   --->   Operation 111 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_8)   --->   "%or_ln86 = or i1 %tmp_9, %xor_ln86" [firmware/BDT.h:86]   --->   Operation 112 'or' 'or_ln86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_8)   --->   "%xor_ln86_4 = xor i1 %tmp_9, true" [firmware/BDT.h:86]   --->   Operation 113 'xor' 'xor_ln86_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_8)   --->   "%or_ln86_1 = or i1 %icmp_ln85, %xor_ln86_4" [firmware/BDT.h:86]   --->   Operation 114 'or' 'or_ln86_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_8)   --->   "%and_ln86 = and i1 %or_ln86, %or_ln86_1" [firmware/BDT.h:86]   --->   Operation 115 'and' 'and_ln86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_8 = and i1 %and_ln86, %tmp_s" [firmware/BDT.h:86]   --->   Operation 116 'and' 'activation_leaf_0_8' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.72ns)   --->   "%icmp_ln92 = icmp eq i5 %Tree_10_children_le, -1" [firmware/BDT.h:92]   --->   Operation 117 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%value_leaf_4_V_1 = sext i4 %Tree_10_value_V_rea to i5" [firmware/BDT.h:94]   --->   Operation 118 'sext' 'value_leaf_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_5_V_1)   --->   "%sext_ln92 = sext i2 %value_leaf_5_V to i5" [firmware/BDT.h:92]   --->   Operation 119 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i5 %Tree_11_parent_read to i4" [firmware/BDT.h:85]   --->   Operation 120 'trunc' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.60ns)   --->   "%tmp_10 = call i32 @_ssdm_op_Mux.ap_auto.15i32.i4(i32 1, i32 2, i32 3, i32 -1, i32 -1, i32 6, i32 -1, i32 -1, i32 9, i32 %p_read9_cast28, i32 %p_read10_cast29, i32 -1, i32 %p_read12_cast31, i32 -1, i32 -1, i4 %trunc_ln85_1)" [firmware/BDT.h:85]   --->   Operation 121 'mux' 'tmp_10' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.80ns)   --->   "%icmp_ln85_1 = icmp eq i32 %tmp_10, 11" [firmware/BDT.h:85]   --->   Operation 122 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.60ns)   --->   "%tmp_11 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 %comparison_0, i1 %comparison_1, i1 %comparison_2, i1 true, i1 true, i1 %comparison_5, i1 true, i1 true, i1 %comparison_8, i1 %comparison_9, i1 %comparison_10, i1 true, i1 %comparison_12, i1 true, i1 true, i4 %trunc_ln85_1)" [firmware/BDT.h:86]   --->   Operation 123 'mux' 'tmp_11' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.60ns)   --->   "%tmp_12 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 true, i1 %comparison_0, i1 %activation_leaf_0, i1 %activation_leaf_0_1, i1 %activation_leaf_0_2, i1 %activation_leaf_0_3, i1 %activation_leaf_0_4, i1 %activation_leaf_0_5, i1 %activation_leaf_0_6, i1 %activation_leaf_0_7, i1 %activation_leaf_0_8, i1 undef, i1 undef, i1 undef, i1 undef, i4 %trunc_ln85_1)" [firmware/BDT.h:86]   --->   Operation 124 'mux' 'tmp_12' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_9)   --->   "%xor_ln86_5 = xor i1 %icmp_ln85_1, true" [firmware/BDT.h:86]   --->   Operation 125 'xor' 'xor_ln86_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_9)   --->   "%or_ln86_2 = or i1 %tmp_11, %xor_ln86_5" [firmware/BDT.h:86]   --->   Operation 126 'or' 'or_ln86_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_9)   --->   "%xor_ln86_6 = xor i1 %tmp_11, true" [firmware/BDT.h:86]   --->   Operation 127 'xor' 'xor_ln86_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_9)   --->   "%or_ln86_3 = or i1 %icmp_ln85_1, %xor_ln86_6" [firmware/BDT.h:86]   --->   Operation 128 'or' 'or_ln86_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_9)   --->   "%and_ln86_2 = and i1 %or_ln86_2, %or_ln86_3" [firmware/BDT.h:86]   --->   Operation 129 'and' 'and_ln86_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_9 = and i1 %and_ln86_2, %tmp_12" [firmware/BDT.h:86]   --->   Operation 130 'and' 'activation_leaf_0_9' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.34ns)   --->   "%value_leaf_4_V = select i1 %icmp_ln92, i5 %value_leaf_4_V_1, i5 %Tree_11_value_V_rea" [firmware/BDT.h:94]   --->   Operation 131 'select' 'value_leaf_4_V' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.34ns) (out node of the LUT)   --->   "%value_leaf_5_V_1 = select i1 %icmp_ln92, i5 %Tree_11_value_V_rea, i5 %sext_ln92" [firmware/BDT.h:94]   --->   Operation 132 'select' 'value_leaf_5_V_1' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = trunc i5 %Tree_12_parent_read to i4" [firmware/BDT.h:85]   --->   Operation 133 'trunc' 'trunc_ln85_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.60ns)   --->   "%tmp_13 = call i32 @_ssdm_op_Mux.ap_auto.15i32.i4(i32 1, i32 2, i32 3, i32 -1, i32 -1, i32 6, i32 -1, i32 -1, i32 9, i32 %p_read9_cast28, i32 %p_read10_cast29, i32 -1, i32 %p_read12_cast31, i32 -1, i32 -1, i4 %trunc_ln85_2)" [firmware/BDT.h:85]   --->   Operation 134 'mux' 'tmp_13' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.80ns)   --->   "%icmp_ln85_2 = icmp eq i32 %tmp_13, 12" [firmware/BDT.h:85]   --->   Operation 135 'icmp' 'icmp_ln85_2' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.60ns)   --->   "%tmp_14 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 %comparison_0, i1 %comparison_1, i1 %comparison_2, i1 true, i1 true, i1 %comparison_5, i1 true, i1 true, i1 %comparison_8, i1 %comparison_9, i1 %comparison_10, i1 true, i1 %comparison_12, i1 true, i1 true, i4 %trunc_ln85_2)" [firmware/BDT.h:86]   --->   Operation 136 'mux' 'tmp_14' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.72ns)   --->   "%icmp_ln92_1 = icmp eq i5 %Tree_12_children_le, -1" [firmware/BDT.h:92]   --->   Operation 137 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i4 %Tree_12_value_V_rea to i5" [firmware/BDT.h:94]   --->   Operation 138 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_5_V_3)   --->   "%value_leaf_5_V_2 = select i1 %icmp_ln92, i5 %Tree_11_value_V_rea, i5 %sext_ln203" [firmware/BDT.h:94]   --->   Operation 139 'select' 'value_leaf_5_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.34ns) (out node of the LUT)   --->   "%value_leaf_5_V_3 = select i1 %icmp_ln92_1, i5 %value_leaf_5_V_2, i5 %value_leaf_5_V_1" [firmware/BDT.h:92]   --->   Operation 140 'select' 'value_leaf_5_V_3' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = trunc i5 %Tree_13_parent_read to i4" [firmware/BDT.h:85]   --->   Operation 141 'trunc' 'trunc_ln85_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.60ns)   --->   "%tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.15i32.i4(i32 1, i32 2, i32 3, i32 -1, i32 -1, i32 6, i32 -1, i32 -1, i32 9, i32 %p_read9_cast28, i32 %p_read10_cast29, i32 -1, i32 %p_read12_cast31, i32 -1, i32 -1, i4 %trunc_ln85_3)" [firmware/BDT.h:85]   --->   Operation 142 'mux' 'tmp_16' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.80ns)   --->   "%icmp_ln85_3 = icmp eq i32 %tmp_16, 13" [firmware/BDT.h:85]   --->   Operation 143 'icmp' 'icmp_ln85_3' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.60ns)   --->   "%tmp_17 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 %comparison_0, i1 %comparison_1, i1 %comparison_2, i1 true, i1 true, i1 %comparison_5, i1 true, i1 true, i1 %comparison_8, i1 %comparison_9, i1 %comparison_10, i1 true, i1 %comparison_12, i1 true, i1 true, i4 %trunc_ln85_3)" [firmware/BDT.h:86]   --->   Operation 144 'mux' 'tmp_17' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln85_4 = trunc i5 %Tree_14_parent_read to i4" [firmware/BDT.h:85]   --->   Operation 145 'trunc' 'trunc_ln85_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.60ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.15i32.i4(i32 1, i32 2, i32 3, i32 -1, i32 -1, i32 6, i32 -1, i32 -1, i32 9, i32 %p_read9_cast28, i32 %p_read10_cast29, i32 -1, i32 %p_read12_cast31, i32 -1, i32 -1, i4 %trunc_ln85_4)" [firmware/BDT.h:85]   --->   Operation 146 'mux' 'tmp_19' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.80ns)   --->   "%icmp_ln85_4 = icmp eq i32 %tmp_19, 14" [firmware/BDT.h:85]   --->   Operation 147 'icmp' 'icmp_ln85_4' <Predicate = true> <Delay = 0.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.60ns)   --->   "%tmp_20 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 %comparison_0, i1 %comparison_1, i1 %comparison_2, i1 true, i1 true, i1 %comparison_5, i1 true, i1 true, i1 %comparison_8, i1 %comparison_9, i1 %comparison_10, i1 true, i1 %comparison_12, i1 true, i1 true, i4 %trunc_ln85_4)" [firmware/BDT.h:86]   --->   Operation 148 'mux' 'tmp_20' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 149 [1/1] (0.34ns) (out node of the LUT)   --->   "%activation_leaf_5_8 = select i1 %icmp_ln92, i1 %activation_leaf_0_9, i1 %activation_leaf_0_3" [firmware/BDT.h:93]   --->   Operation 149 'select' 'activation_leaf_5_8' <Predicate = (!icmp_ln92_1)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_3)   --->   "%activation_leaf_4_7 = select i1 %icmp_ln92, i1 %activation_leaf_0_8, i1 %activation_leaf_0_9" [firmware/BDT.h:93]   --->   Operation 150 'select' 'activation_leaf_4_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%select_ln95 = select i1 %icmp_ln92, i3 -2, i3 -3" [firmware/BDT.h:95]   --->   Operation 151 'select' 'select_ln95' <Predicate = (!icmp_ln92_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.60ns)   --->   "%tmp_15 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 true, i1 %comparison_0, i1 %activation_leaf_0, i1 %activation_leaf_0_1, i1 %activation_leaf_0_2, i1 %activation_leaf_0_3, i1 %activation_leaf_0_4, i1 %activation_leaf_0_5, i1 %activation_leaf_0_6, i1 %activation_leaf_0_7, i1 %activation_leaf_0_8, i1 %activation_leaf_0_9, i1 undef, i1 undef, i1 undef, i4 %trunc_ln85_2)" [firmware/BDT.h:86]   --->   Operation 152 'mux' 'tmp_15' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_10)   --->   "%xor_ln86_7 = xor i1 %icmp_ln85_2, true" [firmware/BDT.h:86]   --->   Operation 153 'xor' 'xor_ln86_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_10)   --->   "%or_ln86_4 = or i1 %tmp_14, %xor_ln86_7" [firmware/BDT.h:86]   --->   Operation 154 'or' 'or_ln86_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_10)   --->   "%xor_ln86_8 = xor i1 %tmp_14, true" [firmware/BDT.h:86]   --->   Operation 155 'xor' 'xor_ln86_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_10)   --->   "%or_ln86_5 = or i1 %icmp_ln85_2, %xor_ln86_8" [firmware/BDT.h:86]   --->   Operation 156 'or' 'or_ln86_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_10)   --->   "%and_ln86_4 = and i1 %or_ln86_4, %or_ln86_5" [firmware/BDT.h:86]   --->   Operation 157 'and' 'and_ln86_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_10 = and i1 %and_ln86_4, %tmp_15" [firmware/BDT.h:86]   --->   Operation 158 'and' 'activation_leaf_0_10' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_6_7)   --->   "%activation_leaf_6_6 = select i1 %icmp_ln92, i1 %activation_leaf_0_10, i1 %activation_leaf_0_4" [firmware/BDT.h:93]   --->   Operation 159 'select' 'activation_leaf_6_6' <Predicate = (icmp_ln92_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_5_13)   --->   "%activation_leaf_5_12 = select i1 %icmp_ln92, i1 %activation_leaf_0_9, i1 %activation_leaf_0_10" [firmware/BDT.h:93]   --->   Operation 160 'select' 'activation_leaf_5_12' <Predicate = (icmp_ln92_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_6_V_1)   --->   "%value_leaf_6_V = select i1 %icmp_ln92, i5 %sext_ln203, i5 %value_leaf_2_V" [firmware/BDT.h:94]   --->   Operation 161 'select' 'value_leaf_6_V' <Predicate = (icmp_ln92_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%select_ln95_1 = select i1 %icmp_ln92, i3 -1, i3 -2" [firmware/BDT.h:95]   --->   Operation 162 'select' 'select_ln95_1' <Predicate = (icmp_ln92_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.34ns) (out node of the LUT)   --->   "%value_leaf_6_V_1 = select i1 %icmp_ln92_1, i5 %value_leaf_6_V, i5 %value_leaf_2_V" [firmware/BDT.h:92]   --->   Operation 163 'select' 'value_leaf_6_V_1' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.34ns) (out node of the LUT)   --->   "%activation_leaf_6_7 = select i1 %icmp_ln92_1, i1 %activation_leaf_6_6, i1 %activation_leaf_0_4" [firmware/BDT.h:92]   --->   Operation 164 'select' 'activation_leaf_6_7' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.34ns) (out node of the LUT)   --->   "%activation_leaf_5_13 = select i1 %icmp_ln92_1, i1 %activation_leaf_5_12, i1 %activation_leaf_5_8" [firmware/BDT.h:92]   --->   Operation 165 'select' 'activation_leaf_5_13' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %icmp_ln92_1, i3 %select_ln95_1, i3 %select_ln95" [firmware/BDT.h:92]   --->   Operation 166 'select' 'select_ln92' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.60ns)   --->   "%tmp_18 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 true, i1 %comparison_0, i1 %activation_leaf_0, i1 %activation_leaf_0_1, i1 %activation_leaf_0_2, i1 %activation_leaf_0_3, i1 %activation_leaf_0_4, i1 %activation_leaf_0_5, i1 %activation_leaf_0_6, i1 %activation_leaf_0_7, i1 %activation_leaf_0_8, i1 %activation_leaf_0_9, i1 %activation_leaf_0_10, i1 undef, i1 undef, i4 %trunc_ln85_3)" [firmware/BDT.h:86]   --->   Operation 167 'mux' 'tmp_18' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_11)   --->   "%xor_ln86_9 = xor i1 %icmp_ln85_3, true" [firmware/BDT.h:86]   --->   Operation 168 'xor' 'xor_ln86_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_11)   --->   "%or_ln86_6 = or i1 %tmp_17, %xor_ln86_9" [firmware/BDT.h:86]   --->   Operation 169 'or' 'or_ln86_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_11)   --->   "%xor_ln86_10 = xor i1 %tmp_17, true" [firmware/BDT.h:86]   --->   Operation 170 'xor' 'xor_ln86_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_11)   --->   "%or_ln86_7 = or i1 %icmp_ln85_3, %xor_ln86_10" [firmware/BDT.h:86]   --->   Operation 171 'or' 'or_ln86_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_11)   --->   "%and_ln86_6 = and i1 %or_ln86_6, %or_ln86_7" [firmware/BDT.h:86]   --->   Operation 172 'and' 'and_ln86_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_11 = and i1 %and_ln86_6, %tmp_18" [firmware/BDT.h:86]   --->   Operation 173 'and' 'activation_leaf_0_11' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.56ns)   --->   "%icmp_ln93 = icmp eq i3 %select_ln92, -2" [firmware/BDT.h:93]   --->   Operation 174 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_7_1)   --->   "%activation_leaf_7 = select i1 %icmp_ln93, i1 %activation_leaf_0_5, i1 %activation_leaf_0_11" [firmware/BDT.h:93]   --->   Operation 175 'select' 'activation_leaf_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.56ns)   --->   "%icmp_ln93_1 = icmp eq i3 %select_ln92, -3" [firmware/BDT.h:93]   --->   Operation 176 'icmp' 'icmp_ln93_1' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.34ns) (out node of the LUT)   --->   "%activation_leaf_7_1 = select i1 %icmp_ln93_1, i1 %activation_leaf_0_5, i1 %activation_leaf_7" [firmware/BDT.h:93]   --->   Operation 177 'select' 'activation_leaf_7_1' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_6_10)   --->   "%activation_leaf_6_9 = select i1 %icmp_ln93, i1 %activation_leaf_0_11, i1 %activation_leaf_6_7" [firmware/BDT.h:93]   --->   Operation 178 'select' 'activation_leaf_6_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.34ns) (out node of the LUT)   --->   "%activation_leaf_6_10 = select i1 %icmp_ln93_1, i1 %activation_leaf_6_7, i1 %activation_leaf_6_9" [firmware/BDT.h:93]   --->   Operation 179 'select' 'activation_leaf_6_10' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_4)   --->   "%activation_leaf_5_15 = select i1 %icmp_ln93_1, i1 %activation_leaf_0_11, i1 %activation_leaf_5_13" [firmware/BDT.h:93]   --->   Operation 180 'select' 'activation_leaf_5_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %select_ln92 to i2" [firmware/BDT.h:93]   --->   Operation 181 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.62ns)   --->   "%add_ln203 = add i2 1, %trunc_ln93" [firmware/BDT.h:94]   --->   Operation 182 'add' 'add_ln203' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.60ns)   --->   "%tmp_21 = call i1 @_ssdm_op_Mux.ap_auto.15i1.i4(i1 true, i1 %comparison_0, i1 %activation_leaf_0, i1 %activation_leaf_0_1, i1 %activation_leaf_0_2, i1 %activation_leaf_0_3, i1 %activation_leaf_0_4, i1 %activation_leaf_0_5, i1 %activation_leaf_0_6, i1 %activation_leaf_0_7, i1 %activation_leaf_0_8, i1 %activation_leaf_0_9, i1 %activation_leaf_0_10, i1 %activation_leaf_0_11, i1 undef, i4 %trunc_ln85_4)" [firmware/BDT.h:86]   --->   Operation 183 'mux' 'tmp_21' <Predicate = true> <Delay = 0.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_12)   --->   "%xor_ln86_11 = xor i1 %icmp_ln85_4, true" [firmware/BDT.h:86]   --->   Operation 184 'xor' 'xor_ln86_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_12)   --->   "%or_ln86_8 = or i1 %tmp_20, %xor_ln86_11" [firmware/BDT.h:86]   --->   Operation 185 'or' 'or_ln86_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_12)   --->   "%xor_ln86_12 = xor i1 %tmp_20, true" [firmware/BDT.h:86]   --->   Operation 186 'xor' 'xor_ln86_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_12)   --->   "%or_ln86_9 = or i1 %icmp_ln85_4, %xor_ln86_12" [firmware/BDT.h:86]   --->   Operation 187 'or' 'or_ln86_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node activation_leaf_0_12)   --->   "%and_ln86_8 = and i1 %or_ln86_8, %or_ln86_9" [firmware/BDT.h:86]   --->   Operation 188 'and' 'and_ln86_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.14ns) (out node of the LUT)   --->   "%activation_leaf_0_12 = and i1 %and_ln86_8, %tmp_21" [firmware/BDT.h:86]   --->   Operation 189 'and' 'activation_leaf_0_12' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.39ns)   --->   "%icmp_ln93_2 = icmp eq i2 %add_ln203, -2" [firmware/BDT.h:93]   --->   Operation 190 'icmp' 'icmp_ln93_2' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.39ns)   --->   "%icmp_ln93_3 = icmp eq i2 %add_ln203, 0" [firmware/BDT.h:93]   --->   Operation 191 'icmp' 'icmp_ln93_3' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.34ns)   --->   "%select_ln93 = select i1 %icmp_ln93_3, i1 %activation_leaf_0_12, i1 %activation_leaf_0_1" [firmware/BDT.h:93]   --->   Operation 192 'select' 'select_ln93' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.14ns)   --->   "%or_ln101 = or i1 %select_ln93, %activation_leaf_0_2" [firmware/BDT.h:101]   --->   Operation 193 'or' 'or_ln101' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%xor_ln101 = xor i1 %select_ln93, true" [firmware/BDT.h:101]   --->   Operation 194 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%zext_ln101 = zext i1 %xor_ln101 to i2" [firmware/BDT.h:101]   --->   Operation 195 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%or_ln101_1 = or i1 %or_ln101, %activation_leaf_0_4" [firmware/BDT.h:101]   --->   Operation 196 'or' 'or_ln101_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%select_ln101 = select i1 %or_ln101, i2 %zext_ln101, i2 -2" [firmware/BDT.h:101]   --->   Operation 197 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.14ns)   --->   "%or_ln101_2 = or i1 %or_ln101, %activation_leaf_0_3" [firmware/BDT.h:101]   --->   Operation 198 'or' 'or_ln101_2' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%select_ln101_1 = select i1 %or_ln101_1, i2 %select_ln101, i2 -1" [firmware/BDT.h:101]   --->   Operation 199 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%zext_ln101_1 = zext i2 %select_ln101_1 to i3" [firmware/BDT.h:101]   --->   Operation 200 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln101_3 = or i1 %or_ln101_2, %activation_leaf_4_7" [firmware/BDT.h:101]   --->   Operation 201 'or' 'or_ln101_3' <Predicate = true> <Delay = 0.34> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%select_ln101_2 = select i1 %or_ln101_2, i3 %zext_ln101_1, i3 -4" [firmware/BDT.h:101]   --->   Operation 202 'select' 'select_ln101_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln101_4 = or i1 %or_ln101_3, %activation_leaf_5_15" [firmware/BDT.h:101]   --->   Operation 203 'or' 'or_ln101_4' <Predicate = true> <Delay = 0.34> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln101_3 = select i1 %or_ln101_3, i3 %select_ln101_2, i3 -3" [firmware/BDT.h:101]   --->   Operation 204 'select' 'select_ln101_3' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/BDT.h:39]   --->   Operation 205 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i4 %Tree_3_value_V_read to i5" [firmware/BDT.h:92]   --->   Operation 206 'sext' 'sext_ln92_1' <Predicate = (!icmp_ln93_3)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_5_V_4)   --->   "%sext_ln92_2 = sext i5 %value_leaf_5_V_3 to i8" [firmware/BDT.h:92]   --->   Operation 207 'sext' 'sext_ln92_2' <Predicate = (!icmp_ln93_1)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln92_3 = sext i5 %value_leaf_6_V_1 to i8" [firmware/BDT.h:92]   --->   Operation 208 'sext' 'sext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln92_4 = sext i5 %value_leaf_3_V to i8" [firmware/BDT.h:92]   --->   Operation 209 'sext' 'sext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.40ns) (out node of the LUT)   --->   "%value_leaf_5_V_4 = select i1 %icmp_ln93_1, i8 %Tree_13_value_V_rea, i8 %sext_ln92_2" [firmware/BDT.h:94]   --->   Operation 210 'select' 'value_leaf_5_V_4' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_6_V_3)   --->   "%value_leaf_6_V_2 = select i1 %icmp_ln93, i8 %Tree_13_value_V_rea, i8 %sext_ln92_3" [firmware/BDT.h:94]   --->   Operation 211 'select' 'value_leaf_6_V_2' <Predicate = (!icmp_ln93_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.40ns) (out node of the LUT)   --->   "%value_leaf_6_V_3 = select i1 %icmp_ln93_1, i8 %sext_ln92_3, i8 %value_leaf_6_V_2" [firmware/BDT.h:94]   --->   Operation 212 'select' 'value_leaf_6_V_3' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_7_V_2)   --->   "%value_leaf_7_V_1 = select i1 %icmp_ln93, i8 %sext_ln92_4, i8 %Tree_13_value_V_rea" [firmware/BDT.h:94]   --->   Operation 213 'select' 'value_leaf_7_V_1' <Predicate = (!icmp_ln93_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.40ns) (out node of the LUT)   --->   "%value_leaf_7_V_2 = select i1 %icmp_ln93_1, i8 %sext_ln92_4, i8 %value_leaf_7_V_1" [firmware/BDT.h:94]   --->   Operation 214 'select' 'value_leaf_7_V_2' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_6)   --->   "%activation_leaf_7_3 = select i1 %icmp_ln93_2, i1 %activation_leaf_7_1, i1 %activation_leaf_0_12" [firmware/BDT.h:93]   --->   Operation 215 'select' 'activation_leaf_7_3' <Predicate = (!icmp_ln93_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_6)   --->   "%activation_leaf_7_4 = select i1 %icmp_ln93_3, i1 %activation_leaf_7_1, i1 %activation_leaf_7_3" [firmware/BDT.h:93]   --->   Operation 216 'select' 'activation_leaf_7_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_5)   --->   "%activation_leaf_6_12 = select i1 %icmp_ln93_2, i1 %activation_leaf_0_12, i1 %activation_leaf_6_10" [firmware/BDT.h:93]   --->   Operation 217 'select' 'activation_leaf_6_12' <Predicate = (!icmp_ln93_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_5)   --->   "%activation_leaf_6_13 = select i1 %icmp_ln93_3, i1 %activation_leaf_6_10, i1 %activation_leaf_6_12" [firmware/BDT.h:93]   --->   Operation 218 'select' 'activation_leaf_6_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i5 %Tree_14_value_V_rea to i8" [firmware/BDT.h:94]   --->   Operation 219 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.34ns)   --->   "%value_leaf_0_V = select i1 %icmp_ln93_3, i5 %Tree_14_value_V_rea, i5 %sext_ln92_1" [firmware/BDT.h:94]   --->   Operation 220 'select' 'value_leaf_0_V' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_6_V_5)   --->   "%value_leaf_6_V_4 = select i1 %icmp_ln93_2, i8 %sext_ln203_1, i8 %value_leaf_6_V_3" [firmware/BDT.h:94]   --->   Operation 221 'select' 'value_leaf_6_V_4' <Predicate = (!icmp_ln93_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.40ns) (out node of the LUT)   --->   "%value_leaf_6_V_5 = select i1 %icmp_ln93_3, i8 %value_leaf_6_V_3, i8 %value_leaf_6_V_4" [firmware/BDT.h:94]   --->   Operation 222 'select' 'value_leaf_6_V_5' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node value_leaf_7_V_4)   --->   "%value_leaf_7_V_3 = select i1 %icmp_ln93_2, i8 %value_leaf_7_V_2, i8 %sext_ln203_1" [firmware/BDT.h:94]   --->   Operation 223 'select' 'value_leaf_7_V_3' <Predicate = (!icmp_ln93_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.40ns) (out node of the LUT)   --->   "%value_leaf_7_V_4 = select i1 %icmp_ln93_3, i8 %value_leaf_7_V_2, i8 %value_leaf_7_V_3" [firmware/BDT.h:94]   --->   Operation 224 'select' 'value_leaf_7_V_4' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln92_5 = sext i5 %value_leaf_0_V to i11" [firmware/BDT.h:92]   --->   Operation 225 'sext' 'sext_ln92_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln92_6 = sext i5 %value_leaf_1_V to i11" [firmware/BDT.h:92]   --->   Operation 226 'sext' 'sext_ln92_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln92_7 = sext i5 %value_leaf_2_V to i11" [firmware/BDT.h:92]   --->   Operation 227 'sext' 'sext_ln92_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln92_8 = sext i5 %value_leaf_3_V to i11" [firmware/BDT.h:92]   --->   Operation 228 'sext' 'sext_ln92_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln92_9 = sext i5 %value_leaf_4_V to i11" [firmware/BDT.h:92]   --->   Operation 229 'sext' 'sext_ln92_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln92_10 = sext i8 %value_leaf_5_V_4 to i11" [firmware/BDT.h:92]   --->   Operation 230 'sext' 'sext_ln92_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln92_11 = sext i8 %value_leaf_6_V_5 to i11" [firmware/BDT.h:92]   --->   Operation 231 'sext' 'sext_ln92_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln92_12 = sext i8 %value_leaf_7_V_4 to i11" [firmware/BDT.h:92]   --->   Operation 232 'sext' 'sext_ln92_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln101_5 = or i1 %or_ln101_4, %activation_leaf_6_13" [firmware/BDT.h:101]   --->   Operation 233 'or' 'or_ln101_5' <Predicate = true> <Delay = 0.34> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_5)   --->   "%select_ln101_4 = select i1 %or_ln101_4, i3 %select_ln101_3, i3 -2" [firmware/BDT.h:101]   --->   Operation 234 'select' 'select_ln101_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.34ns) (out node of the LUT)   --->   "%or_ln101_6 = or i1 %or_ln101_5, %activation_leaf_7_4" [firmware/BDT.h:101]   --->   Operation 235 'or' 'or_ln101_6' <Predicate = true> <Delay = 0.34> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln101_5 = select i1 %or_ln101_5, i3 %select_ln101_4, i3 -1" [firmware/BDT.h:101]   --->   Operation 236 'select' 'select_ln101_5' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.51ns)   --->   "%tmp_22 = call i11 @_ssdm_op_Mux.ap_auto.8i11.i3(i11 %sext_ln92_5, i11 %sext_ln92_6, i11 %sext_ln92_7, i11 %sext_ln92_8, i11 %sext_ln92_9, i11 %sext_ln92_10, i11 %sext_ln92_11, i11 %sext_ln92_12, i3 %select_ln101_5)" [firmware/BDT.h:102]   --->   Operation 237 'mux' 'tmp_22' <Predicate = true> <Delay = 0.51> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln101_6 = select i1 %or_ln101_6, i11 %tmp_22, i11 0" [firmware/BDT.h:101]   --->   Operation 238 'select' 'select_ln101_6' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "ret i11 %select_ln101_6" [firmware/BDT.h:106]   --->   Operation 239 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.17ns, clock uncertainty: 0.521ns.

 <State 1>: 3.39ns
The critical path consists of the following:
	wire read on port 'x_6_V_read' [42]  (0 ns)
	'mux' operation ('tmp', firmware/BDT.h:70) [96]  (0.633 ns)
	'icmp' operation ('icmp_ln1497', firmware/BDT.h:70) [97]  (0.799 ns)
	'xor' operation ('comparison[0]', firmware/BDT.h:70) [98]  (0.148 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [139]  (0.148 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [141]  (0.148 ns)
	'mux' operation ('tmp_s', firmware/BDT.h:86) [149]  (0.609 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [155]  (0.148 ns)
	'mux' operation ('tmp_12', firmware/BDT.h:86) [163]  (0.609 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [169]  (0.148 ns)

 <State 2>: 3.6ns
The critical path consists of the following:
	'mux' operation ('tmp_15', firmware/BDT.h:86) [179]  (0.609 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [185]  (0.148 ns)
	'mux' operation ('tmp_18', firmware/BDT.h:86) [206]  (0.609 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [212]  (0.148 ns)
	'mux' operation ('tmp_21', firmware/BDT.h:86) [231]  (0.609 ns)
	'and' operation ('activation_leaf[0]', firmware/BDT.h:86) [237]  (0.148 ns)
	'select' operation ('select_ln93', firmware/BDT.h:93) [244]  (0.345 ns)
	'or' operation ('or_ln101', firmware/BDT.h:101) [259]  (0.148 ns)
	'or' operation ('or_ln101_2', firmware/BDT.h:101) [264]  (0.148 ns)
	'or' operation ('or_ln101_3', firmware/BDT.h:101) [267]  (0.345 ns)
	'or' operation ('or_ln101_4', firmware/BDT.h:101) [269]  (0.345 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'select' operation ('value_leaf[6].V', firmware/BDT.h:94) [222]  (0.4 ns)
	'select' operation ('value_leaf[6].V', firmware/BDT.h:94) [248]  (0.4 ns)
	'mux' operation ('tmp_22', firmware/BDT.h:102) [275]  (0.511 ns)
	'select' operation ('select_ln101_6', firmware/BDT.h:101) [276]  (0.371 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
