OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/biu/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/tmp/17-AES.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   AES
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     32519
Number of terminals:      518
Number of snets:          2
Number of nets:           12819

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
[INFO DRT-0164] Number of unique instances = 348.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 419212.
[INFO DRT-0033] mcon shape region query size = 102072.
[INFO DRT-0033] met1 shape region query size = 80948.
[INFO DRT-0033] via shape region query size = 3520.
[INFO DRT-0033] met2 shape region query size = 2378.
[INFO DRT-0033] via2 shape region query size = 2816.
[INFO DRT-0033] met3 shape region query size = 2362.
[INFO DRT-0033] via3 shape region query size = 2816.
[INFO DRT-0033] met4 shape region query size = 744.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1392 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 330 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8276 groups.
#scanned instances     = 32519
#unique  instances     = 348
#stdCellGenAp          = 10404
#stdCellValidPlanarAp  = 96
#stdCellValidViaAp     = 8046
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 45475
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:00:43, memory = 268.31 (MB), peak = 273.25 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     136466

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-1000] Pin _22115_/Y not in any guide. Attempting to patch guides to cover (at least part of) the pin.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 39846.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 35077.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 22405.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6109.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2111.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 149.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 64362 vertical wires in 2 frboxes and 41335 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10769 vertical wires in 2 frboxes and 14983 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 413.80 (MB), peak = 457.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.80 (MB), peak = 457.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:15, memory = 637.40 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:35, memory = 928.36 (MB).
    Completing 30% with 3431 violations.
    elapsed time = 00:00:45, memory = 757.58 (MB).
    Completing 40% with 3431 violations.
    elapsed time = 00:01:05, memory = 930.39 (MB).
    Completing 50% with 3431 violations.
    elapsed time = 00:01:41, memory = 1084.67 (MB).
    Completing 60% with 7629 violations.
    elapsed time = 00:02:08, memory = 817.50 (MB).
    Completing 70% with 7629 violations.
    elapsed time = 00:02:34, memory = 1012.98 (MB).
    Completing 80% with 11706 violations.
    elapsed time = 00:02:57, memory = 767.52 (MB).
    Completing 90% with 11706 violations.
    elapsed time = 00:03:52, memory = 956.78 (MB).
    Completing 100% with 16903 violations.
    elapsed time = 00:04:45, memory = 738.99 (MB).
[INFO DRT-0199]   Number of violations = 24071.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0      9      0      2      0      0      0      0      0      0
Metal Spacing       55      0   1814      0    704     86      0     21      0      0
Min Hole             0      0      4      0      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      0      1
NS Metal             1      0      0      0      0      0      0      0      0      0
Recheck              4      0   3689      0   2533    739      0    198      0      5
Short                0      0  11727     10   2255    195      1     17      1      0
[INFO DRT-0267] cpu time = 00:09:18, elapsed time = 00:04:46, memory = 814.97 (MB), peak = 1175.93 (MB)
Total wire length = 796175 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 259242 um.
Total wire length on LAYER met2 = 286110 um.
Total wire length on LAYER met3 = 151123 um.
Total wire length on LAYER met4 = 87293 um.
Total wire length on LAYER met5 = 12405 um.
Total number of vias = 116735.
Up-via summary (total 116735):.

-------------------------
 FR_MASTERSLICE         0
            li1     45413
           met1     58068
           met2      9317
           met3      3697
           met4       240
-------------------------
                   116735


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24071 violations.
    elapsed time = 00:00:11, memory = 938.38 (MB).
    Completing 20% with 24071 violations.
    elapsed time = 00:00:25, memory = 1053.23 (MB).
    Completing 30% with 22342 violations.
    elapsed time = 00:00:31, memory = 816.77 (MB).
    Completing 40% with 22342 violations.
    elapsed time = 00:00:50, memory = 982.44 (MB).
    Completing 50% with 22342 violations.
    elapsed time = 00:01:14, memory = 1153.58 (MB).
    Completing 60% with 20049 violations.
    elapsed time = 00:01:36, memory = 858.62 (MB).
    Completing 70% with 20049 violations.
    elapsed time = 00:01:58, memory = 977.00 (MB).
    Completing 80% with 17308 violations.
    elapsed time = 00:02:22, memory = 858.30 (MB).
    Completing 90% with 17308 violations.
    elapsed time = 00:03:07, memory = 1081.30 (MB).
    Completing 100% with 13135 violations.
    elapsed time = 00:04:01, memory = 812.59 (MB).
[INFO DRT-0199]   Number of violations = 16971.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         22      0      0      0      0      0
Metal Spacing        0   1386      0    453     57      3
Min Hole             0      1      0      0      0      0
Recheck              0      0      0      0   3652    184
Short                0   9852      2   1291     56     12
[INFO DRT-0267] cpu time = 00:07:54, elapsed time = 00:04:01, memory = 854.57 (MB), peak = 1274.89 (MB)
Total wire length = 790111 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 256754 um.
Total wire length on LAYER met2 = 284019 um.
Total wire length on LAYER met3 = 150998 um.
Total wire length on LAYER met4 = 86163 um.
Total wire length on LAYER met5 = 12176 um.
Total number of vias = 116327.
Up-via summary (total 116327):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     57729
           met2      9410
           met3      3565
           met4       223
-------------------------
                   116327


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 16971 violations.
    elapsed time = 00:00:19, memory = 914.77 (MB).
    Completing 20% with 16971 violations.
    elapsed time = 00:00:38, memory = 1048.36 (MB).
    Completing 30% with 16099 violations.
    elapsed time = 00:00:55, memory = 815.68 (MB).
    Completing 40% with 16099 violations.
    elapsed time = 00:01:21, memory = 998.11 (MB).
    Completing 50% with 16099 violations.
    elapsed time = 00:01:46, memory = 1147.50 (MB).
    Completing 60% with 14924 violations.
    elapsed time = 00:02:06, memory = 911.47 (MB).
    Completing 70% with 14924 violations.
    elapsed time = 00:02:25, memory = 1061.75 (MB).
    Completing 80% with 13702 violations.
    elapsed time = 00:03:02, memory = 871.87 (MB).
    Completing 90% with 13702 violations.
    elapsed time = 00:03:25, memory = 1032.68 (MB).
    Completing 100% with 12362 violations.
    elapsed time = 00:04:08, memory = 840.77 (MB).
[INFO DRT-0199]   Number of violations = 14770.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          7      0      0      0      0      0
Metal Spacing        0   1277      0    403     28      4
Min Hole             0      3      0      0      0      0
Recheck              0      1      0      2   2221    184
Short                0   9395      2   1187     42     14
[INFO DRT-0267] cpu time = 00:08:06, elapsed time = 00:04:09, memory = 882.16 (MB), peak = 1274.89 (MB)
Total wire length = 786421 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 255022 um.
Total wire length on LAYER met2 = 282523 um.
Total wire length on LAYER met3 = 150858 um.
Total wire length on LAYER met4 = 86026 um.
Total wire length on LAYER met5 = 11990 um.
Total number of vias = 115172.
Up-via summary (total 115172):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     56797
           met2      9262
           met3      3500
           met4       213
-------------------------
                   115172


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14770 violations.
    elapsed time = 00:00:18, memory = 990.64 (MB).
    Completing 20% with 14770 violations.
    elapsed time = 00:00:39, memory = 1117.87 (MB).
    Completing 30% with 13182 violations.
    elapsed time = 00:00:51, memory = 859.62 (MB).
    Completing 40% with 13182 violations.
    elapsed time = 00:01:12, memory = 1093.68 (MB).
    Completing 50% with 13182 violations.
    elapsed time = 00:01:57, memory = 1201.28 (MB).
    Completing 60% with 9918 violations.
    elapsed time = 00:02:32, memory = 908.42 (MB).
    Completing 70% with 9918 violations.
    elapsed time = 00:03:00, memory = 1083.70 (MB).
    Completing 80% with 7599 violations.
    elapsed time = 00:03:23, memory = 886.89 (MB).
    Completing 90% with 7599 violations.
    elapsed time = 00:04:24, memory = 1042.00 (MB).
    Completing 100% with 4729 violations.
    elapsed time = 00:05:20, memory = 836.60 (MB).
[INFO DRT-0199]   Number of violations = 4732.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      0      0      0      0
Metal Spacing        0   1012      0    203      3      2
Min Hole             0      2      0      0      0      0
Recheck              0      1      0      2      0      0
Short                0   3140      3    356      3      1
[INFO DRT-0267] cpu time = 00:10:28, elapsed time = 00:05:20, memory = 866.54 (MB), peak = 1274.89 (MB)
Total wire length = 786607 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 240392 um.
Total wire length on LAYER met2 = 281359 um.
Total wire length on LAYER met3 = 164668 um.
Total wire length on LAYER met4 = 88162 um.
Total wire length on LAYER met5 = 12024 um.
Total number of vias = 119281.
Up-via summary (total 119281):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58499
           met2     11439
           met3      3730
           met4       213
-------------------------
                   119281


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4732 violations.
    elapsed time = 00:00:04, memory = 939.41 (MB).
    Completing 20% with 4732 violations.
    elapsed time = 00:00:08, memory = 1055.11 (MB).
    Completing 30% with 4421 violations.
    elapsed time = 00:00:11, memory = 878.45 (MB).
    Completing 40% with 4421 violations.
    elapsed time = 00:00:22, memory = 1065.16 (MB).
    Completing 50% with 4421 violations.
    elapsed time = 00:00:37, memory = 1242.31 (MB).
    Completing 60% with 3809 violations.
    elapsed time = 00:00:50, memory = 963.79 (MB).
    Completing 70% with 3809 violations.
    elapsed time = 00:01:00, memory = 1039.44 (MB).
    Completing 80% with 3028 violations.
    elapsed time = 00:01:11, memory = 888.04 (MB).
    Completing 90% with 3028 violations.
    elapsed time = 00:01:33, memory = 1070.34 (MB).
    Completing 100% with 1448 violations.
    elapsed time = 00:02:04, memory = 852.32 (MB).
[INFO DRT-0199]   Number of violations = 1452.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      0      0      0
Metal Spacing        0    401      0     48      1
Min Hole             0      2      0      0      0
Recheck              0      4      0      0      0
Short                0    927      1     67      0
[INFO DRT-0267] cpu time = 00:04:01, elapsed time = 00:02:04, memory = 868.22 (MB), peak = 1294.36 (MB)
Total wire length = 786488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 238106 um.
Total wire length on LAYER met2 = 280800 um.
Total wire length on LAYER met3 = 166962 um.
Total wire length on LAYER met4 = 88624 um.
Total wire length on LAYER met5 = 11995 um.
Total number of vias = 119721.
Up-via summary (total 119721):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58619
           met2     11724
           met3      3765
           met4       213
-------------------------
                   119721


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1452 violations.
    elapsed time = 00:00:04, memory = 917.05 (MB).
    Completing 20% with 1452 violations.
    elapsed time = 00:00:06, memory = 1033.79 (MB).
    Completing 30% with 1387 violations.
    elapsed time = 00:00:06, memory = 852.32 (MB).
    Completing 40% with 1387 violations.
    elapsed time = 00:00:11, memory = 958.36 (MB).
    Completing 50% with 1387 violations.
    elapsed time = 00:00:18, memory = 1098.16 (MB).
    Completing 60% with 1170 violations.
    elapsed time = 00:00:26, memory = 936.51 (MB).
    Completing 70% with 1170 violations.
    elapsed time = 00:00:29, memory = 946.15 (MB).
    Completing 80% with 914 violations.
    elapsed time = 00:00:40, memory = 889.07 (MB).
    Completing 90% with 914 violations.
    elapsed time = 00:00:56, memory = 1024.10 (MB).
    Completing 100% with 422 violations.
    elapsed time = 00:01:12, memory = 839.29 (MB).
[INFO DRT-0199]   Number of violations = 422.
Viol/Layer        met1   met2
Metal Spacing      101     23
Short              264     34
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:01:12, memory = 845.91 (MB), peak = 1294.36 (MB)
Total wire length = 786534 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237738 um.
Total wire length on LAYER met2 = 280626 um.
Total wire length on LAYER met3 = 167329 um.
Total wire length on LAYER met4 = 88851 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 119878.
Up-via summary (total 119878):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58701
           met2     11775
           met3      3789
           met4       213
-------------------------
                   119878


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 422 violations.
    elapsed time = 00:00:01, memory = 895.35 (MB).
    Completing 20% with 422 violations.
    elapsed time = 00:00:02, memory = 928.01 (MB).
    Completing 30% with 362 violations.
    elapsed time = 00:00:02, memory = 840.91 (MB).
    Completing 40% with 362 violations.
    elapsed time = 00:00:06, memory = 939.88 (MB).
    Completing 50% with 362 violations.
    elapsed time = 00:00:13, memory = 975.00 (MB).
    Completing 60% with 245 violations.
    elapsed time = 00:00:17, memory = 906.06 (MB).
    Completing 70% with 245 violations.
    elapsed time = 00:00:22, memory = 918.74 (MB).
    Completing 80% with 193 violations.
    elapsed time = 00:00:24, memory = 840.68 (MB).
    Completing 90% with 193 violations.
    elapsed time = 00:00:27, memory = 920.45 (MB).
    Completing 100% with 115 violations.
    elapsed time = 00:00:37, memory = 797.24 (MB).
[INFO DRT-0199]   Number of violations = 115.
Viol/Layer        met1   met2
Metal Spacing       30      1
Short               84      0
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:38, memory = 821.57 (MB), peak = 1294.36 (MB)
Total wire length = 786452 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237635 um.
Total wire length on LAYER met2 = 280532 um.
Total wire length on LAYER met3 = 167382 um.
Total wire length on LAYER met4 = 88919 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119894.
Up-via summary (total 119894):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58708
           met2     11787
           met3      3786
           met4       213
-------------------------
                   119894


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 115 violations.
    elapsed time = 00:00:00, memory = 821.57 (MB).
    Completing 20% with 115 violations.
    elapsed time = 00:00:00, memory = 886.85 (MB).
    Completing 30% with 98 violations.
    elapsed time = 00:00:02, memory = 819.27 (MB).
    Completing 40% with 98 violations.
    elapsed time = 00:00:03, memory = 893.89 (MB).
    Completing 50% with 98 violations.
    elapsed time = 00:00:03, memory = 902.45 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:08, memory = 870.34 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:08, memory = 875.02 (MB).
    Completing 80% with 77 violations.
    elapsed time = 00:00:10, memory = 818.41 (MB).
    Completing 90% with 77 violations.
    elapsed time = 00:00:12, memory = 943.41 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:18, memory = 797.24 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2
Metal Spacing        7      2
Short               15      3
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:18, memory = 819.14 (MB), peak = 1294.36 (MB)
Total wire length = 786420 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237620 um.
Total wire length on LAYER met2 = 280507 um.
Total wire length on LAYER met3 = 167345 um.
Total wire length on LAYER met4 = 88965 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119873.
Up-via summary (total 119873):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58695
           met2     11780
           met3      3785
           met4       213
-------------------------
                   119873


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 819.14 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 819.14 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 819.14 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:00, memory = 907.52 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 907.52 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:04, memory = 819.57 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:04, memory = 819.57 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:12, memory = 819.38 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:13, memory = 869.05 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:14, memory = 869.05 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2
Metal Spacing        6      2
Short               15      3
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:14, memory = 869.05 (MB), peak = 1294.36 (MB)
Total wire length = 786422 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237623 um.
Total wire length on LAYER met2 = 280505 um.
Total wire length on LAYER met3 = 167345 um.
Total wire length on LAYER met4 = 88965 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119874.
Up-via summary (total 119874):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58696
           met2     11780
           met3      3785
           met4       213
-------------------------
                   119874


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 869.05 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 869.05 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 869.05 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:03, memory = 876.82 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:04, memory = 876.82 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:04, memory = 820.83 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:07, memory = 877.55 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:11, memory = 820.89 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:11, memory = 820.89 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:11, memory = 820.89 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        5      8
Short                6      1
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:12, memory = 820.89 (MB), peak = 1294.36 (MB)
Total wire length = 786414 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237590 um.
Total wire length on LAYER met2 = 280515 um.
Total wire length on LAYER met3 = 167352 um.
Total wire length on LAYER met4 = 88973 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119884.
Up-via summary (total 119884):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58705
           met2     11779
           met3      3787
           met4       213
-------------------------
                   119884


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 820.89 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 820.89 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 820.89 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 820.89 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 882.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 819.80 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:04, memory = 880.87 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 820.94 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:04, memory = 820.94 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:04, memory = 820.94 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 820.94 (MB), peak = 1294.36 (MB)
Total wire length = 786432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280479 um.
Total wire length on LAYER met3 = 167363 um.
Total wire length on LAYER met4 = 89002 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119897.
Up-via summary (total 119897):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11783
           met3      3795
           met4       213
-------------------------
                   119897


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 820.94 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 820.94 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 820.94 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 820.94 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 820.94 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:07, memory = 823.12 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:07, memory = 823.12 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:07, memory = 823.12 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:07, memory = 823.12 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:07, memory = 823.12 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 823.12 (MB), peak = 1294.36 (MB)
Total wire length = 786432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280479 um.
Total wire length on LAYER met3 = 167363 um.
Total wire length on LAYER met4 = 89002 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119897.
Up-via summary (total 119897):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11783
           met3      3795
           met4       213
-------------------------
                   119897


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:04, memory = 823.18 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:04, memory = 823.18 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 823.18 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:04, memory = 823.18 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:04, memory = 823.18 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 823.18 (MB), peak = 1294.36 (MB)
Total wire length = 786432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280479 um.
Total wire length on LAYER met3 = 167363 um.
Total wire length on LAYER met4 = 89002 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119897.
Up-via summary (total 119897):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11783
           met3      3795
           met4       213
-------------------------
                   119897


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:06, memory = 823.18 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 823.18 (MB), peak = 1294.36 (MB)
Total wire length = 786432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280479 um.
Total wire length on LAYER met3 = 167363 um.
Total wire length on LAYER met4 = 89002 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119897.
Up-via summary (total 119897):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11783
           met3      3795
           met4       213
-------------------------
                   119897


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 823.18 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 884.48 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 884.48 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 884.48 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        1
Short                4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 884.48 (MB), peak = 1294.36 (MB)
Total wire length = 786443 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237604 um.
Total wire length on LAYER met2 = 280459 um.
Total wire length on LAYER met3 = 167380 um.
Total wire length on LAYER met4 = 89017 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119902.
Up-via summary (total 119902):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58704
           met2     11788
           met3      3797
           met4       213
-------------------------
                   119902


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 884.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 884.48 (MB), peak = 1294.36 (MB)
Total wire length = 786445 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280468 um.
Total wire length on LAYER met3 = 167375 um.
Total wire length on LAYER met4 = 89013 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119903.
Up-via summary (total 119903):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11787
           met3      3797
           met4       213
-------------------------
                   119903


[INFO DRT-0198] Complete detail routing.
Total wire length = 786445 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237605 um.
Total wire length on LAYER met2 = 280468 um.
Total wire length on LAYER met3 = 167375 um.
Total wire length on LAYER met4 = 89013 um.
Total wire length on LAYER met5 = 11982 um.
Total number of vias = 119903.
Up-via summary (total 119903):.

-------------------------
 FR_MASTERSLICE         0
            li1     45400
           met1     58706
           met2     11787
           met3      3797
           met4       213
-------------------------
                   119903


[INFO DRT-0267] cpu time = 00:44:51, elapsed time = 00:23:27, memory = 884.48 (MB), peak = 1294.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/results/routing/AES.odb'…
Writing netlist to '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/results/routing/AES.nl.v'…
Writing powered netlist to '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/results/routing/AES.pnl.v'…
Writing layout to '/openlane/designs/aes256/runs/RUN_2025.11.27_13.38.41/results/routing/AES.def'…
