
STM32HypnosiaController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af84  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  0800b044  0800b044  0001b044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7cc  0800b7cc  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7cc  0800b7cc  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7cc  0800b7cc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7cc  0800b7cc  0001b7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7d0  0800b7d0  0001b7d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b7d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  20000074  0800b848  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00002000  200003e8  0800b848  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038e87  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009209  00000000  00000000  00058f23  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e00  00000000  00000000  00062130  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ba8  00000000  00000000  00063f30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021547  00000000  00000000  00065ad8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00024d7d  00000000  00000000  0008701f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009a7bc  00000000  00000000  000abd9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00146558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000773c  00000000  00000000  001465d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b02c 	.word	0x0800b02c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	0800b02c 	.word	0x0800b02c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_SPI_RxCpltCallback>:
#include "app/Controller.h"
#include "stm32f0xx_it.h"
extern CAN_RxHeaderTypeDef myRxMessage;

extern "C" void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_6_GPIO_Port, LED_6_Pin);
 8000228:	4b07      	ldr	r3, [pc, #28]	; (8000248 <HAL_SPI_RxCpltCallback+0x28>)
 800022a:	2110      	movs	r1, #16
 800022c:	0018      	movs	r0, r3
 800022e:	f002 f93b 	bl	80024a8 <HAL_GPIO_TogglePin>
	Controller::getInstance()->onIrqSPI();
 8000232:	f005 f84b 	bl	80052cc <_ZN10Controller11getInstanceEv>
 8000236:	0003      	movs	r3, r0
 8000238:	0018      	movs	r0, r3
 800023a:	f005 f87a 	bl	8005332 <_ZN10Controller8onIrqSPIEv>
}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b002      	add	sp, #8
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	48000800 	.word	0x48000800

0800024c <HAL_CAN_RxFifo0MsgPendingCallback>:


extern "C" void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	//Controller::getInstance()->readCANItFrame();
	HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8000254:	4b07      	ldr	r3, [pc, #28]	; (8000274 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000256:	2101      	movs	r1, #1
 8000258:	0018      	movs	r0, r3
 800025a:	f002 f925 	bl	80024a8 <HAL_GPIO_TogglePin>
	Controller::getInstance()->onIrqCAN();
 800025e:	f005 f835 	bl	80052cc <_ZN10Controller11getInstanceEv>
 8000262:	0003      	movs	r3, r0
 8000264:	0018      	movs	r0, r3
 8000266:	f005 f87d 	bl	8005364 <_ZN10Controller8onIrqCANEv>
}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	b002      	add	sp, #8
 8000270:	bd80      	pop	{r7, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	48000400 	.word	0x48000400

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 fde8 	bl	8000e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f84a 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 fa18 	bl	80006b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000288:	f000 f9f8 	bl	800067c <MX_DMA_Init>
  MX_CAN_Init();
 800028c:	f000 f8a4 	bl	80003d8 <MX_CAN_Init>
  MX_SPI1_Init();
 8000290:	f000 f8da 	bl	8000448 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000294:	f000 f9c2 	bl	800061c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000298:	f000 f910 	bl	80004bc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  filterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800029c:	4b1c      	ldr	r3, [pc, #112]	; (8000310 <main+0x98>)
 800029e:	2200      	movs	r2, #0
 80002a0:	611a      	str	r2, [r3, #16]
  filterConfig.FilterIdHigh = 14;
 80002a2:	4b1b      	ldr	r3, [pc, #108]	; (8000310 <main+0x98>)
 80002a4:	220e      	movs	r2, #14
 80002a6:	601a      	str	r2, [r3, #0]
  filterConfig.FilterIdLow = 0;
 80002a8:	4b19      	ldr	r3, [pc, #100]	; (8000310 <main+0x98>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	605a      	str	r2, [r3, #4]
  filterConfig.FilterMaskIdHigh = 0;
 80002ae:	4b18      	ldr	r3, [pc, #96]	; (8000310 <main+0x98>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	609a      	str	r2, [r3, #8]
  filterConfig.FilterMaskIdLow = 0;
 80002b4:	4b16      	ldr	r3, [pc, #88]	; (8000310 <main+0x98>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002ba:	4b15      	ldr	r3, [pc, #84]	; (8000310 <main+0x98>)
 80002bc:	2201      	movs	r2, #1
 80002be:	61da      	str	r2, [r3, #28]
  filterConfig.FilterActivation = ENABLE;
 80002c0:	4b13      	ldr	r3, [pc, #76]	; (8000310 <main+0x98>)
 80002c2:	2201      	movs	r2, #1
 80002c4:	621a      	str	r2, [r3, #32]
  if(HAL_CAN_ConfigFilter(&hcan, &filterConfig) != HAL_OK)
 80002c6:	4a12      	ldr	r2, [pc, #72]	; (8000310 <main+0x98>)
 80002c8:	4b12      	ldr	r3, [pc, #72]	; (8000314 <main+0x9c>)
 80002ca:	0011      	movs	r1, r2
 80002cc:	0018      	movs	r0, r3
 80002ce:	f000 ff0f 	bl	80010f0 <HAL_CAN_ConfigFilter>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <main+0x62>
  {
	  Error_Handler();
 80002d6:	f000 fb21 	bl	800091c <Error_Handler>
  }
  if(HAL_CAN_Start(&hcan) != HAL_OK)  //Start CAN
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <main+0x9c>)
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fff9 	bl	80012d4 <HAL_CAN_Start>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <main+0x72>
  {
	  Error_Handler();
 80002e6:	f000 fb19 	bl	800091c <Error_Handler>
  }
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)//Enable CAN interrupt
 80002ea:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <main+0x9c>)
 80002ec:	2102      	movs	r1, #2
 80002ee:	0018      	movs	r0, r3
 80002f0:	f001 fa31 	bl	8001756 <HAL_CAN_ActivateNotification>
 80002f4:	1e03      	subs	r3, r0, #0
 80002f6:	d001      	beq.n	80002fc <main+0x84>
  {
	  Error_Handler();
 80002f8:	f000 fb10 	bl	800091c <Error_Handler>
  }
  XF_initialize(10);
 80002fc:	200a      	movs	r0, #10
 80002fe:	f008 fd7b 	bl	8008df8 <XF_initialize>
  Factory_initialize();
 8000302:	f006 fe09 	bl	8006f18 <Factory_initialize>
  Factory_build();
 8000306:	f006 fe0e 	bl	8006f26 <Factory_build>
  XF_exec();
 800030a:	f008 fd83 	bl	8008e14 <XF_exec>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800030e:	e7fe      	b.n	800030e <main+0x96>
 8000310:	200001f4 	.word	0x200001f4
 8000314:	2000021c 	.word	0x2000021c

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b099      	sub	sp, #100	; 0x64
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	242c      	movs	r4, #44	; 0x2c
 8000320:	193b      	adds	r3, r7, r4
 8000322:	0018      	movs	r0, r3
 8000324:	2334      	movs	r3, #52	; 0x34
 8000326:	001a      	movs	r2, r3
 8000328:	2100      	movs	r1, #0
 800032a:	f009 fec4 	bl	800a0b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032e:	231c      	movs	r3, #28
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	0018      	movs	r0, r3
 8000334:	2310      	movs	r3, #16
 8000336:	001a      	movs	r2, r3
 8000338:	2100      	movs	r1, #0
 800033a:	f009 febc 	bl	800a0b6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033e:	003b      	movs	r3, r7
 8000340:	0018      	movs	r0, r3
 8000342:	231c      	movs	r3, #28
 8000344:	001a      	movs	r2, r3
 8000346:	2100      	movs	r1, #0
 8000348:	f009 feb5 	bl	800a0b6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800034c:	0021      	movs	r1, r4
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2201      	movs	r2, #1
 8000352:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000354:	187b      	adds	r3, r7, r1
 8000356:	2201      	movs	r2, #1
 8000358:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	187b      	adds	r3, r7, r1
 800035c:	2202      	movs	r2, #2
 800035e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2280      	movs	r2, #128	; 0x80
 8000364:	0252      	lsls	r2, r2, #9
 8000366:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000368:	187b      	adds	r3, r7, r1
 800036a:	2280      	movs	r2, #128	; 0x80
 800036c:	02d2      	lsls	r2, r2, #11
 800036e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2200      	movs	r2, #0
 8000374:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000376:	187b      	adds	r3, r7, r1
 8000378:	0018      	movs	r0, r3
 800037a:	f002 f8b1 	bl	80024e0 <HAL_RCC_OscConfig>
 800037e:	1e03      	subs	r3, r0, #0
 8000380:	d001      	beq.n	8000386 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000382:	f000 facb 	bl	800091c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000386:	211c      	movs	r1, #28
 8000388:	187b      	adds	r3, r7, r1
 800038a:	2207      	movs	r2, #7
 800038c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038e:	187b      	adds	r3, r7, r1
 8000390:	2202      	movs	r2, #2
 8000392:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800039a:	187b      	adds	r3, r7, r1
 800039c:	2200      	movs	r2, #0
 800039e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003a0:	187b      	adds	r3, r7, r1
 80003a2:	2101      	movs	r1, #1
 80003a4:	0018      	movs	r0, r3
 80003a6:	f002 fc21 	bl	8002bec <HAL_RCC_ClockConfig>
 80003aa:	1e03      	subs	r3, r0, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003ae:	f000 fab5 	bl	800091c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003b2:	003b      	movs	r3, r7
 80003b4:	2201      	movs	r2, #1
 80003b6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80003b8:	003b      	movs	r3, r7
 80003ba:	2200      	movs	r2, #0
 80003bc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003be:	003b      	movs	r3, r7
 80003c0:	0018      	movs	r0, r3
 80003c2:	f002 fd8d 	bl	8002ee0 <HAL_RCCEx_PeriphCLKConfig>
 80003c6:	1e03      	subs	r3, r0, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80003ca:	f000 faa7 	bl	800091c <Error_Handler>
  }
}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	46bd      	mov	sp, r7
 80003d2:	b019      	add	sp, #100	; 0x64
 80003d4:	bd90      	pop	{r4, r7, pc}
	...

080003d8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80003dc:	4b18      	ldr	r3, [pc, #96]	; (8000440 <MX_CAN_Init+0x68>)
 80003de:	4a19      	ldr	r2, [pc, #100]	; (8000444 <MX_CAN_Init+0x6c>)
 80003e0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 80003e2:	4b17      	ldr	r3, [pc, #92]	; (8000440 <MX_CAN_Init+0x68>)
 80003e4:	2203      	movs	r2, #3
 80003e6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003e8:	4b15      	ldr	r3, [pc, #84]	; (8000440 <MX_CAN_Init+0x68>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003ee:	4b14      	ldr	r3, [pc, #80]	; (8000440 <MX_CAN_Init+0x68>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_CAN_Init+0x68>)
 80003f6:	22c0      	movs	r2, #192	; 0xc0
 80003f8:	0312      	lsls	r2, r2, #12
 80003fa:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80003fc:	4b10      	ldr	r3, [pc, #64]	; (8000440 <MX_CAN_Init+0x68>)
 80003fe:	2280      	movs	r2, #128	; 0x80
 8000400:	0352      	lsls	r2, r2, #13
 8000402:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000404:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_CAN_Init+0x68>)
 8000406:	2200      	movs	r2, #0
 8000408:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800040a:	4b0d      	ldr	r3, [pc, #52]	; (8000440 <MX_CAN_Init+0x68>)
 800040c:	2200      	movs	r2, #0
 800040e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000410:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <MX_CAN_Init+0x68>)
 8000412:	2200      	movs	r2, #0
 8000414:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000416:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_CAN_Init+0x68>)
 8000418:	2200      	movs	r2, #0
 800041a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800041c:	4b08      	ldr	r3, [pc, #32]	; (8000440 <MX_CAN_Init+0x68>)
 800041e:	2200      	movs	r2, #0
 8000420:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000422:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_CAN_Init+0x68>)
 8000424:	2200      	movs	r2, #0
 8000426:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <MX_CAN_Init+0x68>)
 800042a:	0018      	movs	r0, r3
 800042c:	f000 fd62 	bl	8000ef4 <HAL_CAN_Init>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000434:	f000 fa72 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000438:	46c0      	nop			; (mov r8, r8)
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	2000021c 	.word	0x2000021c
 8000444:	40006400 	.word	0x40006400

08000448 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800044c:	4b19      	ldr	r3, [pc, #100]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800044e:	4a1a      	ldr	r2, [pc, #104]	; (80004b8 <MX_SPI1_Init+0x70>)
 8000450:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000452:	4b18      	ldr	r3, [pc, #96]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000454:	2200      	movs	r2, #0
 8000456:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000458:	4b16      	ldr	r3, [pc, #88]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800045a:	2280      	movs	r2, #128	; 0x80
 800045c:	00d2      	lsls	r2, r2, #3
 800045e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000460:	4b14      	ldr	r3, [pc, #80]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000462:	22e0      	movs	r2, #224	; 0xe0
 8000464:	00d2      	lsls	r2, r2, #3
 8000466:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000468:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800046e:	4b11      	ldr	r3, [pc, #68]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000470:	2200      	movs	r2, #0
 8000472:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000474:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000476:	2200      	movs	r2, #0
 8000478:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800047a:	4b0e      	ldr	r3, [pc, #56]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800047c:	2200      	movs	r2, #0
 800047e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000480:	4b0c      	ldr	r3, [pc, #48]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000482:	2200      	movs	r2, #0
 8000484:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000486:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000488:	2200      	movs	r2, #0
 800048a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800048c:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800048e:	2207      	movs	r2, #7
 8000490:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000492:	4b08      	ldr	r3, [pc, #32]	; (80004b4 <MX_SPI1_Init+0x6c>)
 8000494:	2200      	movs	r2, #0
 8000496:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000498:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <MX_SPI1_Init+0x6c>)
 800049a:	2200      	movs	r2, #0
 800049c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800049e:	4b05      	ldr	r3, [pc, #20]	; (80004b4 <MX_SPI1_Init+0x6c>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f002 fe1d 	bl	80030e0 <HAL_SPI_Init>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d001      	beq.n	80004ae <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 80004aa:	f000 fa37 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	20000338 	.word	0x20000338
 80004b8:	40013000 	.word	0x40013000

080004bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b096      	sub	sp, #88	; 0x58
 80004c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004c2:	2348      	movs	r3, #72	; 0x48
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	0018      	movs	r0, r3
 80004c8:	2310      	movs	r3, #16
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f009 fdf2 	bl	800a0b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004d2:	2340      	movs	r3, #64	; 0x40
 80004d4:	18fb      	adds	r3, r7, r3
 80004d6:	0018      	movs	r0, r3
 80004d8:	2308      	movs	r3, #8
 80004da:	001a      	movs	r2, r3
 80004dc:	2100      	movs	r1, #0
 80004de:	f009 fdea 	bl	800a0b6 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004e2:	2324      	movs	r3, #36	; 0x24
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	0018      	movs	r0, r3
 80004e8:	231c      	movs	r3, #28
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f009 fde2 	bl	800a0b6 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	0018      	movs	r0, r3
 80004f6:	2320      	movs	r3, #32
 80004f8:	001a      	movs	r2, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	f009 fddb 	bl	800a0b6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000500:	4b44      	ldr	r3, [pc, #272]	; (8000614 <MX_TIM1_Init+0x158>)
 8000502:	4a45      	ldr	r2, [pc, #276]	; (8000618 <MX_TIM1_Init+0x15c>)
 8000504:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000506:	4b43      	ldr	r3, [pc, #268]	; (8000614 <MX_TIM1_Init+0x158>)
 8000508:	2200      	movs	r2, #0
 800050a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800050c:	4b41      	ldr	r3, [pc, #260]	; (8000614 <MX_TIM1_Init+0x158>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8000512:	4b40      	ldr	r3, [pc, #256]	; (8000614 <MX_TIM1_Init+0x158>)
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000518:	4b3e      	ldr	r3, [pc, #248]	; (8000614 <MX_TIM1_Init+0x158>)
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800051e:	4b3d      	ldr	r3, [pc, #244]	; (8000614 <MX_TIM1_Init+0x158>)
 8000520:	2200      	movs	r2, #0
 8000522:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000524:	4b3b      	ldr	r3, [pc, #236]	; (8000614 <MX_TIM1_Init+0x158>)
 8000526:	2200      	movs	r2, #0
 8000528:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800052a:	4b3a      	ldr	r3, [pc, #232]	; (8000614 <MX_TIM1_Init+0x158>)
 800052c:	0018      	movs	r0, r3
 800052e:	f003 fce5 	bl	8003efc <HAL_TIM_Base_Init>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000536:	f000 f9f1 	bl	800091c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800053a:	2148      	movs	r1, #72	; 0x48
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2280      	movs	r2, #128	; 0x80
 8000540:	0152      	lsls	r2, r2, #5
 8000542:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000544:	187a      	adds	r2, r7, r1
 8000546:	4b33      	ldr	r3, [pc, #204]	; (8000614 <MX_TIM1_Init+0x158>)
 8000548:	0011      	movs	r1, r2
 800054a:	0018      	movs	r0, r3
 800054c:	f003 fd84 	bl	8004058 <HAL_TIM_ConfigClockSource>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000554:	f000 f9e2 	bl	800091c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000558:	4b2e      	ldr	r3, [pc, #184]	; (8000614 <MX_TIM1_Init+0x158>)
 800055a:	0018      	movs	r0, r3
 800055c:	f003 fcfa 	bl	8003f54 <HAL_TIM_OC_Init>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000564:	f000 f9da 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000568:	2140      	movs	r1, #64	; 0x40
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2200      	movs	r2, #0
 8000574:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000576:	187a      	adds	r2, r7, r1
 8000578:	4b26      	ldr	r3, [pc, #152]	; (8000614 <MX_TIM1_Init+0x158>)
 800057a:	0011      	movs	r1, r2
 800057c:	0018      	movs	r0, r3
 800057e:	f004 f93f 	bl	8004800 <HAL_TIMEx_MasterConfigSynchronization>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000586:	f000 f9c9 	bl	800091c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800058a:	2124      	movs	r1, #36	; 0x24
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2200      	movs	r2, #0
 8000596:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2200      	movs	r2, #0
 80005a2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005b6:	1879      	adds	r1, r7, r1
 80005b8:	4b16      	ldr	r3, [pc, #88]	; (8000614 <MX_TIM1_Init+0x158>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	0018      	movs	r0, r3
 80005be:	f003 fcfd 	bl	8003fbc <HAL_TIM_OC_ConfigChannel>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80005c6:	f000 f9a9 	bl	800091c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	0192      	lsls	r2, r2, #6
 80005ee:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005f6:	1d3a      	adds	r2, r7, #4
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <MX_TIM1_Init+0x158>)
 80005fa:	0011      	movs	r1, r2
 80005fc:	0018      	movs	r0, r3
 80005fe:	f004 f95d 	bl	80048bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d001      	beq.n	800060a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8000606:	f000 f989 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b016      	add	sp, #88	; 0x58
 8000610:	bd80      	pop	{r7, pc}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	200002f8 	.word	0x200002f8
 8000618:	40012c00 	.word	0x40012c00

0800061c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000622:	4a15      	ldr	r2, [pc, #84]	; (8000678 <MX_USART1_UART_Init+0x5c>)
 8000624:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000626:	4b13      	ldr	r3, [pc, #76]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000628:	2296      	movs	r2, #150	; 0x96
 800062a:	0212      	lsls	r2, r2, #8
 800062c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000634:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <MX_USART1_UART_Init+0x58>)
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000642:	220c      	movs	r2, #12
 8000644:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800064c:	4b09      	ldr	r3, [pc, #36]	; (8000674 <MX_USART1_UART_Init+0x58>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000652:	4b08      	ldr	r3, [pc, #32]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <MX_USART1_UART_Init+0x58>)
 800065a:	2200      	movs	r2, #0
 800065c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800065e:	4b05      	ldr	r3, [pc, #20]	; (8000674 <MX_USART1_UART_Init+0x58>)
 8000660:	0018      	movs	r0, r3
 8000662:	f004 f989 	bl	8004978 <HAL_UART_Init>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800066a:	f000 f957 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000278 	.word	0x20000278
 8000678:	40013800 	.word	0x40013800

0800067c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_DMA_Init+0x38>)
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_DMA_Init+0x38>)
 8000688:	2101      	movs	r1, #1
 800068a:	430a      	orrs	r2, r1
 800068c:	615a      	str	r2, [r3, #20]
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_DMA_Init+0x38>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	2201      	movs	r2, #1
 8000694:	4013      	ands	r3, r2
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	200a      	movs	r0, #10
 80006a0:	f001 fb40 	bl	8001d24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80006a4:	200a      	movs	r0, #10
 80006a6:	f001 fb52 	bl	8001d4e <HAL_NVIC_EnableIRQ>

}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	40021000 	.word	0x40021000

080006b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b08d      	sub	sp, #52	; 0x34
 80006bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006be:	241c      	movs	r4, #28
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	0018      	movs	r0, r3
 80006c4:	2314      	movs	r3, #20
 80006c6:	001a      	movs	r2, r3
 80006c8:	2100      	movs	r1, #0
 80006ca:	f009 fcf4 	bl	800a0b6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006ce:	4b88      	ldr	r3, [pc, #544]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006d0:	695a      	ldr	r2, [r3, #20]
 80006d2:	4b87      	ldr	r3, [pc, #540]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	0389      	lsls	r1, r1, #14
 80006d8:	430a      	orrs	r2, r1
 80006da:	615a      	str	r2, [r3, #20]
 80006dc:	4b84      	ldr	r3, [pc, #528]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006de:	695a      	ldr	r2, [r3, #20]
 80006e0:	2380      	movs	r3, #128	; 0x80
 80006e2:	039b      	lsls	r3, r3, #14
 80006e4:	4013      	ands	r3, r2
 80006e6:	61bb      	str	r3, [r7, #24]
 80006e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006ea:	4b81      	ldr	r3, [pc, #516]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006ec:	695a      	ldr	r2, [r3, #20]
 80006ee:	4b80      	ldr	r3, [pc, #512]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006f0:	2180      	movs	r1, #128	; 0x80
 80006f2:	03c9      	lsls	r1, r1, #15
 80006f4:	430a      	orrs	r2, r1
 80006f6:	615a      	str	r2, [r3, #20]
 80006f8:	4b7d      	ldr	r3, [pc, #500]	; (80008f0 <MX_GPIO_Init+0x238>)
 80006fa:	695a      	ldr	r2, [r3, #20]
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	03db      	lsls	r3, r3, #15
 8000700:	4013      	ands	r3, r2
 8000702:	617b      	str	r3, [r7, #20]
 8000704:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b7a      	ldr	r3, [pc, #488]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000708:	695a      	ldr	r2, [r3, #20]
 800070a:	4b79      	ldr	r3, [pc, #484]	; (80008f0 <MX_GPIO_Init+0x238>)
 800070c:	2180      	movs	r1, #128	; 0x80
 800070e:	0309      	lsls	r1, r1, #12
 8000710:	430a      	orrs	r2, r1
 8000712:	615a      	str	r2, [r3, #20]
 8000714:	4b76      	ldr	r3, [pc, #472]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000716:	695a      	ldr	r2, [r3, #20]
 8000718:	2380      	movs	r3, #128	; 0x80
 800071a:	031b      	lsls	r3, r3, #12
 800071c:	4013      	ands	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b73      	ldr	r3, [pc, #460]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000724:	695a      	ldr	r2, [r3, #20]
 8000726:	4b72      	ldr	r3, [pc, #456]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000728:	2180      	movs	r1, #128	; 0x80
 800072a:	0289      	lsls	r1, r1, #10
 800072c:	430a      	orrs	r2, r1
 800072e:	615a      	str	r2, [r3, #20]
 8000730:	4b6f      	ldr	r3, [pc, #444]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000732:	695a      	ldr	r2, [r3, #20]
 8000734:	2380      	movs	r3, #128	; 0x80
 8000736:	029b      	lsls	r3, r3, #10
 8000738:	4013      	ands	r3, r2
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	4b6c      	ldr	r3, [pc, #432]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000740:	695a      	ldr	r2, [r3, #20]
 8000742:	4b6b      	ldr	r3, [pc, #428]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000744:	2180      	movs	r1, #128	; 0x80
 8000746:	02c9      	lsls	r1, r1, #11
 8000748:	430a      	orrs	r2, r1
 800074a:	615a      	str	r2, [r3, #20]
 800074c:	4b68      	ldr	r3, [pc, #416]	; (80008f0 <MX_GPIO_Init+0x238>)
 800074e:	695a      	ldr	r2, [r3, #20]
 8000750:	2380      	movs	r3, #128	; 0x80
 8000752:	02db      	lsls	r3, r3, #11
 8000754:	4013      	ands	r3, r2
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800075a:	4b65      	ldr	r3, [pc, #404]	; (80008f0 <MX_GPIO_Init+0x238>)
 800075c:	695a      	ldr	r2, [r3, #20]
 800075e:	4b64      	ldr	r3, [pc, #400]	; (80008f0 <MX_GPIO_Init+0x238>)
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	0349      	lsls	r1, r1, #13
 8000764:	430a      	orrs	r2, r1
 8000766:	615a      	str	r2, [r3, #20]
 8000768:	4b61      	ldr	r3, [pc, #388]	; (80008f0 <MX_GPIO_Init+0x238>)
 800076a:	695a      	ldr	r2, [r3, #20]
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	035b      	lsls	r3, r3, #13
 8000770:	4013      	ands	r3, r2
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M5_As_Pin|M5_Bs_Pin|M5_Cs_Pin|M5_Ah_Pin 
 8000776:	495f      	ldr	r1, [pc, #380]	; (80008f4 <MX_GPIO_Init+0x23c>)
 8000778:	4b5f      	ldr	r3, [pc, #380]	; (80008f8 <MX_GPIO_Init+0x240>)
 800077a:	2200      	movs	r2, #0
 800077c:	0018      	movs	r0, r3
 800077e:	f001 fe76 	bl	800246e <HAL_GPIO_WritePin>
                          |M5_Bh_Pin|M4_Bm_Pin|M4_Cm_Pin|M4_Ah_Pin 
                          |M4_Bh_Pin|M4_Ch_Pin|M4_As_Pin|M4_Bs_Pin 
                          |M4_Cs_Pin|LED_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, M5_Ch_Pin|M5_Am_Pin|STBY_Pin|M3_As_Pin, GPIO_PIN_RESET);
 8000782:	495e      	ldr	r1, [pc, #376]	; (80008fc <MX_GPIO_Init+0x244>)
 8000784:	4b5e      	ldr	r3, [pc, #376]	; (8000900 <MX_GPIO_Init+0x248>)
 8000786:	2200      	movs	r2, #0
 8000788:	0018      	movs	r0, r3
 800078a:	f001 fe70 	bl	800246e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M5_Bm_Pin|M5_Cm_Pin|LED_6_Pin|LED_5_Pin 
 800078e:	495d      	ldr	r1, [pc, #372]	; (8000904 <MX_GPIO_Init+0x24c>)
 8000790:	4b5d      	ldr	r3, [pc, #372]	; (8000908 <MX_GPIO_Init+0x250>)
 8000792:	2200      	movs	r2, #0
 8000794:	0018      	movs	r0, r3
 8000796:	f001 fe6a 	bl	800246e <HAL_GPIO_WritePin>
                          |M2_Bh_Pin|M2_Ch_Pin|M2_Am_Pin|M2_Bm_Pin 
                          |M3_Cs_Pin|M3_Ah_Pin|M3_Bh_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin|LED_2_Pin|M4_Am_Pin|LED_1_Pin 
 800079a:	495c      	ldr	r1, [pc, #368]	; (800090c <MX_GPIO_Init+0x254>)
 800079c:	4b5c      	ldr	r3, [pc, #368]	; (8000910 <MX_GPIO_Init+0x258>)
 800079e:	2200      	movs	r2, #0
 80007a0:	0018      	movs	r0, r3
 80007a2:	f001 fe64 	bl	800246e <HAL_GPIO_WritePin>
                          |M1_As_Pin|M1_Bs_Pin|M1_Cs_Pin|M1_Am_Pin 
                          |M1_Bm_Pin|M6_Bh_Pin|M6_Ch_Pin|M6_As_Pin 
                          |M6_Bs_Pin|M6_Cs_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M1_Cm_Pin|M1_Ah_Pin|M1_Bh_Pin|M1_Ch_Pin 
 80007a6:	495b      	ldr	r1, [pc, #364]	; (8000914 <MX_GPIO_Init+0x25c>)
 80007a8:	4b5b      	ldr	r3, [pc, #364]	; (8000918 <MX_GPIO_Init+0x260>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 fe5e 	bl	800246e <HAL_GPIO_WritePin>
                          |M2_As_Pin|M2_Bs_Pin|M2_Cs_Pin|M2_Ah_Pin 
                          |M3_Ch_Pin|M3_Am_Pin|M3_Bm_Pin|M3_Cm_Pin 
                          |M6_Am_Pin|M6_Bm_Pin|M6_Cm_Pin|M6_Ah_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M2_Cm_Pin|M3_Bs_Pin, GPIO_PIN_RESET);
 80007b2:	2381      	movs	r3, #129	; 0x81
 80007b4:	0219      	lsls	r1, r3, #8
 80007b6:	2390      	movs	r3, #144	; 0x90
 80007b8:	05db      	lsls	r3, r3, #23
 80007ba:	2200      	movs	r2, #0
 80007bc:	0018      	movs	r0, r3
 80007be:	f001 fe56 	bl	800246e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M5_As_Pin M5_Bs_Pin M5_Cs_Pin M5_Ah_Pin 
                           M5_Bh_Pin M4_Bm_Pin M4_Cm_Pin M4_Ah_Pin 
                           M4_Bh_Pin M4_Ch_Pin M4_As_Pin M4_Bs_Pin 
                           M4_Cs_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = M5_As_Pin|M5_Bs_Pin|M5_Cs_Pin|M5_Ah_Pin 
 80007c2:	193b      	adds	r3, r7, r4
 80007c4:	4a4b      	ldr	r2, [pc, #300]	; (80008f4 <MX_GPIO_Init+0x23c>)
 80007c6:	601a      	str	r2, [r3, #0]
                          |M5_Bh_Pin|M4_Bm_Pin|M4_Cm_Pin|M4_Ah_Pin 
                          |M4_Bh_Pin|M4_Ch_Pin|M4_As_Pin|M4_Bs_Pin 
                          |M4_Cs_Pin|LED_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	2201      	movs	r2, #1
 80007cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	4a46      	ldr	r2, [pc, #280]	; (80008f8 <MX_GPIO_Init+0x240>)
 80007de:	0019      	movs	r1, r3
 80007e0:	0010      	movs	r0, r2
 80007e2:	f001 fcaf 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : M5_Ch_Pin M5_Am_Pin STBY_Pin M3_As_Pin */
  GPIO_InitStruct.Pin = M5_Ch_Pin|M5_Am_Pin|STBY_Pin|M3_As_Pin;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	4a44      	ldr	r2, [pc, #272]	; (80008fc <MX_GPIO_Init+0x244>)
 80007ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2201      	movs	r2, #1
 80007f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	4a3f      	ldr	r2, [pc, #252]	; (8000900 <MX_GPIO_Init+0x248>)
 8000802:	0019      	movs	r1, r3
 8000804:	0010      	movs	r0, r2
 8000806:	f001 fc9d 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : M5_Bm_Pin M5_Cm_Pin LED_6_Pin LED_5_Pin 
                           M2_Bh_Pin M2_Ch_Pin M2_Am_Pin M2_Bm_Pin 
                           M3_Cs_Pin M3_Ah_Pin M3_Bh_Pin */
  GPIO_InitStruct.Pin = M5_Bm_Pin|M5_Cm_Pin|LED_6_Pin|LED_5_Pin 
 800080a:	193b      	adds	r3, r7, r4
 800080c:	4a3d      	ldr	r2, [pc, #244]	; (8000904 <MX_GPIO_Init+0x24c>)
 800080e:	601a      	str	r2, [r3, #0]
                          |M2_Bh_Pin|M2_Ch_Pin|M2_Am_Pin|M2_Bm_Pin 
                          |M3_Cs_Pin|M3_Ah_Pin|M3_Bh_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2201      	movs	r2, #1
 8000814:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	193b      	adds	r3, r7, r4
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	193b      	adds	r3, r7, r4
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000822:	193b      	adds	r3, r7, r4
 8000824:	4a38      	ldr	r2, [pc, #224]	; (8000908 <MX_GPIO_Init+0x250>)
 8000826:	0019      	movs	r1, r3
 8000828:	0010      	movs	r0, r2
 800082a:	f001 fc8b 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_4_Pin */
  GPIO_InitStruct.Pin = SW_4_Pin;
 800082e:	193b      	adds	r3, r7, r4
 8000830:	2208      	movs	r2, #8
 8000832:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000834:	193b      	adds	r3, r7, r4
 8000836:	2200      	movs	r2, #0
 8000838:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2202      	movs	r2, #2
 800083e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW_4_GPIO_Port, &GPIO_InitStruct);
 8000840:	193b      	adds	r3, r7, r4
 8000842:	4a2f      	ldr	r2, [pc, #188]	; (8000900 <MX_GPIO_Init+0x248>)
 8000844:	0019      	movs	r1, r3
 8000846:	0010      	movs	r0, r2
 8000848:	f001 fc7c 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_3_Pin SW_2_Pin SW_1_Pin SW_0_Pin */
  GPIO_InitStruct.Pin = SW_3_Pin|SW_2_Pin|SW_1_Pin|SW_0_Pin;
 800084c:	193b      	adds	r3, r7, r4
 800084e:	220f      	movs	r2, #15
 8000850:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	2200      	movs	r2, #0
 8000856:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000858:	193b      	adds	r3, r7, r4
 800085a:	2202      	movs	r2, #2
 800085c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085e:	193a      	adds	r2, r7, r4
 8000860:	2390      	movs	r3, #144	; 0x90
 8000862:	05db      	lsls	r3, r3, #23
 8000864:	0011      	movs	r1, r2
 8000866:	0018      	movs	r0, r3
 8000868:	f001 fc6c 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_3_Pin LED_2_Pin M4_Am_Pin LED_1_Pin 
                           M1_As_Pin M1_Bs_Pin M1_Cs_Pin M1_Am_Pin 
                           M1_Bm_Pin M6_Bh_Pin M6_Ch_Pin M6_As_Pin 
                           M6_Bs_Pin M6_Cs_Pin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_2_Pin|M4_Am_Pin|LED_1_Pin 
 800086c:	0021      	movs	r1, r4
 800086e:	187b      	adds	r3, r7, r1
 8000870:	4a26      	ldr	r2, [pc, #152]	; (800090c <MX_GPIO_Init+0x254>)
 8000872:	601a      	str	r2, [r3, #0]
                          |M1_As_Pin|M1_Bs_Pin|M1_Cs_Pin|M1_Am_Pin 
                          |M1_Bm_Pin|M6_Bh_Pin|M6_Ch_Pin|M6_As_Pin 
                          |M6_Bs_Pin|M6_Cs_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2201      	movs	r2, #1
 8000878:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000886:	000c      	movs	r4, r1
 8000888:	187b      	adds	r3, r7, r1
 800088a:	4a21      	ldr	r2, [pc, #132]	; (8000910 <MX_GPIO_Init+0x258>)
 800088c:	0019      	movs	r1, r3
 800088e:	0010      	movs	r0, r2
 8000890:	f001 fc58 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Cm_Pin M1_Ah_Pin M1_Bh_Pin M1_Ch_Pin 
                           M2_As_Pin M2_Bs_Pin M2_Cs_Pin M2_Ah_Pin 
                           M3_Ch_Pin M3_Am_Pin M3_Bm_Pin M3_Cm_Pin 
                           M6_Am_Pin M6_Bm_Pin M6_Cm_Pin M6_Ah_Pin */
  GPIO_InitStruct.Pin = M1_Cm_Pin|M1_Ah_Pin|M1_Bh_Pin|M1_Ch_Pin 
 8000894:	0021      	movs	r1, r4
 8000896:	187b      	adds	r3, r7, r1
 8000898:	4a1e      	ldr	r2, [pc, #120]	; (8000914 <MX_GPIO_Init+0x25c>)
 800089a:	601a      	str	r2, [r3, #0]
                          |M2_As_Pin|M2_Bs_Pin|M2_Cs_Pin|M2_Ah_Pin 
                          |M3_Ch_Pin|M3_Am_Pin|M3_Bm_Pin|M3_Cm_Pin 
                          |M6_Am_Pin|M6_Bm_Pin|M6_Cm_Pin|M6_Ah_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2201      	movs	r2, #1
 80008a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ae:	000c      	movs	r4, r1
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	4a19      	ldr	r2, [pc, #100]	; (8000918 <MX_GPIO_Init+0x260>)
 80008b4:	0019      	movs	r1, r3
 80008b6:	0010      	movs	r0, r2
 80008b8:	f001 fc44 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_Cm_Pin M3_Bs_Pin */
  GPIO_InitStruct.Pin = M2_Cm_Pin|M3_Bs_Pin;
 80008bc:	0021      	movs	r1, r4
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2281      	movs	r2, #129	; 0x81
 80008c2:	0212      	lsls	r2, r2, #8
 80008c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2201      	movs	r2, #1
 80008ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2200      	movs	r2, #0
 80008d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	187a      	adds	r2, r7, r1
 80008da:	2390      	movs	r3, #144	; 0x90
 80008dc:	05db      	lsls	r3, r3, #23
 80008de:	0011      	movs	r1, r2
 80008e0:	0018      	movs	r0, r3
 80008e2:	f001 fc2f 	bl	8002144 <HAL_GPIO_Init>

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b00d      	add	sp, #52	; 0x34
 80008ec:	bd90      	pop	{r4, r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	40021000 	.word	0x40021000
 80008f4:	0000fffc 	.word	0x0000fffc
 80008f8:	48001000 	.word	0x48001000
 80008fc:	00000644 	.word	0x00000644
 8000900:	48001400 	.word	0x48001400
 8000904:	00001ff3 	.word	0x00001ff3
 8000908:	48000800 	.word	0x48000800
 800090c:	0000fcff 	.word	0x0000fcff
 8000910:	48000400 	.word	0x48000400
 8000914:	0000ffff 	.word	0x0000ffff
 8000918:	48000c00 	.word	0x48000c00

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
	...

08000928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_MspInit+0x44>)
 8000930:	699a      	ldr	r2, [r3, #24]
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <HAL_MspInit+0x44>)
 8000934:	2101      	movs	r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	619a      	str	r2, [r3, #24]
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <HAL_MspInit+0x44>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	2201      	movs	r2, #1
 8000940:	4013      	ands	r3, r2
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_MspInit+0x44>)
 8000948:	69da      	ldr	r2, [r3, #28]
 800094a:	4b08      	ldr	r3, [pc, #32]	; (800096c <HAL_MspInit+0x44>)
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	0549      	lsls	r1, r1, #21
 8000950:	430a      	orrs	r2, r1
 8000952:	61da      	str	r2, [r3, #28]
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <HAL_MspInit+0x44>)
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	055b      	lsls	r3, r3, #21
 800095c:	4013      	ands	r3, r2
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	; 0x28
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	2314      	movs	r3, #20
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	0018      	movs	r0, r3
 800097e:	2314      	movs	r3, #20
 8000980:	001a      	movs	r2, r3
 8000982:	2100      	movs	r1, #0
 8000984:	f009 fb97 	bl	800a0b6 <memset>
  if(hcan->Instance==CAN)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a21      	ldr	r2, [pc, #132]	; (8000a14 <HAL_CAN_MspInit+0xa4>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d13b      	bne.n	8000a0a <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000992:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 8000994:	69da      	ldr	r2, [r3, #28]
 8000996:	4b20      	ldr	r3, [pc, #128]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	0489      	lsls	r1, r1, #18
 800099c:	430a      	orrs	r2, r1
 800099e:	61da      	str	r2, [r3, #28]
 80009a0:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 80009a2:	69da      	ldr	r2, [r3, #28]
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	049b      	lsls	r3, r3, #18
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 80009b0:	695a      	ldr	r2, [r3, #20]
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	0289      	lsls	r1, r1, #10
 80009b8:	430a      	orrs	r2, r1
 80009ba:	615a      	str	r2, [r3, #20]
 80009bc:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <HAL_CAN_MspInit+0xa8>)
 80009be:	695a      	ldr	r2, [r3, #20]
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	029b      	lsls	r3, r3, #10
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009ca:	2114      	movs	r1, #20
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	22c0      	movs	r2, #192	; 0xc0
 80009d0:	0152      	lsls	r2, r2, #5
 80009d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2202      	movs	r2, #2
 80009d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2203      	movs	r2, #3
 80009e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2204      	movs	r2, #4
 80009ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ec:	187a      	adds	r2, r7, r1
 80009ee:	2390      	movs	r3, #144	; 0x90
 80009f0:	05db      	lsls	r3, r3, #23
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f001 fba5 	bl	8002144 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2100      	movs	r1, #0
 80009fe:	201e      	movs	r0, #30
 8000a00:	f001 f990 	bl	8001d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000a04:	201e      	movs	r0, #30
 8000a06:	f001 f9a2 	bl	8001d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b00a      	add	sp, #40	; 0x28
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	40006400 	.word	0x40006400
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	; 0x28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	2314      	movs	r3, #20
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	0018      	movs	r0, r3
 8000a2a:	2314      	movs	r3, #20
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	f009 fb41 	bl	800a0b6 <memset>
  if(hspi->Instance==SPI1)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a33      	ldr	r2, [pc, #204]	; (8000b08 <HAL_SPI_MspInit+0xec>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d160      	bne.n	8000b00 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a3e:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a40:	699a      	ldr	r2, [r3, #24]
 8000a42:	4b32      	ldr	r3, [pc, #200]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a44:	2180      	movs	r1, #128	; 0x80
 8000a46:	0149      	lsls	r1, r1, #5
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	619a      	str	r2, [r3, #24]
 8000a4c:	4b2f      	ldr	r3, [pc, #188]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a4e:	699a      	ldr	r2, [r3, #24]
 8000a50:	2380      	movs	r3, #128	; 0x80
 8000a52:	015b      	lsls	r3, r3, #5
 8000a54:	4013      	ands	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
 8000a58:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a5c:	695a      	ldr	r2, [r3, #20]
 8000a5e:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a60:	2180      	movs	r1, #128	; 0x80
 8000a62:	0289      	lsls	r1, r1, #10
 8000a64:	430a      	orrs	r2, r1
 8000a66:	615a      	str	r2, [r3, #20]
 8000a68:	4b28      	ldr	r3, [pc, #160]	; (8000b0c <HAL_SPI_MspInit+0xf0>)
 8000a6a:	695a      	ldr	r2, [r3, #20]
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	029b      	lsls	r3, r3, #10
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000a76:	2114      	movs	r1, #20
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	22b0      	movs	r2, #176	; 0xb0
 8000a7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2202      	movs	r2, #2
 8000a82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	187a      	adds	r2, r7, r1
 8000a98:	2390      	movs	r3, #144	; 0x90
 8000a9a:	05db      	lsls	r3, r3, #23
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f001 fb50 	bl	8002144 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000aa6:	4a1b      	ldr	r2, [pc, #108]	; (8000b14 <HAL_SPI_MspInit+0xf8>)
 8000aa8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aaa:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab0:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab6:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000abc:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000aca:	2220      	movs	r2, #32
 8000acc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f001 f956 	bl	8001d88 <HAL_DMA_Init>
 8000adc:	1e03      	subs	r3, r0, #0
 8000ade:	d001      	beq.n	8000ae4 <HAL_SPI_MspInit+0xc8>
    {
      Error_Handler();
 8000ae0:	f7ff ff1c 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a0a      	ldr	r2, [pc, #40]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000ae8:	659a      	str	r2, [r3, #88]	; 0x58
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_SPI_MspInit+0xf4>)
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	625a      	str	r2, [r3, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2100      	movs	r1, #0
 8000af4:	2019      	movs	r0, #25
 8000af6:	f001 f915 	bl	8001d24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000afa:	2019      	movs	r0, #25
 8000afc:	f001 f927 	bl	8001d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	b00a      	add	sp, #40	; 0x28
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40013000 	.word	0x40013000
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	2000039c 	.word	0x2000039c
 8000b14:	4002001c 	.word	0x4002001c

08000b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <HAL_TIM_Base_MspInit+0x38>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d10d      	bne.n	8000b46 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <HAL_TIM_Base_MspInit+0x3c>)
 8000b2c:	699a      	ldr	r2, [r3, #24]
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <HAL_TIM_Base_MspInit+0x3c>)
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	0109      	lsls	r1, r1, #4
 8000b34:	430a      	orrs	r2, r1
 8000b36:	619a      	str	r2, [r3, #24]
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_TIM_Base_MspInit+0x3c>)
 8000b3a:	699a      	ldr	r2, [r3, #24]
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	011b      	lsls	r3, r3, #4
 8000b40:	4013      	ands	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b004      	add	sp, #16
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	40012c00 	.word	0x40012c00
 8000b54:	40021000 	.word	0x40021000

08000b58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	; 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2314      	movs	r3, #20
 8000b62:	18fb      	adds	r3, r7, r3
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f009 faa3 	bl	800a0b6 <memset>
  if(huart->Instance==USART1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a1d      	ldr	r2, [pc, #116]	; (8000bec <HAL_UART_MspInit+0x94>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d133      	bne.n	8000be2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000b7c:	699a      	ldr	r2, [r3, #24]
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	01c9      	lsls	r1, r1, #7
 8000b84:	430a      	orrs	r2, r1
 8000b86:	619a      	str	r2, [r3, #24]
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000b8a:	699a      	ldr	r2, [r3, #24]
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	01db      	lsls	r3, r3, #7
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000b98:	695a      	ldr	r2, [r3, #20]
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000b9c:	2180      	movs	r1, #128	; 0x80
 8000b9e:	0289      	lsls	r1, r1, #10
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	615a      	str	r2, [r3, #20]
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <HAL_UART_MspInit+0x98>)
 8000ba6:	695a      	ldr	r2, [r3, #20]
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	029b      	lsls	r3, r3, #10
 8000bac:	4013      	ands	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bb2:	2114      	movs	r1, #20
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	22c0      	movs	r2, #192	; 0xc0
 8000bb8:	00d2      	lsls	r2, r2, #3
 8000bba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2203      	movs	r2, #3
 8000bcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd4:	187a      	adds	r2, r7, r1
 8000bd6:	2390      	movs	r3, #144	; 0x90
 8000bd8:	05db      	lsls	r3, r3, #23
 8000bda:	0011      	movs	r1, r2
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f001 fab1 	bl	8002144 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b00a      	add	sp, #40	; 0x28
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	40013800 	.word	0x40013800
 8000bf0:	40021000 	.word	0x40021000

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <HardFault_Handler+0x4>

08000c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c08:	46c0      	nop			; (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c18:	b5b0      	push	{r4, r5, r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */
#if (PORT_IDF_STM32CUBE != 0)
	if ((HAL_GetTick() % XF_tickIntervalInMilliseconds()) == 0)
 8000c1c:	f000 f960 	bl	8000ee0 <HAL_GetTick>
 8000c20:	0004      	movs	r4, r0
 8000c22:	f009 f96d 	bl	8009f00 <XF_tickIntervalInMilliseconds>
 8000c26:	0003      	movs	r3, r0
 8000c28:	0019      	movs	r1, r3
 8000c2a:	0020      	movs	r0, r4
 8000c2c:	f7ff faf2 	bl	8000214 <__aeabi_uidivmod>
 8000c30:	1e0b      	subs	r3, r1, #0
 8000c32:	d101      	bne.n	8000c38 <SysTick_Handler+0x20>
	{
		XF_tick();
 8000c34:	f009 f94e 	bl	8009ed4 <XF_tick>
	}
#endif
  /* USER CODE END SysTick_IRQn 1 */
}
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000c40 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000c44:	4b03      	ldr	r3, [pc, #12]	; (8000c54 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000c46:	0018      	movs	r0, r3
 8000c48:	f001 f992 	bl	8001f70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000c4c:	46c0      	nop			; (mov r8, r8)
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	2000039c 	.word	0x2000039c

08000c58 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000c5c:	4b03      	ldr	r3, [pc, #12]	; (8000c6c <SPI1_IRQHandler+0x14>)
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f002 fdc0 	bl	80037e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	20000338 	.word	0x20000338

08000c70 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000c74:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <CEC_CAN_IRQHandler+0x14>)
 8000c76:	0018      	movs	r0, r3
 8000c78:	f000 fd97 	bl	80017aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	2000021c 	.word	0x2000021c

08000c88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	return 1;
 8000c8c:	2301      	movs	r3, #1
}
 8000c8e:	0018      	movs	r0, r3
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <_kill>:

int _kill(int pid, int sig)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c9e:	f009 f9a9 	bl	8009ff4 <__errno>
 8000ca2:	0003      	movs	r3, r0
 8000ca4:	2216      	movs	r2, #22
 8000ca6:	601a      	str	r2, [r3, #0]
	return -1;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	425b      	negs	r3, r3
}
 8000cac:	0018      	movs	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	b002      	add	sp, #8
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <_exit>:

void _exit (int status)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	425a      	negs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	0011      	movs	r1, r2
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f7ff ffe5 	bl	8000c94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000cca:	e7fe      	b.n	8000cca <_exit+0x16>

08000ccc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd8:	2300      	movs	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	e00a      	b.n	8000cf4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000cde:	e000      	b.n	8000ce2 <_read+0x16>
 8000ce0:	bf00      	nop
 8000ce2:	0001      	movs	r1, r0
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	1c5a      	adds	r2, r3, #1
 8000ce8:	60ba      	str	r2, [r7, #8]
 8000cea:	b2ca      	uxtb	r2, r1
 8000cec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	697a      	ldr	r2, [r7, #20]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	dbf0      	blt.n	8000cde <_read+0x12>
	}

return len;
 8000cfc:	687b      	ldr	r3, [r7, #4]
}
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b006      	add	sp, #24
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b086      	sub	sp, #24
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	60f8      	str	r0, [r7, #12]
 8000d0e:	60b9      	str	r1, [r7, #8]
 8000d10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	617b      	str	r3, [r7, #20]
 8000d16:	e009      	b.n	8000d2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	1c5a      	adds	r2, r3, #1
 8000d1c:	60ba      	str	r2, [r7, #8]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	0018      	movs	r0, r3
 8000d22:	e000      	b.n	8000d26 <_write+0x20>
 8000d24:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	617b      	str	r3, [r7, #20]
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	dbf1      	blt.n	8000d18 <_write+0x12>
	}
	return len;
 8000d34:	687b      	ldr	r3, [r7, #4]
}
 8000d36:	0018      	movs	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b006      	add	sp, #24
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <_close>:

int _close(int file)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
	return -1;
 8000d46:	2301      	movs	r3, #1
 8000d48:	425b      	negs	r3, r3
}
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b002      	add	sp, #8
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	2280      	movs	r2, #128	; 0x80
 8000d60:	0192      	lsls	r2, r2, #6
 8000d62:	605a      	str	r2, [r3, #4]
	return 0;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	0018      	movs	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	b002      	add	sp, #8
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <_isatty>:

int _isatty(int file)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
	return 1;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	0018      	movs	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b002      	add	sp, #8
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	0018      	movs	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b004      	add	sp, #16
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <_sbrk+0x50>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x16>
		heap_end = &end;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <_sbrk+0x50>)
 8000daa:	4a10      	ldr	r2, [pc, #64]	; (8000dec <_sbrk+0x54>)
 8000dac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <_sbrk+0x50>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <_sbrk+0x50>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	18d3      	adds	r3, r2, r3
 8000dbc:	466a      	mov	r2, sp
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d907      	bls.n	8000dd2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000dc2:	f009 f917 	bl	8009ff4 <__errno>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	220c      	movs	r2, #12
 8000dca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	425b      	negs	r3, r3
 8000dd0:	e006      	b.n	8000de0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000dd2:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <_sbrk+0x50>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	18d2      	adds	r2, r2, r3
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <_sbrk+0x50>)
 8000ddc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b004      	add	sp, #16
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000090 	.word	0x20000090
 8000dec:	200003e8 	.word	0x200003e8

08000df0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000df4:	46c0      	nop			; (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dfc:	480d      	ldr	r0, [pc, #52]	; (8000e34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dfe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e00:	480d      	ldr	r0, [pc, #52]	; (8000e38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e02:	490e      	ldr	r1, [pc, #56]	; (8000e3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e04:	4a0e      	ldr	r2, [pc, #56]	; (8000e40 <LoopForever+0xe>)
  movs r3, #0
 8000e06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e08:	e002      	b.n	8000e10 <LoopCopyDataInit>

08000e0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0e:	3304      	adds	r3, #4

08000e10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e14:	d3f9      	bcc.n	8000e0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e16:	4a0b      	ldr	r2, [pc, #44]	; (8000e44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e18:	4c0b      	ldr	r4, [pc, #44]	; (8000e48 <LoopForever+0x16>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e1c:	e001      	b.n	8000e22 <LoopFillZerobss>

08000e1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e20:	3204      	adds	r2, #4

08000e22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e24:	d3fb      	bcc.n	8000e1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e26:	f7ff ffe3 	bl	8000df0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e2a:	f009 f8f9 	bl	800a020 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e2e:	f7ff fa23 	bl	8000278 <main>

08000e32 <LoopForever>:

LoopForever:
    b LoopForever
 8000e32:	e7fe      	b.n	8000e32 <LoopForever>
  ldr   r0, =_estack
 8000e34:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e3c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000e40:	0800b7d4 	.word	0x0800b7d4
  ldr r2, =_sbss
 8000e44:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000e48:	200003e8 	.word	0x200003e8

08000e4c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e4c:	e7fe      	b.n	8000e4c <ADC1_COMP_IRQHandler>
	...

08000e50 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e54:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <HAL_Init+0x24>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <HAL_Init+0x24>)
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e60:	2000      	movs	r0, #0
 8000e62:	f000 f809 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e66:	f7ff fd5f 	bl	8000928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6a:	2300      	movs	r3, #0
}
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	40022000 	.word	0x40022000

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <HAL_InitTick+0x5c>)
 8000e82:	681c      	ldr	r4, [r3, #0]
 8000e84:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <HAL_InitTick+0x60>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	0019      	movs	r1, r3
 8000e8a:	23fa      	movs	r3, #250	; 0xfa
 8000e8c:	0098      	lsls	r0, r3, #2
 8000e8e:	f7ff f93b 	bl	8000108 <__udivsi3>
 8000e92:	0003      	movs	r3, r0
 8000e94:	0019      	movs	r1, r3
 8000e96:	0020      	movs	r0, r4
 8000e98:	f7ff f936 	bl	8000108 <__udivsi3>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 ff65 	bl	8001d6e <HAL_SYSTICK_Config>
 8000ea4:	1e03      	subs	r3, r0, #0
 8000ea6:	d001      	beq.n	8000eac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e00f      	b.n	8000ecc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d80b      	bhi.n	8000eca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb2:	6879      	ldr	r1, [r7, #4]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	425b      	negs	r3, r3
 8000eb8:	2200      	movs	r2, #0
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f000 ff32 	bl	8001d24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_InitTick+0x64>)
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e000      	b.n	8000ecc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	0018      	movs	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b003      	add	sp, #12
 8000ed2:	bd90      	pop	{r4, r7, pc}
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000004 	.word	0x20000004

08000ee0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b02      	ldr	r3, [pc, #8]	; (8000ef0 <HAL_GetTick+0x10>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	0018      	movs	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	200003e0 	.word	0x200003e0

08000ef4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e0f0      	b.n	80010e8 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2220      	movs	r2, #32
 8000f0a:	5c9b      	ldrb	r3, [r3, r2]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d103      	bne.n	8000f1a <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff fd2b 	bl	8000970 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2102      	movs	r1, #2
 8000f26:	438a      	bics	r2, r1
 8000f28:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f2a:	f7ff ffd9 	bl	8000ee0 <HAL_GetTick>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f32:	e013      	b.n	8000f5c <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f34:	f7ff ffd4 	bl	8000ee0 <HAL_GetTick>
 8000f38:	0002      	movs	r2, r0
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b0a      	cmp	r3, #10
 8000f40:	d90c      	bls.n	8000f5c <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f46:	2280      	movs	r2, #128	; 0x80
 8000f48:	0292      	lsls	r2, r2, #10
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2220      	movs	r2, #32
 8000f54:	2105      	movs	r1, #5
 8000f56:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e0c5      	b.n	80010e8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	2202      	movs	r2, #2
 8000f64:	4013      	ands	r3, r2
 8000f66:	d1e5      	bne.n	8000f34 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2101      	movs	r1, #1
 8000f74:	430a      	orrs	r2, r1
 8000f76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f78:	f7ff ffb2 	bl	8000ee0 <HAL_GetTick>
 8000f7c:	0003      	movs	r3, r0
 8000f7e:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f80:	e013      	b.n	8000faa <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f82:	f7ff ffad 	bl	8000ee0 <HAL_GetTick>
 8000f86:	0002      	movs	r2, r0
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b0a      	cmp	r3, #10
 8000f8e:	d90c      	bls.n	8000faa <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	0292      	lsls	r2, r2, #10
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	2105      	movs	r1, #5
 8000fa4:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e09e      	b.n	80010e8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d0e5      	beq.n	8000f82 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	7e1b      	ldrb	r3, [r3, #24]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d108      	bne.n	8000fd0 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2180      	movs	r1, #128	; 0x80
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	e007      	b.n	8000fe0 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2180      	movs	r1, #128	; 0x80
 8000fdc:	438a      	bics	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7e5b      	ldrb	r3, [r3, #25]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d108      	bne.n	8000ffa <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2140      	movs	r1, #64	; 0x40
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	e007      	b.n	800100a <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2140      	movs	r1, #64	; 0x40
 8001006:	438a      	bics	r2, r1
 8001008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	7e9b      	ldrb	r3, [r3, #26]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d108      	bne.n	8001024 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2120      	movs	r1, #32
 800101e:	430a      	orrs	r2, r1
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	e007      	b.n	8001034 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2120      	movs	r1, #32
 8001030:	438a      	bics	r2, r1
 8001032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7edb      	ldrb	r3, [r3, #27]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d108      	bne.n	800104e <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2110      	movs	r1, #16
 8001048:	438a      	bics	r2, r1
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e007      	b.n	800105e <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2110      	movs	r1, #16
 800105a:	430a      	orrs	r2, r1
 800105c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7f1b      	ldrb	r3, [r3, #28]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d108      	bne.n	8001078 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2108      	movs	r1, #8
 8001072:	430a      	orrs	r2, r1
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	e007      	b.n	8001088 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2108      	movs	r1, #8
 8001084:	438a      	bics	r2, r1
 8001086:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7f5b      	ldrb	r3, [r3, #29]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d108      	bne.n	80010a2 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2104      	movs	r1, #4
 800109c:	430a      	orrs	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	e007      	b.n	80010b2 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2104      	movs	r1, #4
 80010ae:	438a      	bics	r2, r1
 80010b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689a      	ldr	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	431a      	orrs	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	431a      	orrs	r2, r3
 80010c8:	0011      	movs	r1, r2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	430a      	orrs	r2, r1
 80010d6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2220      	movs	r2, #32
 80010e2:	2101      	movs	r1, #1
 80010e4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	0018      	movs	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b004      	add	sp, #16
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001100:	2013      	movs	r0, #19
 8001102:	183b      	adds	r3, r7, r0
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	2120      	movs	r1, #32
 8001108:	5c52      	ldrb	r2, [r2, r1]
 800110a:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 800110c:	183b      	adds	r3, r7, r0
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d005      	beq.n	8001120 <HAL_CAN_ConfigFilter+0x30>
 8001114:	2313      	movs	r3, #19
 8001116:	18fb      	adds	r3, r7, r3
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b02      	cmp	r3, #2
 800111c:	d000      	beq.n	8001120 <HAL_CAN_ConfigFilter+0x30>
 800111e:	e0cd      	b.n	80012bc <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	58d3      	ldr	r3, [r2, r3]
 8001128:	2201      	movs	r2, #1
 800112a:	431a      	orrs	r2, r3
 800112c:	0011      	movs	r1, r2
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	2380      	movs	r3, #128	; 0x80
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	221f      	movs	r2, #31
 800113c:	4013      	ands	r3, r2
 800113e:	2201      	movs	r2, #1
 8001140:	409a      	lsls	r2, r3
 8001142:	0013      	movs	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	2387      	movs	r3, #135	; 0x87
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	58d3      	ldr	r3, [r2, r3]
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	43d2      	mvns	r2, r2
 8001152:	401a      	ands	r2, r3
 8001154:	0011      	movs	r1, r2
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	2387      	movs	r3, #135	; 0x87
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	69db      	ldr	r3, [r3, #28]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d129      	bne.n	80011ba <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	2383      	movs	r3, #131	; 0x83
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	58d3      	ldr	r3, [r2, r3]
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	43d2      	mvns	r2, r2
 8001172:	401a      	ands	r2, r3
 8001174:	0011      	movs	r1, r2
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	2383      	movs	r3, #131	; 0x83
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	041b      	lsls	r3, r3, #16
 800118a:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001190:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3248      	adds	r2, #72	; 0x48
 8001196:	00d2      	lsls	r2, r2, #3
 8001198:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	041b      	lsls	r3, r3, #16
 80011a6:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ae:	6979      	ldr	r1, [r7, #20]
 80011b0:	3348      	adds	r3, #72	; 0x48
 80011b2:	00db      	lsls	r3, r3, #3
 80011b4:	18cb      	adds	r3, r1, r3
 80011b6:	3304      	adds	r3, #4
 80011b8:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d128      	bne.n	8001214 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	2383      	movs	r3, #131	; 0x83
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	58d2      	ldr	r2, [r2, r3]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	431a      	orrs	r2, r3
 80011ce:	0011      	movs	r1, r2
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	2383      	movs	r3, #131	; 0x83
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	041b      	lsls	r3, r3, #16
 80011e4:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011ea:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3248      	adds	r2, #72	; 0x48
 80011f0:	00d2      	lsls	r2, r2, #3
 80011f2:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	041b      	lsls	r3, r3, #16
 8001200:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001206:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001208:	6979      	ldr	r1, [r7, #20]
 800120a:	3348      	adds	r3, #72	; 0x48
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	18cb      	adds	r3, r1, r3
 8001210:	3304      	adds	r3, #4
 8001212:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d10c      	bne.n	8001236 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800121c:	697a      	ldr	r2, [r7, #20]
 800121e:	2381      	movs	r3, #129	; 0x81
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	58d3      	ldr	r3, [r2, r3]
 8001224:	68fa      	ldr	r2, [r7, #12]
 8001226:	43d2      	mvns	r2, r2
 8001228:	401a      	ands	r2, r3
 800122a:	0011      	movs	r1, r2
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	2381      	movs	r3, #129	; 0x81
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	50d1      	str	r1, [r2, r3]
 8001234:	e00a      	b.n	800124c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	2381      	movs	r3, #129	; 0x81
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	58d2      	ldr	r2, [r2, r3]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	431a      	orrs	r2, r3
 8001242:	0011      	movs	r1, r2
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	2381      	movs	r3, #129	; 0x81
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d10c      	bne.n	800126e <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	2385      	movs	r3, #133	; 0x85
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	58d3      	ldr	r3, [r2, r3]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	43d2      	mvns	r2, r2
 8001260:	401a      	ands	r2, r3
 8001262:	0011      	movs	r1, r2
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	2385      	movs	r3, #133	; 0x85
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	50d1      	str	r1, [r2, r3]
 800126c:	e00a      	b.n	8001284 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	2385      	movs	r3, #133	; 0x85
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	58d2      	ldr	r2, [r2, r3]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	431a      	orrs	r2, r3
 800127a:	0011      	movs	r1, r2
 800127c:	697a      	ldr	r2, [r7, #20]
 800127e:	2385      	movs	r3, #133	; 0x85
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d10a      	bne.n	80012a2 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	2387      	movs	r3, #135	; 0x87
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	58d2      	ldr	r2, [r2, r3]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	431a      	orrs	r2, r3
 8001298:	0011      	movs	r1, r2
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	2387      	movs	r3, #135	; 0x87
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	58d3      	ldr	r3, [r2, r3]
 80012aa:	2201      	movs	r2, #1
 80012ac:	4393      	bics	r3, r2
 80012ae:	0019      	movs	r1, r3
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	e007      	b.n	80012cc <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c0:	2280      	movs	r2, #128	; 0x80
 80012c2:	02d2      	lsls	r2, r2, #11
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
  }
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b006      	add	sp, #24
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2220      	movs	r2, #32
 80012e0:	5c9b      	ldrb	r3, [r3, r2]
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d12f      	bne.n	8001348 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2220      	movs	r2, #32
 80012ec:	2102      	movs	r1, #2
 80012ee:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2101      	movs	r1, #1
 80012fc:	438a      	bics	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001300:	f7ff fdee 	bl	8000ee0 <HAL_GetTick>
 8001304:	0003      	movs	r3, r0
 8001306:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001308:	e013      	b.n	8001332 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800130a:	f7ff fde9 	bl	8000ee0 <HAL_GetTick>
 800130e:	0002      	movs	r2, r0
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	2b0a      	cmp	r3, #10
 8001316:	d90c      	bls.n	8001332 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	2280      	movs	r2, #128	; 0x80
 800131e:	0292      	lsls	r2, r2, #10
 8001320:	431a      	orrs	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2220      	movs	r2, #32
 800132a:	2105      	movs	r1, #5
 800132c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e012      	b.n	8001358 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	4013      	ands	r3, r2
 800133c:	d1e5      	bne.n	800130a <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	e007      	b.n	8001358 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134c:	2280      	movs	r2, #128	; 0x80
 800134e:	0312      	lsls	r2, r2, #12
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
  }
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b004      	add	sp, #16
 800135e:	bd80      	pop	{r7, pc}

08001360 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
 800136c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800136e:	201f      	movs	r0, #31
 8001370:	183b      	adds	r3, r7, r0
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	2120      	movs	r1, #32
 8001376:	5c52      	ldrb	r2, [r2, r1]
 8001378:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001382:	183b      	adds	r3, r7, r0
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d005      	beq.n	8001396 <HAL_CAN_AddTxMessage+0x36>
 800138a:	231f      	movs	r3, #31
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d000      	beq.n	8001396 <HAL_CAN_AddTxMessage+0x36>
 8001394:	e0b7      	b.n	8001506 <HAL_CAN_AddTxMessage+0x1a6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	04db      	lsls	r3, r3, #19
 800139c:	4013      	ands	r3, r2
 800139e:	d10a      	bne.n	80013b6 <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	2380      	movs	r3, #128	; 0x80
 80013a4:	051b      	lsls	r3, r3, #20
 80013a6:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80013a8:	d105      	bne.n	80013b6 <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME2) != 0U))
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	055b      	lsls	r3, r3, #21
 80013b0:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013b2:	d100      	bne.n	80013b6 <HAL_CAN_AddTxMessage+0x56>
 80013b4:	e09e      	b.n	80014f4 <HAL_CAN_AddTxMessage+0x194>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	0e1b      	lsrs	r3, r3, #24
 80013ba:	2203      	movs	r2, #3
 80013bc:	4013      	ands	r3, r2
 80013be:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d908      	bls.n	80013d8 <HAL_CAN_AddTxMessage+0x78>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ca:	2280      	movs	r2, #128	; 0x80
 80013cc:	0412      	lsls	r2, r2, #16
 80013ce:	431a      	orrs	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e09e      	b.n	8001516 <HAL_CAN_AddTxMessage+0x1b6>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80013d8:	2201      	movs	r2, #1
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	409a      	lsls	r2, r3
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d10c      	bne.n	8001404 <HAL_CAN_AddTxMessage+0xa4>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4311      	orrs	r1, r2
 80013fa:	697a      	ldr	r2, [r7, #20]
 80013fc:	3218      	adds	r2, #24
 80013fe:	0112      	lsls	r2, r2, #4
 8001400:	50d1      	str	r1, [r2, r3]
 8001402:	e00f      	b.n	8001424 <HAL_CAN_AddTxMessage+0xc4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800140e:	431a      	orrs	r2, r3
 8001410:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 800141a:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	3218      	adds	r2, #24
 8001420:	0112      	lsls	r2, r2, #4
 8001422:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	6819      	ldr	r1, [r3, #0]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	691a      	ldr	r2, [r3, #16]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3318      	adds	r3, #24
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	18cb      	adds	r3, r1, r3
 8001434:	3304      	adds	r3, #4
 8001436:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	7d1b      	ldrb	r3, [r3, #20]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d112      	bne.n	8001466 <HAL_CAN_AddTxMessage+0x106>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	3318      	adds	r3, #24
 8001448:	011b      	lsls	r3, r3, #4
 800144a:	18d3      	adds	r3, r2, r3
 800144c:	3304      	adds	r3, #4
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	431a      	orrs	r2, r3
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3318      	adds	r3, #24
 800145e:	011b      	lsls	r3, r3, #4
 8001460:	18cb      	adds	r3, r1, r3
 8001462:	3304      	adds	r3, #4
 8001464:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3307      	adds	r3, #7
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	061a      	lsls	r2, r3, #24
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3306      	adds	r3, #6
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	041b      	lsls	r3, r3, #16
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3305      	adds	r3, #5
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3304      	adds	r3, #4
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	0019      	movs	r1, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	6979      	ldr	r1, [r7, #20]
 8001492:	23c6      	movs	r3, #198	; 0xc6
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	0109      	lsls	r1, r1, #4
 8001498:	1841      	adds	r1, r0, r1
 800149a:	18cb      	adds	r3, r1, r3
 800149c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3303      	adds	r3, #3
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	061a      	lsls	r2, r3, #24
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3302      	adds	r3, #2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	041b      	lsls	r3, r3, #16
 80014ae:	431a      	orrs	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3301      	adds	r3, #1
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	431a      	orrs	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	0019      	movs	r1, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6818      	ldr	r0, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	6979      	ldr	r1, [r7, #20]
 80014c8:	23c4      	movs	r3, #196	; 0xc4
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	0109      	lsls	r1, r1, #4
 80014ce:	1841      	adds	r1, r0, r1
 80014d0:	18cb      	adds	r3, r1, r3
 80014d2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	3218      	adds	r2, #24
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	58d2      	ldr	r2, [r2, r3]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2101      	movs	r1, #1
 80014e6:	4311      	orrs	r1, r2
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	3218      	adds	r2, #24
 80014ec:	0112      	lsls	r2, r2, #4
 80014ee:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e010      	b.n	8001516 <HAL_CAN_AddTxMessage+0x1b6>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f8:	2280      	movs	r2, #128	; 0x80
 80014fa:	0392      	lsls	r2, r2, #14
 80014fc:	431a      	orrs	r2, r3
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e007      	b.n	8001516 <HAL_CAN_AddTxMessage+0x1b6>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150a:	2280      	movs	r2, #128	; 0x80
 800150c:	02d2      	lsls	r2, r2, #11
 800150e:	431a      	orrs	r2, r3
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
  }
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	b008      	add	sp, #32
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	60f8      	str	r0, [r7, #12]
 8001526:	60b9      	str	r1, [r7, #8]
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800152c:	2017      	movs	r0, #23
 800152e:	183b      	adds	r3, r7, r0
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	2120      	movs	r1, #32
 8001534:	5c52      	ldrb	r2, [r2, r1]
 8001536:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001538:	183b      	adds	r3, r7, r0
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d005      	beq.n	800154c <HAL_CAN_GetRxMessage+0x2e>
 8001540:	2317      	movs	r3, #23
 8001542:	18fb      	adds	r3, r7, r3
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b02      	cmp	r3, #2
 8001548:	d000      	beq.n	800154c <HAL_CAN_GetRxMessage+0x2e>
 800154a:	e0f8      	b.n	800173e <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10e      	bne.n	8001570 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2203      	movs	r2, #3
 800155a:	4013      	ands	r3, r2
 800155c:	d117      	bne.n	800158e <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001562:	2280      	movs	r2, #128	; 0x80
 8001564:	0392      	lsls	r2, r2, #14
 8001566:	431a      	orrs	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e0ee      	b.n	800174e <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	2203      	movs	r2, #3
 8001578:	4013      	ands	r3, r2
 800157a:	d108      	bne.n	800158e <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	2280      	movs	r2, #128	; 0x80
 8001582:	0392      	lsls	r2, r2, #14
 8001584:	431a      	orrs	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e0df      	b.n	800174e <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	321b      	adds	r2, #27
 8001596:	0112      	lsls	r2, r2, #4
 8001598:	58d3      	ldr	r3, [r2, r3]
 800159a:	2204      	movs	r2, #4
 800159c:	401a      	ands	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10b      	bne.n	80015c2 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68ba      	ldr	r2, [r7, #8]
 80015b0:	321b      	adds	r2, #27
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	58d3      	ldr	r3, [r2, r3]
 80015b6:	0d5b      	lsrs	r3, r3, #21
 80015b8:	055b      	lsls	r3, r3, #21
 80015ba:	0d5a      	lsrs	r2, r3, #21
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	e00a      	b.n	80015d8 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68ba      	ldr	r2, [r7, #8]
 80015c8:	321b      	adds	r2, #27
 80015ca:	0112      	lsls	r2, r2, #4
 80015cc:	58d3      	ldr	r3, [r2, r3]
 80015ce:	08db      	lsrs	r3, r3, #3
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	08da      	lsrs	r2, r3, #3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	68ba      	ldr	r2, [r7, #8]
 80015de:	321b      	adds	r2, #27
 80015e0:	0112      	lsls	r2, r2, #4
 80015e2:	58d3      	ldr	r3, [r2, r3]
 80015e4:	2202      	movs	r2, #2
 80015e6:	401a      	ands	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	331b      	adds	r3, #27
 80015f4:	011b      	lsls	r3, r3, #4
 80015f6:	18d3      	adds	r3, r2, r3
 80015f8:	3304      	adds	r3, #4
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	220f      	movs	r2, #15
 80015fe:	401a      	ands	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	331b      	adds	r3, #27
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	18d3      	adds	r3, r2, r3
 8001610:	3304      	adds	r3, #4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	0a1b      	lsrs	r3, r3, #8
 8001616:	22ff      	movs	r2, #255	; 0xff
 8001618:	401a      	ands	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	331b      	adds	r3, #27
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	18d3      	adds	r3, r2, r3
 800162a:	3304      	adds	r3, #4
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	0c1b      	lsrs	r3, r3, #16
 8001630:	041b      	lsls	r3, r3, #16
 8001632:	0c1a      	lsrs	r2, r3, #16
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6819      	ldr	r1, [r3, #0]
 800163c:	68ba      	ldr	r2, [r7, #8]
 800163e:	23dc      	movs	r3, #220	; 0xdc
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	188a      	adds	r2, r1, r2
 8001646:	18d3      	adds	r3, r2, r3
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	b2da      	uxtb	r2, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6819      	ldr	r1, [r3, #0]
 8001654:	68ba      	ldr	r2, [r7, #8]
 8001656:	23dc      	movs	r3, #220	; 0xdc
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	0112      	lsls	r2, r2, #4
 800165c:	188a      	adds	r2, r1, r2
 800165e:	18d3      	adds	r3, r2, r3
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	0a1a      	lsrs	r2, r3, #8
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6819      	ldr	r1, [r3, #0]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	23dc      	movs	r3, #220	; 0xdc
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	0112      	lsls	r2, r2, #4
 8001678:	188a      	adds	r2, r1, r2
 800167a:	18d3      	adds	r3, r2, r3
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	0c1a      	lsrs	r2, r3, #16
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	3302      	adds	r3, #2
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6819      	ldr	r1, [r3, #0]
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	23dc      	movs	r3, #220	; 0xdc
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	0112      	lsls	r2, r2, #4
 8001694:	188a      	adds	r2, r1, r2
 8001696:	18d3      	adds	r3, r2, r3
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	0e1a      	lsrs	r2, r3, #24
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3303      	adds	r3, #3
 80016a0:	b2d2      	uxtb	r2, r2
 80016a2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6819      	ldr	r1, [r3, #0]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	23de      	movs	r3, #222	; 0xde
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	188a      	adds	r2, r1, r2
 80016b2:	18d3      	adds	r3, r2, r3
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	3304      	adds	r3, #4
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6819      	ldr	r1, [r3, #0]
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	23de      	movs	r3, #222	; 0xde
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	188a      	adds	r2, r1, r2
 80016cc:	18d3      	adds	r3, r2, r3
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	0a1a      	lsrs	r2, r3, #8
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	3305      	adds	r3, #5
 80016d6:	b2d2      	uxtb	r2, r2
 80016d8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6819      	ldr	r1, [r3, #0]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	23de      	movs	r3, #222	; 0xde
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	0112      	lsls	r2, r2, #4
 80016e6:	188a      	adds	r2, r1, r2
 80016e8:	18d3      	adds	r3, r2, r3
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	0c1a      	lsrs	r2, r3, #16
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	3306      	adds	r3, #6
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6819      	ldr	r1, [r3, #0]
 80016fa:	68ba      	ldr	r2, [r7, #8]
 80016fc:	23de      	movs	r3, #222	; 0xde
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	188a      	adds	r2, r1, r2
 8001704:	18d3      	adds	r3, r2, r3
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	0e1a      	lsrs	r2, r3, #24
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	3307      	adds	r3, #7
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d108      	bne.n	800172a <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2120      	movs	r1, #32
 8001724:	430a      	orrs	r2, r1
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	e007      	b.n	800173a <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2120      	movs	r1, #32
 8001736:	430a      	orrs	r2, r1
 8001738:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	e007      	b.n	800174e <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001742:	2280      	movs	r2, #128	; 0x80
 8001744:	02d2      	lsls	r2, r2, #11
 8001746:	431a      	orrs	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
  }
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b006      	add	sp, #24
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b084      	sub	sp, #16
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001760:	200f      	movs	r0, #15
 8001762:	183b      	adds	r3, r7, r0
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	2120      	movs	r1, #32
 8001768:	5c52      	ldrb	r2, [r2, r1]
 800176a:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800176c:	183b      	adds	r3, r7, r0
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d004      	beq.n	800177e <HAL_CAN_ActivateNotification+0x28>
 8001774:	230f      	movs	r3, #15
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b02      	cmp	r3, #2
 800177c:	d109      	bne.n	8001792 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6959      	ldr	r1, [r3, #20]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	e007      	b.n	80017a2 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001796:	2280      	movs	r2, #128	; 0x80
 8001798:	02d2      	lsls	r2, r2, #11
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
  }
}
 80017a2:	0018      	movs	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b004      	add	sp, #16
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b08a      	sub	sp, #40	; 0x28
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017e6:	6a3b      	ldr	r3, [r7, #32]
 80017e8:	2201      	movs	r2, #1
 80017ea:	4013      	ands	r3, r2
 80017ec:	d100      	bne.n	80017f0 <HAL_CAN_IRQHandler+0x46>
 80017ee:	e084      	b.n	80018fa <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	2201      	movs	r2, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	d024      	beq.n	8001842 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2201      	movs	r2, #1
 80017fe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	2202      	movs	r2, #2
 8001804:	4013      	ands	r3, r2
 8001806:	d004      	beq.n	8001812 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	0018      	movs	r0, r3
 800180c:	f000 f97e 	bl	8001b0c <HAL_CAN_TxMailbox0CompleteCallback>
 8001810:	e017      	b.n	8001842 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2204      	movs	r2, #4
 8001816:	4013      	ands	r3, r2
 8001818:	d005      	beq.n	8001826 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	2280      	movs	r2, #128	; 0x80
 800181e:	0112      	lsls	r2, r2, #4
 8001820:	4313      	orrs	r3, r2
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
 8001824:	e00d      	b.n	8001842 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	2208      	movs	r2, #8
 800182a:	4013      	ands	r3, r2
 800182c:	d005      	beq.n	800183a <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	2280      	movs	r2, #128	; 0x80
 8001832:	0152      	lsls	r2, r2, #5
 8001834:	4313      	orrs	r3, r2
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
 8001838:	e003      	b.n	8001842 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	0018      	movs	r0, r3
 800183e:	f000 f97d 	bl	8001b3c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	2380      	movs	r3, #128	; 0x80
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4013      	ands	r3, r2
 800184a:	d028      	beq.n	800189e <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2280      	movs	r2, #128	; 0x80
 8001852:	0052      	lsls	r2, r2, #1
 8001854:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4013      	ands	r3, r2
 800185e:	d004      	beq.n	800186a <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	0018      	movs	r0, r3
 8001864:	f000 f95a 	bl	8001b1c <HAL_CAN_TxMailbox1CompleteCallback>
 8001868:	e019      	b.n	800189e <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4013      	ands	r3, r2
 8001872:	d005      	beq.n	8001880 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001876:	2280      	movs	r2, #128	; 0x80
 8001878:	0192      	lsls	r2, r2, #6
 800187a:	4313      	orrs	r3, r2
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
 800187e:	e00e      	b.n	800189e <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	4013      	ands	r3, r2
 8001888:	d005      	beq.n	8001896 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800188a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188c:	2280      	movs	r2, #128	; 0x80
 800188e:	01d2      	lsls	r2, r2, #7
 8001890:	4313      	orrs	r3, r2
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
 8001894:	e003      	b.n	800189e <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	0018      	movs	r0, r3
 800189a:	f000 f957 	bl	8001b4c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	025b      	lsls	r3, r3, #9
 80018a4:	4013      	ands	r3, r2
 80018a6:	d028      	beq.n	80018fa <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2280      	movs	r2, #128	; 0x80
 80018ae:	0252      	lsls	r2, r2, #9
 80018b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	2380      	movs	r3, #128	; 0x80
 80018b6:	029b      	lsls	r3, r3, #10
 80018b8:	4013      	ands	r3, r2
 80018ba:	d004      	beq.n	80018c6 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	0018      	movs	r0, r3
 80018c0:	f000 f934 	bl	8001b2c <HAL_CAN_TxMailbox2CompleteCallback>
 80018c4:	e019      	b.n	80018fa <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	02db      	lsls	r3, r3, #11
 80018cc:	4013      	ands	r3, r2
 80018ce:	d005      	beq.n	80018dc <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80018d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d2:	2280      	movs	r2, #128	; 0x80
 80018d4:	0212      	lsls	r2, r2, #8
 80018d6:	4313      	orrs	r3, r2
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
 80018da:	e00e      	b.n	80018fa <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	2380      	movs	r3, #128	; 0x80
 80018e0:	031b      	lsls	r3, r3, #12
 80018e2:	4013      	ands	r3, r2
 80018e4:	d005      	beq.n	80018f2 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	2280      	movs	r2, #128	; 0x80
 80018ea:	0252      	lsls	r2, r2, #9
 80018ec:	4313      	orrs	r3, r2
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
 80018f0:	e003      	b.n	80018fa <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 f931 	bl	8001b5c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018fa:	6a3b      	ldr	r3, [r7, #32]
 80018fc:	2208      	movs	r2, #8
 80018fe:	4013      	ands	r3, r2
 8001900:	d00c      	beq.n	800191c <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	2210      	movs	r2, #16
 8001906:	4013      	ands	r3, r2
 8001908:	d008      	beq.n	800191c <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190c:	2280      	movs	r2, #128	; 0x80
 800190e:	0092      	lsls	r2, r2, #2
 8001910:	4313      	orrs	r3, r2
 8001912:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2210      	movs	r2, #16
 800191a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	2204      	movs	r2, #4
 8001920:	4013      	ands	r3, r2
 8001922:	d00b      	beq.n	800193c <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	2208      	movs	r2, #8
 8001928:	4013      	ands	r3, r2
 800192a:	d007      	beq.n	800193c <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2208      	movs	r2, #8
 8001932:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	0018      	movs	r0, r3
 8001938:	f000 f918 	bl	8001b6c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	2202      	movs	r2, #2
 8001940:	4013      	ands	r3, r2
 8001942:	d009      	beq.n	8001958 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	2203      	movs	r2, #3
 800194c:	4013      	ands	r3, r2
 800194e:	d003      	beq.n	8001958 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	0018      	movs	r0, r3
 8001954:	f7fe fc7a 	bl	800024c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001958:	6a3b      	ldr	r3, [r7, #32]
 800195a:	2240      	movs	r2, #64	; 0x40
 800195c:	4013      	ands	r3, r2
 800195e:	d00c      	beq.n	800197a <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	2210      	movs	r2, #16
 8001964:	4013      	ands	r3, r2
 8001966:	d008      	beq.n	800197a <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	00d2      	lsls	r2, r2, #3
 800196e:	4313      	orrs	r3, r2
 8001970:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2210      	movs	r2, #16
 8001978:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800197a:	6a3b      	ldr	r3, [r7, #32]
 800197c:	2220      	movs	r2, #32
 800197e:	4013      	ands	r3, r2
 8001980:	d00b      	beq.n	800199a <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	2208      	movs	r2, #8
 8001986:	4013      	ands	r3, r2
 8001988:	d007      	beq.n	800199a <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2208      	movs	r2, #8
 8001990:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	0018      	movs	r0, r3
 8001996:	f000 f8f9 	bl	8001b8c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	2210      	movs	r2, #16
 800199e:	4013      	ands	r3, r2
 80019a0:	d009      	beq.n	80019b6 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	2203      	movs	r2, #3
 80019aa:	4013      	ands	r3, r2
 80019ac:	d003      	beq.n	80019b6 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	0018      	movs	r0, r3
 80019b2:	f000 f8e3 	bl	8001b7c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80019b6:	6a3a      	ldr	r2, [r7, #32]
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	029b      	lsls	r3, r3, #10
 80019bc:	4013      	ands	r3, r2
 80019be:	d00b      	beq.n	80019d8 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	2210      	movs	r2, #16
 80019c4:	4013      	ands	r3, r2
 80019c6:	d007      	beq.n	80019d8 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2210      	movs	r2, #16
 80019ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f000 f8e2 	bl	8001b9c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80019d8:	6a3a      	ldr	r2, [r7, #32]
 80019da:	2380      	movs	r3, #128	; 0x80
 80019dc:	025b      	lsls	r3, r3, #9
 80019de:	4013      	ands	r3, r2
 80019e0:	d00b      	beq.n	80019fa <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	2208      	movs	r2, #8
 80019e6:	4013      	ands	r3, r2
 80019e8:	d007      	beq.n	80019fa <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2208      	movs	r2, #8
 80019f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	0018      	movs	r0, r3
 80019f6:	f000 f8d9 	bl	8001bac <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019fa:	6a3a      	ldr	r2, [r7, #32]
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	4013      	ands	r3, r2
 8001a02:	d100      	bne.n	8001a06 <HAL_CAN_IRQHandler+0x25c>
 8001a04:	e071      	b.n	8001aea <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	2204      	movs	r2, #4
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d100      	bne.n	8001a10 <HAL_CAN_IRQHandler+0x266>
 8001a0e:	e068      	b.n	8001ae2 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a10:	6a3a      	ldr	r2, [r7, #32]
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4013      	ands	r3, r2
 8001a18:	d007      	beq.n	8001a2a <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a20:	d003      	beq.n	8001a2a <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a24:	2201      	movs	r2, #1
 8001a26:	4313      	orrs	r3, r2
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a2a:	6a3a      	ldr	r2, [r7, #32]
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4013      	ands	r3, r2
 8001a32:	d007      	beq.n	8001a44 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2202      	movs	r2, #2
 8001a38:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a3a:	d003      	beq.n	8001a44 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	2202      	movs	r2, #2
 8001a40:	4313      	orrs	r3, r2
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a44:	6a3a      	ldr	r2, [r7, #32]
 8001a46:	2380      	movs	r3, #128	; 0x80
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d007      	beq.n	8001a5e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2204      	movs	r2, #4
 8001a52:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a54:	d003      	beq.n	8001a5e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	2204      	movs	r2, #4
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a5e:	6a3a      	ldr	r2, [r7, #32]
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	011b      	lsls	r3, r3, #4
 8001a64:	4013      	ands	r3, r2
 8001a66:	d03c      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2270      	movs	r2, #112	; 0x70
 8001a6c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a6e:	d038      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2270      	movs	r2, #112	; 0x70
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b30      	cmp	r3, #48	; 0x30
 8001a78:	d016      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x2fe>
 8001a7a:	d804      	bhi.n	8001a86 <HAL_CAN_IRQHandler+0x2dc>
 8001a7c:	2b10      	cmp	r3, #16
 8001a7e:	d009      	beq.n	8001a94 <HAL_CAN_IRQHandler+0x2ea>
 8001a80:	2b20      	cmp	r3, #32
 8001a82:	d00c      	beq.n	8001a9e <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a84:	e025      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 8001a86:	2b50      	cmp	r3, #80	; 0x50
 8001a88:	d018      	beq.n	8001abc <HAL_CAN_IRQHandler+0x312>
 8001a8a:	2b60      	cmp	r3, #96	; 0x60
 8001a8c:	d01b      	beq.n	8001ac6 <HAL_CAN_IRQHandler+0x31c>
 8001a8e:	2b40      	cmp	r3, #64	; 0x40
 8001a90:	d00f      	beq.n	8001ab2 <HAL_CAN_IRQHandler+0x308>
            break;
 8001a92:	e01e      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a96:	2208      	movs	r2, #8
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001a9c:	e019      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	2210      	movs	r2, #16
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aa6:	e014      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aaa:	2220      	movs	r2, #32
 8001aac:	4313      	orrs	r3, r2
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ab0:	e00f      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	2240      	movs	r2, #64	; 0x40
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aba:	e00a      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	2280      	movs	r2, #128	; 0x80
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ac4:	e005      	b.n	8001ad2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	0052      	lsls	r2, r2, #1
 8001acc:	4313      	orrs	r3, r2
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ad0:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	699a      	ldr	r2, [r3, #24]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2170      	movs	r1, #112	; 0x70
 8001ade:	438a      	bics	r2, r1
 8001ae0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d009      	beq.n	8001b04 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	0018      	movs	r0, r3
 8001b00:	f000 f85c 	bl	8001bbc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001b04:	46c0      	nop			; (mov r8, r8)
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b00a      	add	sp, #40	; 0x28
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001b14:	46c0      	nop			; (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b002      	add	sp, #8
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b44:	46c0      	nop			; (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b64:	46c0      	nop			; (mov r8, r8)
 8001b66:	46bd      	mov	sp, r7
 8001b68:	b002      	add	sp, #8
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b74:	46c0      	nop			; (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001b84:	46c0      	nop			; (mov r8, r8)
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b002      	add	sp, #8
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b002      	add	sp, #8
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b002      	add	sp, #8
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001bb4:	46c0      	nop			; (mov r8, r8)
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b002      	add	sp, #8
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	0002      	movs	r2, r0
 8001bd4:	1dfb      	adds	r3, r7, #7
 8001bd6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001bd8:	1dfb      	adds	r3, r7, #7
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b7f      	cmp	r3, #127	; 0x7f
 8001bde:	d809      	bhi.n	8001bf4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001be0:	1dfb      	adds	r3, r7, #7
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	001a      	movs	r2, r3
 8001be6:	231f      	movs	r3, #31
 8001be8:	401a      	ands	r2, r3
 8001bea:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <__NVIC_EnableIRQ+0x30>)
 8001bec:	2101      	movs	r1, #1
 8001bee:	4091      	lsls	r1, r2
 8001bf0:	000a      	movs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
  }
}
 8001bf4:	46c0      	nop			; (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b002      	add	sp, #8
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	e000e100 	.word	0xe000e100

08001c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	0002      	movs	r2, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	1dfb      	adds	r3, r7, #7
 8001c0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	1dfb      	adds	r3, r7, #7
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b7f      	cmp	r3, #127	; 0x7f
 8001c14:	d828      	bhi.n	8001c68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c16:	4a2f      	ldr	r2, [pc, #188]	; (8001cd4 <__NVIC_SetPriority+0xd4>)
 8001c18:	1dfb      	adds	r3, r7, #7
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	b25b      	sxtb	r3, r3
 8001c1e:	089b      	lsrs	r3, r3, #2
 8001c20:	33c0      	adds	r3, #192	; 0xc0
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	589b      	ldr	r3, [r3, r2]
 8001c26:	1dfa      	adds	r2, r7, #7
 8001c28:	7812      	ldrb	r2, [r2, #0]
 8001c2a:	0011      	movs	r1, r2
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	400a      	ands	r2, r1
 8001c30:	00d2      	lsls	r2, r2, #3
 8001c32:	21ff      	movs	r1, #255	; 0xff
 8001c34:	4091      	lsls	r1, r2
 8001c36:	000a      	movs	r2, r1
 8001c38:	43d2      	mvns	r2, r2
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	22ff      	movs	r2, #255	; 0xff
 8001c44:	401a      	ands	r2, r3
 8001c46:	1dfb      	adds	r3, r7, #7
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	4003      	ands	r3, r0
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c54:	481f      	ldr	r0, [pc, #124]	; (8001cd4 <__NVIC_SetPriority+0xd4>)
 8001c56:	1dfb      	adds	r3, r7, #7
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	33c0      	adds	r3, #192	; 0xc0
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c66:	e031      	b.n	8001ccc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c68:	4a1b      	ldr	r2, [pc, #108]	; (8001cd8 <__NVIC_SetPriority+0xd8>)
 8001c6a:	1dfb      	adds	r3, r7, #7
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	0019      	movs	r1, r3
 8001c70:	230f      	movs	r3, #15
 8001c72:	400b      	ands	r3, r1
 8001c74:	3b08      	subs	r3, #8
 8001c76:	089b      	lsrs	r3, r3, #2
 8001c78:	3306      	adds	r3, #6
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	18d3      	adds	r3, r2, r3
 8001c7e:	3304      	adds	r3, #4
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	1dfa      	adds	r2, r7, #7
 8001c84:	7812      	ldrb	r2, [r2, #0]
 8001c86:	0011      	movs	r1, r2
 8001c88:	2203      	movs	r2, #3
 8001c8a:	400a      	ands	r2, r1
 8001c8c:	00d2      	lsls	r2, r2, #3
 8001c8e:	21ff      	movs	r1, #255	; 0xff
 8001c90:	4091      	lsls	r1, r2
 8001c92:	000a      	movs	r2, r1
 8001c94:	43d2      	mvns	r2, r2
 8001c96:	401a      	ands	r2, r3
 8001c98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	019b      	lsls	r3, r3, #6
 8001c9e:	22ff      	movs	r2, #255	; 0xff
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	1dfb      	adds	r3, r7, #7
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	2303      	movs	r3, #3
 8001caa:	4003      	ands	r3, r0
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cb0:	4809      	ldr	r0, [pc, #36]	; (8001cd8 <__NVIC_SetPriority+0xd8>)
 8001cb2:	1dfb      	adds	r3, r7, #7
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	001c      	movs	r4, r3
 8001cb8:	230f      	movs	r3, #15
 8001cba:	4023      	ands	r3, r4
 8001cbc:	3b08      	subs	r3, #8
 8001cbe:	089b      	lsrs	r3, r3, #2
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	3306      	adds	r3, #6
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	18c3      	adds	r3, r0, r3
 8001cc8:	3304      	adds	r3, #4
 8001cca:	601a      	str	r2, [r3, #0]
}
 8001ccc:	46c0      	nop			; (mov r8, r8)
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	b003      	add	sp, #12
 8001cd2:	bd90      	pop	{r4, r7, pc}
 8001cd4:	e000e100 	.word	0xe000e100
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	4a0c      	ldr	r2, [pc, #48]	; (8001d1c <SysTick_Config+0x40>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e010      	b.n	8001d14 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <SysTick_Config+0x44>)
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	3a01      	subs	r2, #1
 8001cf8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	425b      	negs	r3, r3
 8001cfe:	2103      	movs	r1, #3
 8001d00:	0018      	movs	r0, r3
 8001d02:	f7ff ff7d 	bl	8001c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <SysTick_Config+0x44>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <SysTick_Config+0x44>)
 8001d0e:	2207      	movs	r2, #7
 8001d10:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	0018      	movs	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b002      	add	sp, #8
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	00ffffff 	.word	0x00ffffff
 8001d20:	e000e010 	.word	0xe000e010

08001d24 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
 8001d2e:	210f      	movs	r1, #15
 8001d30:	187b      	adds	r3, r7, r1
 8001d32:	1c02      	adds	r2, r0, #0
 8001d34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	187b      	adds	r3, r7, r1
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	b25b      	sxtb	r3, r3
 8001d3e:	0011      	movs	r1, r2
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7ff ff5d 	bl	8001c00 <__NVIC_SetPriority>
}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	b004      	add	sp, #16
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	0002      	movs	r2, r0
 8001d56:	1dfb      	adds	r3, r7, #7
 8001d58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d5a:	1dfb      	adds	r3, r7, #7
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	b25b      	sxtb	r3, r3
 8001d60:	0018      	movs	r0, r3
 8001d62:	f7ff ff33 	bl	8001bcc <__NVIC_EnableIRQ>
}
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	b002      	add	sp, #8
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f7ff ffaf 	bl	8001cdc <SysTick_Config>
 8001d7e:	0003      	movs	r3, r0
}
 8001d80:	0018      	movs	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b002      	add	sp, #8
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e036      	b.n	8001e0c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2221      	movs	r2, #33	; 0x21
 8001da2:	2102      	movs	r1, #2
 8001da4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	4a18      	ldr	r2, [pc, #96]	; (8001e14 <HAL_DMA_Init+0x8c>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	0018      	movs	r0, r3
 8001df0:	f000 f98c 	bl	800210c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2221      	movs	r2, #33	; 0x21
 8001dfe:	2101      	movs	r1, #1
 8001e00:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2220      	movs	r2, #32
 8001e06:	2100      	movs	r1, #0
 8001e08:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}  
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b004      	add	sp, #16
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	ffffc00f 	.word	0xffffc00f

08001e18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
 8001e24:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001e26:	2317      	movs	r3, #23
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2220      	movs	r2, #32
 8001e32:	5c9b      	ldrb	r3, [r3, r2]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_DMA_Start_IT+0x24>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e04f      	b.n	8001edc <HAL_DMA_Start_IT+0xc4>
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	2101      	movs	r1, #1
 8001e42:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2221      	movs	r2, #33	; 0x21
 8001e48:	5c9b      	ldrb	r3, [r3, r2]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d13a      	bne.n	8001ec6 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2221      	movs	r2, #33	; 0x21
 8001e54:	2102      	movs	r1, #2
 8001e56:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	438a      	bics	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	68b9      	ldr	r1, [r7, #8]
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f000 f91d 	bl	80020b4 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d008      	beq.n	8001e94 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	210e      	movs	r1, #14
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	e00f      	b.n	8001eb4 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	210a      	movs	r1, #10
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2104      	movs	r1, #4
 8001eb0:	438a      	bics	r2, r1
 8001eb2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	e007      	b.n	8001ed6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	2100      	movs	r1, #0
 8001ecc:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001ece:	2317      	movs	r3, #23
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2202      	movs	r2, #2
 8001ed4:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001ed6:	2317      	movs	r3, #23
 8001ed8:	18fb      	adds	r3, r7, r3
 8001eda:	781b      	ldrb	r3, [r3, #0]
} 
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b006      	add	sp, #24
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eec:	230f      	movs	r3, #15
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2221      	movs	r2, #33	; 0x21
 8001ef8:	5c9b      	ldrb	r3, [r3, r2]
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d007      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2204      	movs	r2, #4
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f06:	230f      	movs	r3, #15
 8001f08:	18fb      	adds	r3, r7, r3
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	701a      	strb	r2, [r3, #0]
 8001f0e:	e028      	b.n	8001f62 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	210e      	movs	r1, #14
 8001f1c:	438a      	bics	r2, r1
 8001f1e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	438a      	bics	r2, r1
 8001f2e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f38:	2101      	movs	r1, #1
 8001f3a:	4091      	lsls	r1, r2
 8001f3c:	000a      	movs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2221      	movs	r2, #33	; 0x21
 8001f44:	2101      	movs	r1, #1
 8001f46:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2220      	movs	r2, #32
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d004      	beq.n	8001f62 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	0010      	movs	r0, r2
 8001f60:	4798      	blx	r3
    } 
  }
  return status;
 8001f62:	230f      	movs	r3, #15
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	781b      	ldrb	r3, [r3, #0]
}
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b004      	add	sp, #16
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	409a      	lsls	r2, r3
 8001f90:	0013      	movs	r3, r2
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	4013      	ands	r3, r2
 8001f96:	d024      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x72>
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	2204      	movs	r2, #4
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d020      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d107      	bne.n	8001fbc <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	438a      	bics	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc4:	2104      	movs	r1, #4
 8001fc6:	4091      	lsls	r1, r2
 8001fc8:	000a      	movs	r2, r1
 8001fca:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d100      	bne.n	8001fd6 <HAL_DMA_IRQHandler+0x66>
 8001fd4:	e06a      	b.n	80020ac <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	0010      	movs	r0, r2
 8001fde:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001fe0:	e064      	b.n	80020ac <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	409a      	lsls	r2, r3
 8001fea:	0013      	movs	r3, r2
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d02b      	beq.n	800204a <HAL_DMA_IRQHandler+0xda>
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d027      	beq.n	800204a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2220      	movs	r2, #32
 8002002:	4013      	ands	r3, r2
 8002004:	d10b      	bne.n	800201e <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	210a      	movs	r1, #10
 8002012:	438a      	bics	r2, r1
 8002014:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2221      	movs	r2, #33	; 0x21
 800201a:	2101      	movs	r1, #1
 800201c:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002026:	2102      	movs	r1, #2
 8002028:	4091      	lsls	r1, r2
 800202a:	000a      	movs	r2, r1
 800202c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2220      	movs	r2, #32
 8002032:	2100      	movs	r1, #0
 8002034:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203a:	2b00      	cmp	r3, #0
 800203c:	d036      	beq.n	80020ac <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	0010      	movs	r0, r2
 8002046:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002048:	e030      	b.n	80020ac <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	2208      	movs	r2, #8
 8002050:	409a      	lsls	r2, r3
 8002052:	0013      	movs	r3, r2
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	4013      	ands	r3, r2
 8002058:	d028      	beq.n	80020ac <HAL_DMA_IRQHandler+0x13c>
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	2208      	movs	r2, #8
 800205e:	4013      	ands	r3, r2
 8002060:	d024      	beq.n	80020ac <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	210e      	movs	r1, #14
 800206e:	438a      	bics	r2, r1
 8002070:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207a:	2101      	movs	r1, #1
 800207c:	4091      	lsls	r1, r2
 800207e:	000a      	movs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2221      	movs	r2, #33	; 0x21
 800208c:	2101      	movs	r1, #1
 800208e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2220      	movs	r2, #32
 8002094:	2100      	movs	r1, #0
 8002096:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209c:	2b00      	cmp	r3, #0
 800209e:	d005      	beq.n	80020ac <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	0010      	movs	r0, r2
 80020a8:	4798      	blx	r3
    }
   }
}  
 80020aa:	e7ff      	b.n	80020ac <HAL_DMA_IRQHandler+0x13c>
 80020ac:	46c0      	nop			; (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b004      	add	sp, #16
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ca:	2101      	movs	r1, #1
 80020cc:	4091      	lsls	r1, r2
 80020ce:	000a      	movs	r2, r1
 80020d0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b10      	cmp	r3, #16
 80020e0:	d108      	bne.n	80020f4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020f2:	e007      	b.n	8002104 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68ba      	ldr	r2, [r7, #8]
 80020fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	60da      	str	r2, [r3, #12]
}
 8002104:	46c0      	nop			; (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b004      	add	sp, #16
 800210a:	bd80      	pop	{r7, pc}

0800210c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a08      	ldr	r2, [pc, #32]	; (800213c <DMA_CalcBaseAndBitshift+0x30>)
 800211a:	4694      	mov	ip, r2
 800211c:	4463      	add	r3, ip
 800211e:	2114      	movs	r1, #20
 8002120:	0018      	movs	r0, r3
 8002122:	f7fd fff1 	bl	8000108 <__udivsi3>
 8002126:	0003      	movs	r3, r0
 8002128:	009a      	lsls	r2, r3, #2
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a03      	ldr	r2, [pc, #12]	; (8002140 <DMA_CalcBaseAndBitshift+0x34>)
 8002132:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002134:	46c0      	nop			; (mov r8, r8)
 8002136:	46bd      	mov	sp, r7
 8002138:	b002      	add	sp, #8
 800213a:	bd80      	pop	{r7, pc}
 800213c:	bffdfff8 	.word	0xbffdfff8
 8002140:	40020000 	.word	0x40020000

08002144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002152:	e155      	b.n	8002400 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2101      	movs	r1, #1
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4091      	lsls	r1, r2
 800215e:	000a      	movs	r2, r1
 8002160:	4013      	ands	r3, r2
 8002162:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d100      	bne.n	800216c <HAL_GPIO_Init+0x28>
 800216a:	e146      	b.n	80023fa <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b02      	cmp	r3, #2
 8002172:	d003      	beq.n	800217c <HAL_GPIO_Init+0x38>
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b12      	cmp	r3, #18
 800217a:	d123      	bne.n	80021c4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	08da      	lsrs	r2, r3, #3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3208      	adds	r2, #8
 8002184:	0092      	lsls	r2, r2, #2
 8002186:	58d3      	ldr	r3, [r2, r3]
 8002188:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	2207      	movs	r2, #7
 800218e:	4013      	ands	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	220f      	movs	r2, #15
 8002194:	409a      	lsls	r2, r3
 8002196:	0013      	movs	r3, r2
 8002198:	43da      	mvns	r2, r3
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4013      	ands	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	2107      	movs	r1, #7
 80021a8:	400b      	ands	r3, r1
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	409a      	lsls	r2, r3
 80021ae:	0013      	movs	r3, r2
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	08da      	lsrs	r2, r3, #3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3208      	adds	r2, #8
 80021be:	0092      	lsls	r2, r2, #2
 80021c0:	6939      	ldr	r1, [r7, #16]
 80021c2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	409a      	lsls	r2, r3
 80021d2:	0013      	movs	r3, r2
 80021d4:	43da      	mvns	r2, r3
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2203      	movs	r2, #3
 80021e2:	401a      	ands	r2, r3
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	409a      	lsls	r2, r3
 80021ea:	0013      	movs	r3, r2
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d00b      	beq.n	8002218 <HAL_GPIO_Init+0xd4>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d007      	beq.n	8002218 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800220c:	2b11      	cmp	r3, #17
 800220e:	d003      	beq.n	8002218 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b12      	cmp	r3, #18
 8002216:	d130      	bne.n	800227a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	2203      	movs	r2, #3
 8002224:	409a      	lsls	r2, r3
 8002226:	0013      	movs	r3, r2
 8002228:	43da      	mvns	r2, r3
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	409a      	lsls	r2, r3
 800223a:	0013      	movs	r3, r2
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4313      	orrs	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800224e:	2201      	movs	r2, #1
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	409a      	lsls	r2, r3
 8002254:	0013      	movs	r3, r2
 8002256:	43da      	mvns	r2, r3
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	4013      	ands	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	091b      	lsrs	r3, r3, #4
 8002264:	2201      	movs	r2, #1
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	409a      	lsls	r2, r3
 800226c:	0013      	movs	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	4313      	orrs	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	2203      	movs	r2, #3
 8002286:	409a      	lsls	r2, r3
 8002288:	0013      	movs	r3, r2
 800228a:	43da      	mvns	r2, r3
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	055b      	lsls	r3, r3, #21
 80022b2:	4013      	ands	r3, r2
 80022b4:	d100      	bne.n	80022b8 <HAL_GPIO_Init+0x174>
 80022b6:	e0a0      	b.n	80023fa <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b8:	4b57      	ldr	r3, [pc, #348]	; (8002418 <HAL_GPIO_Init+0x2d4>)
 80022ba:	699a      	ldr	r2, [r3, #24]
 80022bc:	4b56      	ldr	r3, [pc, #344]	; (8002418 <HAL_GPIO_Init+0x2d4>)
 80022be:	2101      	movs	r1, #1
 80022c0:	430a      	orrs	r2, r1
 80022c2:	619a      	str	r2, [r3, #24]
 80022c4:	4b54      	ldr	r3, [pc, #336]	; (8002418 <HAL_GPIO_Init+0x2d4>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2201      	movs	r2, #1
 80022ca:	4013      	ands	r3, r2
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022d0:	4a52      	ldr	r2, [pc, #328]	; (800241c <HAL_GPIO_Init+0x2d8>)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	089b      	lsrs	r3, r3, #2
 80022d6:	3302      	adds	r3, #2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	589b      	ldr	r3, [r3, r2]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2203      	movs	r2, #3
 80022e2:	4013      	ands	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	220f      	movs	r2, #15
 80022e8:	409a      	lsls	r2, r3
 80022ea:	0013      	movs	r3, r2
 80022ec:	43da      	mvns	r2, r3
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	2390      	movs	r3, #144	; 0x90
 80022f8:	05db      	lsls	r3, r3, #23
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d019      	beq.n	8002332 <HAL_GPIO_Init+0x1ee>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a47      	ldr	r2, [pc, #284]	; (8002420 <HAL_GPIO_Init+0x2dc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d013      	beq.n	800232e <HAL_GPIO_Init+0x1ea>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a46      	ldr	r2, [pc, #280]	; (8002424 <HAL_GPIO_Init+0x2e0>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00d      	beq.n	800232a <HAL_GPIO_Init+0x1e6>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a45      	ldr	r2, [pc, #276]	; (8002428 <HAL_GPIO_Init+0x2e4>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <HAL_GPIO_Init+0x1e2>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a44      	ldr	r2, [pc, #272]	; (800242c <HAL_GPIO_Init+0x2e8>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d101      	bne.n	8002322 <HAL_GPIO_Init+0x1de>
 800231e:	2304      	movs	r3, #4
 8002320:	e008      	b.n	8002334 <HAL_GPIO_Init+0x1f0>
 8002322:	2305      	movs	r3, #5
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x1f0>
 8002326:	2303      	movs	r3, #3
 8002328:	e004      	b.n	8002334 <HAL_GPIO_Init+0x1f0>
 800232a:	2302      	movs	r3, #2
 800232c:	e002      	b.n	8002334 <HAL_GPIO_Init+0x1f0>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_GPIO_Init+0x1f0>
 8002332:	2300      	movs	r3, #0
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	2103      	movs	r1, #3
 8002338:	400a      	ands	r2, r1
 800233a:	0092      	lsls	r2, r2, #2
 800233c:	4093      	lsls	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002344:	4935      	ldr	r1, [pc, #212]	; (800241c <HAL_GPIO_Init+0x2d8>)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	3302      	adds	r3, #2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002352:	4b37      	ldr	r3, [pc, #220]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	43da      	mvns	r2, r3
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	025b      	lsls	r3, r3, #9
 800236a:	4013      	ands	r3, r2
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002376:	4b2e      	ldr	r3, [pc, #184]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800237c:	4b2c      	ldr	r3, [pc, #176]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	43da      	mvns	r2, r3
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4013      	ands	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	2380      	movs	r3, #128	; 0x80
 8002392:	029b      	lsls	r3, r3, #10
 8002394:	4013      	ands	r3, r2
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023a0:	4b23      	ldr	r3, [pc, #140]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023a6:	4b22      	ldr	r3, [pc, #136]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	43da      	mvns	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4013      	ands	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	2380      	movs	r3, #128	; 0x80
 80023bc:	035b      	lsls	r3, r3, #13
 80023be:	4013      	ands	r3, r2
 80023c0:	d003      	beq.n	80023ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023ca:	4b19      	ldr	r3, [pc, #100]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80023d0:	4b17      	ldr	r3, [pc, #92]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	43da      	mvns	r2, r3
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	4013      	ands	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	039b      	lsls	r3, r3, #14
 80023e8:	4013      	ands	r3, r2
 80023ea:	d003      	beq.n	80023f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <HAL_GPIO_Init+0x2ec>)
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	3301      	adds	r3, #1
 80023fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	40da      	lsrs	r2, r3
 8002408:	1e13      	subs	r3, r2, #0
 800240a:	d000      	beq.n	800240e <HAL_GPIO_Init+0x2ca>
 800240c:	e6a2      	b.n	8002154 <HAL_GPIO_Init+0x10>
  } 
}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	46bd      	mov	sp, r7
 8002412:	b006      	add	sp, #24
 8002414:	bd80      	pop	{r7, pc}
 8002416:	46c0      	nop			; (mov r8, r8)
 8002418:	40021000 	.word	0x40021000
 800241c:	40010000 	.word	0x40010000
 8002420:	48000400 	.word	0x48000400
 8002424:	48000800 	.word	0x48000800
 8002428:	48000c00 	.word	0x48000c00
 800242c:	48001000 	.word	0x48001000
 8002430:	40010400 	.word	0x40010400

08002434 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	000a      	movs	r2, r1
 800243e:	1cbb      	adds	r3, r7, #2
 8002440:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	1cba      	adds	r2, r7, #2
 8002448:	8812      	ldrh	r2, [r2, #0]
 800244a:	4013      	ands	r3, r2
 800244c:	d004      	beq.n	8002458 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800244e:	230f      	movs	r3, #15
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	2201      	movs	r2, #1
 8002454:	701a      	strb	r2, [r3, #0]
 8002456:	e003      	b.n	8002460 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002458:	230f      	movs	r3, #15
 800245a:	18fb      	adds	r3, r7, r3
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002460:	230f      	movs	r3, #15
 8002462:	18fb      	adds	r3, r7, r3
 8002464:	781b      	ldrb	r3, [r3, #0]
  }
 8002466:	0018      	movs	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	b004      	add	sp, #16
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	0008      	movs	r0, r1
 8002478:	0011      	movs	r1, r2
 800247a:	1cbb      	adds	r3, r7, #2
 800247c:	1c02      	adds	r2, r0, #0
 800247e:	801a      	strh	r2, [r3, #0]
 8002480:	1c7b      	adds	r3, r7, #1
 8002482:	1c0a      	adds	r2, r1, #0
 8002484:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002486:	1c7b      	adds	r3, r7, #1
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d004      	beq.n	8002498 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800248e:	1cbb      	adds	r3, r7, #2
 8002490:	881a      	ldrh	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002496:	e003      	b.n	80024a0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002498:	1cbb      	adds	r3, r7, #2
 800249a:	881a      	ldrh	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024a0:	46c0      	nop			; (mov r8, r8)
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b002      	add	sp, #8
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	000a      	movs	r2, r1
 80024b2:	1cbb      	adds	r3, r7, #2
 80024b4:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	1cba      	adds	r2, r7, #2
 80024bc:	8812      	ldrh	r2, [r2, #0]
 80024be:	4013      	ands	r3, r2
 80024c0:	d005      	beq.n	80024ce <HAL_GPIO_TogglePin+0x26>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024c2:	1cbb      	adds	r3, r7, #2
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	041a      	lsls	r2, r3, #16
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80024cc:	e003      	b.n	80024d6 <HAL_GPIO_TogglePin+0x2e>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ce:	1cbb      	adds	r3, r7, #2
 80024d0:	881a      	ldrh	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	619a      	str	r2, [r3, #24]
}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	46bd      	mov	sp, r7
 80024da:	b002      	add	sp, #8
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d102      	bne.n	80024f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	f000 fb76 	bl	8002be0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2201      	movs	r2, #1
 80024fa:	4013      	ands	r3, r2
 80024fc:	d100      	bne.n	8002500 <HAL_RCC_OscConfig+0x20>
 80024fe:	e08e      	b.n	800261e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002500:	4bc5      	ldr	r3, [pc, #788]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	220c      	movs	r2, #12
 8002506:	4013      	ands	r3, r2
 8002508:	2b04      	cmp	r3, #4
 800250a:	d00e      	beq.n	800252a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800250c:	4bc2      	ldr	r3, [pc, #776]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	220c      	movs	r2, #12
 8002512:	4013      	ands	r3, r2
 8002514:	2b08      	cmp	r3, #8
 8002516:	d117      	bne.n	8002548 <HAL_RCC_OscConfig+0x68>
 8002518:	4bbf      	ldr	r3, [pc, #764]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	23c0      	movs	r3, #192	; 0xc0
 800251e:	025b      	lsls	r3, r3, #9
 8002520:	401a      	ands	r2, r3
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	025b      	lsls	r3, r3, #9
 8002526:	429a      	cmp	r2, r3
 8002528:	d10e      	bne.n	8002548 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800252a:	4bbb      	ldr	r3, [pc, #748]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	2380      	movs	r3, #128	; 0x80
 8002530:	029b      	lsls	r3, r3, #10
 8002532:	4013      	ands	r3, r2
 8002534:	d100      	bne.n	8002538 <HAL_RCC_OscConfig+0x58>
 8002536:	e071      	b.n	800261c <HAL_RCC_OscConfig+0x13c>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d000      	beq.n	8002542 <HAL_RCC_OscConfig+0x62>
 8002540:	e06c      	b.n	800261c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	f000 fb4c 	bl	8002be0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d107      	bne.n	8002560 <HAL_RCC_OscConfig+0x80>
 8002550:	4bb1      	ldr	r3, [pc, #708]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4bb0      	ldr	r3, [pc, #704]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002556:	2180      	movs	r1, #128	; 0x80
 8002558:	0249      	lsls	r1, r1, #9
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e02f      	b.n	80025c0 <HAL_RCC_OscConfig+0xe0>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10c      	bne.n	8002582 <HAL_RCC_OscConfig+0xa2>
 8002568:	4bab      	ldr	r3, [pc, #684]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4baa      	ldr	r3, [pc, #680]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800256e:	49ab      	ldr	r1, [pc, #684]	; (800281c <HAL_RCC_OscConfig+0x33c>)
 8002570:	400a      	ands	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	4ba8      	ldr	r3, [pc, #672]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4ba7      	ldr	r3, [pc, #668]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800257a:	49a9      	ldr	r1, [pc, #676]	; (8002820 <HAL_RCC_OscConfig+0x340>)
 800257c:	400a      	ands	r2, r1
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	e01e      	b.n	80025c0 <HAL_RCC_OscConfig+0xe0>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b05      	cmp	r3, #5
 8002588:	d10e      	bne.n	80025a8 <HAL_RCC_OscConfig+0xc8>
 800258a:	4ba3      	ldr	r3, [pc, #652]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	4ba2      	ldr	r3, [pc, #648]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002590:	2180      	movs	r1, #128	; 0x80
 8002592:	02c9      	lsls	r1, r1, #11
 8002594:	430a      	orrs	r2, r1
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	4b9f      	ldr	r3, [pc, #636]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b9e      	ldr	r3, [pc, #632]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800259e:	2180      	movs	r1, #128	; 0x80
 80025a0:	0249      	lsls	r1, r1, #9
 80025a2:	430a      	orrs	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	e00b      	b.n	80025c0 <HAL_RCC_OscConfig+0xe0>
 80025a8:	4b9b      	ldr	r3, [pc, #620]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b9a      	ldr	r3, [pc, #616]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80025ae:	499b      	ldr	r1, [pc, #620]	; (800281c <HAL_RCC_OscConfig+0x33c>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	4b98      	ldr	r3, [pc, #608]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b97      	ldr	r3, [pc, #604]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80025ba:	4999      	ldr	r1, [pc, #612]	; (8002820 <HAL_RCC_OscConfig+0x340>)
 80025bc:	400a      	ands	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d014      	beq.n	80025f2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7fe fc8a 	bl	8000ee0 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025d2:	f7fe fc85 	bl	8000ee0 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b64      	cmp	r3, #100	; 0x64
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e2fd      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e4:	4b8c      	ldr	r3, [pc, #560]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	029b      	lsls	r3, r3, #10
 80025ec:	4013      	ands	r3, r2
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0xf2>
 80025f0:	e015      	b.n	800261e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7fe fc75 	bl	8000ee0 <HAL_GetTick>
 80025f6:	0003      	movs	r3, r0
 80025f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025fc:	f7fe fc70 	bl	8000ee0 <HAL_GetTick>
 8002600:	0002      	movs	r2, r0
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b64      	cmp	r3, #100	; 0x64
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e2e8      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260e:	4b82      	ldr	r3, [pc, #520]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	029b      	lsls	r3, r3, #10
 8002616:	4013      	ands	r3, r2
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x11c>
 800261a:	e000      	b.n	800261e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2202      	movs	r2, #2
 8002624:	4013      	ands	r3, r2
 8002626:	d100      	bne.n	800262a <HAL_RCC_OscConfig+0x14a>
 8002628:	e06c      	b.n	8002704 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800262a:	4b7b      	ldr	r3, [pc, #492]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	220c      	movs	r2, #12
 8002630:	4013      	ands	r3, r2
 8002632:	d00e      	beq.n	8002652 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002634:	4b78      	ldr	r3, [pc, #480]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	220c      	movs	r2, #12
 800263a:	4013      	ands	r3, r2
 800263c:	2b08      	cmp	r3, #8
 800263e:	d11f      	bne.n	8002680 <HAL_RCC_OscConfig+0x1a0>
 8002640:	4b75      	ldr	r3, [pc, #468]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	23c0      	movs	r3, #192	; 0xc0
 8002646:	025b      	lsls	r3, r3, #9
 8002648:	401a      	ands	r2, r3
 800264a:	2380      	movs	r3, #128	; 0x80
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	429a      	cmp	r2, r3
 8002650:	d116      	bne.n	8002680 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002652:	4b71      	ldr	r3, [pc, #452]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2202      	movs	r2, #2
 8002658:	4013      	ands	r3, r2
 800265a:	d005      	beq.n	8002668 <HAL_RCC_OscConfig+0x188>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d001      	beq.n	8002668 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e2bb      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002668:	4b6b      	ldr	r3, [pc, #428]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	22f8      	movs	r2, #248	; 0xf8
 800266e:	4393      	bics	r3, r2
 8002670:	0019      	movs	r1, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00da      	lsls	r2, r3, #3
 8002678:	4b67      	ldr	r3, [pc, #412]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800267a:	430a      	orrs	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267e:	e041      	b.n	8002704 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d024      	beq.n	80026d2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002688:	4b63      	ldr	r3, [pc, #396]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b62      	ldr	r3, [pc, #392]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800268e:	2101      	movs	r1, #1
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002694:	f7fe fc24 	bl	8000ee0 <HAL_GetTick>
 8002698:	0003      	movs	r3, r0
 800269a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800269e:	f7fe fc1f 	bl	8000ee0 <HAL_GetTick>
 80026a2:	0002      	movs	r2, r0
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e297      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b0:	4b59      	ldr	r3, [pc, #356]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2202      	movs	r2, #2
 80026b6:	4013      	ands	r3, r2
 80026b8:	d0f1      	beq.n	800269e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ba:	4b57      	ldr	r3, [pc, #348]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	22f8      	movs	r2, #248	; 0xf8
 80026c0:	4393      	bics	r3, r2
 80026c2:	0019      	movs	r1, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	00da      	lsls	r2, r3, #3
 80026ca:	4b53      	ldr	r3, [pc, #332]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026cc:	430a      	orrs	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	e018      	b.n	8002704 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d2:	4b51      	ldr	r3, [pc, #324]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	4b50      	ldr	r3, [pc, #320]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026d8:	2101      	movs	r1, #1
 80026da:	438a      	bics	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026de:	f7fe fbff 	bl	8000ee0 <HAL_GetTick>
 80026e2:	0003      	movs	r3, r0
 80026e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026e8:	f7fe fbfa 	bl	8000ee0 <HAL_GetTick>
 80026ec:	0002      	movs	r2, r0
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e272      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026fa:	4b47      	ldr	r3, [pc, #284]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2202      	movs	r2, #2
 8002700:	4013      	ands	r3, r2
 8002702:	d1f1      	bne.n	80026e8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	4013      	ands	r3, r2
 800270c:	d036      	beq.n	800277c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d019      	beq.n	800274a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002716:	4b40      	ldr	r3, [pc, #256]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002718:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800271a:	4b3f      	ldr	r3, [pc, #252]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800271c:	2101      	movs	r1, #1
 800271e:	430a      	orrs	r2, r1
 8002720:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002722:	f7fe fbdd 	bl	8000ee0 <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800272c:	f7fe fbd8 	bl	8000ee0 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e250      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800273e:	4b36      	ldr	r3, [pc, #216]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002742:	2202      	movs	r2, #2
 8002744:	4013      	ands	r3, r2
 8002746:	d0f1      	beq.n	800272c <HAL_RCC_OscConfig+0x24c>
 8002748:	e018      	b.n	800277c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800274a:	4b33      	ldr	r3, [pc, #204]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800274c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800274e:	4b32      	ldr	r3, [pc, #200]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002750:	2101      	movs	r1, #1
 8002752:	438a      	bics	r2, r1
 8002754:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002756:	f7fe fbc3 	bl	8000ee0 <HAL_GetTick>
 800275a:	0003      	movs	r3, r0
 800275c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002760:	f7fe fbbe 	bl	8000ee0 <HAL_GetTick>
 8002764:	0002      	movs	r2, r0
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e236      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002772:	4b29      	ldr	r3, [pc, #164]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	2202      	movs	r2, #2
 8002778:	4013      	ands	r3, r2
 800277a:	d1f1      	bne.n	8002760 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2204      	movs	r2, #4
 8002782:	4013      	ands	r3, r2
 8002784:	d100      	bne.n	8002788 <HAL_RCC_OscConfig+0x2a8>
 8002786:	e0b5      	b.n	80028f4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002788:	231f      	movs	r3, #31
 800278a:	18fb      	adds	r3, r7, r3
 800278c:	2200      	movs	r2, #0
 800278e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002790:	4b21      	ldr	r3, [pc, #132]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	2380      	movs	r3, #128	; 0x80
 8002796:	055b      	lsls	r3, r3, #21
 8002798:	4013      	ands	r3, r2
 800279a:	d111      	bne.n	80027c0 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	4b1e      	ldr	r3, [pc, #120]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800279e:	69da      	ldr	r2, [r3, #28]
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	0549      	lsls	r1, r1, #21
 80027a6:	430a      	orrs	r2, r1
 80027a8:	61da      	str	r2, [r3, #28]
 80027aa:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 80027ac:	69da      	ldr	r2, [r3, #28]
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	055b      	lsls	r3, r3, #21
 80027b2:	4013      	ands	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027b8:	231f      	movs	r3, #31
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	2201      	movs	r2, #1
 80027be:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c0:	4b18      	ldr	r3, [pc, #96]	; (8002824 <HAL_RCC_OscConfig+0x344>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	2380      	movs	r3, #128	; 0x80
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	4013      	ands	r3, r2
 80027ca:	d11a      	bne.n	8002802 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027cc:	4b15      	ldr	r3, [pc, #84]	; (8002824 <HAL_RCC_OscConfig+0x344>)
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <HAL_RCC_OscConfig+0x344>)
 80027d2:	2180      	movs	r1, #128	; 0x80
 80027d4:	0049      	lsls	r1, r1, #1
 80027d6:	430a      	orrs	r2, r1
 80027d8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027da:	f7fe fb81 	bl	8000ee0 <HAL_GetTick>
 80027de:	0003      	movs	r3, r0
 80027e0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e4:	f7fe fb7c 	bl	8000ee0 <HAL_GetTick>
 80027e8:	0002      	movs	r2, r0
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b64      	cmp	r3, #100	; 0x64
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e1f4      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f6:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <HAL_RCC_OscConfig+0x344>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4013      	ands	r3, r2
 8002800:	d0f0      	beq.n	80027e4 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d10e      	bne.n	8002828 <HAL_RCC_OscConfig+0x348>
 800280a:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 800280c:	6a1a      	ldr	r2, [r3, #32]
 800280e:	4b02      	ldr	r3, [pc, #8]	; (8002818 <HAL_RCC_OscConfig+0x338>)
 8002810:	2101      	movs	r1, #1
 8002812:	430a      	orrs	r2, r1
 8002814:	621a      	str	r2, [r3, #32]
 8002816:	e035      	b.n	8002884 <HAL_RCC_OscConfig+0x3a4>
 8002818:	40021000 	.word	0x40021000
 800281c:	fffeffff 	.word	0xfffeffff
 8002820:	fffbffff 	.word	0xfffbffff
 8002824:	40007000 	.word	0x40007000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10c      	bne.n	800284a <HAL_RCC_OscConfig+0x36a>
 8002830:	4bca      	ldr	r3, [pc, #808]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002832:	6a1a      	ldr	r2, [r3, #32]
 8002834:	4bc9      	ldr	r3, [pc, #804]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002836:	2101      	movs	r1, #1
 8002838:	438a      	bics	r2, r1
 800283a:	621a      	str	r2, [r3, #32]
 800283c:	4bc7      	ldr	r3, [pc, #796]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800283e:	6a1a      	ldr	r2, [r3, #32]
 8002840:	4bc6      	ldr	r3, [pc, #792]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002842:	2104      	movs	r1, #4
 8002844:	438a      	bics	r2, r1
 8002846:	621a      	str	r2, [r3, #32]
 8002848:	e01c      	b.n	8002884 <HAL_RCC_OscConfig+0x3a4>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2b05      	cmp	r3, #5
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0x38c>
 8002852:	4bc2      	ldr	r3, [pc, #776]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	4bc1      	ldr	r3, [pc, #772]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002858:	2104      	movs	r1, #4
 800285a:	430a      	orrs	r2, r1
 800285c:	621a      	str	r2, [r3, #32]
 800285e:	4bbf      	ldr	r3, [pc, #764]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002860:	6a1a      	ldr	r2, [r3, #32]
 8002862:	4bbe      	ldr	r3, [pc, #760]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002864:	2101      	movs	r1, #1
 8002866:	430a      	orrs	r2, r1
 8002868:	621a      	str	r2, [r3, #32]
 800286a:	e00b      	b.n	8002884 <HAL_RCC_OscConfig+0x3a4>
 800286c:	4bbb      	ldr	r3, [pc, #748]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800286e:	6a1a      	ldr	r2, [r3, #32]
 8002870:	4bba      	ldr	r3, [pc, #744]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002872:	2101      	movs	r1, #1
 8002874:	438a      	bics	r2, r1
 8002876:	621a      	str	r2, [r3, #32]
 8002878:	4bb8      	ldr	r3, [pc, #736]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800287a:	6a1a      	ldr	r2, [r3, #32]
 800287c:	4bb7      	ldr	r3, [pc, #732]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800287e:	2104      	movs	r1, #4
 8002880:	438a      	bics	r2, r1
 8002882:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d014      	beq.n	80028b6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7fe fb28 	bl	8000ee0 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002894:	e009      	b.n	80028aa <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002896:	f7fe fb23 	bl	8000ee0 <HAL_GetTick>
 800289a:	0002      	movs	r2, r0
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	4aaf      	ldr	r2, [pc, #700]	; (8002b60 <HAL_RCC_OscConfig+0x680>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e19a      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028aa:	4bac      	ldr	r3, [pc, #688]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	2202      	movs	r2, #2
 80028b0:	4013      	ands	r3, r2
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x3b6>
 80028b4:	e013      	b.n	80028de <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7fe fb13 	bl	8000ee0 <HAL_GetTick>
 80028ba:	0003      	movs	r3, r0
 80028bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028be:	e009      	b.n	80028d4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028c0:	f7fe fb0e 	bl	8000ee0 <HAL_GetTick>
 80028c4:	0002      	movs	r2, r0
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	4aa5      	ldr	r2, [pc, #660]	; (8002b60 <HAL_RCC_OscConfig+0x680>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e185      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028d4:	4ba1      	ldr	r3, [pc, #644]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	2202      	movs	r2, #2
 80028da:	4013      	ands	r3, r2
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028de:	231f      	movs	r3, #31
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e8:	4b9c      	ldr	r3, [pc, #624]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80028ea:	69da      	ldr	r2, [r3, #28]
 80028ec:	4b9b      	ldr	r3, [pc, #620]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80028ee:	499d      	ldr	r1, [pc, #628]	; (8002b64 <HAL_RCC_OscConfig+0x684>)
 80028f0:	400a      	ands	r2, r1
 80028f2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2210      	movs	r2, #16
 80028fa:	4013      	ands	r3, r2
 80028fc:	d063      	beq.n	80029c6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d12a      	bne.n	800295c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002906:	4b95      	ldr	r3, [pc, #596]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800290a:	4b94      	ldr	r3, [pc, #592]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800290c:	2104      	movs	r1, #4
 800290e:	430a      	orrs	r2, r1
 8002910:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002912:	4b92      	ldr	r3, [pc, #584]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002916:	4b91      	ldr	r3, [pc, #580]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002918:	2101      	movs	r1, #1
 800291a:	430a      	orrs	r2, r1
 800291c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800291e:	f7fe fadf 	bl	8000ee0 <HAL_GetTick>
 8002922:	0003      	movs	r3, r0
 8002924:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002928:	f7fe fada 	bl	8000ee0 <HAL_GetTick>
 800292c:	0002      	movs	r2, r0
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e152      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800293a:	4b88      	ldr	r3, [pc, #544]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800293c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800293e:	2202      	movs	r2, #2
 8002940:	4013      	ands	r3, r2
 8002942:	d0f1      	beq.n	8002928 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002944:	4b85      	ldr	r3, [pc, #532]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002948:	22f8      	movs	r2, #248	; 0xf8
 800294a:	4393      	bics	r3, r2
 800294c:	0019      	movs	r1, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	00da      	lsls	r2, r3, #3
 8002954:	4b81      	ldr	r3, [pc, #516]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002956:	430a      	orrs	r2, r1
 8002958:	635a      	str	r2, [r3, #52]	; 0x34
 800295a:	e034      	b.n	80029c6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	3305      	adds	r3, #5
 8002962:	d111      	bne.n	8002988 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002964:	4b7d      	ldr	r3, [pc, #500]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002966:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002968:	4b7c      	ldr	r3, [pc, #496]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800296a:	2104      	movs	r1, #4
 800296c:	438a      	bics	r2, r1
 800296e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002970:	4b7a      	ldr	r3, [pc, #488]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002974:	22f8      	movs	r2, #248	; 0xf8
 8002976:	4393      	bics	r3, r2
 8002978:	0019      	movs	r1, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	00da      	lsls	r2, r3, #3
 8002980:	4b76      	ldr	r3, [pc, #472]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002982:	430a      	orrs	r2, r1
 8002984:	635a      	str	r2, [r3, #52]	; 0x34
 8002986:	e01e      	b.n	80029c6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002988:	4b74      	ldr	r3, [pc, #464]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800298a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298c:	4b73      	ldr	r3, [pc, #460]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800298e:	2104      	movs	r1, #4
 8002990:	430a      	orrs	r2, r1
 8002992:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002994:	4b71      	ldr	r3, [pc, #452]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002998:	4b70      	ldr	r3, [pc, #448]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 800299a:	2101      	movs	r1, #1
 800299c:	438a      	bics	r2, r1
 800299e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a0:	f7fe fa9e 	bl	8000ee0 <HAL_GetTick>
 80029a4:	0003      	movs	r3, r0
 80029a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80029aa:	f7fe fa99 	bl	8000ee0 <HAL_GetTick>
 80029ae:	0002      	movs	r2, r0
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e111      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80029bc:	4b67      	ldr	r3, [pc, #412]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80029be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c0:	2202      	movs	r2, #2
 80029c2:	4013      	ands	r3, r2
 80029c4:	d1f1      	bne.n	80029aa <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2220      	movs	r2, #32
 80029cc:	4013      	ands	r3, r2
 80029ce:	d05c      	beq.n	8002a8a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029d0:	4b62      	ldr	r3, [pc, #392]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	220c      	movs	r2, #12
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b0c      	cmp	r3, #12
 80029da:	d00e      	beq.n	80029fa <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029dc:	4b5f      	ldr	r3, [pc, #380]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	220c      	movs	r2, #12
 80029e2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d114      	bne.n	8002a12 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029e8:	4b5c      	ldr	r3, [pc, #368]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	23c0      	movs	r3, #192	; 0xc0
 80029ee:	025b      	lsls	r3, r3, #9
 80029f0:	401a      	ands	r2, r3
 80029f2:	23c0      	movs	r3, #192	; 0xc0
 80029f4:	025b      	lsls	r3, r3, #9
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d10b      	bne.n	8002a12 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029fa:	4b58      	ldr	r3, [pc, #352]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 80029fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029fe:	2380      	movs	r3, #128	; 0x80
 8002a00:	025b      	lsls	r3, r3, #9
 8002a02:	4013      	ands	r3, r2
 8002a04:	d040      	beq.n	8002a88 <HAL_RCC_OscConfig+0x5a8>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d03c      	beq.n	8002a88 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e0e6      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d01b      	beq.n	8002a52 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002a1a:	4b50      	ldr	r3, [pc, #320]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a1e:	4b4f      	ldr	r3, [pc, #316]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	0249      	lsls	r1, r1, #9
 8002a24:	430a      	orrs	r2, r1
 8002a26:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a28:	f7fe fa5a 	bl	8000ee0 <HAL_GetTick>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a30:	e008      	b.n	8002a44 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a32:	f7fe fa55 	bl	8000ee0 <HAL_GetTick>
 8002a36:	0002      	movs	r2, r0
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e0cd      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a44:	4b45      	ldr	r3, [pc, #276]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a48:	2380      	movs	r3, #128	; 0x80
 8002a4a:	025b      	lsls	r3, r3, #9
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d0f0      	beq.n	8002a32 <HAL_RCC_OscConfig+0x552>
 8002a50:	e01b      	b.n	8002a8a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002a52:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a56:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a58:	4943      	ldr	r1, [pc, #268]	; (8002b68 <HAL_RCC_OscConfig+0x688>)
 8002a5a:	400a      	ands	r2, r1
 8002a5c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5e:	f7fe fa3f 	bl	8000ee0 <HAL_GetTick>
 8002a62:	0003      	movs	r3, r0
 8002a64:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a68:	f7fe fa3a 	bl	8000ee0 <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e0b2      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a7a:	4b38      	ldr	r3, [pc, #224]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	025b      	lsls	r3, r3, #9
 8002a82:	4013      	ands	r3, r2
 8002a84:	d1f0      	bne.n	8002a68 <HAL_RCC_OscConfig+0x588>
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002a88:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d100      	bne.n	8002a94 <HAL_RCC_OscConfig+0x5b4>
 8002a92:	e0a4      	b.n	8002bde <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a94:	4b31      	ldr	r3, [pc, #196]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	220c      	movs	r2, #12
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d100      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x5c2>
 8002aa0:	e078      	b.n	8002b94 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d14c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aaa:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4b2b      	ldr	r3, [pc, #172]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002ab0:	492e      	ldr	r1, [pc, #184]	; (8002b6c <HAL_RCC_OscConfig+0x68c>)
 8002ab2:	400a      	ands	r2, r1
 8002ab4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab6:	f7fe fa13 	bl	8000ee0 <HAL_GetTick>
 8002aba:	0003      	movs	r3, r0
 8002abc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7fe fa0e 	bl	8000ee0 <HAL_GetTick>
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e086      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ad2:	4b22      	ldr	r3, [pc, #136]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	2380      	movs	r3, #128	; 0x80
 8002ad8:	049b      	lsls	r3, r3, #18
 8002ada:	4013      	ands	r3, r2
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ade:	4b1f      	ldr	r3, [pc, #124]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae2:	220f      	movs	r2, #15
 8002ae4:	4393      	bics	r3, r2
 8002ae6:	0019      	movs	r1, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aec:	4b1b      	ldr	r3, [pc, #108]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002aee:	430a      	orrs	r2, r1
 8002af0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002af2:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4a1e      	ldr	r2, [pc, #120]	; (8002b70 <HAL_RCC_OscConfig+0x690>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b04:	431a      	orrs	r2, r3
 8002b06:	4b15      	ldr	r3, [pc, #84]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b0c:	4b13      	ldr	r3, [pc, #76]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b12:	2180      	movs	r1, #128	; 0x80
 8002b14:	0449      	lsls	r1, r1, #17
 8002b16:	430a      	orrs	r2, r1
 8002b18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1a:	f7fe f9e1 	bl	8000ee0 <HAL_GetTick>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b24:	f7fe f9dc 	bl	8000ee0 <HAL_GetTick>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e054      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b36:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	049b      	lsls	r3, r3, #18
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d0f0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x644>
 8002b42:	e04c      	b.n	8002bde <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <HAL_RCC_OscConfig+0x67c>)
 8002b4a:	4908      	ldr	r1, [pc, #32]	; (8002b6c <HAL_RCC_OscConfig+0x68c>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7fe f9c6 	bl	8000ee0 <HAL_GetTick>
 8002b54:	0003      	movs	r3, r0
 8002b56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b58:	e015      	b.n	8002b86 <HAL_RCC_OscConfig+0x6a6>
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	00001388 	.word	0x00001388
 8002b64:	efffffff 	.word	0xefffffff
 8002b68:	fffeffff 	.word	0xfffeffff
 8002b6c:	feffffff 	.word	0xfeffffff
 8002b70:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b74:	f7fe f9b4 	bl	8000ee0 <HAL_GetTick>
 8002b78:	0002      	movs	r2, r0
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e02c      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b86:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <HAL_RCC_OscConfig+0x708>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	2380      	movs	r3, #128	; 0x80
 8002b8c:	049b      	lsls	r3, r3, #18
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d1f0      	bne.n	8002b74 <HAL_RCC_OscConfig+0x694>
 8002b92:	e024      	b.n	8002bde <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e01f      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002ba0:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <HAL_RCC_OscConfig+0x708>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002ba6:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_RCC_OscConfig+0x708>)
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	23c0      	movs	r3, #192	; 0xc0
 8002bb0:	025b      	lsls	r3, r3, #9
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d10e      	bne.n	8002bda <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	220f      	movs	r2, #15
 8002bc0:	401a      	ands	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	23f0      	movs	r3, #240	; 0xf0
 8002bce:	039b      	lsls	r3, r3, #14
 8002bd0:	401a      	ands	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b008      	add	sp, #32
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40021000 	.word	0x40021000

08002bec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e0bf      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c00:	4b61      	ldr	r3, [pc, #388]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d911      	bls.n	8002c32 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c0e:	4b5e      	ldr	r3, [pc, #376]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2201      	movs	r2, #1
 8002c14:	4393      	bics	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	4b5b      	ldr	r3, [pc, #364]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c20:	4b59      	ldr	r3, [pc, #356]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2201      	movs	r2, #1
 8002c26:	4013      	ands	r3, r2
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e0a6      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2202      	movs	r2, #2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d015      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2204      	movs	r2, #4
 8002c42:	4013      	ands	r3, r2
 8002c44:	d006      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c46:	4b51      	ldr	r3, [pc, #324]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	4b50      	ldr	r3, [pc, #320]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c4c:	21e0      	movs	r1, #224	; 0xe0
 8002c4e:	00c9      	lsls	r1, r1, #3
 8002c50:	430a      	orrs	r2, r1
 8002c52:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c54:	4b4d      	ldr	r3, [pc, #308]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	22f0      	movs	r2, #240	; 0xf0
 8002c5a:	4393      	bics	r3, r2
 8002c5c:	0019      	movs	r1, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	4b4a      	ldr	r3, [pc, #296]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c64:	430a      	orrs	r2, r1
 8002c66:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d04c      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d107      	bne.n	8002c8a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7a:	4b44      	ldr	r3, [pc, #272]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	029b      	lsls	r3, r3, #10
 8002c82:	4013      	ands	r3, r2
 8002c84:	d120      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e07a      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d107      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c92:	4b3e      	ldr	r3, [pc, #248]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2380      	movs	r3, #128	; 0x80
 8002c98:	049b      	lsls	r3, r3, #18
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d114      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e06e      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	d107      	bne.n	8002cba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002caa:	4b38      	ldr	r3, [pc, #224]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002cac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cae:	2380      	movs	r3, #128	; 0x80
 8002cb0:	025b      	lsls	r3, r3, #9
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e062      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cba:	4b34      	ldr	r3, [pc, #208]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e05b      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cc8:	4b30      	ldr	r3, [pc, #192]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2203      	movs	r2, #3
 8002cce:	4393      	bics	r3, r2
 8002cd0:	0019      	movs	r1, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cdc:	f7fe f900 	bl	8000ee0 <HAL_GetTick>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce4:	e009      	b.n	8002cfa <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce6:	f7fe f8fb 	bl	8000ee0 <HAL_GetTick>
 8002cea:	0002      	movs	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	4a27      	ldr	r2, [pc, #156]	; (8002d90 <HAL_RCC_ClockConfig+0x1a4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e042      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfa:	4b24      	ldr	r3, [pc, #144]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	220c      	movs	r2, #12
 8002d00:	401a      	ands	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d1ec      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2201      	movs	r2, #1
 8002d12:	4013      	ands	r3, r2
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d211      	bcs.n	8002d3e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1a:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	4393      	bics	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2c:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <HAL_RCC_ClockConfig+0x19c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2201      	movs	r2, #1
 8002d32:	4013      	ands	r3, r2
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e020      	b.n	8002d80 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2204      	movs	r2, #4
 8002d44:	4013      	ands	r3, r2
 8002d46:	d009      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d48:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4a11      	ldr	r2, [pc, #68]	; (8002d94 <HAL_RCC_ClockConfig+0x1a8>)
 8002d4e:	4013      	ands	r3, r2
 8002d50:	0019      	movs	r1, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d5c:	f000 f820 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 8002d60:	0001      	movs	r1, r0
 8002d62:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <HAL_RCC_ClockConfig+0x1a0>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	091b      	lsrs	r3, r3, #4
 8002d68:	220f      	movs	r2, #15
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	4a0a      	ldr	r2, [pc, #40]	; (8002d98 <HAL_RCC_ClockConfig+0x1ac>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	000a      	movs	r2, r1
 8002d72:	40da      	lsrs	r2, r3
 8002d74:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <HAL_RCC_ClockConfig+0x1b0>)
 8002d76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d78:	2000      	movs	r0, #0
 8002d7a:	f7fe f87d 	bl	8000e78 <HAL_InitTick>
  
  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b004      	add	sp, #16
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40022000 	.word	0x40022000
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	00001388 	.word	0x00001388
 8002d94:	fffff8ff 	.word	0xfffff8ff
 8002d98:	0800b21c 	.word	0x0800b21c
 8002d9c:	20000000 	.word	0x20000000

08002da0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b08f      	sub	sp, #60	; 0x3c
 8002da4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002da6:	2314      	movs	r3, #20
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	4a37      	ldr	r2, [pc, #220]	; (8002e88 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002dac:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002dae:	c313      	stmia	r3!, {r0, r1, r4}
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002db4:	1d3b      	adds	r3, r7, #4
 8002db6:	4a35      	ldr	r2, [pc, #212]	; (8002e8c <HAL_RCC_GetSysClockFreq+0xec>)
 8002db8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002dba:	c313      	stmia	r3!, {r0, r1, r4}
 8002dbc:	6812      	ldr	r2, [r2, #0]
 8002dbe:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dc8:	2300      	movs	r3, #0
 8002dca:	637b      	str	r3, [r7, #52]	; 0x34
 8002dcc:	2300      	movs	r3, #0
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002dd4:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ddc:	220c      	movs	r2, #12
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d006      	beq.n	8002df2 <HAL_RCC_GetSysClockFreq+0x52>
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d043      	beq.n	8002e70 <HAL_RCC_GetSysClockFreq+0xd0>
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d144      	bne.n	8002e76 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dec:	4b29      	ldr	r3, [pc, #164]	; (8002e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002dee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002df0:	e044      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df4:	0c9b      	lsrs	r3, r3, #18
 8002df6:	220f      	movs	r2, #15
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2214      	movs	r2, #20
 8002dfc:	18ba      	adds	r2, r7, r2
 8002dfe:	5cd3      	ldrb	r3, [r2, r3]
 8002e00:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002e02:	4b23      	ldr	r3, [pc, #140]	; (8002e90 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	220f      	movs	r2, #15
 8002e08:	4013      	ands	r3, r2
 8002e0a:	1d3a      	adds	r2, r7, #4
 8002e0c:	5cd3      	ldrb	r3, [r2, r3]
 8002e0e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002e10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e12:	23c0      	movs	r3, #192	; 0xc0
 8002e14:	025b      	lsls	r3, r3, #9
 8002e16:	401a      	ands	r2, r3
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	025b      	lsls	r3, r3, #9
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d109      	bne.n	8002e34 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e22:	481c      	ldr	r0, [pc, #112]	; (8002e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e24:	f7fd f970 	bl	8000108 <__udivsi3>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	001a      	movs	r2, r3
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	4353      	muls	r3, r2
 8002e30:	637b      	str	r3, [r7, #52]	; 0x34
 8002e32:	e01a      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002e34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e36:	23c0      	movs	r3, #192	; 0xc0
 8002e38:	025b      	lsls	r3, r3, #9
 8002e3a:	401a      	ands	r2, r3
 8002e3c:	23c0      	movs	r3, #192	; 0xc0
 8002e3e:	025b      	lsls	r3, r3, #9
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d109      	bne.n	8002e58 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e46:	4814      	ldr	r0, [pc, #80]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e48:	f7fd f95e 	bl	8000108 <__udivsi3>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	001a      	movs	r2, r3
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	4353      	muls	r3, r2
 8002e54:	637b      	str	r3, [r7, #52]	; 0x34
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e5a:	4810      	ldr	r0, [pc, #64]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e5c:	f7fd f954 	bl	8000108 <__udivsi3>
 8002e60:	0003      	movs	r3, r0
 8002e62:	001a      	movs	r2, r3
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	4353      	muls	r3, r2
 8002e68:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e6c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e6e:	e005      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002e70:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e72:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e74:	e002      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e76:	4b09      	ldr	r3, [pc, #36]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e78:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e7a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002e7e:	0018      	movs	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b00f      	add	sp, #60	; 0x3c
 8002e84:	bd90      	pop	{r4, r7, pc}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	0800b044 	.word	0x0800b044
 8002e8c:	0800b054 	.word	0x0800b054
 8002e90:	40021000 	.word	0x40021000
 8002e94:	00f42400 	.word	0x00f42400
 8002e98:	02dc6c00 	.word	0x02dc6c00
 8002e9c:	007a1200 	.word	0x007a1200

08002ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea4:	4b02      	ldr	r3, [pc, #8]	; (8002eb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
}
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	20000000 	.word	0x20000000

08002eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002eb8:	f7ff fff2 	bl	8002ea0 <HAL_RCC_GetHCLKFreq>
 8002ebc:	0001      	movs	r1, r0
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	0a1b      	lsrs	r3, r3, #8
 8002ec4:	2207      	movs	r2, #7
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	4a04      	ldr	r2, [pc, #16]	; (8002edc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eca:	5cd3      	ldrb	r3, [r2, r3]
 8002ecc:	40d9      	lsrs	r1, r3
 8002ece:	000b      	movs	r3, r1
}    
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	0800b22c 	.word	0x0800b22c

08002ee0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	; 0x80
 8002ef6:	025b      	lsls	r3, r3, #9
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d100      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002efc:	e08f      	b.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002efe:	2317      	movs	r3, #23
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	2200      	movs	r2, #0
 8002f04:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f06:	4b6f      	ldr	r3, [pc, #444]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f08:	69da      	ldr	r2, [r3, #28]
 8002f0a:	2380      	movs	r3, #128	; 0x80
 8002f0c:	055b      	lsls	r3, r3, #21
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d111      	bne.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f12:	4b6c      	ldr	r3, [pc, #432]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f14:	69da      	ldr	r2, [r3, #28]
 8002f16:	4b6b      	ldr	r3, [pc, #428]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f18:	2180      	movs	r1, #128	; 0x80
 8002f1a:	0549      	lsls	r1, r1, #21
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	61da      	str	r2, [r3, #28]
 8002f20:	4b68      	ldr	r3, [pc, #416]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f22:	69da      	ldr	r2, [r3, #28]
 8002f24:	2380      	movs	r3, #128	; 0x80
 8002f26:	055b      	lsls	r3, r3, #21
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60bb      	str	r3, [r7, #8]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f2e:	2317      	movs	r3, #23
 8002f30:	18fb      	adds	r3, r7, r3
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f36:	4b64      	ldr	r3, [pc, #400]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	2380      	movs	r3, #128	; 0x80
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d11a      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f42:	4b61      	ldr	r3, [pc, #388]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	4b60      	ldr	r3, [pc, #384]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f48:	2180      	movs	r1, #128	; 0x80
 8002f4a:	0049      	lsls	r1, r1, #1
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f50:	f7fd ffc6 	bl	8000ee0 <HAL_GetTick>
 8002f54:	0003      	movs	r3, r0
 8002f56:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	e008      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f5a:	f7fd ffc1 	bl	8000ee0 <HAL_GetTick>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b64      	cmp	r3, #100	; 0x64
 8002f66:	d901      	bls.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e0a6      	b.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f6c:	4b56      	ldr	r3, [pc, #344]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	4013      	ands	r3, r2
 8002f76:	d0f0      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f78:	4b52      	ldr	r3, [pc, #328]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f7a:	6a1a      	ldr	r2, [r3, #32]
 8002f7c:	23c0      	movs	r3, #192	; 0xc0
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d034      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	23c0      	movs	r3, #192	; 0xc0
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4013      	ands	r3, r2
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d02c      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f9a:	4b4a      	ldr	r3, [pc, #296]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	4a4b      	ldr	r2, [pc, #300]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fa4:	4b47      	ldr	r3, [pc, #284]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002fa6:	6a1a      	ldr	r2, [r3, #32]
 8002fa8:	4b46      	ldr	r3, [pc, #280]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002faa:	2180      	movs	r1, #128	; 0x80
 8002fac:	0249      	lsls	r1, r1, #9
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fb2:	4b44      	ldr	r3, [pc, #272]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002fb4:	6a1a      	ldr	r2, [r3, #32]
 8002fb6:	4b43      	ldr	r3, [pc, #268]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002fb8:	4945      	ldr	r1, [pc, #276]	; (80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002fba:	400a      	ands	r2, r1
 8002fbc:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fbe:	4b41      	ldr	r3, [pc, #260]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d013      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fcc:	f7fd ff88 	bl	8000ee0 <HAL_GetTick>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd4:	e009      	b.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd6:	f7fd ff83 	bl	8000ee0 <HAL_GetTick>
 8002fda:	0002      	movs	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	4a3c      	ldr	r2, [pc, #240]	; (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e067      	b.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fea:	4b36      	ldr	r3, [pc, #216]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	2202      	movs	r2, #2
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d0f0      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ff4:	4b33      	ldr	r3, [pc, #204]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	4a34      	ldr	r2, [pc, #208]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	4b30      	ldr	r3, [pc, #192]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003004:	430a      	orrs	r2, r1
 8003006:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003008:	2317      	movs	r3, #23
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d105      	bne.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003012:	4b2c      	ldr	r3, [pc, #176]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003014:	69da      	ldr	r2, [r3, #28]
 8003016:	4b2b      	ldr	r3, [pc, #172]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003018:	492f      	ldr	r1, [pc, #188]	; (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800301a:	400a      	ands	r2, r1
 800301c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2201      	movs	r2, #1
 8003024:	4013      	ands	r3, r2
 8003026:	d009      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003028:	4b26      	ldr	r3, [pc, #152]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800302a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302c:	2203      	movs	r2, #3
 800302e:	4393      	bics	r3, r2
 8003030:	0019      	movs	r1, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	4b23      	ldr	r3, [pc, #140]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003038:	430a      	orrs	r2, r1
 800303a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2202      	movs	r2, #2
 8003042:	4013      	ands	r3, r2
 8003044:	d009      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003046:	4b1f      	ldr	r3, [pc, #124]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	4a24      	ldr	r2, [pc, #144]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800304c:	4013      	ands	r3, r2
 800304e:	0019      	movs	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003056:	430a      	orrs	r2, r1
 8003058:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2220      	movs	r2, #32
 8003060:	4013      	ands	r3, r2
 8003062:	d009      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003064:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003068:	2210      	movs	r2, #16
 800306a:	4393      	bics	r3, r2
 800306c:	0019      	movs	r1, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003074:	430a      	orrs	r2, r1
 8003076:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	029b      	lsls	r3, r3, #10
 8003080:	4013      	ands	r3, r2
 8003082:	d009      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003088:	2280      	movs	r2, #128	; 0x80
 800308a:	4393      	bics	r3, r2
 800308c:	0019      	movs	r1, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699a      	ldr	r2, [r3, #24]
 8003092:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003094:	430a      	orrs	r2, r1
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	4013      	ands	r3, r2
 80030a2:	d009      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80030a4:	4b07      	ldr	r3, [pc, #28]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a8:	2240      	movs	r2, #64	; 0x40
 80030aa:	4393      	bics	r3, r2
 80030ac:	0019      	movs	r1, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695a      	ldr	r2, [r3, #20]
 80030b2:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80030b4:	430a      	orrs	r2, r1
 80030b6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	0018      	movs	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	b006      	add	sp, #24
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	46c0      	nop			; (mov r8, r8)
 80030c4:	40021000 	.word	0x40021000
 80030c8:	40007000 	.word	0x40007000
 80030cc:	fffffcff 	.word	0xfffffcff
 80030d0:	fffeffff 	.word	0xfffeffff
 80030d4:	00001388 	.word	0x00001388
 80030d8:	efffffff 	.word	0xefffffff
 80030dc:	fffcffff 	.word	0xfffcffff

080030e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e08a      	b.n	8003208 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	225d      	movs	r2, #93	; 0x5d
 80030fc:	5c9b      	ldrb	r3, [r3, r2]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	225c      	movs	r2, #92	; 0x5c
 8003108:	2100      	movs	r1, #0
 800310a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	0018      	movs	r0, r3
 8003110:	f7fd fc84 	bl	8000a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	225d      	movs	r2, #93	; 0x5d
 8003118:	2102      	movs	r1, #2
 800311a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2140      	movs	r1, #64	; 0x40
 8003128:	438a      	bics	r2, r1
 800312a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68da      	ldr	r2, [r3, #12]
 8003130:	23e0      	movs	r3, #224	; 0xe0
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	429a      	cmp	r2, r3
 8003136:	d902      	bls.n	800313e <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	e002      	b.n	8003144 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800313e:	2380      	movs	r3, #128	; 0x80
 8003140:	015b      	lsls	r3, r3, #5
 8003142:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68da      	ldr	r2, [r3, #12]
 8003148:	23f0      	movs	r3, #240	; 0xf0
 800314a:	011b      	lsls	r3, r3, #4
 800314c:	429a      	cmp	r2, r3
 800314e:	d008      	beq.n	8003162 <HAL_SPI_Init+0x82>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68da      	ldr	r2, [r3, #12]
 8003154:	23e0      	movs	r3, #224	; 0xe0
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	429a      	cmp	r2, r3
 800315a:	d002      	beq.n	8003162 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10c      	bne.n	8003184 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	23e0      	movs	r3, #224	; 0xe0
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	429a      	cmp	r2, r3
 8003174:	d903      	bls.n	800317e <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2202      	movs	r2, #2
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
 800317c:	e002      	b.n	8003184 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	431a      	orrs	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6999      	ldr	r1, [r3, #24]
 800319e:	2380      	movs	r3, #128	; 0x80
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	400b      	ands	r3, r1
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	0011      	movs	r1, r2
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	0c1b      	lsrs	r3, r3, #16
 80031c6:	2204      	movs	r2, #4
 80031c8:	401a      	ands	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	431a      	orrs	r2, r3
 80031dc:	0011      	movs	r1, r2
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69da      	ldr	r2, [r3, #28]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4907      	ldr	r1, [pc, #28]	; (8003210 <HAL_SPI_Init+0x130>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	225d      	movs	r2, #93	; 0x5d
 8003202:	2101      	movs	r1, #1
 8003204:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	0018      	movs	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	b004      	add	sp, #16
 800320e:	bd80      	pop	{r7, pc}
 8003210:	fffff7ff 	.word	0xfffff7ff

08003214 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003214:	b590      	push	{r4, r7, lr}
 8003216:	b087      	sub	sp, #28
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	1dbb      	adds	r3, r7, #6
 8003220:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003222:	2317      	movs	r3, #23
 8003224:	18fb      	adds	r3, r7, r3
 8003226:	2200      	movs	r2, #0
 8003228:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d112      	bne.n	8003258 <HAL_SPI_Receive_DMA+0x44>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	2382      	movs	r3, #130	; 0x82
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	429a      	cmp	r2, r3
 800323c:	d10c      	bne.n	8003258 <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	225d      	movs	r2, #93	; 0x5d
 8003242:	2104      	movs	r1, #4
 8003244:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8003246:	1dbb      	adds	r3, r7, #6
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f916 	bl	8003480 <HAL_SPI_TransmitReceive_DMA>
 8003254:	0003      	movs	r3, r0
 8003256:	e103      	b.n	8003460 <HAL_SPI_Receive_DMA+0x24c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	225c      	movs	r2, #92	; 0x5c
 800325c:	5c9b      	ldrb	r3, [r3, r2]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <HAL_SPI_Receive_DMA+0x52>
 8003262:	2302      	movs	r3, #2
 8003264:	e0fc      	b.n	8003460 <HAL_SPI_Receive_DMA+0x24c>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	225c      	movs	r2, #92	; 0x5c
 800326a:	2101      	movs	r1, #1
 800326c:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	225d      	movs	r2, #93	; 0x5d
 8003272:	5c9b      	ldrb	r3, [r3, r2]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b01      	cmp	r3, #1
 8003278:	d004      	beq.n	8003284 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 800327a:	2317      	movs	r3, #23
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	2202      	movs	r2, #2
 8003280:	701a      	strb	r2, [r3, #0]
    goto error;
 8003282:	e0e6      	b.n	8003452 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_SPI_Receive_DMA+0x7e>
 800328a:	1dbb      	adds	r3, r7, #6
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d104      	bne.n	800329c <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 8003292:	2317      	movs	r3, #23
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
    goto error;
 800329a:	e0da      	b.n	8003452 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	225d      	movs	r2, #93	; 0x5d
 80032a0:	2104      	movs	r1, #4
 80032a2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	1dba      	adds	r2, r7, #6
 80032b4:	2144      	movs	r1, #68	; 0x44
 80032b6:	8812      	ldrh	r2, [r2, #0]
 80032b8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1dba      	adds	r2, r7, #6
 80032be:	2146      	movs	r1, #70	; 0x46
 80032c0:	8812      	ldrh	r2, [r2, #0]
 80032c2:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	2380      	movs	r3, #128	; 0x80
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d107      	bne.n	80032f8 <HAL_SPI_Receive_DMA+0xe4>
  {
    SPI_1LINE_RX(hspi);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	495d      	ldr	r1, [pc, #372]	; (8003468 <HAL_SPI_Receive_DMA+0x254>)
 80032f4:	400a      	ands	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
    errorcode = HAL_ERROR;
    goto error;
  }
#endif

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	495a      	ldr	r1, [pc, #360]	; (800346c <HAL_SPI_Receive_DMA+0x258>)
 8003304:	400a      	ands	r2, r1
 8003306:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	23e0      	movs	r3, #224	; 0xe0
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	429a      	cmp	r2, r3
 8003312:	d908      	bls.n	8003326 <HAL_SPI_Receive_DMA+0x112>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4954      	ldr	r1, [pc, #336]	; (8003470 <HAL_SPI_Receive_DMA+0x25c>)
 8003320:	400a      	ands	r2, r1
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	e045      	b.n	80033b2 <HAL_SPI_Receive_DMA+0x19e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2180      	movs	r1, #128	; 0x80
 8003332:	0149      	lsls	r1, r1, #5
 8003334:	430a      	orrs	r2, r1
 8003336:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333c:	695a      	ldr	r2, [r3, #20]
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	429a      	cmp	r2, r3
 8003344:	d135      	bne.n	80033b2 <HAL_SPI_Receive_DMA+0x19e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4947      	ldr	r1, [pc, #284]	; (8003470 <HAL_SPI_Receive_DMA+0x25c>)
 8003352:	400a      	ands	r2, r1
 8003354:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2246      	movs	r2, #70	; 0x46
 800335a:	5a9b      	ldrh	r3, [r3, r2]
 800335c:	b29b      	uxth	r3, r3
 800335e:	001a      	movs	r2, r3
 8003360:	2301      	movs	r3, #1
 8003362:	4013      	ands	r3, r2
 8003364:	d111      	bne.n	800338a <HAL_SPI_Receive_DMA+0x176>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	493e      	ldr	r1, [pc, #248]	; (800346c <HAL_SPI_Receive_DMA+0x258>)
 8003372:	400a      	ands	r2, r1
 8003374:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2246      	movs	r2, #70	; 0x46
 800337a:	5a9b      	ldrh	r3, [r3, r2]
 800337c:	b29b      	uxth	r3, r3
 800337e:	085b      	lsrs	r3, r3, #1
 8003380:	b299      	uxth	r1, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2246      	movs	r2, #70	; 0x46
 8003386:	5299      	strh	r1, [r3, r2]
 8003388:	e013      	b.n	80033b2 <HAL_SPI_Receive_DMA+0x19e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2180      	movs	r1, #128	; 0x80
 8003396:	0189      	lsls	r1, r1, #6
 8003398:	430a      	orrs	r2, r1
 800339a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2246      	movs	r2, #70	; 0x46
 80033a0:	5a9b      	ldrh	r3, [r3, r2]
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3301      	adds	r3, #1
 80033aa:	b299      	uxth	r1, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2246      	movs	r2, #70	; 0x46
 80033b0:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	4a2f      	ldr	r2, [pc, #188]	; (8003474 <HAL_SPI_Receive_DMA+0x260>)
 80033b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033be:	4a2e      	ldr	r2, [pc, #184]	; (8003478 <HAL_SPI_Receive_DMA+0x264>)
 80033c0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c6:	4a2d      	ldr	r2, [pc, #180]	; (800347c <HAL_SPI_Receive_DMA+0x268>)
 80033c8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ce:	2200      	movs	r2, #0
 80033d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	330c      	adds	r3, #12
 80033dc:	0019      	movs	r1, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2246      	movs	r2, #70	; 0x46
 80033e8:	5a9b      	ldrh	r3, [r3, r2]
 80033ea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80033ec:	0022      	movs	r2, r4
 80033ee:	f7fe fd13 	bl	8001e18 <HAL_DMA_Start_IT>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d00e      	beq.n	8003414 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fa:	2210      	movs	r2, #16
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003402:	2317      	movs	r3, #23
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	2201      	movs	r2, #1
 8003408:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	225d      	movs	r2, #93	; 0x5d
 800340e:	2101      	movs	r1, #1
 8003410:	5499      	strb	r1, [r3, r2]
    goto error;
 8003412:	e01e      	b.n	8003452 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2240      	movs	r2, #64	; 0x40
 800341c:	4013      	ands	r3, r2
 800341e:	2b40      	cmp	r3, #64	; 0x40
 8003420:	d007      	beq.n	8003432 <HAL_SPI_Receive_DMA+0x21e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2140      	movs	r1, #64	; 0x40
 800342e:	430a      	orrs	r2, r1
 8003430:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2120      	movs	r1, #32
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2101      	movs	r1, #1
 800344e:	430a      	orrs	r2, r1
 8003450:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	225c      	movs	r2, #92	; 0x5c
 8003456:	2100      	movs	r1, #0
 8003458:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800345a:	2317      	movs	r3, #23
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	781b      	ldrb	r3, [r3, #0]
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b007      	add	sp, #28
 8003466:	bd90      	pop	{r4, r7, pc}
 8003468:	ffffbfff 	.word	0xffffbfff
 800346c:	ffffdfff 	.word	0xffffdfff
 8003470:	ffffefff 	.word	0xffffefff
 8003474:	08003b41 	.word	0x08003b41
 8003478:	08003a21 	.word	0x08003a21
 800347c:	08003b7d 	.word	0x08003b7d

08003480 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b087      	sub	sp, #28
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
 800348c:	001a      	movs	r2, r3
 800348e:	1cbb      	adds	r3, r7, #2
 8003490:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003492:	2317      	movs	r3, #23
 8003494:	18fb      	adds	r3, r7, r3
 8003496:	2200      	movs	r2, #0
 8003498:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	225c      	movs	r2, #92	; 0x5c
 800349e:	5c9b      	ldrb	r3, [r3, r2]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_SPI_TransmitReceive_DMA+0x28>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e186      	b.n	80037b6 <HAL_SPI_TransmitReceive_DMA+0x336>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	225c      	movs	r2, #92	; 0x5c
 80034ac:	2101      	movs	r1, #1
 80034ae:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034b0:	2016      	movs	r0, #22
 80034b2:	183b      	adds	r3, r7, r0
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	215d      	movs	r1, #93	; 0x5d
 80034b8:	5c52      	ldrb	r2, [r2, r1]
 80034ba:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80034c2:	183b      	adds	r3, r7, r0
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d012      	beq.n	80034f0 <HAL_SPI_TransmitReceive_DMA+0x70>
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	2382      	movs	r3, #130	; 0x82
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d108      	bne.n	80034e6 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d104      	bne.n	80034e6 <HAL_SPI_TransmitReceive_DMA+0x66>
 80034dc:	2316      	movs	r3, #22
 80034de:	18fb      	adds	r3, r7, r3
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d004      	beq.n	80034f0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 80034e6:	2317      	movs	r3, #23
 80034e8:	18fb      	adds	r3, r7, r3
 80034ea:	2202      	movs	r2, #2
 80034ec:	701a      	strb	r2, [r3, #0]
    goto error;
 80034ee:	e15b      	b.n	80037a8 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d006      	beq.n	8003504 <HAL_SPI_TransmitReceive_DMA+0x84>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_SPI_TransmitReceive_DMA+0x84>
 80034fc:	1cbb      	adds	r3, r7, #2
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d104      	bne.n	800350e <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8003504:	2317      	movs	r3, #23
 8003506:	18fb      	adds	r3, r7, r3
 8003508:	2201      	movs	r2, #1
 800350a:	701a      	strb	r2, [r3, #0]
    goto error;
 800350c:	e14c      	b.n	80037a8 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	225d      	movs	r2, #93	; 0x5d
 8003512:	5c9b      	ldrb	r3, [r3, r2]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b04      	cmp	r3, #4
 8003518:	d003      	beq.n	8003522 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	225d      	movs	r2, #93	; 0x5d
 800351e:	2105      	movs	r1, #5
 8003520:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	1cba      	adds	r2, r7, #2
 8003532:	8812      	ldrh	r2, [r2, #0]
 8003534:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1cba      	adds	r2, r7, #2
 800353a:	8812      	ldrh	r2, [r2, #0]
 800353c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	1cba      	adds	r2, r7, #2
 8003548:	2144      	movs	r1, #68	; 0x44
 800354a:	8812      	ldrh	r2, [r2, #0]
 800354c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	1cba      	adds	r2, r7, #2
 8003552:	2146      	movs	r1, #70	; 0x46
 8003554:	8812      	ldrh	r2, [r2, #0]
 8003556:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	651a      	str	r2, [r3, #80]	; 0x50
    goto error;
  }
#endif

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4994      	ldr	r1, [pc, #592]	; (80037c0 <HAL_SPI_TransmitReceive_DMA+0x340>)
 8003570:	400a      	ands	r2, r1
 8003572:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	23e0      	movs	r3, #224	; 0xe0
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	429a      	cmp	r2, r3
 800357e:	d908      	bls.n	8003592 <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	498e      	ldr	r1, [pc, #568]	; (80037c4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800358c:	400a      	ands	r2, r1
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	e074      	b.n	800367c <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2180      	movs	r1, #128	; 0x80
 800359e:	0149      	lsls	r1, r1, #5
 80035a0:	430a      	orrs	r2, r1
 80035a2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	695a      	ldr	r2, [r3, #20]
 80035aa:	2380      	movs	r3, #128	; 0x80
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d127      	bne.n	8003602 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80035b6:	001a      	movs	r2, r3
 80035b8:	2301      	movs	r3, #1
 80035ba:	4013      	ands	r3, r2
 80035bc:	d10f      	bne.n	80035de <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	497f      	ldr	r1, [pc, #508]	; (80037c8 <HAL_SPI_TransmitReceive_DMA+0x348>)
 80035ca:	400a      	ands	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	085b      	lsrs	r3, r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035dc:	e011      	b.n	8003602 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2180      	movs	r1, #128	; 0x80
 80035ea:	01c9      	lsls	r1, r1, #7
 80035ec:	430a      	orrs	r2, r1
 80035ee:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	085b      	lsrs	r3, r3, #1
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3301      	adds	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003606:	695a      	ldr	r2, [r3, #20]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	429a      	cmp	r2, r3
 800360e:	d135      	bne.n	800367c <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	496a      	ldr	r1, [pc, #424]	; (80037c4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800361c:	400a      	ands	r2, r1
 800361e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2246      	movs	r2, #70	; 0x46
 8003624:	5a9b      	ldrh	r3, [r3, r2]
 8003626:	b29b      	uxth	r3, r3
 8003628:	001a      	movs	r2, r3
 800362a:	2301      	movs	r3, #1
 800362c:	4013      	ands	r3, r2
 800362e:	d111      	bne.n	8003654 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4964      	ldr	r1, [pc, #400]	; (80037cc <HAL_SPI_TransmitReceive_DMA+0x34c>)
 800363c:	400a      	ands	r2, r1
 800363e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2246      	movs	r2, #70	; 0x46
 8003644:	5a9b      	ldrh	r3, [r3, r2]
 8003646:	b29b      	uxth	r3, r3
 8003648:	085b      	lsrs	r3, r3, #1
 800364a:	b299      	uxth	r1, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2246      	movs	r2, #70	; 0x46
 8003650:	5299      	strh	r1, [r3, r2]
 8003652:	e013      	b.n	800367c <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2180      	movs	r1, #128	; 0x80
 8003660:	0189      	lsls	r1, r1, #6
 8003662:	430a      	orrs	r2, r1
 8003664:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2246      	movs	r2, #70	; 0x46
 800366a:	5a9b      	ldrh	r3, [r3, r2]
 800366c:	b29b      	uxth	r3, r3
 800366e:	085b      	lsrs	r3, r3, #1
 8003670:	b29b      	uxth	r3, r3
 8003672:	3301      	adds	r3, #1
 8003674:	b299      	uxth	r1, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2246      	movs	r2, #70	; 0x46
 800367a:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	225d      	movs	r2, #93	; 0x5d
 8003680:	5c9b      	ldrb	r3, [r3, r2]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b04      	cmp	r3, #4
 8003686:	d108      	bne.n	800369a <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368c:	4a50      	ldr	r2, [pc, #320]	; (80037d0 <HAL_SPI_TransmitReceive_DMA+0x350>)
 800368e:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003694:	4a4f      	ldr	r2, [pc, #316]	; (80037d4 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8003696:	629a      	str	r2, [r3, #40]	; 0x28
 8003698:	e007      	b.n	80036aa <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800369e:	4a4e      	ldr	r2, [pc, #312]	; (80037d8 <HAL_SPI_TransmitReceive_DMA+0x358>)
 80036a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	4a4d      	ldr	r2, [pc, #308]	; (80037dc <HAL_SPI_TransmitReceive_DMA+0x35c>)
 80036a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ae:	4a4c      	ldr	r2, [pc, #304]	; (80037e0 <HAL_SPI_TransmitReceive_DMA+0x360>)
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b6:	2200      	movs	r2, #0
 80036b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	330c      	adds	r3, #12
 80036c4:	0019      	movs	r1, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2246      	movs	r2, #70	; 0x46
 80036d0:	5a9b      	ldrh	r3, [r3, r2]
 80036d2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80036d4:	0022      	movs	r2, r4
 80036d6:	f7fe fb9f 	bl	8001e18 <HAL_DMA_Start_IT>
 80036da:	1e03      	subs	r3, r0, #0
 80036dc:	d00e      	beq.n	80036fc <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036e2:	2210      	movs	r2, #16
 80036e4:	431a      	orrs	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80036ea:	2317      	movs	r3, #23
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	225d      	movs	r2, #93	; 0x5d
 80036f6:	2101      	movs	r1, #1
 80036f8:	5499      	strb	r1, [r3, r2]
    goto error;
 80036fa:	e055      	b.n	80037a8 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2101      	movs	r1, #1
 8003708:	430a      	orrs	r2, r1
 800370a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003710:	2200      	movs	r2, #0
 8003712:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003718:	2200      	movs	r2, #0
 800371a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003720:	2200      	movs	r2, #0
 8003722:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003728:	2200      	movs	r2, #0
 800372a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003734:	0019      	movs	r1, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	330c      	adds	r3, #12
 800373c:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003742:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003744:	f7fe fb68 	bl	8001e18 <HAL_DMA_Start_IT>
 8003748:	1e03      	subs	r3, r0, #0
 800374a:	d00e      	beq.n	800376a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003750:	2210      	movs	r2, #16
 8003752:	431a      	orrs	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003758:	2317      	movs	r3, #23
 800375a:	18fb      	adds	r3, r7, r3
 800375c:	2201      	movs	r2, #1
 800375e:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	225d      	movs	r2, #93	; 0x5d
 8003764:	2101      	movs	r1, #1
 8003766:	5499      	strb	r1, [r3, r2]
    goto error;
 8003768:	e01e      	b.n	80037a8 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2240      	movs	r2, #64	; 0x40
 8003772:	4013      	ands	r3, r2
 8003774:	2b40      	cmp	r3, #64	; 0x40
 8003776:	d007      	beq.n	8003788 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2140      	movs	r1, #64	; 0x40
 8003784:	430a      	orrs	r2, r1
 8003786:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2120      	movs	r1, #32
 8003794:	430a      	orrs	r2, r1
 8003796:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2102      	movs	r1, #2
 80037a4:	430a      	orrs	r2, r1
 80037a6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	225c      	movs	r2, #92	; 0x5c
 80037ac:	2100      	movs	r1, #0
 80037ae:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80037b0:	2317      	movs	r3, #23
 80037b2:	18fb      	adds	r3, r7, r3
 80037b4:	781b      	ldrb	r3, [r3, #0]
}
 80037b6:	0018      	movs	r0, r3
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b007      	add	sp, #28
 80037bc:	bd90      	pop	{r4, r7, pc}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	ffff9fff 	.word	0xffff9fff
 80037c4:	ffffefff 	.word	0xffffefff
 80037c8:	ffffbfff 	.word	0xffffbfff
 80037cc:	ffffdfff 	.word	0xffffdfff
 80037d0:	08003b41 	.word	0x08003b41
 80037d4:	08003a21 	.word	0x08003a21
 80037d8:	08003b5f 	.word	0x08003b5f
 80037dc:	08003aab 	.word	0x08003aab
 80037e0:	08003b7d 	.word	0x08003b7d

080037e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	099b      	lsrs	r3, r3, #6
 8003800:	001a      	movs	r2, r3
 8003802:	2301      	movs	r3, #1
 8003804:	4013      	ands	r3, r2
 8003806:	d10f      	bne.n	8003828 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	2201      	movs	r2, #1
 800380c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800380e:	d00b      	beq.n	8003828 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	099b      	lsrs	r3, r3, #6
 8003814:	001a      	movs	r2, r3
 8003816:	2301      	movs	r3, #1
 8003818:	4013      	ands	r3, r2
 800381a:	d005      	beq.n	8003828 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	0010      	movs	r0, r2
 8003824:	4798      	blx	r3
    return;
 8003826:	e0d6      	b.n	80039d6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	085b      	lsrs	r3, r3, #1
 800382c:	001a      	movs	r2, r3
 800382e:	2301      	movs	r3, #1
 8003830:	4013      	ands	r3, r2
 8003832:	d00b      	beq.n	800384c <HAL_SPI_IRQHandler+0x68>
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	09db      	lsrs	r3, r3, #7
 8003838:	001a      	movs	r2, r3
 800383a:	2301      	movs	r3, #1
 800383c:	4013      	ands	r3, r2
 800383e:	d005      	beq.n	800384c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	0010      	movs	r0, r2
 8003848:	4798      	blx	r3
    return;
 800384a:	e0c4      	b.n	80039d6 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	095b      	lsrs	r3, r3, #5
 8003850:	001a      	movs	r2, r3
 8003852:	2301      	movs	r3, #1
 8003854:	4013      	ands	r3, r2
 8003856:	d10c      	bne.n	8003872 <HAL_SPI_IRQHandler+0x8e>
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	099b      	lsrs	r3, r3, #6
 800385c:	001a      	movs	r2, r3
 800385e:	2301      	movs	r3, #1
 8003860:	4013      	ands	r3, r2
 8003862:	d106      	bne.n	8003872 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	0a1b      	lsrs	r3, r3, #8
 8003868:	001a      	movs	r2, r3
 800386a:	2301      	movs	r3, #1
 800386c:	4013      	ands	r3, r2
 800386e:	d100      	bne.n	8003872 <HAL_SPI_IRQHandler+0x8e>
 8003870:	e0b1      	b.n	80039d6 <HAL_SPI_IRQHandler+0x1f2>
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	095b      	lsrs	r3, r3, #5
 8003876:	001a      	movs	r2, r3
 8003878:	2301      	movs	r3, #1
 800387a:	4013      	ands	r3, r2
 800387c:	d100      	bne.n	8003880 <HAL_SPI_IRQHandler+0x9c>
 800387e:	e0aa      	b.n	80039d6 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	099b      	lsrs	r3, r3, #6
 8003884:	001a      	movs	r2, r3
 8003886:	2301      	movs	r3, #1
 8003888:	4013      	ands	r3, r2
 800388a:	d023      	beq.n	80038d4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	225d      	movs	r2, #93	; 0x5d
 8003890:	5c9b      	ldrb	r3, [r3, r2]
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b03      	cmp	r3, #3
 8003896:	d011      	beq.n	80038bc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800389c:	2204      	movs	r2, #4
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038a4:	2300      	movs	r3, #0
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	e00b      	b.n	80038d4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038bc:	2300      	movs	r3, #0
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	613b      	str	r3, [r7, #16]
 80038d0:	693b      	ldr	r3, [r7, #16]
        return;
 80038d2:	e080      	b.n	80039d6 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	095b      	lsrs	r3, r3, #5
 80038d8:	001a      	movs	r2, r3
 80038da:	2301      	movs	r3, #1
 80038dc:	4013      	ands	r3, r2
 80038de:	d014      	beq.n	800390a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e4:	2201      	movs	r2, #1
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2140      	movs	r1, #64	; 0x40
 8003904:	438a      	bics	r2, r1
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	0a1b      	lsrs	r3, r3, #8
 800390e:	001a      	movs	r2, r3
 8003910:	2301      	movs	r3, #1
 8003912:	4013      	ands	r3, r2
 8003914:	d00c      	beq.n	8003930 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800391a:	2208      	movs	r2, #8
 800391c:	431a      	orrs	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003922:	2300      	movs	r3, #0
 8003924:	60bb      	str	r3, [r7, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003934:	2b00      	cmp	r3, #0
 8003936:	d04d      	beq.n	80039d4 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	21e0      	movs	r1, #224	; 0xe0
 8003944:	438a      	bics	r2, r1
 8003946:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	225d      	movs	r2, #93	; 0x5d
 800394c:	2101      	movs	r1, #1
 800394e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	2202      	movs	r2, #2
 8003954:	4013      	ands	r3, r2
 8003956:	d103      	bne.n	8003960 <HAL_SPI_IRQHandler+0x17c>
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	2201      	movs	r2, #1
 800395c:	4013      	ands	r3, r2
 800395e:	d032      	beq.n	80039c6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2103      	movs	r1, #3
 800396c:	438a      	bics	r2, r1
 800396e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003974:	2b00      	cmp	r3, #0
 8003976:	d010      	beq.n	800399a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800397c:	4a17      	ldr	r2, [pc, #92]	; (80039dc <HAL_SPI_IRQHandler+0x1f8>)
 800397e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003984:	0018      	movs	r0, r3
 8003986:	f7fe faad 	bl	8001ee4 <HAL_DMA_Abort_IT>
 800398a:	1e03      	subs	r3, r0, #0
 800398c:	d005      	beq.n	800399a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003992:	2240      	movs	r2, #64	; 0x40
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d016      	beq.n	80039d0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a6:	4a0d      	ldr	r2, [pc, #52]	; (80039dc <HAL_SPI_IRQHandler+0x1f8>)
 80039a8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ae:	0018      	movs	r0, r3
 80039b0:	f7fe fa98 	bl	8001ee4 <HAL_DMA_Abort_IT>
 80039b4:	1e03      	subs	r3, r0, #0
 80039b6:	d00b      	beq.n	80039d0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039bc:	2240      	movs	r2, #64	; 0x40
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80039c4:	e004      	b.n	80039d0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	0018      	movs	r0, r3
 80039ca:	f000 f821 	bl	8003a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80039ce:	e000      	b.n	80039d2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80039d0:	46c0      	nop			; (mov r8, r8)
    return;
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	46c0      	nop			; (mov r8, r8)
  }
}
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b008      	add	sp, #32
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	08003bbf 	.word	0x08003bbf

080039e0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80039e8:	46c0      	nop			; (mov r8, r8)
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b002      	add	sp, #8
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	46bd      	mov	sp, r7
 80039fc:	b002      	add	sp, #8
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b002      	add	sp, #8
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b002      	add	sp, #8
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a2e:	f7fd fa57 	bl	8000ee0 <HAL_GetTick>
 8003a32:	0003      	movs	r3, r0
 8003a34:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b20      	cmp	r3, #32
 8003a42:	d02b      	beq.n	8003a9c <SPI_DMAReceiveCplt+0x7c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2120      	movs	r1, #32
 8003a50:	438a      	bics	r2, r1
 8003a52:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2103      	movs	r1, #3
 8003a60:	438a      	bics	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2164      	movs	r1, #100	; 0x64
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f000 f9a2 	bl	8003db4 <SPI_EndRxTransaction>
 8003a70:	1e03      	subs	r3, r0, #0
 8003a72:	d002      	beq.n	8003a7a <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2246      	movs	r2, #70	; 0x46
 8003a7e:	2100      	movs	r1, #0
 8003a80:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	225d      	movs	r2, #93	; 0x5d
 8003a86:	2101      	movs	r1, #1
 8003a88:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d004      	beq.n	8003a9c <SPI_DMAReceiveCplt+0x7c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7ff ffbb 	bl	8003a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003a9a:	e003      	b.n	8003aa4 <SPI_DMAReceiveCplt+0x84>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f7fc fbbe 	bl	8000220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	b004      	add	sp, #16
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab6:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ab8:	f7fd fa12 	bl	8000ee0 <HAL_GetTick>
 8003abc:	0003      	movs	r3, r0
 8003abe:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	d031      	beq.n	8003b32 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2120      	movs	r1, #32
 8003ada:	438a      	bics	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2164      	movs	r1, #100	; 0x64
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 f9c3 	bl	8003e70 <SPI_EndRxTxTransaction>
 8003aea:	1e03      	subs	r3, r0, #0
 8003aec:	d005      	beq.n	8003afa <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af2:	2220      	movs	r2, #32
 8003af4:	431a      	orrs	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2103      	movs	r1, #3
 8003b06:	438a      	bics	r2, r1
 8003b08:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2246      	movs	r2, #70	; 0x46
 8003b14:	2100      	movs	r1, #0
 8003b16:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	225d      	movs	r2, #93	; 0x5d
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d004      	beq.n	8003b32 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f7ff ff70 	bl	8003a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003b30:	e003      	b.n	8003b3a <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7ff ff53 	bl	80039e0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b004      	add	sp, #16
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	0018      	movs	r0, r3
 8003b52:	f7ff ff4d 	bl	80039f0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b56:	46c0      	nop			; (mov r8, r8)
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b004      	add	sp, #16
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f7ff ff46 	bl	8003a00 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b004      	add	sp, #16
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b88:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2103      	movs	r1, #3
 8003b96:	438a      	bics	r2, r1
 8003b98:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	225d      	movs	r2, #93	; 0x5d
 8003baa:	2101      	movs	r1, #1
 8003bac:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7ff ff2d 	bl	8003a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	b004      	add	sp, #16
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2246      	movs	r2, #70	; 0x46
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f7ff ff17 	bl	8003a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b004      	add	sp, #16
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	1dfb      	adds	r3, r7, #7
 8003bfa:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bfc:	e050      	b.n	8003ca0 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	3301      	adds	r3, #1
 8003c02:	d04d      	beq.n	8003ca0 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003c04:	f7fd f96c 	bl	8000ee0 <HAL_GetTick>
 8003c08:	0002      	movs	r2, r0
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d902      	bls.n	8003c1a <SPI_WaitFlagStateUntilTimeout+0x2e>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d142      	bne.n	8003ca0 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	21e0      	movs	r1, #224	; 0xe0
 8003c26:	438a      	bics	r2, r1
 8003c28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	2382      	movs	r3, #130	; 0x82
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d113      	bne.n	8003c5e <SPI_WaitFlagStateUntilTimeout+0x72>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	2380      	movs	r3, #128	; 0x80
 8003c3c:	021b      	lsls	r3, r3, #8
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d005      	beq.n	8003c4e <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d107      	bne.n	8003c5e <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2140      	movs	r1, #64	; 0x40
 8003c5a:	438a      	bics	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c62:	2380      	movs	r3, #128	; 0x80
 8003c64:	019b      	lsls	r3, r3, #6
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d110      	bne.n	8003c8c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4914      	ldr	r1, [pc, #80]	; (8003cc8 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8003c76:	400a      	ands	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2180      	movs	r1, #128	; 0x80
 8003c86:	0189      	lsls	r1, r1, #6
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	225d      	movs	r2, #93	; 0x5d
 8003c90:	2101      	movs	r1, #1
 8003c92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	225c      	movs	r2, #92	; 0x5c
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e00f      	b.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	425a      	negs	r2, r3
 8003cb0:	4153      	adcs	r3, r2
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	001a      	movs	r2, r3
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d19f      	bne.n	8003bfe <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b004      	add	sp, #16
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	ffffdfff 	.word	0xffffdfff

08003ccc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
 8003cd8:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8003cda:	e05c      	b.n	8003d96 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	23c0      	movs	r3, #192	; 0xc0
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d106      	bne.n	8003cf4 <SPI_WaitFifoStateUntilTimeout+0x28>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d103      	bne.n	8003cf4 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	330c      	adds	r3, #12
 8003cf2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	d04d      	beq.n	8003d96 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003cfa:	f7fd f8f1 	bl	8000ee0 <HAL_GetTick>
 8003cfe:	0002      	movs	r2, r0
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d902      	bls.n	8003d10 <SPI_WaitFifoStateUntilTimeout+0x44>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d142      	bne.n	8003d96 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	21e0      	movs	r1, #224	; 0xe0
 8003d1c:	438a      	bics	r2, r1
 8003d1e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	2382      	movs	r3, #130	; 0x82
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d113      	bne.n	8003d54 <SPI_WaitFifoStateUntilTimeout+0x88>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	2380      	movs	r3, #128	; 0x80
 8003d32:	021b      	lsls	r3, r3, #8
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d005      	beq.n	8003d44 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	2380      	movs	r3, #128	; 0x80
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d107      	bne.n	8003d54 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2140      	movs	r1, #64	; 0x40
 8003d50:	438a      	bics	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d58:	2380      	movs	r3, #128	; 0x80
 8003d5a:	019b      	lsls	r3, r3, #6
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d110      	bne.n	8003d82 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4911      	ldr	r1, [pc, #68]	; (8003db0 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2180      	movs	r1, #128	; 0x80
 8003d7c:	0189      	lsls	r1, r1, #6
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	225d      	movs	r2, #93	; 0x5d
 8003d86:	2101      	movs	r1, #1
 8003d88:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	225c      	movs	r2, #92	; 0x5c
 8003d8e:	2100      	movs	r1, #0
 8003d90:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e008      	b.n	8003da8 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d19a      	bne.n	8003cdc <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	0018      	movs	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b004      	add	sp, #16
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	ffffdfff 	.word	0xffffdfff

08003db4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af02      	add	r7, sp, #8
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	2382      	movs	r3, #130	; 0x82
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d113      	bne.n	8003df4 <SPI_EndRxTransaction+0x40>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	2380      	movs	r3, #128	; 0x80
 8003dd2:	021b      	lsls	r3, r3, #8
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d005      	beq.n	8003de4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	2380      	movs	r3, #128	; 0x80
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d107      	bne.n	8003df4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2140      	movs	r1, #64	; 0x40
 8003df0:	438a      	bics	r2, r1
 8003df2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	0013      	movs	r3, r2
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2180      	movs	r1, #128	; 0x80
 8003e02:	f7ff fef3 	bl	8003bec <SPI_WaitFlagStateUntilTimeout>
 8003e06:	1e03      	subs	r3, r0, #0
 8003e08:	d007      	beq.n	8003e1a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e0e:	2220      	movs	r2, #32
 8003e10:	431a      	orrs	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e026      	b.n	8003e68 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	2382      	movs	r3, #130	; 0x82
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d11f      	bne.n	8003e66 <SPI_EndRxTransaction+0xb2>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	2380      	movs	r3, #128	; 0x80
 8003e2c:	021b      	lsls	r3, r3, #8
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d005      	beq.n	8003e3e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d113      	bne.n	8003e66 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	23c0      	movs	r3, #192	; 0xc0
 8003e42:	00d9      	lsls	r1, r3, #3
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	0013      	movs	r3, r2
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f7ff ff3d 	bl	8003ccc <SPI_WaitFifoStateUntilTimeout>
 8003e52:	1e03      	subs	r3, r0, #0
 8003e54:	d007      	beq.n	8003e66 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e000      	b.n	8003e68 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	0018      	movs	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b004      	add	sp, #16
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	23c0      	movs	r3, #192	; 0xc0
 8003e80:	0159      	lsls	r1, r3, #5
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	0013      	movs	r3, r2
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f7ff ff1e 	bl	8003ccc <SPI_WaitFifoStateUntilTimeout>
 8003e90:	1e03      	subs	r3, r0, #0
 8003e92:	d007      	beq.n	8003ea4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e98:	2220      	movs	r2, #32
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e027      	b.n	8003ef4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	0013      	movs	r3, r2
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	f7ff fe9b 	bl	8003bec <SPI_WaitFlagStateUntilTimeout>
 8003eb6:	1e03      	subs	r3, r0, #0
 8003eb8:	d007      	beq.n	8003eca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e014      	b.n	8003ef4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	23c0      	movs	r3, #192	; 0xc0
 8003ece:	00d9      	lsls	r1, r3, #3
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	0013      	movs	r3, r2
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f7ff fef7 	bl	8003ccc <SPI_WaitFifoStateUntilTimeout>
 8003ede:	1e03      	subs	r3, r0, #0
 8003ee0:	d007      	beq.n	8003ef2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e000      	b.n	8003ef4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	b004      	add	sp, #16
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e01e      	b.n	8003f4c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	223d      	movs	r2, #61	; 0x3d
 8003f12:	5c9b      	ldrb	r3, [r3, r2]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d107      	bne.n	8003f2a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	223c      	movs	r2, #60	; 0x3c
 8003f1e:	2100      	movs	r1, #0
 8003f20:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f7fc fdf7 	bl	8000b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	223d      	movs	r2, #61	; 0x3d
 8003f2e:	2102      	movs	r1, #2
 8003f30:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	0019      	movs	r1, r3
 8003f3c:	0010      	movs	r0, r2
 8003f3e:	f000 f949 	bl	80041d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	223d      	movs	r2, #61	; 0x3d
 8003f46:	2101      	movs	r1, #1
 8003f48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b002      	add	sp, #8
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e01e      	b.n	8003fa4 <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	223d      	movs	r2, #61	; 0x3d
 8003f6a:	5c9b      	ldrb	r3, [r3, r2]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d107      	bne.n	8003f82 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	223c      	movs	r2, #60	; 0x3c
 8003f76:	2100      	movs	r1, #0
 8003f78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f000 f815 	bl	8003fac <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	223d      	movs	r2, #61	; 0x3d
 8003f86:	2102      	movs	r1, #2
 8003f88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	3304      	adds	r3, #4
 8003f92:	0019      	movs	r1, r3
 8003f94:	0010      	movs	r0, r2
 8003f96:	f000 f91d 	bl	80041d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	223d      	movs	r2, #61	; 0x3d
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003fb4:	46c0      	nop			; (mov r8, r8)
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b002      	add	sp, #8
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	223c      	movs	r2, #60	; 0x3c
 8003fcc:	5c9b      	ldrb	r3, [r3, r2]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e03c      	b.n	8004050 <HAL_TIM_OC_ConfigChannel+0x94>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	223c      	movs	r2, #60	; 0x3c
 8003fda:	2101      	movs	r1, #1
 8003fdc:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	223d      	movs	r2, #61	; 0x3d
 8003fe2:	2102      	movs	r1, #2
 8003fe4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b04      	cmp	r3, #4
 8003fea:	d010      	beq.n	800400e <HAL_TIM_OC_ConfigChannel+0x52>
 8003fec:	d802      	bhi.n	8003ff4 <HAL_TIM_OC_ConfigChannel+0x38>
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 8003ff2:	e024      	b.n	800403e <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d012      	beq.n	800401e <HAL_TIM_OC_ConfigChannel+0x62>
 8003ff8:	2b0c      	cmp	r3, #12
 8003ffa:	d018      	beq.n	800402e <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 8003ffc:	e01f      	b.n	800403e <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	0011      	movs	r1, r2
 8004006:	0018      	movs	r0, r3
 8004008:	f000 f964 	bl	80042d4 <TIM_OC1_SetConfig>
      break;
 800400c:	e017      	b.n	800403e <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	0011      	movs	r1, r2
 8004016:	0018      	movs	r0, r3
 8004018:	f000 f9e4 	bl	80043e4 <TIM_OC2_SetConfig>
      break;
 800401c:	e00f      	b.n	800403e <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	0011      	movs	r1, r2
 8004026:	0018      	movs	r0, r3
 8004028:	f000 fa60 	bl	80044ec <TIM_OC3_SetConfig>
      break;
 800402c:	e007      	b.n	800403e <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	0011      	movs	r1, r2
 8004036:	0018      	movs	r0, r3
 8004038:	f000 fade 	bl	80045f8 <TIM_OC4_SetConfig>
      break;
 800403c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	223d      	movs	r2, #61	; 0x3d
 8004042:	2101      	movs	r1, #1
 8004044:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	223c      	movs	r2, #60	; 0x3c
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b004      	add	sp, #16
 8004056:	bd80      	pop	{r7, pc}

08004058 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	223c      	movs	r2, #60	; 0x3c
 8004066:	5c9b      	ldrb	r3, [r3, r2]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_TIM_ConfigClockSource+0x18>
 800406c:	2302      	movs	r3, #2
 800406e:	e0ab      	b.n	80041c8 <HAL_TIM_ConfigClockSource+0x170>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	223c      	movs	r2, #60	; 0x3c
 8004074:	2101      	movs	r1, #1
 8004076:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	223d      	movs	r2, #61	; 0x3d
 800407c:	2102      	movs	r1, #2
 800407e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2277      	movs	r2, #119	; 0x77
 800408c:	4393      	bics	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a4f      	ldr	r2, [pc, #316]	; (80041d0 <HAL_TIM_ConfigClockSource+0x178>)
 8004094:	4013      	ands	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b40      	cmp	r3, #64	; 0x40
 80040a6:	d100      	bne.n	80040aa <HAL_TIM_ConfigClockSource+0x52>
 80040a8:	e06b      	b.n	8004182 <HAL_TIM_ConfigClockSource+0x12a>
 80040aa:	d80e      	bhi.n	80040ca <HAL_TIM_ConfigClockSource+0x72>
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	d100      	bne.n	80040b2 <HAL_TIM_ConfigClockSource+0x5a>
 80040b0:	e077      	b.n	80041a2 <HAL_TIM_ConfigClockSource+0x14a>
 80040b2:	d803      	bhi.n	80040bc <HAL_TIM_ConfigClockSource+0x64>
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d100      	bne.n	80040ba <HAL_TIM_ConfigClockSource+0x62>
 80040b8:	e073      	b.n	80041a2 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80040ba:	e07c      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80040bc:	2b20      	cmp	r3, #32
 80040be:	d100      	bne.n	80040c2 <HAL_TIM_ConfigClockSource+0x6a>
 80040c0:	e06f      	b.n	80041a2 <HAL_TIM_ConfigClockSource+0x14a>
 80040c2:	2b30      	cmp	r3, #48	; 0x30
 80040c4:	d100      	bne.n	80040c8 <HAL_TIM_ConfigClockSource+0x70>
 80040c6:	e06c      	b.n	80041a2 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80040c8:	e075      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80040ca:	2b70      	cmp	r3, #112	; 0x70
 80040cc:	d00e      	beq.n	80040ec <HAL_TIM_ConfigClockSource+0x94>
 80040ce:	d804      	bhi.n	80040da <HAL_TIM_ConfigClockSource+0x82>
 80040d0:	2b50      	cmp	r3, #80	; 0x50
 80040d2:	d036      	beq.n	8004142 <HAL_TIM_ConfigClockSource+0xea>
 80040d4:	2b60      	cmp	r3, #96	; 0x60
 80040d6:	d044      	beq.n	8004162 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80040d8:	e06d      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80040da:	2280      	movs	r2, #128	; 0x80
 80040dc:	0152      	lsls	r2, r2, #5
 80040de:	4293      	cmp	r3, r2
 80040e0:	d068      	beq.n	80041b4 <HAL_TIM_ConfigClockSource+0x15c>
 80040e2:	2280      	movs	r2, #128	; 0x80
 80040e4:	0192      	lsls	r2, r2, #6
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d017      	beq.n	800411a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80040ea:	e064      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f000 fb60 	bl	80047c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2277      	movs	r2, #119	; 0x77
 800410c:	4313      	orrs	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	609a      	str	r2, [r3, #8]
      break;
 8004118:	e04d      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	6899      	ldr	r1, [r3, #8]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f000 fb49 	bl	80047c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2180      	movs	r1, #128	; 0x80
 800413a:	01c9      	lsls	r1, r1, #7
 800413c:	430a      	orrs	r2, r1
 800413e:	609a      	str	r2, [r3, #8]
      break;
 8004140:	e039      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6818      	ldr	r0, [r3, #0]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	6859      	ldr	r1, [r3, #4]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	001a      	movs	r2, r3
 8004150:	f000 fabc 	bl	80046cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2150      	movs	r1, #80	; 0x50
 800415a:	0018      	movs	r0, r3
 800415c:	f000 fb16 	bl	800478c <TIM_ITRx_SetConfig>
      break;
 8004160:	e029      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	6859      	ldr	r1, [r3, #4]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	001a      	movs	r2, r3
 8004170:	f000 fada 	bl	8004728 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2160      	movs	r1, #96	; 0x60
 800417a:	0018      	movs	r0, r3
 800417c:	f000 fb06 	bl	800478c <TIM_ITRx_SetConfig>
      break;
 8004180:	e019      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6818      	ldr	r0, [r3, #0]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	6859      	ldr	r1, [r3, #4]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	001a      	movs	r2, r3
 8004190:	f000 fa9c 	bl	80046cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2140      	movs	r1, #64	; 0x40
 800419a:	0018      	movs	r0, r3
 800419c:	f000 faf6 	bl	800478c <TIM_ITRx_SetConfig>
      break;
 80041a0:	e009      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	0019      	movs	r1, r3
 80041ac:	0010      	movs	r0, r2
 80041ae:	f000 faed 	bl	800478c <TIM_ITRx_SetConfig>
      break;
 80041b2:	e000      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80041b4:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	223d      	movs	r2, #61	; 0x3d
 80041ba:	2101      	movs	r1, #1
 80041bc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	223c      	movs	r2, #60	; 0x3c
 80041c2:	2100      	movs	r1, #0
 80041c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	0018      	movs	r0, r3
 80041ca:	46bd      	mov	sp, r7
 80041cc:	b004      	add	sp, #16
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	ffff00ff 	.word	0xffff00ff

080041d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a34      	ldr	r2, [pc, #208]	; (80042b8 <TIM_Base_SetConfig+0xe4>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d008      	beq.n	80041fe <TIM_Base_SetConfig+0x2a>
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	2380      	movs	r3, #128	; 0x80
 80041f0:	05db      	lsls	r3, r3, #23
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d003      	beq.n	80041fe <TIM_Base_SetConfig+0x2a>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a30      	ldr	r2, [pc, #192]	; (80042bc <TIM_Base_SetConfig+0xe8>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d108      	bne.n	8004210 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2270      	movs	r2, #112	; 0x70
 8004202:	4393      	bics	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	4313      	orrs	r3, r2
 800420e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a29      	ldr	r2, [pc, #164]	; (80042b8 <TIM_Base_SetConfig+0xe4>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d018      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	2380      	movs	r3, #128	; 0x80
 800421c:	05db      	lsls	r3, r3, #23
 800421e:	429a      	cmp	r2, r3
 8004220:	d013      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a25      	ldr	r2, [pc, #148]	; (80042bc <TIM_Base_SetConfig+0xe8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00f      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a24      	ldr	r2, [pc, #144]	; (80042c0 <TIM_Base_SetConfig+0xec>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00b      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a23      	ldr	r2, [pc, #140]	; (80042c4 <TIM_Base_SetConfig+0xf0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d007      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a22      	ldr	r2, [pc, #136]	; (80042c8 <TIM_Base_SetConfig+0xf4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d003      	beq.n	800424a <TIM_Base_SetConfig+0x76>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a21      	ldr	r2, [pc, #132]	; (80042cc <TIM_Base_SetConfig+0xf8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d108      	bne.n	800425c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4a20      	ldr	r2, [pc, #128]	; (80042d0 <TIM_Base_SetConfig+0xfc>)
 800424e:	4013      	ands	r3, r2
 8004250:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	4313      	orrs	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2280      	movs	r2, #128	; 0x80
 8004260:	4393      	bics	r3, r2
 8004262:	001a      	movs	r2, r3
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a0c      	ldr	r2, [pc, #48]	; (80042b8 <TIM_Base_SetConfig+0xe4>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d00b      	beq.n	80042a2 <TIM_Base_SetConfig+0xce>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a0d      	ldr	r2, [pc, #52]	; (80042c4 <TIM_Base_SetConfig+0xf0>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d007      	beq.n	80042a2 <TIM_Base_SetConfig+0xce>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a0c      	ldr	r2, [pc, #48]	; (80042c8 <TIM_Base_SetConfig+0xf4>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d003      	beq.n	80042a2 <TIM_Base_SetConfig+0xce>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a0b      	ldr	r2, [pc, #44]	; (80042cc <TIM_Base_SetConfig+0xf8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d103      	bne.n	80042aa <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	691a      	ldr	r2, [r3, #16]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	615a      	str	r2, [r3, #20]
}
 80042b0:	46c0      	nop			; (mov r8, r8)
 80042b2:	46bd      	mov	sp, r7
 80042b4:	b004      	add	sp, #16
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40000400 	.word	0x40000400
 80042c0:	40002000 	.word	0x40002000
 80042c4:	40014000 	.word	0x40014000
 80042c8:	40014400 	.word	0x40014400
 80042cc:	40014800 	.word	0x40014800
 80042d0:	fffffcff 	.word	0xfffffcff

080042d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	2201      	movs	r2, #1
 80042e4:	4393      	bics	r3, r2
 80042e6:	001a      	movs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2270      	movs	r2, #112	; 0x70
 8004302:	4393      	bics	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2203      	movs	r2, #3
 800430a:	4393      	bics	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2202      	movs	r2, #2
 800431c:	4393      	bics	r3, r2
 800431e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	4313      	orrs	r3, r2
 8004328:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a27      	ldr	r2, [pc, #156]	; (80043cc <TIM_OC1_SetConfig+0xf8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d00b      	beq.n	800434a <TIM_OC1_SetConfig+0x76>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a26      	ldr	r2, [pc, #152]	; (80043d0 <TIM_OC1_SetConfig+0xfc>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d007      	beq.n	800434a <TIM_OC1_SetConfig+0x76>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a25      	ldr	r2, [pc, #148]	; (80043d4 <TIM_OC1_SetConfig+0x100>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d003      	beq.n	800434a <TIM_OC1_SetConfig+0x76>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a24      	ldr	r2, [pc, #144]	; (80043d8 <TIM_OC1_SetConfig+0x104>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d10c      	bne.n	8004364 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2208      	movs	r2, #8
 800434e:	4393      	bics	r3, r2
 8004350:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2204      	movs	r2, #4
 8004360:	4393      	bics	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a19      	ldr	r2, [pc, #100]	; (80043cc <TIM_OC1_SetConfig+0xf8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d00b      	beq.n	8004384 <TIM_OC1_SetConfig+0xb0>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a18      	ldr	r2, [pc, #96]	; (80043d0 <TIM_OC1_SetConfig+0xfc>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d007      	beq.n	8004384 <TIM_OC1_SetConfig+0xb0>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a17      	ldr	r2, [pc, #92]	; (80043d4 <TIM_OC1_SetConfig+0x100>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d003      	beq.n	8004384 <TIM_OC1_SetConfig+0xb0>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a16      	ldr	r2, [pc, #88]	; (80043d8 <TIM_OC1_SetConfig+0x104>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d111      	bne.n	80043a8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	4a15      	ldr	r2, [pc, #84]	; (80043dc <TIM_OC1_SetConfig+0x108>)
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4a14      	ldr	r2, [pc, #80]	; (80043e0 <TIM_OC1_SetConfig+0x10c>)
 8004390:	4013      	ands	r3, r2
 8004392:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	621a      	str	r2, [r3, #32]
}
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	46bd      	mov	sp, r7
 80043c6:	b006      	add	sp, #24
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	40012c00 	.word	0x40012c00
 80043d0:	40014000 	.word	0x40014000
 80043d4:	40014400 	.word	0x40014400
 80043d8:	40014800 	.word	0x40014800
 80043dc:	fffffeff 	.word	0xfffffeff
 80043e0:	fffffdff 	.word	0xfffffdff

080043e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	2210      	movs	r2, #16
 80043f4:	4393      	bics	r3, r2
 80043f6:	001a      	movs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	4a2e      	ldr	r2, [pc, #184]	; (80044cc <TIM_OC2_SetConfig+0xe8>)
 8004412:	4013      	ands	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4a2d      	ldr	r2, [pc, #180]	; (80044d0 <TIM_OC2_SetConfig+0xec>)
 800441a:	4013      	ands	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	021b      	lsls	r3, r3, #8
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2220      	movs	r2, #32
 800442e:	4393      	bics	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a24      	ldr	r2, [pc, #144]	; (80044d4 <TIM_OC2_SetConfig+0xf0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d10d      	bne.n	8004462 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	2280      	movs	r2, #128	; 0x80
 800444a:	4393      	bics	r3, r2
 800444c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2240      	movs	r2, #64	; 0x40
 800445e:	4393      	bics	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a1b      	ldr	r2, [pc, #108]	; (80044d4 <TIM_OC2_SetConfig+0xf0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00b      	beq.n	8004482 <TIM_OC2_SetConfig+0x9e>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a1a      	ldr	r2, [pc, #104]	; (80044d8 <TIM_OC2_SetConfig+0xf4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d007      	beq.n	8004482 <TIM_OC2_SetConfig+0x9e>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a19      	ldr	r2, [pc, #100]	; (80044dc <TIM_OC2_SetConfig+0xf8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d003      	beq.n	8004482 <TIM_OC2_SetConfig+0x9e>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <TIM_OC2_SetConfig+0xfc>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d113      	bne.n	80044aa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	4a17      	ldr	r2, [pc, #92]	; (80044e4 <TIM_OC2_SetConfig+0x100>)
 8004486:	4013      	ands	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	4a16      	ldr	r2, [pc, #88]	; (80044e8 <TIM_OC2_SetConfig+0x104>)
 800448e:	4013      	ands	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	4313      	orrs	r3, r2
 800449c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	621a      	str	r2, [r3, #32]
}
 80044c4:	46c0      	nop			; (mov r8, r8)
 80044c6:	46bd      	mov	sp, r7
 80044c8:	b006      	add	sp, #24
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	ffff8fff 	.word	0xffff8fff
 80044d0:	fffffcff 	.word	0xfffffcff
 80044d4:	40012c00 	.word	0x40012c00
 80044d8:	40014000 	.word	0x40014000
 80044dc:	40014400 	.word	0x40014400
 80044e0:	40014800 	.word	0x40014800
 80044e4:	fffffbff 	.word	0xfffffbff
 80044e8:	fffff7ff 	.word	0xfffff7ff

080044ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	4a35      	ldr	r2, [pc, #212]	; (80045d0 <TIM_OC3_SetConfig+0xe4>)
 80044fc:	401a      	ands	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2270      	movs	r2, #112	; 0x70
 8004518:	4393      	bics	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2203      	movs	r2, #3
 8004520:	4393      	bics	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	4a28      	ldr	r2, [pc, #160]	; (80045d4 <TIM_OC3_SetConfig+0xe8>)
 8004532:	4013      	ands	r3, r2
 8004534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	021b      	lsls	r3, r3, #8
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	4313      	orrs	r3, r2
 8004540:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a24      	ldr	r2, [pc, #144]	; (80045d8 <TIM_OC3_SetConfig+0xec>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d10d      	bne.n	8004566 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	4a23      	ldr	r2, [pc, #140]	; (80045dc <TIM_OC3_SetConfig+0xf0>)
 800454e:	4013      	ands	r3, r2
 8004550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	021b      	lsls	r3, r3, #8
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	4a1f      	ldr	r2, [pc, #124]	; (80045e0 <TIM_OC3_SetConfig+0xf4>)
 8004562:	4013      	ands	r3, r2
 8004564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a1b      	ldr	r2, [pc, #108]	; (80045d8 <TIM_OC3_SetConfig+0xec>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00b      	beq.n	8004586 <TIM_OC3_SetConfig+0x9a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a1c      	ldr	r2, [pc, #112]	; (80045e4 <TIM_OC3_SetConfig+0xf8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d007      	beq.n	8004586 <TIM_OC3_SetConfig+0x9a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a1b      	ldr	r2, [pc, #108]	; (80045e8 <TIM_OC3_SetConfig+0xfc>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d003      	beq.n	8004586 <TIM_OC3_SetConfig+0x9a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a1a      	ldr	r2, [pc, #104]	; (80045ec <TIM_OC3_SetConfig+0x100>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d113      	bne.n	80045ae <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	4a19      	ldr	r2, [pc, #100]	; (80045f0 <TIM_OC3_SetConfig+0x104>)
 800458a:	4013      	ands	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <TIM_OC3_SetConfig+0x108>)
 8004592:	4013      	ands	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	4313      	orrs	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	011b      	lsls	r3, r3, #4
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	621a      	str	r2, [r3, #32]
}
 80045c8:	46c0      	nop			; (mov r8, r8)
 80045ca:	46bd      	mov	sp, r7
 80045cc:	b006      	add	sp, #24
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	fffffeff 	.word	0xfffffeff
 80045d4:	fffffdff 	.word	0xfffffdff
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	fffff7ff 	.word	0xfffff7ff
 80045e0:	fffffbff 	.word	0xfffffbff
 80045e4:	40014000 	.word	0x40014000
 80045e8:	40014400 	.word	0x40014400
 80045ec:	40014800 	.word	0x40014800
 80045f0:	ffffefff 	.word	0xffffefff
 80045f4:	ffffdfff 	.word	0xffffdfff

080045f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b086      	sub	sp, #24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	4a28      	ldr	r2, [pc, #160]	; (80046a8 <TIM_OC4_SetConfig+0xb0>)
 8004608:	401a      	ands	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a22      	ldr	r2, [pc, #136]	; (80046ac <TIM_OC4_SetConfig+0xb4>)
 8004624:	4013      	ands	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4a21      	ldr	r2, [pc, #132]	; (80046b0 <TIM_OC4_SetConfig+0xb8>)
 800462c:	4013      	ands	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	021b      	lsls	r3, r3, #8
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4313      	orrs	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	4a1d      	ldr	r2, [pc, #116]	; (80046b4 <TIM_OC4_SetConfig+0xbc>)
 8004640:	4013      	ands	r3, r2
 8004642:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	031b      	lsls	r3, r3, #12
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	4313      	orrs	r3, r2
 800464e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a19      	ldr	r2, [pc, #100]	; (80046b8 <TIM_OC4_SetConfig+0xc0>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d00b      	beq.n	8004670 <TIM_OC4_SetConfig+0x78>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a18      	ldr	r2, [pc, #96]	; (80046bc <TIM_OC4_SetConfig+0xc4>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d007      	beq.n	8004670 <TIM_OC4_SetConfig+0x78>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a17      	ldr	r2, [pc, #92]	; (80046c0 <TIM_OC4_SetConfig+0xc8>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d003      	beq.n	8004670 <TIM_OC4_SetConfig+0x78>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a16      	ldr	r2, [pc, #88]	; (80046c4 <TIM_OC4_SetConfig+0xcc>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d109      	bne.n	8004684 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	4a15      	ldr	r2, [pc, #84]	; (80046c8 <TIM_OC4_SetConfig+0xd0>)
 8004674:	4013      	ands	r3, r2
 8004676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	019b      	lsls	r3, r3, #6
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	621a      	str	r2, [r3, #32]
}
 800469e:	46c0      	nop			; (mov r8, r8)
 80046a0:	46bd      	mov	sp, r7
 80046a2:	b006      	add	sp, #24
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	46c0      	nop			; (mov r8, r8)
 80046a8:	ffffefff 	.word	0xffffefff
 80046ac:	ffff8fff 	.word	0xffff8fff
 80046b0:	fffffcff 	.word	0xfffffcff
 80046b4:	ffffdfff 	.word	0xffffdfff
 80046b8:	40012c00 	.word	0x40012c00
 80046bc:	40014000 	.word	0x40014000
 80046c0:	40014400 	.word	0x40014400
 80046c4:	40014800 	.word	0x40014800
 80046c8:	ffffbfff 	.word	0xffffbfff

080046cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	2201      	movs	r2, #1
 80046e4:	4393      	bics	r3, r2
 80046e6:	001a      	movs	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	22f0      	movs	r2, #240	; 0xf0
 80046f6:	4393      	bics	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	4313      	orrs	r3, r2
 8004702:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	220a      	movs	r2, #10
 8004708:	4393      	bics	r3, r2
 800470a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	621a      	str	r2, [r3, #32]
}
 8004720:	46c0      	nop			; (mov r8, r8)
 8004722:	46bd      	mov	sp, r7
 8004724:	b006      	add	sp, #24
 8004726:	bd80      	pop	{r7, pc}

08004728 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	2210      	movs	r2, #16
 800473a:	4393      	bics	r3, r2
 800473c:	001a      	movs	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	4a0d      	ldr	r2, [pc, #52]	; (8004788 <TIM_TI2_ConfigInputStage+0x60>)
 8004752:	4013      	ands	r3, r2
 8004754:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	031b      	lsls	r3, r3, #12
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	22a0      	movs	r2, #160	; 0xa0
 8004764:	4393      	bics	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	011b      	lsls	r3, r3, #4
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	4313      	orrs	r3, r2
 8004770:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	621a      	str	r2, [r3, #32]
}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	46bd      	mov	sp, r7
 8004782:	b006      	add	sp, #24
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	ffff0fff 	.word	0xffff0fff

0800478c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2270      	movs	r2, #112	; 0x70
 80047a0:	4393      	bics	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	2207      	movs	r2, #7
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	609a      	str	r2, [r3, #8]
}
 80047b6:	46c0      	nop			; (mov r8, r8)
 80047b8:	46bd      	mov	sp, r7
 80047ba:	b004      	add	sp, #16
 80047bc:	bd80      	pop	{r7, pc}
	...

080047c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
 80047cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	4a09      	ldr	r2, [pc, #36]	; (80047fc <TIM_ETR_SetConfig+0x3c>)
 80047d8:	4013      	ands	r3, r2
 80047da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	021a      	lsls	r2, r3, #8
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	431a      	orrs	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	609a      	str	r2, [r3, #8]
}
 80047f4:	46c0      	nop			; (mov r8, r8)
 80047f6:	46bd      	mov	sp, r7
 80047f8:	b006      	add	sp, #24
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	ffff00ff 	.word	0xffff00ff

08004800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	223c      	movs	r2, #60	; 0x3c
 800480e:	5c9b      	ldrb	r3, [r3, r2]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004814:	2302      	movs	r3, #2
 8004816:	e047      	b.n	80048a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	223c      	movs	r2, #60	; 0x3c
 800481c:	2101      	movs	r1, #1
 800481e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	223d      	movs	r2, #61	; 0x3d
 8004824:	2102      	movs	r1, #2
 8004826:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2270      	movs	r2, #112	; 0x70
 800483c:	4393      	bics	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a16      	ldr	r2, [pc, #88]	; (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d00f      	beq.n	800487c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	2380      	movs	r3, #128	; 0x80
 8004862:	05db      	lsls	r3, r3, #23
 8004864:	429a      	cmp	r2, r3
 8004866:	d009      	beq.n	800487c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a11      	ldr	r2, [pc, #68]	; (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d004      	beq.n	800487c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a10      	ldr	r2, [pc, #64]	; (80048b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d10c      	bne.n	8004896 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2280      	movs	r2, #128	; 0x80
 8004880:	4393      	bics	r3, r2
 8004882:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	4313      	orrs	r3, r2
 800488c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	223d      	movs	r2, #61	; 0x3d
 800489a:	2101      	movs	r1, #1
 800489c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	223c      	movs	r2, #60	; 0x3c
 80048a2:	2100      	movs	r1, #0
 80048a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	0018      	movs	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b004      	add	sp, #16
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40014000 	.word	0x40014000

080048bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	223c      	movs	r2, #60	; 0x3c
 80048ce:	5c9b      	ldrb	r3, [r3, r2]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e03e      	b.n	8004956 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	223c      	movs	r2, #60	; 0x3c
 80048dc:	2101      	movs	r1, #1
 80048de:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	22ff      	movs	r2, #255	; 0xff
 80048e4:	4393      	bics	r3, r2
 80048e6:	001a      	movs	r2, r3
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4a1b      	ldr	r2, [pc, #108]	; (8004960 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80048f4:	401a      	ands	r2, r3
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	4a18      	ldr	r2, [pc, #96]	; (8004964 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8004902:	401a      	ands	r2, r3
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4a16      	ldr	r2, [pc, #88]	; (8004968 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8004910:	401a      	ands	r2, r3
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4a13      	ldr	r2, [pc, #76]	; (800496c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800491e:	401a      	ands	r2, r3
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	4313      	orrs	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4a11      	ldr	r2, [pc, #68]	; (8004970 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 800492c:	401a      	ands	r2, r3
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4a0e      	ldr	r2, [pc, #56]	; (8004974 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800493a:	401a      	ands	r2, r3
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	223c      	movs	r2, #60	; 0x3c
 8004950:	2100      	movs	r1, #0
 8004952:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	0018      	movs	r0, r3
 8004958:	46bd      	mov	sp, r7
 800495a:	b004      	add	sp, #16
 800495c:	bd80      	pop	{r7, pc}
 800495e:	46c0      	nop			; (mov r8, r8)
 8004960:	fffffcff 	.word	0xfffffcff
 8004964:	fffffbff 	.word	0xfffffbff
 8004968:	fffff7ff 	.word	0xfffff7ff
 800496c:	ffffefff 	.word	0xffffefff
 8004970:	ffffdfff 	.word	0xffffdfff
 8004974:	ffffbfff 	.word	0xffffbfff

08004978 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e044      	b.n	8004a14 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800498e:	2b00      	cmp	r3, #0
 8004990:	d107      	bne.n	80049a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2270      	movs	r2, #112	; 0x70
 8004996:	2100      	movs	r1, #0
 8004998:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	0018      	movs	r0, r3
 800499e:	f7fc f8db 	bl	8000b58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2224      	movs	r2, #36	; 0x24
 80049a6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2101      	movs	r1, #1
 80049b4:	438a      	bics	r2, r1
 80049b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	0018      	movs	r0, r3
 80049bc:	f000 f830 	bl	8004a20 <UART_SetConfig>
 80049c0:	0003      	movs	r3, r0
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e024      	b.n	8004a14 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d003      	beq.n	80049da <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	0018      	movs	r0, r3
 80049d6:	f000 f9ef 	bl	8004db8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	490d      	ldr	r1, [pc, #52]	; (8004a1c <HAL_UART_Init+0xa4>)
 80049e6:	400a      	ands	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	212a      	movs	r1, #42	; 0x2a
 80049f6:	438a      	bics	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2101      	movs	r1, #1
 8004a06:	430a      	orrs	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f000 fa87 	bl	8004f20 <UART_CheckIdleState>
 8004a12:	0003      	movs	r3, r0
}
 8004a14:	0018      	movs	r0, r3
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b002      	add	sp, #8
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	ffffb7ff 	.word	0xffffb7ff

08004a20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a2c:	2317      	movs	r3, #23
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	2200      	movs	r2, #0
 8004a32:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4ac5      	ldr	r2, [pc, #788]	; (8004d68 <UART_SetConfig+0x348>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	0019      	movs	r1, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	4ac0      	ldr	r2, [pc, #768]	; (8004d6c <UART_SetConfig+0x34c>)
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	0019      	movs	r1, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	4ab7      	ldr	r2, [pc, #732]	; (8004d70 <UART_SetConfig+0x350>)
 8004a92:	4013      	ands	r3, r2
 8004a94:	0019      	movs	r1, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4ab3      	ldr	r2, [pc, #716]	; (8004d74 <UART_SetConfig+0x354>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d125      	bne.n	8004af6 <UART_SetConfig+0xd6>
 8004aaa:	4bb3      	ldr	r3, [pc, #716]	; (8004d78 <UART_SetConfig+0x358>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aae:	2203      	movs	r2, #3
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d00f      	beq.n	8004ad6 <UART_SetConfig+0xb6>
 8004ab6:	d304      	bcc.n	8004ac2 <UART_SetConfig+0xa2>
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d011      	beq.n	8004ae0 <UART_SetConfig+0xc0>
 8004abc:	2b03      	cmp	r3, #3
 8004abe:	d005      	beq.n	8004acc <UART_SetConfig+0xac>
 8004ac0:	e013      	b.n	8004aea <UART_SetConfig+0xca>
 8004ac2:	231f      	movs	r3, #31
 8004ac4:	18fb      	adds	r3, r7, r3
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	701a      	strb	r2, [r3, #0]
 8004aca:	e064      	b.n	8004b96 <UART_SetConfig+0x176>
 8004acc:	231f      	movs	r3, #31
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	701a      	strb	r2, [r3, #0]
 8004ad4:	e05f      	b.n	8004b96 <UART_SetConfig+0x176>
 8004ad6:	231f      	movs	r3, #31
 8004ad8:	18fb      	adds	r3, r7, r3
 8004ada:	2204      	movs	r2, #4
 8004adc:	701a      	strb	r2, [r3, #0]
 8004ade:	e05a      	b.n	8004b96 <UART_SetConfig+0x176>
 8004ae0:	231f      	movs	r3, #31
 8004ae2:	18fb      	adds	r3, r7, r3
 8004ae4:	2208      	movs	r2, #8
 8004ae6:	701a      	strb	r2, [r3, #0]
 8004ae8:	e055      	b.n	8004b96 <UART_SetConfig+0x176>
 8004aea:	231f      	movs	r3, #31
 8004aec:	18fb      	adds	r3, r7, r3
 8004aee:	2210      	movs	r2, #16
 8004af0:	701a      	strb	r2, [r3, #0]
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	e04f      	b.n	8004b96 <UART_SetConfig+0x176>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4aa0      	ldr	r2, [pc, #640]	; (8004d7c <UART_SetConfig+0x35c>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d132      	bne.n	8004b66 <UART_SetConfig+0x146>
 8004b00:	4b9d      	ldr	r3, [pc, #628]	; (8004d78 <UART_SetConfig+0x358>)
 8004b02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b04:	23c0      	movs	r3, #192	; 0xc0
 8004b06:	029b      	lsls	r3, r3, #10
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2280      	movs	r2, #128	; 0x80
 8004b0c:	0252      	lsls	r2, r2, #9
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d019      	beq.n	8004b46 <UART_SetConfig+0x126>
 8004b12:	2280      	movs	r2, #128	; 0x80
 8004b14:	0252      	lsls	r2, r2, #9
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d802      	bhi.n	8004b20 <UART_SetConfig+0x100>
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d009      	beq.n	8004b32 <UART_SetConfig+0x112>
 8004b1e:	e01c      	b.n	8004b5a <UART_SetConfig+0x13a>
 8004b20:	2280      	movs	r2, #128	; 0x80
 8004b22:	0292      	lsls	r2, r2, #10
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d013      	beq.n	8004b50 <UART_SetConfig+0x130>
 8004b28:	22c0      	movs	r2, #192	; 0xc0
 8004b2a:	0292      	lsls	r2, r2, #10
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d005      	beq.n	8004b3c <UART_SetConfig+0x11c>
 8004b30:	e013      	b.n	8004b5a <UART_SetConfig+0x13a>
 8004b32:	231f      	movs	r3, #31
 8004b34:	18fb      	adds	r3, r7, r3
 8004b36:	2200      	movs	r2, #0
 8004b38:	701a      	strb	r2, [r3, #0]
 8004b3a:	e02c      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b3c:	231f      	movs	r3, #31
 8004b3e:	18fb      	adds	r3, r7, r3
 8004b40:	2202      	movs	r2, #2
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e027      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b46:	231f      	movs	r3, #31
 8004b48:	18fb      	adds	r3, r7, r3
 8004b4a:	2204      	movs	r2, #4
 8004b4c:	701a      	strb	r2, [r3, #0]
 8004b4e:	e022      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b50:	231f      	movs	r3, #31
 8004b52:	18fb      	adds	r3, r7, r3
 8004b54:	2208      	movs	r2, #8
 8004b56:	701a      	strb	r2, [r3, #0]
 8004b58:	e01d      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b5a:	231f      	movs	r3, #31
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	2210      	movs	r2, #16
 8004b60:	701a      	strb	r2, [r3, #0]
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	e017      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a85      	ldr	r2, [pc, #532]	; (8004d80 <UART_SetConfig+0x360>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d104      	bne.n	8004b7a <UART_SetConfig+0x15a>
 8004b70:	231f      	movs	r3, #31
 8004b72:	18fb      	adds	r3, r7, r3
 8004b74:	2200      	movs	r2, #0
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	e00d      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a81      	ldr	r2, [pc, #516]	; (8004d84 <UART_SetConfig+0x364>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d104      	bne.n	8004b8e <UART_SetConfig+0x16e>
 8004b84:	231f      	movs	r3, #31
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
 8004b8c:	e003      	b.n	8004b96 <UART_SetConfig+0x176>
 8004b8e:	231f      	movs	r3, #31
 8004b90:	18fb      	adds	r3, r7, r3
 8004b92:	2210      	movs	r2, #16
 8004b94:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69da      	ldr	r2, [r3, #28]
 8004b9a:	2380      	movs	r3, #128	; 0x80
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d000      	beq.n	8004ba4 <UART_SetConfig+0x184>
 8004ba2:	e07d      	b.n	8004ca0 <UART_SetConfig+0x280>
  {
    switch (clocksource)
 8004ba4:	231f      	movs	r3, #31
 8004ba6:	18fb      	adds	r3, r7, r3
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d01c      	beq.n	8004be8 <UART_SetConfig+0x1c8>
 8004bae:	dc02      	bgt.n	8004bb6 <UART_SetConfig+0x196>
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <UART_SetConfig+0x1a0>
 8004bb4:	e04b      	b.n	8004c4e <UART_SetConfig+0x22e>
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d025      	beq.n	8004c06 <UART_SetConfig+0x1e6>
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d037      	beq.n	8004c2e <UART_SetConfig+0x20e>
 8004bbe:	e046      	b.n	8004c4e <UART_SetConfig+0x22e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bc0:	f7fe f978 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	005a      	lsls	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	085b      	lsrs	r3, r3, #1
 8004bd2:	18d2      	adds	r2, r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	0019      	movs	r1, r3
 8004bda:	0010      	movs	r0, r2
 8004bdc:	f7fb fa94 	bl	8000108 <__udivsi3>
 8004be0:	0003      	movs	r3, r0
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	61bb      	str	r3, [r7, #24]
        break;
 8004be6:	e037      	b.n	8004c58 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	085b      	lsrs	r3, r3, #1
 8004bee:	4a66      	ldr	r2, [pc, #408]	; (8004d88 <UART_SetConfig+0x368>)
 8004bf0:	189a      	adds	r2, r3, r2
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	0019      	movs	r1, r3
 8004bf8:	0010      	movs	r0, r2
 8004bfa:	f7fb fa85 	bl	8000108 <__udivsi3>
 8004bfe:	0003      	movs	r3, r0
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	61bb      	str	r3, [r7, #24]
        break;
 8004c04:	e028      	b.n	8004c58 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c06:	f7fe f8cb 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 8004c0a:	0003      	movs	r3, r0
 8004c0c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	005a      	lsls	r2, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	085b      	lsrs	r3, r3, #1
 8004c18:	18d2      	adds	r2, r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	0019      	movs	r1, r3
 8004c20:	0010      	movs	r0, r2
 8004c22:	f7fb fa71 	bl	8000108 <__udivsi3>
 8004c26:	0003      	movs	r3, r0
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	61bb      	str	r3, [r7, #24]
        break;
 8004c2c:	e014      	b.n	8004c58 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	085b      	lsrs	r3, r3, #1
 8004c34:	2280      	movs	r2, #128	; 0x80
 8004c36:	0252      	lsls	r2, r2, #9
 8004c38:	189a      	adds	r2, r3, r2
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	0019      	movs	r1, r3
 8004c40:	0010      	movs	r0, r2
 8004c42:	f7fb fa61 	bl	8000108 <__udivsi3>
 8004c46:	0003      	movs	r3, r0
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	61bb      	str	r3, [r7, #24]
        break;
 8004c4c:	e004      	b.n	8004c58 <UART_SetConfig+0x238>
      default:
        ret = HAL_ERROR;
 8004c4e:	2317      	movs	r3, #23
 8004c50:	18fb      	adds	r3, r7, r3
 8004c52:	2201      	movs	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]
        break;
 8004c56:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	2b0f      	cmp	r3, #15
 8004c5c:	d91b      	bls.n	8004c96 <UART_SetConfig+0x276>
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	4a4a      	ldr	r2, [pc, #296]	; (8004d8c <UART_SetConfig+0x36c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d817      	bhi.n	8004c96 <UART_SetConfig+0x276>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	200a      	movs	r0, #10
 8004c6c:	183b      	adds	r3, r7, r0
 8004c6e:	210f      	movs	r1, #15
 8004c70:	438a      	bics	r2, r1
 8004c72:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	085b      	lsrs	r3, r3, #1
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2207      	movs	r2, #7
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	b299      	uxth	r1, r3
 8004c80:	183b      	adds	r3, r7, r0
 8004c82:	183a      	adds	r2, r7, r0
 8004c84:	8812      	ldrh	r2, [r2, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	183a      	adds	r2, r7, r0
 8004c90:	8812      	ldrh	r2, [r2, #0]
 8004c92:	60da      	str	r2, [r3, #12]
 8004c94:	e082      	b.n	8004d9c <UART_SetConfig+0x37c>
    }
    else
    {
      ret = HAL_ERROR;
 8004c96:	2317      	movs	r3, #23
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	701a      	strb	r2, [r3, #0]
 8004c9e:	e07d      	b.n	8004d9c <UART_SetConfig+0x37c>
    }
  }
  else
  {
    switch (clocksource)
 8004ca0:	231f      	movs	r3, #31
 8004ca2:	18fb      	adds	r3, r7, r3
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d01b      	beq.n	8004ce2 <UART_SetConfig+0x2c2>
 8004caa:	dc02      	bgt.n	8004cb2 <UART_SetConfig+0x292>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d005      	beq.n	8004cbc <UART_SetConfig+0x29c>
 8004cb0:	e049      	b.n	8004d46 <UART_SetConfig+0x326>
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d024      	beq.n	8004d00 <UART_SetConfig+0x2e0>
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d035      	beq.n	8004d26 <UART_SetConfig+0x306>
 8004cba:	e044      	b.n	8004d46 <UART_SetConfig+0x326>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cbc:	f7fe f8fa 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 8004cc0:	0003      	movs	r3, r0
 8004cc2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	085a      	lsrs	r2, r3, #1
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	18d2      	adds	r2, r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	0010      	movs	r0, r2
 8004cd6:	f7fb fa17 	bl	8000108 <__udivsi3>
 8004cda:	0003      	movs	r3, r0
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	61bb      	str	r3, [r7, #24]
        break;
 8004ce0:	e036      	b.n	8004d50 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	085b      	lsrs	r3, r3, #1
 8004ce8:	4a29      	ldr	r2, [pc, #164]	; (8004d90 <UART_SetConfig+0x370>)
 8004cea:	189a      	adds	r2, r3, r2
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	0019      	movs	r1, r3
 8004cf2:	0010      	movs	r0, r2
 8004cf4:	f7fb fa08 	bl	8000108 <__udivsi3>
 8004cf8:	0003      	movs	r3, r0
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	61bb      	str	r3, [r7, #24]
        break;
 8004cfe:	e027      	b.n	8004d50 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d00:	f7fe f84e 	bl	8002da0 <HAL_RCC_GetSysClockFreq>
 8004d04:	0003      	movs	r3, r0
 8004d06:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	085a      	lsrs	r2, r3, #1
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	18d2      	adds	r2, r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	0019      	movs	r1, r3
 8004d18:	0010      	movs	r0, r2
 8004d1a:	f7fb f9f5 	bl	8000108 <__udivsi3>
 8004d1e:	0003      	movs	r3, r0
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	61bb      	str	r3, [r7, #24]
        break;
 8004d24:	e014      	b.n	8004d50 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	085b      	lsrs	r3, r3, #1
 8004d2c:	2280      	movs	r2, #128	; 0x80
 8004d2e:	0212      	lsls	r2, r2, #8
 8004d30:	189a      	adds	r2, r3, r2
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	0019      	movs	r1, r3
 8004d38:	0010      	movs	r0, r2
 8004d3a:	f7fb f9e5 	bl	8000108 <__udivsi3>
 8004d3e:	0003      	movs	r3, r0
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	61bb      	str	r3, [r7, #24]
        break;
 8004d44:	e004      	b.n	8004d50 <UART_SetConfig+0x330>
      default:
        ret = HAL_ERROR;
 8004d46:	2317      	movs	r3, #23
 8004d48:	18fb      	adds	r3, r7, r3
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	701a      	strb	r2, [r3, #0]
        break;
 8004d4e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	2b0f      	cmp	r3, #15
 8004d54:	d91e      	bls.n	8004d94 <UART_SetConfig+0x374>
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	4a0c      	ldr	r2, [pc, #48]	; (8004d8c <UART_SetConfig+0x36c>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d81a      	bhi.n	8004d94 <UART_SetConfig+0x374>
    {
      huart->Instance->BRR = usartdiv;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	60da      	str	r2, [r3, #12]
 8004d66:	e019      	b.n	8004d9c <UART_SetConfig+0x37c>
 8004d68:	efff69f3 	.word	0xefff69f3
 8004d6c:	ffffcfff 	.word	0xffffcfff
 8004d70:	fffff4ff 	.word	0xfffff4ff
 8004d74:	40013800 	.word	0x40013800
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	40004400 	.word	0x40004400
 8004d80:	40004800 	.word	0x40004800
 8004d84:	40004c00 	.word	0x40004c00
 8004d88:	00f42400 	.word	0x00f42400
 8004d8c:	0000ffff 	.word	0x0000ffff
 8004d90:	007a1200 	.word	0x007a1200
    }
    else
    {
      ret = HAL_ERROR;
 8004d94:	2317      	movs	r3, #23
 8004d96:	18fb      	adds	r3, r7, r3
 8004d98:	2201      	movs	r2, #1
 8004d9a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004da8:	2317      	movs	r3, #23
 8004daa:	18fb      	adds	r3, r7, r3
 8004dac:	781b      	ldrb	r3, [r3, #0]
}
 8004dae:	0018      	movs	r0, r3
 8004db0:	46bd      	mov	sp, r7
 8004db2:	b008      	add	sp, #32
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	46c0      	nop			; (mov r8, r8)

08004db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	d00b      	beq.n	8004de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	4a4a      	ldr	r2, [pc, #296]	; (8004efc <UART_AdvFeatureConfig+0x144>)
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	0019      	movs	r1, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	2202      	movs	r2, #2
 8004de8:	4013      	ands	r3, r2
 8004dea:	d00b      	beq.n	8004e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	4a43      	ldr	r2, [pc, #268]	; (8004f00 <UART_AdvFeatureConfig+0x148>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	0019      	movs	r1, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	2204      	movs	r2, #4
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d00b      	beq.n	8004e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	4a3b      	ldr	r2, [pc, #236]	; (8004f04 <UART_AdvFeatureConfig+0x14c>)
 8004e16:	4013      	ands	r3, r2
 8004e18:	0019      	movs	r1, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2a:	2208      	movs	r2, #8
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d00b      	beq.n	8004e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	4a34      	ldr	r2, [pc, #208]	; (8004f08 <UART_AdvFeatureConfig+0x150>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d00b      	beq.n	8004e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	4a2c      	ldr	r2, [pc, #176]	; (8004f0c <UART_AdvFeatureConfig+0x154>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	0019      	movs	r1, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	2220      	movs	r2, #32
 8004e70:	4013      	ands	r3, r2
 8004e72:	d00b      	beq.n	8004e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	4a25      	ldr	r2, [pc, #148]	; (8004f10 <UART_AdvFeatureConfig+0x158>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	0019      	movs	r1, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	2240      	movs	r2, #64	; 0x40
 8004e92:	4013      	ands	r3, r2
 8004e94:	d01d      	beq.n	8004ed2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	4a1d      	ldr	r2, [pc, #116]	; (8004f14 <UART_AdvFeatureConfig+0x15c>)
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	0019      	movs	r1, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eb2:	2380      	movs	r3, #128	; 0x80
 8004eb4:	035b      	lsls	r3, r3, #13
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d10b      	bne.n	8004ed2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4a15      	ldr	r2, [pc, #84]	; (8004f18 <UART_AdvFeatureConfig+0x160>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	0019      	movs	r1, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	2280      	movs	r2, #128	; 0x80
 8004ed8:	4013      	ands	r3, r2
 8004eda:	d00b      	beq.n	8004ef4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	4a0e      	ldr	r2, [pc, #56]	; (8004f1c <UART_AdvFeatureConfig+0x164>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  }
}
 8004ef4:	46c0      	nop			; (mov r8, r8)
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	b002      	add	sp, #8
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	fffdffff 	.word	0xfffdffff
 8004f00:	fffeffff 	.word	0xfffeffff
 8004f04:	fffbffff 	.word	0xfffbffff
 8004f08:	ffff7fff 	.word	0xffff7fff
 8004f0c:	ffffefff 	.word	0xffffefff
 8004f10:	ffffdfff 	.word	0xffffdfff
 8004f14:	ffefffff 	.word	0xffefffff
 8004f18:	ff9fffff 	.word	0xff9fffff
 8004f1c:	fff7ffff 	.word	0xfff7ffff

08004f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004f2e:	f7fb ffd7 	bl	8000ee0 <HAL_GetTick>
 8004f32:	0003      	movs	r3, r0
 8004f34:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d10d      	bne.n	8004f60 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	2380      	movs	r3, #128	; 0x80
 8004f48:	0399      	lsls	r1, r3, #14
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	4b16      	ldr	r3, [pc, #88]	; (8004fa8 <UART_CheckIdleState+0x88>)
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	0013      	movs	r3, r2
 8004f52:	2200      	movs	r2, #0
 8004f54:	f000 f82a 	bl	8004fac <UART_WaitOnFlagUntilTimeout>
 8004f58:	1e03      	subs	r3, r0, #0
 8004f5a:	d001      	beq.n	8004f60 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e01f      	b.n	8004fa0 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2204      	movs	r2, #4
 8004f68:	4013      	ands	r3, r2
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d10d      	bne.n	8004f8a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	03d9      	lsls	r1, r3, #15
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	4b0c      	ldr	r3, [pc, #48]	; (8004fa8 <UART_CheckIdleState+0x88>)
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	0013      	movs	r3, r2
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f000 f815 	bl	8004fac <UART_WaitOnFlagUntilTimeout>
 8004f82:	1e03      	subs	r3, r0, #0
 8004f84:	d001      	beq.n	8004f8a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e00a      	b.n	8004fa0 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2270      	movs	r2, #112	; 0x70
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	b004      	add	sp, #16
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	01ffffff 	.word	0x01ffffff

08004fac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	603b      	str	r3, [r7, #0]
 8004fb8:	1dfb      	adds	r3, r7, #7
 8004fba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fbc:	e05d      	b.n	800507a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	d05a      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc4:	f7fb ff8c 	bl	8000ee0 <HAL_GetTick>
 8004fc8:	0002      	movs	r2, r0
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d302      	bcc.n	8004fda <UART_WaitOnFlagUntilTimeout+0x2e>
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d11b      	bne.n	8005012 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	492f      	ldr	r1, [pc, #188]	; (80050a4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004fe6:	400a      	ands	r2, r1
 8004fe8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689a      	ldr	r2, [r3, #8]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	438a      	bics	r2, r1
 8004ff8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2270      	movs	r2, #112	; 0x70
 800500a:	2100      	movs	r1, #0
 800500c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e043      	b.n	800509a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2204      	movs	r2, #4
 800501a:	4013      	ands	r3, r2
 800501c:	d02d      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	2380      	movs	r3, #128	; 0x80
 8005026:	011b      	lsls	r3, r3, #4
 8005028:	401a      	ands	r2, r3
 800502a:	2380      	movs	r3, #128	; 0x80
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	429a      	cmp	r2, r3
 8005030:	d123      	bne.n	800507a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2280      	movs	r2, #128	; 0x80
 8005038:	0112      	lsls	r2, r2, #4
 800503a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4917      	ldr	r1, [pc, #92]	; (80050a4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8005048:	400a      	ands	r2, r1
 800504a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2101      	movs	r1, #1
 8005058:	438a      	bics	r2, r1
 800505a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2220      	movs	r2, #32
 8005066:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2270      	movs	r2, #112	; 0x70
 8005072:	2100      	movs	r1, #0
 8005074:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e00f      	b.n	800509a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	4013      	ands	r3, r2
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	425a      	negs	r2, r3
 800508a:	4153      	adcs	r3, r2
 800508c:	b2db      	uxtb	r3, r3
 800508e:	001a      	movs	r2, r3
 8005090:	1dfb      	adds	r3, r7, #7
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d092      	beq.n	8004fbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	0018      	movs	r0, r3
 800509c:	46bd      	mov	sp, r7
 800509e:	b004      	add	sp, #16
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	46c0      	nop			; (mov r8, r8)
 80050a4:	fffffe5f 	.word	0xfffffe5f

080050a8 <_ZN5ClockC1Eb>:
#include <app/Clock.h>

Clock::Clock(bool nbrWatchPtr)
 80050a8:	b590      	push	{r4, r7, lr}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	000a      	movs	r2, r1
 80050b2:	1cfb      	adds	r3, r7, #3
 80050b4:	701a      	strb	r2, [r3, #0]
 80050b6:	4a21      	ldr	r2, [pc, #132]	; (800513c <_ZN5ClockC1Eb+0x94>)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	601a      	str	r2, [r3, #0]
{
	for(uint8_t i=0; i<MAX_WATCHPOINTER; i++)
 80050bc:	230f      	movs	r3, #15
 80050be:	18fb      	adds	r3, r7, r3
 80050c0:	2200      	movs	r2, #0
 80050c2:	701a      	strb	r2, [r3, #0]
 80050c4:	230f      	movs	r3, #15
 80050c6:	18fb      	adds	r3, r7, r3
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d815      	bhi.n	80050fa <_ZN5ClockC1Eb+0x52>
	{
		_watchPtr[i] = new WatchPointer();
 80050ce:	2048      	movs	r0, #72	; 0x48
 80050d0:	f004 ff2b 	bl	8009f2a <_Znwj>
 80050d4:	0003      	movs	r3, r0
 80050d6:	001c      	movs	r4, r3
 80050d8:	0020      	movs	r0, r4
 80050da:	f001 fc77 	bl	80069cc <_ZN12WatchPointerC1Ev>
 80050de:	210f      	movs	r1, #15
 80050e0:	187b      	adds	r3, r7, r1
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	18d3      	adds	r3, r2, r3
 80050ea:	3304      	adds	r3, #4
 80050ec:	601c      	str	r4, [r3, #0]
	for(uint8_t i=0; i<MAX_WATCHPOINTER; i++)
 80050ee:	187b      	adds	r3, r7, r1
 80050f0:	781a      	ldrb	r2, [r3, #0]
 80050f2:	187b      	adds	r3, r7, r1
 80050f4:	3201      	adds	r2, #1
 80050f6:	701a      	strb	r2, [r3, #0]
 80050f8:	e7e4      	b.n	80050c4 <_ZN5ClockC1Eb+0x1c>
	}

	//False -> 2 watch pointers
	//True -> 3 watch pointers
	if(nbrWatchPtr == false)
 80050fa:	1cfb      	adds	r3, r7, #3
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	2201      	movs	r2, #1
 8005100:	4053      	eors	r3, r2
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d010      	beq.n	800512a <_ZN5ClockC1Eb+0x82>
	{
		delete _watchPtr[2];
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d008      	beq.n	8005122 <_ZN5ClockC1Eb+0x7a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	3304      	adds	r3, #4
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	0010      	movs	r0, r2
 8005120:	4798      	blx	r3
		nbrWatchPointer = 2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	741a      	strb	r2, [r3, #16]
 8005128:	e002      	b.n	8005130 <_ZN5ClockC1Eb+0x88>
	}
	else
	{
		nbrWatchPointer = 3;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2203      	movs	r2, #3
 800512e:	741a      	strb	r2, [r3, #16]
	}
}
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	0018      	movs	r0, r3
 8005134:	46bd      	mov	sp, r7
 8005136:	b005      	add	sp, #20
 8005138:	bd90      	pop	{r4, r7, pc}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	0800b23c 	.word	0x0800b23c

08005140 <_ZN5ClockD1Ev>:

Clock::~Clock()
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	4a03      	ldr	r2, [pc, #12]	; (8005158 <_ZN5ClockD1Ev+0x18>)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	601a      	str	r2, [r3, #0]
{}
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	0018      	movs	r0, r3
 8005152:	46bd      	mov	sp, r7
 8005154:	b002      	add	sp, #8
 8005156:	bd80      	pop	{r7, pc}
 8005158:	0800b23c 	.word	0x0800b23c

0800515c <_ZN5ClockD0Ev>:
Clock::~Clock()
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
{}
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	0018      	movs	r0, r3
 8005168:	f7ff ffea 	bl	8005140 <_ZN5ClockD1Ev>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2114      	movs	r1, #20
 8005170:	0018      	movs	r0, r3
 8005172:	f004 fed6 	bl	8009f22 <_ZdlPvj>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	0018      	movs	r0, r3
 800517a:	46bd      	mov	sp, r7
 800517c:	b002      	add	sp, #8
 800517e:	bd80      	pop	{r7, pc}

08005180 <_ZN5Clock15getWatchPointerEi>:

WatchPointer* Clock::getWatchPointer(int index)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
	if(index < nbrWatchPointer)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	7c1b      	ldrb	r3, [r3, #16]
 800518e:	001a      	movs	r2, r3
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	4293      	cmp	r3, r2
 8005194:	da06      	bge.n	80051a4 <_ZN5Clock15getWatchPointerEi+0x24>
	{
		return _watchPtr[index];
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	18d3      	adds	r3, r2, r3
 800519e:	3304      	adds	r3, #4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	e001      	b.n	80051a8 <_ZN5Clock15getWatchPointerEi+0x28>
	}
	else
	{
		Error_Handler();
 80051a4:	f7fb fbba 	bl	800091c <Error_Handler>
	}
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	b002      	add	sp, #8
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <_ZNK7XFEvent12getEventTypeEv>:

    /** \brief Returns the type of the event.
     *
     * Can be used to distinguish between an event or a timeout.
     */
    inline XFEventType getEventType() const { return _eventType; }
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	791b      	ldrb	r3, [r3, #4]
 80051bc:	b25b      	sxtb	r3, r3
 80051be:	0018      	movs	r0, r3
 80051c0:	46bd      	mov	sp, r7
 80051c2:	b002      	add	sp, #8
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <_ZNK7XFEvent5getIdEv>:
    /** \brief Sets pointer to behavioral class (see #_pBehavior).
     * Sets the behavior in which the event should be executed.
     */
    inline void setBehavior(interface::XFReactive * pBehavior) { _pBehavior = pBehavior; }

    inline int getId() const { return _id; }		///< Returns #_id identifying the event in the behaviors context.
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b082      	sub	sp, #8
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	0018      	movs	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b002      	add	sp, #8
 80051d8:	bd80      	pop	{r7, pc}

080051da <_ZN13XFEventStatusC1ENS_12eEventStatusE>:
	/**
	 * Constructor
	 *
	 * \param eventStatus Initial value of the event status.
	 */
    XFEventStatus(eEventStatus eventStatus = Unknown) : _status(eventStatus) {}
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
 80051e2:	000a      	movs	r2, r1
 80051e4:	1cfb      	adds	r3, r7, #3
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	1cfa      	adds	r2, r7, #3
 80051ec:	7812      	ldrb	r2, [r2, #0]
 80051ee:	701a      	strb	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	0018      	movs	r0, r3
 80051f4:	46bd      	mov	sp, r7
 80051f6:	b002      	add	sp, #8
 80051f8:	bd80      	pop	{r7, pc}

080051fa <_ZN10XFBehavior15scheduleTimeoutEii>:
     *
     * Will work only if the current event is of type IXFEvent::Timeout.
     */
    const XFTimeout * getCurrentTimeout();

    inline void scheduleTimeout(int timeoutId, int interval) { getDispatcher()->scheduleTimeout(timeoutId, interval, this); }	///< @brief Schedules a timeout for this state machine.
 80051fa:	b590      	push	{r4, r7, lr}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	60f8      	str	r0, [r7, #12]
 8005202:	60b9      	str	r1, [r7, #8]
 8005204:	607a      	str	r2, [r7, #4]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	0018      	movs	r0, r3
 800520a:	f002 f99e 	bl	800754a <_ZN10XFBehavior13getDispatcherEv>
 800520e:	6803      	ldr	r3, [r0, #0]
 8005210:	3318      	adds	r3, #24
 8005212:	681c      	ldr	r4, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	47a0      	blx	r4
 800521c:	46c0      	nop			; (mov r8, r8)
 800521e:	46bd      	mov	sp, r7
 8005220:	b005      	add	sp, #20
 8005222:	bd90      	pop	{r4, r7, pc}

08005224 <_ZN10ControllerC1Ev>:
#include "event/evCanIrq.h"
#include "event/evFlagTrigger.h"
#include "event/evTimeTrigger.h"
#include "Core/Inc/main.h"

Controller::Controller()
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2100      	movs	r1, #0
 8005230:	0018      	movs	r0, r3
 8005232:	f002 f89d 	bl	8007370 <_ZN10XFBehaviorC1Eb>
 8005236:	4a0c      	ldr	r2, [pc, #48]	; (8005268 <_ZN10ControllerC1Ev+0x44>)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	601a      	str	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a0b      	ldr	r2, [pc, #44]	; (800526c <_ZN10ControllerC1Ev+0x48>)
 8005240:	6812      	ldr	r2, [r2, #0]
 8005242:	641a      	str	r2, [r3, #64]	; 0x40
{
	_currentState = STATE_INIT;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	224a      	movs	r2, #74	; 0x4a
 8005248:	2100      	movs	r1, #0
 800524a:	5499      	strb	r1, [r3, r2]

	test = true;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	223b      	movs	r2, #59	; 0x3b
 8005250:	2101      	movs	r1, #1
 8005252:	5499      	strb	r1, [r3, r2]

	//ONLY FOR TEST
	nbrWatchPtrClk = 0b00010110;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2245      	movs	r2, #69	; 0x45
 8005258:	2116      	movs	r1, #22
 800525a:	5499      	strb	r1, [r3, r2]
}
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	0018      	movs	r0, r3
 8005260:	46bd      	mov	sp, r7
 8005262:	b002      	add	sp, #8
 8005264:	bd80      	pop	{r7, pc}
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	0800b2fc 	.word	0x0800b2fc
 800526c:	0800b064 	.word	0x0800b064

08005270 <_ZN10ControllerD1Ev>:

Controller::~Controller()
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	4a05      	ldr	r2, [pc, #20]	; (8005290 <_ZN10ControllerD1Ev+0x20>)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	0018      	movs	r0, r3
 8005282:	f002 f8c5 	bl	8007410 <_ZN10XFBehaviorD1Ev>
{}
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	0018      	movs	r0, r3
 800528a:	46bd      	mov	sp, r7
 800528c:	b002      	add	sp, #8
 800528e:	bd80      	pop	{r7, pc}
 8005290:	0800b2fc 	.word	0x0800b2fc

08005294 <_ZN10ControllerD0Ev>:
Controller::~Controller()
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
{}
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	0018      	movs	r0, r3
 80052a0:	f7ff ffe6 	bl	8005270 <_ZN10ControllerD1Ev>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	214c      	movs	r1, #76	; 0x4c
 80052a8:	0018      	movs	r0, r3
 80052aa:	f004 fe3a 	bl	8009f22 <_ZdlPvj>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b002      	add	sp, #8
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <__tcf_0>:

//Singleton pattern
//Return the reference of the singleton
Controller* Controller::getInstance()
{
	static Controller _controller;
 80052b8:	b580      	push	{r7, lr}
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	4b02      	ldr	r3, [pc, #8]	; (80052c8 <__tcf_0+0x10>)
 80052be:	0018      	movs	r0, r3
 80052c0:	f7ff ffd6 	bl	8005270 <_ZN10ControllerD1Ev>
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	20000094 	.word	0x20000094

080052cc <_ZN10Controller11getInstanceEv>:
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
	static Controller _controller;
 80052d0:	4b09      	ldr	r3, [pc, #36]	; (80052f8 <_ZN10Controller11getInstanceEv+0x2c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2201      	movs	r2, #1
 80052d6:	4013      	ands	r3, r2
 80052d8:	d10a      	bne.n	80052f0 <_ZN10Controller11getInstanceEv+0x24>
 80052da:	4b08      	ldr	r3, [pc, #32]	; (80052fc <_ZN10Controller11getInstanceEv+0x30>)
 80052dc:	0018      	movs	r0, r3
 80052de:	f7ff ffa1 	bl	8005224 <_ZN10ControllerC1Ev>
 80052e2:	4b05      	ldr	r3, [pc, #20]	; (80052f8 <_ZN10Controller11getInstanceEv+0x2c>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	4b05      	ldr	r3, [pc, #20]	; (8005300 <_ZN10Controller11getInstanceEv+0x34>)
 80052ea:	0018      	movs	r0, r3
 80052ec:	f004 fe7a 	bl	8009fe4 <atexit>
	return &_controller;
 80052f0:	4b02      	ldr	r3, [pc, #8]	; (80052fc <_ZN10Controller11getInstanceEv+0x30>)
}
 80052f2:	0018      	movs	r0, r3
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	200000e0 	.word	0x200000e0
 80052fc:	20000094 	.word	0x20000094
 8005300:	080052b9 	.word	0x080052b9

08005304 <_ZN10Controller11intitializeEv>:

void Controller::intitialize()
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
}
 800530c:	46c0      	nop			; (mov r8, r8)
 800530e:	46bd      	mov	sp, r7
 8005310:	b002      	add	sp, #8
 8005312:	bd80      	pop	{r7, pc}

08005314 <_ZN10Controller5startEv>:

void Controller::start()
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
	startBehavior();
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3308      	adds	r3, #8
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	0010      	movs	r0, r2
 8005328:	4798      	blx	r3
}
 800532a:	46c0      	nop			; (mov r8, r8)
 800532c:	46bd      	mov	sp, r7
 800532e:	b002      	add	sp, #8
 8005330:	bd80      	pop	{r7, pc}

08005332 <_ZN10Controller8onIrqSPIEv>:

void Controller::onIrqSPI()
{
 8005332:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
	GEN(evSpiIrq());
 800533a:	687d      	ldr	r5, [r7, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	330c      	adds	r3, #12
 8005342:	681c      	ldr	r4, [r3, #0]
 8005344:	2014      	movs	r0, #20
 8005346:	f004 fdf0 	bl	8009f2a <_Znwj>
 800534a:	0003      	movs	r3, r0
 800534c:	001e      	movs	r6, r3
 800534e:	0030      	movs	r0, r6
 8005350:	f001 ff3e 	bl	80071d0 <_ZN8evSpiIrqC1Ev>
 8005354:	0031      	movs	r1, r6
 8005356:	0028      	movs	r0, r5
 8005358:	47a0      	blx	r4
}
 800535a:	46c0      	nop			; (mov r8, r8)
 800535c:	46bd      	mov	sp, r7
 800535e:	b003      	add	sp, #12
 8005360:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005364 <_ZN10Controller8onIrqCANEv>:

void Controller::onIrqCAN()
{
 8005364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &myRxMessage, buffer_CAN_rx);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3333      	adds	r3, #51	; 0x33
 8005370:	4a0c      	ldr	r2, [pc, #48]	; (80053a4 <_ZN10Controller8onIrqCANEv+0x40>)
 8005372:	480d      	ldr	r0, [pc, #52]	; (80053a8 <_ZN10Controller8onIrqCANEv+0x44>)
 8005374:	2100      	movs	r1, #0
 8005376:	f7fc f8d2 	bl	800151e <HAL_CAN_GetRxMessage>
	GEN(evCanIrq());
 800537a:	687d      	ldr	r5, [r7, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	330c      	adds	r3, #12
 8005382:	681c      	ldr	r4, [r3, #0]
 8005384:	2014      	movs	r0, #20
 8005386:	f004 fdd0 	bl	8009f2a <_Znwj>
 800538a:	0003      	movs	r3, r0
 800538c:	001e      	movs	r6, r3
 800538e:	0030      	movs	r0, r6
 8005390:	f001 fe3e 	bl	8007010 <_ZN8evCanIrqC1Ev>
 8005394:	0031      	movs	r1, r6
 8005396:	0028      	movs	r0, r5
 8005398:	47a0      	blx	r4
}
 800539a:	46c0      	nop			; (mov r8, r8)
 800539c:	46bd      	mov	sp, r7
 800539e:	b003      	add	sp, #12
 80053a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	20000244 	.word	0x20000244
 80053a8:	2000021c 	.word	0x2000021c

080053ac <_ZN10Controller13readDIPSwitchEv>:

void Controller::readDIPSwitch()
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	//Read DIP switchs used for the processor address
	// |= <=> XOR
	myAddress |= HAL_GPIO_ReadPin(SW_4_GPIO_Port, SW_4_Pin) << 4;
 80053b4:	4b30      	ldr	r3, [pc, #192]	; (8005478 <_ZN10Controller13readDIPSwitchEv+0xcc>)
 80053b6:	2108      	movs	r1, #8
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7fd f83b 	bl	8002434 <HAL_GPIO_ReadPin>
 80053be:	0003      	movs	r3, r0
 80053c0:	0119      	lsls	r1, r3, #4
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2244      	movs	r2, #68	; 0x44
 80053c6:	5c9b      	ldrb	r3, [r3, r2]
 80053c8:	b25a      	sxtb	r2, r3
 80053ca:	b24b      	sxtb	r3, r1
 80053cc:	4313      	orrs	r3, r2
 80053ce:	b25b      	sxtb	r3, r3
 80053d0:	b2d9      	uxtb	r1, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2244      	movs	r2, #68	; 0x44
 80053d6:	5499      	strb	r1, [r3, r2]
	myAddress |= HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) << 3;
 80053d8:	2390      	movs	r3, #144	; 0x90
 80053da:	05db      	lsls	r3, r3, #23
 80053dc:	2101      	movs	r1, #1
 80053de:	0018      	movs	r0, r3
 80053e0:	f7fd f828 	bl	8002434 <HAL_GPIO_ReadPin>
 80053e4:	0003      	movs	r3, r0
 80053e6:	00d9      	lsls	r1, r3, #3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2244      	movs	r2, #68	; 0x44
 80053ec:	5c9b      	ldrb	r3, [r3, r2]
 80053ee:	b25a      	sxtb	r2, r3
 80053f0:	b24b      	sxtb	r3, r1
 80053f2:	4313      	orrs	r3, r2
 80053f4:	b25b      	sxtb	r3, r3
 80053f6:	b2d9      	uxtb	r1, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2244      	movs	r2, #68	; 0x44
 80053fc:	5499      	strb	r1, [r3, r2]
	myAddress |= HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) << 2;
 80053fe:	2390      	movs	r3, #144	; 0x90
 8005400:	05db      	lsls	r3, r3, #23
 8005402:	2102      	movs	r1, #2
 8005404:	0018      	movs	r0, r3
 8005406:	f7fd f815 	bl	8002434 <HAL_GPIO_ReadPin>
 800540a:	0003      	movs	r3, r0
 800540c:	0099      	lsls	r1, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2244      	movs	r2, #68	; 0x44
 8005412:	5c9b      	ldrb	r3, [r3, r2]
 8005414:	b25a      	sxtb	r2, r3
 8005416:	b24b      	sxtb	r3, r1
 8005418:	4313      	orrs	r3, r2
 800541a:	b25b      	sxtb	r3, r3
 800541c:	b2d9      	uxtb	r1, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2244      	movs	r2, #68	; 0x44
 8005422:	5499      	strb	r1, [r3, r2]
	myAddress |= HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) << 1;
 8005424:	2390      	movs	r3, #144	; 0x90
 8005426:	05db      	lsls	r3, r3, #23
 8005428:	2104      	movs	r1, #4
 800542a:	0018      	movs	r0, r3
 800542c:	f7fd f802 	bl	8002434 <HAL_GPIO_ReadPin>
 8005430:	0003      	movs	r3, r0
 8005432:	0059      	lsls	r1, r3, #1
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2244      	movs	r2, #68	; 0x44
 8005438:	5c9b      	ldrb	r3, [r3, r2]
 800543a:	b25a      	sxtb	r2, r3
 800543c:	b24b      	sxtb	r3, r1
 800543e:	4313      	orrs	r3, r2
 8005440:	b25b      	sxtb	r3, r3
 8005442:	b2d9      	uxtb	r1, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2244      	movs	r2, #68	; 0x44
 8005448:	5499      	strb	r1, [r3, r2]
	myAddress |= HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin) << 0;
 800544a:	2390      	movs	r3, #144	; 0x90
 800544c:	05db      	lsls	r3, r3, #23
 800544e:	2108      	movs	r1, #8
 8005450:	0018      	movs	r0, r3
 8005452:	f7fc ffef 	bl	8002434 <HAL_GPIO_ReadPin>
 8005456:	0003      	movs	r3, r0
 8005458:	0019      	movs	r1, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2244      	movs	r2, #68	; 0x44
 800545e:	5c9b      	ldrb	r3, [r3, r2]
 8005460:	b25a      	sxtb	r2, r3
 8005462:	b24b      	sxtb	r3, r1
 8005464:	4313      	orrs	r3, r2
 8005466:	b25b      	sxtb	r3, r3
 8005468:	b2d9      	uxtb	r1, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2244      	movs	r2, #68	; 0x44
 800546e:	5499      	strb	r1, [r3, r2]
}
 8005470:	46c0      	nop			; (mov r8, r8)
 8005472:	46bd      	mov	sp, r7
 8005474:	b002      	add	sp, #8
 8005476:	bd80      	pop	{r7, pc}
 8005478:	48001400 	.word	0x48001400

0800547c <_ZN10Controller20initializeMotorsGPIOEv>:

void Controller::initializeMotorsGPIO()
{
 800547c:	b590      	push	{r4, r7, lr}
 800547e:	b087      	sub	sp, #28
 8005480:	af04      	add	r7, sp, #16
 8005482:	6078      	str	r0, [r7, #4]
	//False -> 2 watch pointers
	//True -> 3 watch pointers
	_clock[0] = new Clock((nbrWatchPtrClk & 0b00000001)); //2
 8005484:	2014      	movs	r0, #20
 8005486:	f004 fd50 	bl	8009f2a <_Znwj>
 800548a:	0003      	movs	r3, r0
 800548c:	001c      	movs	r4, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2245      	movs	r2, #69	; 0x45
 8005492:	5c9b      	ldrb	r3, [r3, r2]
 8005494:	001a      	movs	r2, r3
 8005496:	2301      	movs	r3, #1
 8005498:	4013      	ands	r3, r2
 800549a:	1e5a      	subs	r2, r3, #1
 800549c:	4193      	sbcs	r3, r2
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	0019      	movs	r1, r3
 80054a2:	0020      	movs	r0, r4
 80054a4:	f7ff fe00 	bl	80050a8 <_ZN5ClockC1Eb>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	611c      	str	r4, [r3, #16]
	_clock[1] = new Clock((nbrWatchPtrClk & 0b00000010) >> 1); //3
 80054ac:	2014      	movs	r0, #20
 80054ae:	f004 fd3c 	bl	8009f2a <_Znwj>
 80054b2:	0003      	movs	r3, r0
 80054b4:	001c      	movs	r4, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2245      	movs	r2, #69	; 0x45
 80054ba:	5c9b      	ldrb	r3, [r3, r2]
 80054bc:	001a      	movs	r2, r3
 80054be:	2302      	movs	r3, #2
 80054c0:	4013      	ands	r3, r2
 80054c2:	1e5a      	subs	r2, r3, #1
 80054c4:	4193      	sbcs	r3, r2
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	0019      	movs	r1, r3
 80054ca:	0020      	movs	r0, r4
 80054cc:	f7ff fdec 	bl	80050a8 <_ZN5ClockC1Eb>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	615c      	str	r4, [r3, #20]
	_clock[2] = new Clock((nbrWatchPtrClk & 0b00000100) >> 2); //3
 80054d4:	2014      	movs	r0, #20
 80054d6:	f004 fd28 	bl	8009f2a <_Znwj>
 80054da:	0003      	movs	r3, r0
 80054dc:	001c      	movs	r4, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2245      	movs	r2, #69	; 0x45
 80054e2:	5c9b      	ldrb	r3, [r3, r2]
 80054e4:	001a      	movs	r2, r3
 80054e6:	2304      	movs	r3, #4
 80054e8:	4013      	ands	r3, r2
 80054ea:	1e5a      	subs	r2, r3, #1
 80054ec:	4193      	sbcs	r3, r2
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	0019      	movs	r1, r3
 80054f2:	0020      	movs	r0, r4
 80054f4:	f7ff fdd8 	bl	80050a8 <_ZN5ClockC1Eb>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	619c      	str	r4, [r3, #24]
	_clock[3] = new Clock((nbrWatchPtrClk & 0b00001000) >> 3); //2
 80054fc:	2014      	movs	r0, #20
 80054fe:	f004 fd14 	bl	8009f2a <_Znwj>
 8005502:	0003      	movs	r3, r0
 8005504:	001c      	movs	r4, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2245      	movs	r2, #69	; 0x45
 800550a:	5c9b      	ldrb	r3, [r3, r2]
 800550c:	001a      	movs	r2, r3
 800550e:	2308      	movs	r3, #8
 8005510:	4013      	ands	r3, r2
 8005512:	1e5a      	subs	r2, r3, #1
 8005514:	4193      	sbcs	r3, r2
 8005516:	b2db      	uxtb	r3, r3
 8005518:	0019      	movs	r1, r3
 800551a:	0020      	movs	r0, r4
 800551c:	f7ff fdc4 	bl	80050a8 <_ZN5ClockC1Eb>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	61dc      	str	r4, [r3, #28]
	_clock[4] = new Clock((nbrWatchPtrClk & 0b00010000) >> 4); //3
 8005524:	2014      	movs	r0, #20
 8005526:	f004 fd00 	bl	8009f2a <_Znwj>
 800552a:	0003      	movs	r3, r0
 800552c:	001c      	movs	r4, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2245      	movs	r2, #69	; 0x45
 8005532:	5c9b      	ldrb	r3, [r3, r2]
 8005534:	001a      	movs	r2, r3
 8005536:	2310      	movs	r3, #16
 8005538:	4013      	ands	r3, r2
 800553a:	1e5a      	subs	r2, r3, #1
 800553c:	4193      	sbcs	r3, r2
 800553e:	b2db      	uxtb	r3, r3
 8005540:	0019      	movs	r1, r3
 8005542:	0020      	movs	r0, r4
 8005544:	f7ff fdb0 	bl	80050a8 <_ZN5ClockC1Eb>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	621c      	str	r4, [r3, #32]
	_clock[5] = new Clock((nbrWatchPtrClk & 0b00100000) >> 5); //2
 800554c:	2014      	movs	r0, #20
 800554e:	f004 fcec 	bl	8009f2a <_Znwj>
 8005552:	0003      	movs	r3, r0
 8005554:	001c      	movs	r4, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2245      	movs	r2, #69	; 0x45
 800555a:	5c9b      	ldrb	r3, [r3, r2]
 800555c:	001a      	movs	r2, r3
 800555e:	2320      	movs	r3, #32
 8005560:	4013      	ands	r3, r2
 8005562:	1e5a      	subs	r2, r3, #1
 8005564:	4193      	sbcs	r3, r2
 8005566:	b2db      	uxtb	r3, r3
 8005568:	0019      	movs	r1, r3
 800556a:	0020      	movs	r0, r4
 800556c:	f7ff fd9c 	bl	80050a8 <_ZN5ClockC1Eb>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	625c      	str	r4, [r3, #36]	; 0x24

	//Pin nbr --> see schematic, 0..15
	//Motor 1 -> biaxes
	_clock[0]->getWatchPointer(0)->initGPIO(M1_Ah_GPIO_Port, M1_Ah_Pin,
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	2100      	movs	r1, #0
 800557a:	0018      	movs	r0, r3
 800557c:	f7ff fe00 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005580:	0004      	movs	r4, r0
 8005582:	489a      	ldr	r0, [pc, #616]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005584:	2380      	movs	r3, #128	; 0x80
 8005586:	009a      	lsls	r2, r3, #2
 8005588:	4998      	ldr	r1, [pc, #608]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 800558a:	2380      	movs	r3, #128	; 0x80
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	9302      	str	r3, [sp, #8]
 8005590:	4b96      	ldr	r3, [pc, #600]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005592:	9301      	str	r3, [sp, #4]
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	0003      	movs	r3, r0
 800559c:	0020      	movs	r0, r4
 800559e:	f001 fa5d 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M1_Bh_GPIO_Port, M1_Bh_Pin,
											M1_Ch_GPIO_Port, M1_Ch_Pin);
	_clock[0]->getWatchPointer(1)->initGPIO(M1_Am_GPIO_Port, M1_Am_Pin,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2101      	movs	r1, #1
 80055a8:	0018      	movs	r0, r3
 80055aa:	f7ff fde9 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80055ae:	0004      	movs	r4, r0
 80055b0:	488f      	ldr	r0, [pc, #572]	; (80057f0 <_ZN10Controller20initializeMotorsGPIOEv+0x374>)
 80055b2:	2380      	movs	r3, #128	; 0x80
 80055b4:	01da      	lsls	r2, r3, #7
 80055b6:	498e      	ldr	r1, [pc, #568]	; (80057f0 <_ZN10Controller20initializeMotorsGPIOEv+0x374>)
 80055b8:	2380      	movs	r3, #128	; 0x80
 80055ba:	005b      	lsls	r3, r3, #1
 80055bc:	9302      	str	r3, [sp, #8]
 80055be:	4b8b      	ldr	r3, [pc, #556]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80055c0:	9301      	str	r3, [sp, #4]
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	021b      	lsls	r3, r3, #8
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	0003      	movs	r3, r0
 80055ca:	0020      	movs	r0, r4
 80055cc:	f001 fa46 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M1_Bm_GPIO_Port, M1_Bm_Pin,
											M1_Cm_GPIO_Port, M1_Cm_Pin);
	//Motor 2 -> triaxes
	_clock[1]->getWatchPointer(0)->initGPIO(M2_Ah_GPIO_Port, M2_Ah_Pin,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	2100      	movs	r1, #0
 80055d6:	0018      	movs	r0, r3
 80055d8:	f7ff fdd2 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80055dc:	0004      	movs	r4, r0
 80055de:	4885      	ldr	r0, [pc, #532]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 80055e0:	2380      	movs	r3, #128	; 0x80
 80055e2:	021a      	lsls	r2, r3, #8
 80055e4:	4981      	ldr	r1, [pc, #516]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80055e6:	2380      	movs	r3, #128	; 0x80
 80055e8:	9302      	str	r3, [sp, #8]
 80055ea:	4b82      	ldr	r3, [pc, #520]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 80055ec:	9301      	str	r3, [sp, #4]
 80055ee:	2340      	movs	r3, #64	; 0x40
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	0003      	movs	r3, r0
 80055f4:	0020      	movs	r0, r4
 80055f6:	f001 fa31 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M2_Bh_GPIO_Port, M2_Bh_Pin,
											M2_Ch_GPIO_Port, M2_Ch_Pin);
	_clock[1]->getWatchPointer(1)->initGPIO(M2_Am_GPIO_Port, M2_Am_Pin,
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	2101      	movs	r1, #1
 8005600:	0018      	movs	r0, r3
 8005602:	f7ff fdbd 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005606:	0004      	movs	r4, r0
 8005608:	487a      	ldr	r0, [pc, #488]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 800560a:	2380      	movs	r3, #128	; 0x80
 800560c:	005a      	lsls	r2, r3, #1
 800560e:	4979      	ldr	r1, [pc, #484]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 8005610:	2380      	movs	r3, #128	; 0x80
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	9302      	str	r3, [sp, #8]
 8005616:	2390      	movs	r3, #144	; 0x90
 8005618:	05db      	lsls	r3, r3, #23
 800561a:	9301      	str	r3, [sp, #4]
 800561c:	2380      	movs	r3, #128	; 0x80
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	0003      	movs	r3, r0
 8005624:	0020      	movs	r0, r4
 8005626:	f001 fa19 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M2_Bm_GPIO_Port, M2_Bm_Pin,
											M2_Cm_GPIO_Port, M2_Cm_Pin);
	_clock[1]->getWatchPointer(2)->initGPIO(M2_As_GPIO_Port, M2_As_Pin,
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	2102      	movs	r1, #2
 8005630:	0018      	movs	r0, r3
 8005632:	f7ff fda5 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005636:	0004      	movs	r4, r0
 8005638:	486c      	ldr	r0, [pc, #432]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 800563a:	2380      	movs	r3, #128	; 0x80
 800563c:	015a      	lsls	r2, r3, #5
 800563e:	496b      	ldr	r1, [pc, #428]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005640:	2380      	movs	r3, #128	; 0x80
 8005642:	01db      	lsls	r3, r3, #7
 8005644:	9302      	str	r3, [sp, #8]
 8005646:	4b69      	ldr	r3, [pc, #420]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005648:	9301      	str	r3, [sp, #4]
 800564a:	2380      	movs	r3, #128	; 0x80
 800564c:	019b      	lsls	r3, r3, #6
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	0003      	movs	r3, r0
 8005652:	0020      	movs	r0, r4
 8005654:	f001 fa02 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M2_Bs_GPIO_Port, M2_Bs_Pin,
											M2_Cs_GPIO_Port, M2_Cs_Pin);

	//Motor 3 -> triaxes
	_clock[2]->getWatchPointer(0)->initGPIO(M3_Ah_GPIO_Port, M3_Ah_Pin,
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	2100      	movs	r1, #0
 800565e:	0018      	movs	r0, r3
 8005660:	f7ff fd8e 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005664:	0004      	movs	r4, r0
 8005666:	4863      	ldr	r0, [pc, #396]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 8005668:	2380      	movs	r3, #128	; 0x80
 800566a:	011a      	lsls	r2, r3, #4
 800566c:	4961      	ldr	r1, [pc, #388]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 800566e:	2301      	movs	r3, #1
 8005670:	9302      	str	r3, [sp, #8]
 8005672:	4b5e      	ldr	r3, [pc, #376]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	2380      	movs	r3, #128	; 0x80
 8005678:	015b      	lsls	r3, r3, #5
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	0003      	movs	r3, r0
 800567e:	0020      	movs	r0, r4
 8005680:	f001 f9ec 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M3_Bh_GPIO_Port, M3_Bh_Pin,
											M3_Ch_GPIO_Port, M3_Ch_Pin);
	_clock[2]->getWatchPointer(1)->initGPIO(M3_Am_GPIO_Port, M3_Am_Pin,
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	2101      	movs	r1, #1
 800568a:	0018      	movs	r0, r3
 800568c:	f7ff fd78 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005690:	4a56      	ldr	r2, [pc, #344]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005692:	4956      	ldr	r1, [pc, #344]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 8005694:	2308      	movs	r3, #8
 8005696:	9302      	str	r3, [sp, #8]
 8005698:	4b54      	ldr	r3, [pc, #336]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	2304      	movs	r3, #4
 800569e:	9300      	str	r3, [sp, #0]
 80056a0:	0013      	movs	r3, r2
 80056a2:	2202      	movs	r2, #2
 80056a4:	f001 f9da 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M3_Bm_GPIO_Port, M3_Bm_Pin,
											M3_Cm_GPIO_Port, M3_Cm_Pin);
	_clock[2]->getWatchPointer(2)->initGPIO(M3_As_GPIO_Port, M3_As_Pin,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	2102      	movs	r1, #2
 80056ae:	0018      	movs	r0, r3
 80056b0:	f7ff fd66 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80056b4:	2390      	movs	r3, #144	; 0x90
 80056b6:	05da      	lsls	r2, r3, #23
 80056b8:	494f      	ldr	r1, [pc, #316]	; (80057f8 <_ZN10Controller20initializeMotorsGPIOEv+0x37c>)
 80056ba:	2380      	movs	r3, #128	; 0x80
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	9302      	str	r3, [sp, #8]
 80056c0:	4b4c      	ldr	r3, [pc, #304]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 80056c2:	9301      	str	r3, [sp, #4]
 80056c4:	2380      	movs	r3, #128	; 0x80
 80056c6:	021b      	lsls	r3, r3, #8
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	0013      	movs	r3, r2
 80056cc:	2240      	movs	r2, #64	; 0x40
 80056ce:	f001 f9c5 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M3_Bs_GPIO_Port, M3_Bs_Pin,
											M3_Cs_GPIO_Port, M3_Cs_Pin);

	//Motor 4 -> biaxes
	_clock[3]->getWatchPointer(0)->initGPIO(M4_Ah_GPIO_Port, M4_Ah_Pin,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	2100      	movs	r1, #0
 80056d8:	0018      	movs	r0, r3
 80056da:	f7ff fd51 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80056de:	0004      	movs	r4, r0
 80056e0:	4846      	ldr	r0, [pc, #280]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 80056e2:	2380      	movs	r3, #128	; 0x80
 80056e4:	009a      	lsls	r2, r3, #2
 80056e6:	4945      	ldr	r1, [pc, #276]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 80056e8:	2380      	movs	r3, #128	; 0x80
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	9302      	str	r3, [sp, #8]
 80056ee:	4b43      	ldr	r3, [pc, #268]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	2380      	movs	r3, #128	; 0x80
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	9300      	str	r3, [sp, #0]
 80056f8:	0003      	movs	r3, r0
 80056fa:	0020      	movs	r0, r4
 80056fc:	f001 f9ae 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M4_Bh_GPIO_Port, M4_Bh_Pin,
											M4_Ch_GPIO_Port, M4_Ch_Pin);
	_clock[3]->getWatchPointer(1)->initGPIO(M4_Am_GPIO_Port, M4_Am_Pin,
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	2101      	movs	r1, #1
 8005706:	0018      	movs	r0, r3
 8005708:	f7ff fd3a 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 800570c:	4a3b      	ldr	r2, [pc, #236]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 800570e:	4938      	ldr	r1, [pc, #224]	; (80057f0 <_ZN10Controller20initializeMotorsGPIOEv+0x374>)
 8005710:	2380      	movs	r3, #128	; 0x80
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	9302      	str	r3, [sp, #8]
 8005716:	4b39      	ldr	r3, [pc, #228]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	0013      	movs	r3, r2
 8005720:	2204      	movs	r2, #4
 8005722:	f001 f99b 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M4_Bm_GPIO_Port, M4_Bm_Pin,
											M4_Cm_GPIO_Port, M4_Cm_Pin);

	//Motor 5 -> triaxes
	_clock[4]->getWatchPointer(0)->initGPIO(M5_Ah_GPIO_Port, M5_Ah_Pin,
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	2100      	movs	r1, #0
 800572c:	0018      	movs	r0, r3
 800572e:	f7ff fd27 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005732:	4a32      	ldr	r2, [pc, #200]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 8005734:	4931      	ldr	r1, [pc, #196]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 8005736:	2380      	movs	r3, #128	; 0x80
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	9302      	str	r3, [sp, #8]
 800573c:	4b2e      	ldr	r3, [pc, #184]	; (80057f8 <_ZN10Controller20initializeMotorsGPIOEv+0x37c>)
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	2340      	movs	r3, #64	; 0x40
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	0013      	movs	r3, r2
 8005746:	2220      	movs	r2, #32
 8005748:	f001 f988 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M5_Bh_GPIO_Port, M5_Bh_Pin,
											M5_Ch_GPIO_Port, M5_Ch_Pin);
	_clock[4]->getWatchPointer(1)->initGPIO(M5_Am_GPIO_Port, M5_Am_Pin,
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	2101      	movs	r1, #1
 8005752:	0018      	movs	r0, r3
 8005754:	f7ff fd14 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005758:	0004      	movs	r4, r0
 800575a:	4826      	ldr	r0, [pc, #152]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 800575c:	2380      	movs	r3, #128	; 0x80
 800575e:	00da      	lsls	r2, r3, #3
 8005760:	4925      	ldr	r1, [pc, #148]	; (80057f8 <_ZN10Controller20initializeMotorsGPIOEv+0x37c>)
 8005762:	2302      	movs	r3, #2
 8005764:	9302      	str	r3, [sp, #8]
 8005766:	4b23      	ldr	r3, [pc, #140]	; (80057f4 <_ZN10Controller20initializeMotorsGPIOEv+0x378>)
 8005768:	9301      	str	r3, [sp, #4]
 800576a:	2301      	movs	r3, #1
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	0003      	movs	r3, r0
 8005770:	0020      	movs	r0, r4
 8005772:	f001 f973 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M5_Bm_GPIO_Port, M5_Bm_Pin,
											M5_Cm_GPIO_Port, M5_Cm_Pin);
	_clock[4]->getWatchPointer(2)->initGPIO(M5_As_GPIO_Port, M5_As_Pin,
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	2102      	movs	r1, #2
 800577c:	0018      	movs	r0, r3
 800577e:	f7ff fcff 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005782:	4a1e      	ldr	r2, [pc, #120]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 8005784:	491d      	ldr	r1, [pc, #116]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 8005786:	2310      	movs	r3, #16
 8005788:	9302      	str	r3, [sp, #8]
 800578a:	4b1c      	ldr	r3, [pc, #112]	; (80057fc <_ZN10Controller20initializeMotorsGPIOEv+0x380>)
 800578c:	9301      	str	r3, [sp, #4]
 800578e:	2308      	movs	r3, #8
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	0013      	movs	r3, r2
 8005794:	2204      	movs	r2, #4
 8005796:	f001 f961 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M5_Bs_GPIO_Port, M5_Bs_Pin,
											M5_Cs_GPIO_Port, M5_Cs_Pin);

	//Motor 6 -> biaxes
	_clock[5]->getWatchPointer(0)->initGPIO(M6_Ah_GPIO_Port, M6_Ah_Pin,
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579e:	2100      	movs	r1, #0
 80057a0:	0018      	movs	r0, r3
 80057a2:	f7ff fced 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80057a6:	4a12      	ldr	r2, [pc, #72]	; (80057f0 <_ZN10Controller20initializeMotorsGPIOEv+0x374>)
 80057a8:	4910      	ldr	r1, [pc, #64]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80057aa:	2310      	movs	r3, #16
 80057ac:	9302      	str	r3, [sp, #8]
 80057ae:	4b10      	ldr	r3, [pc, #64]	; (80057f0 <_ZN10Controller20initializeMotorsGPIOEv+0x374>)
 80057b0:	9301      	str	r3, [sp, #4]
 80057b2:	2308      	movs	r3, #8
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	0013      	movs	r3, r2
 80057b8:	2280      	movs	r2, #128	; 0x80
 80057ba:	f001 f94f 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M6_Bh_GPIO_Port, M6_Bh_Pin,
											M6_Ch_GPIO_Port, M6_Ch_Pin);
	_clock[5]->getWatchPointer(1)->initGPIO(M6_Am_GPIO_Port, M6_Am_Pin,
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c2:	2101      	movs	r1, #1
 80057c4:	0018      	movs	r0, r3
 80057c6:	f7ff fcdb 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80057ca:	4a08      	ldr	r2, [pc, #32]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80057cc:	4907      	ldr	r1, [pc, #28]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80057ce:	2340      	movs	r3, #64	; 0x40
 80057d0:	9302      	str	r3, [sp, #8]
 80057d2:	4b06      	ldr	r3, [pc, #24]	; (80057ec <_ZN10Controller20initializeMotorsGPIOEv+0x370>)
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	2320      	movs	r3, #32
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	0013      	movs	r3, r2
 80057dc:	2210      	movs	r2, #16
 80057de:	f001 f93d 	bl	8006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>
											M6_Bm_GPIO_Port, M6_Bm_Pin,
											M6_Cm_GPIO_Port, M6_Cm_Pin);
}
 80057e2:	46c0      	nop			; (mov r8, r8)
 80057e4:	46bd      	mov	sp, r7
 80057e6:	b003      	add	sp, #12
 80057e8:	bd90      	pop	{r4, r7, pc}
 80057ea:	46c0      	nop			; (mov r8, r8)
 80057ec:	48000c00 	.word	0x48000c00
 80057f0:	48000400 	.word	0x48000400
 80057f4:	48000800 	.word	0x48000800
 80057f8:	48001400 	.word	0x48001400
 80057fc:	48001000 	.word	0x48001000

08005800 <_ZN10Controller12processEventEv>:

XFEventStatus Controller::processEvent()
{
 8005800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]

	eEventStatus eventStatus = XFEventStatus::Unknown;
 8005808:	230f      	movs	r3, #15
 800580a:	18fb      	adds	r3, r7, r3
 800580c:	2200      	movs	r2, #0
 800580e:	701a      	strb	r2, [r3, #0]
	_oldState = _currentState;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	224a      	movs	r2, #74	; 0x4a
 8005814:	5c99      	ldrb	r1, [r3, r2]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	224b      	movs	r2, #75	; 0x4b
 800581a:	5499      	strb	r1, [r3, r2]


	//Transition switch
	switch(_currentState)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	224a      	movs	r2, #74	; 0x4a
 8005820:	5c9b      	ldrb	r3, [r3, r2]
 8005822:	2b05      	cmp	r3, #5
 8005824:	d900      	bls.n	8005828 <_ZN10Controller12processEventEv+0x28>
 8005826:	e12c      	b.n	8005a82 <_ZN10Controller12processEventEv+0x282>
 8005828:	009a      	lsls	r2, r3, #2
 800582a:	4bd7      	ldr	r3, [pc, #860]	; (8005b88 <_ZN10Controller12processEventEv+0x388>)
 800582c:	18d3      	adds	r3, r2, r3
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	469f      	mov	pc, r3
	{
	case STATE_INIT:
		if (getCurrentEvent()->getEventType() == XFEvent::Initial)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	0018      	movs	r0, r3
 8005836:	f001 fe9e 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 800583a:	0003      	movs	r3, r0
 800583c:	0018      	movs	r0, r3
 800583e:	f7ff fcb7 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005842:	0003      	movs	r3, r0
 8005844:	3b01      	subs	r3, #1
 8005846:	425a      	negs	r2, r3
 8005848:	4153      	adcs	r3, r2
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d100      	bne.n	8005852 <_ZN10Controller12processEventEv+0x52>
 8005850:	e11a      	b.n	8005a88 <_ZN10Controller12processEventEv+0x288>
		{
			_currentState = STATE_WAIT;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	224a      	movs	r2, #74	; 0x4a
 8005856:	2101      	movs	r1, #1
 8005858:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 800585a:	230f      	movs	r3, #15
 800585c:	18fb      	adds	r3, r7, r3
 800585e:	2201      	movs	r2, #1
 8005860:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005862:	e111      	b.n	8005a88 <_ZN10Controller12processEventEv+0x288>

	case STATE_WAIT:
		if (getCurrentEvent()->getEventType() == XFEvent::NullTransition)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	0018      	movs	r0, r3
 8005868:	f001 fe85 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 800586c:	0003      	movs	r3, r0
 800586e:	0018      	movs	r0, r3
 8005870:	f7ff fc9e 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005874:	0003      	movs	r3, r0
 8005876:	3b02      	subs	r3, #2
 8005878:	425a      	negs	r2, r3
 800587a:	4153      	adcs	r3, r2
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <_ZN10Controller12processEventEv+0x8a>
		{
			//_currentState = STATE_TRIGGER;
			eventStatus = XFEventStatus::Consumed;
 8005882:	230f      	movs	r3, #15
 8005884:	18fb      	adds	r3, r7, r3
 8005886:	2201      	movs	r2, #1
 8005888:	701a      	strb	r2, [r3, #0]
		}

		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	0018      	movs	r0, r3
 800588e:	f001 fe72 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8005892:	0003      	movs	r3, r0
 8005894:	0018      	movs	r0, r3
 8005896:	f7ff fc8b 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 800589a:	0003      	movs	r3, r0
 800589c:	2b03      	cmp	r3, #3
 800589e:	d10c      	bne.n	80058ba <_ZN10Controller12processEventEv+0xba>
				getCurrentEvent()->getId() == EventIds::evSpiIrqId)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	0018      	movs	r0, r3
 80058a4:	f001 fe67 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 80058a8:	0003      	movs	r3, r0
 80058aa:	0018      	movs	r0, r3
 80058ac:	f7ff fc8b 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 80058b0:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d101      	bne.n	80058ba <_ZN10Controller12processEventEv+0xba>
 80058b6:	2301      	movs	r3, #1
 80058b8:	e000      	b.n	80058bc <_ZN10Controller12processEventEv+0xbc>
 80058ba:	2300      	movs	r3, #0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d007      	beq.n	80058d0 <_ZN10Controller12processEventEv+0xd0>
		{
			_currentState = STATE_SPI;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	224a      	movs	r2, #74	; 0x4a
 80058c4:	2102      	movs	r1, #2
 80058c6:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 80058c8:	230f      	movs	r3, #15
 80058ca:	18fb      	adds	r3, r7, r3
 80058cc:	2201      	movs	r2, #1
 80058ce:	701a      	strb	r2, [r3, #0]
		}
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	0018      	movs	r0, r3
 80058d4:	f001 fe4f 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 80058d8:	0003      	movs	r3, r0
 80058da:	0018      	movs	r0, r3
 80058dc:	f7ff fc68 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 80058e0:	0003      	movs	r3, r0
 80058e2:	2b03      	cmp	r3, #3
 80058e4:	d10c      	bne.n	8005900 <_ZN10Controller12processEventEv+0x100>
				getCurrentEvent()->getId() == EventIds::evCanIrqId)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	0018      	movs	r0, r3
 80058ea:	f001 fe44 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 80058ee:	0003      	movs	r3, r0
 80058f0:	0018      	movs	r0, r3
 80058f2:	f7ff fc68 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 80058f6:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d101      	bne.n	8005900 <_ZN10Controller12processEventEv+0x100>
 80058fc:	2301      	movs	r3, #1
 80058fe:	e000      	b.n	8005902 <_ZN10Controller12processEventEv+0x102>
 8005900:	2300      	movs	r3, #0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d007      	beq.n	8005916 <_ZN10Controller12processEventEv+0x116>
		{
			_currentState = STATE_CAN;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	224a      	movs	r2, #74	; 0x4a
 800590a:	2103      	movs	r1, #3
 800590c:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 800590e:	230f      	movs	r3, #15
 8005910:	18fb      	adds	r3, r7, r3
 8005912:	2201      	movs	r2, #1
 8005914:	701a      	strb	r2, [r3, #0]
		}
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	0018      	movs	r0, r3
 800591a:	f001 fe2c 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 800591e:	0003      	movs	r3, r0
 8005920:	0018      	movs	r0, r3
 8005922:	f7ff fc45 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005926:	0003      	movs	r3, r0
 8005928:	2b03      	cmp	r3, #3
 800592a:	d10c      	bne.n	8005946 <_ZN10Controller12processEventEv+0x146>
				getCurrentEvent()->getId() == EventIds::evFlagTriggerId)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	0018      	movs	r0, r3
 8005930:	f001 fe21 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8005934:	0003      	movs	r3, r0
 8005936:	0018      	movs	r0, r3
 8005938:	f7ff fc45 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 800593c:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 800593e:	2b05      	cmp	r3, #5
 8005940:	d101      	bne.n	8005946 <_ZN10Controller12processEventEv+0x146>
 8005942:	2301      	movs	r3, #1
 8005944:	e000      	b.n	8005948 <_ZN10Controller12processEventEv+0x148>
 8005946:	2300      	movs	r3, #0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d100      	bne.n	800594e <_ZN10Controller12processEventEv+0x14e>
 800594c:	e09e      	b.n	8005a8c <_ZN10Controller12processEventEv+0x28c>
		{
			_currentState = STATE_TRIGGER;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	224a      	movs	r2, #74	; 0x4a
 8005952:	2104      	movs	r1, #4
 8005954:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 8005956:	230f      	movs	r3, #15
 8005958:	18fb      	adds	r3, r7, r3
 800595a:	2201      	movs	r2, #1
 800595c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800595e:	e095      	b.n	8005a8c <_ZN10Controller12processEventEv+0x28c>

	case STATE_SPI:
		if (getCurrentEvent()->getEventType() == XFEvent::NullTransition)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	0018      	movs	r0, r3
 8005964:	f001 fe07 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8005968:	0003      	movs	r3, r0
 800596a:	0018      	movs	r0, r3
 800596c:	f7ff fc20 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005970:	0003      	movs	r3, r0
 8005972:	3b02      	subs	r3, #2
 8005974:	425a      	negs	r2, r3
 8005976:	4153      	adcs	r3, r2
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d100      	bne.n	8005980 <_ZN10Controller12processEventEv+0x180>
 800597e:	e087      	b.n	8005a90 <_ZN10Controller12processEventEv+0x290>
		{
			_currentState = STATE_WAIT;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	224a      	movs	r2, #74	; 0x4a
 8005984:	2101      	movs	r1, #1
 8005986:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 8005988:	230f      	movs	r3, #15
 800598a:	18fb      	adds	r3, r7, r3
 800598c:	2201      	movs	r2, #1
 800598e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005990:	e07e      	b.n	8005a90 <_ZN10Controller12processEventEv+0x290>

	case STATE_CAN:
		if (getCurrentEvent()->getEventType() == XFEvent::NullTransition)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	0018      	movs	r0, r3
 8005996:	f001 fdee 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 800599a:	0003      	movs	r3, r0
 800599c:	0018      	movs	r0, r3
 800599e:	f7ff fc07 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 80059a2:	0003      	movs	r3, r0
 80059a4:	3b02      	subs	r3, #2
 80059a6:	425a      	negs	r2, r3
 80059a8:	4153      	adcs	r3, r2
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d100      	bne.n	80059b2 <_ZN10Controller12processEventEv+0x1b2>
 80059b0:	e070      	b.n	8005a94 <_ZN10Controller12processEventEv+0x294>
		{
			_currentState = STATE_WAIT;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	224a      	movs	r2, #74	; 0x4a
 80059b6:	2101      	movs	r1, #1
 80059b8:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 80059ba:	230f      	movs	r3, #15
 80059bc:	18fb      	adds	r3, r7, r3
 80059be:	2201      	movs	r2, #1
 80059c0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80059c2:	e067      	b.n	8005a94 <_ZN10Controller12processEventEv+0x294>

	case STATE_TRIGGER:
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	0018      	movs	r0, r3
 80059c8:	f001 fdd5 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 80059cc:	0003      	movs	r3, r0
 80059ce:	0018      	movs	r0, r3
 80059d0:	f7ff fbee 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 80059d4:	0003      	movs	r3, r0
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	d10c      	bne.n	80059f4 <_ZN10Controller12processEventEv+0x1f4>
				getCurrentTimeout()->getId() == Timeout)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	0018      	movs	r0, r3
 80059de:	f001 fdd5 	bl	800758c <_ZN10XFBehavior17getCurrentTimeoutEv>
 80059e2:	0003      	movs	r3, r0
 80059e4:	0018      	movs	r0, r3
 80059e6:	f7ff fbee 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 80059ea:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <_ZN10Controller12processEventEv+0x1f4>
 80059f0:	2301      	movs	r3, #1
 80059f2:	e000      	b.n	80059f6 <_ZN10Controller12processEventEv+0x1f6>
 80059f4:	2300      	movs	r3, #0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d007      	beq.n	8005a0a <_ZN10Controller12processEventEv+0x20a>
		{
			_currentState = STATE_WAIT;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	224a      	movs	r2, #74	; 0x4a
 80059fe:	2101      	movs	r1, #1
 8005a00:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 8005a02:	230f      	movs	r3, #15
 8005a04:	18fb      	adds	r3, r7, r3
 8005a06:	2201      	movs	r2, #1
 8005a08:	701a      	strb	r2, [r3, #0]
		}
		if (getCurrentEvent()->getEventType() == XFEvent::NullTransition)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	0018      	movs	r0, r3
 8005a0e:	f001 fdb2 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8005a12:	0003      	movs	r3, r0
 8005a14:	0018      	movs	r0, r3
 8005a16:	f7ff fbcb 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005a1a:	0003      	movs	r3, r0
 8005a1c:	3b02      	subs	r3, #2
 8005a1e:	425a      	negs	r2, r3
 8005a20:	4153      	adcs	r3, r2
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d037      	beq.n	8005a98 <_ZN10Controller12processEventEv+0x298>
		{
			_currentState = STATE_WAIT;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	224a      	movs	r2, #74	; 0x4a
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 8005a30:	230f      	movs	r3, #15
 8005a32:	18fb      	adds	r3, r7, r3
 8005a34:	2201      	movs	r2, #1
 8005a36:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005a38:	e02e      	b.n	8005a98 <_ZN10Controller12processEventEv+0x298>

	case STATE_LED:
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	0018      	movs	r0, r3
 8005a3e:	f001 fd9a 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8005a42:	0003      	movs	r3, r0
 8005a44:	0018      	movs	r0, r3
 8005a46:	f7ff fbb3 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8005a4a:	0003      	movs	r3, r0
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	d10c      	bne.n	8005a6a <_ZN10Controller12processEventEv+0x26a>
				getCurrentTimeout()->getId() == Timeout)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	0018      	movs	r0, r3
 8005a54:	f001 fd9a 	bl	800758c <_ZN10XFBehavior17getCurrentTimeoutEv>
 8005a58:	0003      	movs	r3, r0
 8005a5a:	0018      	movs	r0, r3
 8005a5c:	f7ff fbb3 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8005a60:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d101      	bne.n	8005a6a <_ZN10Controller12processEventEv+0x26a>
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <_ZN10Controller12processEventEv+0x26c>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d015      	beq.n	8005a9c <_ZN10Controller12processEventEv+0x29c>
		{
			_currentState = STATE_WAIT;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	224a      	movs	r2, #74	; 0x4a
 8005a74:	2101      	movs	r1, #1
 8005a76:	5499      	strb	r1, [r3, r2]
			eventStatus = XFEventStatus::Consumed;
 8005a78:	230f      	movs	r3, #15
 8005a7a:	18fb      	adds	r3, r7, r3
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005a80:	e00c      	b.n	8005a9c <_ZN10Controller12processEventEv+0x29c>

	default:
		Error_Handler();
 8005a82:	f7fa ff4b 	bl	800091c <Error_Handler>
		break;
 8005a86:	e00a      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a88:	46c0      	nop			; (mov r8, r8)
 8005a8a:	e008      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a8c:	46c0      	nop			; (mov r8, r8)
 8005a8e:	e006      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a90:	46c0      	nop			; (mov r8, r8)
 8005a92:	e004      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a94:	46c0      	nop			; (mov r8, r8)
 8005a96:	e002      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a98:	46c0      	nop			; (mov r8, r8)
 8005a9a:	e000      	b.n	8005a9e <_ZN10Controller12processEventEv+0x29e>
		break;
 8005a9c:	46c0      	nop			; (mov r8, r8)
	}
	//Action switch
	if(_oldState != _currentState)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	224b      	movs	r2, #75	; 0x4b
 8005aa2:	5c9a      	ldrb	r2, [r3, r2]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	214a      	movs	r1, #74	; 0x4a
 8005aa8:	5c5b      	ldrb	r3, [r3, r1]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d100      	bne.n	8005ab0 <_ZN10Controller12processEventEv+0x2b0>
 8005aae:	e196      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
	{
		switch(_currentState)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	224a      	movs	r2, #74	; 0x4a
 8005ab4:	5c9b      	ldrb	r3, [r3, r2]
 8005ab6:	2b05      	cmp	r3, #5
 8005ab8:	d900      	bls.n	8005abc <_ZN10Controller12processEventEv+0x2bc>
 8005aba:	e181      	b.n	8005dc0 <_ZN10Controller12processEventEv+0x5c0>
 8005abc:	009a      	lsls	r2, r3, #2
 8005abe:	4b33      	ldr	r3, [pc, #204]	; (8005b8c <_ZN10Controller12processEventEv+0x38c>)
 8005ac0:	18d3      	adds	r3, r2, r3
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	469f      	mov	pc, r3
		case STATE_INIT:

			break;

		case STATE_WAIT:
			if(_oldState == STATE_INIT)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	224b      	movs	r2, #75	; 0x4b
 8005aca:	5c9b      	ldrb	r3, [r3, r2]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d120      	bne.n	8005b12 <_ZN10Controller12processEventEv+0x312>
			{
				readDIPSwitch();
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f7ff fc6a 	bl	80053ac <_ZN10Controller13readDIPSwitchEv>
				initializeMotorsGPIO();
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	0018      	movs	r0, r3
 8005adc:	f7ff fcce 	bl	800547c <_ZN10Controller20initializeMotorsGPIOEv>
				HAL_SPI_Receive_DMA(&hspi1, buffer_SPI_rx, SPI_FRAME_SIZE);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	3328      	adds	r3, #40	; 0x28
 8005ae4:	0019      	movs	r1, r3
 8005ae6:	4b2a      	ldr	r3, [pc, #168]	; (8005b90 <_ZN10Controller12processEventEv+0x390>)
 8005ae8:	220b      	movs	r2, #11
 8005aea:	0018      	movs	r0, r3
 8005aec:	f7fd fb92 	bl	8003214 <HAL_SPI_Receive_DMA>
				GEN(XFNullTransition());
 8005af0:	687d      	ldr	r5, [r7, #4]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	330c      	adds	r3, #12
 8005af8:	681c      	ldr	r4, [r3, #0]
 8005afa:	2010      	movs	r0, #16
 8005afc:	f004 fa15 	bl	8009f2a <_Znwj>
 8005b00:	0003      	movs	r3, r0
 8005b02:	001e      	movs	r6, r3
 8005b04:	2100      	movs	r1, #0
 8005b06:	0030      	movs	r0, r6
 8005b08:	f001 fdde 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005b0c:	0031      	movs	r1, r6
 8005b0e:	0028      	movs	r0, r5
 8005b10:	47a0      	blx	r4
			}
			if(_oldState == STATE_SPI)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	224b      	movs	r2, #75	; 0x4b
 8005b16:	5c9b      	ldrb	r3, [r3, r2]
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d107      	bne.n	8005b2c <_ZN10Controller12processEventEv+0x32c>
			{
				HAL_SPI_Receive_DMA(&hspi1, buffer_SPI_rx, SPI_FRAME_SIZE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	3328      	adds	r3, #40	; 0x28
 8005b20:	0019      	movs	r1, r3
 8005b22:	4b1b      	ldr	r3, [pc, #108]	; (8005b90 <_ZN10Controller12processEventEv+0x390>)
 8005b24:	220b      	movs	r2, #11
 8005b26:	0018      	movs	r0, r3
 8005b28:	f7fd fb74 	bl	8003214 <HAL_SPI_Receive_DMA>
			}
			if(_oldState == STATE_CAN)
			{

			}
			if(_oldState == STATE_LED)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	224b      	movs	r2, #75	; 0x4b
 8005b30:	5c9b      	ldrb	r3, [r3, r2]
 8005b32:	2b05      	cmp	r3, #5
 8005b34:	d110      	bne.n	8005b58 <_ZN10Controller12processEventEv+0x358>
			{
				GEN(XFNullTransition());
 8005b36:	687d      	ldr	r5, [r7, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	330c      	adds	r3, #12
 8005b3e:	681c      	ldr	r4, [r3, #0]
 8005b40:	2010      	movs	r0, #16
 8005b42:	f004 f9f2 	bl	8009f2a <_Znwj>
 8005b46:	0003      	movs	r3, r0
 8005b48:	001e      	movs	r6, r3
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	0030      	movs	r0, r6
 8005b4e:	f001 fdbb 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005b52:	0031      	movs	r1, r6
 8005b54:	0028      	movs	r0, r5
 8005b56:	47a0      	blx	r4
			}
			if(_oldState == STATE_TRIGGER)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	224b      	movs	r2, #75	; 0x4b
 8005b5c:	5c9b      	ldrb	r3, [r3, r2]
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	d000      	beq.n	8005b64 <_ZN10Controller12processEventEv+0x364>
 8005b62:	e133      	b.n	8005dcc <_ZN10Controller12processEventEv+0x5cc>
			{
				GEN(XFNullTransition());
 8005b64:	687d      	ldr	r5, [r7, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	330c      	adds	r3, #12
 8005b6c:	681c      	ldr	r4, [r3, #0]
 8005b6e:	2010      	movs	r0, #16
 8005b70:	f004 f9db 	bl	8009f2a <_Znwj>
 8005b74:	0003      	movs	r3, r0
 8005b76:	001e      	movs	r6, r3
 8005b78:	2100      	movs	r1, #0
 8005b7a:	0030      	movs	r0, r6
 8005b7c:	f001 fda4 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005b80:	0031      	movs	r1, r6
 8005b82:	0028      	movs	r0, r5
 8005b84:	47a0      	blx	r4
			}
			break;
 8005b86:	e121      	b.n	8005dcc <_ZN10Controller12processEventEv+0x5cc>
 8005b88:	0800b244 	.word	0x0800b244
 8005b8c:	0800b25c 	.word	0x0800b25c
 8005b90:	20000338 	.word	0x20000338

		case STATE_SPI:
			if(_oldState == STATE_WAIT)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	224b      	movs	r2, #75	; 0x4b
 8005b98:	5c9b      	ldrb	r3, [r3, r2]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d000      	beq.n	8005ba0 <_ZN10Controller12processEventEv+0x3a0>
 8005b9e:	e117      	b.n	8005dd0 <_ZN10Controller12processEventEv+0x5d0>
			{
				GEN(XFNullTransition());
 8005ba0:	687d      	ldr	r5, [r7, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	330c      	adds	r3, #12
 8005ba8:	681c      	ldr	r4, [r3, #0]
 8005baa:	2010      	movs	r0, #16
 8005bac:	f004 f9bd 	bl	8009f2a <_Znwj>
 8005bb0:	0003      	movs	r3, r0
 8005bb2:	001e      	movs	r6, r3
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	0030      	movs	r0, r6
 8005bb8:	f001 fd86 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005bbc:	0031      	movs	r1, r6
 8005bbe:	0028      	movs	r0, r5
 8005bc0:	47a0      	blx	r4
				readSPIFrame();
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	f000 f921 	bl	8005e0c <_ZN10Controller12readSPIFrameEv>
			}
			break;
 8005bca:	e101      	b.n	8005dd0 <_ZN10Controller12processEventEv+0x5d0>

		case STATE_CAN:
			if(_oldState == STATE_WAIT)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	224b      	movs	r2, #75	; 0x4b
 8005bd0:	5c9b      	ldrb	r3, [r3, r2]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d000      	beq.n	8005bd8 <_ZN10Controller12processEventEv+0x3d8>
 8005bd6:	e0fd      	b.n	8005dd4 <_ZN10Controller12processEventEv+0x5d4>
			{
				GEN(XFNullTransition());
 8005bd8:	687d      	ldr	r5, [r7, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	330c      	adds	r3, #12
 8005be0:	681c      	ldr	r4, [r3, #0]
 8005be2:	2010      	movs	r0, #16
 8005be4:	f004 f9a1 	bl	8009f2a <_Znwj>
 8005be8:	0003      	movs	r3, r0
 8005bea:	001e      	movs	r6, r3
 8005bec:	2100      	movs	r1, #0
 8005bee:	0030      	movs	r0, r6
 8005bf0:	f001 fd6a 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005bf4:	0031      	movs	r1, r6
 8005bf6:	0028      	movs	r0, r5
 8005bf8:	47a0      	blx	r4
				readCANFrame();
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f000 fc51 	bl	80064a4 <_ZN10Controller12readCANFrameEv>
			}
			break;
 8005c02:	e0e7      	b.n	8005dd4 <_ZN10Controller12processEventEv+0x5d4>

		case STATE_TRIGGER:
			if(_oldState == STATE_WAIT)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	224b      	movs	r2, #75	; 0x4b
 8005c08:	5c9b      	ldrb	r3, [r3, r2]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d000      	beq.n	8005c10 <_ZN10Controller12processEventEv+0x410>
 8005c0e:	e0e3      	b.n	8005dd8 <_ZN10Controller12processEventEv+0x5d8>
			{
				_clock[0]->getWatchPointer(0)->doOneStep(true);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2100      	movs	r1, #0
 8005c16:	0018      	movs	r0, r3
 8005c18:	f7ff fab2 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c1c:	0003      	movs	r3, r0
 8005c1e:	2101      	movs	r1, #1
 8005c20:	0018      	movs	r0, r3
 8005c22:	f000 ff46 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[0]->getWatchPointer(1)->doOneStep(true);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	f7ff faa7 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c32:	0003      	movs	r3, r0
 8005c34:	2101      	movs	r1, #1
 8005c36:	0018      	movs	r0, r3
 8005c38:	f000 ff3b 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[1]->getWatchPointer(0)->doOneStep(true);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	2100      	movs	r1, #0
 8005c42:	0018      	movs	r0, r3
 8005c44:	f7ff fa9c 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c48:	0003      	movs	r3, r0
 8005c4a:	2101      	movs	r1, #1
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	f000 ff30 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[1]->getWatchPointer(1)->doOneStep(true);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	2101      	movs	r1, #1
 8005c58:	0018      	movs	r0, r3
 8005c5a:	f7ff fa91 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c5e:	0003      	movs	r3, r0
 8005c60:	2101      	movs	r1, #1
 8005c62:	0018      	movs	r0, r3
 8005c64:	f000 ff25 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[2]->getWatchPointer(0)->doOneStep(true);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f7ff fa86 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c74:	0003      	movs	r3, r0
 8005c76:	2101      	movs	r1, #1
 8005c78:	0018      	movs	r0, r3
 8005c7a:	f000 ff1a 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[2]->getWatchPointer(1)->doOneStep(true);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	2101      	movs	r1, #1
 8005c84:	0018      	movs	r0, r3
 8005c86:	f7ff fa7b 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005c8a:	0003      	movs	r3, r0
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	0018      	movs	r0, r3
 8005c90:	f000 ff0f 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[3]->getWatchPointer(0)->doOneStep(true);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	2100      	movs	r1, #0
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	f7ff fa70 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005ca0:	0003      	movs	r3, r0
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	0018      	movs	r0, r3
 8005ca6:	f000 ff04 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[3]->getWatchPointer(1)->doOneStep(true);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69db      	ldr	r3, [r3, #28]
 8005cae:	2101      	movs	r1, #1
 8005cb0:	0018      	movs	r0, r3
 8005cb2:	f7ff fa65 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005cb6:	0003      	movs	r3, r0
 8005cb8:	2101      	movs	r1, #1
 8005cba:	0018      	movs	r0, r3
 8005cbc:	f000 fef9 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[4]->getWatchPointer(0)->doOneStep(true);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	0018      	movs	r0, r3
 8005cc8:	f7ff fa5a 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005ccc:	0003      	movs	r3, r0
 8005cce:	2101      	movs	r1, #1
 8005cd0:	0018      	movs	r0, r3
 8005cd2:	f000 feee 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[4]->getWatchPointer(1)->doOneStep(true);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	2101      	movs	r1, #1
 8005cdc:	0018      	movs	r0, r3
 8005cde:	f7ff fa4f 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005ce2:	0003      	movs	r3, r0
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	0018      	movs	r0, r3
 8005ce8:	f000 fee3 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[5]->getWatchPointer(0)->doOneStep(true);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	f7ff fa44 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005cf8:	0003      	movs	r3, r0
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	0018      	movs	r0, r3
 8005cfe:	f000 fed8 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>
				_clock[5]->getWatchPointer(1)->doOneStep(true);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d06:	2101      	movs	r1, #1
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f7ff fa39 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005d0e:	0003      	movs	r3, r0
 8005d10:	2101      	movs	r1, #1
 8005d12:	0018      	movs	r0, r3
 8005d14:	f000 fecd 	bl	8006ab2 <_ZN12WatchPointer9doOneStepEb>

				GEN(XFNullTransition());
 8005d18:	687d      	ldr	r5, [r7, #4]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	330c      	adds	r3, #12
 8005d20:	681c      	ldr	r4, [r3, #0]
 8005d22:	2010      	movs	r0, #16
 8005d24:	f004 f901 	bl	8009f2a <_Znwj>
 8005d28:	0003      	movs	r3, r0
 8005d2a:	001e      	movs	r6, r3
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	0030      	movs	r0, r6
 8005d30:	f001 fcca 	bl	80076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>
 8005d34:	0031      	movs	r1, r6
 8005d36:	0028      	movs	r0, r5
 8005d38:	47a0      	blx	r4
				//scheduleTimeout(Timeout, 10);
			}
			break;
 8005d3a:	e04d      	b.n	8005dd8 <_ZN10Controller12processEventEv+0x5d8>

		case STATE_LED:
			if(_oldState == STATE_WAIT)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	224b      	movs	r2, #75	; 0x4b
 8005d40:	5c9b      	ldrb	r3, [r3, r2]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d14a      	bne.n	8005ddc <_ZN10Controller12processEventEv+0x5dc>
			{
				if(HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin) == GPIO_PIN_RESET)
 8005d46:	2390      	movs	r3, #144	; 0x90
 8005d48:	05db      	lsls	r3, r3, #23
 8005d4a:	2108      	movs	r1, #8
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f7fc fb71 	bl	8002434 <HAL_GPIO_ReadPin>
 8005d52:	0003      	movs	r3, r0
 8005d54:	425a      	negs	r2, r3
 8005d56:	4153      	adcs	r3, r2
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d007      	beq.n	8005d6e <_ZN10Controller12processEventEv+0x56e>
				{
					HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8005d5e:	2380      	movs	r3, #128	; 0x80
 8005d60:	00db      	lsls	r3, r3, #3
 8005d62:	4826      	ldr	r0, [pc, #152]	; (8005dfc <_ZN10Controller12processEventEv+0x5fc>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	0019      	movs	r1, r3
 8005d68:	f7fc fb81 	bl	800246e <HAL_GPIO_WritePin>
 8005d6c:	e006      	b.n	8005d7c <_ZN10Controller12processEventEv+0x57c>
				}
				else
				{
					HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8005d6e:	2380      	movs	r3, #128	; 0x80
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	4822      	ldr	r0, [pc, #136]	; (8005dfc <_ZN10Controller12processEventEv+0x5fc>)
 8005d74:	2201      	movs	r2, #1
 8005d76:	0019      	movs	r1, r3
 8005d78:	f7fc fb79 	bl	800246e <HAL_GPIO_WritePin>
				}
				HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8005d7c:	4b1f      	ldr	r3, [pc, #124]	; (8005dfc <_ZN10Controller12processEventEv+0x5fc>)
 8005d7e:	2102      	movs	r1, #2
 8005d80:	0018      	movs	r0, r3
 8005d82:	f7fc fb91 	bl	80024a8 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8005d86:	4b1d      	ldr	r3, [pc, #116]	; (8005dfc <_ZN10Controller12processEventEv+0x5fc>)
 8005d88:	2101      	movs	r1, #1
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f7fc fb8c 	bl	80024a8 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 8005d90:	2380      	movs	r3, #128	; 0x80
 8005d92:	021b      	lsls	r3, r3, #8
 8005d94:	4a1a      	ldr	r2, [pc, #104]	; (8005e00 <_ZN10Controller12processEventEv+0x600>)
 8005d96:	0019      	movs	r1, r3
 8005d98:	0010      	movs	r0, r2
 8005d9a:	f7fc fb85 	bl	80024a8 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_5_GPIO_Port, LED_5_Pin);
 8005d9e:	4b19      	ldr	r3, [pc, #100]	; (8005e04 <_ZN10Controller12processEventEv+0x604>)
 8005da0:	2120      	movs	r1, #32
 8005da2:	0018      	movs	r0, r3
 8005da4:	f7fc fb80 	bl	80024a8 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_6_GPIO_Port, LED_6_Pin);
 8005da8:	4b16      	ldr	r3, [pc, #88]	; (8005e04 <_ZN10Controller12processEventEv+0x604>)
 8005daa:	2110      	movs	r1, #16
 8005dac:	0018      	movs	r0, r3
 8005dae:	f7fc fb7b 	bl	80024a8 <HAL_GPIO_TogglePin>

				scheduleTimeout(Timeout, 5000);	//5000 = 500ms
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <_ZN10Controller12processEventEv+0x608>)
 8005db6:	2101      	movs	r1, #1
 8005db8:	0018      	movs	r0, r3
 8005dba:	f7ff fa1e 	bl	80051fa <_ZN10XFBehavior15scheduleTimeoutEii>
				//GEN(XFNullTransition());
			}
			break;
 8005dbe:	e00d      	b.n	8005ddc <_ZN10Controller12processEventEv+0x5dc>
		default:
			Error_Handler();
 8005dc0:	f7fa fdac 	bl	800091c <Error_Handler>
			break;
 8005dc4:	46c0      	nop			; (mov r8, r8)
 8005dc6:	e00a      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005dc8:	46c0      	nop			; (mov r8, r8)
 8005dca:	e008      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005dcc:	46c0      	nop			; (mov r8, r8)
 8005dce:	e006      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005dd0:	46c0      	nop			; (mov r8, r8)
 8005dd2:	e004      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005dd4:	46c0      	nop			; (mov r8, r8)
 8005dd6:	e002      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005dd8:	46c0      	nop			; (mov r8, r8)
 8005dda:	e000      	b.n	8005dde <_ZN10Controller12processEventEv+0x5de>
			break;
 8005ddc:	46c0      	nop			; (mov r8, r8)
		}
	}
	return eventStatus;
 8005dde:	230f      	movs	r3, #15
 8005de0:	18fb      	adds	r3, r7, r3
 8005de2:	781a      	ldrb	r2, [r3, #0]
 8005de4:	240c      	movs	r4, #12
 8005de6:	193b      	adds	r3, r7, r4
 8005de8:	0011      	movs	r1, r2
 8005dea:	0018      	movs	r0, r3
 8005dec:	f7ff f9f5 	bl	80051da <_ZN13XFEventStatusC1ENS_12eEventStatusE>
 8005df0:	193b      	adds	r3, r7, r4
 8005df2:	781b      	ldrb	r3, [r3, #0]
}
 8005df4:	1c18      	adds	r0, r3, #0
 8005df6:	46bd      	mov	sp, r7
 8005df8:	b005      	add	sp, #20
 8005dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dfc:	48000400 	.word	0x48000400
 8005e00:	48001000 	.word	0x48001000
 8005e04:	48000800 	.word	0x48000800
 8005e08:	00001388 	.word	0x00001388

08005e0c <_ZN10Controller12readSPIFrameEv>:

//---------------------------------------------------------------------------------------------------------------------
//------------------------------------------------------------SPI------------------------------------------------------
//---------------------------------------------------------------------------------------------------------------------
void Controller::readSPIFrame()
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
	uint8_t frameType;

	//Check frame type
	frameType = (buffer_SPI_rx[0] & 0b11000000) >> 6;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2228      	movs	r2, #40	; 0x28
 8005e18:	5c9a      	ldrb	r2, [r3, r2]
 8005e1a:	210f      	movs	r1, #15
 8005e1c:	187b      	adds	r3, r7, r1
 8005e1e:	0992      	lsrs	r2, r2, #6
 8005e20:	701a      	strb	r2, [r3, #0]

	switch(frameType)
 8005e22:	187b      	adds	r3, r7, r1
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d00d      	beq.n	8005e46 <_ZN10Controller12readSPIFrameEv+0x3a>
 8005e2a:	dc02      	bgt.n	8005e32 <_ZN10Controller12readSPIFrameEv+0x26>
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d005      	beq.n	8005e3c <_ZN10Controller12readSPIFrameEv+0x30>
 8005e30:	e018      	b.n	8005e64 <_ZN10Controller12readSPIFrameEv+0x58>
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d00c      	beq.n	8005e50 <_ZN10Controller12readSPIFrameEv+0x44>
 8005e36:	2b03      	cmp	r3, #3
 8005e38:	d00f      	beq.n	8005e5a <_ZN10Controller12readSPIFrameEv+0x4e>
 8005e3a:	e013      	b.n	8005e64 <_ZN10Controller12readSPIFrameEv+0x58>
	{
	//DATA FRAME
	case 0:
		dataFrameSPI();
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f000 f817 	bl	8005e72 <_ZN10Controller12dataFrameSPIEv>
		break;
 8005e44:	e011      	b.n	8005e6a <_ZN10Controller12readSPIFrameEv+0x5e>
	//CONFIGURATION FRAME
	case 1:
		configurationFrameSPI();
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f000 f832 	bl	8005eb2 <_ZN10Controller21configurationFrameSPIEv>
		break;
 8005e4e:	e00c      	b.n	8005e6a <_ZN10Controller12readSPIFrameEv+0x5e>
	//BROADCAST CONFIGURATION FRAME
	case 2:
		broadcastConfigurationFrameSPI();
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	0018      	movs	r0, r3
 8005e54:	f000 f84d 	bl	8005ef2 <_ZN10Controller30broadcastConfigurationFrameSPIEv>
		break;
 8005e58:	e007      	b.n	8005e6a <_ZN10Controller12readSPIFrameEv+0x5e>
	//RESET POSITION ZERO FRAME
	case 3:
		resetPositionZeroFrameSPI();
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	0018      	movs	r0, r3
 8005e5e:	f000 f858 	bl	8005f12 <_ZN10Controller25resetPositionZeroFrameSPIEv>
		break;
 8005e62:	e002      	b.n	8005e6a <_ZN10Controller12readSPIFrameEv+0x5e>
	default:
		Error_Handler();
 8005e64:	f7fa fd5a 	bl	800091c <Error_Handler>
		break;
 8005e68:	46c0      	nop			; (mov r8, r8)
	}
}
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	b004      	add	sp, #16
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <_ZN10Controller12dataFrameSPIEv>:

void Controller::dataFrameSPI()
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b084      	sub	sp, #16
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
	uint8_t readAddress = buffer_SPI_rx[0] & 0b00111111;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2228      	movs	r2, #40	; 0x28
 8005e7e:	5c9a      	ldrb	r2, [r3, r2]
 8005e80:	200f      	movs	r0, #15
 8005e82:	183b      	adds	r3, r7, r0
 8005e84:	213f      	movs	r1, #63	; 0x3f
 8005e86:	400a      	ands	r2, r1
 8005e88:	701a      	strb	r2, [r3, #0]

	//Check Processor address
	if(readAddress == myAddress)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2244      	movs	r2, #68	; 0x44
 8005e8e:	5c9b      	ldrb	r3, [r3, r2]
 8005e90:	183a      	adds	r2, r7, r0
 8005e92:	7812      	ldrb	r2, [r2, #0]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d104      	bne.n	8005ea2 <_ZN10Controller12dataFrameSPIEv+0x30>
	{
		readSPIDataBytes();
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	f000 f876 	bl	8005f8c <_ZN10Controller16readSPIDataBytesEv>
	else
	{
		//Send data via CAN
		writeCANFrame();
	}
}
 8005ea0:	e003      	b.n	8005eaa <_ZN10Controller12dataFrameSPIEv+0x38>
		writeCANFrame();
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f000 fa4b 	bl	8006340 <_ZN10Controller13writeCANFrameEv>
}
 8005eaa:	46c0      	nop			; (mov r8, r8)
 8005eac:	46bd      	mov	sp, r7
 8005eae:	b004      	add	sp, #16
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <_ZN10Controller21configurationFrameSPIEv>:

void Controller::configurationFrameSPI()
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b084      	sub	sp, #16
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
	uint8_t readAddress = buffer_SPI_rx[0] & 0b00111111;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2228      	movs	r2, #40	; 0x28
 8005ebe:	5c9a      	ldrb	r2, [r3, r2]
 8005ec0:	200f      	movs	r0, #15
 8005ec2:	183b      	adds	r3, r7, r0
 8005ec4:	213f      	movs	r1, #63	; 0x3f
 8005ec6:	400a      	ands	r2, r1
 8005ec8:	701a      	strb	r2, [r3, #0]

	//Check Processor address
	if(readAddress == myAddress)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2244      	movs	r2, #68	; 0x44
 8005ece:	5c9b      	ldrb	r3, [r3, r2]
 8005ed0:	183a      	adds	r2, r7, r0
 8005ed2:	7812      	ldrb	r2, [r2, #0]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d104      	bne.n	8005ee2 <_ZN10Controller21configurationFrameSPIEv+0x30>
	{
		readSPIConfigBytes();
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	0018      	movs	r0, r3
 8005edc:	f000 f9aa 	bl	8006234 <_ZN10Controller18readSPIConfigBytesEv>
	else
	{
		//Send data via CAN
		writeCANFrame();
	}
}
 8005ee0:	e003      	b.n	8005eea <_ZN10Controller21configurationFrameSPIEv+0x38>
		writeCANFrame();
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	f000 fa2b 	bl	8006340 <_ZN10Controller13writeCANFrameEv>
}
 8005eea:	46c0      	nop			; (mov r8, r8)
 8005eec:	46bd      	mov	sp, r7
 8005eee:	b004      	add	sp, #16
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <_ZN10Controller30broadcastConfigurationFrameSPIEv>:

void Controller::broadcastConfigurationFrameSPI()
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b082      	sub	sp, #8
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]

	//Write on our variables
	readSPIConfigBytes();
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	0018      	movs	r0, r3
 8005efe:	f000 f999 	bl	8006234 <_ZN10Controller18readSPIConfigBytesEv>

	//Send via CAN for others
	writeCANFrame();
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	0018      	movs	r0, r3
 8005f06:	f000 fa1b 	bl	8006340 <_ZN10Controller13writeCANFrameEv>

}
 8005f0a:	46c0      	nop			; (mov r8, r8)
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	b002      	add	sp, #8
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <_ZN10Controller25resetPositionZeroFrameSPIEv>:

void Controller::resetPositionZeroFrameSPI()
{
 8005f12:	b590      	push	{r4, r7, lr}
 8005f14:	b085      	sub	sp, #20
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
	uint8_t readAddress = buffer_SPI_rx[0] & 0b00111111;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2228      	movs	r2, #40	; 0x28
 8005f1e:	5c9a      	ldrb	r2, [r3, r2]
 8005f20:	200f      	movs	r0, #15
 8005f22:	183b      	adds	r3, r7, r0
 8005f24:	213f      	movs	r1, #63	; 0x3f
 8005f26:	400a      	ands	r2, r1
 8005f28:	701a      	strb	r2, [r3, #0]
	uint8_t clkAddress;
	uint8_t watchPtrAddress;

	//Check Processor address
	if(readAddress == myAddress)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2244      	movs	r2, #68	; 0x44
 8005f2e:	5c9b      	ldrb	r3, [r3, r2]
 8005f30:	183a      	adds	r2, r7, r0
 8005f32:	7812      	ldrb	r2, [r2, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d121      	bne.n	8005f7c <_ZN10Controller25resetPositionZeroFrameSPIEv+0x6a>
	{
		clkAddress = (buffer_SPI_rx[1] & 0b00011100) >> 2;	//3 bits
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2229      	movs	r2, #41	; 0x29
 8005f3c:	5c9b      	ldrb	r3, [r3, r2]
 8005f3e:	109b      	asrs	r3, r3, #2
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	200e      	movs	r0, #14
 8005f44:	183b      	adds	r3, r7, r0
 8005f46:	2107      	movs	r1, #7
 8005f48:	400a      	ands	r2, r1
 8005f4a:	701a      	strb	r2, [r3, #0]
		watchPtrAddress = (buffer_SPI_rx[1] & 0b00000011);	//2 bits
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2229      	movs	r2, #41	; 0x29
 8005f50:	5c9a      	ldrb	r2, [r3, r2]
 8005f52:	240d      	movs	r4, #13
 8005f54:	193b      	adds	r3, r7, r4
 8005f56:	2103      	movs	r1, #3
 8005f58:	400a      	ands	r2, r1
 8005f5a:	701a      	strb	r2, [r3, #0]
		//Reset position zero
		_clock[clkAddress]->getWatchPointer(watchPtrAddress)->position = 0;
 8005f5c:	183b      	adds	r3, r7, r0
 8005f5e:	781a      	ldrb	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3204      	adds	r2, #4
 8005f64:	0092      	lsls	r2, r2, #2
 8005f66:	58d2      	ldr	r2, [r2, r3]
 8005f68:	193b      	adds	r3, r7, r4
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	0019      	movs	r1, r3
 8005f6e:	0010      	movs	r0, r2
 8005f70:	f7ff f906 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8005f74:	0003      	movs	r3, r0
 8005f76:	2200      	movs	r2, #0
 8005f78:	749a      	strb	r2, [r3, #18]
	else
	{
		//Send data via CAN
		writeCANFrame();
	}
}
 8005f7a:	e003      	b.n	8005f84 <_ZN10Controller25resetPositionZeroFrameSPIEv+0x72>
		writeCANFrame();
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	0018      	movs	r0, r3
 8005f80:	f000 f9de 	bl	8006340 <_ZN10Controller13writeCANFrameEv>
}
 8005f84:	46c0      	nop			; (mov r8, r8)
 8005f86:	46bd      	mov	sp, r7
 8005f88:	b005      	add	sp, #20
 8005f8a:	bd90      	pop	{r4, r7, pc}

08005f8c <_ZN10Controller16readSPIDataBytesEv>:

void Controller::readSPIDataBytes()
{
 8005f8c:	b5b0      	push	{r4, r5, r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
	uint8_t clkAddr = (buffer_SPI_rx[1] & 0b00011100) >> 2;	//3 bits
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2229      	movs	r2, #41	; 0x29
 8005f98:	5c9b      	ldrb	r3, [r3, r2]
 8005f9a:	109b      	asrs	r3, r3, #2
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	230e      	movs	r3, #14
 8005fa0:	18fb      	adds	r3, r7, r3
 8005fa2:	2107      	movs	r1, #7
 8005fa4:	400a      	ands	r2, r1
 8005fa6:	701a      	strb	r2, [r3, #0]
	//uint8_t watchPtrAddress = (buffer_SPI_rx[1] & 0b00000011);	//2 bits
	uint8_t nbrBytes = buffer_SPI_rx[2];
 8005fa8:	230d      	movs	r3, #13
 8005faa:	18fb      	adds	r3, r7, r3
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	212a      	movs	r1, #42	; 0x2a
 8005fb0:	5c52      	ldrb	r2, [r2, r1]
 8005fb2:	701a      	strb	r2, [r3, #0]

	//First, read data bytes
	//Then, write on each variables
	for(uint8_t i=0; i<nbrBytes; i++)
 8005fb4:	230f      	movs	r3, #15
 8005fb6:	18fb      	adds	r3, r7, r3
 8005fb8:	2200      	movs	r2, #0
 8005fba:	701a      	strb	r2, [r3, #0]
 8005fbc:	230f      	movs	r3, #15
 8005fbe:	18fa      	adds	r2, r7, r3
 8005fc0:	230d      	movs	r3, #13
 8005fc2:	18fb      	adds	r3, r7, r3
 8005fc4:	7812      	ldrb	r2, [r2, #0]
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d300      	bcc.n	8005fce <_ZN10Controller16readSPIDataBytesEv+0x42>
 8005fcc:	e12b      	b.n	8006226 <_ZN10Controller16readSPIDataBytesEv+0x29a>
	{
		switch(i)
 8005fce:	230f      	movs	r3, #15
 8005fd0:	18fb      	adds	r3, r7, r3
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	2b07      	cmp	r3, #7
 8005fd6:	d900      	bls.n	8005fda <_ZN10Controller16readSPIDataBytesEv+0x4e>
 8005fd8:	e11b      	b.n	8006212 <_ZN10Controller16readSPIDataBytesEv+0x286>
 8005fda:	009a      	lsls	r2, r3, #2
 8005fdc:	4b94      	ldr	r3, [pc, #592]	; (8006230 <_ZN10Controller16readSPIDataBytesEv+0x2a4>)
 8005fde:	18d3      	adds	r3, r2, r3
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	469f      	mov	pc, r3
		{
		case 0:
			_clock[clkAddr]->getWatchPointer(0)->nbrTurns = buffer_SPI_rx[3] & 0b00000111;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	222b      	movs	r2, #43	; 0x2b
 8005fe8:	5c9c      	ldrb	r4, [r3, r2]
 8005fea:	250e      	movs	r5, #14
 8005fec:	197b      	adds	r3, r7, r5
 8005fee:	781a      	ldrb	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	3204      	adds	r2, #4
 8005ff4:	0092      	lsls	r2, r2, #2
 8005ff6:	58d3      	ldr	r3, [r2, r3]
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	0018      	movs	r0, r3
 8005ffc:	f7ff f8c0 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006000:	0002      	movs	r2, r0
 8006002:	2307      	movs	r3, #7
 8006004:	4023      	ands	r3, r4
 8006006:	b2db      	uxtb	r3, r3
 8006008:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(0)->clockwise = (buffer_SPI_rx[3] & 0b00001000) >> 3;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	222b      	movs	r2, #43	; 0x2b
 800600e:	5c9b      	ldrb	r3, [r3, r2]
 8006010:	10db      	asrs	r3, r3, #3
 8006012:	b2dc      	uxtb	r4, r3
 8006014:	197b      	adds	r3, r7, r5
 8006016:	781a      	ldrb	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	3204      	adds	r2, #4
 800601c:	0092      	lsls	r2, r2, #2
 800601e:	58d3      	ldr	r3, [r2, r3]
 8006020:	2100      	movs	r1, #0
 8006022:	0018      	movs	r0, r3
 8006024:	f7ff f8ac 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006028:	0002      	movs	r2, r0
 800602a:	2301      	movs	r3, #1
 800602c:	4023      	ands	r3, r4
 800602e:	b2db      	uxtb	r3, r3
 8006030:	7413      	strb	r3, [r2, #16]
			_clock[clkAddr]->getWatchPointer(1)->nbrTurns = (buffer_SPI_rx[3] & 0b01110000) >> 4;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	222b      	movs	r2, #43	; 0x2b
 8006036:	5c9b      	ldrb	r3, [r3, r2]
 8006038:	111b      	asrs	r3, r3, #4
 800603a:	b2dc      	uxtb	r4, r3
 800603c:	197b      	adds	r3, r7, r5
 800603e:	781a      	ldrb	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3204      	adds	r2, #4
 8006044:	0092      	lsls	r2, r2, #2
 8006046:	58d3      	ldr	r3, [r2, r3]
 8006048:	2101      	movs	r1, #1
 800604a:	0018      	movs	r0, r3
 800604c:	f7ff f898 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006050:	0002      	movs	r2, r0
 8006052:	2307      	movs	r3, #7
 8006054:	4023      	ands	r3, r4
 8006056:	b2db      	uxtb	r3, r3
 8006058:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(1)->clockwise = (buffer_SPI_rx[3] & 0b10000000) >> 7;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	222b      	movs	r2, #43	; 0x2b
 800605e:	5c9c      	ldrb	r4, [r3, r2]
 8006060:	197b      	adds	r3, r7, r5
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	3204      	adds	r2, #4
 8006068:	0092      	lsls	r2, r2, #2
 800606a:	58d3      	ldr	r3, [r2, r3]
 800606c:	2101      	movs	r1, #1
 800606e:	0018      	movs	r0, r3
 8006070:	f7ff f886 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006074:	0003      	movs	r3, r0
 8006076:	09e2      	lsrs	r2, r4, #7
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	741a      	strb	r2, [r3, #16]
			break;
 800607c:	e0cc      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 1:
			_clock[clkAddr]->getWatchPointer(0)->position = buffer_SPI_rx[4];
 800607e:	230e      	movs	r3, #14
 8006080:	18fb      	adds	r3, r7, r3
 8006082:	781a      	ldrb	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	3204      	adds	r2, #4
 8006088:	0092      	lsls	r2, r2, #2
 800608a:	58d3      	ldr	r3, [r2, r3]
 800608c:	2100      	movs	r1, #0
 800608e:	0018      	movs	r0, r3
 8006090:	f7ff f876 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006094:	0001      	movs	r1, r0
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	222c      	movs	r2, #44	; 0x2c
 800609a:	5c9b      	ldrb	r3, [r3, r2]
 800609c:	748b      	strb	r3, [r1, #18]
			break;
 800609e:	e0bb      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 2:
			_clock[clkAddr]->getWatchPointer(0)->offsetStartTime = buffer_SPI_rx[5] & 0b00001111;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	222d      	movs	r2, #45	; 0x2d
 80060a4:	5c9c      	ldrb	r4, [r3, r2]
 80060a6:	250e      	movs	r5, #14
 80060a8:	197b      	adds	r3, r7, r5
 80060aa:	781a      	ldrb	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3204      	adds	r2, #4
 80060b0:	0092      	lsls	r2, r2, #2
 80060b2:	58d3      	ldr	r3, [r2, r3]
 80060b4:	2100      	movs	r1, #0
 80060b6:	0018      	movs	r0, r3
 80060b8:	f7ff f862 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80060bc:	0002      	movs	r2, r0
 80060be:	230f      	movs	r3, #15
 80060c0:	4023      	ands	r3, r4
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(0)->movmentDurationTime = (buffer_SPI_rx[5] & 0b11110000) >> 4;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	222d      	movs	r2, #45	; 0x2d
 80060ca:	5c9c      	ldrb	r4, [r3, r2]
 80060cc:	197b      	adds	r3, r7, r5
 80060ce:	781a      	ldrb	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3204      	adds	r2, #4
 80060d4:	0092      	lsls	r2, r2, #2
 80060d6:	58d3      	ldr	r3, [r2, r3]
 80060d8:	2100      	movs	r1, #0
 80060da:	0018      	movs	r0, r3
 80060dc:	f7ff f850 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80060e0:	0003      	movs	r3, r0
 80060e2:	0922      	lsrs	r2, r4, #4
 80060e4:	b2d2      	uxtb	r2, r2
 80060e6:	751a      	strb	r2, [r3, #20]
			break;
 80060e8:	e096      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 3:
			_clock[clkAddr]->getWatchPointer(1)->position = buffer_SPI_rx[6];
 80060ea:	230e      	movs	r3, #14
 80060ec:	18fb      	adds	r3, r7, r3
 80060ee:	781a      	ldrb	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	3204      	adds	r2, #4
 80060f4:	0092      	lsls	r2, r2, #2
 80060f6:	58d3      	ldr	r3, [r2, r3]
 80060f8:	2101      	movs	r1, #1
 80060fa:	0018      	movs	r0, r3
 80060fc:	f7ff f840 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006100:	0001      	movs	r1, r0
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	222e      	movs	r2, #46	; 0x2e
 8006106:	5c9b      	ldrb	r3, [r3, r2]
 8006108:	748b      	strb	r3, [r1, #18]
			break;
 800610a:	e085      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 4:
			_clock[clkAddr]->getWatchPointer(1)->offsetStartTime = buffer_SPI_rx[7] & 0b00001111;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	222f      	movs	r2, #47	; 0x2f
 8006110:	5c9c      	ldrb	r4, [r3, r2]
 8006112:	250e      	movs	r5, #14
 8006114:	197b      	adds	r3, r7, r5
 8006116:	781a      	ldrb	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	3204      	adds	r2, #4
 800611c:	0092      	lsls	r2, r2, #2
 800611e:	58d3      	ldr	r3, [r2, r3]
 8006120:	2101      	movs	r1, #1
 8006122:	0018      	movs	r0, r3
 8006124:	f7ff f82c 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006128:	0002      	movs	r2, r0
 800612a:	230f      	movs	r3, #15
 800612c:	4023      	ands	r3, r4
 800612e:	b2db      	uxtb	r3, r3
 8006130:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(1)->movmentDurationTime = (buffer_SPI_rx[7] & 0b11110000) >> 4;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	222f      	movs	r2, #47	; 0x2f
 8006136:	5c9c      	ldrb	r4, [r3, r2]
 8006138:	197b      	adds	r3, r7, r5
 800613a:	781a      	ldrb	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	3204      	adds	r2, #4
 8006140:	0092      	lsls	r2, r2, #2
 8006142:	58d3      	ldr	r3, [r2, r3]
 8006144:	2101      	movs	r1, #1
 8006146:	0018      	movs	r0, r3
 8006148:	f7ff f81a 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 800614c:	0003      	movs	r3, r0
 800614e:	0922      	lsrs	r2, r4, #4
 8006150:	b2d2      	uxtb	r2, r2
 8006152:	751a      	strb	r2, [r3, #20]
			break;
 8006154:	e060      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 5:
			_clock[clkAddr]->getWatchPointer(2)->nbrTurns = buffer_SPI_rx[8] & 0b00000111;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2230      	movs	r2, #48	; 0x30
 800615a:	5c9c      	ldrb	r4, [r3, r2]
 800615c:	250e      	movs	r5, #14
 800615e:	197b      	adds	r3, r7, r5
 8006160:	781a      	ldrb	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3204      	adds	r2, #4
 8006166:	0092      	lsls	r2, r2, #2
 8006168:	58d3      	ldr	r3, [r2, r3]
 800616a:	2102      	movs	r1, #2
 800616c:	0018      	movs	r0, r3
 800616e:	f7ff f807 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006172:	0002      	movs	r2, r0
 8006174:	2307      	movs	r3, #7
 8006176:	4023      	ands	r3, r4
 8006178:	b2db      	uxtb	r3, r3
 800617a:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(2)->clockwise = (buffer_SPI_rx[8] & 0b00001000) >> 3;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2230      	movs	r2, #48	; 0x30
 8006180:	5c9b      	ldrb	r3, [r3, r2]
 8006182:	10db      	asrs	r3, r3, #3
 8006184:	b2dc      	uxtb	r4, r3
 8006186:	197b      	adds	r3, r7, r5
 8006188:	781a      	ldrb	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3204      	adds	r2, #4
 800618e:	0092      	lsls	r2, r2, #2
 8006190:	58d3      	ldr	r3, [r2, r3]
 8006192:	2102      	movs	r1, #2
 8006194:	0018      	movs	r0, r3
 8006196:	f7fe fff3 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 800619a:	0002      	movs	r2, r0
 800619c:	2301      	movs	r3, #1
 800619e:	4023      	ands	r3, r4
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	7413      	strb	r3, [r2, #16]
			break;
 80061a4:	e038      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 6:
			_clock[clkAddr]->getWatchPointer(2)->position = buffer_SPI_rx[9];
 80061a6:	230e      	movs	r3, #14
 80061a8:	18fb      	adds	r3, r7, r3
 80061aa:	781a      	ldrb	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3204      	adds	r2, #4
 80061b0:	0092      	lsls	r2, r2, #2
 80061b2:	58d3      	ldr	r3, [r2, r3]
 80061b4:	2102      	movs	r1, #2
 80061b6:	0018      	movs	r0, r3
 80061b8:	f7fe ffe2 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80061bc:	0001      	movs	r1, r0
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2231      	movs	r2, #49	; 0x31
 80061c2:	5c9b      	ldrb	r3, [r3, r2]
 80061c4:	748b      	strb	r3, [r1, #18]
			break;
 80061c6:	e027      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		case 7:
			_clock[clkAddr]->getWatchPointer(2)->offsetStartTime = buffer_SPI_rx[10] & 0b00001111;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2232      	movs	r2, #50	; 0x32
 80061cc:	5c9c      	ldrb	r4, [r3, r2]
 80061ce:	250e      	movs	r5, #14
 80061d0:	197b      	adds	r3, r7, r5
 80061d2:	781a      	ldrb	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	3204      	adds	r2, #4
 80061d8:	0092      	lsls	r2, r2, #2
 80061da:	58d3      	ldr	r3, [r2, r3]
 80061dc:	2102      	movs	r1, #2
 80061de:	0018      	movs	r0, r3
 80061e0:	f7fe ffce 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80061e4:	0002      	movs	r2, r0
 80061e6:	230f      	movs	r3, #15
 80061e8:	4023      	ands	r3, r4
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(2)->movmentDurationTime = (buffer_SPI_rx[10] & 0b11110000) >> 4;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2232      	movs	r2, #50	; 0x32
 80061f2:	5c9c      	ldrb	r4, [r3, r2]
 80061f4:	197b      	adds	r3, r7, r5
 80061f6:	781a      	ldrb	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	3204      	adds	r2, #4
 80061fc:	0092      	lsls	r2, r2, #2
 80061fe:	58d3      	ldr	r3, [r2, r3]
 8006200:	2102      	movs	r1, #2
 8006202:	0018      	movs	r0, r3
 8006204:	f7fe ffbc 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006208:	0003      	movs	r3, r0
 800620a:	0922      	lsrs	r2, r4, #4
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	751a      	strb	r2, [r3, #20]
			break;
 8006210:	e002      	b.n	8006218 <_ZN10Controller16readSPIDataBytesEv+0x28c>
		default:
			Error_Handler();
 8006212:	f7fa fb83 	bl	800091c <Error_Handler>
			break;
 8006216:	46c0      	nop			; (mov r8, r8)
	for(uint8_t i=0; i<nbrBytes; i++)
 8006218:	210f      	movs	r1, #15
 800621a:	187b      	adds	r3, r7, r1
 800621c:	781a      	ldrb	r2, [r3, #0]
 800621e:	187b      	adds	r3, r7, r1
 8006220:	3201      	adds	r2, #1
 8006222:	701a      	strb	r2, [r3, #0]
 8006224:	e6ca      	b.n	8005fbc <_ZN10Controller16readSPIDataBytesEv+0x30>
		}
	}
}
 8006226:	46c0      	nop			; (mov r8, r8)
 8006228:	46bd      	mov	sp, r7
 800622a:	b004      	add	sp, #16
 800622c:	bdb0      	pop	{r4, r5, r7, pc}
 800622e:	46c0      	nop			; (mov r8, r8)
 8006230:	0800b274 	.word	0x0800b274

08006234 <_ZN10Controller18readSPIConfigBytesEv>:

void Controller::readSPIConfigBytes()
{
 8006234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
	uint8_t nbrBytes = buffer_SPI_rx[1];
 800623c:	230e      	movs	r3, #14
 800623e:	18fb      	adds	r3, r7, r3
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	2129      	movs	r1, #41	; 0x29
 8006244:	5c52      	ldrb	r2, [r2, r1]
 8006246:	701a      	strb	r2, [r3, #0]
	uint8_t indexRegister = buffer_SPI_rx[2];
 8006248:	200d      	movs	r0, #13
 800624a:	183b      	adds	r3, r7, r0
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	212a      	movs	r1, #42	; 0x2a
 8006250:	5c52      	ldrb	r2, [r2, r1]
 8006252:	701a      	strb	r2, [r3, #0]
	//First, read data bytes
	//Then, write on each variables
	for(uint8_t i=indexRegister; i<nbrBytes; i++)
 8006254:	230f      	movs	r3, #15
 8006256:	18fb      	adds	r3, r7, r3
 8006258:	183a      	adds	r2, r7, r0
 800625a:	7812      	ldrb	r2, [r2, #0]
 800625c:	701a      	strb	r2, [r3, #0]
 800625e:	230f      	movs	r3, #15
 8006260:	18fa      	adds	r2, r7, r3
 8006262:	230e      	movs	r3, #14
 8006264:	18fb      	adds	r3, r7, r3
 8006266:	7812      	ldrb	r2, [r2, #0]
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	429a      	cmp	r2, r3
 800626c:	d261      	bcs.n	8006332 <_ZN10Controller18readSPIConfigBytesEv+0xfe>
	{
		switch(i)
 800626e:	230f      	movs	r3, #15
 8006270:	18fb      	adds	r3, r7, r3
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	2b07      	cmp	r3, #7
 8006276:	d84f      	bhi.n	8006318 <_ZN10Controller18readSPIConfigBytesEv+0xe4>
 8006278:	009a      	lsls	r2, r3, #2
 800627a:	4b30      	ldr	r3, [pc, #192]	; (800633c <_ZN10Controller18readSPIConfigBytesEv+0x108>)
 800627c:	18d3      	adds	r3, r2, r3
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	469f      	mov	pc, r3
		{
		case 0:
			statusBytes = buffer_SPI_rx[i+3];
 8006282:	230f      	movs	r3, #15
 8006284:	18fb      	adds	r3, r7, r3
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	3303      	adds	r3, #3
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	2128      	movs	r1, #40	; 0x28
 800628e:	18d3      	adds	r3, r2, r3
 8006290:	185b      	adds	r3, r3, r1
 8006292:	7819      	ldrb	r1, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2246      	movs	r2, #70	; 0x46
 8006298:	5499      	strb	r1, [r3, r2]
			if(((statusBytes & 0b00010000)>>4) == true)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2246      	movs	r2, #70	; 0x46
 800629e:	5c9b      	ldrb	r3, [r3, r2]
 80062a0:	001a      	movs	r2, r3
 80062a2:	2310      	movs	r3, #16
 80062a4:	4013      	ands	r3, r2
 80062a6:	d03c      	beq.n	8006322 <_ZN10Controller18readSPIConfigBytesEv+0xee>
			{
				GEN(evFlagTrigger());	//FLAG TRIGGER
 80062a8:	687d      	ldr	r5, [r7, #4]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	330c      	adds	r3, #12
 80062b0:	681c      	ldr	r4, [r3, #0]
 80062b2:	2014      	movs	r0, #20
 80062b4:	f003 fe39 	bl	8009f2a <_Znwj>
 80062b8:	0003      	movs	r3, r0
 80062ba:	001e      	movs	r6, r3
 80062bc:	0030      	movs	r0, r6
 80062be:	f000 ff4f 	bl	8007160 <_ZN13evFlagTriggerC1Ev>
 80062c2:	0031      	movs	r1, r6
 80062c4:	0028      	movs	r0, r5
 80062c6:	47a0      	blx	r4
			}
			break;
 80062c8:	e02b      	b.n	8006322 <_ZN10Controller18readSPIConfigBytesEv+0xee>
		case 1:
			startTime = buffer_SPI_rx[i+3];
 80062ca:	230f      	movs	r3, #15
 80062cc:	18fb      	adds	r3, r7, r3
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	3303      	adds	r3, #3
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	2128      	movs	r1, #40	; 0x28
 80062d6:	18d3      	adds	r3, r2, r3
 80062d8:	185b      	adds	r3, r3, r1
 80062da:	7819      	ldrb	r1, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2247      	movs	r2, #71	; 0x47
 80062e0:	5499      	strb	r1, [r3, r2]
			break;
 80062e2:	e01f      	b.n	8006324 <_ZN10Controller18readSPIConfigBytesEv+0xf0>
		case 2:
			stopTime = buffer_SPI_rx[i+3];
 80062e4:	230f      	movs	r3, #15
 80062e6:	18fb      	adds	r3, r7, r3
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	3303      	adds	r3, #3
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	2128      	movs	r1, #40	; 0x28
 80062f0:	18d3      	adds	r3, r2, r3
 80062f2:	185b      	adds	r3, r3, r1
 80062f4:	7819      	ldrb	r1, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2248      	movs	r2, #72	; 0x48
 80062fa:	5499      	strb	r1, [r3, r2]
			break;
 80062fc:	e012      	b.n	8006324 <_ZN10Controller18readSPIConfigBytesEv+0xf0>
		case 3:
			nbrWatchPtrClk = buffer_SPI_rx[i+3];
 80062fe:	230f      	movs	r3, #15
 8006300:	18fb      	adds	r3, r7, r3
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	3303      	adds	r3, #3
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	2128      	movs	r1, #40	; 0x28
 800630a:	18d3      	adds	r3, r2, r3
 800630c:	185b      	adds	r3, r3, r1
 800630e:	7819      	ldrb	r1, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2245      	movs	r2, #69	; 0x45
 8006314:	5499      	strb	r1, [r3, r2]
			break;
 8006316:	e005      	b.n	8006324 <_ZN10Controller18readSPIConfigBytesEv+0xf0>
			break;
		case 7:
			//Free
			break;
		default:
			Error_Handler();
 8006318:	f7fa fb00 	bl	800091c <Error_Handler>
			break;
 800631c:	e002      	b.n	8006324 <_ZN10Controller18readSPIConfigBytesEv+0xf0>
			break;
 800631e:	46c0      	nop			; (mov r8, r8)
 8006320:	e000      	b.n	8006324 <_ZN10Controller18readSPIConfigBytesEv+0xf0>
			break;
 8006322:	46c0      	nop			; (mov r8, r8)
	for(uint8_t i=indexRegister; i<nbrBytes; i++)
 8006324:	210f      	movs	r1, #15
 8006326:	187b      	adds	r3, r7, r1
 8006328:	781a      	ldrb	r2, [r3, #0]
 800632a:	187b      	adds	r3, r7, r1
 800632c:	3201      	adds	r2, #1
 800632e:	701a      	strb	r2, [r3, #0]
 8006330:	e795      	b.n	800625e <_ZN10Controller18readSPIConfigBytesEv+0x2a>
		}
	}
}
 8006332:	46c0      	nop			; (mov r8, r8)
 8006334:	46bd      	mov	sp, r7
 8006336:	b005      	add	sp, #20
 8006338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800633a:	46c0      	nop			; (mov r8, r8)
 800633c:	0800b294 	.word	0x0800b294

08006340 <_ZN10Controller13writeCANFrameEv>:

//---------------------------------------------------------------------------------------------------------------------
//------------------------------------------------------------CAN------------------------------------------------------
//---------------------------------------------------------------------------------------------------------------------
void Controller::writeCANFrame()
{
 8006340:	b590      	push	{r4, r7, lr}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
	uint8_t frameType = (buffer_SPI_rx[0]&0b11000000) >> 6;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2228      	movs	r2, #40	; 0x28
 800634c:	5c9a      	ldrb	r2, [r3, r2]
 800634e:	200e      	movs	r0, #14
 8006350:	183b      	adds	r3, r7, r0
 8006352:	0992      	lsrs	r2, r2, #6
 8006354:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef statusCAN;

	myTxMessage.StdId = 0x00;								//Message identifier -> 11 bits identifier (initialized)
 8006356:	4b51      	ldr	r3, [pc, #324]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006358:	2200      	movs	r2, #0
 800635a:	601a      	str	r2, [r3, #0]
	myTxMessage.StdId += (buffer_SPI_rx[0]&0b11000000) << 3;	//2 bits = frame type (bit 10 & bit 9)
 800635c:	4b4f      	ldr	r3, [pc, #316]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2128      	movs	r1, #40	; 0x28
 8006364:	5c5b      	ldrb	r3, [r3, r1]
 8006366:	00db      	lsls	r3, r3, #3
 8006368:	0019      	movs	r1, r3
 800636a:	23c0      	movs	r3, #192	; 0xc0
 800636c:	00db      	lsls	r3, r3, #3
 800636e:	400b      	ands	r3, r1
 8006370:	18d2      	adds	r2, r2, r3
 8006372:	4b4a      	ldr	r3, [pc, #296]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006374:	601a      	str	r2, [r3, #0]
	myTxMessage.StdId += (buffer_SPI_rx[0]&0b00001111) << 5;	//4 bits = Processor Address (bit 8 to bit 5)
 8006376:	4b49      	ldr	r3, [pc, #292]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2128      	movs	r1, #40	; 0x28
 800637e:	5c5b      	ldrb	r3, [r3, r1]
 8006380:	015b      	lsls	r3, r3, #5
 8006382:	0019      	movs	r1, r3
 8006384:	23f0      	movs	r3, #240	; 0xf0
 8006386:	005b      	lsls	r3, r3, #1
 8006388:	400b      	ands	r3, r1
 800638a:	18d2      	adds	r2, r2, r3
 800638c:	4b43      	ldr	r3, [pc, #268]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 800638e:	601a      	str	r2, [r3, #0]

	//myTxMessage.ExtId = 0x00;							//Used of 29 bits identifier
	myTxMessage.IDE = CAN_ID_STD;						//Used 11 bits identifier
 8006390:	4b42      	ldr	r3, [pc, #264]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006392:	2200      	movs	r2, #0
 8006394:	609a      	str	r2, [r3, #8]
	myTxMessage.RTR = CAN_RTR_DATA;						//DATA frame
 8006396:	4b41      	ldr	r3, [pc, #260]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006398:	2200      	movs	r2, #0
 800639a:	60da      	str	r2, [r3, #12]

	switch(frameType)
 800639c:	183b      	adds	r3, r7, r0
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	dc04      	bgt.n	80063ae <_ZN10Controller13writeCANFrameEv+0x6e>
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	da2f      	bge.n	8006408 <_ZN10Controller13writeCANFrameEv+0xc8>
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d003      	beq.n	80063b4 <_ZN10Controller13writeCANFrameEv+0x74>
 80063ac:	e067      	b.n	800647e <_ZN10Controller13writeCANFrameEv+0x13e>
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	d03e      	beq.n	8006430 <_ZN10Controller13writeCANFrameEv+0xf0>
 80063b2:	e064      	b.n	800647e <_ZN10Controller13writeCANFrameEv+0x13e>
	{
	case 0://Data frame
		myTxMessage.StdId += (buffer_SPI_rx[1]&0b00011100);		//2 bits = ClockAddress (bit 5 to bit 2)
 80063b4:	4b39      	ldr	r3, [pc, #228]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2129      	movs	r1, #41	; 0x29
 80063bc:	5c5b      	ldrb	r3, [r3, r1]
 80063be:	0019      	movs	r1, r3
 80063c0:	231c      	movs	r3, #28
 80063c2:	400b      	ands	r3, r1
 80063c4:	18d2      	adds	r2, r2, r3
 80063c6:	4b35      	ldr	r3, [pc, #212]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063c8:	601a      	str	r2, [r3, #0]
		myTxMessage.StdId += (buffer_SPI_rx[1]&0b00000011);		//4 bits = Watch pointer address (bit 1 & bit 0)
 80063ca:	4b34      	ldr	r3, [pc, #208]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2129      	movs	r1, #41	; 0x29
 80063d2:	5c5b      	ldrb	r3, [r3, r1]
 80063d4:	0019      	movs	r1, r3
 80063d6:	2303      	movs	r3, #3
 80063d8:	400b      	ands	r3, r1
 80063da:	18d2      	adds	r2, r2, r3
 80063dc:	4b2f      	ldr	r3, [pc, #188]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063de:	601a      	str	r2, [r3, #0]

		myTxMessage.DLC = buffer_SPI_rx[2];				//Data Length Code (+1 for clock address
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	222a      	movs	r2, #42	; 0x2a
 80063e4:	5c9b      	ldrb	r3, [r3, r2]
 80063e6:	001a      	movs	r2, r3
 80063e8:	4b2c      	ldr	r3, [pc, #176]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063ea:	611a      	str	r2, [r3, #16]
		statusCAN = HAL_CAN_AddTxMessage(&hcan, &myTxMessage, &buffer_SPI_rx[3], &TxMailbox);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	332b      	adds	r3, #43	; 0x2b
 80063f0:	001a      	movs	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	333c      	adds	r3, #60	; 0x3c
 80063f6:	210f      	movs	r1, #15
 80063f8:	187c      	adds	r4, r7, r1
 80063fa:	4928      	ldr	r1, [pc, #160]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 80063fc:	4828      	ldr	r0, [pc, #160]	; (80064a0 <_ZN10Controller13writeCANFrameEv+0x160>)
 80063fe:	f7fa ffaf 	bl	8001360 <HAL_CAN_AddTxMessage>
 8006402:	0003      	movs	r3, r0
 8006404:	7023      	strb	r3, [r4, #0]
		break;
 8006406:	e03d      	b.n	8006484 <_ZN10Controller13writeCANFrameEv+0x144>
	case 1://Configuration frame
	case 2://Broadcast configuration frame
		myTxMessage.DLC = buffer_SPI_rx[1];				//Data Length Code
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2229      	movs	r2, #41	; 0x29
 800640c:	5c9b      	ldrb	r3, [r3, r2]
 800640e:	001a      	movs	r2, r3
 8006410:	4b22      	ldr	r3, [pc, #136]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006412:	611a      	str	r2, [r3, #16]
		statusCAN = HAL_CAN_AddTxMessage(&hcan, &myTxMessage, &buffer_SPI_rx[2], &TxMailbox);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	332a      	adds	r3, #42	; 0x2a
 8006418:	001a      	movs	r2, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	333c      	adds	r3, #60	; 0x3c
 800641e:	210f      	movs	r1, #15
 8006420:	187c      	adds	r4, r7, r1
 8006422:	491e      	ldr	r1, [pc, #120]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006424:	481e      	ldr	r0, [pc, #120]	; (80064a0 <_ZN10Controller13writeCANFrameEv+0x160>)
 8006426:	f7fa ff9b 	bl	8001360 <HAL_CAN_AddTxMessage>
 800642a:	0003      	movs	r3, r0
 800642c:	7023      	strb	r3, [r4, #0]
		break;
 800642e:	e029      	b.n	8006484 <_ZN10Controller13writeCANFrameEv+0x144>
	case 3://Reset position frame
		myTxMessage.StdId += (buffer_SPI_rx[1]&0b00011100);		//2 bits = ClockAddress (bit 5 to bit 2)
 8006430:	4b1a      	ldr	r3, [pc, #104]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2129      	movs	r1, #41	; 0x29
 8006438:	5c5b      	ldrb	r3, [r3, r1]
 800643a:	0019      	movs	r1, r3
 800643c:	231c      	movs	r3, #28
 800643e:	400b      	ands	r3, r1
 8006440:	18d2      	adds	r2, r2, r3
 8006442:	4b16      	ldr	r3, [pc, #88]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006444:	601a      	str	r2, [r3, #0]
		myTxMessage.StdId += (buffer_SPI_rx[1]&0b00000011);		//4 bits = Watch pointer address (bit 1 & bit 0)
 8006446:	4b15      	ldr	r3, [pc, #84]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2129      	movs	r1, #41	; 0x29
 800644e:	5c5b      	ldrb	r3, [r3, r1]
 8006450:	0019      	movs	r1, r3
 8006452:	2303      	movs	r3, #3
 8006454:	400b      	ands	r3, r1
 8006456:	18d2      	adds	r2, r2, r3
 8006458:	4b10      	ldr	r3, [pc, #64]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 800645a:	601a      	str	r2, [r3, #0]
		myTxMessage.DLC = 0;							//Data Length Code
 800645c:	4b0f      	ldr	r3, [pc, #60]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 800645e:	2200      	movs	r2, #0
 8006460:	611a      	str	r2, [r3, #16]
		statusCAN = HAL_CAN_AddTxMessage(&hcan, &myTxMessage, &buffer_SPI_rx[0], &TxMailbox);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	3328      	adds	r3, #40	; 0x28
 8006466:	001a      	movs	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	333c      	adds	r3, #60	; 0x3c
 800646c:	210f      	movs	r1, #15
 800646e:	187c      	adds	r4, r7, r1
 8006470:	490a      	ldr	r1, [pc, #40]	; (800649c <_ZN10Controller13writeCANFrameEv+0x15c>)
 8006472:	480b      	ldr	r0, [pc, #44]	; (80064a0 <_ZN10Controller13writeCANFrameEv+0x160>)
 8006474:	f7fa ff74 	bl	8001360 <HAL_CAN_AddTxMessage>
 8006478:	0003      	movs	r3, r0
 800647a:	7023      	strb	r3, [r4, #0]
		break;
 800647c:	e002      	b.n	8006484 <_ZN10Controller13writeCANFrameEv+0x144>
	default:
		Error_Handler();
 800647e:	f7fa fa4d 	bl	800091c <Error_Handler>
		break;
 8006482:	46c0      	nop			; (mov r8, r8)
	}

	if( statusCAN != HAL_OK )
 8006484:	230f      	movs	r3, #15
 8006486:	18fb      	adds	r3, r7, r3
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <_ZN10Controller13writeCANFrameEv+0x152>
	{
		Error_Handler();
 800648e:	f7fa fa45 	bl	800091c <Error_Handler>
	}
}
 8006492:	46c0      	nop			; (mov r8, r8)
 8006494:	46bd      	mov	sp, r7
 8006496:	b005      	add	sp, #20
 8006498:	bd90      	pop	{r4, r7, pc}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	20000260 	.word	0x20000260
 80064a0:	2000021c 	.word	0x2000021c

080064a4 <_ZN10Controller12readCANFrameEv>:


void Controller::readCANFrame()
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
	uint8_t frameType = (myRxMessage.StdId & 0b11000000000) >> 9;
 80064ac:	4b18      	ldr	r3, [pc, #96]	; (8006510 <_ZN10Controller12readCANFrameEv+0x6c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	0a5b      	lsrs	r3, r3, #9
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	200f      	movs	r0, #15
 80064b6:	183b      	adds	r3, r7, r0
 80064b8:	2103      	movs	r1, #3
 80064ba:	400a      	ands	r2, r1
 80064bc:	701a      	strb	r2, [r3, #0]
	//uint8_t processorAddress = (myRxMessage.StdId & 0b00111100000) >> 5;
	//uint8_t clockAddress = (myRxMessage.StdId & 0b00000011100) >> 2;
	//uint8_t watchPointerAddress = (myRxMessage.StdId & 0b00000000011);

	switch(frameType)
 80064be:	183b      	adds	r3, r7, r0
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d00d      	beq.n	80064e2 <_ZN10Controller12readCANFrameEv+0x3e>
 80064c6:	dc02      	bgt.n	80064ce <_ZN10Controller12readCANFrameEv+0x2a>
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <_ZN10Controller12readCANFrameEv+0x34>
 80064cc:	e018      	b.n	8006500 <_ZN10Controller12readCANFrameEv+0x5c>
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d00c      	beq.n	80064ec <_ZN10Controller12readCANFrameEv+0x48>
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d00f      	beq.n	80064f6 <_ZN10Controller12readCANFrameEv+0x52>
 80064d6:	e013      	b.n	8006500 <_ZN10Controller12readCANFrameEv+0x5c>
	{
	case 0:
		dataFrameCAN();
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	0018      	movs	r0, r3
 80064dc:	f000 f81a 	bl	8006514 <_ZN10Controller12dataFrameCANEv>
		break;
 80064e0:	e011      	b.n	8006506 <_ZN10Controller12readCANFrameEv+0x62>
	case 1:
		configurationFrameCAN();
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0018      	movs	r0, r3
 80064e6:	f000 f833 	bl	8006550 <_ZN10Controller21configurationFrameCANEv>
		break;
 80064ea:	e00c      	b.n	8006506 <_ZN10Controller12readCANFrameEv+0x62>
	case 2:
		broadcastConfigurationFrameCAN();
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	0018      	movs	r0, r3
 80064f0:	f000 f84c 	bl	800658c <_ZN10Controller30broadcastConfigurationFrameCANEv>
		break;
 80064f4:	e007      	b.n	8006506 <_ZN10Controller12readCANFrameEv+0x62>
	case 3:
		resetPositionZeroFrameCAN();
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	0018      	movs	r0, r3
 80064fa:	f000 f853 	bl	80065a4 <_ZN10Controller25resetPositionZeroFrameCANEv>
		break;
 80064fe:	e002      	b.n	8006506 <_ZN10Controller12readCANFrameEv+0x62>
	default:
		Error_Handler();
 8006500:	f7fa fa0c 	bl	800091c <Error_Handler>
		break;
 8006504:	46c0      	nop			; (mov r8, r8)
	}
}
 8006506:	46c0      	nop			; (mov r8, r8)
 8006508:	46bd      	mov	sp, r7
 800650a:	b004      	add	sp, #16
 800650c:	bd80      	pop	{r7, pc}
 800650e:	46c0      	nop			; (mov r8, r8)
 8006510:	20000244 	.word	0x20000244

08006514 <_ZN10Controller12dataFrameCANEv>:

void Controller::dataFrameCAN()
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	uint8_t processorAddress = (myRxMessage.StdId & 0b00111100000) >> 5;
 800651c:	4b0b      	ldr	r3, [pc, #44]	; (800654c <_ZN10Controller12dataFrameCANEv+0x38>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	095b      	lsrs	r3, r3, #5
 8006522:	b2da      	uxtb	r2, r3
 8006524:	200f      	movs	r0, #15
 8006526:	183b      	adds	r3, r7, r0
 8006528:	210f      	movs	r1, #15
 800652a:	400a      	ands	r2, r1
 800652c:	701a      	strb	r2, [r3, #0]

	if(processorAddress == myAddress)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2244      	movs	r2, #68	; 0x44
 8006532:	5c9b      	ldrb	r3, [r3, r2]
 8006534:	183a      	adds	r2, r7, r0
 8006536:	7812      	ldrb	r2, [r2, #0]
 8006538:	429a      	cmp	r2, r3
 800653a:	d103      	bne.n	8006544 <_ZN10Controller12dataFrameCANEv+0x30>
	{
		readCANDataBytes();
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f86a 	bl	8006618 <_ZN10Controller16readCANDataBytesEv>
	}
}
 8006544:	46c0      	nop			; (mov r8, r8)
 8006546:	46bd      	mov	sp, r7
 8006548:	b004      	add	sp, #16
 800654a:	bd80      	pop	{r7, pc}
 800654c:	20000244 	.word	0x20000244

08006550 <_ZN10Controller21configurationFrameCANEv>:

void Controller::configurationFrameCAN()
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
	uint8_t processorAddress = (myRxMessage.StdId & 0b00111100000) >> 5;
 8006558:	4b0b      	ldr	r3, [pc, #44]	; (8006588 <_ZN10Controller21configurationFrameCANEv+0x38>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	095b      	lsrs	r3, r3, #5
 800655e:	b2da      	uxtb	r2, r3
 8006560:	200f      	movs	r0, #15
 8006562:	183b      	adds	r3, r7, r0
 8006564:	210f      	movs	r1, #15
 8006566:	400a      	ands	r2, r1
 8006568:	701a      	strb	r2, [r3, #0]

	if(processorAddress == myAddress)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2244      	movs	r2, #68	; 0x44
 800656e:	5c9b      	ldrb	r3, [r3, r2]
 8006570:	183a      	adds	r2, r7, r0
 8006572:	7812      	ldrb	r2, [r2, #0]
 8006574:	429a      	cmp	r2, r3
 8006576:	d103      	bne.n	8006580 <_ZN10Controller21configurationFrameCANEv+0x30>
	{
		readCANConfigBytes();
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	0018      	movs	r0, r3
 800657c:	f000 f9a0 	bl	80068c0 <_ZN10Controller18readCANConfigBytesEv>
	}
}
 8006580:	46c0      	nop			; (mov r8, r8)
 8006582:	46bd      	mov	sp, r7
 8006584:	b004      	add	sp, #16
 8006586:	bd80      	pop	{r7, pc}
 8006588:	20000244 	.word	0x20000244

0800658c <_ZN10Controller30broadcastConfigurationFrameCANEv>:

void Controller::broadcastConfigurationFrameCAN()
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
	//Because broadcast
	readCANConfigBytes();
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	0018      	movs	r0, r3
 8006598:	f000 f992 	bl	80068c0 <_ZN10Controller18readCANConfigBytesEv>
}
 800659c:	46c0      	nop			; (mov r8, r8)
 800659e:	46bd      	mov	sp, r7
 80065a0:	b002      	add	sp, #8
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <_ZN10Controller25resetPositionZeroFrameCANEv>:

void Controller::resetPositionZeroFrameCAN()
{
 80065a4:	b590      	push	{r4, r7, lr}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
	uint8_t processorAddress = (myRxMessage.StdId & 0b00111100000) >> 5;
 80065ac:	4b19      	ldr	r3, [pc, #100]	; (8006614 <_ZN10Controller25resetPositionZeroFrameCANEv+0x70>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	095b      	lsrs	r3, r3, #5
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	200f      	movs	r0, #15
 80065b6:	183b      	adds	r3, r7, r0
 80065b8:	210f      	movs	r1, #15
 80065ba:	400a      	ands	r2, r1
 80065bc:	701a      	strb	r2, [r3, #0]

	if(processorAddress == myAddress)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2244      	movs	r2, #68	; 0x44
 80065c2:	5c9b      	ldrb	r3, [r3, r2]
 80065c4:	183a      	adds	r2, r7, r0
 80065c6:	7812      	ldrb	r2, [r2, #0]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d11f      	bne.n	800660c <_ZN10Controller25resetPositionZeroFrameCANEv+0x68>
	{
		uint8_t clockAddress = (myRxMessage.StdId & 0b00000011100) >> 2;
 80065cc:	4b11      	ldr	r3, [pc, #68]	; (8006614 <_ZN10Controller25resetPositionZeroFrameCANEv+0x70>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	089b      	lsrs	r3, r3, #2
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	200e      	movs	r0, #14
 80065d6:	183b      	adds	r3, r7, r0
 80065d8:	2107      	movs	r1, #7
 80065da:	400a      	ands	r2, r1
 80065dc:	701a      	strb	r2, [r3, #0]
		uint8_t watchPointerAddress = (myRxMessage.StdId & 0b00000000011);
 80065de:	4b0d      	ldr	r3, [pc, #52]	; (8006614 <_ZN10Controller25resetPositionZeroFrameCANEv+0x70>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	240d      	movs	r4, #13
 80065e6:	193b      	adds	r3, r7, r4
 80065e8:	2103      	movs	r1, #3
 80065ea:	400a      	ands	r2, r1
 80065ec:	701a      	strb	r2, [r3, #0]
		//Reset position zero
		_clock[clockAddress]->getWatchPointer(watchPointerAddress)->position = 0;
 80065ee:	183b      	adds	r3, r7, r0
 80065f0:	781a      	ldrb	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	3204      	adds	r2, #4
 80065f6:	0092      	lsls	r2, r2, #2
 80065f8:	58d2      	ldr	r2, [r2, r3]
 80065fa:	193b      	adds	r3, r7, r4
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	0019      	movs	r1, r3
 8006600:	0010      	movs	r0, r2
 8006602:	f7fe fdbd 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006606:	0003      	movs	r3, r0
 8006608:	2200      	movs	r2, #0
 800660a:	749a      	strb	r2, [r3, #18]
	}
}
 800660c:	46c0      	nop			; (mov r8, r8)
 800660e:	46bd      	mov	sp, r7
 8006610:	b005      	add	sp, #20
 8006612:	bd90      	pop	{r4, r7, pc}
 8006614:	20000244 	.word	0x20000244

08006618 <_ZN10Controller16readCANDataBytesEv>:

void Controller::readCANDataBytes()
{
 8006618:	b5b0      	push	{r4, r5, r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	uint8_t clkAddr = (myRxMessage.StdId & 0b00000011100) >> 2;	//3 bits
 8006620:	4ba5      	ldr	r3, [pc, #660]	; (80068b8 <_ZN10Controller16readCANDataBytesEv+0x2a0>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	089b      	lsrs	r3, r3, #2
 8006626:	b2da      	uxtb	r2, r3
 8006628:	230e      	movs	r3, #14
 800662a:	18fb      	adds	r3, r7, r3
 800662c:	2107      	movs	r1, #7
 800662e:	400a      	ands	r2, r1
 8006630:	701a      	strb	r2, [r3, #0]
	//uint8_t watchPtrAddress = (buffer_SPI_rx[1] & 0b00000011);	//2 bits
	uint8_t nbrBytes = myRxMessage.DLC;
 8006632:	4ba1      	ldr	r3, [pc, #644]	; (80068b8 <_ZN10Controller16readCANDataBytesEv+0x2a0>)
 8006634:	691a      	ldr	r2, [r3, #16]
 8006636:	230d      	movs	r3, #13
 8006638:	18fb      	adds	r3, r7, r3
 800663a:	701a      	strb	r2, [r3, #0]

	//First, read data bytes
	//Then, write on each variables
	for(uint8_t i=0; i<nbrBytes; i++)
 800663c:	230f      	movs	r3, #15
 800663e:	18fb      	adds	r3, r7, r3
 8006640:	2200      	movs	r2, #0
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	230f      	movs	r3, #15
 8006646:	18fa      	adds	r2, r7, r3
 8006648:	230d      	movs	r3, #13
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	7812      	ldrb	r2, [r2, #0]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	429a      	cmp	r2, r3
 8006652:	d300      	bcc.n	8006656 <_ZN10Controller16readCANDataBytesEv+0x3e>
 8006654:	e12b      	b.n	80068ae <_ZN10Controller16readCANDataBytesEv+0x296>
	{
		switch(i)
 8006656:	230f      	movs	r3, #15
 8006658:	18fb      	adds	r3, r7, r3
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	2b07      	cmp	r3, #7
 800665e:	d900      	bls.n	8006662 <_ZN10Controller16readCANDataBytesEv+0x4a>
 8006660:	e11b      	b.n	800689a <_ZN10Controller16readCANDataBytesEv+0x282>
 8006662:	009a      	lsls	r2, r3, #2
 8006664:	4b95      	ldr	r3, [pc, #596]	; (80068bc <_ZN10Controller16readCANDataBytesEv+0x2a4>)
 8006666:	18d3      	adds	r3, r2, r3
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	469f      	mov	pc, r3
		{
		case 0:
			_clock[clkAddr]->getWatchPointer(0)->nbrTurns = buffer_CAN_rx[0] & 0b00000111;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2233      	movs	r2, #51	; 0x33
 8006670:	5c9c      	ldrb	r4, [r3, r2]
 8006672:	250e      	movs	r5, #14
 8006674:	197b      	adds	r3, r7, r5
 8006676:	781a      	ldrb	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	3204      	adds	r2, #4
 800667c:	0092      	lsls	r2, r2, #2
 800667e:	58d3      	ldr	r3, [r2, r3]
 8006680:	2100      	movs	r1, #0
 8006682:	0018      	movs	r0, r3
 8006684:	f7fe fd7c 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006688:	0002      	movs	r2, r0
 800668a:	2307      	movs	r3, #7
 800668c:	4023      	ands	r3, r4
 800668e:	b2db      	uxtb	r3, r3
 8006690:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(0)->clockwise = (buffer_CAN_rx[0] & 0b00001000) >> 3;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2233      	movs	r2, #51	; 0x33
 8006696:	5c9b      	ldrb	r3, [r3, r2]
 8006698:	10db      	asrs	r3, r3, #3
 800669a:	b2dc      	uxtb	r4, r3
 800669c:	197b      	adds	r3, r7, r5
 800669e:	781a      	ldrb	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3204      	adds	r2, #4
 80066a4:	0092      	lsls	r2, r2, #2
 80066a6:	58d3      	ldr	r3, [r2, r3]
 80066a8:	2100      	movs	r1, #0
 80066aa:	0018      	movs	r0, r3
 80066ac:	f7fe fd68 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80066b0:	0002      	movs	r2, r0
 80066b2:	2301      	movs	r3, #1
 80066b4:	4023      	ands	r3, r4
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	7413      	strb	r3, [r2, #16]
			_clock[clkAddr]->getWatchPointer(1)->nbrTurns = (buffer_CAN_rx[0] & 0b01110000) >> 4;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2233      	movs	r2, #51	; 0x33
 80066be:	5c9b      	ldrb	r3, [r3, r2]
 80066c0:	111b      	asrs	r3, r3, #4
 80066c2:	b2dc      	uxtb	r4, r3
 80066c4:	197b      	adds	r3, r7, r5
 80066c6:	781a      	ldrb	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3204      	adds	r2, #4
 80066cc:	0092      	lsls	r2, r2, #2
 80066ce:	58d3      	ldr	r3, [r2, r3]
 80066d0:	2101      	movs	r1, #1
 80066d2:	0018      	movs	r0, r3
 80066d4:	f7fe fd54 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80066d8:	0002      	movs	r2, r0
 80066da:	2307      	movs	r3, #7
 80066dc:	4023      	ands	r3, r4
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(1)->clockwise = (buffer_CAN_rx[0] & 0b10000000) >> 7;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2233      	movs	r2, #51	; 0x33
 80066e6:	5c9c      	ldrb	r4, [r3, r2]
 80066e8:	197b      	adds	r3, r7, r5
 80066ea:	781a      	ldrb	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3204      	adds	r2, #4
 80066f0:	0092      	lsls	r2, r2, #2
 80066f2:	58d3      	ldr	r3, [r2, r3]
 80066f4:	2101      	movs	r1, #1
 80066f6:	0018      	movs	r0, r3
 80066f8:	f7fe fd42 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80066fc:	0003      	movs	r3, r0
 80066fe:	09e2      	lsrs	r2, r4, #7
 8006700:	b2d2      	uxtb	r2, r2
 8006702:	741a      	strb	r2, [r3, #16]
			break;
 8006704:	e0cc      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 1:
			_clock[clkAddr]->getWatchPointer(0)->position = buffer_CAN_rx[1];
 8006706:	230e      	movs	r3, #14
 8006708:	18fb      	adds	r3, r7, r3
 800670a:	781a      	ldrb	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	3204      	adds	r2, #4
 8006710:	0092      	lsls	r2, r2, #2
 8006712:	58d3      	ldr	r3, [r2, r3]
 8006714:	2100      	movs	r1, #0
 8006716:	0018      	movs	r0, r3
 8006718:	f7fe fd32 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 800671c:	0001      	movs	r1, r0
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2234      	movs	r2, #52	; 0x34
 8006722:	5c9b      	ldrb	r3, [r3, r2]
 8006724:	748b      	strb	r3, [r1, #18]
			break;
 8006726:	e0bb      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 2:
			_clock[clkAddr]->getWatchPointer(0)->offsetStartTime = buffer_CAN_rx[2] & 0b00001111;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2235      	movs	r2, #53	; 0x35
 800672c:	5c9c      	ldrb	r4, [r3, r2]
 800672e:	250e      	movs	r5, #14
 8006730:	197b      	adds	r3, r7, r5
 8006732:	781a      	ldrb	r2, [r3, #0]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	3204      	adds	r2, #4
 8006738:	0092      	lsls	r2, r2, #2
 800673a:	58d3      	ldr	r3, [r2, r3]
 800673c:	2100      	movs	r1, #0
 800673e:	0018      	movs	r0, r3
 8006740:	f7fe fd1e 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006744:	0002      	movs	r2, r0
 8006746:	230f      	movs	r3, #15
 8006748:	4023      	ands	r3, r4
 800674a:	b2db      	uxtb	r3, r3
 800674c:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(0)->movmentDurationTime = (buffer_CAN_rx[2] & 0b11110000) >> 4;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2235      	movs	r2, #53	; 0x35
 8006752:	5c9c      	ldrb	r4, [r3, r2]
 8006754:	197b      	adds	r3, r7, r5
 8006756:	781a      	ldrb	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	3204      	adds	r2, #4
 800675c:	0092      	lsls	r2, r2, #2
 800675e:	58d3      	ldr	r3, [r2, r3]
 8006760:	2100      	movs	r1, #0
 8006762:	0018      	movs	r0, r3
 8006764:	f7fe fd0c 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006768:	0003      	movs	r3, r0
 800676a:	0922      	lsrs	r2, r4, #4
 800676c:	b2d2      	uxtb	r2, r2
 800676e:	751a      	strb	r2, [r3, #20]
			break;
 8006770:	e096      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 3:
			_clock[clkAddr]->getWatchPointer(1)->position = buffer_CAN_rx[3];
 8006772:	230e      	movs	r3, #14
 8006774:	18fb      	adds	r3, r7, r3
 8006776:	781a      	ldrb	r2, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	3204      	adds	r2, #4
 800677c:	0092      	lsls	r2, r2, #2
 800677e:	58d3      	ldr	r3, [r2, r3]
 8006780:	2101      	movs	r1, #1
 8006782:	0018      	movs	r0, r3
 8006784:	f7fe fcfc 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006788:	0001      	movs	r1, r0
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2236      	movs	r2, #54	; 0x36
 800678e:	5c9b      	ldrb	r3, [r3, r2]
 8006790:	748b      	strb	r3, [r1, #18]
			break;
 8006792:	e085      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 4:
			_clock[clkAddr]->getWatchPointer(1)->offsetStartTime = buffer_CAN_rx[4] & 0b00001111;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2237      	movs	r2, #55	; 0x37
 8006798:	5c9c      	ldrb	r4, [r3, r2]
 800679a:	250e      	movs	r5, #14
 800679c:	197b      	adds	r3, r7, r5
 800679e:	781a      	ldrb	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3204      	adds	r2, #4
 80067a4:	0092      	lsls	r2, r2, #2
 80067a6:	58d3      	ldr	r3, [r2, r3]
 80067a8:	2101      	movs	r1, #1
 80067aa:	0018      	movs	r0, r3
 80067ac:	f7fe fce8 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80067b0:	0002      	movs	r2, r0
 80067b2:	230f      	movs	r3, #15
 80067b4:	4023      	ands	r3, r4
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(1)->movmentDurationTime = (buffer_CAN_rx[4] & 0b11110000) >> 4;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2237      	movs	r2, #55	; 0x37
 80067be:	5c9c      	ldrb	r4, [r3, r2]
 80067c0:	197b      	adds	r3, r7, r5
 80067c2:	781a      	ldrb	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	3204      	adds	r2, #4
 80067c8:	0092      	lsls	r2, r2, #2
 80067ca:	58d3      	ldr	r3, [r2, r3]
 80067cc:	2101      	movs	r1, #1
 80067ce:	0018      	movs	r0, r3
 80067d0:	f7fe fcd6 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80067d4:	0003      	movs	r3, r0
 80067d6:	0922      	lsrs	r2, r4, #4
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	751a      	strb	r2, [r3, #20]
			break;
 80067dc:	e060      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 5:
			_clock[clkAddr]->getWatchPointer(2)->nbrTurns = buffer_CAN_rx[5] & 0b00000111;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2238      	movs	r2, #56	; 0x38
 80067e2:	5c9c      	ldrb	r4, [r3, r2]
 80067e4:	250e      	movs	r5, #14
 80067e6:	197b      	adds	r3, r7, r5
 80067e8:	781a      	ldrb	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	3204      	adds	r2, #4
 80067ee:	0092      	lsls	r2, r2, #2
 80067f0:	58d3      	ldr	r3, [r2, r3]
 80067f2:	2102      	movs	r1, #2
 80067f4:	0018      	movs	r0, r3
 80067f6:	f7fe fcc3 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 80067fa:	0002      	movs	r2, r0
 80067fc:	2307      	movs	r3, #7
 80067fe:	4023      	ands	r3, r4
 8006800:	b2db      	uxtb	r3, r3
 8006802:	7453      	strb	r3, [r2, #17]
			_clock[clkAddr]->getWatchPointer(2)->clockwise = (buffer_CAN_rx[5] & 0b00001000) >> 3;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2238      	movs	r2, #56	; 0x38
 8006808:	5c9b      	ldrb	r3, [r3, r2]
 800680a:	10db      	asrs	r3, r3, #3
 800680c:	b2dc      	uxtb	r4, r3
 800680e:	197b      	adds	r3, r7, r5
 8006810:	781a      	ldrb	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	3204      	adds	r2, #4
 8006816:	0092      	lsls	r2, r2, #2
 8006818:	58d3      	ldr	r3, [r2, r3]
 800681a:	2102      	movs	r1, #2
 800681c:	0018      	movs	r0, r3
 800681e:	f7fe fcaf 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006822:	0002      	movs	r2, r0
 8006824:	2301      	movs	r3, #1
 8006826:	4023      	ands	r3, r4
 8006828:	b2db      	uxtb	r3, r3
 800682a:	7413      	strb	r3, [r2, #16]
			break;
 800682c:	e038      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 6:
			_clock[clkAddr]->getWatchPointer(2)->position = buffer_CAN_rx[6];
 800682e:	230e      	movs	r3, #14
 8006830:	18fb      	adds	r3, r7, r3
 8006832:	781a      	ldrb	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	3204      	adds	r2, #4
 8006838:	0092      	lsls	r2, r2, #2
 800683a:	58d3      	ldr	r3, [r2, r3]
 800683c:	2102      	movs	r1, #2
 800683e:	0018      	movs	r0, r3
 8006840:	f7fe fc9e 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006844:	0001      	movs	r1, r0
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2239      	movs	r2, #57	; 0x39
 800684a:	5c9b      	ldrb	r3, [r3, r2]
 800684c:	748b      	strb	r3, [r1, #18]
			break;
 800684e:	e027      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		case 7:
			_clock[clkAddr]->getWatchPointer(2)->offsetStartTime = buffer_CAN_rx[7] & 0b00001111;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	223a      	movs	r2, #58	; 0x3a
 8006854:	5c9c      	ldrb	r4, [r3, r2]
 8006856:	250e      	movs	r5, #14
 8006858:	197b      	adds	r3, r7, r5
 800685a:	781a      	ldrb	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3204      	adds	r2, #4
 8006860:	0092      	lsls	r2, r2, #2
 8006862:	58d3      	ldr	r3, [r2, r3]
 8006864:	2102      	movs	r1, #2
 8006866:	0018      	movs	r0, r3
 8006868:	f7fe fc8a 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 800686c:	0002      	movs	r2, r0
 800686e:	230f      	movs	r3, #15
 8006870:	4023      	ands	r3, r4
 8006872:	b2db      	uxtb	r3, r3
 8006874:	74d3      	strb	r3, [r2, #19]
			_clock[clkAddr]->getWatchPointer(2)->movmentDurationTime = (buffer_CAN_rx[7] & 0b11110000) >> 4;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	223a      	movs	r2, #58	; 0x3a
 800687a:	5c9c      	ldrb	r4, [r3, r2]
 800687c:	197b      	adds	r3, r7, r5
 800687e:	781a      	ldrb	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3204      	adds	r2, #4
 8006884:	0092      	lsls	r2, r2, #2
 8006886:	58d3      	ldr	r3, [r2, r3]
 8006888:	2102      	movs	r1, #2
 800688a:	0018      	movs	r0, r3
 800688c:	f7fe fc78 	bl	8005180 <_ZN5Clock15getWatchPointerEi>
 8006890:	0003      	movs	r3, r0
 8006892:	0922      	lsrs	r2, r4, #4
 8006894:	b2d2      	uxtb	r2, r2
 8006896:	751a      	strb	r2, [r3, #20]
			break;
 8006898:	e002      	b.n	80068a0 <_ZN10Controller16readCANDataBytesEv+0x288>
		default:
			Error_Handler();
 800689a:	f7fa f83f 	bl	800091c <Error_Handler>
			break;
 800689e:	46c0      	nop			; (mov r8, r8)
	for(uint8_t i=0; i<nbrBytes; i++)
 80068a0:	210f      	movs	r1, #15
 80068a2:	187b      	adds	r3, r7, r1
 80068a4:	781a      	ldrb	r2, [r3, #0]
 80068a6:	187b      	adds	r3, r7, r1
 80068a8:	3201      	adds	r2, #1
 80068aa:	701a      	strb	r2, [r3, #0]
 80068ac:	e6ca      	b.n	8006644 <_ZN10Controller16readCANDataBytesEv+0x2c>
		}
	}
}
 80068ae:	46c0      	nop			; (mov r8, r8)
 80068b0:	46bd      	mov	sp, r7
 80068b2:	b004      	add	sp, #16
 80068b4:	bdb0      	pop	{r4, r5, r7, pc}
 80068b6:	46c0      	nop			; (mov r8, r8)
 80068b8:	20000244 	.word	0x20000244
 80068bc:	0800b2b4 	.word	0x0800b2b4

080068c0 <_ZN10Controller18readCANConfigBytesEv>:

void Controller::readCANConfigBytes()
{
 80068c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
	uint8_t nbrBytes = myRxMessage.DLC;
 80068c8:	4b3e      	ldr	r3, [pc, #248]	; (80069c4 <_ZN10Controller18readCANConfigBytesEv+0x104>)
 80068ca:	691a      	ldr	r2, [r3, #16]
 80068cc:	230e      	movs	r3, #14
 80068ce:	18fb      	adds	r3, r7, r3
 80068d0:	701a      	strb	r2, [r3, #0]
	uint8_t indexRegister = buffer_CAN_rx[0];
 80068d2:	200d      	movs	r0, #13
 80068d4:	183b      	adds	r3, r7, r0
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	2133      	movs	r1, #51	; 0x33
 80068da:	5c52      	ldrb	r2, [r2, r1]
 80068dc:	701a      	strb	r2, [r3, #0]
	//First, read data bytes
	//Then, write on each variables
	for(uint8_t i=indexRegister; i<nbrBytes; i++)
 80068de:	230f      	movs	r3, #15
 80068e0:	18fb      	adds	r3, r7, r3
 80068e2:	183a      	adds	r2, r7, r0
 80068e4:	7812      	ldrb	r2, [r2, #0]
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	230f      	movs	r3, #15
 80068ea:	18fa      	adds	r2, r7, r3
 80068ec:	230e      	movs	r3, #14
 80068ee:	18fb      	adds	r3, r7, r3
 80068f0:	7812      	ldrb	r2, [r2, #0]
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d261      	bcs.n	80069bc <_ZN10Controller18readCANConfigBytesEv+0xfc>
	{
		switch(i)
 80068f8:	230f      	movs	r3, #15
 80068fa:	18fb      	adds	r3, r7, r3
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	2b07      	cmp	r3, #7
 8006900:	d84f      	bhi.n	80069a2 <_ZN10Controller18readCANConfigBytesEv+0xe2>
 8006902:	009a      	lsls	r2, r3, #2
 8006904:	4b30      	ldr	r3, [pc, #192]	; (80069c8 <_ZN10Controller18readCANConfigBytesEv+0x108>)
 8006906:	18d3      	adds	r3, r2, r3
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	469f      	mov	pc, r3
		{
		case 0:
			statusBytes = buffer_CAN_rx[i+1];
 800690c:	230f      	movs	r3, #15
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	3301      	adds	r3, #1
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	2133      	movs	r1, #51	; 0x33
 8006918:	18d3      	adds	r3, r2, r3
 800691a:	185b      	adds	r3, r3, r1
 800691c:	7819      	ldrb	r1, [r3, #0]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2246      	movs	r2, #70	; 0x46
 8006922:	5499      	strb	r1, [r3, r2]
			if(((statusBytes & 0b00010000)>>4) == true)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2246      	movs	r2, #70	; 0x46
 8006928:	5c9b      	ldrb	r3, [r3, r2]
 800692a:	001a      	movs	r2, r3
 800692c:	2310      	movs	r3, #16
 800692e:	4013      	ands	r3, r2
 8006930:	d03c      	beq.n	80069ac <_ZN10Controller18readCANConfigBytesEv+0xec>
			{
				GEN(evFlagTrigger());	//FLAG TRIGGER
 8006932:	687d      	ldr	r5, [r7, #4]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	681c      	ldr	r4, [r3, #0]
 800693c:	2014      	movs	r0, #20
 800693e:	f003 faf4 	bl	8009f2a <_Znwj>
 8006942:	0003      	movs	r3, r0
 8006944:	001e      	movs	r6, r3
 8006946:	0030      	movs	r0, r6
 8006948:	f000 fc0a 	bl	8007160 <_ZN13evFlagTriggerC1Ev>
 800694c:	0031      	movs	r1, r6
 800694e:	0028      	movs	r0, r5
 8006950:	47a0      	blx	r4
			}
			break;
 8006952:	e02b      	b.n	80069ac <_ZN10Controller18readCANConfigBytesEv+0xec>
		case 1:
			startTime = buffer_CAN_rx[i+1];
 8006954:	230f      	movs	r3, #15
 8006956:	18fb      	adds	r3, r7, r3
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	3301      	adds	r3, #1
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	2133      	movs	r1, #51	; 0x33
 8006960:	18d3      	adds	r3, r2, r3
 8006962:	185b      	adds	r3, r3, r1
 8006964:	7819      	ldrb	r1, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2247      	movs	r2, #71	; 0x47
 800696a:	5499      	strb	r1, [r3, r2]
			break;
 800696c:	e01f      	b.n	80069ae <_ZN10Controller18readCANConfigBytesEv+0xee>
		case 2:
			stopTime = buffer_CAN_rx[i+1];
 800696e:	230f      	movs	r3, #15
 8006970:	18fb      	adds	r3, r7, r3
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	3301      	adds	r3, #1
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	2133      	movs	r1, #51	; 0x33
 800697a:	18d3      	adds	r3, r2, r3
 800697c:	185b      	adds	r3, r3, r1
 800697e:	7819      	ldrb	r1, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2248      	movs	r2, #72	; 0x48
 8006984:	5499      	strb	r1, [r3, r2]
			break;
 8006986:	e012      	b.n	80069ae <_ZN10Controller18readCANConfigBytesEv+0xee>
		case 3:
			nbrWatchPtrClk = buffer_CAN_rx[i+1];
 8006988:	230f      	movs	r3, #15
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	3301      	adds	r3, #1
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	2133      	movs	r1, #51	; 0x33
 8006994:	18d3      	adds	r3, r2, r3
 8006996:	185b      	adds	r3, r3, r1
 8006998:	7819      	ldrb	r1, [r3, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2245      	movs	r2, #69	; 0x45
 800699e:	5499      	strb	r1, [r3, r2]
			break;
 80069a0:	e005      	b.n	80069ae <_ZN10Controller18readCANConfigBytesEv+0xee>
			break;
		case 7:
			//Free
			break;
		default:
			Error_Handler();
 80069a2:	f7f9 ffbb 	bl	800091c <Error_Handler>
			break;
 80069a6:	e002      	b.n	80069ae <_ZN10Controller18readCANConfigBytesEv+0xee>
			break;
 80069a8:	46c0      	nop			; (mov r8, r8)
 80069aa:	e000      	b.n	80069ae <_ZN10Controller18readCANConfigBytesEv+0xee>
			break;
 80069ac:	46c0      	nop			; (mov r8, r8)
	for(uint8_t i=indexRegister; i<nbrBytes; i++)
 80069ae:	210f      	movs	r1, #15
 80069b0:	187b      	adds	r3, r7, r1
 80069b2:	781a      	ldrb	r2, [r3, #0]
 80069b4:	187b      	adds	r3, r7, r1
 80069b6:	3201      	adds	r2, #1
 80069b8:	701a      	strb	r2, [r3, #0]
 80069ba:	e795      	b.n	80068e8 <_ZN10Controller18readCANConfigBytesEv+0x28>
		}
	}
}
 80069bc:	46c0      	nop			; (mov r8, r8)
 80069be:	46bd      	mov	sp, r7
 80069c0:	b005      	add	sp, #20
 80069c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069c4:	20000244 	.word	0x20000244
 80069c8:	0800b2d4 	.word	0x0800b2d4

080069cc <_ZN12WatchPointerC1Ev>:
#include <app/WatchPointer.h>
#include "event/evClockwise.h"
#include "event/evCounterClockwise.h"

WatchPointer::WatchPointer()
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2100      	movs	r1, #0
 80069d8:	0018      	movs	r0, r3
 80069da:	f000 fcc9 	bl	8007370 <_ZN10XFBehaviorC1Eb>
 80069de:	4a0c      	ldr	r2, [pc, #48]	; (8006a10 <_ZN12WatchPointerC1Ev+0x44>)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	331c      	adds	r3, #28
 80069e8:	2214      	movs	r2, #20
 80069ea:	2100      	movs	r1, #0
 80069ec:	0018      	movs	r0, r3
 80069ee:	f003 fb62 	bl	800a0b6 <memset>
{
	_currentState = STATE_INIT;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	755a      	strb	r2, [r3, #21]

	clockwiseStep = true;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	75da      	strb	r2, [r3, #23]
	counterClockwiseStep = true;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	761a      	strb	r2, [r3, #24]
}
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	0018      	movs	r0, r3
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	b002      	add	sp, #8
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	46c0      	nop			; (mov r8, r8)
 8006a10:	0800b34c 	.word	0x0800b34c

08006a14 <_ZN12WatchPointerD1Ev>:

WatchPointer::~WatchPointer()
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	4a05      	ldr	r2, [pc, #20]	; (8006a34 <_ZN12WatchPointerD1Ev+0x20>)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	601a      	str	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	0018      	movs	r0, r3
 8006a26:	f000 fcf3 	bl	8007410 <_ZN10XFBehaviorD1Ev>
{}
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	b002      	add	sp, #8
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	0800b34c 	.word	0x0800b34c

08006a38 <_ZN12WatchPointerD0Ev>:
WatchPointer::~WatchPointer()
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
{}
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	0018      	movs	r0, r3
 8006a44:	f7ff ffe6 	bl	8006a14 <_ZN12WatchPointerD1Ev>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2148      	movs	r1, #72	; 0x48
 8006a4c:	0018      	movs	r0, r3
 8006a4e:	f003 fa68 	bl	8009f22 <_ZdlPvj>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	0018      	movs	r0, r3
 8006a56:	46bd      	mov	sp, r7
 8006a58:	b002      	add	sp, #8
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <_ZN12WatchPointer8initGPIOEP12GPIO_TypeDeftS1_tS1_t>:

void WatchPointer::initGPIO(GPIO_TypeDef* A_Port, uint16_t A_Pin,
							GPIO_TypeDef* B_Port, uint16_t B_Pin,
							GPIO_TypeDef* C_Port, uint16_t C_Pin)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	1dbb      	adds	r3, r7, #6
 8006a6a:	801a      	strh	r2, [r3, #0]
	this->A_GPIO_Port = A_Port;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	631a      	str	r2, [r3, #48]	; 0x30
	this->A_GPIO_Pin = A_Pin;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	1dba      	adds	r2, r7, #6
 8006a76:	8812      	ldrh	r2, [r2, #0]
 8006a78:	869a      	strh	r2, [r3, #52]	; 0x34

	this->B_GPIO_Port = B_Port;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	683a      	ldr	r2, [r7, #0]
 8006a7e:	639a      	str	r2, [r3, #56]	; 0x38
	this->B_GPIO_Pin = B_Pin;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2218      	movs	r2, #24
 8006a84:	18ba      	adds	r2, r7, r2
 8006a86:	8812      	ldrh	r2, [r2, #0]
 8006a88:	879a      	strh	r2, [r3, #60]	; 0x3c

	this->C_GPIO_Port = C_Port;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	69fa      	ldr	r2, [r7, #28]
 8006a8e:	641a      	str	r2, [r3, #64]	; 0x40
	this->C_GPIO_Pin = C_Pin;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2220      	movs	r2, #32
 8006a94:	18ba      	adds	r2, r7, r2
 8006a96:	2144      	movs	r1, #68	; 0x44
 8006a98:	8812      	ldrh	r2, [r2, #0]
 8006a9a:	525a      	strh	r2, [r3, r1]

	this->startBehavior();
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3308      	adds	r3, #8
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	0010      	movs	r0, r2
 8006aa8:	4798      	blx	r3
}
 8006aaa:	46c0      	nop			; (mov r8, r8)
 8006aac:	46bd      	mov	sp, r7
 8006aae:	b004      	add	sp, #16
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <_ZN12WatchPointer9doOneStepEb>:

void WatchPointer::doOneStep(bool clockwise)
{
 8006ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	000a      	movs	r2, r1
 8006abc:	1cfb      	adds	r3, r7, #3
 8006abe:	701a      	strb	r2, [r3, #0]
	if(clockwise)
 8006ac0:	1cfb      	adds	r3, r7, #3
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d010      	beq.n	8006aea <_ZN12WatchPointer9doOneStepEb+0x38>
	{
		GEN(evClockwise());
 8006ac8:	687d      	ldr	r5, [r7, #4]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	330c      	adds	r3, #12
 8006ad0:	681c      	ldr	r4, [r3, #0]
 8006ad2:	2014      	movs	r0, #20
 8006ad4:	f003 fa29 	bl	8009f2a <_Znwj>
 8006ad8:	0003      	movs	r3, r0
 8006ada:	001e      	movs	r6, r3
 8006adc:	0030      	movs	r0, r6
 8006ade:	f000 facf 	bl	8007080 <_ZN11evClockwiseC1Ev>
 8006ae2:	0031      	movs	r1, r6
 8006ae4:	0028      	movs	r0, r5
 8006ae6:	47a0      	blx	r4
	}
	else
	{
		GEN(evCounterClockwise());
	}
}
 8006ae8:	e00f      	b.n	8006b0a <_ZN12WatchPointer9doOneStepEb+0x58>
		GEN(evCounterClockwise());
 8006aea:	687d      	ldr	r5, [r7, #4]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	330c      	adds	r3, #12
 8006af2:	681c      	ldr	r4, [r3, #0]
 8006af4:	2014      	movs	r0, #20
 8006af6:	f003 fa18 	bl	8009f2a <_Znwj>
 8006afa:	0003      	movs	r3, r0
 8006afc:	001e      	movs	r6, r3
 8006afe:	0030      	movs	r0, r6
 8006b00:	f000 faf6 	bl	80070f0 <_ZN18evCounterClockwiseC1Ev>
 8006b04:	0031      	movs	r1, r6
 8006b06:	0028      	movs	r0, r5
 8006b08:	47a0      	blx	r4
}
 8006b0a:	46c0      	nop			; (mov r8, r8)
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	b003      	add	sp, #12
 8006b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006b14 <_ZN12WatchPointer12processEventEv>:

XFEventStatus WatchPointer::processEvent()
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
	eEventStatus eventStatus = XFEventStatus::Unknown;
 8006b1c:	230f      	movs	r3, #15
 8006b1e:	18fb      	adds	r3, r7, r3
 8006b20:	2200      	movs	r2, #0
 8006b22:	701a      	strb	r2, [r3, #0]
	_oldState = _currentState;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	7d5a      	ldrb	r2, [r3, #21]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	759a      	strb	r2, [r3, #22]


	//Transition switch
	switch(_currentState)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	7d5b      	ldrb	r3, [r3, #21]
 8006b30:	2b04      	cmp	r3, #4
 8006b32:	d900      	bls.n	8006b36 <_ZN12WatchPointer12processEventEv+0x22>
 8006b34:	e0cb      	b.n	8006cce <_ZN12WatchPointer12processEventEv+0x1ba>
 8006b36:	009a      	lsls	r2, r3, #2
 8006b38:	4bc0      	ldr	r3, [pc, #768]	; (8006e3c <_ZN12WatchPointer12processEventEv+0x328>)
 8006b3a:	18d3      	adds	r3, r2, r3
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	469f      	mov	pc, r3
	{
	case STATE_INIT:
		if (getCurrentEvent()->getEventType() == XFEvent::Initial)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	0018      	movs	r0, r3
 8006b44:	f000 fd17 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006b48:	0003      	movs	r3, r0
 8006b4a:	0018      	movs	r0, r3
 8006b4c:	f7fe fb30 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006b50:	0003      	movs	r3, r0
 8006b52:	3b01      	subs	r3, #1
 8006b54:	425a      	negs	r2, r3
 8006b56:	4153      	adcs	r3, r2
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d100      	bne.n	8006b60 <_ZN12WatchPointer12processEventEv+0x4c>
 8006b5e:	e0b8      	b.n	8006cd2 <_ZN12WatchPointer12processEventEv+0x1be>
		{
			_currentState = STATE_WAIT;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006b66:	230f      	movs	r3, #15
 8006b68:	18fb      	adds	r3, r7, r3
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006b6e:	e0b0      	b.n	8006cd2 <_ZN12WatchPointer12processEventEv+0x1be>

	case STATE_WAIT:
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	0018      	movs	r0, r3
 8006b74:	f000 fcff 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006b78:	0003      	movs	r3, r0
 8006b7a:	0018      	movs	r0, r3
 8006b7c:	f7fe fb18 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006b80:	0003      	movs	r3, r0
 8006b82:	2b03      	cmp	r3, #3
 8006b84:	d10c      	bne.n	8006ba0 <_ZN12WatchPointer12processEventEv+0x8c>
						getCurrentEvent()->getId() == EventIds::evClockwiseId)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	0018      	movs	r0, r3
 8006b8a:	f000 fcf4 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006b8e:	0003      	movs	r3, r0
 8006b90:	0018      	movs	r0, r3
 8006b92:	f7fe fb18 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8006b96:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 8006b98:	2b03      	cmp	r3, #3
 8006b9a:	d101      	bne.n	8006ba0 <_ZN12WatchPointer12processEventEv+0x8c>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e000      	b.n	8006ba2 <_ZN12WatchPointer12processEventEv+0x8e>
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d006      	beq.n	8006bb4 <_ZN12WatchPointer12processEventEv+0xa0>
		{
			_currentState = STATE_CLKWISE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2202      	movs	r2, #2
 8006baa:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006bac:	230f      	movs	r3, #15
 8006bae:	18fb      	adds	r3, r7, r3
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	701a      	strb	r2, [r3, #0]
		}
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	0018      	movs	r0, r3
 8006bb8:	f000 fcdd 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006bbc:	0003      	movs	r3, r0
 8006bbe:	0018      	movs	r0, r3
 8006bc0:	f7fe faf6 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006bc4:	0003      	movs	r3, r0
 8006bc6:	2b03      	cmp	r3, #3
 8006bc8:	d10c      	bne.n	8006be4 <_ZN12WatchPointer12processEventEv+0xd0>
						getCurrentEvent()->getId() == EventIds::evCounterClockwiseId)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	0018      	movs	r0, r3
 8006bce:	f000 fcd2 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006bd2:	0003      	movs	r3, r0
 8006bd4:	0018      	movs	r0, r3
 8006bd6:	f7fe faf6 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8006bda:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Event &&
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d101      	bne.n	8006be4 <_ZN12WatchPointer12processEventEv+0xd0>
 8006be0:	2301      	movs	r3, #1
 8006be2:	e000      	b.n	8006be6 <_ZN12WatchPointer12processEventEv+0xd2>
 8006be4:	2300      	movs	r3, #0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d100      	bne.n	8006bec <_ZN12WatchPointer12processEventEv+0xd8>
 8006bea:	e074      	b.n	8006cd6 <_ZN12WatchPointer12processEventEv+0x1c2>
		{
			_currentState = STATE_CNT_CLKWISE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2203      	movs	r2, #3
 8006bf0:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006bf2:	230f      	movs	r3, #15
 8006bf4:	18fb      	adds	r3, r7, r3
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006bfa:	e06c      	b.n	8006cd6 <_ZN12WatchPointer12processEventEv+0x1c2>

	case STATE_CLKWISE:
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	0018      	movs	r0, r3
 8006c00:	f000 fcb9 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006c04:	0003      	movs	r3, r0
 8006c06:	0018      	movs	r0, r3
 8006c08:	f7fe fad2 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006c0c:	0003      	movs	r3, r0
 8006c0e:	2b04      	cmp	r3, #4
 8006c10:	d10c      	bne.n	8006c2c <_ZN12WatchPointer12processEventEv+0x118>
						getCurrentTimeout()->getId() == StepTimeout)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	0018      	movs	r0, r3
 8006c16:	f000 fcb9 	bl	800758c <_ZN10XFBehavior17getCurrentTimeoutEv>
 8006c1a:	0003      	movs	r3, r0
 8006c1c:	0018      	movs	r0, r3
 8006c1e:	f7fe fad2 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8006c22:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d101      	bne.n	8006c2c <_ZN12WatchPointer12processEventEv+0x118>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <_ZN12WatchPointer12processEventEv+0x11a>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d053      	beq.n	8006cda <_ZN12WatchPointer12processEventEv+0x1c6>
		{
			_currentState = STATE_COMMON;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2204      	movs	r2, #4
 8006c36:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006c38:	230f      	movs	r3, #15
 8006c3a:	18fb      	adds	r3, r7, r3
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006c40:	e04b      	b.n	8006cda <_ZN12WatchPointer12processEventEv+0x1c6>

	case STATE_CNT_CLKWISE:
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	0018      	movs	r0, r3
 8006c46:	f000 fc96 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006c4a:	0003      	movs	r3, r0
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	f7fe faaf 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006c52:	0003      	movs	r3, r0
 8006c54:	2b04      	cmp	r3, #4
 8006c56:	d10c      	bne.n	8006c72 <_ZN12WatchPointer12processEventEv+0x15e>
						getCurrentTimeout()->getId() == StepTimeout)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	0018      	movs	r0, r3
 8006c5c:	f000 fc96 	bl	800758c <_ZN10XFBehavior17getCurrentTimeoutEv>
 8006c60:	0003      	movs	r3, r0
 8006c62:	0018      	movs	r0, r3
 8006c64:	f7fe faaf 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8006c68:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <_ZN12WatchPointer12processEventEv+0x15e>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e000      	b.n	8006c74 <_ZN12WatchPointer12processEventEv+0x160>
 8006c72:	2300      	movs	r3, #0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d032      	beq.n	8006cde <_ZN12WatchPointer12processEventEv+0x1ca>
		{
			_currentState = STATE_COMMON;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2204      	movs	r2, #4
 8006c7c:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006c7e:	230f      	movs	r3, #15
 8006c80:	18fb      	adds	r3, r7, r3
 8006c82:	2201      	movs	r2, #1
 8006c84:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006c86:	e02a      	b.n	8006cde <_ZN12WatchPointer12processEventEv+0x1ca>

	case STATE_COMMON:
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	f000 fc73 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 8006c90:	0003      	movs	r3, r0
 8006c92:	0018      	movs	r0, r3
 8006c94:	f7fe fa8c 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8006c98:	0003      	movs	r3, r0
 8006c9a:	2b04      	cmp	r3, #4
 8006c9c:	d10c      	bne.n	8006cb8 <_ZN12WatchPointer12processEventEv+0x1a4>
						getCurrentTimeout()->getId() == StepTimeout)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	f000 fc73 	bl	800758c <_ZN10XFBehavior17getCurrentTimeoutEv>
 8006ca6:	0003      	movs	r3, r0
 8006ca8:	0018      	movs	r0, r3
 8006caa:	f7fe fa8c 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 8006cae:	0003      	movs	r3, r0
		if (getCurrentEvent()->getEventType() == XFEvent::Timeout &&
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d101      	bne.n	8006cb8 <_ZN12WatchPointer12processEventEv+0x1a4>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <_ZN12WatchPointer12processEventEv+0x1a6>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d011      	beq.n	8006ce2 <_ZN12WatchPointer12processEventEv+0x1ce>
		{
			_currentState = STATE_WAIT;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	755a      	strb	r2, [r3, #21]
			eventStatus = XFEventStatus::Consumed;
 8006cc4:	230f      	movs	r3, #15
 8006cc6:	18fb      	adds	r3, r7, r3
 8006cc8:	2201      	movs	r2, #1
 8006cca:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006ccc:	e009      	b.n	8006ce2 <_ZN12WatchPointer12processEventEv+0x1ce>

	default:
		break;
 8006cce:	46c0      	nop			; (mov r8, r8)
 8006cd0:	e008      	b.n	8006ce4 <_ZN12WatchPointer12processEventEv+0x1d0>
		break;
 8006cd2:	46c0      	nop			; (mov r8, r8)
 8006cd4:	e006      	b.n	8006ce4 <_ZN12WatchPointer12processEventEv+0x1d0>
		break;
 8006cd6:	46c0      	nop			; (mov r8, r8)
 8006cd8:	e004      	b.n	8006ce4 <_ZN12WatchPointer12processEventEv+0x1d0>
		break;
 8006cda:	46c0      	nop			; (mov r8, r8)
 8006cdc:	e002      	b.n	8006ce4 <_ZN12WatchPointer12processEventEv+0x1d0>
		break;
 8006cde:	46c0      	nop			; (mov r8, r8)
 8006ce0:	e000      	b.n	8006ce4 <_ZN12WatchPointer12processEventEv+0x1d0>
		break;
 8006ce2:	46c0      	nop			; (mov r8, r8)
	}
	//Action switch
	if(_oldState != _currentState)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	7d9a      	ldrb	r2, [r3, #22]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	7d5b      	ldrb	r3, [r3, #21]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d100      	bne.n	8006cf2 <_ZN12WatchPointer12processEventEv+0x1de>
 8006cf0:	e10d      	b.n	8006f0e <_ZN12WatchPointer12processEventEv+0x3fa>
	{
		switch(_currentState)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	7d5b      	ldrb	r3, [r3, #21]
 8006cf6:	2b04      	cmp	r3, #4
 8006cf8:	d900      	bls.n	8006cfc <_ZN12WatchPointer12processEventEv+0x1e8>
 8006cfa:	e0ff      	b.n	8006efc <_ZN12WatchPointer12processEventEv+0x3e8>
 8006cfc:	009a      	lsls	r2, r3, #2
 8006cfe:	4b50      	ldr	r3, [pc, #320]	; (8006e40 <_ZN12WatchPointer12processEventEv+0x32c>)
 8006d00:	18d3      	adds	r3, r2, r3
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	469f      	mov	pc, r3

		case STATE_WAIT:
			break;

		case STATE_CLKWISE:
			if(_oldState == STATE_WAIT)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	7d9b      	ldrb	r3, [r3, #22]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d000      	beq.n	8006d10 <_ZN12WatchPointer12processEventEv+0x1fc>
 8006d0e:	e0f9      	b.n	8006f04 <_ZN12WatchPointer12processEventEv+0x3f0>
			{
				//Output -> Input
				GPIO_InitStruct.Pin = B_GPIO_Pin;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006d14:	001a      	movs	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	61da      	str	r2, [r3, #28]
				GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	621a      	str	r2, [r3, #32]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_Init(B_GPIO_Port, &GPIO_InitStruct);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	331c      	adds	r3, #28
 8006d2e:	0019      	movs	r1, r3
 8006d30:	0010      	movs	r0, r2
 8006d32:	f7fb fa07 	bl	8002144 <HAL_GPIO_Init>

				if(clockwiseStep == true)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	7ddb      	ldrb	r3, [r3, #23]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d011      	beq.n	8006d62 <_ZN12WatchPointer12processEventEv+0x24e>
				{
					HAL_GPIO_WritePin(A_GPIO_Port, A_GPIO_Pin, GPIO_PIN_SET);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006d46:	2201      	movs	r2, #1
 8006d48:	0019      	movs	r1, r3
 8006d4a:	f7fb fb90 	bl	800246e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(C_GPIO_Port, C_GPIO_Pin, GPIO_PIN_RESET);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2244      	movs	r2, #68	; 0x44
 8006d56:	5a9b      	ldrh	r3, [r3, r2]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	0019      	movs	r1, r3
 8006d5c:	f7fb fb87 	bl	800246e <HAL_GPIO_WritePin>
 8006d60:	e010      	b.n	8006d84 <_ZN12WatchPointer12processEventEv+0x270>
				}
				else
				{
					HAL_GPIO_WritePin(A_GPIO_Port, A_GPIO_Pin, GPIO_PIN_RESET);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	0019      	movs	r1, r3
 8006d6e:	f7fb fb7e 	bl	800246e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(C_GPIO_Port, C_GPIO_Pin, GPIO_PIN_SET);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2244      	movs	r2, #68	; 0x44
 8006d7a:	5a9b      	ldrh	r3, [r3, r2]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	0019      	movs	r1, r3
 8006d80:	f7fb fb75 	bl	800246e <HAL_GPIO_WritePin>
				}
				clockwiseStep = !clockwiseStep;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	7ddb      	ldrb	r3, [r3, #23]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	4053      	eors	r3, r2
 8006d8c:	b2da      	uxtb	r2, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	75da      	strb	r2, [r3, #23]
				scheduleTimeout(StepTimeout, DELAY_ON);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	221e      	movs	r2, #30
 8006d96:	2101      	movs	r1, #1
 8006d98:	0018      	movs	r0, r3
 8006d9a:	f7fe fa2e 	bl	80051fa <_ZN10XFBehavior15scheduleTimeoutEii>
			}
			break;
 8006d9e:	e0b1      	b.n	8006f04 <_ZN12WatchPointer12processEventEv+0x3f0>

		case STATE_CNT_CLKWISE:
			if(_oldState == STATE_WAIT)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	7d9b      	ldrb	r3, [r3, #22]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d000      	beq.n	8006daa <_ZN12WatchPointer12processEventEv+0x296>
 8006da8:	e0ae      	b.n	8006f08 <_ZN12WatchPointer12processEventEv+0x3f4>
			{
				//Output -> Input
				GPIO_InitStruct.Pin = A_GPIO_Pin;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006dae:	001a      	movs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	61da      	str	r2, [r3, #28]
				GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	621a      	str	r2, [r3, #32]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	331c      	adds	r3, #28
 8006dc8:	0019      	movs	r1, r3
 8006dca:	0010      	movs	r0, r2
 8006dcc:	f7fb f9ba 	bl	8002144 <HAL_GPIO_Init>

				if(counterClockwiseStep == true)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	7e1b      	ldrb	r3, [r3, #24]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d011      	beq.n	8006dfc <_ZN12WatchPointer12processEventEv+0x2e8>
				{
					HAL_GPIO_WritePin(B_GPIO_Port, B_GPIO_Pin, GPIO_PIN_SET);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006de0:	2201      	movs	r2, #1
 8006de2:	0019      	movs	r1, r3
 8006de4:	f7fb fb43 	bl	800246e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(C_GPIO_Port, C_GPIO_Pin, GPIO_PIN_RESET);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2244      	movs	r2, #68	; 0x44
 8006df0:	5a9b      	ldrh	r3, [r3, r2]
 8006df2:	2200      	movs	r2, #0
 8006df4:	0019      	movs	r1, r3
 8006df6:	f7fb fb3a 	bl	800246e <HAL_GPIO_WritePin>
 8006dfa:	e010      	b.n	8006e1e <_ZN12WatchPointer12processEventEv+0x30a>
				}
				else
				{
					HAL_GPIO_WritePin(B_GPIO_Port, B_GPIO_Pin, GPIO_PIN_RESET);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006e04:	2200      	movs	r2, #0
 8006e06:	0019      	movs	r1, r3
 8006e08:	f7fb fb31 	bl	800246e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(C_GPIO_Port, C_GPIO_Pin, GPIO_PIN_SET);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2244      	movs	r2, #68	; 0x44
 8006e14:	5a9b      	ldrh	r3, [r3, r2]
 8006e16:	2201      	movs	r2, #1
 8006e18:	0019      	movs	r1, r3
 8006e1a:	f7fb fb28 	bl	800246e <HAL_GPIO_WritePin>
				}
				counterClockwiseStep = !counterClockwiseStep;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	7e1b      	ldrb	r3, [r3, #24]
 8006e22:	2201      	movs	r2, #1
 8006e24:	4053      	eors	r3, r2
 8006e26:	b2da      	uxtb	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	761a      	strb	r2, [r3, #24]
				scheduleTimeout(StepTimeout, DELAY_ON);	//3ms
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	221e      	movs	r2, #30
 8006e30:	2101      	movs	r1, #1
 8006e32:	0018      	movs	r0, r3
 8006e34:	f7fe f9e1 	bl	80051fa <_ZN10XFBehavior15scheduleTimeoutEii>
			}
			break;
 8006e38:	e066      	b.n	8006f08 <_ZN12WatchPointer12processEventEv+0x3f4>
 8006e3a:	46c0      	nop			; (mov r8, r8)
 8006e3c:	0800b31c 	.word	0x0800b31c
 8006e40:	0800b330 	.word	0x0800b330

		case STATE_COMMON:
			if(_oldState == STATE_CLKWISE)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	7d9b      	ldrb	r3, [r3, #22]
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d115      	bne.n	8006e78 <_ZN12WatchPointer12processEventEv+0x364>
			{
				//Input -> Output
				GPIO_InitStruct.Pin = B_GPIO_Pin;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006e50:	001a      	movs	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	61da      	str	r2, [r3, #28]
				GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	621a      	str	r2, [r3, #32]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	625a      	str	r2, [r3, #36]	; 0x24
				GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_GPIO_Init(B_GPIO_Port, &GPIO_InitStruct);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	331c      	adds	r3, #28
 8006e70:	0019      	movs	r1, r3
 8006e72:	0010      	movs	r0, r2
 8006e74:	f7fb f966 	bl	8002144 <HAL_GPIO_Init>

			}
			if(_oldState == STATE_CNT_CLKWISE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	7d9b      	ldrb	r3, [r3, #22]
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d115      	bne.n	8006eac <_ZN12WatchPointer12processEventEv+0x398>
			{
				//Input -> Output
				GPIO_InitStruct.Pin = A_GPIO_Pin;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006e84:	001a      	movs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	61da      	str	r2, [r3, #28]
				GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	621a      	str	r2, [r3, #32]
				GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	625a      	str	r2, [r3, #36]	; 0x24
				GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	331c      	adds	r3, #28
 8006ea4:	0019      	movs	r1, r3
 8006ea6:	0010      	movs	r0, r2
 8006ea8:	f7fb f94c 	bl	8002144 <HAL_GPIO_Init>
			}
			if(_oldState == STATE_CLKWISE || _oldState == STATE_CNT_CLKWISE)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	7d9b      	ldrb	r3, [r3, #22]
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d003      	beq.n	8006ebc <_ZN12WatchPointer12processEventEv+0x3a8>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	7d9b      	ldrb	r3, [r3, #22]
 8006eb8:	2b03      	cmp	r3, #3
 8006eba:	d127      	bne.n	8006f0c <_ZN12WatchPointer12processEventEv+0x3f8>
			{
				HAL_GPIO_WritePin(A_GPIO_Port, A_GPIO_Pin, GPIO_PIN_RESET);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	0019      	movs	r1, r3
 8006ec8:	f7fb fad1 	bl	800246e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(B_GPIO_Port, B_GPIO_Pin, GPIO_PIN_RESET);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	0019      	movs	r1, r3
 8006ed8:	f7fb fac9 	bl	800246e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(C_GPIO_Port, C_GPIO_Pin, GPIO_PIN_RESET);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2244      	movs	r2, #68	; 0x44
 8006ee4:	5a9b      	ldrh	r3, [r3, r2]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	0019      	movs	r1, r3
 8006eea:	f7fb fac0 	bl	800246e <HAL_GPIO_WritePin>
				scheduleTimeout(StepTimeout, DELAY_OFF);	//14ms
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2296      	movs	r2, #150	; 0x96
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	0018      	movs	r0, r3
 8006ef6:	f7fe f980 	bl	80051fa <_ZN10XFBehavior15scheduleTimeoutEii>
			}
			break;
 8006efa:	e007      	b.n	8006f0c <_ZN12WatchPointer12processEventEv+0x3f8>
		default:
			break;
 8006efc:	46c0      	nop			; (mov r8, r8)
 8006efe:	e006      	b.n	8006f0e <_ZN12WatchPointer12processEventEv+0x3fa>
			break;
 8006f00:	46c0      	nop			; (mov r8, r8)
 8006f02:	e004      	b.n	8006f0e <_ZN12WatchPointer12processEventEv+0x3fa>
			break;
 8006f04:	46c0      	nop			; (mov r8, r8)
 8006f06:	e002      	b.n	8006f0e <_ZN12WatchPointer12processEventEv+0x3fa>
			break;
 8006f08:	46c0      	nop			; (mov r8, r8)
 8006f0a:	e000      	b.n	8006f0e <_ZN12WatchPointer12processEventEv+0x3fa>
			break;
 8006f0c:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8006f0e:	46c0      	nop			; (mov r8, r8)
 8006f10:	1c18      	adds	r0, r3, #0
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b004      	add	sp, #16
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <Factory_initialize>:
#include "xf/xf.h"
#include "factory.h"

void Factory_initialize()
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	af00      	add	r7, sp, #0
    Factory::initialize();
 8006f1c:	f000 f80a 	bl	8006f34 <_ZN7Factory10initializeEv>
}
 8006f20:	46c0      	nop			; (mov r8, r8)
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <Factory_build>:

void Factory_build()
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	af00      	add	r7, sp, #0
    Factory::build();
 8006f2a:	f000 f80e 	bl	8006f4a <_ZN7Factory5buildEv>
}
 8006f2e:	46c0      	nop			; (mov r8, r8)
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <_ZN7Factory10initializeEv>:
Factory::Factory()
{}

// static
void Factory::initialize()
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	af00      	add	r7, sp, #0
	Controller::getInstance()->intitialize();
 8006f38:	f7fe f9c8 	bl	80052cc <_ZN10Controller11getInstanceEv>
 8006f3c:	0003      	movs	r3, r0
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f7fe f9e0 	bl	8005304 <_ZN10Controller11intitializeEv>
}
 8006f44:	46c0      	nop			; (mov r8, r8)
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <_ZN7Factory5buildEv>:

// static
void Factory::build()
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	af00      	add	r7, sp, #0
	Controller::getInstance()->start();
 8006f4e:	f7fe f9bd 	bl	80052cc <_ZN10Controller11getInstanceEv>
 8006f52:	0003      	movs	r3, r0
 8006f54:	0018      	movs	r0, r3
 8006f56:	f7fe f9dd 	bl	8005314 <_ZN10Controller5startEv>
}
 8006f5a:	46c0      	nop			; (mov r8, r8)
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <_ZN7XFEventD1Ev>:
    virtual ~XFEvent() {}		///< Class destructor
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	4a03      	ldr	r2, [pc, #12]	; (8006f78 <_ZN7XFEventD1Ev+0x18>)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	601a      	str	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	0018      	movs	r0, r3
 8006f72:	46bd      	mov	sp, r7
 8006f74:	b002      	add	sp, #8
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	0800b39c 	.word	0x0800b39c

08006f7c <_ZN7XFEventD0Ev>:
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	0018      	movs	r0, r3
 8006f88:	f7ff ffea 	bl	8006f60 <_ZN7XFEventD1Ev>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2110      	movs	r1, #16
 8006f90:	0018      	movs	r0, r3
 8006f92:	f002 ffc6 	bl	8009f22 <_ZdlPvj>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	0018      	movs	r0, r3
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	b002      	add	sp, #8
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <_ZNK7XFEvent18deleteAfterConsumeEv>:

    virtual bool deleteAfterConsume() const { return false; }	///< Tells the dispatcher if the event must be deleted or not.
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	2300      	movs	r3, #0
 8006faa:	0018      	movs	r0, r3
 8006fac:	46bd      	mov	sp, r7
 8006fae:	b002      	add	sp, #8
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <_ZNK13XFCustomEvent18deleteAfterConsumeEv>:

    /**
     * @brief Tells the XF if the event should be deleted after processing.
     * @return True if the event should be deleted.
     */
    bool deleteAfterConsume() const override { return _bDeleteAfterConsume; }
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b082      	sub	sp, #8
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	7c1b      	ldrb	r3, [r3, #16]
 8006fbe:	0018      	movs	r0, r3
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	b002      	add	sp, #8
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <_ZN13XFCustomEventD1Ev>:
class XFCustomEvent : public XFEvent
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	4a05      	ldr	r2, [pc, #20]	; (8006fe8 <_ZN13XFCustomEventD1Ev+0x20>)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	0018      	movs	r0, r3
 8006fda:	f7ff ffc1 	bl	8006f60 <_ZN7XFEventD1Ev>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	b002      	add	sp, #8
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	0800b388 	.word	0x0800b388

08006fec <_ZN13XFCustomEventD0Ev>:
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	0018      	movs	r0, r3
 8006ff8:	f7ff ffe6 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2114      	movs	r1, #20
 8007000:	0018      	movs	r0, r3
 8007002:	f002 ff8e 	bl	8009f22 <_ZdlPvj>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	0018      	movs	r0, r3
 800700a:	46bd      	mov	sp, r7
 800700c:	b002      	add	sp, #8
 800700e:	bd80      	pop	{r7, pc}

08007010 <_ZN8evCanIrqC1Ev>:
#include "events.h"
#include "evCanIrq.h"


evCanIrq::evCanIrq() :
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
	XFCustomEvent(evCanIrqId)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	2102      	movs	r1, #2
 800701e:	0018      	movs	r0, r3
 8007020:	f000 faf6 	bl	8007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>
 8007024:	4a03      	ldr	r2, [pc, #12]	; (8007034 <_ZN8evCanIrqC1Ev+0x24>)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	601a      	str	r2, [r3, #0]
{
	//setDeleteAfterConsume(false);
}
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	0018      	movs	r0, r3
 800702e:	46bd      	mov	sp, r7
 8007030:	b002      	add	sp, #8
 8007032:	bd80      	pop	{r7, pc}
 8007034:	0800b374 	.word	0x0800b374

08007038 <_ZN8evCanIrqD1Ev>:
#define EVCANIRQ_H_

#include "xf/customevent.h"
#include "events.h"

class evCanIrq : public XFCustomEvent
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	4a05      	ldr	r2, [pc, #20]	; (8007058 <_ZN8evCanIrqD1Ev+0x20>)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	0018      	movs	r0, r3
 800704a:	f7ff ffbd 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	0018      	movs	r0, r3
 8007052:	46bd      	mov	sp, r7
 8007054:	b002      	add	sp, #8
 8007056:	bd80      	pop	{r7, pc}
 8007058:	0800b374 	.word	0x0800b374

0800705c <_ZN8evCanIrqD0Ev>:
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	0018      	movs	r0, r3
 8007068:	f7ff ffe6 	bl	8007038 <_ZN8evCanIrqD1Ev>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2114      	movs	r1, #20
 8007070:	0018      	movs	r0, r3
 8007072:	f002 ff56 	bl	8009f22 <_ZdlPvj>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	0018      	movs	r0, r3
 800707a:	46bd      	mov	sp, r7
 800707c:	b002      	add	sp, #8
 800707e:	bd80      	pop	{r7, pc}

08007080 <_ZN11evClockwiseC1Ev>:
#include "events.h"
#include "evClockwise.h"

evClockwise::evClockwise() :
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
	XFCustomEvent(evClockwiseId)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	2103      	movs	r1, #3
 800708e:	0018      	movs	r0, r3
 8007090:	f000 fabe 	bl	8007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>
 8007094:	4a03      	ldr	r2, [pc, #12]	; (80070a4 <_ZN11evClockwiseC1Ev+0x24>)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	601a      	str	r2, [r3, #0]
{
	//setDeleteAfterConsume(false);
}
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	0018      	movs	r0, r3
 800709e:	46bd      	mov	sp, r7
 80070a0:	b002      	add	sp, #8
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	0800b3b0 	.word	0x0800b3b0

080070a8 <_ZN11evClockwiseD1Ev>:
#define EVCLOCKWISE_H_

#include "xf/customevent.h"
#include "events.h"

class evClockwise : public XFCustomEvent
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	4a05      	ldr	r2, [pc, #20]	; (80070c8 <_ZN11evClockwiseD1Ev+0x20>)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	0018      	movs	r0, r3
 80070ba:	f7ff ff85 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	0018      	movs	r0, r3
 80070c2:	46bd      	mov	sp, r7
 80070c4:	b002      	add	sp, #8
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	0800b3b0 	.word	0x0800b3b0

080070cc <_ZN11evClockwiseD0Ev>:
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	0018      	movs	r0, r3
 80070d8:	f7ff ffe6 	bl	80070a8 <_ZN11evClockwiseD1Ev>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2114      	movs	r1, #20
 80070e0:	0018      	movs	r0, r3
 80070e2:	f002 ff1e 	bl	8009f22 <_ZdlPvj>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	0018      	movs	r0, r3
 80070ea:	46bd      	mov	sp, r7
 80070ec:	b002      	add	sp, #8
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <_ZN18evCounterClockwiseC1Ev>:
#include "events.h"
#include "evCounterClockwise.h"

evCounterClockwise::evCounterClockwise() :
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
	XFCustomEvent(evCounterClockwiseId)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	2104      	movs	r1, #4
 80070fe:	0018      	movs	r0, r3
 8007100:	f000 fa86 	bl	8007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>
 8007104:	4a03      	ldr	r2, [pc, #12]	; (8007114 <_ZN18evCounterClockwiseC1Ev+0x24>)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	601a      	str	r2, [r3, #0]
{
	//setDeleteAfterConsume(false);
}
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	0018      	movs	r0, r3
 800710e:	46bd      	mov	sp, r7
 8007110:	b002      	add	sp, #8
 8007112:	bd80      	pop	{r7, pc}
 8007114:	0800b3c4 	.word	0x0800b3c4

08007118 <_ZN18evCounterClockwiseD1Ev>:
#define EVCOUNTERCLOCKWISE_H_

#include "xf/customevent.h"
#include "events.h"

class evCounterClockwise : public XFCustomEvent
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	4a05      	ldr	r2, [pc, #20]	; (8007138 <_ZN18evCounterClockwiseD1Ev+0x20>)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	601a      	str	r2, [r3, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	0018      	movs	r0, r3
 800712a:	f7ff ff4d 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	0018      	movs	r0, r3
 8007132:	46bd      	mov	sp, r7
 8007134:	b002      	add	sp, #8
 8007136:	bd80      	pop	{r7, pc}
 8007138:	0800b3c4 	.word	0x0800b3c4

0800713c <_ZN18evCounterClockwiseD0Ev>:
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	0018      	movs	r0, r3
 8007148:	f7ff ffe6 	bl	8007118 <_ZN18evCounterClockwiseD1Ev>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2114      	movs	r1, #20
 8007150:	0018      	movs	r0, r3
 8007152:	f002 fee6 	bl	8009f22 <_ZdlPvj>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	0018      	movs	r0, r3
 800715a:	46bd      	mov	sp, r7
 800715c:	b002      	add	sp, #8
 800715e:	bd80      	pop	{r7, pc}

08007160 <_ZN13evFlagTriggerC1Ev>:
#include "events.h"
#include "evFlagTrigger.h"

evFlagTrigger::evFlagTrigger() :
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
	XFCustomEvent(evFlagTriggerId)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	2105      	movs	r1, #5
 800716e:	0018      	movs	r0, r3
 8007170:	f000 fa4e 	bl	8007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>
 8007174:	4a03      	ldr	r2, [pc, #12]	; (8007184 <_ZN13evFlagTriggerC1Ev+0x24>)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	601a      	str	r2, [r3, #0]
{
	//setDeleteAfterConsume(false);
}
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	0018      	movs	r0, r3
 800717e:	46bd      	mov	sp, r7
 8007180:	b002      	add	sp, #8
 8007182:	bd80      	pop	{r7, pc}
 8007184:	0800b3d8 	.word	0x0800b3d8

08007188 <_ZN13evFlagTriggerD1Ev>:
#define EVFLAGTRIGGER_H_

#include "xf/customevent.h"
#include "events.h"

class evFlagTrigger : public XFCustomEvent
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	4a05      	ldr	r2, [pc, #20]	; (80071a8 <_ZN13evFlagTriggerD1Ev+0x20>)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	601a      	str	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0018      	movs	r0, r3
 800719a:	f7ff ff15 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	0018      	movs	r0, r3
 80071a2:	46bd      	mov	sp, r7
 80071a4:	b002      	add	sp, #8
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	0800b3d8 	.word	0x0800b3d8

080071ac <_ZN13evFlagTriggerD0Ev>:
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	0018      	movs	r0, r3
 80071b8:	f7ff ffe6 	bl	8007188 <_ZN13evFlagTriggerD1Ev>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2114      	movs	r1, #20
 80071c0:	0018      	movs	r0, r3
 80071c2:	f002 feae 	bl	8009f22 <_ZdlPvj>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	0018      	movs	r0, r3
 80071ca:	46bd      	mov	sp, r7
 80071cc:	b002      	add	sp, #8
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <_ZN8evSpiIrqC1Ev>:
#include "events.h"
#include "evSpiIrq.h"


evSpiIrq::evSpiIrq() :
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
	XFCustomEvent(evSpiIrqId)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	2101      	movs	r1, #1
 80071de:	0018      	movs	r0, r3
 80071e0:	f000 fa16 	bl	8007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>
 80071e4:	4a03      	ldr	r2, [pc, #12]	; (80071f4 <_ZN8evSpiIrqC1Ev+0x24>)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	601a      	str	r2, [r3, #0]
{
	//setDeleteAfterConsume(false);
}
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	0018      	movs	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	b002      	add	sp, #8
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	0800b3ec 	.word	0x0800b3ec

080071f8 <_ZN8evSpiIrqD1Ev>:
#define EVSPIIRQ_H_

#include "xf/customevent.h"
#include "events.h"

class evSpiIrq : public XFCustomEvent
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	4a05      	ldr	r2, [pc, #20]	; (8007218 <_ZN8evSpiIrqD1Ev+0x20>)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	601a      	str	r2, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	0018      	movs	r0, r3
 800720a:	f7ff fedd 	bl	8006fc8 <_ZN13XFCustomEventD1Ev>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	0018      	movs	r0, r3
 8007212:	46bd      	mov	sp, r7
 8007214:	b002      	add	sp, #8
 8007216:	bd80      	pop	{r7, pc}
 8007218:	0800b3ec 	.word	0x0800b3ec

0800721c <_ZN8evSpiIrqD0Ev>:
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	0018      	movs	r0, r3
 8007228:	f7ff ffe6 	bl	80071f8 <_ZN8evSpiIrqD1Ev>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2114      	movs	r1, #20
 8007230:	0018      	movs	r0, r3
 8007232:	f002 fe76 	bl	8009f22 <_ZdlPvj>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	0018      	movs	r0, r3
 800723a:	46bd      	mov	sp, r7
 800723c:	b002      	add	sp, #8
 800723e:	bd80      	pop	{r7, pc}

08007240 <_Z5inISRv>:

volatile int bInISR = 0;
volatile int bOMEnterCriticalRegionNested = 0;

int inISR()
{
 8007240:	b580      	push	{r7, lr}
 8007242:	af00      	add	r7, sp, #0
	// Variable must be put to TRUE in every ISR to indicate execution
	// of an ISR and need to put back to FALSE before leaving ISR.
	return bInISR;
 8007244:	4b02      	ldr	r3, [pc, #8]	; (8007250 <_Z5inISRv+0x10>)
 8007246:	681b      	ldr	r3, [r3, #0]
}
 8007248:	0018      	movs	r0, r3
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	46c0      	nop			; (mov r8, r8)
 8007250:	200000e4 	.word	0x200000e4

08007254 <_Z13enterCriticalv>:

void enterCritical()
{
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
	// Only disable interrupts when not calling from an ISR
	if (!inISR())
 8007258:	f7ff fff2 	bl	8007240 <_Z5inISRv>
 800725c:	0003      	movs	r3, r0
 800725e:	425a      	negs	r2, r3
 8007260:	4153      	adcs	r3, r2
 8007262:	b2db      	uxtb	r3, r3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00c      	beq.n	8007282 <_Z13enterCriticalv+0x2e>
	{
		if (!bOMEnterCriticalRegionNested)
 8007268:	4b07      	ldr	r3, [pc, #28]	; (8007288 <_Z13enterCriticalv+0x34>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	425a      	negs	r2, r3
 800726e:	4153      	adcs	r3, r2
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d000      	beq.n	8007278 <_Z13enterCriticalv+0x24>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007276:	b672      	cpsid	i
		{
			// Turn off the priority configurable interrupts
		    __disable_irq();
		}
		bOMEnterCriticalRegionNested++;
 8007278:	4b03      	ldr	r3, [pc, #12]	; (8007288 <_Z13enterCriticalv+0x34>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	4b02      	ldr	r3, [pc, #8]	; (8007288 <_Z13enterCriticalv+0x34>)
 8007280:	601a      	str	r2, [r3, #0]
	}
}
 8007282:	46c0      	nop			; (mov r8, r8)
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	200000e8 	.word	0x200000e8

0800728c <_Z12exitCriticalv>:

void exitCritical()
{
 800728c:	b580      	push	{r7, lr}
 800728e:	af00      	add	r7, sp, #0
	// Only enable interrupts when not calling from an ISR
	if (!inISR())
 8007290:	f7ff ffd6 	bl	8007240 <_Z5inISRv>
 8007294:	0003      	movs	r3, r0
 8007296:	425a      	negs	r2, r3
 8007298:	4153      	adcs	r3, r2
 800729a:	b2db      	uxtb	r3, r3
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00c      	beq.n	80072ba <_Z12exitCriticalv+0x2e>
	{
		bOMEnterCriticalRegionNested--;
 80072a0:	4b07      	ldr	r3, [pc, #28]	; (80072c0 <_Z12exitCriticalv+0x34>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	1e5a      	subs	r2, r3, #1
 80072a6:	4b06      	ldr	r3, [pc, #24]	; (80072c0 <_Z12exitCriticalv+0x34>)
 80072a8:	601a      	str	r2, [r3, #0]

		if (!bOMEnterCriticalRegionNested)
 80072aa:	4b05      	ldr	r3, [pc, #20]	; (80072c0 <_Z12exitCriticalv+0x34>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	425a      	negs	r2, r3
 80072b0:	4153      	adcs	r3, r2
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d000      	beq.n	80072ba <_Z12exitCriticalv+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 80072b8:	b662      	cpsie	i
		{
			// Turn on the interrupts with configurable priority
		    __enable_irq();
		}
	}
}
 80072ba:	46c0      	nop			; (mov r8, r8)
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	200000e8 	.word	0x200000e8

080072c4 <_ZN7XFEvent11setBehaviorEPN9interface10XFReactiveE>:
    inline void setBehavior(interface::XFReactive * pBehavior) { _pBehavior = pBehavior; }
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	683a      	ldr	r2, [r7, #0]
 80072d2:	60da      	str	r2, [r3, #12]
 80072d4:	46c0      	nop			; (mov r8, r8)
 80072d6:	46bd      	mov	sp, r7
 80072d8:	b002      	add	sp, #8
 80072da:	bd80      	pop	{r7, pc}

080072dc <_ZNK13XFEventStatuseqERKNS_12eEventStatusE>:

	/**
	 * Checks if both variables contain the same event status.
	 */
    bool operator == (const XFEventStatus::eEventStatus & eventStatus) const
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
	{
		return (this->_status == eventStatus);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	781a      	ldrb	r2, [r3, #0]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	425a      	negs	r2, r3
 80072f2:	4153      	adcs	r3, r2
 80072f4:	b2db      	uxtb	r3, r3
	}
 80072f6:	0018      	movs	r0, r3
 80072f8:	46bd      	mov	sp, r7
 80072fa:	b002      	add	sp, #8
 80072fc:	bd80      	pop	{r7, pc}

080072fe <_ZNK10XFBehavior16hasOwnDispatcherEv>:
    inline bool hasOwnDispatcher() const { return _hasOwnDispatcher; }	///< True if behavior has its own dispatcher.
 80072fe:	b580      	push	{r7, lr}
 8007300:	b082      	sub	sp, #8
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	7a1b      	ldrb	r3, [r3, #8]
 800730a:	0018      	movs	r0, r3
 800730c:	46bd      	mov	sp, r7
 800730e:	b002      	add	sp, #8
 8007310:	bd80      	pop	{r7, pc}
	...

08007314 <_ZN9interface10XFReactiveC1Ev>:

protected:
    virtual TerminateBehavior process(const XFEvent * pEvent) = 0;  ///< Called by the dispatcher to process an event.

protected:
    XFReactive() = default;
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	4a03      	ldr	r2, [pc, #12]	; (800732c <_ZN9interface10XFReactiveC1Ev+0x18>)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	0018      	movs	r0, r3
 8007326:	46bd      	mov	sp, r7
 8007328:	b002      	add	sp, #8
 800732a:	bd80      	pop	{r7, pc}
 800732c:	0800b428 	.word	0x0800b428

08007330 <_ZN9interface10XFReactiveD1Ev>:
    virtual ~XFReactive() = default;
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	4a03      	ldr	r2, [pc, #12]	; (8007348 <_ZN9interface10XFReactiveD1Ev+0x18>)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	0018      	movs	r0, r3
 8007342:	46bd      	mov	sp, r7
 8007344:	b002      	add	sp, #8
 8007346:	bd80      	pop	{r7, pc}
 8007348:	0800b428 	.word	0x0800b428

0800734c <_ZN9interface10XFReactiveD0Ev>:
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	0018      	movs	r0, r3
 8007358:	f7ff ffea 	bl	8007330 <_ZN9interface10XFReactiveD1Ev>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2104      	movs	r1, #4
 8007360:	0018      	movs	r0, r3
 8007362:	f002 fdde 	bl	8009f22 <_ZdlPvj>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	0018      	movs	r0, r3
 800736a:	46bd      	mov	sp, r7
 800736c:	b002      	add	sp, #8
 800736e:	bd80      	pop	{r7, pc}

08007370 <_ZN10XFBehaviorC1Eb>:
#include "xf/initialevent.h"
#include "xf/behavior.h"

using interface::XFResourceFactory;

XFBehavior::XFBehavior(bool ownDispatcher /* = false */) :
 8007370:	b590      	push	{r4, r7, lr}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	000a      	movs	r2, r1
 800737a:	1cfb      	adds	r3, r7, #3
 800737c:	701a      	strb	r2, [r3, #0]
    _pDispatcher(nullptr),
    _hasOwnDispatcher(ownDispatcher),
    deleteOnTerminate_(false),
    _pCurrentEvent(nullptr)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	0018      	movs	r0, r3
 8007382:	f7ff ffc7 	bl	8007314 <_ZN9interface10XFReactiveC1Ev>
 8007386:	4a21      	ldr	r2, [pc, #132]	; (800740c <_ZN10XFBehaviorC1Eb+0x9c>)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	601a      	str	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	605a      	str	r2, [r3, #4]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	1cfa      	adds	r2, r7, #3
 8007396:	7812      	ldrb	r2, [r2, #0]
 8007398:	721a      	strb	r2, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	725a      	strb	r2, [r3, #9]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	60da      	str	r2, [r3, #12]
{
    if (ownDispatcher)
 80073a6:	1cfb      	adds	r3, r7, #3
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00b      	beq.n	80073c6 <_ZN10XFBehaviorC1Eb+0x56>
    {
        _pDispatcher = XFResourceFactory::getInstance()->createDispatcher();
 80073ae:	f000 fc87 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 80073b2:	0002      	movs	r2, r0
 80073b4:	6813      	ldr	r3, [r2, #0]
 80073b6:	3304      	adds	r3, #4
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	0010      	movs	r0, r2
 80073bc:	4798      	blx	r3
 80073be:	0002      	movs	r2, r0
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	605a      	str	r2, [r3, #4]
 80073c4:	e009      	b.n	80073da <_ZN10XFBehaviorC1Eb+0x6a>
    }
    else
    {
        _pDispatcher = XFResourceFactory::getInstance()->getDefaultDispatcher();
 80073c6:	f000 fc7b 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 80073ca:	0002      	movs	r2, r0
 80073cc:	6813      	ldr	r3, [r2, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	0010      	movs	r0, r2
 80073d2:	4798      	blx	r3
 80073d4:	0002      	movs	r2, r0
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	605a      	str	r2, [r3, #4]

    // Force hasOwnDispatcher attribute to false in case actual
    // dispatcher is the default dispatcher. This may happen
    // if in an IDF an other dispatcher is requested, but
    // only the default dispatcher is present.
    if (_pDispatcher == XFResourceFactory::getInstance()->getDefaultDispatcher())
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685c      	ldr	r4, [r3, #4]
 80073de:	f000 fc6f 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 80073e2:	0002      	movs	r2, r0
 80073e4:	6813      	ldr	r3, [r2, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	0010      	movs	r0, r2
 80073ea:	4798      	blx	r3
 80073ec:	0003      	movs	r3, r0
 80073ee:	1ae3      	subs	r3, r4, r3
 80073f0:	425a      	negs	r2, r3
 80073f2:	4153      	adcs	r3, r2
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <_ZN10XFBehaviorC1Eb+0x90>
    {
        _hasOwnDispatcher = false;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	721a      	strb	r2, [r3, #8]
    }
}
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	0018      	movs	r0, r3
 8007404:	46bd      	mov	sp, r7
 8007406:	b003      	add	sp, #12
 8007408:	bd90      	pop	{r4, r7, pc}
 800740a:	46c0      	nop			; (mov r8, r8)
 800740c:	0800b400 	.word	0x0800b400

08007410 <_ZN10XFBehaviorD1Ev>:

XFBehavior::~XFBehavior()
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	4a05      	ldr	r2, [pc, #20]	; (8007430 <_ZN10XFBehaviorD1Ev+0x20>)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	601a      	str	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	0018      	movs	r0, r3
 8007422:	f7ff ff85 	bl	8007330 <_ZN9interface10XFReactiveD1Ev>
{

}
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	0018      	movs	r0, r3
 800742a:	46bd      	mov	sp, r7
 800742c:	b002      	add	sp, #8
 800742e:	bd80      	pop	{r7, pc}
 8007430:	0800b400 	.word	0x0800b400

08007434 <_ZN10XFBehavior13startBehaviorEv>:

void XFBehavior::startBehavior()
{
 8007434:	b5b0      	push	{r4, r5, r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
    // Send initial event to state machine
    GEN(XFInitialEvent());
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	330c      	adds	r3, #12
 8007442:	681c      	ldr	r4, [r3, #0]
 8007444:	2010      	movs	r0, #16
 8007446:	f002 fd70 	bl	8009f2a <_Znwj>
 800744a:	0003      	movs	r3, r0
 800744c:	001d      	movs	r5, r3
 800744e:	0028      	movs	r0, r5
 8007450:	f000 f8f8 	bl	8007644 <_ZN14XFInitialEventC1Ev>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	0029      	movs	r1, r5
 8007458:	0018      	movs	r0, r3
 800745a:	47a0      	blx	r4

    // Start dispatcher if behavior has its own dispatcher
    if (hasOwnDispatcher())
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	0018      	movs	r0, r3
 8007460:	f7ff ff4d 	bl	80072fe <_ZNK10XFBehavior16hasOwnDispatcherEv>
 8007464:	1e03      	subs	r3, r0, #0
 8007466:	d009      	beq.n	800747c <_ZN10XFBehavior13startBehaviorEv+0x48>
    {
        getDispatcher()->start();
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	0018      	movs	r0, r3
 800746c:	f000 f86d 	bl	800754a <_ZN10XFBehavior13getDispatcherEv>
 8007470:	0002      	movs	r2, r0
 8007472:	6813      	ldr	r3, [r2, #0]
 8007474:	330c      	adds	r3, #12
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	0010      	movs	r0, r2
 800747a:	4798      	blx	r3
    }
}
 800747c:	46c0      	nop			; (mov r8, r8)
 800747e:	46bd      	mov	sp, r7
 8007480:	b002      	add	sp, #8
 8007482:	bdb0      	pop	{r4, r5, r7, pc}

08007484 <_ZN10XFBehavior9pushEventEP7XFEvent>:

void XFBehavior::pushEvent(XFEvent * pEvent)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
    // Set owner
    pEvent->setBehavior(this);
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	0011      	movs	r1, r2
 8007494:	0018      	movs	r0, r3
 8007496:	f7ff ff15 	bl	80072c4 <_ZN7XFEvent11setBehaviorEPN9interface10XFReactiveE>
    // Push to dispatchers event queue
    getDispatcher()->pushEvent(pEvent);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	0018      	movs	r0, r3
 800749e:	f000 f854 	bl	800754a <_ZN10XFBehavior13getDispatcherEv>
 80074a2:	0002      	movs	r2, r0
 80074a4:	6813      	ldr	r3, [r2, #0]
 80074a6:	3314      	adds	r3, #20
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6839      	ldr	r1, [r7, #0]
 80074ac:	0010      	movs	r0, r2
 80074ae:	4798      	blx	r3
}
 80074b0:	46c0      	nop			; (mov r8, r8)
 80074b2:	46bd      	mov	sp, r7
 80074b4:	b002      	add	sp, #8
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <_ZNK10XFBehavior17deleteOnTerminateEv>:

bool XFBehavior::deleteOnTerminate() const
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
    return deleteOnTerminate_;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	7a5b      	ldrb	r3, [r3, #9]
}
 80074c4:	0018      	movs	r0, r3
 80074c6:	46bd      	mov	sp, r7
 80074c8:	b002      	add	sp, #8
 80074ca:	bd80      	pop	{r7, pc}

080074cc <_ZN10XFBehavior20setDeleteOnTerminateEb>:

void XFBehavior::setDeleteOnTerminate(bool deleteBehaviour)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	000a      	movs	r2, r1
 80074d6:	1cfb      	adds	r3, r7, #3
 80074d8:	701a      	strb	r2, [r3, #0]
    deleteOnTerminate_ = deleteBehaviour;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	1cfa      	adds	r2, r7, #3
 80074de:	7812      	ldrb	r2, [r2, #0]
 80074e0:	725a      	strb	r2, [r3, #9]
}
 80074e2:	46c0      	nop			; (mov r8, r8)
 80074e4:	46bd      	mov	sp, r7
 80074e6:	b002      	add	sp, #8
 80074e8:	bd80      	pop	{r7, pc}

080074ea <_ZN10XFBehavior7processEPK7XFEvent>:

XFBehavior::TerminateBehavior XFBehavior::process(const XFEvent * pEvent)
{
 80074ea:	b590      	push	{r4, r7, lr}
 80074ec:	b085      	sub	sp, #20
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
    XFEventStatus eventStatus;
 80074f4:	240c      	movs	r4, #12
 80074f6:	193b      	adds	r3, r7, r4
 80074f8:	2100      	movs	r1, #0
 80074fa:	0018      	movs	r0, r3
 80074fc:	f7fd fe6d 	bl	80051da <_ZN13XFEventStatusC1ENS_12eEventStatusE>

    setCurrentEvent(pEvent);
 8007500:	683a      	ldr	r2, [r7, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	0011      	movs	r1, r2
 8007506:	0018      	movs	r0, r3
 8007508:	f000 f829 	bl	800755e <_ZN10XFBehavior15setCurrentEventEPK7XFEvent>

    eventStatus = processEvent();
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	331c      	adds	r3, #28
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	0010      	movs	r0, r2
 8007518:	4798      	blx	r3
 800751a:	1c03      	adds	r3, r0, #0
 800751c:	1c1a      	adds	r2, r3, #0
 800751e:	193b      	adds	r3, r7, r4
 8007520:	701a      	strb	r2, [r3, #0]

    setCurrentEvent(nullptr);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2100      	movs	r1, #0
 8007526:	0018      	movs	r0, r3
 8007528:	f000 f819 	bl	800755e <_ZN10XFBehavior15setCurrentEventEPK7XFEvent>

    return (eventStatus == XFEventStatus::Terminate);
 800752c:	210f      	movs	r1, #15
 800752e:	187b      	adds	r3, r7, r1
 8007530:	2208      	movs	r2, #8
 8007532:	701a      	strb	r2, [r3, #0]
 8007534:	187a      	adds	r2, r7, r1
 8007536:	193b      	adds	r3, r7, r4
 8007538:	0011      	movs	r1, r2
 800753a:	0018      	movs	r0, r3
 800753c:	f7ff fece 	bl	80072dc <_ZNK13XFEventStatuseqERKNS_12eEventStatusE>
 8007540:	0003      	movs	r3, r0
}
 8007542:	0018      	movs	r0, r3
 8007544:	46bd      	mov	sp, r7
 8007546:	b005      	add	sp, #20
 8007548:	bd90      	pop	{r4, r7, pc}

0800754a <_ZN10XFBehavior13getDispatcherEv>:

interface::XFDispatcher * XFBehavior::getDispatcher()
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b082      	sub	sp, #8
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
    return _pDispatcher;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	685b      	ldr	r3, [r3, #4]
}
 8007556:	0018      	movs	r0, r3
 8007558:	46bd      	mov	sp, r7
 800755a:	b002      	add	sp, #8
 800755c:	bd80      	pop	{r7, pc}

0800755e <_ZN10XFBehavior15setCurrentEventEPK7XFEvent>:

void XFBehavior::setCurrentEvent(const XFEvent * pEvent)
{
 800755e:	b580      	push	{r7, lr}
 8007560:	b082      	sub	sp, #8
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	6039      	str	r1, [r7, #0]
    _pCurrentEvent = pEvent;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	60da      	str	r2, [r3, #12]
}
 800756e:	46c0      	nop			; (mov r8, r8)
 8007570:	46bd      	mov	sp, r7
 8007572:	b002      	add	sp, #8
 8007574:	bd80      	pop	{r7, pc}

08007576 <_ZNK10XFBehavior15getCurrentEventEv>:

const XFEvent * XFBehavior::getCurrentEvent() const
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b082      	sub	sp, #8
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
    return _pCurrentEvent;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
}
 8007582:	0018      	movs	r0, r3
 8007584:	46bd      	mov	sp, r7
 8007586:	b002      	add	sp, #8
 8007588:	bd80      	pop	{r7, pc}
	...

0800758c <_ZN10XFBehavior17getCurrentTimeoutEv>:

const XFTimeout * XFBehavior::getCurrentTimeout()
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
    assert(getCurrentEvent()->getEventType() == XFEvent::Timeout);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	0018      	movs	r0, r3
 8007598:	f7ff ffed 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 800759c:	0003      	movs	r3, r0
 800759e:	0018      	movs	r0, r3
 80075a0:	f7fd fe06 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 80075a4:	0003      	movs	r3, r0
 80075a6:	2b04      	cmp	r3, #4
 80075a8:	d005      	beq.n	80075b6 <_ZN10XFBehavior17getCurrentTimeoutEv+0x2a>
 80075aa:	4b07      	ldr	r3, [pc, #28]	; (80075c8 <_ZN10XFBehavior17getCurrentTimeoutEv+0x3c>)
 80075ac:	4a07      	ldr	r2, [pc, #28]	; (80075cc <_ZN10XFBehavior17getCurrentTimeoutEv+0x40>)
 80075ae:	4808      	ldr	r0, [pc, #32]	; (80075d0 <_ZN10XFBehavior17getCurrentTimeoutEv+0x44>)
 80075b0:	2165      	movs	r1, #101	; 0x65
 80075b2:	f002 fcf9 	bl	8009fa8 <__assert_func>

    return static_cast<const XFTimeout *>(getCurrentEvent());
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	0018      	movs	r0, r3
 80075ba:	f7ff ffdc 	bl	8007576 <_ZNK10XFBehavior15getCurrentEventEv>
 80075be:	0003      	movs	r3, r0
}
 80075c0:	0018      	movs	r0, r3
 80075c2:	46bd      	mov	sp, r7
 80075c4:	b002      	add	sp, #8
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	0800b068 	.word	0x0800b068
 80075cc:	0800b444 	.word	0x0800b444
 80075d0:	0800b0a0 	.word	0x0800b0a0

080075d4 <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE>:
    XFEvent(XFEventType eventType, int id, interface::XFReactive * pBehavior) : _eventType(eventType), _id(id), _pBehavior(pBehavior) {}
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b084      	sub	sp, #16
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	607a      	str	r2, [r7, #4]
 80075de:	603b      	str	r3, [r7, #0]
 80075e0:	200b      	movs	r0, #11
 80075e2:	183b      	adds	r3, r7, r0
 80075e4:	1c0a      	adds	r2, r1, #0
 80075e6:	701a      	strb	r2, [r3, #0]
 80075e8:	4a08      	ldr	r2, [pc, #32]	; (800760c <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE+0x38>)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	601a      	str	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	183a      	adds	r2, r7, r0
 80075f2:	7812      	ldrb	r2, [r2, #0]
 80075f4:	711a      	strb	r2, [r3, #4]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	609a      	str	r2, [r3, #8]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	683a      	ldr	r2, [r7, #0]
 8007600:	60da      	str	r2, [r3, #12]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	0018      	movs	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	b004      	add	sp, #16
 800760a:	bd80      	pop	{r7, pc}
 800760c:	0800b39c 	.word	0x0800b39c

08007610 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE>:
#include "xf/customevent.h"

XFCustomEvent::XFCustomEvent(int id, interface::XFReactive * pBehavior)
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
    : XFEvent(XFEvent::Event, id, pBehavior),
      _bDeleteAfterConsume(true)
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	2103      	movs	r1, #3
 8007624:	f7ff ffd6 	bl	80075d4 <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE>
 8007628:	4a05      	ldr	r2, [pc, #20]	; (8007640 <_ZN13XFCustomEventC1EiPN9interface10XFReactiveE+0x30>)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2201      	movs	r2, #1
 8007632:	741a      	strb	r2, [r3, #16]
{

}
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	0018      	movs	r0, r3
 8007638:	46bd      	mov	sp, r7
 800763a:	b004      	add	sp, #16
 800763c:	bd80      	pop	{r7, pc}
 800763e:	46c0      	nop			; (mov r8, r8)
 8007640:	0800b388 	.word	0x0800b388

08007644 <_ZN14XFInitialEventC1Ev>:
#include "xf/initialevent.h"

XFInitialEvent::XFInitialEvent()
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
    : XFEvent(XFEvent::Initial, 0, nullptr)
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	2300      	movs	r3, #0
 8007650:	2200      	movs	r2, #0
 8007652:	2101      	movs	r1, #1
 8007654:	f7ff ffbe 	bl	80075d4 <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE>
 8007658:	4a03      	ldr	r2, [pc, #12]	; (8007668 <_ZN14XFInitialEventC1Ev+0x24>)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	601a      	str	r2, [r3, #0]
{
}
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	0018      	movs	r0, r3
 8007662:	46bd      	mov	sp, r7
 8007664:	b002      	add	sp, #8
 8007666:	bd80      	pop	{r7, pc}
 8007668:	0800b480 	.word	0x0800b480

0800766c <_ZNK14XFInitialEvent18deleteAfterConsumeEv>:

bool XFInitialEvent::deleteAfterConsume() const
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
    return true;
 8007674:	2301      	movs	r3, #1
}
 8007676:	0018      	movs	r0, r3
 8007678:	46bd      	mov	sp, r7
 800767a:	b002      	add	sp, #8
 800767c:	bd80      	pop	{r7, pc}
	...

08007680 <_ZN14XFInitialEventD1Ev>:
 * @brief Initial event to start a behavior.
 *
 * Represents for example the first transition executed
 * in a state machine.
 */
class XFInitialEvent : public XFEvent
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	4a05      	ldr	r2, [pc, #20]	; (80076a0 <_ZN14XFInitialEventD1Ev+0x20>)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	601a      	str	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	0018      	movs	r0, r3
 8007692:	f7ff fc65 	bl	8006f60 <_ZN7XFEventD1Ev>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	0018      	movs	r0, r3
 800769a:	46bd      	mov	sp, r7
 800769c:	b002      	add	sp, #8
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	0800b480 	.word	0x0800b480

080076a4 <_ZN14XFInitialEventD0Ev>:
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	0018      	movs	r0, r3
 80076b0:	f7ff ffe6 	bl	8007680 <_ZN14XFInitialEventD1Ev>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2110      	movs	r1, #16
 80076b8:	0018      	movs	r0, r3
 80076ba:	f002 fc32 	bl	8009f22 <_ZdlPvj>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	0018      	movs	r0, r3
 80076c2:	46bd      	mov	sp, r7
 80076c4:	b002      	add	sp, #8
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE>:
#include "xf/nulltransition.h"

XFNullTransition::XFNullTransition(interface::XFReactive * pBehavior)
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
 : XFEvent(XFEvent::NullTransition, 0, pBehavior)
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2200      	movs	r2, #0
 80076d8:	2102      	movs	r1, #2
 80076da:	f7ff ff7b 	bl	80075d4 <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE>
 80076de:	4a04      	ldr	r2, [pc, #16]	; (80076f0 <_ZN16XFNullTransitionC1EPN9interface10XFReactiveE+0x28>)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	601a      	str	r2, [r3, #0]
{
}
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	0018      	movs	r0, r3
 80076e8:	46bd      	mov	sp, r7
 80076ea:	b002      	add	sp, #8
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	46c0      	nop			; (mov r8, r8)
 80076f0:	0800b494 	.word	0x0800b494

080076f4 <_ZNK16XFNullTransition18deleteAfterConsumeEv>:

bool XFNullTransition::deleteAfterConsume() const
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
    return true;
 80076fc:	2301      	movs	r3, #1
}
 80076fe:	0018      	movs	r0, r3
 8007700:	46bd      	mov	sp, r7
 8007702:	b002      	add	sp, #8
 8007704:	bd80      	pop	{r7, pc}
	...

08007708 <_ZN16XFNullTransitionD1Ev>:
 * Represents a transition in a state machine having no trigger.
 *
 * In case one wants to directly transition from one state to
 * an other (without a trigger) a null transition must be pushed.
 */
class XFNullTransition : public XFEvent
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	4a05      	ldr	r2, [pc, #20]	; (8007728 <_ZN16XFNullTransitionD1Ev+0x20>)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	601a      	str	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	0018      	movs	r0, r3
 800771a:	f7ff fc21 	bl	8006f60 <_ZN7XFEventD1Ev>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	0018      	movs	r0, r3
 8007722:	46bd      	mov	sp, r7
 8007724:	b002      	add	sp, #8
 8007726:	bd80      	pop	{r7, pc}
 8007728:	0800b494 	.word	0x0800b494

0800772c <_ZN16XFNullTransitionD0Ev>:
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	0018      	movs	r0, r3
 8007738:	f7ff ffe6 	bl	8007708 <_ZN16XFNullTransitionD1Ev>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2110      	movs	r1, #16
 8007740:	0018      	movs	r0, r3
 8007742:	f002 fbee 	bl	8009f22 <_ZdlPvj>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	0018      	movs	r0, r3
 800774a:	46bd      	mov	sp, r7
 800774c:	b002      	add	sp, #8
 800774e:	bd80      	pop	{r7, pc}

08007750 <_ZN9XFTimeoutC1EiiPN9interface10XFReactiveE>:
#include "xf/timeout.h"

XFTimeout::XFTimeout(int id, int interval, interface::XFReactive * pBehavior)
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
 800775c:	603b      	str	r3, [r7, #0]
 : XFEvent(XFEvent::Timeout, id, pBehavior),
   _interval(interval),
   _relTicks(interval)
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	2104      	movs	r1, #4
 8007766:	f7ff ff35 	bl	80075d4 <_ZN7XFEventC1ENS_11XFEventTypeEiPN9interface10XFReactiveE>
 800776a:	4a07      	ldr	r2, [pc, #28]	; (8007788 <_ZN9XFTimeoutC1EiiPN9interface10XFReactiveE+0x38>)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	601a      	str	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	611a      	str	r2, [r3, #16]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	615a      	str	r2, [r3, #20]
{
}
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	0018      	movs	r0, r3
 8007780:	46bd      	mov	sp, r7
 8007782:	b004      	add	sp, #16
 8007784:	bd80      	pop	{r7, pc}
 8007786:	46c0      	nop			; (mov r8, r8)
 8007788:	0800b4a8 	.word	0x0800b4a8

0800778c <_ZNK9XFTimeouteqERKS_>:

bool XFTimeout::operator ==(const XFTimeout & timeout) const
{
 800778c:	b590      	push	{r4, r7, lr}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
    // Check behavior and timeout id attributes, if there are equal
    return (_pBehavior == timeout._pBehavior && getId() == timeout.getId()) ? true : false;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d10d      	bne.n	80077be <_ZNK9XFTimeouteqERKS_+0x32>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	0018      	movs	r0, r3
 80077a6:	f7fd fd0e 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 80077aa:	0004      	movs	r4, r0
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	0018      	movs	r0, r3
 80077b0:	f7fd fd09 	bl	80051c6 <_ZNK7XFEvent5getIdEv>
 80077b4:	0003      	movs	r3, r0
 80077b6:	429c      	cmp	r4, r3
 80077b8:	d101      	bne.n	80077be <_ZNK9XFTimeouteqERKS_+0x32>
 80077ba:	2301      	movs	r3, #1
 80077bc:	e000      	b.n	80077c0 <_ZNK9XFTimeouteqERKS_+0x34>
 80077be:	2300      	movs	r3, #0
}
 80077c0:	0018      	movs	r0, r3
 80077c2:	46bd      	mov	sp, r7
 80077c4:	b003      	add	sp, #12
 80077c6:	bd90      	pop	{r4, r7, pc}

080077c8 <_ZNK9XFTimeout18deleteAfterConsumeEv>:

bool XFTimeout::deleteAfterConsume() const
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
    return true;
 80077d0:	2301      	movs	r3, #1
}
 80077d2:	0018      	movs	r0, r3
 80077d4:	46bd      	mov	sp, r7
 80077d6:	b002      	add	sp, #8
 80077d8:	bd80      	pop	{r7, pc}
	...

080077dc <_ZN9XFTimeoutD1Ev>:
 * the `getEventType()` method.
 *
 * XFTimeout is inheriting from XFEvent, so every timeout is
 * also an event.
 */
class XFTimeout : public XFEvent
 80077dc:	b580      	push	{r7, lr}
 80077de:	b082      	sub	sp, #8
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	4a05      	ldr	r2, [pc, #20]	; (80077fc <_ZN9XFTimeoutD1Ev+0x20>)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	0018      	movs	r0, r3
 80077ee:	f7ff fbb7 	bl	8006f60 <_ZN7XFEventD1Ev>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	0018      	movs	r0, r3
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b002      	add	sp, #8
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	0800b4a8 	.word	0x0800b4a8

08007800 <_ZN9XFTimeoutD0Ev>:
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	0018      	movs	r0, r3
 800780c:	f7ff ffe6 	bl	80077dc <_ZN9XFTimeoutD1Ev>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2118      	movs	r1, #24
 8007814:	0018      	movs	r0, r3
 8007816:	f002 fb84 	bl	8009f22 <_ZdlPvj>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	0018      	movs	r0, r3
 800781e:	46bd      	mov	sp, r7
 8007820:	b002      	add	sp, #8
 8007822:	bd80      	pop	{r7, pc}

08007824 <_ZNK7XFEvent11getBehaviorEv>:
    inline interface::XFReactive * getBehavior() const { return _pBehavior; }
 8007824:	b580      	push	{r7, lr}
 8007826:	b082      	sub	sp, #8
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	0018      	movs	r0, r3
 8007832:	46bd      	mov	sp, r7
 8007834:	b002      	add	sp, #8
 8007836:	bd80      	pop	{r7, pc}

08007838 <_ZNK9interface12XFDispatcher9getThreadEv>:
     * @brief Returns pointer to thread executing the behavior.
     *
     * Within an IDF no threads are present and this method returns
     * always null.
     */
    virtual interface::XFThread * getThread() const { return nullptr; }
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	2300      	movs	r3, #0
 8007842:	0018      	movs	r0, r3
 8007844:	46bd      	mov	sp, r7
 8007846:	b002      	add	sp, #8
 8007848:	bd80      	pop	{r7, pc}

0800784a <_ZNK19XFDispatcherDefault8isActiveEv>:
{
public:
	XFDispatcherDefault();
	virtual  ~XFDispatcherDefault();

	virtual bool isActive() const { return false; }		///< Default dispatcher does not have a composite thread.
 800784a:	b580      	push	{r7, lr}
 800784c:	b082      	sub	sp, #8
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	2300      	movs	r3, #0
 8007854:	0018      	movs	r0, r3
 8007856:	46bd      	mov	sp, r7
 8007858:	b002      	add	sp, #8
 800785a:	bd80      	pop	{r7, pc}

0800785c <_ZN9interface12XFDispatcherC1Ev>:
    XFDispatcher() = default;
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	4a03      	ldr	r2, [pc, #12]	; (8007874 <_ZN9interface12XFDispatcherC1Ev+0x18>)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	601a      	str	r2, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	0018      	movs	r0, r3
 800786e:	46bd      	mov	sp, r7
 8007870:	b002      	add	sp, #8
 8007872:	bd80      	pop	{r7, pc}
 8007874:	0800b4f4 	.word	0x0800b4f4

08007878 <_ZN9interface12XFDispatcherD1Ev>:
    virtual ~XFDispatcher() = default;
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	4a03      	ldr	r2, [pc, #12]	; (8007890 <_ZN9interface12XFDispatcherD1Ev+0x18>)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	0018      	movs	r0, r3
 800788a:	46bd      	mov	sp, r7
 800788c:	b002      	add	sp, #8
 800788e:	bd80      	pop	{r7, pc}
 8007890:	0800b4f4 	.word	0x0800b4f4

08007894 <_ZN9interface12XFDispatcherD0Ev>:
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	0018      	movs	r0, r3
 80078a0:	f7ff ffea 	bl	8007878 <_ZN9interface12XFDispatcherD1Ev>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2104      	movs	r1, #4
 80078a8:	0018      	movs	r0, r3
 80078aa:	f002 fb3a 	bl	8009f22 <_ZdlPvj>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	0018      	movs	r0, r3
 80078b2:	46bd      	mov	sp, r7
 80078b4:	b002      	add	sp, #8
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <_ZN19XFDispatcherDefaultC1Ev>:
using interface::XFTimeoutManager;
using interface::XFResourceFactory;
using interface::XFReactive;
using interface::XFMutex;

XFDispatcherDefault::XFDispatcherDefault() :
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
	_bExecuting(false),
	_pMutex(nullptr)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	0018      	movs	r0, r3
 80078c4:	f7ff ffca 	bl	800785c <_ZN9interface12XFDispatcherC1Ev>
 80078c8:	4a10      	ldr	r2, [pc, #64]	; (800790c <_ZN19XFDispatcherDefaultC1Ev+0x54>)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	711a      	strb	r2, [r3, #4]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3308      	adds	r3, #8
 80078d8:	0018      	movs	r0, r3
 80078da:	f001 fb53 	bl	8008f84 <_ZN19XFEventQueueDefaultC1Ev>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	639a      	str	r2, [r3, #56]	; 0x38
{
	_pMutex = XFMutex::create();
 80078e4:	f002 fa5e 	bl	8009da4 <_ZN9interface7XFMutex6createEv>
 80078e8:	0002      	movs	r2, r0
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	639a      	str	r2, [r3, #56]	; 0x38
	assert(_pMutex);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d105      	bne.n	8007902 <_ZN19XFDispatcherDefaultC1Ev+0x4a>
 80078f6:	4b06      	ldr	r3, [pc, #24]	; (8007910 <_ZN19XFDispatcherDefaultC1Ev+0x58>)
 80078f8:	4a06      	ldr	r2, [pc, #24]	; (8007914 <_ZN19XFDispatcherDefaultC1Ev+0x5c>)
 80078fa:	4807      	ldr	r0, [pc, #28]	; (8007918 <_ZN19XFDispatcherDefaultC1Ev+0x60>)
 80078fc:	2118      	movs	r1, #24
 80078fe:	f002 fb53 	bl	8009fa8 <__assert_func>
}
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	0018      	movs	r0, r3
 8007906:	46bd      	mov	sp, r7
 8007908:	b002      	add	sp, #8
 800790a:	bd80      	pop	{r7, pc}
 800790c:	0800b4bc 	.word	0x0800b4bc
 8007910:	0800b108 	.word	0x0800b108
 8007914:	0800b524 	.word	0x0800b524
 8007918:	0800b110 	.word	0x0800b110

0800791c <_ZN19XFDispatcherDefaultD1Ev>:

XFDispatcherDefault::~XFDispatcherDefault()
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	4a08      	ldr	r2, [pc, #32]	; (8007948 <_ZN19XFDispatcherDefaultD1Ev+0x2c>)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	3308      	adds	r3, #8
 800792e:	0018      	movs	r0, r3
 8007930:	f001 fb44 	bl	8008fbc <_ZN19XFEventQueueDefaultD1Ev>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	0018      	movs	r0, r3
 8007938:	f7ff ff9e 	bl	8007878 <_ZN9interface12XFDispatcherD1Ev>
{

}
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	0018      	movs	r0, r3
 8007940:	46bd      	mov	sp, r7
 8007942:	b002      	add	sp, #8
 8007944:	bd80      	pop	{r7, pc}
 8007946:	46c0      	nop			; (mov r8, r8)
 8007948:	0800b4bc 	.word	0x0800b4bc

0800794c <_ZN19XFDispatcherDefaultD0Ev>:
XFDispatcherDefault::~XFDispatcherDefault()
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
}
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	0018      	movs	r0, r3
 8007958:	f7ff ffe0 	bl	800791c <_ZN19XFDispatcherDefaultD1Ev>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	213c      	movs	r1, #60	; 0x3c
 8007960:	0018      	movs	r0, r3
 8007962:	f002 fade 	bl	8009f22 <_ZdlPvj>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	0018      	movs	r0, r3
 800796a:	46bd      	mov	sp, r7
 800796c:	b002      	add	sp, #8
 800796e:	bd80      	pop	{r7, pc}

08007970 <_ZN19XFDispatcherDefault5startEv>:

void XFDispatcherDefault::start()
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
        assert(_pMutex);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797c:	2b00      	cmp	r3, #0
 800797e:	d105      	bne.n	800798c <_ZN19XFDispatcherDefault5startEv+0x1c>
 8007980:	4b06      	ldr	r3, [pc, #24]	; (800799c <_ZN19XFDispatcherDefault5startEv+0x2c>)
 8007982:	4a07      	ldr	r2, [pc, #28]	; (80079a0 <_ZN19XFDispatcherDefault5startEv+0x30>)
 8007984:	4807      	ldr	r0, [pc, #28]	; (80079a4 <_ZN19XFDispatcherDefault5startEv+0x34>)
 8007986:	2122      	movs	r1, #34	; 0x22
 8007988:	f002 fb0e 	bl	8009fa8 <__assert_func>
	_bExecuting = true;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	711a      	strb	r2, [r3, #4]
}
 8007992:	46c0      	nop			; (mov r8, r8)
 8007994:	46bd      	mov	sp, r7
 8007996:	b002      	add	sp, #8
 8007998:	bd80      	pop	{r7, pc}
 800799a:	46c0      	nop			; (mov r8, r8)
 800799c:	0800b108 	.word	0x0800b108
 80079a0:	0800b550 	.word	0x0800b550
 80079a4:	0800b110 	.word	0x0800b110

080079a8 <_ZN19XFDispatcherDefault4stopEv>:

void XFDispatcherDefault::stop()
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
	_bExecuting = false;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	711a      	strb	r2, [r3, #4]
}
 80079b6:	46c0      	nop			; (mov r8, r8)
 80079b8:	46bd      	mov	sp, r7
 80079ba:	b002      	add	sp, #8
 80079bc:	bd80      	pop	{r7, pc}

080079be <_ZN19XFDispatcherDefault9pushEventEP7XFEvent>:

void XFDispatcherDefault::pushEvent(XFEvent * pEvent)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	6039      	str	r1, [r7, #0]
	_pMutex->lock();
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	3308      	adds	r3, #8
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	0010      	movs	r0, r2
 80079d8:	4798      	blx	r3
	{
#ifdef XF_TRACE_EVENT_PUSH_POP
	    Trace::out("Push event: 0x%x", pEvent);
#endif // XF_TRACE_EVENT_PUSH_POP
		_events.push(pEvent);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	3308      	adds	r3, #8
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	0011      	movs	r1, r2
 80079e2:	0018      	movs	r0, r3
 80079e4:	f001 fb26 	bl	8009034 <_ZN19XFEventQueueDefault4pushEPK7XFEvent>
	}
	_pMutex->unlock();
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	330c      	adds	r3, #12
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	0010      	movs	r0, r2
 80079f8:	4798      	blx	r3
}
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	46bd      	mov	sp, r7
 80079fe:	b002      	add	sp, #8
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <_ZN19XFDispatcherDefault15scheduleTimeoutEiiPN9interface10XFReactiveE>:

void XFDispatcherDefault::scheduleTimeout(int timeoutId, int interval, interface::XFReactive * pReactive)
{
 8007a02:	b590      	push	{r4, r7, lr}
 8007a04:	b085      	sub	sp, #20
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	60f8      	str	r0, [r7, #12]
 8007a0a:	60b9      	str	r1, [r7, #8]
 8007a0c:	607a      	str	r2, [r7, #4]
 8007a0e:	603b      	str	r3, [r7, #0]
	// Forward timeout to the timeout manager
	XFTimeoutManager::getInstance()->scheduleTimeout(timeoutId, interval, pReactive);
 8007a10:	f000 fa2e 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8007a14:	6803      	ldr	r3, [r0, #0]
 8007a16:	3314      	adds	r3, #20
 8007a18:	681c      	ldr	r4, [r3, #0]
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	68b9      	ldr	r1, [r7, #8]
 8007a20:	47a0      	blx	r4
}
 8007a22:	46c0      	nop			; (mov r8, r8)
 8007a24:	46bd      	mov	sp, r7
 8007a26:	b005      	add	sp, #20
 8007a28:	bd90      	pop	{r4, r7, pc}

08007a2a <_ZN19XFDispatcherDefault17unscheduleTimeoutEiPN9interface10XFReactiveE>:

void XFDispatcherDefault::unscheduleTimeout(int timeoutId, interface::XFReactive * pReactive)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b084      	sub	sp, #16
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	60f8      	str	r0, [r7, #12]
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	607a      	str	r2, [r7, #4]
	// Forward timeout to the timeout manager
	XFTimeoutManager::getInstance()->unscheduleTimeout(timeoutId, pReactive);
 8007a36:	f000 fa1b 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8007a3a:	6803      	ldr	r3, [r0, #0]
 8007a3c:	3318      	adds	r3, #24
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	68b9      	ldr	r1, [r7, #8]
 8007a44:	4798      	blx	r3
}
 8007a46:	46c0      	nop			; (mov r8, r8)
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	b004      	add	sp, #16
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <_ZN19XFDispatcherDefault7executeEPKv>:

int XFDispatcherDefault::execute(const void * param /* = nullptr */)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
 8007a56:	6039      	str	r1, [r7, #0]
	(void)param;	// Parameter not used at the method

	while(_bExecuting)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	791b      	ldrb	r3, [r3, #4]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d019      	beq.n	8007a94 <_ZN19XFDispatcherDefault7executeEPKv+0x46>
	{
		while (_events.empty() && _bExecuting)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	3308      	adds	r3, #8
 8007a64:	0018      	movs	r0, r3
 8007a66:	f001 fad7 	bl	8009018 <_ZNK19XFEventQueueDefault5emptyEv>
 8007a6a:	1e03      	subs	r3, r0, #0
 8007a6c:	d005      	beq.n	8007a7a <_ZN19XFDispatcherDefault7executeEPKv+0x2c>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	791b      	ldrb	r3, [r3, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d001      	beq.n	8007a7a <_ZN19XFDispatcherDefault7executeEPKv+0x2c>
 8007a76:	2301      	movs	r3, #1
 8007a78:	e000      	b.n	8007a7c <_ZN19XFDispatcherDefault7executeEPKv+0x2e>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d001      	beq.n	8007a84 <_ZN19XFDispatcherDefault7executeEPKv+0x36>
		{
			continue;	// Wait until something to do
 8007a80:	46c0      	nop			; (mov r8, r8)
		while (_events.empty() && _bExecuting)
 8007a82:	e7ed      	b.n	8007a60 <_ZN19XFDispatcherDefault7executeEPKv+0x12>
		}

		executeOnce();  // Dispatch next event
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3328      	adds	r3, #40	; 0x28
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	0010      	movs	r0, r2
 8007a90:	4798      	blx	r3
	while(_bExecuting)
 8007a92:	e7e1      	b.n	8007a58 <_ZN19XFDispatcherDefault7executeEPKv+0xa>
	}

	return 0;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	0018      	movs	r0, r3
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b002      	add	sp, #8
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <_ZN19XFDispatcherDefault11executeOnceEv>:

int XFDispatcherDefault::executeOnce()
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b084      	sub	sp, #16
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
    if (!_events.empty() and _bExecuting)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	3308      	adds	r3, #8
 8007aaa:	0018      	movs	r0, r3
 8007aac:	f001 fab4 	bl	8009018 <_ZNK19XFEventQueueDefault5emptyEv>
 8007ab0:	0003      	movs	r3, r0
 8007ab2:	001a      	movs	r2, r3
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	4053      	eors	r3, r2
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <_ZN19XFDispatcherDefault11executeOnceEv+0x2c>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	791b      	ldrb	r3, [r3, #4]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d001      	beq.n	8007aca <_ZN19XFDispatcherDefault11executeOnceEv+0x2c>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e000      	b.n	8007acc <_ZN19XFDispatcherDefault11executeOnceEv+0x2e>
 8007aca:	2300      	movs	r3, #0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d049      	beq.n	8007b64 <_ZN19XFDispatcherDefault11executeOnceEv+0xc6>
    {
        const XFEvent * pEvent;

        _pMutex->lock();
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3308      	adds	r3, #8
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	0010      	movs	r0, r2
 8007ae0:	4798      	blx	r3
        {
        	// Deque next event from queue
        	pEvent = _events.front(); _events.pop();
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	3308      	adds	r3, #8
 8007ae6:	0018      	movs	r0, r3
 8007ae8:	f001 fabf 	bl	800906a <_ZN19XFEventQueueDefault5frontEv>
 8007aec:	0003      	movs	r3, r0
 8007aee:	60fb      	str	r3, [r7, #12]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	3308      	adds	r3, #8
 8007af4:	0018      	movs	r0, r3
 8007af6:	f001 fad3 	bl	80090a0 <_ZN19XFEventQueueDefault3popEv>
#ifdef XF_TRACE_EVENT_PUSH_POP
        	Trace::out("Pop event:  0x%x", pEvent);
#endif // XF_TRACE_EVENT_PUSH_POP
    	}
    	_pMutex->unlock();
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	330c      	adds	r3, #12
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	0010      	movs	r0, r2
 8007b0a:	4798      	blx	r3

        if (pEvent)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d028      	beq.n	8007b64 <_ZN19XFDispatcherDefault11executeOnceEv+0xc6>
        {
            // Forward the event to the behavioral class
            dispatchEvent(pEvent);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	332c      	adds	r3, #44	; 0x2c
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68f9      	ldr	r1, [r7, #12]
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	0010      	movs	r0, r2
 8007b20:	4798      	blx	r3

            if (pEvent->getEventType() == XFEvent::Terminate)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	0018      	movs	r0, r3
 8007b26:	f7fd fb43 	bl	80051b0 <_ZNK7XFEvent12getEventTypeEv>
 8007b2a:	0003      	movs	r3, r0
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	425a      	negs	r2, r3
 8007b30:	4153      	adcs	r3, r2
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <_ZN19XFDispatcherDefault11executeOnceEv+0xa0>
            {
                // Exit the event loop
                _bExecuting = false;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	711a      	strb	r2, [r3, #4]
            }

            if (pEvent->deleteAfterConsume())
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	3308      	adds	r3, #8
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68fa      	ldr	r2, [r7, #12]
 8007b48:	0010      	movs	r0, r2
 8007b4a:	4798      	blx	r3
 8007b4c:	1e03      	subs	r3, r0, #0
 8007b4e:	d009      	beq.n	8007b64 <_ZN19XFDispatcherDefault11executeOnceEv+0xc6>
            {
                // Remove the consumed event
                delete pEvent;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d006      	beq.n	8007b64 <_ZN19XFDispatcherDefault11executeOnceEv+0xc6>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	0010      	movs	r0, r2
 8007b62:	4798      	blx	r3
            }
        }
    }

    return _bExecuting;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	791b      	ldrb	r3, [r3, #4]
}
 8007b68:	0018      	movs	r0, r3
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	b004      	add	sp, #16
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent>:

void XFDispatcherDefault::dispatchEvent(const XFEvent * pEvent) const
{
 8007b70:	b5b0      	push	{r4, r5, r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
    XFReactive::TerminateBehavior terminateBehavior;

	terminateBehavior = pEvent->getBehavior()->process(pEvent);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	0018      	movs	r0, r3
 8007b7e:	f7ff fe51 	bl	8007824 <_ZNK7XFEvent11getBehaviorEv>
 8007b82:	0002      	movs	r2, r0
 8007b84:	6813      	ldr	r3, [r2, #0]
 8007b86:	3318      	adds	r3, #24
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	250f      	movs	r5, #15
 8007b8c:	197c      	adds	r4, r7, r5
 8007b8e:	6839      	ldr	r1, [r7, #0]
 8007b90:	0010      	movs	r0, r2
 8007b92:	4798      	blx	r3
 8007b94:	0003      	movs	r3, r0
 8007b96:	7023      	strb	r3, [r4, #0]

	// Check if behavior should be deleted
	if (terminateBehavior and pEvent->getBehavior()->deleteOnTerminate())
 8007b98:	197b      	adds	r3, r7, r5
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00d      	beq.n	8007bbc <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent+0x4c>
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	0018      	movs	r0, r3
 8007ba4:	f7ff fe3e 	bl	8007824 <_ZNK7XFEvent11getBehaviorEv>
 8007ba8:	0002      	movs	r2, r0
 8007baa:	6813      	ldr	r3, [r2, #0]
 8007bac:	3310      	adds	r3, #16
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	0010      	movs	r0, r2
 8007bb2:	4798      	blx	r3
 8007bb4:	1e03      	subs	r3, r0, #0
 8007bb6:	d001      	beq.n	8007bbc <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent+0x4c>
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e000      	b.n	8007bbe <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent+0x4e>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00a      	beq.n	8007bd8 <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent+0x68>
	{
		delete pEvent->getBehavior();
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	f7ff fe2d 	bl	8007824 <_ZNK7XFEvent11getBehaviorEv>
 8007bca:	1e03      	subs	r3, r0, #0
 8007bcc:	d004      	beq.n	8007bd8 <_ZNK19XFDispatcherDefault13dispatchEventEPK7XFEvent+0x68>
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	3204      	adds	r2, #4
 8007bd2:	6812      	ldr	r2, [r2, #0]
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	4790      	blx	r2
	}
}
 8007bd8:	46c0      	nop			; (mov r8, r8)
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	b004      	add	sp, #16
 8007bde:	bdb0      	pop	{r4, r5, r7, pc}

08007be0 <_ZN9interface17XFResourceFactoryD1Ev>:
     * @brief Returns a new mutex.
     * @return Pointer to new mutex.
     */
    virtual interface::XFMutex * createMutex() = 0;

    virtual ~XFResourceFactory() = default;
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	4a03      	ldr	r2, [pc, #12]	; (8007bf8 <_ZN9interface17XFResourceFactoryD1Ev+0x18>)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	0018      	movs	r0, r3
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	b002      	add	sp, #8
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	0800b5a4 	.word	0x0800b5a4

08007bfc <_ZN9interface17XFResourceFactoryD0Ev>:
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	0018      	movs	r0, r3
 8007c08:	f7ff ffea 	bl	8007be0 <_ZN9interface17XFResourceFactoryD1Ev>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2104      	movs	r1, #4
 8007c10:	0018      	movs	r0, r3
 8007c12:	f002 f986 	bl	8009f22 <_ZdlPvj>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	0018      	movs	r0, r3
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	b002      	add	sp, #8
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <_ZN24XFResourceFactoryDefaultD1Ev>:
 * @brief Default implementation of the XF resource factory.
 */
class XFResourceFactoryDefault : public interface::XFResourceFactory
{
public:
	virtual ~XFResourceFactoryDefault() {}
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	4a08      	ldr	r2, [pc, #32]	; (8007c4c <_ZN24XFResourceFactoryDefaultD1Ev+0x2c>)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	3304      	adds	r3, #4
 8007c32:	0018      	movs	r0, r3
 8007c34:	f7ff fe72 	bl	800791c <_ZN19XFDispatcherDefaultD1Ev>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	f7ff ffd0 	bl	8007be0 <_ZN9interface17XFResourceFactoryD1Ev>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	0018      	movs	r0, r3
 8007c44:	46bd      	mov	sp, r7
 8007c46:	b002      	add	sp, #8
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	0800b584 	.word	0x0800b584

08007c50 <_ZN24XFResourceFactoryDefaultD0Ev>:
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b082      	sub	sp, #8
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	f7ff ffe0 	bl	8007c20 <_ZN24XFResourceFactoryDefaultD1Ev>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2140      	movs	r1, #64	; 0x40
 8007c64:	0018      	movs	r0, r3
 8007c66:	f002 f95c 	bl	8009f22 <_ZdlPvj>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	b002      	add	sp, #8
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <_ZN9interface17XFResourceFactoryC1Ev>:

protected:
    XFResourceFactory() = default;
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	4a03      	ldr	r2, [pc, #12]	; (8007c8c <_ZN9interface17XFResourceFactoryC1Ev+0x18>)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	601a      	str	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	0018      	movs	r0, r3
 8007c86:	46bd      	mov	sp, r7
 8007c88:	b002      	add	sp, #8
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	0800b5a4 	.word	0x0800b5a4

08007c90 <_ZN24XFResourceFactoryDefaultC1Ev>:
											   const char * threadName,                             
											   const uint32_t stackSize = 0);                       ///< Creates and returns a new thread.
	virtual interface::XFMutex * createMutex();                                                     ///< Creates and returns a new mutex.
	
protected:
	XFResourceFactoryDefault() {}
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	0018      	movs	r0, r3
 8007c9c:	f7ff ffea 	bl	8007c74 <_ZN9interface17XFResourceFactoryC1Ev>
 8007ca0:	4a06      	ldr	r2, [pc, #24]	; (8007cbc <_ZN24XFResourceFactoryDefaultC1Ev+0x2c>)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	3304      	adds	r3, #4
 8007caa:	0018      	movs	r0, r3
 8007cac:	f7ff fe04 	bl	80078b8 <_ZN19XFDispatcherDefaultC1Ev>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	0018      	movs	r0, r3
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	b002      	add	sp, #8
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	46c0      	nop			; (mov r8, r8)
 8007cbc:	0800b584 	.word	0x0800b584

08007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>:
#include "resourcefactory-default.h"
#include "mutex-default.h"

//static
interface::XFResourceFactory * interface::XFResourceFactory::getInstance()
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	af00      	add	r7, sp, #0
	return XFResourceFactoryDefault::getInstance();
 8007cc4:	f000 f80e 	bl	8007ce4 <_ZN24XFResourceFactoryDefault11getInstanceEv>
 8007cc8:	0003      	movs	r3, r0
}
 8007cca:	0018      	movs	r0, r3
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <__tcf_0>:

//static
interface::XFResourceFactory * XFResourceFactoryDefault::getInstance()
{
    static XFResourceFactoryDefault theResourceFactory;
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	4b02      	ldr	r3, [pc, #8]	; (8007ce0 <__tcf_0+0x10>)
 8007cd6:	0018      	movs	r0, r3
 8007cd8:	f7ff ffa2 	bl	8007c20 <_ZN24XFResourceFactoryDefaultD1Ev>
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	200000ec 	.word	0x200000ec

08007ce4 <_ZN24XFResourceFactoryDefault11getInstanceEv>:
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	af00      	add	r7, sp, #0
    static XFResourceFactoryDefault theResourceFactory;
 8007ce8:	4b09      	ldr	r3, [pc, #36]	; (8007d10 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x2c>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2201      	movs	r2, #1
 8007cee:	4013      	ands	r3, r2
 8007cf0:	d10a      	bne.n	8007d08 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x24>
 8007cf2:	4b08      	ldr	r3, [pc, #32]	; (8007d14 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x30>)
 8007cf4:	0018      	movs	r0, r3
 8007cf6:	f7ff ffcb 	bl	8007c90 <_ZN24XFResourceFactoryDefaultC1Ev>
 8007cfa:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x2c>)
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	4b05      	ldr	r3, [pc, #20]	; (8007d18 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x34>)
 8007d02:	0018      	movs	r0, r3
 8007d04:	f002 f96e 	bl	8009fe4 <atexit>

	return &theResourceFactory;
 8007d08:	4b02      	ldr	r3, [pc, #8]	; (8007d14 <_ZN24XFResourceFactoryDefault11getInstanceEv+0x30>)
}
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	2000012c 	.word	0x2000012c
 8007d14:	200000ec 	.word	0x200000ec
 8007d18:	08007cd1 	.word	0x08007cd1

08007d1c <_ZN24XFResourceFactoryDefault20getDefaultDispatcherEv>:

interface::XFDispatcher * XFResourceFactoryDefault::getDefaultDispatcher()
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
	return &_mainDispatcher;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3304      	adds	r3, #4
}
 8007d28:	0018      	movs	r0, r3
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	b002      	add	sp, #8
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <_ZN24XFResourceFactoryDefault16createDispatcherEv>:

interface::XFDispatcher * XFResourceFactoryDefault::createDispatcher()
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b082      	sub	sp, #8
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
	// Default implementation cannot create new dispatcher. Return the default dispatcher
	return getDefaultDispatcher();
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	0010      	movs	r0, r2
 8007d42:	4798      	blx	r3
 8007d44:	0003      	movs	r3, r0
}
 8007d46:	0018      	movs	r0, r3
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	b002      	add	sp, #8
 8007d4c:	bd80      	pop	{r7, pc}

08007d4e <_ZN24XFResourceFactoryDefault12createThreadEPN9interface26XFThreadEntryPointProviderEMS1_FvPKvEPKcm>:

interface::XFThread * XFResourceFactoryDefault::createThread(interface::XFThreadEntryPointProvider * pProvider,
												  	  	     interface::XFThread::EntryMethodBody entryMethod,
														     const char * threadName,
														     const uint32_t stackSize /* = 0 */)
{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	b084      	sub	sp, #16
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	60f8      	str	r0, [r7, #12]
 8007d56:	60b9      	str	r1, [r7, #8]
 8007d58:	0039      	movs	r1, r7
 8007d5a:	600a      	str	r2, [r1, #0]
 8007d5c:	604b      	str	r3, [r1, #4]
	// Default implementation cannot create threads (no underlying OS present)
	return nullptr;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	0018      	movs	r0, r3
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b004      	add	sp, #16
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <__tcf_1>:

interface::XFMutex * XFResourceFactoryDefault::createMutex()
{
	static XFMutexDefault mutex;
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	4b02      	ldr	r3, [pc, #8]	; (8007d78 <__tcf_1+0x10>)
 8007d6e:	0018      	movs	r0, r3
 8007d70:	f002 f866 	bl	8009e40 <_ZN14XFMutexDefaultD1Ev>
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	20000130 	.word	0x20000130

08007d7c <_ZN24XFResourceFactoryDefault11createMutexEv>:
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
	static XFMutexDefault mutex;
 8007d84:	4b0a      	ldr	r3, [pc, #40]	; (8007db0 <_ZN24XFResourceFactoryDefault11createMutexEv+0x34>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	d10a      	bne.n	8007da4 <_ZN24XFResourceFactoryDefault11createMutexEv+0x28>
 8007d8e:	4b09      	ldr	r3, [pc, #36]	; (8007db4 <_ZN24XFResourceFactoryDefault11createMutexEv+0x38>)
 8007d90:	0018      	movs	r0, r3
 8007d92:	f002 f843 	bl	8009e1c <_ZN14XFMutexDefaultC1Ev>
 8007d96:	4b06      	ldr	r3, [pc, #24]	; (8007db0 <_ZN24XFResourceFactoryDefault11createMutexEv+0x34>)
 8007d98:	2201      	movs	r2, #1
 8007d9a:	601a      	str	r2, [r3, #0]
 8007d9c:	4b06      	ldr	r3, [pc, #24]	; (8007db8 <_ZN24XFResourceFactoryDefault11createMutexEv+0x3c>)
 8007d9e:	0018      	movs	r0, r3
 8007da0:	f002 f920 	bl	8009fe4 <atexit>

	return &mutex;
 8007da4:	4b03      	ldr	r3, [pc, #12]	; (8007db4 <_ZN24XFResourceFactoryDefault11createMutexEv+0x38>)
}
 8007da6:	0018      	movs	r0, r3
 8007da8:	46bd      	mov	sp, r7
 8007daa:	b002      	add	sp, #8
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	46c0      	nop			; (mov r8, r8)
 8007db0:	20000134 	.word	0x20000134
 8007db4:	20000130 	.word	0x20000130
 8007db8:	08007d69 	.word	0x08007d69

08007dbc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	0018      	movs	r0, r3
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	b002      	add	sp, #8
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <_ZN9interface16XFTimeoutManager10initializeEl>:

    /**
     * Sets the time interval in milliseconds in which the timeout manager
     * should handle the timeouts.
     */
    virtual void initialize(int32_t tickInterval)
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
    {
        _tickInterval = tickInterval;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	683a      	ldr	r2, [r7, #0]
 8007dde:	605a      	str	r2, [r3, #4]
    }
 8007de0:	46c0      	nop			; (mov r8, r8)
 8007de2:	46bd      	mov	sp, r7
 8007de4:	b002      	add	sp, #8
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <_ZNK9interface16XFTimeoutManager15getTickIntervalEv>:

    /**
     * @brief Returns tick interval in milliseconds.
     */
    virtual int32_t getTickInterval() const
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
    {
        return _tickInterval;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685b      	ldr	r3, [r3, #4]
    }
 8007df4:	0018      	movs	r0, r3
 8007df6:	46bd      	mov	sp, r7
 8007df8:	b002      	add	sp, #8
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <_ZN9interface16XFTimeoutManagerC1Ev>:
     * belongs.
     */
    virtual void tick() = 0;

protected:
    XFTimeoutManager() :
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
        _tickInterval(0)
 8007e04:	4a05      	ldr	r2, [pc, #20]	; (8007e1c <_ZN9interface16XFTimeoutManagerC1Ev+0x20>)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	601a      	str	r2, [r3, #0]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	605a      	str	r2, [r3, #4]
    {}
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	0018      	movs	r0, r3
 8007e14:	46bd      	mov	sp, r7
 8007e16:	b002      	add	sp, #8
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	46c0      	nop			; (mov r8, r8)
 8007e1c:	0800b5f0 	.word	0x0800b5f0

08007e20 <_ZNK9XFTimeout11getRelTicksEv>:
    bool operator ==(const XFTimeout & timeout) const;

    bool deleteAfterConsume() const override;                                                       ///< Tells the dispatcher if the event must be deleted or not.

    inline void setRelTicks(int relTicks) { _relTicks = relTicks; }                                 ///< Sets remaining ticks.
    inline int getRelTicks() const { return _relTicks; }                                            ///< Returns remaining ticks.
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	b002      	add	sp, #8
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <_ZN9XFTimeout21substractFromRelTicksEi>:
    inline void substractFromRelTicks(int ticksToSubstract) { _relTicks -= ticksToSubstract; }      ///< Substracts `ticksToSubstract` from remaining ticks.
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	695a      	ldr	r2, [r3, #20]
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	1ad2      	subs	r2, r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	615a      	str	r2, [r3, #20]
 8007e4a:	46c0      	nop			; (mov r8, r8)
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	b002      	add	sp, #8
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <_ZN9XFTimeout13addToRelTicksEi>:
    inline void addToRelTicks(int ticksToAdd) { _relTicks += ticksToAdd; }                          ///< Adds `ticksToAdd` to remaining ticks.
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b082      	sub	sp, #8
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
 8007e5a:	6039      	str	r1, [r7, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	695a      	ldr	r2, [r3, #20]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	18d2      	adds	r2, r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	615a      	str	r2, [r3, #20]
 8007e68:	46c0      	nop			; (mov r8, r8)
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	b002      	add	sp, #8
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>:
#include "timeoutmanager-default.h"

using interface::XFMutex;

interface::XFTimeoutManager * interface::XFTimeoutManager::getInstance()
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
    return XFTimeoutManagerDefault::getInstance();
 8007e74:	f000 f80e 	bl	8007e94 <_ZN23XFTimeoutManagerDefault11getInstanceEv>
 8007e78:	0003      	movs	r3, r0
}
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <__tcf_0>:

interface::XFTimeoutManager * XFTimeoutManagerDefault::getInstance()
{
    static XFTimeoutManagerDefault timeoutManager;
 8007e80:	b580      	push	{r7, lr}
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	4b02      	ldr	r3, [pc, #8]	; (8007e90 <__tcf_0+0x10>)
 8007e86:	0018      	movs	r0, r3
 8007e88:	f000 f87e 	bl	8007f88 <_ZN23XFTimeoutManagerDefaultD1Ev>
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	20000138 	.word	0x20000138

08007e94 <_ZN23XFTimeoutManagerDefault11getInstanceEv>:
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	af00      	add	r7, sp, #0
    static XFTimeoutManagerDefault timeoutManager;
 8007e98:	4b09      	ldr	r3, [pc, #36]	; (8007ec0 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x2c>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d10a      	bne.n	8007eb8 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x24>
 8007ea2:	4b08      	ldr	r3, [pc, #32]	; (8007ec4 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x30>)
 8007ea4:	0018      	movs	r0, r3
 8007ea6:	f000 f83f 	bl	8007f28 <_ZN23XFTimeoutManagerDefaultC1Ev>
 8007eaa:	4b05      	ldr	r3, [pc, #20]	; (8007ec0 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x2c>)
 8007eac:	2201      	movs	r2, #1
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	4b05      	ldr	r3, [pc, #20]	; (8007ec8 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x34>)
 8007eb2:	0018      	movs	r0, r3
 8007eb4:	f002 f896 	bl	8009fe4 <atexit>
    return &timeoutManager;
 8007eb8:	4b02      	ldr	r3, [pc, #8]	; (8007ec4 <_ZN23XFTimeoutManagerDefault11getInstanceEv+0x30>)
}
 8007eba:	0018      	movs	r0, r3
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	20000150 	.word	0x20000150
 8007ec4:	20000138 	.word	0x20000138
 8007ec8:	08007e81 	.word	0x08007e81

08007ecc <_ZN9interface16XFTimeoutManagerD1Ev>:
    virtual ~XFTimeoutManager() = default;
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	4a03      	ldr	r2, [pc, #12]	; (8007ee4 <_ZN9interface16XFTimeoutManagerD1Ev+0x18>)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	601a      	str	r2, [r3, #0]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	0018      	movs	r0, r3
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	b002      	add	sp, #8
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	0800b5f0 	.word	0x0800b5f0

08007ee8 <_ZN9interface16XFTimeoutManagerD0Ev>:
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	0018      	movs	r0, r3
 8007ef4:	f7ff ffea 	bl	8007ecc <_ZN9interface16XFTimeoutManagerD1Ev>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2108      	movs	r1, #8
 8007efc:	0018      	movs	r0, r3
 8007efe:	f002 f810 	bl	8009f22 <_ZdlPvj>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	0018      	movs	r0, r3
 8007f06:	46bd      	mov	sp, r7
 8007f08:	b002      	add	sp, #8
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EED1Ev>:
       *  things.  The _Base dtor only erases the elements, and note
       *  that if the elements themselves are pointers, the pointed-to
       *  memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      ~list() = default;
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b082      	sub	sp, #8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	0018      	movs	r0, r3
 8007f18:	f000 fb6b 	bl	80085f2 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EED1Ev>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	0018      	movs	r0, r3
 8007f20:	46bd      	mov	sp, r7
 8007f22:	b002      	add	sp, #8
 8007f24:	bd80      	pop	{r7, pc}
	...

08007f28 <_ZN23XFTimeoutManagerDefaultC1Ev>:

XFTimeoutManagerDefault::XFTimeoutManagerDefault() :
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
    _pMutex(nullptr)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	0018      	movs	r0, r3
 8007f34:	f7ff ff62 	bl	8007dfc <_ZN9interface16XFTimeoutManagerC1Ev>
 8007f38:	4a0f      	ldr	r2, [pc, #60]	; (8007f78 <_ZN23XFTimeoutManagerDefaultC1Ev+0x50>)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	601a      	str	r2, [r3, #0]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	3308      	adds	r3, #8
 8007f42:	0018      	movs	r0, r3
 8007f44:	f000 fb3b 	bl	80085be <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EEC1Ev>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	615a      	str	r2, [r3, #20]
{
    _pMutex = XFMutex::create();
 8007f4e:	f001 ff29 	bl	8009da4 <_ZN9interface7XFMutex6createEv>
 8007f52:	0002      	movs	r2, r0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	615a      	str	r2, [r3, #20]
    assert(_pMutex);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d105      	bne.n	8007f6c <_ZN23XFTimeoutManagerDefaultC1Ev+0x44>
 8007f60:	4b06      	ldr	r3, [pc, #24]	; (8007f7c <_ZN23XFTimeoutManagerDefaultC1Ev+0x54>)
 8007f62:	4a07      	ldr	r2, [pc, #28]	; (8007f80 <_ZN23XFTimeoutManagerDefaultC1Ev+0x58>)
 8007f64:	4807      	ldr	r0, [pc, #28]	; (8007f84 <_ZN23XFTimeoutManagerDefaultC1Ev+0x5c>)
 8007f66:	211d      	movs	r1, #29
 8007f68:	f002 f81e 	bl	8009fa8 <__assert_func>
}
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	0018      	movs	r0, r3
 8007f70:	46bd      	mov	sp, r7
 8007f72:	b002      	add	sp, #8
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	46c0      	nop			; (mov r8, r8)
 8007f78:	0800b5c4 	.word	0x0800b5c4
 8007f7c:	0800b188 	.word	0x0800b188
 8007f80:	0800b614 	.word	0x0800b614
 8007f84:	0800b190 	.word	0x0800b190

08007f88 <_ZN23XFTimeoutManagerDefaultD1Ev>:

XFTimeoutManagerDefault::~XFTimeoutManagerDefault()
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	4a08      	ldr	r2, [pc, #32]	; (8007fb4 <_ZN23XFTimeoutManagerDefaultD1Ev+0x2c>)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	601a      	str	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3308      	adds	r3, #8
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	f7ff ffb6 	bl	8007f0c <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EED1Ev>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	0018      	movs	r0, r3
 8007fa4:	f7ff ff92 	bl	8007ecc <_ZN9interface16XFTimeoutManagerD1Ev>
{
}
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	0018      	movs	r0, r3
 8007fac:	46bd      	mov	sp, r7
 8007fae:	b002      	add	sp, #8
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	46c0      	nop			; (mov r8, r8)
 8007fb4:	0800b5c4 	.word	0x0800b5c4

08007fb8 <_ZN23XFTimeoutManagerDefaultD0Ev>:
XFTimeoutManagerDefault::~XFTimeoutManagerDefault()
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
}
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	0018      	movs	r0, r3
 8007fc4:	f7ff ffe0 	bl	8007f88 <_ZN23XFTimeoutManagerDefaultD1Ev>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2118      	movs	r1, #24
 8007fcc:	0018      	movs	r0, r3
 8007fce:	f001 ffa8 	bl	8009f22 <_ZdlPvj>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	0018      	movs	r0, r3
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	b002      	add	sp, #8
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <_ZN23XFTimeoutManagerDefault5startEv>:

void XFTimeoutManagerDefault::start()
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
    // Check tickInterval. Set default value if not set
    if (_tickInterval == 0)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d102      	bne.n	8007ff2 <_ZN23XFTimeoutManagerDefault5startEv+0x16>
    {
        _tickInterval = 10;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	220a      	movs	r2, #10
 8007ff0:	605a      	str	r2, [r3, #4]
    }

    XF_startTimeoutManagerTimer(uint32_t(_tickInterval));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	0018      	movs	r0, r3
 8007ff8:	f001 ff64 	bl	8009ec4 <XF_startTimeoutManagerTimer>
}
 8007ffc:	46c0      	nop			; (mov r8, r8)
 8007ffe:	46bd      	mov	sp, r7
 8008000:	b002      	add	sp, #8
 8008002:	bd80      	pop	{r7, pc}

08008004 <_ZN23XFTimeoutManagerDefault15scheduleTimeoutEllPN9interface10XFReactiveE>:

void XFTimeoutManagerDefault::scheduleTimeout(int32_t timeoutId, int32_t interval, interface::XFReactive * pReactive)
{
 8008004:	b590      	push	{r4, r7, lr}
 8008006:	b087      	sub	sp, #28
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	607a      	str	r2, [r7, #4]
 8008010:	603b      	str	r3, [r7, #0]
    XFTimeout * pTimeout = new XFTimeout(timeoutId, interval, pReactive);
 8008012:	2018      	movs	r0, #24
 8008014:	f001 ff89 	bl	8009f2a <_Znwj>
 8008018:	0003      	movs	r3, r0
 800801a:	001c      	movs	r4, r3
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	0020      	movs	r0, r4
 8008024:	f7ff fb94 	bl	8007750 <_ZN9XFTimeoutC1EiiPN9interface10XFReactiveE>
 8008028:	617c      	str	r4, [r7, #20]

    if (pTimeout)
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d007      	beq.n	8008040 <_ZN23XFTimeoutManagerDefault15scheduleTimeoutEllPN9interface10XFReactiveE+0x3c>
    {
        addTimeout(pTimeout);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	3320      	adds	r3, #32
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	6979      	ldr	r1, [r7, #20]
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	0010      	movs	r0, r2
 800803e:	4798      	blx	r3
    }
}
 8008040:	46c0      	nop			; (mov r8, r8)
 8008042:	46bd      	mov	sp, r7
 8008044:	b007      	add	sp, #28
 8008046:	bd90      	pop	{r4, r7, pc}

08008048 <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE>:

void XFTimeoutManagerDefault::unscheduleTimeout(int32_t timeoutId, interface::XFReactive * pReactive)
{
 8008048:	b590      	push	{r4, r7, lr}
 800804a:	b091      	sub	sp, #68	; 0x44
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]
    const XFTimeout timeout(timeoutId, 0, pReactive);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	68b9      	ldr	r1, [r7, #8]
 8008058:	2218      	movs	r2, #24
 800805a:	18b8      	adds	r0, r7, r2
 800805c:	2200      	movs	r2, #0
 800805e:	f7ff fb77 	bl	8007750 <_ZN9XFTimeoutC1EiiPN9interface10XFReactiveE>
    XFTimeout * pTimeout;

    _pMutex->lock();
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	695a      	ldr	r2, [r3, #20]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3308      	adds	r3, #8
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	0010      	movs	r0, r2
 8008072:	4798      	blx	r3
    {
        for (TimeoutList::iterator i = _timeouts.begin();
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3308      	adds	r3, #8
 8008078:	0018      	movs	r0, r3
 800807a:	f000 facb 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 800807e:	0003      	movs	r3, r0
 8008080:	617b      	str	r3, [r7, #20]
             i != _timeouts.end(); /*Do not increment here!*/)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3308      	adds	r3, #8
 8008086:	0018      	movs	r0, r3
 8008088:	f000 fad5 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 800808c:	0003      	movs	r3, r0
 800808e:	633b      	str	r3, [r7, #48]	; 0x30
 8008090:	2330      	movs	r3, #48	; 0x30
 8008092:	18fa      	adds	r2, r7, r3
 8008094:	2314      	movs	r3, #20
 8008096:	18fb      	adds	r3, r7, r3
 8008098:	0011      	movs	r1, r2
 800809a:	0018      	movs	r0, r3
 800809c:	f000 fadb 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 80080a0:	1e03      	subs	r3, r0, #0
 80080a2:	d05b      	beq.n	800815c <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0x114>
        {
            pTimeout = *i;
 80080a4:	2314      	movs	r3, #20
 80080a6:	18fb      	adds	r3, r7, r3
 80080a8:	0018      	movs	r0, r3
 80080aa:	f000 fae5 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80080ae:	0003      	movs	r3, r0
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	63fb      	str	r3, [r7, #60]	; 0x3c

            // Check if behavior and timeout id are equal
            if (*pTimeout == timeout)
 80080b4:	2318      	movs	r3, #24
 80080b6:	18fa      	adds	r2, r7, r3
 80080b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ba:	0011      	movs	r1, r2
 80080bc:	0018      	movs	r0, r3
 80080be:	f7ff fb65 	bl	800778c <_ZNK9XFTimeouteqERKS_>
 80080c2:	1e03      	subs	r3, r0, #0
 80080c4:	d043      	beq.n	800814e <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0x106>
            {
                TimeoutList::iterator next = i;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	613b      	str	r3, [r7, #16]

                // Check if remaining ticks can be given further
                if (++next != _timeouts.end())
 80080ca:	2310      	movs	r3, #16
 80080cc:	18fb      	adds	r3, r7, r3
 80080ce:	0018      	movs	r0, r3
 80080d0:	f000 fae0 	bl	8008694 <_ZNSt14_List_iteratorIP9XFTimeoutEppEv>
 80080d4:	0004      	movs	r4, r0
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	3308      	adds	r3, #8
 80080da:	0018      	movs	r0, r3
 80080dc:	f000 faab 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 80080e0:	0003      	movs	r3, r0
 80080e2:	637b      	str	r3, [r7, #52]	; 0x34
 80080e4:	2334      	movs	r3, #52	; 0x34
 80080e6:	18fb      	adds	r3, r7, r3
 80080e8:	0019      	movs	r1, r3
 80080ea:	0020      	movs	r0, r4
 80080ec:	f000 fab3 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 80080f0:	1e03      	subs	r3, r0, #0
 80080f2:	d00f      	beq.n	8008114 <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0xcc>
                {
                    // Add (remaining) ticks to next timeout in list
                    (*next)->addToRelTicks(pTimeout->getRelTicks());
 80080f4:	2310      	movs	r3, #16
 80080f6:	18fb      	adds	r3, r7, r3
 80080f8:	0018      	movs	r0, r3
 80080fa:	f000 fabd 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80080fe:	0003      	movs	r3, r0
 8008100:	681c      	ldr	r4, [r3, #0]
 8008102:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008104:	0018      	movs	r0, r3
 8008106:	f7ff fe8b 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 800810a:	0003      	movs	r3, r0
 800810c:	0019      	movs	r1, r3
 800810e:	0020      	movs	r0, r4
 8008110:	f7ff fe9f 	bl	8007e52 <_ZN9XFTimeout13addToRelTicksEi>
                }

                i = _timeouts.erase(i);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	3308      	adds	r3, #8
 8008118:	001c      	movs	r4, r3
 800811a:	2314      	movs	r3, #20
 800811c:	18fa      	adds	r2, r7, r3
 800811e:	2338      	movs	r3, #56	; 0x38
 8008120:	18fb      	adds	r3, r7, r3
 8008122:	0011      	movs	r1, r2
 8008124:	0018      	movs	r0, r3
 8008126:	f000 fac3 	bl	80086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>
 800812a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800812c:	0019      	movs	r1, r3
 800812e:	0020      	movs	r0, r4
 8008130:	f000 facc 	bl	80086cc <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5eraseESt20_List_const_iteratorIS2_E>
 8008134:	0003      	movs	r3, r0
 8008136:	617b      	str	r3, [r7, #20]
                // Iterator now points to the next element

                delete pTimeout;
 8008138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d0a1      	beq.n	8008082 <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0x3a>
 800813e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	3304      	adds	r3, #4
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008148:	0010      	movs	r0, r2
 800814a:	4798      	blx	r3
 800814c:	e799      	b.n	8008082 <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0x3a>
            }
            else
            {
                i++;
 800814e:	2314      	movs	r3, #20
 8008150:	18fb      	adds	r3, r7, r3
 8008152:	2100      	movs	r1, #0
 8008154:	0018      	movs	r0, r3
 8008156:	f000 fad5 	bl	8008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>
        for (TimeoutList::iterator i = _timeouts.begin();
 800815a:	e792      	b.n	8008082 <_ZN23XFTimeoutManagerDefault17unscheduleTimeoutElPN9interface10XFReactiveE+0x3a>
            }
        }
    }
    _pMutex->unlock();
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	695a      	ldr	r2, [r3, #20]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	330c      	adds	r3, #12
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	0010      	movs	r0, r2
 800816c:	4798      	blx	r3
    const XFTimeout timeout(timeoutId, 0, pReactive);
 800816e:	2318      	movs	r3, #24
 8008170:	18fb      	adds	r3, r7, r3
 8008172:	0018      	movs	r0, r3
 8008174:	f7ff fb32 	bl	80077dc <_ZN9XFTimeoutD1Ev>
}
 8008178:	46c0      	nop			; (mov r8, r8)
 800817a:	46bd      	mov	sp, r7
 800817c:	b011      	add	sp, #68	; 0x44
 800817e:	bd90      	pop	{r4, r7, pc}

08008180 <_ZN23XFTimeoutManagerDefault4tickEv>:

void XFTimeoutManagerDefault::tick()
{
 8008180:	b5b0      	push	{r4, r5, r7, lr}
 8008182:	b088      	sub	sp, #32
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
    assert(_tickInterval);      // Did you call start()?!
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d105      	bne.n	800819c <_ZN23XFTimeoutManagerDefault4tickEv+0x1c>
 8008190:	4b67      	ldr	r3, [pc, #412]	; (8008330 <_ZN23XFTimeoutManagerDefault4tickEv+0x1b0>)
 8008192:	4a68      	ldr	r2, [pc, #416]	; (8008334 <_ZN23XFTimeoutManagerDefault4tickEv+0x1b4>)
 8008194:	4868      	ldr	r0, [pc, #416]	; (8008338 <_ZN23XFTimeoutManagerDefault4tickEv+0x1b8>)
 8008196:	2161      	movs	r1, #97	; 0x61
 8008198:	f001 ff06 	bl	8009fa8 <__assert_func>
    int32_t intervalToSubtract = _tickInterval;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	61fb      	str	r3, [r7, #28]

    while (!_timeouts.empty())
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3308      	adds	r3, #8
 80081a6:	0018      	movs	r0, r3
 80081a8:	f000 fabe 	bl	8008728 <_ZNKSt7__cxx114listIP9XFTimeoutSaIS2_EE5emptyEv>
 80081ac:	0003      	movs	r3, r0
 80081ae:	001a      	movs	r2, r3
 80081b0:	2301      	movs	r3, #1
 80081b2:	4053      	eors	r3, r2
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d100      	bne.n	80081bc <_ZN23XFTimeoutManagerDefault4tickEv+0x3c>
 80081ba:	e0b4      	b.n	8008326 <_ZN23XFTimeoutManagerDefault4tickEv+0x1a6>
    {
        _pMutex->lock();
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	695a      	ldr	r2, [r3, #20]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3308      	adds	r3, #8
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	0010      	movs	r0, r2
 80081cc:	4798      	blx	r3
        {
            XFTimeout * pFirstTimeout = _timeouts.front();
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	3308      	adds	r3, #8
 80081d2:	0018      	movs	r0, r3
 80081d4:	f000 fab7 	bl	8008746 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5frontEv>
 80081d8:	0003      	movs	r3, r0
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	61bb      	str	r3, [r7, #24]

            // Subtract time elapsed
            pFirstTimeout->substractFromRelTicks(intervalToSubtract);
 80081de:	69fa      	ldr	r2, [r7, #28]
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	0011      	movs	r1, r2
 80081e4:	0018      	movs	r0, r3
 80081e6:	f7ff fe25 	bl	8007e34 <_ZN9XFTimeout21substractFromRelTicksEi>

            // From now on set it to zero.
            intervalToSubtract = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	61fb      	str	r3, [r7, #28]

            // Check timeout timed out
            if (pFirstTimeout->getRelTicks() <= 0)
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	0018      	movs	r0, r3
 80081f2:	f7ff fe15 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80081f6:	0003      	movs	r3, r0
 80081f8:	1e5a      	subs	r2, r3, #1
 80081fa:	4313      	orrs	r3, r2
 80081fc:	0fdb      	lsrs	r3, r3, #31
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	2b00      	cmp	r3, #0
 8008202:	d100      	bne.n	8008206 <_ZN23XFTimeoutManagerDefault4tickEv+0x86>
 8008204:	e079      	b.n	80082fa <_ZN23XFTimeoutManagerDefault4tickEv+0x17a>
            {
                // Check remaining ticks can be given further
                if (_timeouts.size() > 1)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	3308      	adds	r3, #8
 800820a:	0018      	movs	r0, r3
 800820c:	f000 faaf 	bl	800876e <_ZNKSt7__cxx114listIP9XFTimeoutSaIS2_EE4sizeEv>
 8008210:	0002      	movs	r2, r0
 8008212:	2301      	movs	r3, #1
 8008214:	4293      	cmp	r3, r2
 8008216:	419b      	sbcs	r3, r3
 8008218:	425b      	negs	r3, r3
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b00      	cmp	r3, #0
 800821e:	d01b      	beq.n	8008258 <_ZN23XFTimeoutManagerDefault4tickEv+0xd8>
                {
                    TimeoutList::iterator i = _timeouts.begin();
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	3308      	adds	r3, #8
 8008224:	0018      	movs	r0, r3
 8008226:	f000 f9f5 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 800822a:	0003      	movs	r3, r0
 800822c:	60fb      	str	r3, [r7, #12]

                    // Add ticks overrun to next timeout
                    i++;
 800822e:	240c      	movs	r4, #12
 8008230:	193b      	adds	r3, r7, r4
 8008232:	2100      	movs	r1, #0
 8008234:	0018      	movs	r0, r3
 8008236:	f000 fa65 	bl	8008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>
                    (*i)->substractFromRelTicks(pFirstTimeout->getRelTicks());
 800823a:	193b      	adds	r3, r7, r4
 800823c:	0018      	movs	r0, r3
 800823e:	f000 fa1b 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 8008242:	0003      	movs	r3, r0
 8008244:	681c      	ldr	r4, [r3, #0]
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	0018      	movs	r0, r3
 800824a:	f7ff fde9 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 800824e:	0003      	movs	r3, r0
 8008250:	0019      	movs	r1, r3
 8008252:	0020      	movs	r0, r4
 8008254:	f7ff fdee 	bl	8007e34 <_ZN9XFTimeout21substractFromRelTicksEi>
                }

                // Inject the timeout back to the behavioral class
                returnTimeout(pFirstTimeout);
 8008258:	69ba      	ldr	r2, [r7, #24]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	0011      	movs	r1, r2
 800825e:	0018      	movs	r0, r3
 8008260:	f000 f999 	bl	8008596 <_ZN23XFTimeoutManagerDefault13returnTimeoutEP9XFTimeout>

                // Remove timeout
                _timeouts.pop_front();
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	3308      	adds	r3, #8
 8008268:	0018      	movs	r0, r3
 800826a:	f000 fa8d 	bl	8008788 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE9pop_frontEv>

                // Check if timeouts with same timeout value are present
                for (TimeoutList::iterator it = _timeouts.begin(); it != _timeouts.end(); /*Do not increment here!*/)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	3308      	adds	r3, #8
 8008272:	0018      	movs	r0, r3
 8008274:	f000 f9ce 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 8008278:	0003      	movs	r3, r0
 800827a:	60bb      	str	r3, [r7, #8]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	3308      	adds	r3, #8
 8008280:	0018      	movs	r0, r3
 8008282:	f000 f9d8 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 8008286:	0003      	movs	r3, r0
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	2310      	movs	r3, #16
 800828c:	18fa      	adds	r2, r7, r3
 800828e:	2308      	movs	r3, #8
 8008290:	18fb      	adds	r3, r7, r3
 8008292:	0011      	movs	r1, r2
 8008294:	0018      	movs	r0, r3
 8008296:	f000 f9de 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 800829a:	1e03      	subs	r3, r0, #0
 800829c:	d039      	beq.n	8008312 <_ZN23XFTimeoutManagerDefault4tickEv+0x192>
                {
                    if ((*it)->getRelTicks() == 0)
 800829e:	2308      	movs	r3, #8
 80082a0:	18fb      	adds	r3, r7, r3
 80082a2:	0018      	movs	r0, r3
 80082a4:	f000 f9e8 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80082a8:	0003      	movs	r3, r0
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	0018      	movs	r0, r3
 80082ae:	f7ff fdb7 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80082b2:	0003      	movs	r3, r0
 80082b4:	425a      	negs	r2, r3
 80082b6:	4153      	adcs	r3, r2
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d028      	beq.n	8008310 <_ZN23XFTimeoutManagerDefault4tickEv+0x190>
                    {
                        returnTimeout(*it);			// Return them true
 80082be:	2508      	movs	r5, #8
 80082c0:	197b      	adds	r3, r7, r5
 80082c2:	0018      	movs	r0, r3
 80082c4:	f000 f9d8 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80082c8:	0003      	movs	r3, r0
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	0011      	movs	r1, r2
 80082d0:	0018      	movs	r0, r3
 80082d2:	f000 f960 	bl	8008596 <_ZN23XFTimeoutManagerDefault13returnTimeoutEP9XFTimeout>
                        it = _timeouts.erase(it);	// Remove timeout and adjust iterator to next element
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	3308      	adds	r3, #8
 80082da:	001c      	movs	r4, r3
 80082dc:	197a      	adds	r2, r7, r5
 80082de:	2314      	movs	r3, #20
 80082e0:	18fb      	adds	r3, r7, r3
 80082e2:	0011      	movs	r1, r2
 80082e4:	0018      	movs	r0, r3
 80082e6:	f000 f9e3 	bl	80086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	0019      	movs	r1, r3
 80082ee:	0020      	movs	r0, r4
 80082f0:	f000 f9ec 	bl	80086cc <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5eraseESt20_List_const_iteratorIS2_E>
 80082f4:	0003      	movs	r3, r0
 80082f6:	60bb      	str	r3, [r7, #8]
                for (TimeoutList::iterator it = _timeouts.begin(); it != _timeouts.end(); /*Do not increment here!*/)
 80082f8:	e7c0      	b.n	800827c <_ZN23XFTimeoutManagerDefault4tickEv+0xfc>
                    }
                }
            }
            else
            {
                _pMutex->unlock();
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	695a      	ldr	r2, [r3, #20]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	695b      	ldr	r3, [r3, #20]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	330c      	adds	r3, #12
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	0010      	movs	r0, r2
 800830a:	4798      	blx	r3
                // Done. Exit while loop
                break;
 800830c:	46c0      	nop			; (mov r8, r8)
            }
        }
        _pMutex->unlock();
    }
}
 800830e:	e00a      	b.n	8008326 <_ZN23XFTimeoutManagerDefault4tickEv+0x1a6>
                        break;
 8008310:	46c0      	nop			; (mov r8, r8)
        _pMutex->unlock();
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	695a      	ldr	r2, [r3, #20]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	330c      	adds	r3, #12
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	0010      	movs	r0, r2
 8008322:	4798      	blx	r3
    while (!_timeouts.empty())
 8008324:	e73d      	b.n	80081a2 <_ZN23XFTimeoutManagerDefault4tickEv+0x22>
}
 8008326:	46c0      	nop			; (mov r8, r8)
 8008328:	46bd      	mov	sp, r7
 800832a:	b008      	add	sp, #32
 800832c:	bdb0      	pop	{r4, r5, r7, pc}
 800832e:	46c0      	nop			; (mov r8, r8)
 8008330:	0800b20c 	.word	0x0800b20c
 8008334:	0800b648 	.word	0x0800b648
 8008338:	0800b190 	.word	0x0800b190

0800833c <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout>:

void XFTimeoutManagerDefault::addTimeout(XFTimeout * pNewTimeout)
{
 800833c:	b5b0      	push	{r4, r5, r7, lr}
 800833e:	b08c      	sub	sp, #48	; 0x30
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
    if (!_timeouts.empty())
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	3308      	adds	r3, #8
 800834a:	0018      	movs	r0, r3
 800834c:	f000 f9ec 	bl	8008728 <_ZNKSt7__cxx114listIP9XFTimeoutSaIS2_EE5emptyEv>
 8008350:	0003      	movs	r3, r0
 8008352:	001a      	movs	r2, r3
 8008354:	2301      	movs	r3, #1
 8008356:	4053      	eors	r3, r2
 8008358:	b2db      	uxtb	r3, r3
 800835a:	2b00      	cmp	r3, #0
 800835c:	d100      	bne.n	8008360 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x24>
 800835e:	e10f      	b.n	8008580 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x244>
    {
        _pMutex->lock();
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	695a      	ldr	r2, [r3, #20]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3308      	adds	r3, #8
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	0010      	movs	r0, r2
 8008370:	4798      	blx	r3
        {
            // Insert timeout before timeout(s) triggering later
            TimeoutList::iterator i = _timeouts.begin();
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	3308      	adds	r3, #8
 8008376:	0018      	movs	r0, r3
 8008378:	f000 f94c 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 800837c:	0003      	movs	r3, r0
 800837e:	60bb      	str	r3, [r7, #8]

            unsigned int index = 0;
 8008380:	2300      	movs	r3, #0
 8008382:	62fb      	str	r3, [r7, #44]	; 0x2c

            // Find the right place to insert new timeout
            while (i != _timeouts.end() &&
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	3308      	adds	r3, #8
 8008388:	0018      	movs	r0, r3
 800838a:	f000 f954 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 800838e:	0003      	movs	r3, r0
 8008390:	60fb      	str	r3, [r7, #12]
 8008392:	230c      	movs	r3, #12
 8008394:	18fa      	adds	r2, r7, r3
 8008396:	2308      	movs	r3, #8
 8008398:	18fb      	adds	r3, r7, r3
 800839a:	0011      	movs	r1, r2
 800839c:	0018      	movs	r0, r3
 800839e:	f000 f95a 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 80083a2:	1e03      	subs	r3, r0, #0
 80083a4:	d013      	beq.n	80083ce <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x92>
                   (*i)->getRelTicks() < pNewTimeout->getRelTicks())
 80083a6:	2308      	movs	r3, #8
 80083a8:	18fb      	adds	r3, r7, r3
 80083aa:	0018      	movs	r0, r3
 80083ac:	f000 f964 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80083b0:	0003      	movs	r3, r0
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	0018      	movs	r0, r3
 80083b6:	f7ff fd33 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80083ba:	0004      	movs	r4, r0
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	0018      	movs	r0, r3
 80083c0:	f7ff fd2e 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80083c4:	0003      	movs	r3, r0
            while (i != _timeouts.end() &&
 80083c6:	429c      	cmp	r4, r3
 80083c8:	da01      	bge.n	80083ce <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x92>
 80083ca:	2301      	movs	r3, #1
 80083cc:	e000      	b.n	80083d0 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x94>
 80083ce:	2300      	movs	r3, #0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d018      	beq.n	8008406 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0xca>
            {	// -> by: test4, test5
                pNewTimeout->substractFromRelTicks((*i)->getRelTicks());
 80083d4:	683c      	ldr	r4, [r7, #0]
 80083d6:	2508      	movs	r5, #8
 80083d8:	197b      	adds	r3, r7, r5
 80083da:	0018      	movs	r0, r3
 80083dc:	f000 f94c 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80083e0:	0003      	movs	r3, r0
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	0018      	movs	r0, r3
 80083e6:	f7ff fd1b 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80083ea:	0003      	movs	r3, r0
 80083ec:	0019      	movs	r1, r3
 80083ee:	0020      	movs	r0, r4
 80083f0:	f7ff fd20 	bl	8007e34 <_ZN9XFTimeout21substractFromRelTicksEi>
                i++; index++;
 80083f4:	197b      	adds	r3, r7, r5
 80083f6:	2100      	movs	r1, #0
 80083f8:	0018      	movs	r0, r3
 80083fa:	f000 f983 	bl	8008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>
 80083fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008400:	3301      	adds	r3, #1
 8008402:	62fb      	str	r3, [r7, #44]	; 0x2c
            while (i != _timeouts.end() &&
 8008404:	e7be      	b.n	8008384 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x48>
            }

            if (i != _timeouts.end())
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	3308      	adds	r3, #8
 800840a:	0018      	movs	r0, r3
 800840c:	f000 f913 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 8008410:	0003      	movs	r3, r0
 8008412:	613b      	str	r3, [r7, #16]
 8008414:	2310      	movs	r3, #16
 8008416:	18fa      	adds	r2, r7, r3
 8008418:	2308      	movs	r3, #8
 800841a:	18fb      	adds	r3, r7, r3
 800841c:	0011      	movs	r1, r2
 800841e:	0018      	movs	r0, r3
 8008420:	f000 f919 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 8008424:	1e03      	subs	r3, r0, #0
 8008426:	d100      	bne.n	800842a <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0xee>
 8008428:	e088      	b.n	800853c <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x200>
            {
                if ((*i)->getRelTicks() != pNewTimeout->getRelTicks())
 800842a:	2308      	movs	r3, #8
 800842c:	18fb      	adds	r3, r7, r3
 800842e:	0018      	movs	r0, r3
 8008430:	f000 f922 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 8008434:	0003      	movs	r3, r0
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	0018      	movs	r0, r3
 800843a:	f7ff fcf1 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 800843e:	0004      	movs	r4, r0
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	0018      	movs	r0, r3
 8008444:	f7ff fcec 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 8008448:	0003      	movs	r3, r0
 800844a:	1ae3      	subs	r3, r4, r3
 800844c:	1e5a      	subs	r2, r3, #1
 800844e:	4193      	sbcs	r3, r2
 8008450:	b2db      	uxtb	r3, r3
 8008452:	2b00      	cmp	r3, #0
 8008454:	d020      	beq.n	8008498 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x15c>
                {	// -> by: test1, test4, test5
                    // Timeout are going to timeout at different times

                    // Insert new timeout before
                    _timeouts.insert(i, pNewTimeout);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	3308      	adds	r3, #8
 800845a:	001c      	movs	r4, r3
 800845c:	2508      	movs	r5, #8
 800845e:	197a      	adds	r2, r7, r5
 8008460:	2314      	movs	r3, #20
 8008462:	18fb      	adds	r3, r7, r3
 8008464:	0011      	movs	r1, r2
 8008466:	0018      	movs	r0, r3
 8008468:	f000 f922 	bl	80086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>
 800846c:	003a      	movs	r2, r7
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	0019      	movs	r1, r3
 8008472:	0020      	movs	r0, r4
 8008474:	f000 f99a 	bl	80087ac <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>

                    // Remove time from following timeout
                    (*i)->substractFromRelTicks(pNewTimeout->getRelTicks());
 8008478:	197b      	adds	r3, r7, r5
 800847a:	0018      	movs	r0, r3
 800847c:	f000 f8fc 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 8008480:	0003      	movs	r3, r0
 8008482:	681c      	ldr	r4, [r3, #0]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	0018      	movs	r0, r3
 8008488:	f7ff fcca 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 800848c:	0003      	movs	r3, r0
 800848e:	0019      	movs	r1, r3
 8008490:	0020      	movs	r0, r4
 8008492:	f7ff fccf 	bl	8007e34 <_ZN9XFTimeout21substractFromRelTicksEi>
 8008496:	e069      	b.n	800856c <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x230>

                }
                else
                {	// -> by: test1, test5
                    const int32_t relTicks = (*i)->getRelTicks();
 8008498:	2408      	movs	r4, #8
 800849a:	193b      	adds	r3, r7, r4
 800849c:	0018      	movs	r0, r3
 800849e:	f000 f8eb 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80084a2:	0003      	movs	r3, r0
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	0018      	movs	r0, r3
 80084a8:	f7ff fcba 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80084ac:	0003      	movs	r3, r0
 80084ae:	62bb      	str	r3, [r7, #40]	; 0x28
                    // Timeouts timeout at the same time. Put
                    // the new one behind the actual.
                    i++;
 80084b0:	193b      	adds	r3, r7, r4
 80084b2:	2100      	movs	r1, #0
 80084b4:	0018      	movs	r0, r3
 80084b6:	f000 f925 	bl	8008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>

                    // Check if even more timeouts with the same timeout
                    while(i != _timeouts.end() && (*i)->getRelTicks() == 0)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	3308      	adds	r3, #8
 80084be:	0018      	movs	r0, r3
 80084c0:	f000 f8b9 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 80084c4:	0003      	movs	r3, r0
 80084c6:	61bb      	str	r3, [r7, #24]
 80084c8:	2318      	movs	r3, #24
 80084ca:	18fa      	adds	r2, r7, r3
 80084cc:	2308      	movs	r3, #8
 80084ce:	18fb      	adds	r3, r7, r3
 80084d0:	0011      	movs	r1, r2
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 f8bf 	bl	8008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>
 80084d8:	1e03      	subs	r3, r0, #0
 80084da:	d00d      	beq.n	80084f8 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x1bc>
 80084dc:	2308      	movs	r3, #8
 80084de:	18fb      	adds	r3, r7, r3
 80084e0:	0018      	movs	r0, r3
 80084e2:	f000 f8c9 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 80084e6:	0003      	movs	r3, r0
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	0018      	movs	r0, r3
 80084ec:	f7ff fc98 	bl	8007e20 <_ZNK9XFTimeout11getRelTicksEv>
 80084f0:	1e03      	subs	r3, r0, #0
 80084f2:	d101      	bne.n	80084f8 <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x1bc>
 80084f4:	2301      	movs	r3, #1
 80084f6:	e000      	b.n	80084fa <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x1be>
 80084f8:	2300      	movs	r3, #0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d006      	beq.n	800850c <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x1d0>
                    {	// -> by: test5
                        i++;
 80084fe:	2308      	movs	r3, #8
 8008500:	18fb      	adds	r3, r7, r3
 8008502:	2100      	movs	r1, #0
 8008504:	0018      	movs	r0, r3
 8008506:	f000 f8fd 	bl	8008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>
                    while(i != _timeouts.end() && (*i)->getRelTicks() == 0)
 800850a:	e7d6      	b.n	80084ba <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x17e>
                    }

                    // Insert new timeout behind actual
                    _timeouts.insert(i, pNewTimeout);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	3308      	adds	r3, #8
 8008510:	001c      	movs	r4, r3
 8008512:	2308      	movs	r3, #8
 8008514:	18fa      	adds	r2, r7, r3
 8008516:	231c      	movs	r3, #28
 8008518:	18fb      	adds	r3, r7, r3
 800851a:	0011      	movs	r1, r2
 800851c:	0018      	movs	r0, r3
 800851e:	f000 f8c7 	bl	80086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>
 8008522:	003a      	movs	r2, r7
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	0019      	movs	r1, r3
 8008528:	0020      	movs	r0, r4
 800852a:	f000 f93f 	bl	80087ac <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>
                    // Remove time from actual timeout
                    pNewTimeout->substractFromRelTicks(relTicks);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008532:	0011      	movs	r1, r2
 8008534:	0018      	movs	r0, r3
 8008536:	f7ff fc7d 	bl	8007e34 <_ZN9XFTimeout21substractFromRelTicksEi>
 800853a:	e017      	b.n	800856c <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x230>
                }
            }
            else
            {	// -> by: test4, test5
                // Add timeout at the end of the list
                _timeouts.insert(_timeouts.end(), pNewTimeout);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3308      	adds	r3, #8
 8008540:	001c      	movs	r4, r3
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	3308      	adds	r3, #8
 8008546:	0018      	movs	r0, r3
 8008548:	f000 f875 	bl	8008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>
 800854c:	0003      	movs	r3, r0
 800854e:	627b      	str	r3, [r7, #36]	; 0x24
 8008550:	2324      	movs	r3, #36	; 0x24
 8008552:	18fa      	adds	r2, r7, r3
 8008554:	2320      	movs	r3, #32
 8008556:	18fb      	adds	r3, r7, r3
 8008558:	0011      	movs	r1, r2
 800855a:	0018      	movs	r0, r3
 800855c:	f000 f8a8 	bl	80086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>
 8008560:	003a      	movs	r2, r7
 8008562:	6a3b      	ldr	r3, [r7, #32]
 8008564:	0019      	movs	r1, r3
 8008566:	0020      	movs	r0, r4
 8008568:	f000 f920 	bl	80087ac <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>
            }
        }
        _pMutex->unlock();
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	695a      	ldr	r2, [r3, #20]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	695b      	ldr	r3, [r3, #20]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	330c      	adds	r3, #12
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	0010      	movs	r0, r2
 800857c:	4798      	blx	r3
    }
    else
    {	// -> by: test1, test2, test3, test4, test5
        _timeouts.push_front(pNewTimeout);
    }
}
 800857e:	e006      	b.n	800858e <_ZN23XFTimeoutManagerDefault10addTimeoutEP9XFTimeout+0x252>
        _timeouts.push_front(pNewTimeout);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	3308      	adds	r3, #8
 8008584:	003a      	movs	r2, r7
 8008586:	0011      	movs	r1, r2
 8008588:	0018      	movs	r0, r3
 800858a:	f000 f939 	bl	8008800 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE10push_frontERKS2_>
}
 800858e:	46c0      	nop			; (mov r8, r8)
 8008590:	46bd      	mov	sp, r7
 8008592:	b00c      	add	sp, #48	; 0x30
 8008594:	bdb0      	pop	{r4, r5, r7, pc}

08008596 <_ZN23XFTimeoutManagerDefault13returnTimeoutEP9XFTimeout>:

void XFTimeoutManagerDefault::returnTimeout(XFTimeout * pTimeout)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b082      	sub	sp, #8
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	6039      	str	r1, [r7, #0]
    pTimeout->getBehavior()->pushEvent(pTimeout);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	0018      	movs	r0, r3
 80085a4:	f7ff f93e 	bl	8007824 <_ZNK7XFEvent11getBehaviorEv>
 80085a8:	0002      	movs	r2, r0
 80085aa:	6813      	ldr	r3, [r2, #0]
 80085ac:	330c      	adds	r3, #12
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	6839      	ldr	r1, [r7, #0]
 80085b2:	0010      	movs	r0, r2
 80085b4:	4798      	blx	r3
}
 80085b6:	46c0      	nop			; (mov r8, r8)
 80085b8:	46bd      	mov	sp, r7
 80085ba:	b002      	add	sp, #8
 80085bc:	bd80      	pop	{r7, pc}

080085be <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EEC1Ev>:
      list()
 80085be:	b580      	push	{r7, lr}
 80085c0:	b082      	sub	sp, #8
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	0018      	movs	r0, r3
 80085ca:	f000 f92c 	bl	8008826 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EEC1Ev>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	0018      	movs	r0, r3
 80085d2:	46bd      	mov	sp, r7
 80085d4:	b002      	add	sp, #8
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE10_List_implD1Ev>:
      struct _List_impl
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	0018      	movs	r0, r3
 80085e4:	f000 f930 	bl	8008848 <_ZNSaISt10_List_nodeIP9XFTimeoutEED1Ev>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	0018      	movs	r0, r3
 80085ec:	46bd      	mov	sp, r7
 80085ee:	b002      	add	sp, #8
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EED1Ev>:
      ~_List_base() _GLIBCXX_NOEXCEPT
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b082      	sub	sp, #8
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
      { _M_clear(); }
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	0018      	movs	r0, r3
 80085fe:	f000 f930 	bl	8008862 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	0018      	movs	r0, r3
 8008606:	f7ff ffe7 	bl	80085d8 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE10_List_implD1Ev>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	0018      	movs	r0, r3
 800860e:	46bd      	mov	sp, r7
 8008610:	b002      	add	sp, #8
 8008612:	bd80      	pop	{r7, pc}

08008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %list.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_node._M_next); }
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	230c      	movs	r3, #12
 8008622:	18fb      	adds	r3, r7, r3
 8008624:	0011      	movs	r1, r2
 8008626:	0018      	movs	r0, r3
 8008628:	f000 f946 	bl	80088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	0018      	movs	r0, r3
 8008630:	46bd      	mov	sp, r7
 8008632:	b004      	add	sp, #16
 8008634:	bd80      	pop	{r7, pc}

08008636 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %list.  Iteration is done in ordinary element
       *  order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
      { return iterator(&this->_M_impl._M_node); }
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	230c      	movs	r3, #12
 8008642:	18fb      	adds	r3, r7, r3
 8008644:	0011      	movs	r1, r2
 8008646:	0018      	movs	r0, r3
 8008648:	f000 f936 	bl	80088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	0018      	movs	r0, r3
 8008650:	46bd      	mov	sp, r7
 8008652:	b004      	add	sp, #16
 8008654:	bd80      	pop	{r7, pc}

08008656 <_ZNKSt14_List_iteratorIP9XFTimeoutEneERKS2_>:
      operator!=(const _Self& __x) const _GLIBCXX_NOEXCEPT
 8008656:	b580      	push	{r7, lr}
 8008658:	b082      	sub	sp, #8
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
 800865e:	6039      	str	r1, [r7, #0]
      { return _M_node != __x._M_node; }
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	1ad3      	subs	r3, r2, r3
 800866a:	1e5a      	subs	r2, r3, #1
 800866c:	4193      	sbcs	r3, r2
 800866e:	b2db      	uxtb	r3, r3
 8008670:	0018      	movs	r0, r3
 8008672:	46bd      	mov	sp, r7
 8008674:	b002      	add	sp, #8
 8008676:	bd80      	pop	{r7, pc}

08008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Node*>(_M_node)->_M_valptr(); }
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	0018      	movs	r0, r3
 8008686:	f000 f924 	bl	80088d2 <_ZNSt10_List_nodeIP9XFTimeoutE9_M_valptrEv>
 800868a:	0003      	movs	r3, r0
 800868c:	0018      	movs	r0, r3
 800868e:	46bd      	mov	sp, r7
 8008690:	b002      	add	sp, #8
 8008692:	bd80      	pop	{r7, pc}

08008694 <_ZNSt14_List_iteratorIP9XFTimeoutEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
	_M_node = _M_node->_M_next;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	601a      	str	r2, [r3, #0]
	return *this;
 80086a6:	687b      	ldr	r3, [r7, #4]
      }
 80086a8:	0018      	movs	r0, r3
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b002      	add	sp, #8
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <_ZNSt20_List_const_iteratorIP9XFTimeoutEC1ERKSt14_List_iteratorIS1_E>:
      _List_const_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
      : _M_node(__x._M_node) { }
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	601a      	str	r2, [r3, #0]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	0018      	movs	r0, r3
 80086c6:	46bd      	mov	sp, r7
 80086c8:	b002      	add	sp, #8
 80086ca:	bd80      	pop	{r7, pc}

080086cc <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5eraseESt20_List_const_iteratorIS2_E>:
      }
#endif

  template<typename _Tp, typename _Alloc>
    typename list<_Tp, _Alloc>::iterator
    list<_Tp, _Alloc>::
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	6039      	str	r1, [r7, #0]
    erase(const_iterator __position) noexcept
#else
    erase(iterator __position)
#endif
    {
      iterator __ret = iterator(__position._M_node->_M_next);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	230c      	movs	r3, #12
 80086dc:	18fb      	adds	r3, r7, r3
 80086de:	0011      	movs	r1, r2
 80086e0:	0018      	movs	r0, r3
 80086e2:	f000 f8e9 	bl	80088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>
      _M_erase(__position._M_const_cast());
 80086e6:	003b      	movs	r3, r7
 80086e8:	0018      	movs	r0, r3
 80086ea:	f000 f928 	bl	800893e <_ZNKSt20_List_const_iteratorIP9XFTimeoutE13_M_const_castEv>
 80086ee:	0002      	movs	r2, r0
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	0011      	movs	r1, r2
 80086f4:	0018      	movs	r0, r3
 80086f6:	f000 f8fa 	bl	80088ee <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE8_M_eraseESt14_List_iteratorIS2_E>
      return __ret;
 80086fa:	68fb      	ldr	r3, [r7, #12]
    }
 80086fc:	0018      	movs	r0, r3
 80086fe:	46bd      	mov	sp, r7
 8008700:	b004      	add	sp, #16
 8008702:	bd80      	pop	{r7, pc}

08008704 <_ZNSt14_List_iteratorIP9XFTimeoutEppEi>:
      operator++(int) _GLIBCXX_NOEXCEPT
 8008704:	b580      	push	{r7, lr}
 8008706:	b084      	sub	sp, #16
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	6039      	str	r1, [r7, #0]
	_Self __tmp = *this;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	60fb      	str	r3, [r7, #12]
	_M_node = _M_node->_M_next;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	601a      	str	r2, [r3, #0]
	return __tmp;
 800871e:	68fb      	ldr	r3, [r7, #12]
      }
 8008720:	0018      	movs	r0, r3
 8008722:	46bd      	mov	sp, r7
 8008724:	b004      	add	sp, #16
 8008726:	bd80      	pop	{r7, pc}

08008728 <_ZNKSt7__cxx114listIP9XFTimeoutSaIS2_EE5emptyEv>:
      /**
       *  Returns true if the %list is empty.  (Thus begin() would equal
       *  end().)
       */
      bool
      empty() const _GLIBCXX_NOEXCEPT
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_node._M_next == &this->_M_impl._M_node; }
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	425a      	negs	r2, r3
 800873a:	4153      	adcs	r3, r2
 800873c:	b2db      	uxtb	r3, r3
 800873e:	0018      	movs	r0, r3
 8008740:	46bd      	mov	sp, r7
 8008742:	b002      	add	sp, #8
 8008744:	bd80      	pop	{r7, pc}

08008746 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5frontEv>:
      /**
       *  Returns a read/write reference to the data at the first
       *  element of the %list.
       */
      reference
      front() _GLIBCXX_NOEXCEPT
 8008746:	b580      	push	{r7, lr}
 8008748:	b084      	sub	sp, #16
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
      { return *begin(); }
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	0018      	movs	r0, r3
 8008752:	f7ff ff5f 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 8008756:	0003      	movs	r3, r0
 8008758:	60fb      	str	r3, [r7, #12]
 800875a:	230c      	movs	r3, #12
 800875c:	18fb      	adds	r3, r7, r3
 800875e:	0018      	movs	r0, r3
 8008760:	f7ff ff8a 	bl	8008678 <_ZNKSt14_List_iteratorIP9XFTimeoutEdeEv>
 8008764:	0003      	movs	r3, r0
 8008766:	0018      	movs	r0, r3
 8008768:	46bd      	mov	sp, r7
 800876a:	b004      	add	sp, #16
 800876c:	bd80      	pop	{r7, pc}

0800876e <_ZNKSt7__cxx114listIP9XFTimeoutSaIS2_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800876e:	b580      	push	{r7, lr}
 8008770:	b082      	sub	sp, #8
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
      { return this->_M_node_count(); }
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	0018      	movs	r0, r3
 800877a:	f000 f8f1 	bl	8008960 <_ZNKSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE13_M_node_countEv>
 800877e:	0003      	movs	r3, r0
 8008780:	0018      	movs	r0, r3
 8008782:	46bd      	mov	sp, r7
 8008784:	b002      	add	sp, #8
 8008786:	bd80      	pop	{r7, pc}

08008788 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE9pop_frontEv>:
       *  Note that no data is returned, and if the first element's data
       *  is needed, it should be retrieved before pop_front() is
       *  called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
      { this->_M_erase(begin()); }
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	0018      	movs	r0, r3
 8008794:	f7ff ff3e 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 8008798:	0002      	movs	r2, r0
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	0011      	movs	r1, r2
 800879e:	0018      	movs	r0, r3
 80087a0:	f000 f8a5 	bl	80088ee <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE8_M_eraseESt14_List_iteratorIS2_E>
 80087a4:	46c0      	nop			; (mov r8, r8)
 80087a6:	46bd      	mov	sp, r7
 80087a8:	b002      	add	sp, #8
 80087aa:	bd80      	pop	{r7, pc}

080087ac <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE6insertESt20_List_const_iteratorIS2_ERKS2_>:
    list<_Tp, _Alloc>::
 80087ac:	b590      	push	{r4, r7, lr}
 80087ae:	b087      	sub	sp, #28
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
      _Node* __tmp = _M_create_node(__x);
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	0011      	movs	r1, r2
 80087be:	0018      	movs	r0, r3
 80087c0:	f000 f8e5 	bl	800898e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE14_M_create_nodeIJRKS2_EEEPSt10_List_nodeIS2_EDpOT_>
 80087c4:	0003      	movs	r3, r0
 80087c6:	617b      	str	r3, [r7, #20]
      __tmp->_M_hook(__position._M_const_cast()._M_node);
 80087c8:	697c      	ldr	r4, [r7, #20]
 80087ca:	2308      	movs	r3, #8
 80087cc:	18fb      	adds	r3, r7, r3
 80087ce:	0018      	movs	r0, r3
 80087d0:	f000 f8b5 	bl	800893e <_ZNKSt20_List_const_iteratorIP9XFTimeoutE13_M_const_castEv>
 80087d4:	0003      	movs	r3, r0
 80087d6:	0019      	movs	r1, r3
 80087d8:	0020      	movs	r0, r4
 80087da:	f001 fbcf 	bl	8009f7c <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      this->_M_inc_size(1);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2101      	movs	r1, #1
 80087e2:	0018      	movs	r0, r3
 80087e4:	f000 f909 	bl	80089fa <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_inc_sizeEj>
      return iterator(__tmp);
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	2310      	movs	r3, #16
 80087ec:	18fb      	adds	r3, r7, r3
 80087ee:	0011      	movs	r1, r2
 80087f0:	0018      	movs	r0, r3
 80087f2:	f000 f861 	bl	80088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>
 80087f6:	693b      	ldr	r3, [r7, #16]
    }
 80087f8:	0018      	movs	r0, r3
 80087fa:	46bd      	mov	sp, r7
 80087fc:	b007      	add	sp, #28
 80087fe:	bd90      	pop	{r4, r7, pc}

08008800 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE10push_frontERKS2_>:
      push_front(const value_type& __x)
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
      { this->_M_insert(begin(), __x); }
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	0018      	movs	r0, r3
 800880e:	f7ff ff01 	bl	8008614 <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE5beginEv>
 8008812:	0001      	movs	r1, r0
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	0018      	movs	r0, r3
 800881a:	f000 f900 	bl	8008a1e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE9_M_insertIJRKS2_EEEvSt14_List_iteratorIS2_EDpOT_>
 800881e:	46c0      	nop			; (mov r8, r8)
 8008820:	46bd      	mov	sp, r7
 8008822:	b002      	add	sp, #8
 8008824:	bd80      	pop	{r7, pc}

08008826 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EEC1Ev>:
      _List_base()
 8008826:	b580      	push	{r7, lr}
 8008828:	b082      	sub	sp, #8
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	0018      	movs	r0, r3
 8008832:	f000 f915 	bl	8008a60 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE10_List_implC1Ev>
      { _M_init(); }
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	0018      	movs	r0, r3
 800883a:	f000 f925 	bl	8008a88 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE7_M_initEv>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	0018      	movs	r0, r3
 8008842:	46bd      	mov	sp, r7
 8008844:	b002      	add	sp, #8
 8008846:	bd80      	pop	{r7, pc}

08008848 <_ZNSaISt10_List_nodeIP9XFTimeoutEED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
	allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	0018      	movs	r0, r3
 8008854:	f000 f92b 	bl	8008aae <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEED1Ev>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	0018      	movs	r0, r3
 800885c:	46bd      	mov	sp, r7
 800885e:	b002      	add	sp, #8
 8008860:	bd80      	pop	{r7, pc}

08008862 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv>:
    _List_base<_Tp, _Alloc>::
 8008862:	b580      	push	{r7, lr}
 8008864:	b086      	sub	sp, #24
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
      __detail::_List_node_base* __cur = _M_impl._M_node._M_next;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	617b      	str	r3, [r7, #20]
      while (__cur != &_M_impl._M_node)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	429a      	cmp	r2, r3
 8008876:	d01b      	beq.n	80088b0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv+0x4e>
	  _Node* __tmp = static_cast<_Node*>(__cur);
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	613b      	str	r3, [r7, #16]
	  __cur = __tmp->_M_next;
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	617b      	str	r3, [r7, #20]
	  _Tp* __val = __tmp->_M_valptr();
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	0018      	movs	r0, r3
 8008886:	f000 f824 	bl	80088d2 <_ZNSt10_List_nodeIP9XFTimeoutE9_M_valptrEv>
 800888a:	0003      	movs	r3, r0
 800888c:	60fb      	str	r3, [r7, #12]
	  _Node_alloc_traits::destroy(_M_get_Node_allocator(), __val);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	0018      	movs	r0, r3
 8008892:	f000 f915 	bl	8008ac0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE21_M_get_Node_allocatorEv>
 8008896:	0002      	movs	r2, r0
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	0019      	movs	r1, r3
 800889c:	0010      	movs	r0, r2
 800889e:	f000 f918 	bl	8008ad2 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE7destroyIS2_EEvRS4_PT_>
	  _M_put_node(__tmp);
 80088a2:	693a      	ldr	r2, [r7, #16]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	0011      	movs	r1, r2
 80088a8:	0018      	movs	r0, r3
 80088aa:	f000 f921 	bl	8008af0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_put_nodeEPSt10_List_nodeIS2_E>
      while (__cur != &_M_impl._M_node)
 80088ae:	e7df      	b.n	8008870 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE8_M_clearEv+0xe>
    }
 80088b0:	46c0      	nop			; (mov r8, r8)
 80088b2:	46bd      	mov	sp, r7
 80088b4:	b006      	add	sp, #24
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>:
      _List_iterator(__detail::_List_node_base* __x) _GLIBCXX_NOEXCEPT
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
      : _M_node(__x) { }
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	683a      	ldr	r2, [r7, #0]
 80088c6:	601a      	str	r2, [r3, #0]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	0018      	movs	r0, r3
 80088cc:	46bd      	mov	sp, r7
 80088ce:	b002      	add	sp, #8
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <_ZNSt10_List_nodeIP9XFTimeoutE9_M_valptrEv>:
      _Tp*       _M_valptr()       { return _M_storage._M_ptr(); }
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	3308      	adds	r3, #8
 80088de:	0018      	movs	r0, r3
 80088e0:	f000 f915 	bl	8008b0e <_ZN9__gnu_cxx16__aligned_membufIP9XFTimeoutE6_M_ptrEv>
 80088e4:	0003      	movs	r3, r0
 80088e6:	0018      	movs	r0, r3
 80088e8:	46bd      	mov	sp, r7
 80088ea:	b002      	add	sp, #8
 80088ec:	bd80      	pop	{r7, pc}

080088ee <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE8_M_eraseESt14_List_iteratorIS2_E>:
       }
#endif

      // Erases element at position given.
      void
      _M_erase(iterator __position) _GLIBCXX_NOEXCEPT
 80088ee:	b590      	push	{r4, r7, lr}
 80088f0:	b085      	sub	sp, #20
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	6039      	str	r1, [r7, #0]
      {
	this->_M_dec_size(1);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2101      	movs	r1, #1
 80088fc:	0018      	movs	r0, r3
 80088fe:	f000 f913 	bl	8008b28 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_dec_sizeEj>
	__position._M_node->_M_unhook();
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	0018      	movs	r0, r3
 8008906:	f001 fb40 	bl	8009f8a <_ZNSt8__detail15_List_node_base9_M_unhookEv>
	_Node* __n = static_cast<_Node*>(__position._M_node);
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	60fb      	str	r3, [r7, #12]
#if __cplusplus >= 201103L
	_Node_alloc_traits::destroy(_M_get_Node_allocator(), __n->_M_valptr());
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	0018      	movs	r0, r3
 8008912:	f000 f8d5 	bl	8008ac0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE21_M_get_Node_allocatorEv>
 8008916:	0004      	movs	r4, r0
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	0018      	movs	r0, r3
 800891c:	f7ff ffd9 	bl	80088d2 <_ZNSt10_List_nodeIP9XFTimeoutE9_M_valptrEv>
 8008920:	0003      	movs	r3, r0
 8008922:	0019      	movs	r1, r3
 8008924:	0020      	movs	r0, r4
 8008926:	f000 f8d4 	bl	8008ad2 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE7destroyIS2_EEvRS4_PT_>
#else
	_Tp_alloc_type(_M_get_Node_allocator()).destroy(__n->_M_valptr());
#endif

	_M_put_node(__n);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	0011      	movs	r1, r2
 8008930:	0018      	movs	r0, r3
 8008932:	f000 f8dd 	bl	8008af0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_put_nodeEPSt10_List_nodeIS2_E>
      }
 8008936:	46c0      	nop			; (mov r8, r8)
 8008938:	46bd      	mov	sp, r7
 800893a:	b005      	add	sp, #20
 800893c:	bd90      	pop	{r4, r7, pc}

0800893e <_ZNKSt20_List_const_iteratorIP9XFTimeoutE13_M_const_castEv>:
      _M_const_cast() const _GLIBCXX_NOEXCEPT
 800893e:	b580      	push	{r7, lr}
 8008940:	b084      	sub	sp, #16
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
      { return iterator(const_cast<__detail::_List_node_base*>(_M_node)); }
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	230c      	movs	r3, #12
 800894c:	18fb      	adds	r3, r7, r3
 800894e:	0011      	movs	r1, r2
 8008950:	0018      	movs	r0, r3
 8008952:	f7ff ffb1 	bl	80088b8 <_ZNSt14_List_iteratorIP9XFTimeoutEC1EPNSt8__detail15_List_node_baseE>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	0018      	movs	r0, r3
 800895a:	46bd      	mov	sp, r7
 800895c:	b004      	add	sp, #16
 800895e:	bd80      	pop	{r7, pc}

08008960 <_ZNKSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE13_M_node_countEv>:
      size_t _M_node_count() const { return *_M_impl._M_node._M_valptr(); }
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	0018      	movs	r0, r3
 800896c:	f000 f8ee 	bl	8008b4c <_ZNKSt10_List_nodeIjE9_M_valptrEv>
 8008970:	0003      	movs	r3, r0
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	0018      	movs	r0, r3
 8008976:	46bd      	mov	sp, r7
 8008978:	b002      	add	sp, #8
 800897a:	bd80      	pop	{r7, pc}

0800897c <_ZSt7forwardIRKP9XFTimeoutEOT_RNSt16remove_referenceIS4_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	0018      	movs	r0, r3
 8008988:	46bd      	mov	sp, r7
 800898a:	b002      	add	sp, #8
 800898c:	bd80      	pop	{r7, pc}

0800898e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE14_M_create_nodeIJRKS2_EEEPSt10_List_nodeIS2_EDpOT_>:
	_M_create_node(_Args&&... __args)
 800898e:	b5b0      	push	{r4, r5, r7, lr}
 8008990:	b086      	sub	sp, #24
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
	  auto __p = this->_M_get_node();
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	0018      	movs	r0, r3
 800899c:	f000 f8e4 	bl	8008b68 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_get_nodeEv>
 80089a0:	0003      	movs	r3, r0
 80089a2:	617b      	str	r3, [r7, #20]
	  auto& __alloc = _M_get_Node_allocator();
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	0018      	movs	r0, r3
 80089a8:	f000 f88a 	bl	8008ac0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE21_M_get_Node_allocatorEv>
 80089ac:	0003      	movs	r3, r0
 80089ae:	613b      	str	r3, [r7, #16]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 80089b0:	697a      	ldr	r2, [r7, #20]
 80089b2:	6939      	ldr	r1, [r7, #16]
 80089b4:	2508      	movs	r5, #8
 80089b6:	197b      	adds	r3, r7, r5
 80089b8:	0018      	movs	r0, r3
 80089ba:	f000 f8e3 	bl	8008b84 <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEEC1ERS4_PS3_>
	  _Node_alloc_traits::construct(__alloc, __p->_M_valptr(),
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	0018      	movs	r0, r3
 80089c2:	f7ff ff86 	bl	80088d2 <_ZNSt10_List_nodeIP9XFTimeoutE9_M_valptrEv>
 80089c6:	0004      	movs	r4, r0
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	0018      	movs	r0, r3
 80089cc:	f7ff ffd6 	bl	800897c <_ZSt7forwardIRKP9XFTimeoutEOT_RNSt16remove_referenceIS4_E4typeE>
 80089d0:	0002      	movs	r2, r0
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	0021      	movs	r1, r4
 80089d6:	0018      	movs	r0, r3
 80089d8:	f000 f8fe 	bl	8008bd8 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE9constructIS2_JRKS2_EEEvRS4_PT_DpOT0_>
	  __guard = nullptr;
 80089dc:	197b      	adds	r3, r7, r5
 80089de:	2100      	movs	r1, #0
 80089e0:	0018      	movs	r0, r3
 80089e2:	f000 f90d 	bl	8008c00 <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEEaSEDn>
	  return __p;
 80089e6:	697c      	ldr	r4, [r7, #20]
	  __allocated_ptr<_Node_alloc_type> __guard{__alloc, __p};
 80089e8:	197b      	adds	r3, r7, r5
 80089ea:	0018      	movs	r0, r3
 80089ec:	f000 f8df 	bl	8008bae <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEED1Ev>
	  return __p;
 80089f0:	0023      	movs	r3, r4
	}
 80089f2:	0018      	movs	r0, r3
 80089f4:	46bd      	mov	sp, r7
 80089f6:	b006      	add	sp, #24
 80089f8:	bdb0      	pop	{r4, r5, r7, pc}

080089fa <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_inc_sizeEj>:
      void _M_inc_size(size_t __n) { *_M_impl._M_node._M_valptr() += __n; }
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b082      	sub	sp, #8
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	6039      	str	r1, [r7, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	0018      	movs	r0, r3
 8008a08:	f000 f907 	bl	8008c1a <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8008a0c:	0003      	movs	r3, r0
 8008a0e:	6819      	ldr	r1, [r3, #0]
 8008a10:	683a      	ldr	r2, [r7, #0]
 8008a12:	188a      	adds	r2, r1, r2
 8008a14:	601a      	str	r2, [r3, #0]
 8008a16:	46c0      	nop			; (mov r8, r8)
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	b002      	add	sp, #8
 8008a1c:	bd80      	pop	{r7, pc}

08008a1e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE9_M_insertIJRKS2_EEEvSt14_List_iteratorIS2_EDpOT_>:
       _M_insert(iterator __position, _Args&&... __args)
 8008a1e:	b580      	push	{r7, lr}
 8008a20:	b086      	sub	sp, #24
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	60f8      	str	r0, [r7, #12]
 8008a26:	60b9      	str	r1, [r7, #8]
 8008a28:	607a      	str	r2, [r7, #4]
	 _Node* __tmp = _M_create_node(std::forward<_Args>(__args)...);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	0018      	movs	r0, r3
 8008a2e:	f7ff ffa5 	bl	800897c <_ZSt7forwardIRKP9XFTimeoutEOT_RNSt16remove_referenceIS4_E4typeE>
 8008a32:	0002      	movs	r2, r0
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	0011      	movs	r1, r2
 8008a38:	0018      	movs	r0, r3
 8008a3a:	f7ff ffa8 	bl	800898e <_ZNSt7__cxx114listIP9XFTimeoutSaIS2_EE14_M_create_nodeIJRKS2_EEEPSt10_List_nodeIS2_EDpOT_>
 8008a3e:	0003      	movs	r3, r0
 8008a40:	617b      	str	r3, [r7, #20]
	 __tmp->_M_hook(__position._M_node);
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	0011      	movs	r1, r2
 8008a48:	0018      	movs	r0, r3
 8008a4a:	f001 fa97 	bl	8009f7c <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
	 this->_M_inc_size(1);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2101      	movs	r1, #1
 8008a52:	0018      	movs	r0, r3
 8008a54:	f7ff ffd1 	bl	80089fa <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_inc_sizeEj>
       }
 8008a58:	46c0      	nop			; (mov r8, r8)
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	b006      	add	sp, #24
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE10_List_implC1Ev>:
	_List_impl() _GLIBCXX_NOEXCEPT
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
	: _Node_alloc_type(), _M_node()
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	0018      	movs	r0, r3
 8008a6c:	f000 f8e3 	bl	8008c36 <_ZNSaISt10_List_nodeIP9XFTimeoutEEC1Ev>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	0018      	movs	r0, r3
 8008a74:	230c      	movs	r3, #12
 8008a76:	001a      	movs	r2, r3
 8008a78:	2100      	movs	r1, #0
 8008a7a:	f001 fb1c 	bl	800a0b6 <memset>
	{ }
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	0018      	movs	r0, r3
 8008a82:	46bd      	mov	sp, r7
 8008a84:	b002      	add	sp, #8
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE7_M_initEv>:
      _M_init() _GLIBCXX_NOEXCEPT
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
	this->_M_impl._M_node._M_next = &this->_M_impl._M_node;
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_node._M_prev = &this->_M_impl._M_node;
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	605a      	str	r2, [r3, #4]
	_M_set_size(0);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2100      	movs	r1, #0
 8008aa0:	0018      	movs	r0, r3
 8008aa2:	f000 f8d5 	bl	8008c50 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_set_sizeEj>
      }
 8008aa6:	46c0      	nop			; (mov r8, r8)
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	b002      	add	sp, #8
 8008aac:	bd80      	pop	{r7, pc}

08008aae <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b082      	sub	sp, #8
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	0018      	movs	r0, r3
 8008aba:	46bd      	mov	sp, r7
 8008abc:	b002      	add	sp, #8
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE21_M_get_Node_allocatorEv>:
      _M_get_Node_allocator() _GLIBCXX_NOEXCEPT
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
      { return _M_impl; }
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	0018      	movs	r0, r3
 8008acc:	46bd      	mov	sp, r7
 8008ace:	b002      	add	sp, #8
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE7destroyIS2_EEvRS4_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static void
	destroy(allocator_type& __a, _Up* __p)
 8008ad2:	b580      	push	{r7, lr}
 8008ad4:	b082      	sub	sp, #8
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
 8008ada:	6039      	str	r1, [r7, #0]
	{ __a.destroy(__p); }
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	0011      	movs	r1, r2
 8008ae2:	0018      	movs	r0, r3
 8008ae4:	f000 f8c4 	bl	8008c70 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE7destroyIS3_EEvPT_>
 8008ae8:	46c0      	nop			; (mov r8, r8)
 8008aea:	46bd      	mov	sp, r7
 8008aec:	b002      	add	sp, #8
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_put_nodeEPSt10_List_nodeIS2_E>:
      _M_put_node(typename _Node_alloc_traits::pointer __p) _GLIBCXX_NOEXCEPT
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
      { _Node_alloc_traits::deallocate(_M_impl, __p, 1); }
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	2201      	movs	r2, #1
 8008b00:	0018      	movs	r0, r3
 8008b02:	f000 f8be 	bl	8008c82 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE10deallocateERS4_PS3_j>
 8008b06:	46c0      	nop			; (mov r8, r8)
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	b002      	add	sp, #8
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <_ZN9__gnu_cxx16__aligned_membufIP9XFTimeoutE6_M_ptrEv>:
      const void*
      _M_addr() const noexcept
      { return static_cast<const void*>(&_M_storage); }

      _Tp*
      _M_ptr() noexcept
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b082      	sub	sp, #8
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	0018      	movs	r0, r3
 8008b1a:	f000 f8c2 	bl	8008ca2 <_ZN9__gnu_cxx16__aligned_membufIP9XFTimeoutE7_M_addrEv>
 8008b1e:	0003      	movs	r3, r0
 8008b20:	0018      	movs	r0, r3
 8008b22:	46bd      	mov	sp, r7
 8008b24:	b002      	add	sp, #8
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_dec_sizeEj>:
      void _M_dec_size(size_t __n) { *_M_impl._M_node._M_valptr() -= __n; }
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b082      	sub	sp, #8
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	0018      	movs	r0, r3
 8008b36:	f000 f870 	bl	8008c1a <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8008b3a:	0003      	movs	r3, r0
 8008b3c:	6819      	ldr	r1, [r3, #0]
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	1a8a      	subs	r2, r1, r2
 8008b42:	601a      	str	r2, [r3, #0]
 8008b44:	46c0      	nop			; (mov r8, r8)
 8008b46:	46bd      	mov	sp, r7
 8008b48:	b002      	add	sp, #8
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <_ZNKSt10_List_nodeIjE9_M_valptrEv>:
      _Tp const* _M_valptr() const { return _M_storage._M_ptr(); }
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	3308      	adds	r3, #8
 8008b58:	0018      	movs	r0, r3
 8008b5a:	f000 f8ab 	bl	8008cb4 <_ZNK9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>
 8008b5e:	0003      	movs	r3, r0
 8008b60:	0018      	movs	r0, r3
 8008b62:	46bd      	mov	sp, r7
 8008b64:	b002      	add	sp, #8
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_get_nodeEv>:
      _M_get_node()
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
      { return _Node_alloc_traits::allocate(_M_impl, 1); }
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2101      	movs	r1, #1
 8008b74:	0018      	movs	r0, r3
 8008b76:	f000 f8aa 	bl	8008cce <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE8allocateERS4_j>
 8008b7a:	0003      	movs	r3, r0
 8008b7c:	0018      	movs	r0, r3
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	b002      	add	sp, #8
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEEC1ERS4_PS3_>:
    {
      using pointer = typename allocator_traits<_Alloc>::pointer;
      using value_type = typename allocator_traits<_Alloc>::value_type;

      /// Take ownership of __ptr
      __allocated_ptr(_Alloc& __a, pointer __ptr) noexcept
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
      : _M_alloc(std::__addressof(__a)), _M_ptr(__ptr)
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	0018      	movs	r0, r3
 8008b94:	f000 f8ab 	bl	8008cee <_ZSt11__addressofISaISt10_List_nodeIP9XFTimeoutEEEPT_RS5_>
 8008b98:	0002      	movs	r2, r0
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	601a      	str	r2, [r3, #0]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	605a      	str	r2, [r3, #4]
      { }
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	0018      	movs	r0, r3
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	b004      	add	sp, #16
 8008bac:	bd80      	pop	{r7, pc}

08008bae <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEED1Ev>:
      __allocated_ptr(__allocated_ptr&& __gd) noexcept
      : _M_alloc(__gd._M_alloc), _M_ptr(__gd._M_ptr)
      { __gd._M_ptr = nullptr; }

      /// Deallocate the owned pointer
      ~__allocated_ptr()
 8008bae:	b580      	push	{r7, lr}
 8008bb0:	b082      	sub	sp, #8
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	6078      	str	r0, [r7, #4]
      {
	if (_M_ptr != nullptr)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d007      	beq.n	8008bce <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEED1Ev+0x20>
	  std::allocator_traits<_Alloc>::deallocate(*_M_alloc, _M_ptr, 1);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6818      	ldr	r0, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	0019      	movs	r1, r3
 8008bca:	f000 f85a 	bl	8008c82 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE10deallocateERS4_PS3_j>
      }
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	0018      	movs	r0, r3
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	b002      	add	sp, #8
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE9constructIS2_JRKS2_EEEvRS4_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	60f8      	str	r0, [r7, #12]
 8008be0:	60b9      	str	r1, [r7, #8]
 8008be2:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	0018      	movs	r0, r3
 8008be8:	f7ff fec8 	bl	800897c <_ZSt7forwardIRKP9XFTimeoutEOT_RNSt16remove_referenceIS4_E4typeE>
 8008bec:	0002      	movs	r2, r0
 8008bee:	68b9      	ldr	r1, [r7, #8]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	0018      	movs	r0, r3
 8008bf4:	f000 f884 	bl	8008d00 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE9constructIS3_JRKS3_EEEvPT_DpOT0_>
 8008bf8:	46c0      	nop			; (mov r8, r8)
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	b004      	add	sp, #16
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <_ZNSt15__allocated_ptrISaISt10_List_nodeIP9XFTimeoutEEEaSEDn>:

      /// Release ownership of the owned pointer
      __allocated_ptr&
      operator=(std::nullptr_t) noexcept
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
      {
	_M_ptr = nullptr;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	605a      	str	r2, [r3, #4]
	return *this;
 8008c10:	687b      	ldr	r3, [r7, #4]
      }
 8008c12:	0018      	movs	r0, r3
 8008c14:	46bd      	mov	sp, r7
 8008c16:	b002      	add	sp, #8
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <_ZNSt10_List_nodeIjE9_M_valptrEv>:
      _Tp*       _M_valptr()       { return _M_storage._M_ptr(); }
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b082      	sub	sp, #8
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	3308      	adds	r3, #8
 8008c26:	0018      	movs	r0, r3
 8008c28:	f000 f882 	bl	8008d30 <_ZN9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>
 8008c2c:	0003      	movs	r3, r0
 8008c2e:	0018      	movs	r0, r3
 8008c30:	46bd      	mov	sp, r7
 8008c32:	b002      	add	sp, #8
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <_ZNSaISt10_List_nodeIP9XFTimeoutEEC1Ev>:
      allocator() throw() { }
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b082      	sub	sp, #8
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	0018      	movs	r0, r3
 8008c42:	f000 f882 	bl	8008d4a <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEEC1Ev>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	0018      	movs	r0, r3
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	b002      	add	sp, #8
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <_ZNSt7__cxx1110_List_baseIP9XFTimeoutSaIS2_EE11_M_set_sizeEj>:
      void _M_set_size(size_t __n) { *_M_impl._M_node._M_valptr() = __n; }
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	0018      	movs	r0, r3
 8008c5e:	f7ff ffdc 	bl	8008c1a <_ZNSt10_List_nodeIjE9_M_valptrEv>
 8008c62:	0003      	movs	r3, r0
 8008c64:	683a      	ldr	r2, [r7, #0]
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	46c0      	nop			; (mov r8, r8)
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	b002      	add	sp, #8
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE7destroyIS3_EEvPT_>:
	construct(_Up* __p, _Args&&... __args)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p) { __p->~_Up(); }
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
 8008c7a:	46c0      	nop			; (mov r8, r8)
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	b002      	add	sp, #8
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE10deallocateERS4_PS3_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b084      	sub	sp, #16
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	60f8      	str	r0, [r7, #12]
 8008c8a:	60b9      	str	r1, [r7, #8]
 8008c8c:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	68b9      	ldr	r1, [r7, #8]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	0018      	movs	r0, r3
 8008c96:	f000 f861 	bl	8008d5c <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE10deallocateEPS4_j>
 8008c9a:	46c0      	nop			; (mov r8, r8)
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	b004      	add	sp, #16
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <_ZN9__gnu_cxx16__aligned_membufIP9XFTimeoutE7_M_addrEv>:
      _M_addr() noexcept
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b082      	sub	sp, #8
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	0018      	movs	r0, r3
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	b002      	add	sp, #8
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <_ZNK9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	0018      	movs	r0, r3
 8008cc0:	f000 f85a 	bl	8008d78 <_ZNK9__gnu_cxx16__aligned_membufIjE7_M_addrEv>
 8008cc4:	0003      	movs	r3, r0
 8008cc6:	0018      	movs	r0, r3
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	b002      	add	sp, #8
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <_ZNSt16allocator_traitsISaISt10_List_nodeIP9XFTimeoutEEE8allocateERS4_j>:
      allocate(allocator_type& __a, size_type __n)
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b082      	sub	sp, #8
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	0018      	movs	r0, r3
 8008ce0:	f000 f853 	bl	8008d8a <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8allocateEjPKv>
 8008ce4:	0003      	movs	r3, r0
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	b002      	add	sp, #8
 8008cec:	bd80      	pop	{r7, pc}

08008cee <_ZSt11__addressofISaISt10_List_nodeIP9XFTimeoutEEEPT_RS5_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b082      	sub	sp, #8
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	0018      	movs	r0, r3
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	b002      	add	sp, #8
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE9constructIS3_JRKS3_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8008d00:	b590      	push	{r4, r7, lr}
 8008d02:	b085      	sub	sp, #20
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	0018      	movs	r0, r3
 8008d10:	f7ff fe34 	bl	800897c <_ZSt7forwardIRKP9XFTimeoutEOT_RNSt16remove_referenceIS4_E4typeE>
 8008d14:	0003      	movs	r3, r0
 8008d16:	681c      	ldr	r4, [r3, #0]
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	0019      	movs	r1, r3
 8008d1c:	2004      	movs	r0, #4
 8008d1e:	f7ff f84d 	bl	8007dbc <_ZnwjPv>
 8008d22:	1e03      	subs	r3, r0, #0
 8008d24:	d000      	beq.n	8008d28 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE9constructIS3_JRKS3_EEEvPT_DpOT0_+0x28>
 8008d26:	601c      	str	r4, [r3, #0]
 8008d28:	46c0      	nop			; (mov r8, r8)
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	b005      	add	sp, #20
 8008d2e:	bd90      	pop	{r4, r7, pc}

08008d30 <_ZN9__gnu_cxx16__aligned_membufIjE6_M_ptrEv>:
      _M_ptr() noexcept
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	0018      	movs	r0, r3
 8008d3c:	f000 f846 	bl	8008dcc <_ZN9__gnu_cxx16__aligned_membufIjE7_M_addrEv>
 8008d40:	0003      	movs	r3, r0
 8008d42:	0018      	movs	r0, r3
 8008d44:	46bd      	mov	sp, r7
 8008d46:	b002      	add	sp, #8
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b082      	sub	sp, #8
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	0018      	movs	r0, r3
 8008d56:	46bd      	mov	sp, r7
 8008d58:	b002      	add	sp, #8
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE10deallocateEPS4_j>:
      deallocate(pointer __p, size_type)
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	0018      	movs	r0, r3
 8008d6c:	f001 f8f6 	bl	8009f5c <_ZdlPv>
      }
 8008d70:	46c0      	nop			; (mov r8, r8)
 8008d72:	46bd      	mov	sp, r7
 8008d74:	b004      	add	sp, #16
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <_ZNK9__gnu_cxx16__aligned_membufIjE7_M_addrEv>:
      _M_addr() const noexcept
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
      { return static_cast<const void*>(&_M_storage); }
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	0018      	movs	r0, r3
 8008d84:	46bd      	mov	sp, r7
 8008d86:	b002      	add	sp, #8
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b084      	sub	sp, #16
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	60f8      	str	r0, [r7, #12]
 8008d92:	60b9      	str	r1, [r7, #8]
 8008d94:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	0018      	movs	r0, r3
 8008d9a:	f000 f821 	bl	8008de0 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8max_sizeEv>
 8008d9e:	0002      	movs	r2, r0
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	419b      	sbcs	r3, r3
 8008da6:	425b      	negs	r3, r3
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8008dae:	f001 f8f1 	bl	8009f94 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	0013      	movs	r3, r2
 8008db6:	005b      	lsls	r3, r3, #1
 8008db8:	189b      	adds	r3, r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	f001 f8b4 	bl	8009f2a <_Znwj>
 8008dc2:	0003      	movs	r3, r0
      }
 8008dc4:	0018      	movs	r0, r3
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	b004      	add	sp, #16
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <_ZN9__gnu_cxx16__aligned_membufIjE7_M_addrEv>:
      _M_addr() noexcept
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	b002      	add	sp, #8
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8008de8:	4b02      	ldr	r3, [pc, #8]	; (8008df4 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeIP9XFTimeoutEE8max_sizeEv+0x14>)
 8008dea:	0018      	movs	r0, r3
 8008dec:	46bd      	mov	sp, r7
 8008dee:	b002      	add	sp, #8
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	46c0      	nop			; (mov r8, r8)
 8008df4:	15555555 	.word	0x15555555

08008df8 <XF_initialize>:
using interface::XFTimeoutManager;

bool XF::_bInitialized = false;

void XF_initialize(int timeInterval)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
    XF::initialize(timeInterval);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	2100      	movs	r1, #0
 8008e06:	0018      	movs	r0, r3
 8008e08:	f000 f80c 	bl	8008e24 <_ZN2XF10initializeEiiPPc>
}
 8008e0c:	46c0      	nop			; (mov r8, r8)
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	b002      	add	sp, #8
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <XF_exec>:

void XF_exec()
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	af00      	add	r7, sp, #0
    XF::exec();
 8008e18:	f000 f824 	bl	8008e64 <_ZN2XF4execEv>
}
 8008e1c:	46c0      	nop			; (mov r8, r8)
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
	...

08008e24 <_ZN2XF10initializeEiiPPc>:
{
    XF::execOnce();
}

void XF::initialize(int timeInterval /* = 10 */, int argc /* = 0 */, char * argv[] /* = nullptr */)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
    if (!_bInitialized)
 8008e30:	4b0b      	ldr	r3, [pc, #44]	; (8008e60 <_ZN2XF10initializeEiiPPc+0x3c>)
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	2201      	movs	r2, #1
 8008e36:	4053      	eors	r3, r2
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00b      	beq.n	8008e56 <_ZN2XF10initializeEiiPPc+0x32>
    {
        // Create and initialize TimeoutManager
        XFTimeoutManager::getInstance()->initialize(timeInterval);
 8008e3e:	f7ff f817 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8008e42:	0002      	movs	r2, r0
 8008e44:	6813      	ldr	r3, [r2, #0]
 8008e46:	3308      	adds	r3, #8
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68f9      	ldr	r1, [r7, #12]
 8008e4c:	0010      	movs	r0, r2
 8008e4e:	4798      	blx	r3

        _bInitialized = true;
 8008e50:	4b03      	ldr	r3, [pc, #12]	; (8008e60 <_ZN2XF10initializeEiiPPc+0x3c>)
 8008e52:	2201      	movs	r2, #1
 8008e54:	701a      	strb	r2, [r3, #0]
    }
}
 8008e56:	46c0      	nop			; (mov r8, r8)
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	b004      	add	sp, #16
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	46c0      	nop			; (mov r8, r8)
 8008e60:	20000154 	.word	0x20000154

08008e64 <_ZN2XF4execEv>:

int XF::exec()
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	af00      	add	r7, sp, #0
	// Start timeout manager
	XFTimeoutManager::getInstance()->start();
 8008e68:	f7ff f802 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8008e6c:	0002      	movs	r2, r0
 8008e6e:	6813      	ldr	r3, [r2, #0]
 8008e70:	3310      	adds	r3, #16
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	0010      	movs	r0, r2
 8008e76:	4798      	blx	r3

	// Start default dispatcher
	XFResourceFactory::getInstance()->getDefaultDispatcher()->start();
 8008e78:	f7fe ff22 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 8008e7c:	0002      	movs	r2, r0
 8008e7e:	6813      	ldr	r3, [r2, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	0010      	movs	r0, r2
 8008e84:	4798      	blx	r3
 8008e86:	0002      	movs	r2, r0
 8008e88:	6813      	ldr	r3, [r2, #0]
 8008e8a:	330c      	adds	r3, #12
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	0010      	movs	r0, r2
 8008e90:	4798      	blx	r3

	// In case default dispatcher does not have a thread executing it,
	// call it with this thread
	if (!XFResourceFactory::getInstance()->getDefaultDispatcher()->isActive())
 8008e92:	f7fe ff15 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 8008e96:	0002      	movs	r2, r0
 8008e98:	6813      	ldr	r3, [r2, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	0010      	movs	r0, r2
 8008e9e:	4798      	blx	r3
 8008ea0:	0002      	movs	r2, r0
 8008ea2:	6813      	ldr	r3, [r2, #0]
 8008ea4:	3308      	adds	r3, #8
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	0010      	movs	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	0003      	movs	r3, r0
 8008eae:	001a      	movs	r2, r3
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	4053      	eors	r3, r2
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00d      	beq.n	8008ed6 <_ZN2XF4execEv+0x72>
	{
		XFResourceFactory::getInstance()->getDefaultDispatcher()->execute();
 8008eba:	f7fe ff01 	bl	8007cc0 <_ZN9interface17XFResourceFactory11getInstanceEv>
 8008ebe:	0002      	movs	r2, r0
 8008ec0:	6813      	ldr	r3, [r2, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	0010      	movs	r0, r2
 8008ec6:	4798      	blx	r3
 8008ec8:	0002      	movs	r2, r0
 8008eca:	6813      	ldr	r3, [r2, #0]
 8008ecc:	3324      	adds	r3, #36	; 0x24
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	0010      	movs	r0, r2
 8008ed4:	4798      	blx	r3
	}
    return 0;
 8008ed6:	2300      	movs	r3, #0
}
 8008ed8:	0018      	movs	r0, r3
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}
	...

08008ee0 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a07      	ldr	r2, [pc, #28]	; (8008f08 <_ZSt16__deque_buf_sizej+0x28>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d806      	bhi.n	8008efe <_ZSt16__deque_buf_sizej+0x1e>
 8008ef0:	6879      	ldr	r1, [r7, #4]
 8008ef2:	2380      	movs	r3, #128	; 0x80
 8008ef4:	0098      	lsls	r0, r3, #2
 8008ef6:	f7f7 f907 	bl	8000108 <__udivsi3>
 8008efa:	0003      	movs	r3, r0
 8008efc:	e000      	b.n	8008f00 <_ZSt16__deque_buf_sizej+0x20>
 8008efe:	2301      	movs	r3, #1
 8008f00:	0018      	movs	r0, r3
 8008f02:	46bd      	mov	sp, r7
 8008f04:	b002      	add	sp, #8
 8008f06:	bd80      	pop	{r7, pc}
 8008f08:	000001ff 	.word	0x000001ff

08008f0c <_ZN9interface12XFEventQueueC1Ev>:
    virtual const XFEvent * front() = 0;			///< Returns pointer to next event to pop.
    virtual void pop() = 0;							///< Pops the next event from the queue.
    virtual bool pend() = 0;						///< Wait for the next event to arrive. Returns true if an event is in the queue.

public:
    XFEventQueue() = default;
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b082      	sub	sp, #8
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	4a03      	ldr	r2, [pc, #12]	; (8008f24 <_ZN9interface12XFEventQueueC1Ev+0x18>)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	b002      	add	sp, #8
 8008f22:	bd80      	pop	{r7, pc}
 8008f24:	0800b6a4 	.word	0x0800b6a4

08008f28 <_ZN9interface12XFEventQueueD1Ev>:
    virtual ~XFEventQueue() = default;
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	4a03      	ldr	r2, [pc, #12]	; (8008f40 <_ZN9interface12XFEventQueueD1Ev+0x18>)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	601a      	str	r2, [r3, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	0018      	movs	r0, r3
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	b002      	add	sp, #8
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	0800b6a4 	.word	0x0800b6a4

08008f44 <_ZN9interface12XFEventQueueD0Ev>:
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	0018      	movs	r0, r3
 8008f50:	f7ff ffea 	bl	8008f28 <_ZN9interface12XFEventQueueD1Ev>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2104      	movs	r1, #4
 8008f58:	0018      	movs	r0, r3
 8008f5a:	f000 ffe2 	bl	8009f22 <_ZdlPvj>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	0018      	movs	r0, r3
 8008f62:	46bd      	mov	sp, r7
 8008f64:	b002      	add	sp, #8
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEED1Ev>:
   *  Members not found in @a normal containers are @c container_type,
   *  which is a typedef for the second Sequence parameter, and @c push and
   *  @c pop, which are standard %queue/FIFO operations.
  */
  template<typename _Tp, typename _Sequence = deque<_Tp> >
    class queue
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	0018      	movs	r0, r3
 8008f74:	f000 f8c1 	bl	80090fa <_ZNSt5dequeIPK7XFEventSaIS2_EED1Ev>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	b002      	add	sp, #8
 8008f80:	bd80      	pop	{r7, pc}
	...

08008f84 <_ZN19XFEventQueueDefaultC1Ev>:
#if (USE_XF_EVENT_QUEUE_DEFAULT_IDF_IMPLEMENTATION != 0)

#include <assert.h>
#include "eventqueue-default.h"

XFEventQueueDefault::XFEventQueueDefault()
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b082      	sub	sp, #8
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	0018      	movs	r0, r3
 8008f90:	f7ff ffbc 	bl	8008f0c <_ZN9interface12XFEventQueueC1Ev>
 8008f94:	4a08      	ldr	r2, [pc, #32]	; (8008fb8 <_ZN19XFEventQueueDefaultC1Ev+0x34>)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	601a      	str	r2, [r3, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	3304      	adds	r3, #4
 8008f9e:	0018      	movs	r0, r3
 8008fa0:	f000 ff3c 	bl	8009e1c <_ZN14XFMutexDefaultC1Ev>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	3308      	adds	r3, #8
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f000 f899 	bl	80090e0 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEEC1IS5_vEEv>
{

}
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	0018      	movs	r0, r3
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	b002      	add	sp, #8
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	0800b680 	.word	0x0800b680

08008fbc <_ZN19XFEventQueueDefaultD1Ev>:

XFEventQueueDefault::~XFEventQueueDefault()
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	4a0a      	ldr	r2, [pc, #40]	; (8008ff0 <_ZN19XFEventQueueDefaultD1Ev+0x34>)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	3308      	adds	r3, #8
 8008fce:	0018      	movs	r0, r3
 8008fd0:	f7ff ffca 	bl	8008f68 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEED1Ev>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f000 ff31 	bl	8009e40 <_ZN14XFMutexDefaultD1Ev>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	0018      	movs	r0, r3
 8008fe2:	f7ff ffa1 	bl	8008f28 <_ZN9interface12XFEventQueueD1Ev>
{

}
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	0018      	movs	r0, r3
 8008fea:	46bd      	mov	sp, r7
 8008fec:	b002      	add	sp, #8
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	0800b680 	.word	0x0800b680

08008ff4 <_ZN19XFEventQueueDefaultD0Ev>:
XFEventQueueDefault::~XFEventQueueDefault()
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
}
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	0018      	movs	r0, r3
 8009000:	f7ff ffdc 	bl	8008fbc <_ZN19XFEventQueueDefaultD1Ev>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2130      	movs	r1, #48	; 0x30
 8009008:	0018      	movs	r0, r3
 800900a:	f000 ff8a 	bl	8009f22 <_ZdlPvj>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	0018      	movs	r0, r3
 8009012:	46bd      	mov	sp, r7
 8009014:	b002      	add	sp, #8
 8009016:	bd80      	pop	{r7, pc}

08009018 <_ZNK19XFEventQueueDefault5emptyEv>:

bool XFEventQueueDefault::empty() const
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
    return _queue.empty();
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	3308      	adds	r3, #8
 8009024:	0018      	movs	r0, r3
 8009026:	f000 f88d 	bl	8009144 <_ZNKSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE5emptyEv>
 800902a:	0003      	movs	r3, r0
}
 800902c:	0018      	movs	r0, r3
 800902e:	46bd      	mov	sp, r7
 8009030:	b002      	add	sp, #8
 8009032:	bd80      	pop	{r7, pc}

08009034 <_ZN19XFEventQueueDefault4pushEPK7XFEvent>:

bool XFEventQueueDefault::push(const XFEvent * pEvent)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
    _mutex.lock();
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	3304      	adds	r3, #4
 8009042:	0018      	movs	r0, r3
 8009044:	f000 ff20 	bl	8009e88 <_ZN14XFMutexDefault4lockEv>
    {
        _queue.push(pEvent);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	3308      	adds	r3, #8
 800904c:	003a      	movs	r2, r7
 800904e:	0011      	movs	r1, r2
 8009050:	0018      	movs	r0, r3
 8009052:	f000 f884 	bl	800915e <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE4pushERKS2_>
    }
    _mutex.unlock();
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	3304      	adds	r3, #4
 800905a:	0018      	movs	r0, r3
 800905c:	f000 ff1e 	bl	8009e9c <_ZN14XFMutexDefault6unlockEv>

    return true;
 8009060:	2301      	movs	r3, #1
}
 8009062:	0018      	movs	r0, r3
 8009064:	46bd      	mov	sp, r7
 8009066:	b002      	add	sp, #8
 8009068:	bd80      	pop	{r7, pc}

0800906a <_ZN19XFEventQueueDefault5frontEv>:

const XFEvent * XFEventQueueDefault::front()
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
    const XFEvent * event;
    _mutex.lock();
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	3304      	adds	r3, #4
 8009076:	0018      	movs	r0, r3
 8009078:	f000 ff06 	bl	8009e88 <_ZN14XFMutexDefault4lockEv>
    {
        event =  _queue.front();
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	3308      	adds	r3, #8
 8009080:	0018      	movs	r0, r3
 8009082:	f000 f87b 	bl	800917c <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE5frontEv>
 8009086:	0003      	movs	r3, r0
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	60fb      	str	r3, [r7, #12]
    }
    _mutex.unlock();
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	3304      	adds	r3, #4
 8009090:	0018      	movs	r0, r3
 8009092:	f000 ff03 	bl	8009e9c <_ZN14XFMutexDefault6unlockEv>
    return event;
 8009096:	68fb      	ldr	r3, [r7, #12]
}
 8009098:	0018      	movs	r0, r3
 800909a:	46bd      	mov	sp, r7
 800909c:	b004      	add	sp, #16
 800909e:	bd80      	pop	{r7, pc}

080090a0 <_ZN19XFEventQueueDefault3popEv>:

void XFEventQueueDefault::pop()
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
    _mutex.lock();
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	3304      	adds	r3, #4
 80090ac:	0018      	movs	r0, r3
 80090ae:	f000 feeb 	bl	8009e88 <_ZN14XFMutexDefault4lockEv>
    {
        _queue.pop();
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	3308      	adds	r3, #8
 80090b6:	0018      	movs	r0, r3
 80090b8:	f000 f86d 	bl	8009196 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE3popEv>
    }
    _mutex.unlock();
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	3304      	adds	r3, #4
 80090c0:	0018      	movs	r0, r3
 80090c2:	f000 feeb 	bl	8009e9c <_ZN14XFMutexDefault6unlockEv>
}
 80090c6:	46c0      	nop			; (mov r8, r8)
 80090c8:	46bd      	mov	sp, r7
 80090ca:	b002      	add	sp, #8
 80090cc:	bd80      	pop	{r7, pc}

080090ce <_ZN19XFEventQueueDefault4pendEv>:

bool XFEventQueueDefault::pend()
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
    // Method cannot be used in an IDF! Waiting within
    // this method would block the whole XF
    return false;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	0018      	movs	r0, r3
 80090da:	46bd      	mov	sp, r7
 80090dc:	b002      	add	sp, #8
 80090de:	bd80      	pop	{r7, pc}

080090e0 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEEC1IS5_vEEv>:
      queue(const _Sequence& __c = _Sequence())
      : c(__c) { }
#else
      template<typename _Seq = _Sequence, typename _Requires = typename
	       enable_if<is_default_constructible<_Seq>::value>::type>
	queue()
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
	: c() { }
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	0018      	movs	r0, r3
 80090ec:	f000 f85f 	bl	80091ae <_ZNSt5dequeIPK7XFEventSaIS2_EEC1Ev>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	0018      	movs	r0, r3
 80090f4:	46bd      	mov	sp, r7
 80090f6:	b002      	add	sp, #8
 80090f8:	bd80      	pop	{r7, pc}

080090fa <_ZNSt5dequeIPK7XFEventSaIS2_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 80090fa:	b5b0      	push	{r4, r5, r7, lr}
 80090fc:	b08a      	sub	sp, #40	; 0x28
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8009102:	2408      	movs	r4, #8
 8009104:	193b      	adds	r3, r7, r4
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	0011      	movs	r1, r2
 800910a:	0018      	movs	r0, r3
 800910c:	f000 f88b 	bl	8009226 <_ZNSt5dequeIPK7XFEventSaIS2_EE5beginEv>
 8009110:	2518      	movs	r5, #24
 8009112:	197b      	adds	r3, r7, r5
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	0011      	movs	r1, r2
 8009118:	0018      	movs	r0, r3
 800911a:	f000 f895 	bl	8009248 <_ZNSt5dequeIPK7XFEventSaIS2_EE3endEv>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	0018      	movs	r0, r3
 8009122:	f000 f8a2 	bl	800926a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE19_M_get_Tp_allocatorEv>
 8009126:	0003      	movs	r3, r0
 8009128:	197a      	adds	r2, r7, r5
 800912a:	1939      	adds	r1, r7, r4
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 f8bf 	bl	80092b0 <_ZNSt5dequeIPK7XFEventSaIS2_EE15_M_destroy_dataESt15_Deque_iteratorIS2_RS2_PS2_ES8_RKS3_>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	0018      	movs	r0, r3
 8009136:	f000 f854 	bl	80091e2 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	0018      	movs	r0, r3
 800913e:	46bd      	mov	sp, r7
 8009140:	b00a      	add	sp, #40	; 0x28
 8009142:	bdb0      	pop	{r4, r5, r7, pc}

08009144 <_ZNKSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE5emptyEv>:

      /**
       *  Returns true if the %queue is empty.
       */
      bool
      empty() const
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
      { return c.empty(); }
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	0018      	movs	r0, r3
 8009150:	f000 f8b9 	bl	80092c6 <_ZNKSt5dequeIPK7XFEventSaIS2_EE5emptyEv>
 8009154:	0003      	movs	r3, r0
 8009156:	0018      	movs	r0, r3
 8009158:	46bd      	mov	sp, r7
 800915a:	b002      	add	sp, #8
 800915c:	bd80      	pop	{r7, pc}

0800915e <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE4pushERKS2_>:
       *  element at the end of the %queue and assigns the given data
       *  to it.  The time complexity of the operation depends on the
       *  underlying sequence.
       */
      void
      push(const value_type& __x)
 800915e:	b580      	push	{r7, lr}
 8009160:	b082      	sub	sp, #8
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
      { c.push_back(__x); }
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	683a      	ldr	r2, [r7, #0]
 800916c:	0011      	movs	r1, r2
 800916e:	0018      	movs	r0, r3
 8009170:	f000 f8bb 	bl	80092ea <_ZNSt5dequeIPK7XFEventSaIS2_EE9push_backERKS2_>
 8009174:	46c0      	nop			; (mov r8, r8)
 8009176:	46bd      	mov	sp, r7
 8009178:	b002      	add	sp, #8
 800917a:	bd80      	pop	{r7, pc}

0800917c <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE5frontEv>:
      front()
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
	return c.front();
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	0018      	movs	r0, r3
 8009188:	f000 f8d2 	bl	8009330 <_ZNSt5dequeIPK7XFEventSaIS2_EE5frontEv>
 800918c:	0003      	movs	r3, r0
      }
 800918e:	0018      	movs	r0, r3
 8009190:	46bd      	mov	sp, r7
 8009192:	b002      	add	sp, #8
 8009194:	bd80      	pop	{r7, pc}

08009196 <_ZNSt5queueIPK7XFEventSt5dequeIS2_SaIS2_EEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 8009196:	b580      	push	{r7, lr}
 8009198:	b082      	sub	sp, #8
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	0018      	movs	r0, r3
 80091a2:	f000 f8d9 	bl	8009358 <_ZNSt5dequeIPK7XFEventSaIS2_EE9pop_frontEv>
      }
 80091a6:	46c0      	nop			; (mov r8, r8)
 80091a8:	46bd      	mov	sp, r7
 80091aa:	b002      	add	sp, #8
 80091ac:	bd80      	pop	{r7, pc}

080091ae <_ZNSt5dequeIPK7XFEventSaIS2_EEC1Ev>:
      deque() : _Base() { }
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b082      	sub	sp, #8
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	0018      	movs	r0, r3
 80091ba:	f000 f8ed 	bl	8009398 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EEC1Ev>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	0018      	movs	r0, r3
 80091c2:	46bd      	mov	sp, r7
 80091c4:	b002      	add	sp, #8
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	0018      	movs	r0, r3
 80091d4:	f000 f8f2 	bl	80093bc <_ZNSaIPK7XFEventED1Ev>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	0018      	movs	r0, r3
 80091dc:	46bd      	mov	sp, r7
 80091de:	b002      	add	sp, #8
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b082      	sub	sp, #8
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d010      	beq.n	8009214 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80091fa:	1d1a      	adds	r2, r3, #4
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	0018      	movs	r0, r3
 8009200:	f000 f8e9 	bl	80093d6 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6819      	ldr	r1, [r3, #0]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	685a      	ldr	r2, [r3, #4]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	0018      	movs	r0, r3
 8009210:	f000 f8fc 	bl	800940c <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_deallocate_mapEPPS2_j>
    }
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	0018      	movs	r0, r3
 8009218:	f7ff ffd6 	bl	80091c8 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE11_Deque_implD1Ev>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	0018      	movs	r0, r3
 8009220:	46bd      	mov	sp, r7
 8009222:	b002      	add	sp, #8
 8009224:	bd80      	pop	{r7, pc}

08009226 <_ZNSt5dequeIPK7XFEventSaIS2_EE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	3308      	adds	r3, #8
 8009234:	001a      	movs	r2, r3
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	0011      	movs	r1, r2
 800923a:	0018      	movs	r0, r3
 800923c:	f000 f81e 	bl	800927c <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1ERKS5_>
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	46bd      	mov	sp, r7
 8009244:	b002      	add	sp, #8
 8009246:	bd80      	pop	{r7, pc}

08009248 <_ZNSt5dequeIPK7XFEventSaIS2_EE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	3318      	adds	r3, #24
 8009256:	001a      	movs	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	0011      	movs	r1, r2
 800925c:	0018      	movs	r0, r3
 800925e:	f000 f80d 	bl	800927c <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1ERKS5_>
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	46bd      	mov	sp, r7
 8009266:	b002      	add	sp, #8
 8009268:	bd80      	pop	{r7, pc}

0800926a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800926a:	b580      	push	{r7, lr}
 800926c:	b082      	sub	sp, #8
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	0018      	movs	r0, r3
 8009276:	46bd      	mov	sp, r7
 8009278:	b002      	add	sp, #8
 800927a:	bd80      	pop	{r7, pc}

0800927c <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1ERKS5_>:
      _Deque_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
	_M_last(__x._M_last), _M_node(__x._M_node) { }
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	601a      	str	r2, [r3, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	685a      	ldr	r2, [r3, #4]
	_M_last(__x._M_last), _M_node(__x._M_node) { }
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	605a      	str	r2, [r3, #4]
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	689a      	ldr	r2, [r3, #8]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	609a      	str	r2, [r3, #8]
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	68da      	ldr	r2, [r3, #12]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	60da      	str	r2, [r3, #12]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	0018      	movs	r0, r3
 80092aa:	46bd      	mov	sp, r7
 80092ac:	b002      	add	sp, #8
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <_ZNSt5dequeIPK7XFEventSaIS2_EE15_M_destroy_dataESt15_Deque_iteratorIS2_RS2_PS2_ES8_RKS3_>:
	void
	_M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
	{ _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08c      	sub	sp, #48	; 0x30
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
 80092bc:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 80092be:	46c0      	nop			; (mov r8, r8)
 80092c0:	46bd      	mov	sp, r7
 80092c2:	b00c      	add	sp, #48	; 0x30
 80092c4:	bd80      	pop	{r7, pc}

080092c6 <_ZNKSt5dequeIPK7XFEventSaIS2_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 80092c6:	b580      	push	{r7, lr}
 80092c8:	b082      	sub	sp, #8
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish == this->_M_impl._M_start; }
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	3318      	adds	r3, #24
 80092d2:	001a      	movs	r2, r3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	3308      	adds	r3, #8
 80092d8:	0019      	movs	r1, r3
 80092da:	0010      	movs	r0, r2
 80092dc:	f000 f8b1 	bl	8009442 <_ZSteqIPK7XFEventRS2_PS2_EbRKSt15_Deque_iteratorIT_T0_T1_ESB_>
 80092e0:	0003      	movs	r3, r0
 80092e2:	0018      	movs	r0, r3
 80092e4:	46bd      	mov	sp, r7
 80092e6:	b002      	add	sp, #8
 80092e8:	bd80      	pop	{r7, pc}

080092ea <_ZNSt5dequeIPK7XFEventSaIS2_EE9push_backERKS2_>:
      push_back(const value_type& __x)
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b082      	sub	sp, #8
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish._M_cur
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	3b04      	subs	r3, #4
	if (this->_M_impl._M_finish._M_cur
 80092fe:	429a      	cmp	r2, r3
 8009300:	d00c      	beq.n	800931c <_ZNSt5dequeIPK7XFEventSaIS2_EE9push_backERKS2_+0x32>
	    _Alloc_traits::construct(this->_M_impl,
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	699b      	ldr	r3, [r3, #24]
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	0019      	movs	r1, r3
 800930c:	f000 f8b3 	bl	8009476 <_ZNSt16allocator_traitsISaIPK7XFEventEE9constructIS2_JRKS2_EEEvRS3_PT_DpOT0_>
	    ++this->_M_impl._M_finish._M_cur;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	1d1a      	adds	r2, r3, #4
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	619a      	str	r2, [r3, #24]
      }
 800931a:	e005      	b.n	8009328 <_ZNSt5dequeIPK7XFEventSaIS2_EE9push_backERKS2_+0x3e>
	  _M_push_back_aux(__x);
 800931c:	683a      	ldr	r2, [r7, #0]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	0011      	movs	r1, r2
 8009322:	0018      	movs	r0, r3
 8009324:	f000 f8bb 	bl	800949e <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_>
      }
 8009328:	46c0      	nop			; (mov r8, r8)
 800932a:	46bd      	mov	sp, r7
 800932c:	b002      	add	sp, #8
 800932e:	bd80      	pop	{r7, pc}

08009330 <_ZNSt5dequeIPK7XFEventSaIS2_EE5frontEv>:
      front() _GLIBCXX_NOEXCEPT
 8009330:	b590      	push	{r4, r7, lr}
 8009332:	b087      	sub	sp, #28
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
	return *begin();
 8009338:	2408      	movs	r4, #8
 800933a:	193b      	adds	r3, r7, r4
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	0011      	movs	r1, r2
 8009340:	0018      	movs	r0, r3
 8009342:	f7ff ff70 	bl	8009226 <_ZNSt5dequeIPK7XFEventSaIS2_EE5beginEv>
 8009346:	193b      	adds	r3, r7, r4
 8009348:	0018      	movs	r0, r3
 800934a:	f000 f8da 	bl	8009502 <_ZNKSt15_Deque_iteratorIPK7XFEventRS2_PS2_EdeEv>
 800934e:	0003      	movs	r3, r0
      }
 8009350:	0018      	movs	r0, r3
 8009352:	46bd      	mov	sp, r7
 8009354:	b007      	add	sp, #28
 8009356:	bd90      	pop	{r4, r7, pc}

08009358 <_ZNSt5dequeIPK7XFEventSaIS2_EE9pop_frontEv>:
      pop_front() _GLIBCXX_NOEXCEPT
 8009358:	b580      	push	{r7, lr}
 800935a:	b082      	sub	sp, #8
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
	if (this->_M_impl._M_start._M_cur
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	689a      	ldr	r2, [r3, #8]
	    != this->_M_impl._M_start._M_last - 1)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	3b04      	subs	r3, #4
	if (this->_M_impl._M_start._M_cur
 800936a:	429a      	cmp	r2, r3
 800936c:	d00c      	beq.n	8009388 <_ZNSt5dequeIPK7XFEventSaIS2_EE9pop_frontEv+0x30>
	    _Alloc_traits::destroy(this->_M_impl,
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	0019      	movs	r1, r3
 8009376:	0010      	movs	r0, r2
 8009378:	f000 f8cd 	bl	8009516 <_ZNSt16allocator_traitsISaIPK7XFEventEE7destroyIS2_EEvRS3_PT_>
	    ++this->_M_impl._M_start._M_cur;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	1d1a      	adds	r2, r3, #4
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	609a      	str	r2, [r3, #8]
      }
 8009386:	e003      	b.n	8009390 <_ZNSt5dequeIPK7XFEventSaIS2_EE9pop_frontEv+0x38>
	  _M_pop_front_aux();
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	0018      	movs	r0, r3
 800938c:	f000 f8d2 	bl	8009534 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_pop_front_auxEv>
      }
 8009390:	46c0      	nop			; (mov r8, r8)
 8009392:	46bd      	mov	sp, r7
 8009394:	b002      	add	sp, #8
 8009396:	bd80      	pop	{r7, pc}

08009398 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EEC1Ev>:
      _Deque_base()
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
      : _M_impl()
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	0018      	movs	r0, r3
 80093a4:	f000 f8ee 	bl	8009584 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2100      	movs	r1, #0
 80093ac:	0018      	movs	r0, r3
 80093ae:	f000 f906 	bl	80095be <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	0018      	movs	r0, r3
 80093b6:	46bd      	mov	sp, r7
 80093b8:	b002      	add	sp, #8
 80093ba:	bd80      	pop	{r7, pc}

080093bc <_ZNSaIPK7XFEventED1Ev>:
      ~allocator() throw() { }
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	0018      	movs	r0, r3
 80093c8:	f000 f961 	bl	800968e <_ZN9__gnu_cxx13new_allocatorIPK7XFEventED1Ev>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	0018      	movs	r0, r3
 80093d0:	46bd      	mov	sp, r7
 80093d2:	b002      	add	sp, #8
 80093d4:	bd80      	pop	{r7, pc}

080093d6 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_>:
    _Deque_base<_Tp, _Alloc>::
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b086      	sub	sp, #24
 80093da:	af00      	add	r7, sp, #0
 80093dc:	60f8      	str	r0, [r7, #12]
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	617b      	str	r3, [r7, #20]
 80093e6:	697a      	ldr	r2, [r7, #20]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d20a      	bcs.n	8009404 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_+0x2e>
	_M_deallocate_node(*__n);
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	0011      	movs	r1, r2
 80093f6:	0018      	movs	r0, r3
 80093f8:	f000 f952 	bl	80096a0 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE18_M_deallocate_nodeEPS2_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	3304      	adds	r3, #4
 8009400:	617b      	str	r3, [r7, #20]
 8009402:	e7f0      	b.n	80093e6 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_destroy_nodesEPPS2_S6_+0x10>
    }
 8009404:	46c0      	nop			; (mov r8, r8)
 8009406:	46bd      	mov	sp, r7
 8009408:	b006      	add	sp, #24
 800940a:	bd80      	pop	{r7, pc}

0800940c <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_deallocate_mapEPPS2_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 800940c:	b590      	push	{r4, r7, lr}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	60f8      	str	r0, [r7, #12]
 8009414:	60b9      	str	r1, [r7, #8]
 8009416:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8009418:	2414      	movs	r4, #20
 800941a:	193b      	adds	r3, r7, r4
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	0011      	movs	r1, r2
 8009420:	0018      	movs	r0, r3
 8009422:	f000 f950 	bl	80096c6 <_ZNKSt11_Deque_baseIPK7XFEventSaIS2_EE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	68b9      	ldr	r1, [r7, #8]
 800942a:	193b      	adds	r3, r7, r4
 800942c:	0018      	movs	r0, r3
 800942e:	f000 f96a 	bl	8009706 <_ZNSt16allocator_traitsISaIPPK7XFEventEE10deallocateERS4_PS3_j>
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8009432:	193b      	adds	r3, r7, r4
 8009434:	0018      	movs	r0, r3
 8009436:	f000 f959 	bl	80096ec <_ZNSaIPPK7XFEventED1Ev>
      }
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	46bd      	mov	sp, r7
 800943e:	b007      	add	sp, #28
 8009440:	bd90      	pop	{r4, r7, pc}

08009442 <_ZSteqIPK7XFEventRS2_PS2_EbRKSt15_Deque_iteratorIT_T0_T1_ESB_>:
    operator==(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
 8009442:	b580      	push	{r7, lr}
 8009444:	b082      	sub	sp, #8
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
 800944a:	6039      	str	r1, [r7, #0]
    { return __x._M_cur == __y._M_cur; }
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	1ad3      	subs	r3, r2, r3
 8009456:	425a      	negs	r2, r3
 8009458:	4153      	adcs	r3, r2
 800945a:	b2db      	uxtb	r3, r3
 800945c:	0018      	movs	r0, r3
 800945e:	46bd      	mov	sp, r7
 8009460:	b002      	add	sp, #8
 8009462:	bd80      	pop	{r7, pc}

08009464 <_ZSt7forwardIRKPK7XFEventEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	0018      	movs	r0, r3
 8009470:	46bd      	mov	sp, r7
 8009472:	b002      	add	sp, #8
 8009474:	bd80      	pop	{r7, pc}

08009476 <_ZNSt16allocator_traitsISaIPK7XFEventEE9constructIS2_JRKS2_EEEvRS3_PT_DpOT0_>:
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8009476:	b580      	push	{r7, lr}
 8009478:	b084      	sub	sp, #16
 800947a:	af00      	add	r7, sp, #0
 800947c:	60f8      	str	r0, [r7, #12]
 800947e:	60b9      	str	r1, [r7, #8]
 8009480:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	0018      	movs	r0, r3
 8009486:	f7ff ffed 	bl	8009464 <_ZSt7forwardIRKPK7XFEventEOT_RNSt16remove_referenceIS5_E4typeE>
 800948a:	0002      	movs	r2, r0
 800948c:	68b9      	ldr	r1, [r7, #8]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	0018      	movs	r0, r3
 8009492:	f000 f948 	bl	8009726 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE9constructIS3_JRKS3_EEEvPT_DpOT0_>
 8009496:	46c0      	nop			; (mov r8, r8)
 8009498:	46bd      	mov	sp, r7
 800949a:	b004      	add	sp, #16
 800949c:	bd80      	pop	{r7, pc}

0800949e <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_push_back_auxIJRKS2_EEEvDpOT_>:
  // Called only if _M_impl._M_finish._M_cur == _M_impl._M_finish._M_last - 1.
  template<typename _Tp, typename _Alloc>
#if __cplusplus >= 201103L
    template<typename... _Args>
      void
      deque<_Tp, _Alloc>::
 800949e:	b5b0      	push	{r4, r5, r7, lr}
 80094a0:	b082      	sub	sp, #8
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
 80094a6:	6039      	str	r1, [r7, #0]
      void
      deque<_Tp, _Alloc>::
      _M_push_back_aux(const value_type& __t)
#endif
      {
	_M_reserve_map_at_back();
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2101      	movs	r1, #1
 80094ac:	0018      	movs	r0, r3
 80094ae:	f000 f952 	bl	8009756 <_ZNSt5dequeIPK7XFEventSaIS2_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b8:	1d1c      	adds	r4, r3, #4
 80094ba:	0010      	movs	r0, r2
 80094bc:	f000 f968 	bl	8009790 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_allocate_nodeEv>
 80094c0:	0003      	movs	r3, r0
 80094c2:	6023      	str	r3, [r4, #0]
	__try
	  {
#if __cplusplus >= 201103L
	    _Alloc_traits::construct(this->_M_impl,
 80094c4:	687c      	ldr	r4, [r7, #4]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	699d      	ldr	r5, [r3, #24]
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	0018      	movs	r0, r3
 80094ce:	f7ff ffc9 	bl	8009464 <_ZSt7forwardIRKPK7XFEventEOT_RNSt16remove_referenceIS5_E4typeE>
 80094d2:	0003      	movs	r3, r0
 80094d4:	001a      	movs	r2, r3
 80094d6:	0029      	movs	r1, r5
 80094d8:	0020      	movs	r0, r4
 80094da:	f7ff ffcc 	bl	8009476 <_ZNSt16allocator_traitsISaIPK7XFEventEE9constructIS2_JRKS2_EEEvRS3_PT_DpOT0_>
	                             this->_M_impl._M_finish._M_cur,
			             std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	3318      	adds	r3, #24
 80094e2:	001a      	movs	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e8:	3304      	adds	r3, #4
 80094ea:	0019      	movs	r1, r3
 80094ec:	0010      	movs	r0, r2
 80094ee:	f000 f961 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
						+ 1);
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	69da      	ldr	r2, [r3, #28]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	619a      	str	r2, [r3, #24]
	__catch(...)
	  {
	    _M_deallocate_node(*(this->_M_impl._M_finish._M_node + 1));
	    __throw_exception_again;
	  }
      }
 80094fa:	46c0      	nop			; (mov r8, r8)
 80094fc:	46bd      	mov	sp, r7
 80094fe:	b002      	add	sp, #8
 8009500:	bdb0      	pop	{r4, r5, r7, pc}

08009502 <_ZNKSt15_Deque_iteratorIPK7XFEventRS2_PS2_EdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8009502:	b580      	push	{r7, lr}
 8009504:	b082      	sub	sp, #8
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	0018      	movs	r0, r3
 8009510:	46bd      	mov	sp, r7
 8009512:	b002      	add	sp, #8
 8009514:	bd80      	pop	{r7, pc}

08009516 <_ZNSt16allocator_traitsISaIPK7XFEventEE7destroyIS2_EEvRS3_PT_>:
	destroy(allocator_type& __a, _Up* __p)
 8009516:	b580      	push	{r7, lr}
 8009518:	b082      	sub	sp, #8
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
 800951e:	6039      	str	r1, [r7, #0]
	{ __a.destroy(__p); }
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	0011      	movs	r1, r2
 8009526:	0018      	movs	r0, r3
 8009528:	f000 f95d 	bl	80097e6 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE7destroyIS3_EEvPT_>
 800952c:	46c0      	nop			; (mov r8, r8)
 800952e:	46bd      	mov	sp, r7
 8009530:	b002      	add	sp, #8
 8009532:	bd80      	pop	{r7, pc}

08009534 <_ZNSt5dequeIPK7XFEventSaIS2_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	0018      	movs	r0, r3
 8009540:	f7ff fe93 	bl	800926a <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE19_M_get_Tp_allocatorEv>
 8009544:	0002      	movs	r2, r0
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	689b      	ldr	r3, [r3, #8]
 800954a:	0019      	movs	r1, r3
 800954c:	0010      	movs	r0, r2
 800954e:	f7ff ffe2 	bl	8009516 <_ZNSt16allocator_traitsISaIPK7XFEventEE7destroyIS2_EEvRS3_PT_>
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	0019      	movs	r1, r3
 800955a:	0010      	movs	r0, r2
 800955c:	f000 f8a0 	bl	80096a0 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE18_M_deallocate_nodeEPS2_>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	3308      	adds	r3, #8
 8009564:	001a      	movs	r2, r3
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	695b      	ldr	r3, [r3, #20]
 800956a:	3304      	adds	r3, #4
 800956c:	0019      	movs	r1, r3
 800956e:	0010      	movs	r0, r2
 8009570:	f000 f920 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	68da      	ldr	r2, [r3, #12]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	609a      	str	r2, [r3, #8]
    }
 800957c:	46c0      	nop			; (mov r8, r8)
 800957e:	46bd      	mov	sp, r7
 8009580:	b002      	add	sp, #8
 8009582:	bd80      	pop	{r7, pc}

08009584 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE11_Deque_implC1Ev>:
	_Deque_impl()
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
	  _M_start(), _M_finish()
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	0018      	movs	r0, r3
 8009590:	f000 f932 	bl	80097f8 <_ZNSaIPK7XFEventEC1Ev>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	601a      	str	r2, [r3, #0]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	605a      	str	r2, [r3, #4]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	3308      	adds	r3, #8
 80095a4:	0018      	movs	r0, r3
 80095a6:	f000 f934 	bl	8009812 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1Ev>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3318      	adds	r3, #24
 80095ae:	0018      	movs	r0, r3
 80095b0:	f000 f92f 	bl	8009812 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1Ev>
	{ }
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	0018      	movs	r0, r3
 80095b8:	46bd      	mov	sp, r7
 80095ba:	b002      	add	sp, #8
 80095bc:	bd80      	pop	{r7, pc}

080095be <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 80095be:	b590      	push	{r4, r7, lr}
 80095c0:	b089      	sub	sp, #36	; 0x24
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
 80095c6:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
 80095c8:	2004      	movs	r0, #4
 80095ca:	f7ff fc89 	bl	8008ee0 <_ZSt16__deque_buf_sizej>
 80095ce:	0003      	movs	r3, r0
 80095d0:	0019      	movs	r1, r3
 80095d2:	6838      	ldr	r0, [r7, #0]
 80095d4:	f7f6 fd98 	bl	8000108 <__udivsi3>
 80095d8:	0003      	movs	r3, r0
 80095da:	3301      	adds	r3, #1
 80095dc:	61fb      	str	r3, [r7, #28]
					   size_t(__num_nodes + 2));
 80095de:	2308      	movs	r3, #8
 80095e0:	60fb      	str	r3, [r7, #12]
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	3302      	adds	r3, #2
 80095e6:	613b      	str	r3, [r7, #16]
 80095e8:	2310      	movs	r3, #16
 80095ea:	18fa      	adds	r2, r7, r3
 80095ec:	230c      	movs	r3, #12
 80095ee:	18fb      	adds	r3, r7, r3
 80095f0:	0011      	movs	r1, r2
 80095f2:	0018      	movs	r0, r3
 80095f4:	f000 f922 	bl	800983c <_ZSt3maxIjERKT_S2_S2_>
 80095f8:	0003      	movs	r3, r0
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	0011      	movs	r1, r2
 8009608:	0018      	movs	r0, r3
 800960a:	f000 f929 	bl	8009860 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_allocate_mapEj>
 800960e:	0002      	movs	r2, r0
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6859      	ldr	r1, [r3, #4]
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	1acb      	subs	r3, r1, r3
 8009620:	085b      	lsrs	r3, r3, #1
 8009622:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8009624:	18d3      	adds	r3, r2, r3
 8009626:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	69ba      	ldr	r2, [r7, #24]
 800962e:	18d3      	adds	r3, r2, r3
 8009630:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8009632:	697a      	ldr	r2, [r7, #20]
 8009634:	69b9      	ldr	r1, [r7, #24]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	0018      	movs	r0, r3
 800963a:	f000 f92d 	bl	8009898 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_>
      this->_M_impl._M_start._M_set_node(__nstart);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	3308      	adds	r3, #8
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	0011      	movs	r1, r2
 8009646:	0018      	movs	r0, r3
 8009648:	f000 f8b4 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	3318      	adds	r3, #24
 8009650:	001a      	movs	r2, r3
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	3b04      	subs	r3, #4
 8009656:	0019      	movs	r1, r3
 8009658:	0010      	movs	r0, r2
 800965a:	f000 f8ab 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68da      	ldr	r2, [r3, #12]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 800966a:	2004      	movs	r0, #4
 800966c:	f7ff fc38 	bl	8008ee0 <_ZSt16__deque_buf_sizej>
 8009670:	0002      	movs	r2, r0
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	0011      	movs	r1, r2
 8009676:	0018      	movs	r0, r3
 8009678:	f7f6 fdcc 	bl	8000214 <__aeabi_uidivmod>
 800967c:	000b      	movs	r3, r1
					+ __num_elements
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	619a      	str	r2, [r3, #24]
    }
 8009686:	46c0      	nop			; (mov r8, r8)
 8009688:	46bd      	mov	sp, r7
 800968a:	b009      	add	sp, #36	; 0x24
 800968c:	bd90      	pop	{r4, r7, pc}

0800968e <_ZN9__gnu_cxx13new_allocatorIPK7XFEventED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800968e:	b580      	push	{r7, lr}
 8009690:	b082      	sub	sp, #8
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	0018      	movs	r0, r3
 800969a:	46bd      	mov	sp, r7
 800969c:	b002      	add	sp, #8
 800969e:	bd80      	pop	{r7, pc}

080096a0 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE18_M_deallocate_nodeEPS2_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 80096a0:	b590      	push	{r4, r7, lr}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 80096aa:	687c      	ldr	r4, [r7, #4]
 80096ac:	2004      	movs	r0, #4
 80096ae:	f7ff fc17 	bl	8008ee0 <_ZSt16__deque_buf_sizej>
 80096b2:	0002      	movs	r2, r0
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	0019      	movs	r1, r3
 80096b8:	0020      	movs	r0, r4
 80096ba:	f000 f908 	bl	80098ce <_ZNSt16allocator_traitsISaIPK7XFEventEE10deallocateERS3_PS2_j>
      }
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	46bd      	mov	sp, r7
 80096c2:	b003      	add	sp, #12
 80096c4:	bd90      	pop	{r4, r7, pc}

080096c6 <_ZNKSt11_Deque_baseIPK7XFEventSaIS2_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
 80096ce:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	0018      	movs	r0, r3
 80096d4:	f000 f90b 	bl	80098ee <_ZNKSt11_Deque_baseIPK7XFEventSaIS2_EE19_M_get_Tp_allocatorEv>
 80096d8:	0002      	movs	r2, r0
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	0011      	movs	r1, r2
 80096de:	0018      	movs	r0, r3
 80096e0:	f000 f90e 	bl	8009900 <_ZNSaIPPK7XFEventEC1IS1_EERKSaIT_E>
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	46bd      	mov	sp, r7
 80096e8:	b002      	add	sp, #8
 80096ea:	bd80      	pop	{r7, pc}

080096ec <_ZNSaIPPK7XFEventED1Ev>:
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	0018      	movs	r0, r3
 80096f8:	f000 f910 	bl	800991c <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventED1Ev>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	0018      	movs	r0, r3
 8009700:	46bd      	mov	sp, r7
 8009702:	b002      	add	sp, #8
 8009704:	bd80      	pop	{r7, pc}

08009706 <_ZNSt16allocator_traitsISaIPPK7XFEventEE10deallocateERS4_PS3_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8009706:	b580      	push	{r7, lr}
 8009708:	b084      	sub	sp, #16
 800970a:	af00      	add	r7, sp, #0
 800970c:	60f8      	str	r0, [r7, #12]
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	68b9      	ldr	r1, [r7, #8]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	0018      	movs	r0, r3
 800971a:	f000 f908 	bl	800992e <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventE10deallocateEPS4_j>
 800971e:	46c0      	nop			; (mov r8, r8)
 8009720:	46bd      	mov	sp, r7
 8009722:	b004      	add	sp, #16
 8009724:	bd80      	pop	{r7, pc}

08009726 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE9constructIS3_JRKS3_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8009726:	b590      	push	{r4, r7, lr}
 8009728:	b085      	sub	sp, #20
 800972a:	af00      	add	r7, sp, #0
 800972c:	60f8      	str	r0, [r7, #12]
 800972e:	60b9      	str	r1, [r7, #8]
 8009730:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	0018      	movs	r0, r3
 8009736:	f7ff fe95 	bl	8009464 <_ZSt7forwardIRKPK7XFEventEOT_RNSt16remove_referenceIS5_E4typeE>
 800973a:	0003      	movs	r3, r0
 800973c:	681c      	ldr	r4, [r3, #0]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	0019      	movs	r1, r3
 8009742:	2004      	movs	r0, #4
 8009744:	f7fe fb3a 	bl	8007dbc <_ZnwjPv>
 8009748:	1e03      	subs	r3, r0, #0
 800974a:	d000      	beq.n	800974e <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE9constructIS3_JRKS3_EEEvPT_DpOT0_+0x28>
 800974c:	601c      	str	r4, [r3, #0]
 800974e:	46c0      	nop			; (mov r8, r8)
 8009750:	46bd      	mov	sp, r7
 8009752:	b005      	add	sp, #20
 8009754:	bd90      	pop	{r4, r7, pc}

08009756 <_ZNSt5dequeIPK7XFEventSaIS2_EE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
 800975e:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	1c5a      	adds	r2, r3, #1
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6859      	ldr	r1, [r3, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976c:	0018      	movs	r0, r3
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	1ac3      	subs	r3, r0, r3
 8009774:	109b      	asrs	r3, r3, #2
 8009776:	1acb      	subs	r3, r1, r3
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8009778:	429a      	cmp	r2, r3
 800977a:	d905      	bls.n	8009788 <_ZNSt5dequeIPK7XFEventSaIS2_EE22_M_reserve_map_at_backEj+0x32>
	  _M_reallocate_map(__nodes_to_add, false);
 800977c:	6839      	ldr	r1, [r7, #0]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2200      	movs	r2, #0
 8009782:	0018      	movs	r0, r3
 8009784:	f000 f8e2 	bl	800994c <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb>
      }
 8009788:	46c0      	nop			; (mov r8, r8)
 800978a:	46bd      	mov	sp, r7
 800978c:	b002      	add	sp, #8
 800978e:	bd80      	pop	{r7, pc}

08009790 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8009790:	b590      	push	{r4, r7, lr}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8009798:	687c      	ldr	r4, [r7, #4]
 800979a:	2004      	movs	r0, #4
 800979c:	f7ff fba0 	bl	8008ee0 <_ZSt16__deque_buf_sizej>
 80097a0:	0003      	movs	r3, r0
 80097a2:	0019      	movs	r1, r3
 80097a4:	0020      	movs	r0, r4
 80097a6:	f000 f973 	bl	8009a90 <_ZNSt16allocator_traitsISaIPK7XFEventEE8allocateERS3_j>
 80097aa:	0003      	movs	r3, r0
      }
 80097ac:	0018      	movs	r0, r3
 80097ae:	46bd      	mov	sp, r7
 80097b0:	b003      	add	sp, #12
 80097b2:	bd90      	pop	{r4, r7, pc}

080097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 80097b4:	b590      	push	{r4, r7, lr}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	683a      	ldr	r2, [r7, #0]
 80097c2:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	681a      	ldr	r2, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	685c      	ldr	r4, [r3, #4]
 80097d0:	f000 f96e 	bl	8009ab0 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E14_S_buffer_sizeEv>
 80097d4:	0003      	movs	r3, r0
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	18e2      	adds	r2, r4, r3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	609a      	str	r2, [r3, #8]
      }
 80097de:	46c0      	nop			; (mov r8, r8)
 80097e0:	46bd      	mov	sp, r7
 80097e2:	b003      	add	sp, #12
 80097e4:	bd90      	pop	{r4, r7, pc}

080097e6 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE7destroyIS3_EEvPT_>:
	destroy(_Up* __p) { __p->~_Up(); }
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b082      	sub	sp, #8
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	6039      	str	r1, [r7, #0]
 80097f0:	46c0      	nop			; (mov r8, r8)
 80097f2:	46bd      	mov	sp, r7
 80097f4:	b002      	add	sp, #8
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <_ZNSaIPK7XFEventEC1Ev>:
      allocator() throw() { }
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	0018      	movs	r0, r3
 8009804:	f000 f95d 	bl	8009ac2 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventEC1Ev>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	0018      	movs	r0, r3
 800980c:	46bd      	mov	sp, r7
 800980e:	b002      	add	sp, #8
 8009810:	bd80      	pop	{r7, pc}

08009812 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8009812:	b580      	push	{r7, lr}
 8009814:	b082      	sub	sp, #8
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	601a      	str	r2, [r3, #0]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	605a      	str	r2, [r3, #4]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	609a      	str	r2, [r3, #8]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	60da      	str	r2, [r3, #12]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	0018      	movs	r0, r3
 8009836:	46bd      	mov	sp, r7
 8009838:	b002      	add	sp, #8
 800983a:	bd80      	pop	{r7, pc}

0800983c <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800983c:	b580      	push	{r7, lr}
 800983e:	b082      	sub	sp, #8
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	429a      	cmp	r2, r3
 8009850:	d201      	bcs.n	8009856 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	e000      	b.n	8009858 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8009856:	687b      	ldr	r3, [r7, #4]
    }
 8009858:	0018      	movs	r0, r3
 800985a:	46bd      	mov	sp, r7
 800985c:	b002      	add	sp, #8
 800985e:	bd80      	pop	{r7, pc}

08009860 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 8009860:	b5b0      	push	{r4, r5, r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 800986a:	250c      	movs	r5, #12
 800986c:	197b      	adds	r3, r7, r5
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	0011      	movs	r1, r2
 8009872:	0018      	movs	r0, r3
 8009874:	f7ff ff27 	bl	80096c6 <_ZNKSt11_Deque_baseIPK7XFEventSaIS2_EE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	197b      	adds	r3, r7, r5
 800987c:	0011      	movs	r1, r2
 800987e:	0018      	movs	r0, r3
 8009880:	f000 f928 	bl	8009ad4 <_ZNSt16allocator_traitsISaIPPK7XFEventEE8allocateERS4_j>
 8009884:	0004      	movs	r4, r0
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8009886:	197b      	adds	r3, r7, r5
 8009888:	0018      	movs	r0, r3
 800988a:	f7ff ff2f 	bl	80096ec <_ZNSaIPPK7XFEventED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 800988e:	0023      	movs	r3, r4
      }
 8009890:	0018      	movs	r0, r3
 8009892:	46bd      	mov	sp, r7
 8009894:	b004      	add	sp, #16
 8009896:	bdb0      	pop	{r4, r5, r7, pc}

08009898 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_>:
    _Deque_base<_Tp, _Alloc>::
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af00      	add	r7, sp, #0
 800989e:	60f8      	str	r0, [r7, #12]
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	617b      	str	r3, [r7, #20]
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d20a      	bcs.n	80098c6 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_+0x2e>
	    *__cur = this->_M_allocate_node();
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	0018      	movs	r0, r3
 80098b4:	f7ff ff6c 	bl	8009790 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE16_M_allocate_nodeEv>
 80098b8:	0002      	movs	r2, r0
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	3304      	adds	r3, #4
 80098c2:	617b      	str	r3, [r7, #20]
 80098c4:	e7f0      	b.n	80098a8 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_create_nodesEPPS2_S6_+0x10>
    }
 80098c6:	46c0      	nop			; (mov r8, r8)
 80098c8:	46bd      	mov	sp, r7
 80098ca:	b006      	add	sp, #24
 80098cc:	bd80      	pop	{r7, pc}

080098ce <_ZNSt16allocator_traitsISaIPK7XFEventEE10deallocateERS3_PS2_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80098ce:	b580      	push	{r7, lr}
 80098d0:	b084      	sub	sp, #16
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	60f8      	str	r0, [r7, #12]
 80098d6:	60b9      	str	r1, [r7, #8]
 80098d8:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	68b9      	ldr	r1, [r7, #8]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	0018      	movs	r0, r3
 80098e2:	f000 f907 	bl	8009af4 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE10deallocateEPS3_j>
 80098e6:	46c0      	nop			; (mov r8, r8)
 80098e8:	46bd      	mov	sp, r7
 80098ea:	b004      	add	sp, #16
 80098ec:	bd80      	pop	{r7, pc}

080098ee <_ZNKSt11_Deque_baseIPK7XFEventSaIS2_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b082      	sub	sp, #8
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	0018      	movs	r0, r3
 80098fa:	46bd      	mov	sp, r7
 80098fc:	b002      	add	sp, #8
 80098fe:	bd80      	pop	{r7, pc}

08009900 <_ZNSaIPPK7XFEventEC1IS1_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) throw() { }
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	0018      	movs	r0, r3
 800990e:	f000 f8ff 	bl	8009b10 <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventEC1Ev>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	0018      	movs	r0, r3
 8009916:	46bd      	mov	sp, r7
 8009918:	b002      	add	sp, #8
 800991a:	bd80      	pop	{r7, pc}

0800991c <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	0018      	movs	r0, r3
 8009928:	46bd      	mov	sp, r7
 800992a:	b002      	add	sp, #8
 800992c:	bd80      	pop	{r7, pc}

0800992e <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventE10deallocateEPS4_j>:
      deallocate(pointer __p, size_type)
 800992e:	b580      	push	{r7, lr}
 8009930:	b084      	sub	sp, #16
 8009932:	af00      	add	r7, sp, #0
 8009934:	60f8      	str	r0, [r7, #12]
 8009936:	60b9      	str	r1, [r7, #8]
 8009938:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	0018      	movs	r0, r3
 800993e:	f000 fb0d 	bl	8009f5c <_ZdlPv>
      }
 8009942:	46c0      	nop			; (mov r8, r8)
 8009944:	46bd      	mov	sp, r7
 8009946:	b004      	add	sp, #16
 8009948:	bd80      	pop	{r7, pc}
	...

0800994c <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb>:
        }
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 800994c:	b590      	push	{r4, r7, lr}
 800994e:	b08b      	sub	sp, #44	; 0x2c
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	1dfb      	adds	r3, r7, #7
 8009958:	701a      	strb	r2, [r3, #0]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995e:	001a      	movs	r2, r3
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	1ad3      	subs	r3, r2, r3
 8009966:	109b      	asrs	r3, r3, #2
 8009968:	3301      	adds	r3, #1
      const size_type __old_num_nodes
 800996a:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	6a3a      	ldr	r2, [r7, #32]
 8009970:	18d3      	adds	r3, r2, r3
 8009972:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	685a      	ldr	r2, [r3, #4]
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	005b      	lsls	r3, r3, #1
 800997c:	429a      	cmp	r2, r3
 800997e:	d92e      	bls.n	80099de <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x92>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6859      	ldr	r1, [r3, #4]
					 - __new_num_nodes) / 2
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	1acb      	subs	r3, r1, r3
 800998c:	085b      	lsrs	r3, r3, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800998e:	0099      	lsls	r1, r3, #2
	                 + (__add_at_front ? __nodes_to_add : 0);
 8009990:	1dfb      	adds	r3, r7, #7
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x52>
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	e000      	b.n	80099a0 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x54>
 800999e:	2300      	movs	r3, #0
 80099a0:	185b      	adds	r3, r3, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 80099a2:	18d3      	adds	r3, r2, r3
 80099a4:	627b      	str	r3, [r7, #36]	; 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	695b      	ldr	r3, [r3, #20]
 80099aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d209      	bcs.n	80099c4 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x78>
	    std::copy(this->_M_impl._M_start._M_node,
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy(this->_M_impl._M_start._M_node,
 80099b8:	3304      	adds	r3, #4
 80099ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099bc:	0019      	movs	r1, r3
 80099be:	f000 f8b0 	bl	8009b22 <_ZSt4copyIPPPK7XFEventS4_ET0_T_S6_S5_>
 80099c2:	e04b      	b.n	8009a5c <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x110>
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80099cc:	1d19      	adds	r1, r3, #4
			       __new_nstart + __old_num_nodes);
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	009b      	lsls	r3, r3, #2
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80099d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099d4:	18d3      	adds	r3, r2, r3
 80099d6:	001a      	movs	r2, r3
 80099d8:	f000 f8bd 	bl	8009b56 <_ZSt13copy_backwardIPPPK7XFEventS4_ET0_T_S6_S5_>
 80099dc:	e03e      	b.n	8009a5c <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x110>
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	685c      	ldr	r4, [r3, #4]
	                             + std::max(this->_M_impl._M_map_size,
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	3304      	adds	r3, #4
 80099e6:	2208      	movs	r2, #8
 80099e8:	18ba      	adds	r2, r7, r2
 80099ea:	0011      	movs	r1, r2
 80099ec:	0018      	movs	r0, r3
 80099ee:	f7ff ff25 	bl	800983c <_ZSt3maxIjERKT_S2_S2_>
 80099f2:	0003      	movs	r3, r0
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	18e3      	adds	r3, r4, r3
	  size_type __new_map_size = this->_M_impl._M_map_size
 80099f8:	3302      	adds	r3, #2
 80099fa:	61bb      	str	r3, [r7, #24]
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	69ba      	ldr	r2, [r7, #24]
 8009a00:	0011      	movs	r1, r2
 8009a02:	0018      	movs	r0, r3
 8009a04:	f7ff ff2c 	bl	8009860 <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE15_M_allocate_mapEj>
 8009a08:	0003      	movs	r3, r0
 8009a0a:	617b      	str	r3, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8009a0c:	69ba      	ldr	r2, [r7, #24]
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	1ad3      	subs	r3, r2, r3
 8009a12:	085b      	lsrs	r3, r3, #1
 8009a14:	009a      	lsls	r2, r3, #2
	                 + (__add_at_front ? __nodes_to_add : 0);
 8009a16:	1dfb      	adds	r3, r7, #7
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d002      	beq.n	8009a24 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xd8>
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	e000      	b.n	8009a26 <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0xda>
 8009a24:	2300      	movs	r3, #0
 8009a26:	189b      	adds	r3, r3, r2
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	18d3      	adds	r3, r2, r3
 8009a2c:	627b      	str	r3, [r7, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 8009a36:	3304      	adds	r3, #4
 8009a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a3a:	0019      	movs	r1, r3
 8009a3c:	f000 f871 	bl	8009b22 <_ZSt4copyIPPPK7XFEventS4_ET0_T_S6_S5_>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6819      	ldr	r1, [r3, #0]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	001a      	movs	r2, r3
 8009a4c:	f7ff fcde 	bl	800940c <_ZNSt11_Deque_baseIPK7XFEventSaIS2_EE17_M_deallocate_mapEPPS2_j>

	  this->_M_impl._M_map = __new_map;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	69ba      	ldr	r2, [r7, #24]
 8009a5a:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3308      	adds	r3, #8
 8009a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a62:	0011      	movs	r1, r2
 8009a64:	0018      	movs	r0, r3
 8009a66:	f7ff fea5 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	3318      	adds	r3, #24
 8009a6e:	0018      	movs	r0, r3
 8009a70:	6a3b      	ldr	r3, [r7, #32]
 8009a72:	4a06      	ldr	r2, [pc, #24]	; (8009a8c <_ZNSt5dequeIPK7XFEventSaIS2_EE17_M_reallocate_mapEjb+0x140>)
 8009a74:	4694      	mov	ip, r2
 8009a76:	4463      	add	r3, ip
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a7c:	18d3      	adds	r3, r2, r3
 8009a7e:	0019      	movs	r1, r3
 8009a80:	f7ff fe98 	bl	80097b4 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E11_M_set_nodeEPS4_>
    }
 8009a84:	46c0      	nop			; (mov r8, r8)
 8009a86:	46bd      	mov	sp, r7
 8009a88:	b00b      	add	sp, #44	; 0x2c
 8009a8a:	bd90      	pop	{r4, r7, pc}
 8009a8c:	3fffffff 	.word	0x3fffffff

08009a90 <_ZNSt16allocator_traitsISaIPK7XFEventEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8009a9a:	6839      	ldr	r1, [r7, #0]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	0018      	movs	r0, r3
 8009aa2:	f000 f872 	bl	8009b8a <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE8allocateEjPKv>
 8009aa6:	0003      	movs	r3, r0
 8009aa8:	0018      	movs	r0, r3
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	b002      	add	sp, #8
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <_ZNSt15_Deque_iteratorIPK7XFEventRS2_PS2_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8009ab4:	2004      	movs	r0, #4
 8009ab6:	f7ff fa13 	bl	8008ee0 <_ZSt16__deque_buf_sizej>
 8009aba:	0003      	movs	r3, r0
 8009abc:	0018      	movs	r0, r3
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b082      	sub	sp, #8
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	0018      	movs	r0, r3
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	b002      	add	sp, #8
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <_ZNSt16allocator_traitsISaIPPK7XFEventEE8allocateERS4_j>:
      allocate(allocator_type& __a, size_type __n)
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8009ade:	6839      	ldr	r1, [r7, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	0018      	movs	r0, r3
 8009ae6:	f000 f86e 	bl	8009bc6 <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventE8allocateEjPKv>
 8009aea:	0003      	movs	r3, r0
 8009aec:	0018      	movs	r0, r3
 8009aee:	46bd      	mov	sp, r7
 8009af0:	b002      	add	sp, #8
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE10deallocateEPS3_j>:
      deallocate(pointer __p, size_type)
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	60f8      	str	r0, [r7, #12]
 8009afc:	60b9      	str	r1, [r7, #8]
 8009afe:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	0018      	movs	r0, r3
 8009b04:	f000 fa2a 	bl	8009f5c <_ZdlPv>
      }
 8009b08:	46c0      	nop			; (mov r8, r8)
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	b004      	add	sp, #16
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	0018      	movs	r0, r3
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	b002      	add	sp, #8
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <_ZSt4copyIPPPK7XFEventS4_ET0_T_S6_S5_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8009b22:	b590      	push	{r4, r7, lr}
 8009b24:	b085      	sub	sp, #20
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	60f8      	str	r0, [r7, #12]
 8009b2a:	60b9      	str	r1, [r7, #8]
 8009b2c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	0018      	movs	r0, r3
 8009b32:	f000 f866 	bl	8009c02 <_ZSt12__miter_baseIPPPK7XFEventET_S5_>
 8009b36:	0004      	movs	r4, r0
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f000 f861 	bl	8009c02 <_ZSt12__miter_baseIPPPK7XFEventET_S5_>
 8009b40:	0001      	movs	r1, r0
	       __result));
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	001a      	movs	r2, r3
 8009b46:	0020      	movs	r0, r4
 8009b48:	f000 f864 	bl	8009c14 <_ZSt14__copy_move_a2ILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>
 8009b4c:	0003      	movs	r3, r0
    }
 8009b4e:	0018      	movs	r0, r3
 8009b50:	46bd      	mov	sp, r7
 8009b52:	b005      	add	sp, #20
 8009b54:	bd90      	pop	{r4, r7, pc}

08009b56 <_ZSt13copy_backwardIPPPK7XFEventS4_ET0_T_S6_S5_>:
   *  Result may not be in the range (first,last].  Use copy instead.  Note
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8009b56:	b590      	push	{r4, r7, lr}
 8009b58:	b085      	sub	sp, #20
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	60f8      	str	r0, [r7, #12]
 8009b5e:	60b9      	str	r1, [r7, #8]
 8009b60:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	0018      	movs	r0, r3
 8009b66:	f000 f84c 	bl	8009c02 <_ZSt12__miter_baseIPPPK7XFEventET_S5_>
 8009b6a:	0004      	movs	r4, r0
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	0018      	movs	r0, r3
 8009b70:	f000 f847 	bl	8009c02 <_ZSt12__miter_baseIPPPK7XFEventET_S5_>
 8009b74:	0001      	movs	r1, r0
	       __result));
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	001a      	movs	r2, r3
 8009b7a:	0020      	movs	r0, r4
 8009b7c:	f000 f869 	bl	8009c52 <_ZSt23__copy_move_backward_a2ILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>
 8009b80:	0003      	movs	r3, r0
    }
 8009b82:	0018      	movs	r0, r3
 8009b84:	46bd      	mov	sp, r7
 8009b86:	b005      	add	sp, #20
 8009b88:	bd90      	pop	{r4, r7, pc}

08009b8a <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b084      	sub	sp, #16
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	60f8      	str	r0, [r7, #12]
 8009b92:	60b9      	str	r1, [r7, #8]
 8009b94:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	0018      	movs	r0, r3
 8009b9a:	f000 f879 	bl	8009c90 <_ZNK9__gnu_cxx13new_allocatorIPK7XFEventE8max_sizeEv>
 8009b9e:	0002      	movs	r2, r0
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	419b      	sbcs	r3, r3
 8009ba6:	425b      	negs	r3, r3
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d001      	beq.n	8009bb2 <_ZN9__gnu_cxx13new_allocatorIPK7XFEventE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8009bae:	f000 f9f1 	bl	8009f94 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	0018      	movs	r0, r3
 8009bb8:	f000 f9b7 	bl	8009f2a <_Znwj>
 8009bbc:	0003      	movs	r3, r0
      }
 8009bbe:	0018      	movs	r0, r3
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	b004      	add	sp, #16
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b084      	sub	sp, #16
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	60f8      	str	r0, [r7, #12]
 8009bce:	60b9      	str	r1, [r7, #8]
 8009bd0:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	0018      	movs	r0, r3
 8009bd6:	f000 f867 	bl	8009ca8 <_ZNK9__gnu_cxx13new_allocatorIPPK7XFEventE8max_sizeEv>
 8009bda:	0002      	movs	r2, r0
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	419b      	sbcs	r3, r3
 8009be2:	425b      	negs	r3, r3
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d001      	beq.n	8009bee <_ZN9__gnu_cxx13new_allocatorIPPK7XFEventE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8009bea:	f000 f9d3 	bl	8009f94 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	009b      	lsls	r3, r3, #2
 8009bf2:	0018      	movs	r0, r3
 8009bf4:	f000 f999 	bl	8009f2a <_Znwj>
 8009bf8:	0003      	movs	r3, r0
      }
 8009bfa:	0018      	movs	r0, r3
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	b004      	add	sp, #16
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <_ZSt12__miter_baseIPPPK7XFEventET_S5_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b082      	sub	sp, #8
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	0018      	movs	r0, r3
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	b002      	add	sp, #8
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <_ZSt14__copy_move_a2ILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8009c14:	b5b0      	push	{r4, r5, r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	0018      	movs	r0, r3
 8009c24:	f000 f84c 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c28:	0004      	movs	r4, r0
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	0018      	movs	r0, r3
 8009c2e:	f000 f847 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c32:	0005      	movs	r5, r0
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	0018      	movs	r0, r3
 8009c38:	f000 f842 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c3c:	0003      	movs	r3, r0
					     std::__niter_base(__result)));
 8009c3e:	001a      	movs	r2, r3
 8009c40:	0029      	movs	r1, r5
 8009c42:	0020      	movs	r0, r4
 8009c44:	f000 f845 	bl	8009cd2 <_ZSt13__copy_move_aILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>
 8009c48:	0003      	movs	r3, r0
    }
 8009c4a:	0018      	movs	r0, r3
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	b004      	add	sp, #16
 8009c50:	bdb0      	pop	{r4, r5, r7, pc}

08009c52 <_ZSt23__copy_move_backward_a2ILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 8009c52:	b5b0      	push	{r4, r5, r7, lr}
 8009c54:	b084      	sub	sp, #16
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	60f8      	str	r0, [r7, #12]
 8009c5a:	60b9      	str	r1, [r7, #8]
 8009c5c:	607a      	str	r2, [r7, #4]
		  (std::__niter_base(__first), std::__niter_base(__last),
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	0018      	movs	r0, r3
 8009c62:	f000 f82d 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c66:	0004      	movs	r4, r0
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	0018      	movs	r0, r3
 8009c6c:	f000 f828 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c70:	0005      	movs	r5, r0
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	0018      	movs	r0, r3
 8009c76:	f000 f823 	bl	8009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>
 8009c7a:	0003      	movs	r3, r0
		   std::__niter_base(__result)));
 8009c7c:	001a      	movs	r2, r3
 8009c7e:	0029      	movs	r1, r5
 8009c80:	0020      	movs	r0, r4
 8009c82:	f000 f83b 	bl	8009cfc <_ZSt22__copy_move_backward_aILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>
 8009c86:	0003      	movs	r3, r0
    }
 8009c88:	0018      	movs	r0, r3
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	b004      	add	sp, #16
 8009c8e:	bdb0      	pop	{r4, r5, r7, pc}

08009c90 <_ZNK9__gnu_cxx13new_allocatorIPK7XFEventE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b082      	sub	sp, #8
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8009c98:	4b02      	ldr	r3, [pc, #8]	; (8009ca4 <_ZNK9__gnu_cxx13new_allocatorIPK7XFEventE8max_sizeEv+0x14>)
 8009c9a:	0018      	movs	r0, r3
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	b002      	add	sp, #8
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	46c0      	nop			; (mov r8, r8)
 8009ca4:	3fffffff 	.word	0x3fffffff

08009ca8 <_ZNK9__gnu_cxx13new_allocatorIPPK7XFEventE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8009cb0:	4b02      	ldr	r3, [pc, #8]	; (8009cbc <_ZNK9__gnu_cxx13new_allocatorIPPK7XFEventE8max_sizeEv+0x14>)
 8009cb2:	0018      	movs	r0, r3
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	b002      	add	sp, #8
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	46c0      	nop			; (mov r8, r8)
 8009cbc:	3fffffff 	.word	0x3fffffff

08009cc0 <_ZSt12__niter_baseIPPPK7XFEventET_S5_>:
    __niter_base(_Iterator __it)
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b082      	sub	sp, #8
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	0018      	movs	r0, r3
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	b002      	add	sp, #8
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <_ZSt13__copy_move_aILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	60f8      	str	r0, [r7, #12]
 8009cda:	60b9      	str	r1, [r7, #8]
 8009cdc:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 8009cde:	2317      	movs	r3, #23
 8009ce0:	18fb      	adds	r3, r7, r3
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	701a      	strb	r2, [r3, #0]
	                      _Category>::__copy_m(__first, __last, __result);
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	68b9      	ldr	r1, [r7, #8]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	0018      	movs	r0, r3
 8009cee:	f000 f81a 	bl	8009d26 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPPK7XFEventEEPT_PKS7_SA_S8_>
 8009cf2:	0003      	movs	r3, r0
    }
 8009cf4:	0018      	movs	r0, r3
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	b006      	add	sp, #24
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <_ZSt22__copy_move_backward_aILb0EPPPK7XFEventS4_ET1_T0_S6_S5_>:
    __copy_move_backward_a(_BI1 __first, _BI1 __last, _BI2 __result)
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b086      	sub	sp, #24
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60f8      	str	r0, [r7, #12]
 8009d04:	60b9      	str	r1, [r7, #8]
 8009d06:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueType1)
 8009d08:	2317      	movs	r3, #23
 8009d0a:	18fb      	adds	r3, r7, r3
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	701a      	strb	r2, [r3, #0]
								 __result);
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	68b9      	ldr	r1, [r7, #8]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	0018      	movs	r0, r3
 8009d18:	f000 f822 	bl	8009d60 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPPK7XFEventEEPT_PKS7_SA_S8_>
 8009d1c:	0003      	movs	r3, r0
    }
 8009d1e:	0018      	movs	r0, r3
 8009d20:	46bd      	mov	sp, r7
 8009d22:	b006      	add	sp, #24
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPPK7XFEventEEPT_PKS7_SA_S8_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b086      	sub	sp, #24
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	60f8      	str	r0, [r7, #12]
 8009d2e:	60b9      	str	r1, [r7, #8]
 8009d30:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	109b      	asrs	r3, r3, #2
 8009d3a:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d006      	beq.n	8009d50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPPK7XFEventEEPT_PKS7_SA_S8_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	009a      	lsls	r2, r3, #2
 8009d46:	68f9      	ldr	r1, [r7, #12]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	0018      	movs	r0, r3
 8009d4c:	f000 f9a0 	bl	800a090 <memmove>
	  return __result + _Num;
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	18d3      	adds	r3, r2, r3
	}
 8009d58:	0018      	movs	r0, r3
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	b006      	add	sp, #24
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPPK7XFEventEEPT_PKS7_SA_S8_>:
        __copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b086      	sub	sp, #24
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8009d6c:	68ba      	ldr	r2, [r7, #8]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	109b      	asrs	r3, r3, #2
 8009d74:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00a      	beq.n	8009d92 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPPK7XFEventEEPT_PKS7_SA_S8_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	425b      	negs	r3, r3
 8009d82:	687a      	ldr	r2, [r7, #4]
 8009d84:	18d0      	adds	r0, r2, r3
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	009a      	lsls	r2, r3, #2
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	0019      	movs	r1, r3
 8009d8e:	f000 f97f 	bl	800a090 <memmove>
	  return __result - _Num;
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	009b      	lsls	r3, r3, #2
 8009d96:	425b      	negs	r3, r3
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	18d3      	adds	r3, r2, r3
	}
 8009d9c:	0018      	movs	r0, r3
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	b006      	add	sp, #24
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <_ZN9interface7XFMutex6createEv>:

/**
 * @brief Implementation of interface::XFMutex::create method.
 */
interface::XFMutex * interface::XFMutex::create()
{
 8009da4:	b5b0      	push	{r4, r5, r7, lr}
 8009da6:	af00      	add	r7, sp, #0
    return new XFMutexDefault;
 8009da8:	2004      	movs	r0, #4
 8009daa:	f000 f8be 	bl	8009f2a <_Znwj>
 8009dae:	0003      	movs	r3, r0
 8009db0:	001c      	movs	r4, r3
 8009db2:	0020      	movs	r0, r4
 8009db4:	f000 f832 	bl	8009e1c <_ZN14XFMutexDefaultC1Ev>
 8009db8:	0023      	movs	r3, r4
}
 8009dba:	0018      	movs	r0, r3
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bdb0      	pop	{r4, r5, r7, pc}

08009dc0 <_ZN9interface7XFMutexC1Ev>:
     *   You cannot instanciate an object of an abstract class!
     */
    static XFMutex * create();

protected:
    XFMutex() = default;
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	4a03      	ldr	r2, [pc, #12]	; (8009dd8 <_ZN9interface7XFMutexC1Ev+0x18>)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	601a      	str	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	b002      	add	sp, #8
 8009dd6:	bd80      	pop	{r7, pc}
 8009dd8:	0800b6e4 	.word	0x0800b6e4

08009ddc <_ZN9interface7XFMutexD1Ev>:
    virtual ~XFMutex() = default;
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	4a03      	ldr	r2, [pc, #12]	; (8009df4 <_ZN9interface7XFMutexD1Ev+0x18>)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	601a      	str	r2, [r3, #0]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	0018      	movs	r0, r3
 8009dee:	46bd      	mov	sp, r7
 8009df0:	b002      	add	sp, #8
 8009df2:	bd80      	pop	{r7, pc}
 8009df4:	0800b6e4 	.word	0x0800b6e4

08009df8 <_ZN9interface7XFMutexD0Ev>:
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	0018      	movs	r0, r3
 8009e04:	f7ff ffea 	bl	8009ddc <_ZN9interface7XFMutexD1Ev>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2104      	movs	r1, #4
 8009e0c:	0018      	movs	r0, r3
 8009e0e:	f000 f888 	bl	8009f22 <_ZdlPvj>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	0018      	movs	r0, r3
 8009e16:	46bd      	mov	sp, r7
 8009e18:	b002      	add	sp, #8
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <_ZN14XFMutexDefaultC1Ev>:

XFMutexDefault::XFMutexDefault()
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b082      	sub	sp, #8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	0018      	movs	r0, r3
 8009e28:	f7ff ffca 	bl	8009dc0 <_ZN9interface7XFMutexC1Ev>
 8009e2c:	4a03      	ldr	r2, [pc, #12]	; (8009e3c <_ZN14XFMutexDefaultC1Ev+0x20>)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	601a      	str	r2, [r3, #0]
{
}
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	0018      	movs	r0, r3
 8009e36:	46bd      	mov	sp, r7
 8009e38:	b002      	add	sp, #8
 8009e3a:	bd80      	pop	{r7, pc}
 8009e3c:	0800b6c8 	.word	0x0800b6c8

08009e40 <_ZN14XFMutexDefaultD1Ev>:

XFMutexDefault::~XFMutexDefault()
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	4a05      	ldr	r2, [pc, #20]	; (8009e60 <_ZN14XFMutexDefaultD1Ev+0x20>)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	601a      	str	r2, [r3, #0]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	0018      	movs	r0, r3
 8009e52:	f7ff ffc3 	bl	8009ddc <_ZN9interface7XFMutexD1Ev>
{
}
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	0018      	movs	r0, r3
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	b002      	add	sp, #8
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	0800b6c8 	.word	0x0800b6c8

08009e64 <_ZN14XFMutexDefaultD0Ev>:
XFMutexDefault::~XFMutexDefault()
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
}
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	0018      	movs	r0, r3
 8009e70:	f7ff ffe6 	bl	8009e40 <_ZN14XFMutexDefaultD1Ev>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2104      	movs	r1, #4
 8009e78:	0018      	movs	r0, r3
 8009e7a:	f000 f852 	bl	8009f22 <_ZdlPvj>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	0018      	movs	r0, r3
 8009e82:	46bd      	mov	sp, r7
 8009e84:	b002      	add	sp, #8
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <_ZN14XFMutexDefault4lockEv>:

void XFMutexDefault::lock()
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
	enterCritical();
 8009e90:	f7fd f9e0 	bl	8007254 <_Z13enterCriticalv>
}
 8009e94:	46c0      	nop			; (mov r8, r8)
 8009e96:	46bd      	mov	sp, r7
 8009e98:	b002      	add	sp, #8
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <_ZN14XFMutexDefault6unlockEv>:


void XFMutexDefault::unlock()
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
	exitCritical();
 8009ea4:	f7fd f9f2 	bl	800728c <_Z12exitCriticalv>
}
 8009ea8:	46c0      	nop			; (mov r8, r8)
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	b002      	add	sp, #8
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <_ZN14XFMutexDefault7tryLockEl>:

bool XFMutexDefault::tryLock(int32_t timeout /* = 0 */)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
	return true;	// Always allow
 8009eba:	2301      	movs	r3, #1
}
 8009ebc:	0018      	movs	r0, r3
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	b002      	add	sp, #8
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <XF_startTimeoutManagerTimer>:
 * This means that changes in 'tickInterval' needs to be handled elsewhere
 * using the XF_tickIntervalInMilliseconds() function.
 */

void XF_startTimeoutManagerTimer(uint32_t tickInterval)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
    (void)tickInterval;

    // SysTick gets already started by the STM32CubeMX HAL.
    // So nothing to do here.
}
 8009ecc:	46c0      	nop			; (mov r8, r8)
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	b002      	add	sp, #8
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <XF_tick>:
 * SysTick_Handler() function is already implemented in the STM32CubeMX generated
 * code (see Src/stm32fxxx_it.c file). Therefore, we must provide here a function
 * which can be explicitly called in SysTick_Handler() to tick the XF.
 */
void XF_tick()
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	af00      	add	r7, sp, #0
	bInISR = true;								// Tell critical section we are in an ISR
 8009ed8:	4b08      	ldr	r3, [pc, #32]	; (8009efc <XF_tick+0x28>)
 8009eda:	2201      	movs	r2, #1
 8009edc:	601a      	str	r2, [r3, #0]
	XFTimeoutManager::getInstance()->tick();    // Call framework hook tick function
 8009ede:	f7fd ffc7 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8009ee2:	0002      	movs	r2, r0
 8009ee4:	6813      	ldr	r3, [r2, #0]
 8009ee6:	331c      	adds	r3, #28
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	0010      	movs	r0, r2
 8009eec:	4798      	blx	r3
	bInISR = false;
 8009eee:	4b03      	ldr	r3, [pc, #12]	; (8009efc <XF_tick+0x28>)
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	601a      	str	r2, [r3, #0]
}
 8009ef4:	46c0      	nop			; (mov r8, r8)
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	46c0      	nop			; (mov r8, r8)
 8009efc:	200000e4 	.word	0x200000e4

08009f00 <XF_tickIntervalInMilliseconds>:

/**
 * C function wrapping getTickInterval() method of XFTimeoutManager.
 */
int32_t XF_tickIntervalInMilliseconds()
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	af00      	add	r7, sp, #0
    return XFTimeoutManager::getInstance()->getTickInterval();
 8009f04:	f7fd ffb4 	bl	8007e70 <_ZN9interface16XFTimeoutManager11getInstanceEv>
 8009f08:	0002      	movs	r2, r0
 8009f0a:	6813      	ldr	r3, [r2, #0]
 8009f0c:	330c      	adds	r3, #12
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	0010      	movs	r0, r2
 8009f12:	4798      	blx	r3
 8009f14:	0003      	movs	r3, r0
}
 8009f16:	0018      	movs	r0, r3
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <__cxa_pure_virtual>:
 8009f1c:	b510      	push	{r4, lr}
 8009f1e:	f000 f825 	bl	8009f6c <_ZSt9terminatev>

08009f22 <_ZdlPvj>:
 8009f22:	b510      	push	{r4, lr}
 8009f24:	f000 f81a 	bl	8009f5c <_ZdlPv>
 8009f28:	bd10      	pop	{r4, pc}

08009f2a <_Znwj>:
 8009f2a:	b510      	push	{r4, lr}
 8009f2c:	1e04      	subs	r4, r0, #0
 8009f2e:	d100      	bne.n	8009f32 <_Znwj+0x8>
 8009f30:	3401      	adds	r4, #1
 8009f32:	0020      	movs	r0, r4
 8009f34:	f000 f898 	bl	800a068 <malloc>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d107      	bne.n	8009f4c <_Znwj+0x22>
 8009f3c:	f000 f808 	bl	8009f50 <_ZSt15get_new_handlerv>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d101      	bne.n	8009f48 <_Znwj+0x1e>
 8009f44:	f000 f829 	bl	8009f9a <abort>
 8009f48:	4780      	blx	r0
 8009f4a:	e7f2      	b.n	8009f32 <_Znwj+0x8>
 8009f4c:	bd10      	pop	{r4, pc}
	...

08009f50 <_ZSt15get_new_handlerv>:
 8009f50:	4b01      	ldr	r3, [pc, #4]	; (8009f58 <_ZSt15get_new_handlerv+0x8>)
 8009f52:	6818      	ldr	r0, [r3, #0]
 8009f54:	4770      	bx	lr
 8009f56:	46c0      	nop			; (mov r8, r8)
 8009f58:	20000158 	.word	0x20000158

08009f5c <_ZdlPv>:
 8009f5c:	b510      	push	{r4, lr}
 8009f5e:	f000 f88d 	bl	800a07c <free>
 8009f62:	bd10      	pop	{r4, pc}

08009f64 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8009f64:	b510      	push	{r4, lr}
 8009f66:	4780      	blx	r0
 8009f68:	f000 f817 	bl	8009f9a <abort>

08009f6c <_ZSt9terminatev>:
 8009f6c:	4b02      	ldr	r3, [pc, #8]	; (8009f78 <_ZSt9terminatev+0xc>)
 8009f6e:	b510      	push	{r4, lr}
 8009f70:	6818      	ldr	r0, [r3, #0]
 8009f72:	f7ff fff7 	bl	8009f64 <_ZN10__cxxabiv111__terminateEPFvvE>
 8009f76:	46c0      	nop			; (mov r8, r8)
 8009f78:	2000000c 	.word	0x2000000c

08009f7c <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>:
 8009f7c:	684b      	ldr	r3, [r1, #4]
 8009f7e:	6001      	str	r1, [r0, #0]
 8009f80:	6043      	str	r3, [r0, #4]
 8009f82:	684b      	ldr	r3, [r1, #4]
 8009f84:	6018      	str	r0, [r3, #0]
 8009f86:	6048      	str	r0, [r1, #4]
 8009f88:	4770      	bx	lr

08009f8a <_ZNSt8__detail15_List_node_base9_M_unhookEv>:
 8009f8a:	6803      	ldr	r3, [r0, #0]
 8009f8c:	6842      	ldr	r2, [r0, #4]
 8009f8e:	6013      	str	r3, [r2, #0]
 8009f90:	605a      	str	r2, [r3, #4]
 8009f92:	4770      	bx	lr

08009f94 <_ZSt17__throw_bad_allocv>:
 8009f94:	b510      	push	{r4, lr}
 8009f96:	f000 f800 	bl	8009f9a <abort>

08009f9a <abort>:
 8009f9a:	b510      	push	{r4, lr}
 8009f9c:	2006      	movs	r0, #6
 8009f9e:	f000 fc2b 	bl	800a7f8 <raise>
 8009fa2:	2001      	movs	r0, #1
 8009fa4:	f7f6 fe86 	bl	8000cb4 <_exit>

08009fa8 <__assert_func>:
 8009fa8:	b530      	push	{r4, r5, lr}
 8009faa:	001c      	movs	r4, r3
 8009fac:	4b09      	ldr	r3, [pc, #36]	; (8009fd4 <__assert_func+0x2c>)
 8009fae:	0005      	movs	r5, r0
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	68d8      	ldr	r0, [r3, #12]
 8009fb6:	4b08      	ldr	r3, [pc, #32]	; (8009fd8 <__assert_func+0x30>)
 8009fb8:	2a00      	cmp	r2, #0
 8009fba:	d101      	bne.n	8009fc0 <__assert_func+0x18>
 8009fbc:	4b07      	ldr	r3, [pc, #28]	; (8009fdc <__assert_func+0x34>)
 8009fbe:	001a      	movs	r2, r3
 8009fc0:	9202      	str	r2, [sp, #8]
 8009fc2:	9301      	str	r3, [sp, #4]
 8009fc4:	9100      	str	r1, [sp, #0]
 8009fc6:	002b      	movs	r3, r5
 8009fc8:	0022      	movs	r2, r4
 8009fca:	4905      	ldr	r1, [pc, #20]	; (8009fe0 <__assert_func+0x38>)
 8009fcc:	f000 f818 	bl	800a000 <fiprintf>
 8009fd0:	f7ff ffe3 	bl	8009f9a <abort>
 8009fd4:	20000010 	.word	0x20000010
 8009fd8:	0800b6f8 	.word	0x0800b6f8
 8009fdc:	0800b733 	.word	0x0800b733
 8009fe0:	0800b705 	.word	0x0800b705

08009fe4 <atexit>:
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	b510      	push	{r4, lr}
 8009fe8:	0001      	movs	r1, r0
 8009fea:	001a      	movs	r2, r3
 8009fec:	0018      	movs	r0, r3
 8009fee:	f000 fcef 	bl	800a9d0 <__register_exitproc>
 8009ff2:	bd10      	pop	{r4, pc}

08009ff4 <__errno>:
 8009ff4:	4b01      	ldr	r3, [pc, #4]	; (8009ffc <__errno+0x8>)
 8009ff6:	6818      	ldr	r0, [r3, #0]
 8009ff8:	4770      	bx	lr
 8009ffa:	46c0      	nop			; (mov r8, r8)
 8009ffc:	20000010 	.word	0x20000010

0800a000 <fiprintf>:
 800a000:	b40e      	push	{r1, r2, r3}
 800a002:	b503      	push	{r0, r1, lr}
 800a004:	0001      	movs	r1, r0
 800a006:	ab03      	add	r3, sp, #12
 800a008:	4804      	ldr	r0, [pc, #16]	; (800a01c <fiprintf+0x1c>)
 800a00a:	cb04      	ldmia	r3!, {r2}
 800a00c:	6800      	ldr	r0, [r0, #0]
 800a00e:	9301      	str	r3, [sp, #4]
 800a010:	f000 f92a 	bl	800a268 <_vfiprintf_r>
 800a014:	b002      	add	sp, #8
 800a016:	bc08      	pop	{r3}
 800a018:	b003      	add	sp, #12
 800a01a:	4718      	bx	r3
 800a01c:	20000010 	.word	0x20000010

0800a020 <__libc_init_array>:
 800a020:	b570      	push	{r4, r5, r6, lr}
 800a022:	2600      	movs	r6, #0
 800a024:	4d0c      	ldr	r5, [pc, #48]	; (800a058 <__libc_init_array+0x38>)
 800a026:	4c0d      	ldr	r4, [pc, #52]	; (800a05c <__libc_init_array+0x3c>)
 800a028:	1b64      	subs	r4, r4, r5
 800a02a:	10a4      	asrs	r4, r4, #2
 800a02c:	42a6      	cmp	r6, r4
 800a02e:	d109      	bne.n	800a044 <__libc_init_array+0x24>
 800a030:	2600      	movs	r6, #0
 800a032:	f000 fffb 	bl	800b02c <_init>
 800a036:	4d0a      	ldr	r5, [pc, #40]	; (800a060 <__libc_init_array+0x40>)
 800a038:	4c0a      	ldr	r4, [pc, #40]	; (800a064 <__libc_init_array+0x44>)
 800a03a:	1b64      	subs	r4, r4, r5
 800a03c:	10a4      	asrs	r4, r4, #2
 800a03e:	42a6      	cmp	r6, r4
 800a040:	d105      	bne.n	800a04e <__libc_init_array+0x2e>
 800a042:	bd70      	pop	{r4, r5, r6, pc}
 800a044:	00b3      	lsls	r3, r6, #2
 800a046:	58eb      	ldr	r3, [r5, r3]
 800a048:	4798      	blx	r3
 800a04a:	3601      	adds	r6, #1
 800a04c:	e7ee      	b.n	800a02c <__libc_init_array+0xc>
 800a04e:	00b3      	lsls	r3, r6, #2
 800a050:	58eb      	ldr	r3, [r5, r3]
 800a052:	4798      	blx	r3
 800a054:	3601      	adds	r6, #1
 800a056:	e7f2      	b.n	800a03e <__libc_init_array+0x1e>
 800a058:	0800b7cc 	.word	0x0800b7cc
 800a05c:	0800b7cc 	.word	0x0800b7cc
 800a060:	0800b7cc 	.word	0x0800b7cc
 800a064:	0800b7d0 	.word	0x0800b7d0

0800a068 <malloc>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	4b03      	ldr	r3, [pc, #12]	; (800a078 <malloc+0x10>)
 800a06c:	0001      	movs	r1, r0
 800a06e:	6818      	ldr	r0, [r3, #0]
 800a070:	f000 f874 	bl	800a15c <_malloc_r>
 800a074:	bd10      	pop	{r4, pc}
 800a076:	46c0      	nop			; (mov r8, r8)
 800a078:	20000010 	.word	0x20000010

0800a07c <free>:
 800a07c:	b510      	push	{r4, lr}
 800a07e:	4b03      	ldr	r3, [pc, #12]	; (800a08c <free+0x10>)
 800a080:	0001      	movs	r1, r0
 800a082:	6818      	ldr	r0, [r3, #0]
 800a084:	f000 f820 	bl	800a0c8 <_free_r>
 800a088:	bd10      	pop	{r4, pc}
 800a08a:	46c0      	nop			; (mov r8, r8)
 800a08c:	20000010 	.word	0x20000010

0800a090 <memmove>:
 800a090:	b510      	push	{r4, lr}
 800a092:	4288      	cmp	r0, r1
 800a094:	d902      	bls.n	800a09c <memmove+0xc>
 800a096:	188b      	adds	r3, r1, r2
 800a098:	4298      	cmp	r0, r3
 800a09a:	d303      	bcc.n	800a0a4 <memmove+0x14>
 800a09c:	2300      	movs	r3, #0
 800a09e:	e007      	b.n	800a0b0 <memmove+0x20>
 800a0a0:	5c8b      	ldrb	r3, [r1, r2]
 800a0a2:	5483      	strb	r3, [r0, r2]
 800a0a4:	3a01      	subs	r2, #1
 800a0a6:	d2fb      	bcs.n	800a0a0 <memmove+0x10>
 800a0a8:	bd10      	pop	{r4, pc}
 800a0aa:	5ccc      	ldrb	r4, [r1, r3]
 800a0ac:	54c4      	strb	r4, [r0, r3]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d1fa      	bne.n	800a0aa <memmove+0x1a>
 800a0b4:	e7f8      	b.n	800a0a8 <memmove+0x18>

0800a0b6 <memset>:
 800a0b6:	0003      	movs	r3, r0
 800a0b8:	1812      	adds	r2, r2, r0
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d100      	bne.n	800a0c0 <memset+0xa>
 800a0be:	4770      	bx	lr
 800a0c0:	7019      	strb	r1, [r3, #0]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	e7f9      	b.n	800a0ba <memset+0x4>
	...

0800a0c8 <_free_r>:
 800a0c8:	b570      	push	{r4, r5, r6, lr}
 800a0ca:	0005      	movs	r5, r0
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	d010      	beq.n	800a0f2 <_free_r+0x2a>
 800a0d0:	1f0c      	subs	r4, r1, #4
 800a0d2:	6823      	ldr	r3, [r4, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	da00      	bge.n	800a0da <_free_r+0x12>
 800a0d8:	18e4      	adds	r4, r4, r3
 800a0da:	0028      	movs	r0, r5
 800a0dc:	f000 fee5 	bl	800aeaa <__malloc_lock>
 800a0e0:	4a1d      	ldr	r2, [pc, #116]	; (800a158 <_free_r+0x90>)
 800a0e2:	6813      	ldr	r3, [r2, #0]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d105      	bne.n	800a0f4 <_free_r+0x2c>
 800a0e8:	6063      	str	r3, [r4, #4]
 800a0ea:	6014      	str	r4, [r2, #0]
 800a0ec:	0028      	movs	r0, r5
 800a0ee:	f000 fedd 	bl	800aeac <__malloc_unlock>
 800a0f2:	bd70      	pop	{r4, r5, r6, pc}
 800a0f4:	42a3      	cmp	r3, r4
 800a0f6:	d909      	bls.n	800a10c <_free_r+0x44>
 800a0f8:	6821      	ldr	r1, [r4, #0]
 800a0fa:	1860      	adds	r0, r4, r1
 800a0fc:	4283      	cmp	r3, r0
 800a0fe:	d1f3      	bne.n	800a0e8 <_free_r+0x20>
 800a100:	6818      	ldr	r0, [r3, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	1841      	adds	r1, r0, r1
 800a106:	6021      	str	r1, [r4, #0]
 800a108:	e7ee      	b.n	800a0e8 <_free_r+0x20>
 800a10a:	0013      	movs	r3, r2
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	2a00      	cmp	r2, #0
 800a110:	d001      	beq.n	800a116 <_free_r+0x4e>
 800a112:	42a2      	cmp	r2, r4
 800a114:	d9f9      	bls.n	800a10a <_free_r+0x42>
 800a116:	6819      	ldr	r1, [r3, #0]
 800a118:	1858      	adds	r0, r3, r1
 800a11a:	42a0      	cmp	r0, r4
 800a11c:	d10b      	bne.n	800a136 <_free_r+0x6e>
 800a11e:	6820      	ldr	r0, [r4, #0]
 800a120:	1809      	adds	r1, r1, r0
 800a122:	1858      	adds	r0, r3, r1
 800a124:	6019      	str	r1, [r3, #0]
 800a126:	4282      	cmp	r2, r0
 800a128:	d1e0      	bne.n	800a0ec <_free_r+0x24>
 800a12a:	6810      	ldr	r0, [r2, #0]
 800a12c:	6852      	ldr	r2, [r2, #4]
 800a12e:	1841      	adds	r1, r0, r1
 800a130:	6019      	str	r1, [r3, #0]
 800a132:	605a      	str	r2, [r3, #4]
 800a134:	e7da      	b.n	800a0ec <_free_r+0x24>
 800a136:	42a0      	cmp	r0, r4
 800a138:	d902      	bls.n	800a140 <_free_r+0x78>
 800a13a:	230c      	movs	r3, #12
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	e7d5      	b.n	800a0ec <_free_r+0x24>
 800a140:	6821      	ldr	r1, [r4, #0]
 800a142:	1860      	adds	r0, r4, r1
 800a144:	4282      	cmp	r2, r0
 800a146:	d103      	bne.n	800a150 <_free_r+0x88>
 800a148:	6810      	ldr	r0, [r2, #0]
 800a14a:	6852      	ldr	r2, [r2, #4]
 800a14c:	1841      	adds	r1, r0, r1
 800a14e:	6021      	str	r1, [r4, #0]
 800a150:	6062      	str	r2, [r4, #4]
 800a152:	605c      	str	r4, [r3, #4]
 800a154:	e7ca      	b.n	800a0ec <_free_r+0x24>
 800a156:	46c0      	nop			; (mov r8, r8)
 800a158:	2000015c 	.word	0x2000015c

0800a15c <_malloc_r>:
 800a15c:	2303      	movs	r3, #3
 800a15e:	b570      	push	{r4, r5, r6, lr}
 800a160:	1ccd      	adds	r5, r1, #3
 800a162:	439d      	bics	r5, r3
 800a164:	3508      	adds	r5, #8
 800a166:	0006      	movs	r6, r0
 800a168:	2d0c      	cmp	r5, #12
 800a16a:	d21e      	bcs.n	800a1aa <_malloc_r+0x4e>
 800a16c:	250c      	movs	r5, #12
 800a16e:	42a9      	cmp	r1, r5
 800a170:	d81d      	bhi.n	800a1ae <_malloc_r+0x52>
 800a172:	0030      	movs	r0, r6
 800a174:	f000 fe99 	bl	800aeaa <__malloc_lock>
 800a178:	4a25      	ldr	r2, [pc, #148]	; (800a210 <_malloc_r+0xb4>)
 800a17a:	6814      	ldr	r4, [r2, #0]
 800a17c:	0021      	movs	r1, r4
 800a17e:	2900      	cmp	r1, #0
 800a180:	d119      	bne.n	800a1b6 <_malloc_r+0x5a>
 800a182:	4c24      	ldr	r4, [pc, #144]	; (800a214 <_malloc_r+0xb8>)
 800a184:	6823      	ldr	r3, [r4, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d103      	bne.n	800a192 <_malloc_r+0x36>
 800a18a:	0030      	movs	r0, r6
 800a18c:	f000 faf8 	bl	800a780 <_sbrk_r>
 800a190:	6020      	str	r0, [r4, #0]
 800a192:	0029      	movs	r1, r5
 800a194:	0030      	movs	r0, r6
 800a196:	f000 faf3 	bl	800a780 <_sbrk_r>
 800a19a:	1c43      	adds	r3, r0, #1
 800a19c:	d12b      	bne.n	800a1f6 <_malloc_r+0x9a>
 800a19e:	230c      	movs	r3, #12
 800a1a0:	0030      	movs	r0, r6
 800a1a2:	6033      	str	r3, [r6, #0]
 800a1a4:	f000 fe82 	bl	800aeac <__malloc_unlock>
 800a1a8:	e003      	b.n	800a1b2 <_malloc_r+0x56>
 800a1aa:	2d00      	cmp	r5, #0
 800a1ac:	dadf      	bge.n	800a16e <_malloc_r+0x12>
 800a1ae:	230c      	movs	r3, #12
 800a1b0:	6033      	str	r3, [r6, #0]
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	bd70      	pop	{r4, r5, r6, pc}
 800a1b6:	680b      	ldr	r3, [r1, #0]
 800a1b8:	1b5b      	subs	r3, r3, r5
 800a1ba:	d419      	bmi.n	800a1f0 <_malloc_r+0x94>
 800a1bc:	2b0b      	cmp	r3, #11
 800a1be:	d903      	bls.n	800a1c8 <_malloc_r+0x6c>
 800a1c0:	600b      	str	r3, [r1, #0]
 800a1c2:	18cc      	adds	r4, r1, r3
 800a1c4:	6025      	str	r5, [r4, #0]
 800a1c6:	e003      	b.n	800a1d0 <_malloc_r+0x74>
 800a1c8:	684b      	ldr	r3, [r1, #4]
 800a1ca:	428c      	cmp	r4, r1
 800a1cc:	d10d      	bne.n	800a1ea <_malloc_r+0x8e>
 800a1ce:	6013      	str	r3, [r2, #0]
 800a1d0:	0030      	movs	r0, r6
 800a1d2:	f000 fe6b 	bl	800aeac <__malloc_unlock>
 800a1d6:	0020      	movs	r0, r4
 800a1d8:	2207      	movs	r2, #7
 800a1da:	300b      	adds	r0, #11
 800a1dc:	1d23      	adds	r3, r4, #4
 800a1de:	4390      	bics	r0, r2
 800a1e0:	1ac3      	subs	r3, r0, r3
 800a1e2:	d0e7      	beq.n	800a1b4 <_malloc_r+0x58>
 800a1e4:	425a      	negs	r2, r3
 800a1e6:	50e2      	str	r2, [r4, r3]
 800a1e8:	e7e4      	b.n	800a1b4 <_malloc_r+0x58>
 800a1ea:	6063      	str	r3, [r4, #4]
 800a1ec:	000c      	movs	r4, r1
 800a1ee:	e7ef      	b.n	800a1d0 <_malloc_r+0x74>
 800a1f0:	000c      	movs	r4, r1
 800a1f2:	6849      	ldr	r1, [r1, #4]
 800a1f4:	e7c3      	b.n	800a17e <_malloc_r+0x22>
 800a1f6:	2303      	movs	r3, #3
 800a1f8:	1cc4      	adds	r4, r0, #3
 800a1fa:	439c      	bics	r4, r3
 800a1fc:	42a0      	cmp	r0, r4
 800a1fe:	d0e1      	beq.n	800a1c4 <_malloc_r+0x68>
 800a200:	1a21      	subs	r1, r4, r0
 800a202:	0030      	movs	r0, r6
 800a204:	f000 fabc 	bl	800a780 <_sbrk_r>
 800a208:	1c43      	adds	r3, r0, #1
 800a20a:	d1db      	bne.n	800a1c4 <_malloc_r+0x68>
 800a20c:	e7c7      	b.n	800a19e <_malloc_r+0x42>
 800a20e:	46c0      	nop			; (mov r8, r8)
 800a210:	2000015c 	.word	0x2000015c
 800a214:	20000160 	.word	0x20000160

0800a218 <__sfputc_r>:
 800a218:	6893      	ldr	r3, [r2, #8]
 800a21a:	b510      	push	{r4, lr}
 800a21c:	3b01      	subs	r3, #1
 800a21e:	6093      	str	r3, [r2, #8]
 800a220:	2b00      	cmp	r3, #0
 800a222:	da04      	bge.n	800a22e <__sfputc_r+0x16>
 800a224:	6994      	ldr	r4, [r2, #24]
 800a226:	42a3      	cmp	r3, r4
 800a228:	db07      	blt.n	800a23a <__sfputc_r+0x22>
 800a22a:	290a      	cmp	r1, #10
 800a22c:	d005      	beq.n	800a23a <__sfputc_r+0x22>
 800a22e:	6813      	ldr	r3, [r2, #0]
 800a230:	1c58      	adds	r0, r3, #1
 800a232:	6010      	str	r0, [r2, #0]
 800a234:	7019      	strb	r1, [r3, #0]
 800a236:	0008      	movs	r0, r1
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	f000 fafd 	bl	800a838 <__swbuf_r>
 800a23e:	0001      	movs	r1, r0
 800a240:	e7f9      	b.n	800a236 <__sfputc_r+0x1e>

0800a242 <__sfputs_r>:
 800a242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a244:	0006      	movs	r6, r0
 800a246:	000f      	movs	r7, r1
 800a248:	0014      	movs	r4, r2
 800a24a:	18d5      	adds	r5, r2, r3
 800a24c:	42ac      	cmp	r4, r5
 800a24e:	d101      	bne.n	800a254 <__sfputs_r+0x12>
 800a250:	2000      	movs	r0, #0
 800a252:	e007      	b.n	800a264 <__sfputs_r+0x22>
 800a254:	7821      	ldrb	r1, [r4, #0]
 800a256:	003a      	movs	r2, r7
 800a258:	0030      	movs	r0, r6
 800a25a:	f7ff ffdd 	bl	800a218 <__sfputc_r>
 800a25e:	3401      	adds	r4, #1
 800a260:	1c43      	adds	r3, r0, #1
 800a262:	d1f3      	bne.n	800a24c <__sfputs_r+0xa>
 800a264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a268 <_vfiprintf_r>:
 800a268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a26a:	b0a1      	sub	sp, #132	; 0x84
 800a26c:	9003      	str	r0, [sp, #12]
 800a26e:	000f      	movs	r7, r1
 800a270:	0016      	movs	r6, r2
 800a272:	001d      	movs	r5, r3
 800a274:	2800      	cmp	r0, #0
 800a276:	d005      	beq.n	800a284 <_vfiprintf_r+0x1c>
 800a278:	6983      	ldr	r3, [r0, #24]
 800a27a:	9305      	str	r3, [sp, #20]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d101      	bne.n	800a284 <_vfiprintf_r+0x1c>
 800a280:	f000 fd08 	bl	800ac94 <__sinit>
 800a284:	4b7b      	ldr	r3, [pc, #492]	; (800a474 <_vfiprintf_r+0x20c>)
 800a286:	429f      	cmp	r7, r3
 800a288:	d15c      	bne.n	800a344 <_vfiprintf_r+0xdc>
 800a28a:	9b03      	ldr	r3, [sp, #12]
 800a28c:	685f      	ldr	r7, [r3, #4]
 800a28e:	89bb      	ldrh	r3, [r7, #12]
 800a290:	071b      	lsls	r3, r3, #28
 800a292:	d563      	bpl.n	800a35c <_vfiprintf_r+0xf4>
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d060      	beq.n	800a35c <_vfiprintf_r+0xf4>
 800a29a:	2300      	movs	r3, #0
 800a29c:	ac08      	add	r4, sp, #32
 800a29e:	6163      	str	r3, [r4, #20]
 800a2a0:	3320      	adds	r3, #32
 800a2a2:	7663      	strb	r3, [r4, #25]
 800a2a4:	3310      	adds	r3, #16
 800a2a6:	76a3      	strb	r3, [r4, #26]
 800a2a8:	9507      	str	r5, [sp, #28]
 800a2aa:	0035      	movs	r5, r6
 800a2ac:	782b      	ldrb	r3, [r5, #0]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d001      	beq.n	800a2b6 <_vfiprintf_r+0x4e>
 800a2b2:	2b25      	cmp	r3, #37	; 0x25
 800a2b4:	d15c      	bne.n	800a370 <_vfiprintf_r+0x108>
 800a2b6:	1bab      	subs	r3, r5, r6
 800a2b8:	9305      	str	r3, [sp, #20]
 800a2ba:	d00c      	beq.n	800a2d6 <_vfiprintf_r+0x6e>
 800a2bc:	0032      	movs	r2, r6
 800a2be:	0039      	movs	r1, r7
 800a2c0:	9803      	ldr	r0, [sp, #12]
 800a2c2:	f7ff ffbe 	bl	800a242 <__sfputs_r>
 800a2c6:	1c43      	adds	r3, r0, #1
 800a2c8:	d100      	bne.n	800a2cc <_vfiprintf_r+0x64>
 800a2ca:	e0c4      	b.n	800a456 <_vfiprintf_r+0x1ee>
 800a2cc:	6962      	ldr	r2, [r4, #20]
 800a2ce:	9b05      	ldr	r3, [sp, #20]
 800a2d0:	4694      	mov	ip, r2
 800a2d2:	4463      	add	r3, ip
 800a2d4:	6163      	str	r3, [r4, #20]
 800a2d6:	782b      	ldrb	r3, [r5, #0]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d100      	bne.n	800a2de <_vfiprintf_r+0x76>
 800a2dc:	e0bb      	b.n	800a456 <_vfiprintf_r+0x1ee>
 800a2de:	2201      	movs	r2, #1
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	4252      	negs	r2, r2
 800a2e4:	6062      	str	r2, [r4, #4]
 800a2e6:	a904      	add	r1, sp, #16
 800a2e8:	3254      	adds	r2, #84	; 0x54
 800a2ea:	1852      	adds	r2, r2, r1
 800a2ec:	1c6e      	adds	r6, r5, #1
 800a2ee:	6023      	str	r3, [r4, #0]
 800a2f0:	60e3      	str	r3, [r4, #12]
 800a2f2:	60a3      	str	r3, [r4, #8]
 800a2f4:	7013      	strb	r3, [r2, #0]
 800a2f6:	65a3      	str	r3, [r4, #88]	; 0x58
 800a2f8:	7831      	ldrb	r1, [r6, #0]
 800a2fa:	2205      	movs	r2, #5
 800a2fc:	485e      	ldr	r0, [pc, #376]	; (800a478 <_vfiprintf_r+0x210>)
 800a2fe:	f000 fdc9 	bl	800ae94 <memchr>
 800a302:	1c75      	adds	r5, r6, #1
 800a304:	2800      	cmp	r0, #0
 800a306:	d135      	bne.n	800a374 <_vfiprintf_r+0x10c>
 800a308:	6822      	ldr	r2, [r4, #0]
 800a30a:	06d3      	lsls	r3, r2, #27
 800a30c:	d504      	bpl.n	800a318 <_vfiprintf_r+0xb0>
 800a30e:	2353      	movs	r3, #83	; 0x53
 800a310:	a904      	add	r1, sp, #16
 800a312:	185b      	adds	r3, r3, r1
 800a314:	2120      	movs	r1, #32
 800a316:	7019      	strb	r1, [r3, #0]
 800a318:	0713      	lsls	r3, r2, #28
 800a31a:	d504      	bpl.n	800a326 <_vfiprintf_r+0xbe>
 800a31c:	2353      	movs	r3, #83	; 0x53
 800a31e:	a904      	add	r1, sp, #16
 800a320:	185b      	adds	r3, r3, r1
 800a322:	212b      	movs	r1, #43	; 0x2b
 800a324:	7019      	strb	r1, [r3, #0]
 800a326:	7833      	ldrb	r3, [r6, #0]
 800a328:	2b2a      	cmp	r3, #42	; 0x2a
 800a32a:	d02c      	beq.n	800a386 <_vfiprintf_r+0x11e>
 800a32c:	0035      	movs	r5, r6
 800a32e:	2100      	movs	r1, #0
 800a330:	200a      	movs	r0, #10
 800a332:	68e3      	ldr	r3, [r4, #12]
 800a334:	782a      	ldrb	r2, [r5, #0]
 800a336:	1c6e      	adds	r6, r5, #1
 800a338:	3a30      	subs	r2, #48	; 0x30
 800a33a:	2a09      	cmp	r2, #9
 800a33c:	d964      	bls.n	800a408 <_vfiprintf_r+0x1a0>
 800a33e:	2900      	cmp	r1, #0
 800a340:	d02e      	beq.n	800a3a0 <_vfiprintf_r+0x138>
 800a342:	e026      	b.n	800a392 <_vfiprintf_r+0x12a>
 800a344:	4b4d      	ldr	r3, [pc, #308]	; (800a47c <_vfiprintf_r+0x214>)
 800a346:	429f      	cmp	r7, r3
 800a348:	d102      	bne.n	800a350 <_vfiprintf_r+0xe8>
 800a34a:	9b03      	ldr	r3, [sp, #12]
 800a34c:	689f      	ldr	r7, [r3, #8]
 800a34e:	e79e      	b.n	800a28e <_vfiprintf_r+0x26>
 800a350:	4b4b      	ldr	r3, [pc, #300]	; (800a480 <_vfiprintf_r+0x218>)
 800a352:	429f      	cmp	r7, r3
 800a354:	d19b      	bne.n	800a28e <_vfiprintf_r+0x26>
 800a356:	9b03      	ldr	r3, [sp, #12]
 800a358:	68df      	ldr	r7, [r3, #12]
 800a35a:	e798      	b.n	800a28e <_vfiprintf_r+0x26>
 800a35c:	0039      	movs	r1, r7
 800a35e:	9803      	ldr	r0, [sp, #12]
 800a360:	f000 fac0 	bl	800a8e4 <__swsetup_r>
 800a364:	2800      	cmp	r0, #0
 800a366:	d098      	beq.n	800a29a <_vfiprintf_r+0x32>
 800a368:	2001      	movs	r0, #1
 800a36a:	4240      	negs	r0, r0
 800a36c:	b021      	add	sp, #132	; 0x84
 800a36e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a370:	3501      	adds	r5, #1
 800a372:	e79b      	b.n	800a2ac <_vfiprintf_r+0x44>
 800a374:	4b40      	ldr	r3, [pc, #256]	; (800a478 <_vfiprintf_r+0x210>)
 800a376:	6822      	ldr	r2, [r4, #0]
 800a378:	1ac0      	subs	r0, r0, r3
 800a37a:	2301      	movs	r3, #1
 800a37c:	4083      	lsls	r3, r0
 800a37e:	4313      	orrs	r3, r2
 800a380:	6023      	str	r3, [r4, #0]
 800a382:	002e      	movs	r6, r5
 800a384:	e7b8      	b.n	800a2f8 <_vfiprintf_r+0x90>
 800a386:	9b07      	ldr	r3, [sp, #28]
 800a388:	1d19      	adds	r1, r3, #4
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	9107      	str	r1, [sp, #28]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	db01      	blt.n	800a396 <_vfiprintf_r+0x12e>
 800a392:	930b      	str	r3, [sp, #44]	; 0x2c
 800a394:	e004      	b.n	800a3a0 <_vfiprintf_r+0x138>
 800a396:	425b      	negs	r3, r3
 800a398:	60e3      	str	r3, [r4, #12]
 800a39a:	2302      	movs	r3, #2
 800a39c:	4313      	orrs	r3, r2
 800a39e:	6023      	str	r3, [r4, #0]
 800a3a0:	782b      	ldrb	r3, [r5, #0]
 800a3a2:	2b2e      	cmp	r3, #46	; 0x2e
 800a3a4:	d10a      	bne.n	800a3bc <_vfiprintf_r+0x154>
 800a3a6:	786b      	ldrb	r3, [r5, #1]
 800a3a8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3aa:	d135      	bne.n	800a418 <_vfiprintf_r+0x1b0>
 800a3ac:	9b07      	ldr	r3, [sp, #28]
 800a3ae:	3502      	adds	r5, #2
 800a3b0:	1d1a      	adds	r2, r3, #4
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	9207      	str	r2, [sp, #28]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	db2b      	blt.n	800a412 <_vfiprintf_r+0x1aa>
 800a3ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a3bc:	4e31      	ldr	r6, [pc, #196]	; (800a484 <_vfiprintf_r+0x21c>)
 800a3be:	7829      	ldrb	r1, [r5, #0]
 800a3c0:	2203      	movs	r2, #3
 800a3c2:	0030      	movs	r0, r6
 800a3c4:	f000 fd66 	bl	800ae94 <memchr>
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	d006      	beq.n	800a3da <_vfiprintf_r+0x172>
 800a3cc:	2340      	movs	r3, #64	; 0x40
 800a3ce:	1b80      	subs	r0, r0, r6
 800a3d0:	4083      	lsls	r3, r0
 800a3d2:	6822      	ldr	r2, [r4, #0]
 800a3d4:	3501      	adds	r5, #1
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	6023      	str	r3, [r4, #0]
 800a3da:	7829      	ldrb	r1, [r5, #0]
 800a3dc:	2206      	movs	r2, #6
 800a3de:	482a      	ldr	r0, [pc, #168]	; (800a488 <_vfiprintf_r+0x220>)
 800a3e0:	1c6e      	adds	r6, r5, #1
 800a3e2:	7621      	strb	r1, [r4, #24]
 800a3e4:	f000 fd56 	bl	800ae94 <memchr>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d03a      	beq.n	800a462 <_vfiprintf_r+0x1fa>
 800a3ec:	4b27      	ldr	r3, [pc, #156]	; (800a48c <_vfiprintf_r+0x224>)
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d125      	bne.n	800a43e <_vfiprintf_r+0x1d6>
 800a3f2:	2207      	movs	r2, #7
 800a3f4:	9b07      	ldr	r3, [sp, #28]
 800a3f6:	3307      	adds	r3, #7
 800a3f8:	4393      	bics	r3, r2
 800a3fa:	3308      	adds	r3, #8
 800a3fc:	9307      	str	r3, [sp, #28]
 800a3fe:	6963      	ldr	r3, [r4, #20]
 800a400:	9a04      	ldr	r2, [sp, #16]
 800a402:	189b      	adds	r3, r3, r2
 800a404:	6163      	str	r3, [r4, #20]
 800a406:	e750      	b.n	800a2aa <_vfiprintf_r+0x42>
 800a408:	4343      	muls	r3, r0
 800a40a:	2101      	movs	r1, #1
 800a40c:	189b      	adds	r3, r3, r2
 800a40e:	0035      	movs	r5, r6
 800a410:	e790      	b.n	800a334 <_vfiprintf_r+0xcc>
 800a412:	2301      	movs	r3, #1
 800a414:	425b      	negs	r3, r3
 800a416:	e7d0      	b.n	800a3ba <_vfiprintf_r+0x152>
 800a418:	2300      	movs	r3, #0
 800a41a:	200a      	movs	r0, #10
 800a41c:	001a      	movs	r2, r3
 800a41e:	3501      	adds	r5, #1
 800a420:	6063      	str	r3, [r4, #4]
 800a422:	7829      	ldrb	r1, [r5, #0]
 800a424:	1c6e      	adds	r6, r5, #1
 800a426:	3930      	subs	r1, #48	; 0x30
 800a428:	2909      	cmp	r1, #9
 800a42a:	d903      	bls.n	800a434 <_vfiprintf_r+0x1cc>
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d0c5      	beq.n	800a3bc <_vfiprintf_r+0x154>
 800a430:	9209      	str	r2, [sp, #36]	; 0x24
 800a432:	e7c3      	b.n	800a3bc <_vfiprintf_r+0x154>
 800a434:	4342      	muls	r2, r0
 800a436:	2301      	movs	r3, #1
 800a438:	1852      	adds	r2, r2, r1
 800a43a:	0035      	movs	r5, r6
 800a43c:	e7f1      	b.n	800a422 <_vfiprintf_r+0x1ba>
 800a43e:	ab07      	add	r3, sp, #28
 800a440:	9300      	str	r3, [sp, #0]
 800a442:	003a      	movs	r2, r7
 800a444:	4b12      	ldr	r3, [pc, #72]	; (800a490 <_vfiprintf_r+0x228>)
 800a446:	0021      	movs	r1, r4
 800a448:	9803      	ldr	r0, [sp, #12]
 800a44a:	e000      	b.n	800a44e <_vfiprintf_r+0x1e6>
 800a44c:	bf00      	nop
 800a44e:	9004      	str	r0, [sp, #16]
 800a450:	9b04      	ldr	r3, [sp, #16]
 800a452:	3301      	adds	r3, #1
 800a454:	d1d3      	bne.n	800a3fe <_vfiprintf_r+0x196>
 800a456:	89bb      	ldrh	r3, [r7, #12]
 800a458:	065b      	lsls	r3, r3, #25
 800a45a:	d500      	bpl.n	800a45e <_vfiprintf_r+0x1f6>
 800a45c:	e784      	b.n	800a368 <_vfiprintf_r+0x100>
 800a45e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a460:	e784      	b.n	800a36c <_vfiprintf_r+0x104>
 800a462:	ab07      	add	r3, sp, #28
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	003a      	movs	r2, r7
 800a468:	4b09      	ldr	r3, [pc, #36]	; (800a490 <_vfiprintf_r+0x228>)
 800a46a:	0021      	movs	r1, r4
 800a46c:	9803      	ldr	r0, [sp, #12]
 800a46e:	f000 f87f 	bl	800a570 <_printf_i>
 800a472:	e7ec      	b.n	800a44e <_vfiprintf_r+0x1e6>
 800a474:	0800b78c 	.word	0x0800b78c
 800a478:	0800b738 	.word	0x0800b738
 800a47c:	0800b7ac 	.word	0x0800b7ac
 800a480:	0800b76c 	.word	0x0800b76c
 800a484:	0800b73e 	.word	0x0800b73e
 800a488:	0800b742 	.word	0x0800b742
 800a48c:	00000000 	.word	0x00000000
 800a490:	0800a243 	.word	0x0800a243

0800a494 <_printf_common>:
 800a494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a496:	0015      	movs	r5, r2
 800a498:	9301      	str	r3, [sp, #4]
 800a49a:	688a      	ldr	r2, [r1, #8]
 800a49c:	690b      	ldr	r3, [r1, #16]
 800a49e:	9000      	str	r0, [sp, #0]
 800a4a0:	000c      	movs	r4, r1
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	da00      	bge.n	800a4a8 <_printf_common+0x14>
 800a4a6:	0013      	movs	r3, r2
 800a4a8:	0022      	movs	r2, r4
 800a4aa:	602b      	str	r3, [r5, #0]
 800a4ac:	3243      	adds	r2, #67	; 0x43
 800a4ae:	7812      	ldrb	r2, [r2, #0]
 800a4b0:	2a00      	cmp	r2, #0
 800a4b2:	d001      	beq.n	800a4b8 <_printf_common+0x24>
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	602b      	str	r3, [r5, #0]
 800a4b8:	6823      	ldr	r3, [r4, #0]
 800a4ba:	069b      	lsls	r3, r3, #26
 800a4bc:	d502      	bpl.n	800a4c4 <_printf_common+0x30>
 800a4be:	682b      	ldr	r3, [r5, #0]
 800a4c0:	3302      	adds	r3, #2
 800a4c2:	602b      	str	r3, [r5, #0]
 800a4c4:	2706      	movs	r7, #6
 800a4c6:	6823      	ldr	r3, [r4, #0]
 800a4c8:	401f      	ands	r7, r3
 800a4ca:	d027      	beq.n	800a51c <_printf_common+0x88>
 800a4cc:	0023      	movs	r3, r4
 800a4ce:	3343      	adds	r3, #67	; 0x43
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	1e5a      	subs	r2, r3, #1
 800a4d4:	4193      	sbcs	r3, r2
 800a4d6:	6822      	ldr	r2, [r4, #0]
 800a4d8:	0692      	lsls	r2, r2, #26
 800a4da:	d430      	bmi.n	800a53e <_printf_common+0xaa>
 800a4dc:	0022      	movs	r2, r4
 800a4de:	9901      	ldr	r1, [sp, #4]
 800a4e0:	3243      	adds	r2, #67	; 0x43
 800a4e2:	9800      	ldr	r0, [sp, #0]
 800a4e4:	9e08      	ldr	r6, [sp, #32]
 800a4e6:	47b0      	blx	r6
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d025      	beq.n	800a538 <_printf_common+0xa4>
 800a4ec:	2306      	movs	r3, #6
 800a4ee:	6820      	ldr	r0, [r4, #0]
 800a4f0:	682a      	ldr	r2, [r5, #0]
 800a4f2:	68e1      	ldr	r1, [r4, #12]
 800a4f4:	4003      	ands	r3, r0
 800a4f6:	2500      	movs	r5, #0
 800a4f8:	2b04      	cmp	r3, #4
 800a4fa:	d103      	bne.n	800a504 <_printf_common+0x70>
 800a4fc:	1a8d      	subs	r5, r1, r2
 800a4fe:	43eb      	mvns	r3, r5
 800a500:	17db      	asrs	r3, r3, #31
 800a502:	401d      	ands	r5, r3
 800a504:	68a3      	ldr	r3, [r4, #8]
 800a506:	6922      	ldr	r2, [r4, #16]
 800a508:	4293      	cmp	r3, r2
 800a50a:	dd01      	ble.n	800a510 <_printf_common+0x7c>
 800a50c:	1a9b      	subs	r3, r3, r2
 800a50e:	18ed      	adds	r5, r5, r3
 800a510:	2700      	movs	r7, #0
 800a512:	42bd      	cmp	r5, r7
 800a514:	d120      	bne.n	800a558 <_printf_common+0xc4>
 800a516:	2000      	movs	r0, #0
 800a518:	e010      	b.n	800a53c <_printf_common+0xa8>
 800a51a:	3701      	adds	r7, #1
 800a51c:	68e3      	ldr	r3, [r4, #12]
 800a51e:	682a      	ldr	r2, [r5, #0]
 800a520:	1a9b      	subs	r3, r3, r2
 800a522:	42bb      	cmp	r3, r7
 800a524:	ddd2      	ble.n	800a4cc <_printf_common+0x38>
 800a526:	0022      	movs	r2, r4
 800a528:	2301      	movs	r3, #1
 800a52a:	3219      	adds	r2, #25
 800a52c:	9901      	ldr	r1, [sp, #4]
 800a52e:	9800      	ldr	r0, [sp, #0]
 800a530:	9e08      	ldr	r6, [sp, #32]
 800a532:	47b0      	blx	r6
 800a534:	1c43      	adds	r3, r0, #1
 800a536:	d1f0      	bne.n	800a51a <_printf_common+0x86>
 800a538:	2001      	movs	r0, #1
 800a53a:	4240      	negs	r0, r0
 800a53c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a53e:	2030      	movs	r0, #48	; 0x30
 800a540:	18e1      	adds	r1, r4, r3
 800a542:	3143      	adds	r1, #67	; 0x43
 800a544:	7008      	strb	r0, [r1, #0]
 800a546:	0021      	movs	r1, r4
 800a548:	1c5a      	adds	r2, r3, #1
 800a54a:	3145      	adds	r1, #69	; 0x45
 800a54c:	7809      	ldrb	r1, [r1, #0]
 800a54e:	18a2      	adds	r2, r4, r2
 800a550:	3243      	adds	r2, #67	; 0x43
 800a552:	3302      	adds	r3, #2
 800a554:	7011      	strb	r1, [r2, #0]
 800a556:	e7c1      	b.n	800a4dc <_printf_common+0x48>
 800a558:	0022      	movs	r2, r4
 800a55a:	2301      	movs	r3, #1
 800a55c:	321a      	adds	r2, #26
 800a55e:	9901      	ldr	r1, [sp, #4]
 800a560:	9800      	ldr	r0, [sp, #0]
 800a562:	9e08      	ldr	r6, [sp, #32]
 800a564:	47b0      	blx	r6
 800a566:	1c43      	adds	r3, r0, #1
 800a568:	d0e6      	beq.n	800a538 <_printf_common+0xa4>
 800a56a:	3701      	adds	r7, #1
 800a56c:	e7d1      	b.n	800a512 <_printf_common+0x7e>
	...

0800a570 <_printf_i>:
 800a570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a572:	b089      	sub	sp, #36	; 0x24
 800a574:	9204      	str	r2, [sp, #16]
 800a576:	000a      	movs	r2, r1
 800a578:	3243      	adds	r2, #67	; 0x43
 800a57a:	9305      	str	r3, [sp, #20]
 800a57c:	9003      	str	r0, [sp, #12]
 800a57e:	9202      	str	r2, [sp, #8]
 800a580:	7e0a      	ldrb	r2, [r1, #24]
 800a582:	000c      	movs	r4, r1
 800a584:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a586:	2a6e      	cmp	r2, #110	; 0x6e
 800a588:	d100      	bne.n	800a58c <_printf_i+0x1c>
 800a58a:	e086      	b.n	800a69a <_printf_i+0x12a>
 800a58c:	d81f      	bhi.n	800a5ce <_printf_i+0x5e>
 800a58e:	2a63      	cmp	r2, #99	; 0x63
 800a590:	d033      	beq.n	800a5fa <_printf_i+0x8a>
 800a592:	d808      	bhi.n	800a5a6 <_printf_i+0x36>
 800a594:	2a00      	cmp	r2, #0
 800a596:	d100      	bne.n	800a59a <_printf_i+0x2a>
 800a598:	e08c      	b.n	800a6b4 <_printf_i+0x144>
 800a59a:	2a58      	cmp	r2, #88	; 0x58
 800a59c:	d04d      	beq.n	800a63a <_printf_i+0xca>
 800a59e:	0025      	movs	r5, r4
 800a5a0:	3542      	adds	r5, #66	; 0x42
 800a5a2:	702a      	strb	r2, [r5, #0]
 800a5a4:	e030      	b.n	800a608 <_printf_i+0x98>
 800a5a6:	2a64      	cmp	r2, #100	; 0x64
 800a5a8:	d001      	beq.n	800a5ae <_printf_i+0x3e>
 800a5aa:	2a69      	cmp	r2, #105	; 0x69
 800a5ac:	d1f7      	bne.n	800a59e <_printf_i+0x2e>
 800a5ae:	6819      	ldr	r1, [r3, #0]
 800a5b0:	6825      	ldr	r5, [r4, #0]
 800a5b2:	1d0a      	adds	r2, r1, #4
 800a5b4:	0628      	lsls	r0, r5, #24
 800a5b6:	d529      	bpl.n	800a60c <_printf_i+0x9c>
 800a5b8:	6808      	ldr	r0, [r1, #0]
 800a5ba:	601a      	str	r2, [r3, #0]
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	da03      	bge.n	800a5c8 <_printf_i+0x58>
 800a5c0:	232d      	movs	r3, #45	; 0x2d
 800a5c2:	9a02      	ldr	r2, [sp, #8]
 800a5c4:	4240      	negs	r0, r0
 800a5c6:	7013      	strb	r3, [r2, #0]
 800a5c8:	4e6b      	ldr	r6, [pc, #428]	; (800a778 <_printf_i+0x208>)
 800a5ca:	270a      	movs	r7, #10
 800a5cc:	e04f      	b.n	800a66e <_printf_i+0xfe>
 800a5ce:	2a73      	cmp	r2, #115	; 0x73
 800a5d0:	d074      	beq.n	800a6bc <_printf_i+0x14c>
 800a5d2:	d808      	bhi.n	800a5e6 <_printf_i+0x76>
 800a5d4:	2a6f      	cmp	r2, #111	; 0x6f
 800a5d6:	d01f      	beq.n	800a618 <_printf_i+0xa8>
 800a5d8:	2a70      	cmp	r2, #112	; 0x70
 800a5da:	d1e0      	bne.n	800a59e <_printf_i+0x2e>
 800a5dc:	2220      	movs	r2, #32
 800a5de:	6809      	ldr	r1, [r1, #0]
 800a5e0:	430a      	orrs	r2, r1
 800a5e2:	6022      	str	r2, [r4, #0]
 800a5e4:	e003      	b.n	800a5ee <_printf_i+0x7e>
 800a5e6:	2a75      	cmp	r2, #117	; 0x75
 800a5e8:	d016      	beq.n	800a618 <_printf_i+0xa8>
 800a5ea:	2a78      	cmp	r2, #120	; 0x78
 800a5ec:	d1d7      	bne.n	800a59e <_printf_i+0x2e>
 800a5ee:	0022      	movs	r2, r4
 800a5f0:	2178      	movs	r1, #120	; 0x78
 800a5f2:	3245      	adds	r2, #69	; 0x45
 800a5f4:	7011      	strb	r1, [r2, #0]
 800a5f6:	4e61      	ldr	r6, [pc, #388]	; (800a77c <_printf_i+0x20c>)
 800a5f8:	e022      	b.n	800a640 <_printf_i+0xd0>
 800a5fa:	0025      	movs	r5, r4
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	3542      	adds	r5, #66	; 0x42
 800a600:	1d11      	adds	r1, r2, #4
 800a602:	6019      	str	r1, [r3, #0]
 800a604:	6813      	ldr	r3, [r2, #0]
 800a606:	702b      	strb	r3, [r5, #0]
 800a608:	2301      	movs	r3, #1
 800a60a:	e065      	b.n	800a6d8 <_printf_i+0x168>
 800a60c:	6808      	ldr	r0, [r1, #0]
 800a60e:	601a      	str	r2, [r3, #0]
 800a610:	0669      	lsls	r1, r5, #25
 800a612:	d5d3      	bpl.n	800a5bc <_printf_i+0x4c>
 800a614:	b200      	sxth	r0, r0
 800a616:	e7d1      	b.n	800a5bc <_printf_i+0x4c>
 800a618:	6819      	ldr	r1, [r3, #0]
 800a61a:	6825      	ldr	r5, [r4, #0]
 800a61c:	1d08      	adds	r0, r1, #4
 800a61e:	6018      	str	r0, [r3, #0]
 800a620:	6808      	ldr	r0, [r1, #0]
 800a622:	062e      	lsls	r6, r5, #24
 800a624:	d505      	bpl.n	800a632 <_printf_i+0xc2>
 800a626:	4e54      	ldr	r6, [pc, #336]	; (800a778 <_printf_i+0x208>)
 800a628:	2708      	movs	r7, #8
 800a62a:	2a6f      	cmp	r2, #111	; 0x6f
 800a62c:	d01b      	beq.n	800a666 <_printf_i+0xf6>
 800a62e:	270a      	movs	r7, #10
 800a630:	e019      	b.n	800a666 <_printf_i+0xf6>
 800a632:	066d      	lsls	r5, r5, #25
 800a634:	d5f7      	bpl.n	800a626 <_printf_i+0xb6>
 800a636:	b280      	uxth	r0, r0
 800a638:	e7f5      	b.n	800a626 <_printf_i+0xb6>
 800a63a:	3145      	adds	r1, #69	; 0x45
 800a63c:	4e4e      	ldr	r6, [pc, #312]	; (800a778 <_printf_i+0x208>)
 800a63e:	700a      	strb	r2, [r1, #0]
 800a640:	6818      	ldr	r0, [r3, #0]
 800a642:	6822      	ldr	r2, [r4, #0]
 800a644:	1d01      	adds	r1, r0, #4
 800a646:	6800      	ldr	r0, [r0, #0]
 800a648:	6019      	str	r1, [r3, #0]
 800a64a:	0615      	lsls	r5, r2, #24
 800a64c:	d521      	bpl.n	800a692 <_printf_i+0x122>
 800a64e:	07d3      	lsls	r3, r2, #31
 800a650:	d502      	bpl.n	800a658 <_printf_i+0xe8>
 800a652:	2320      	movs	r3, #32
 800a654:	431a      	orrs	r2, r3
 800a656:	6022      	str	r2, [r4, #0]
 800a658:	2710      	movs	r7, #16
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d103      	bne.n	800a666 <_printf_i+0xf6>
 800a65e:	2320      	movs	r3, #32
 800a660:	6822      	ldr	r2, [r4, #0]
 800a662:	439a      	bics	r2, r3
 800a664:	6022      	str	r2, [r4, #0]
 800a666:	0023      	movs	r3, r4
 800a668:	2200      	movs	r2, #0
 800a66a:	3343      	adds	r3, #67	; 0x43
 800a66c:	701a      	strb	r2, [r3, #0]
 800a66e:	6863      	ldr	r3, [r4, #4]
 800a670:	60a3      	str	r3, [r4, #8]
 800a672:	2b00      	cmp	r3, #0
 800a674:	db58      	blt.n	800a728 <_printf_i+0x1b8>
 800a676:	2204      	movs	r2, #4
 800a678:	6821      	ldr	r1, [r4, #0]
 800a67a:	4391      	bics	r1, r2
 800a67c:	6021      	str	r1, [r4, #0]
 800a67e:	2800      	cmp	r0, #0
 800a680:	d154      	bne.n	800a72c <_printf_i+0x1bc>
 800a682:	9d02      	ldr	r5, [sp, #8]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d05a      	beq.n	800a73e <_printf_i+0x1ce>
 800a688:	0025      	movs	r5, r4
 800a68a:	7833      	ldrb	r3, [r6, #0]
 800a68c:	3542      	adds	r5, #66	; 0x42
 800a68e:	702b      	strb	r3, [r5, #0]
 800a690:	e055      	b.n	800a73e <_printf_i+0x1ce>
 800a692:	0655      	lsls	r5, r2, #25
 800a694:	d5db      	bpl.n	800a64e <_printf_i+0xde>
 800a696:	b280      	uxth	r0, r0
 800a698:	e7d9      	b.n	800a64e <_printf_i+0xde>
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	680d      	ldr	r5, [r1, #0]
 800a69e:	1d10      	adds	r0, r2, #4
 800a6a0:	6949      	ldr	r1, [r1, #20]
 800a6a2:	6018      	str	r0, [r3, #0]
 800a6a4:	6813      	ldr	r3, [r2, #0]
 800a6a6:	062e      	lsls	r6, r5, #24
 800a6a8:	d501      	bpl.n	800a6ae <_printf_i+0x13e>
 800a6aa:	6019      	str	r1, [r3, #0]
 800a6ac:	e002      	b.n	800a6b4 <_printf_i+0x144>
 800a6ae:	066d      	lsls	r5, r5, #25
 800a6b0:	d5fb      	bpl.n	800a6aa <_printf_i+0x13a>
 800a6b2:	8019      	strh	r1, [r3, #0]
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	9d02      	ldr	r5, [sp, #8]
 800a6b8:	6123      	str	r3, [r4, #16]
 800a6ba:	e04f      	b.n	800a75c <_printf_i+0x1ec>
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	1d11      	adds	r1, r2, #4
 800a6c0:	6019      	str	r1, [r3, #0]
 800a6c2:	6815      	ldr	r5, [r2, #0]
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	6862      	ldr	r2, [r4, #4]
 800a6c8:	0028      	movs	r0, r5
 800a6ca:	f000 fbe3 	bl	800ae94 <memchr>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	d001      	beq.n	800a6d6 <_printf_i+0x166>
 800a6d2:	1b40      	subs	r0, r0, r5
 800a6d4:	6060      	str	r0, [r4, #4]
 800a6d6:	6863      	ldr	r3, [r4, #4]
 800a6d8:	6123      	str	r3, [r4, #16]
 800a6da:	2300      	movs	r3, #0
 800a6dc:	9a02      	ldr	r2, [sp, #8]
 800a6de:	7013      	strb	r3, [r2, #0]
 800a6e0:	e03c      	b.n	800a75c <_printf_i+0x1ec>
 800a6e2:	6923      	ldr	r3, [r4, #16]
 800a6e4:	002a      	movs	r2, r5
 800a6e6:	9904      	ldr	r1, [sp, #16]
 800a6e8:	9803      	ldr	r0, [sp, #12]
 800a6ea:	9d05      	ldr	r5, [sp, #20]
 800a6ec:	47a8      	blx	r5
 800a6ee:	1c43      	adds	r3, r0, #1
 800a6f0:	d03e      	beq.n	800a770 <_printf_i+0x200>
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	079b      	lsls	r3, r3, #30
 800a6f6:	d415      	bmi.n	800a724 <_printf_i+0x1b4>
 800a6f8:	9b07      	ldr	r3, [sp, #28]
 800a6fa:	68e0      	ldr	r0, [r4, #12]
 800a6fc:	4298      	cmp	r0, r3
 800a6fe:	da39      	bge.n	800a774 <_printf_i+0x204>
 800a700:	0018      	movs	r0, r3
 800a702:	e037      	b.n	800a774 <_printf_i+0x204>
 800a704:	0022      	movs	r2, r4
 800a706:	2301      	movs	r3, #1
 800a708:	3219      	adds	r2, #25
 800a70a:	9904      	ldr	r1, [sp, #16]
 800a70c:	9803      	ldr	r0, [sp, #12]
 800a70e:	9e05      	ldr	r6, [sp, #20]
 800a710:	47b0      	blx	r6
 800a712:	1c43      	adds	r3, r0, #1
 800a714:	d02c      	beq.n	800a770 <_printf_i+0x200>
 800a716:	3501      	adds	r5, #1
 800a718:	68e3      	ldr	r3, [r4, #12]
 800a71a:	9a07      	ldr	r2, [sp, #28]
 800a71c:	1a9b      	subs	r3, r3, r2
 800a71e:	42ab      	cmp	r3, r5
 800a720:	dcf0      	bgt.n	800a704 <_printf_i+0x194>
 800a722:	e7e9      	b.n	800a6f8 <_printf_i+0x188>
 800a724:	2500      	movs	r5, #0
 800a726:	e7f7      	b.n	800a718 <_printf_i+0x1a8>
 800a728:	2800      	cmp	r0, #0
 800a72a:	d0ad      	beq.n	800a688 <_printf_i+0x118>
 800a72c:	9d02      	ldr	r5, [sp, #8]
 800a72e:	0039      	movs	r1, r7
 800a730:	f7f5 fd70 	bl	8000214 <__aeabi_uidivmod>
 800a734:	5c73      	ldrb	r3, [r6, r1]
 800a736:	3d01      	subs	r5, #1
 800a738:	702b      	strb	r3, [r5, #0]
 800a73a:	2800      	cmp	r0, #0
 800a73c:	d1f7      	bne.n	800a72e <_printf_i+0x1be>
 800a73e:	2f08      	cmp	r7, #8
 800a740:	d109      	bne.n	800a756 <_printf_i+0x1e6>
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	07db      	lsls	r3, r3, #31
 800a746:	d506      	bpl.n	800a756 <_printf_i+0x1e6>
 800a748:	6863      	ldr	r3, [r4, #4]
 800a74a:	6922      	ldr	r2, [r4, #16]
 800a74c:	4293      	cmp	r3, r2
 800a74e:	dc02      	bgt.n	800a756 <_printf_i+0x1e6>
 800a750:	2330      	movs	r3, #48	; 0x30
 800a752:	3d01      	subs	r5, #1
 800a754:	702b      	strb	r3, [r5, #0]
 800a756:	9b02      	ldr	r3, [sp, #8]
 800a758:	1b5b      	subs	r3, r3, r5
 800a75a:	6123      	str	r3, [r4, #16]
 800a75c:	9b05      	ldr	r3, [sp, #20]
 800a75e:	aa07      	add	r2, sp, #28
 800a760:	9300      	str	r3, [sp, #0]
 800a762:	0021      	movs	r1, r4
 800a764:	9b04      	ldr	r3, [sp, #16]
 800a766:	9803      	ldr	r0, [sp, #12]
 800a768:	f7ff fe94 	bl	800a494 <_printf_common>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d1b8      	bne.n	800a6e2 <_printf_i+0x172>
 800a770:	2001      	movs	r0, #1
 800a772:	4240      	negs	r0, r0
 800a774:	b009      	add	sp, #36	; 0x24
 800a776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a778:	0800b749 	.word	0x0800b749
 800a77c:	0800b75a 	.word	0x0800b75a

0800a780 <_sbrk_r>:
 800a780:	2300      	movs	r3, #0
 800a782:	b570      	push	{r4, r5, r6, lr}
 800a784:	4c06      	ldr	r4, [pc, #24]	; (800a7a0 <_sbrk_r+0x20>)
 800a786:	0005      	movs	r5, r0
 800a788:	0008      	movs	r0, r1
 800a78a:	6023      	str	r3, [r4, #0]
 800a78c:	f7f6 fb04 	bl	8000d98 <_sbrk>
 800a790:	1c43      	adds	r3, r0, #1
 800a792:	d103      	bne.n	800a79c <_sbrk_r+0x1c>
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d000      	beq.n	800a79c <_sbrk_r+0x1c>
 800a79a:	602b      	str	r3, [r5, #0]
 800a79c:	bd70      	pop	{r4, r5, r6, pc}
 800a79e:	46c0      	nop			; (mov r8, r8)
 800a7a0:	200003e4 	.word	0x200003e4

0800a7a4 <_raise_r>:
 800a7a4:	b570      	push	{r4, r5, r6, lr}
 800a7a6:	0004      	movs	r4, r0
 800a7a8:	000d      	movs	r5, r1
 800a7aa:	291f      	cmp	r1, #31
 800a7ac:	d904      	bls.n	800a7b8 <_raise_r+0x14>
 800a7ae:	2316      	movs	r3, #22
 800a7b0:	6003      	str	r3, [r0, #0]
 800a7b2:	2001      	movs	r0, #1
 800a7b4:	4240      	negs	r0, r0
 800a7b6:	bd70      	pop	{r4, r5, r6, pc}
 800a7b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d004      	beq.n	800a7c8 <_raise_r+0x24>
 800a7be:	008a      	lsls	r2, r1, #2
 800a7c0:	189b      	adds	r3, r3, r2
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	2a00      	cmp	r2, #0
 800a7c6:	d108      	bne.n	800a7da <_raise_r+0x36>
 800a7c8:	0020      	movs	r0, r4
 800a7ca:	f000 f831 	bl	800a830 <_getpid_r>
 800a7ce:	002a      	movs	r2, r5
 800a7d0:	0001      	movs	r1, r0
 800a7d2:	0020      	movs	r0, r4
 800a7d4:	f000 f81a 	bl	800a80c <_kill_r>
 800a7d8:	e7ed      	b.n	800a7b6 <_raise_r+0x12>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	2a01      	cmp	r2, #1
 800a7de:	d0ea      	beq.n	800a7b6 <_raise_r+0x12>
 800a7e0:	1c51      	adds	r1, r2, #1
 800a7e2:	d103      	bne.n	800a7ec <_raise_r+0x48>
 800a7e4:	2316      	movs	r3, #22
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	e7e4      	b.n	800a7b6 <_raise_r+0x12>
 800a7ec:	2400      	movs	r4, #0
 800a7ee:	0028      	movs	r0, r5
 800a7f0:	601c      	str	r4, [r3, #0]
 800a7f2:	4790      	blx	r2
 800a7f4:	0020      	movs	r0, r4
 800a7f6:	e7de      	b.n	800a7b6 <_raise_r+0x12>

0800a7f8 <raise>:
 800a7f8:	b510      	push	{r4, lr}
 800a7fa:	4b03      	ldr	r3, [pc, #12]	; (800a808 <raise+0x10>)
 800a7fc:	0001      	movs	r1, r0
 800a7fe:	6818      	ldr	r0, [r3, #0]
 800a800:	f7ff ffd0 	bl	800a7a4 <_raise_r>
 800a804:	bd10      	pop	{r4, pc}
 800a806:	46c0      	nop			; (mov r8, r8)
 800a808:	20000010 	.word	0x20000010

0800a80c <_kill_r>:
 800a80c:	2300      	movs	r3, #0
 800a80e:	b570      	push	{r4, r5, r6, lr}
 800a810:	4c06      	ldr	r4, [pc, #24]	; (800a82c <_kill_r+0x20>)
 800a812:	0005      	movs	r5, r0
 800a814:	0008      	movs	r0, r1
 800a816:	0011      	movs	r1, r2
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	f7f6 fa3b 	bl	8000c94 <_kill>
 800a81e:	1c43      	adds	r3, r0, #1
 800a820:	d103      	bne.n	800a82a <_kill_r+0x1e>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d000      	beq.n	800a82a <_kill_r+0x1e>
 800a828:	602b      	str	r3, [r5, #0]
 800a82a:	bd70      	pop	{r4, r5, r6, pc}
 800a82c:	200003e4 	.word	0x200003e4

0800a830 <_getpid_r>:
 800a830:	b510      	push	{r4, lr}
 800a832:	f7f6 fa29 	bl	8000c88 <_getpid>
 800a836:	bd10      	pop	{r4, pc}

0800a838 <__swbuf_r>:
 800a838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a83a:	0005      	movs	r5, r0
 800a83c:	000e      	movs	r6, r1
 800a83e:	0014      	movs	r4, r2
 800a840:	2800      	cmp	r0, #0
 800a842:	d004      	beq.n	800a84e <__swbuf_r+0x16>
 800a844:	6983      	ldr	r3, [r0, #24]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d101      	bne.n	800a84e <__swbuf_r+0x16>
 800a84a:	f000 fa23 	bl	800ac94 <__sinit>
 800a84e:	4b22      	ldr	r3, [pc, #136]	; (800a8d8 <__swbuf_r+0xa0>)
 800a850:	429c      	cmp	r4, r3
 800a852:	d12d      	bne.n	800a8b0 <__swbuf_r+0x78>
 800a854:	686c      	ldr	r4, [r5, #4]
 800a856:	69a3      	ldr	r3, [r4, #24]
 800a858:	60a3      	str	r3, [r4, #8]
 800a85a:	89a3      	ldrh	r3, [r4, #12]
 800a85c:	071b      	lsls	r3, r3, #28
 800a85e:	d531      	bpl.n	800a8c4 <__swbuf_r+0x8c>
 800a860:	6923      	ldr	r3, [r4, #16]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d02e      	beq.n	800a8c4 <__swbuf_r+0x8c>
 800a866:	6823      	ldr	r3, [r4, #0]
 800a868:	6922      	ldr	r2, [r4, #16]
 800a86a:	b2f7      	uxtb	r7, r6
 800a86c:	1a98      	subs	r0, r3, r2
 800a86e:	6963      	ldr	r3, [r4, #20]
 800a870:	b2f6      	uxtb	r6, r6
 800a872:	4283      	cmp	r3, r0
 800a874:	dc05      	bgt.n	800a882 <__swbuf_r+0x4a>
 800a876:	0021      	movs	r1, r4
 800a878:	0028      	movs	r0, r5
 800a87a:	f000 f99d 	bl	800abb8 <_fflush_r>
 800a87e:	2800      	cmp	r0, #0
 800a880:	d126      	bne.n	800a8d0 <__swbuf_r+0x98>
 800a882:	68a3      	ldr	r3, [r4, #8]
 800a884:	3001      	adds	r0, #1
 800a886:	3b01      	subs	r3, #1
 800a888:	60a3      	str	r3, [r4, #8]
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	1c5a      	adds	r2, r3, #1
 800a88e:	6022      	str	r2, [r4, #0]
 800a890:	701f      	strb	r7, [r3, #0]
 800a892:	6963      	ldr	r3, [r4, #20]
 800a894:	4283      	cmp	r3, r0
 800a896:	d004      	beq.n	800a8a2 <__swbuf_r+0x6a>
 800a898:	89a3      	ldrh	r3, [r4, #12]
 800a89a:	07db      	lsls	r3, r3, #31
 800a89c:	d51a      	bpl.n	800a8d4 <__swbuf_r+0x9c>
 800a89e:	2e0a      	cmp	r6, #10
 800a8a0:	d118      	bne.n	800a8d4 <__swbuf_r+0x9c>
 800a8a2:	0021      	movs	r1, r4
 800a8a4:	0028      	movs	r0, r5
 800a8a6:	f000 f987 	bl	800abb8 <_fflush_r>
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	d012      	beq.n	800a8d4 <__swbuf_r+0x9c>
 800a8ae:	e00f      	b.n	800a8d0 <__swbuf_r+0x98>
 800a8b0:	4b0a      	ldr	r3, [pc, #40]	; (800a8dc <__swbuf_r+0xa4>)
 800a8b2:	429c      	cmp	r4, r3
 800a8b4:	d101      	bne.n	800a8ba <__swbuf_r+0x82>
 800a8b6:	68ac      	ldr	r4, [r5, #8]
 800a8b8:	e7cd      	b.n	800a856 <__swbuf_r+0x1e>
 800a8ba:	4b09      	ldr	r3, [pc, #36]	; (800a8e0 <__swbuf_r+0xa8>)
 800a8bc:	429c      	cmp	r4, r3
 800a8be:	d1ca      	bne.n	800a856 <__swbuf_r+0x1e>
 800a8c0:	68ec      	ldr	r4, [r5, #12]
 800a8c2:	e7c8      	b.n	800a856 <__swbuf_r+0x1e>
 800a8c4:	0021      	movs	r1, r4
 800a8c6:	0028      	movs	r0, r5
 800a8c8:	f000 f80c 	bl	800a8e4 <__swsetup_r>
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d0ca      	beq.n	800a866 <__swbuf_r+0x2e>
 800a8d0:	2601      	movs	r6, #1
 800a8d2:	4276      	negs	r6, r6
 800a8d4:	0030      	movs	r0, r6
 800a8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8d8:	0800b78c 	.word	0x0800b78c
 800a8dc:	0800b7ac 	.word	0x0800b7ac
 800a8e0:	0800b76c 	.word	0x0800b76c

0800a8e4 <__swsetup_r>:
 800a8e4:	4b36      	ldr	r3, [pc, #216]	; (800a9c0 <__swsetup_r+0xdc>)
 800a8e6:	b570      	push	{r4, r5, r6, lr}
 800a8e8:	681d      	ldr	r5, [r3, #0]
 800a8ea:	0006      	movs	r6, r0
 800a8ec:	000c      	movs	r4, r1
 800a8ee:	2d00      	cmp	r5, #0
 800a8f0:	d005      	beq.n	800a8fe <__swsetup_r+0x1a>
 800a8f2:	69ab      	ldr	r3, [r5, #24]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d102      	bne.n	800a8fe <__swsetup_r+0x1a>
 800a8f8:	0028      	movs	r0, r5
 800a8fa:	f000 f9cb 	bl	800ac94 <__sinit>
 800a8fe:	4b31      	ldr	r3, [pc, #196]	; (800a9c4 <__swsetup_r+0xe0>)
 800a900:	429c      	cmp	r4, r3
 800a902:	d10f      	bne.n	800a924 <__swsetup_r+0x40>
 800a904:	686c      	ldr	r4, [r5, #4]
 800a906:	230c      	movs	r3, #12
 800a908:	5ee2      	ldrsh	r2, [r4, r3]
 800a90a:	b293      	uxth	r3, r2
 800a90c:	0719      	lsls	r1, r3, #28
 800a90e:	d42d      	bmi.n	800a96c <__swsetup_r+0x88>
 800a910:	06d9      	lsls	r1, r3, #27
 800a912:	d411      	bmi.n	800a938 <__swsetup_r+0x54>
 800a914:	2309      	movs	r3, #9
 800a916:	2001      	movs	r0, #1
 800a918:	6033      	str	r3, [r6, #0]
 800a91a:	3337      	adds	r3, #55	; 0x37
 800a91c:	4313      	orrs	r3, r2
 800a91e:	81a3      	strh	r3, [r4, #12]
 800a920:	4240      	negs	r0, r0
 800a922:	bd70      	pop	{r4, r5, r6, pc}
 800a924:	4b28      	ldr	r3, [pc, #160]	; (800a9c8 <__swsetup_r+0xe4>)
 800a926:	429c      	cmp	r4, r3
 800a928:	d101      	bne.n	800a92e <__swsetup_r+0x4a>
 800a92a:	68ac      	ldr	r4, [r5, #8]
 800a92c:	e7eb      	b.n	800a906 <__swsetup_r+0x22>
 800a92e:	4b27      	ldr	r3, [pc, #156]	; (800a9cc <__swsetup_r+0xe8>)
 800a930:	429c      	cmp	r4, r3
 800a932:	d1e8      	bne.n	800a906 <__swsetup_r+0x22>
 800a934:	68ec      	ldr	r4, [r5, #12]
 800a936:	e7e6      	b.n	800a906 <__swsetup_r+0x22>
 800a938:	075b      	lsls	r3, r3, #29
 800a93a:	d513      	bpl.n	800a964 <__swsetup_r+0x80>
 800a93c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a93e:	2900      	cmp	r1, #0
 800a940:	d008      	beq.n	800a954 <__swsetup_r+0x70>
 800a942:	0023      	movs	r3, r4
 800a944:	3344      	adds	r3, #68	; 0x44
 800a946:	4299      	cmp	r1, r3
 800a948:	d002      	beq.n	800a950 <__swsetup_r+0x6c>
 800a94a:	0030      	movs	r0, r6
 800a94c:	f7ff fbbc 	bl	800a0c8 <_free_r>
 800a950:	2300      	movs	r3, #0
 800a952:	6363      	str	r3, [r4, #52]	; 0x34
 800a954:	2224      	movs	r2, #36	; 0x24
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	4393      	bics	r3, r2
 800a95a:	81a3      	strh	r3, [r4, #12]
 800a95c:	2300      	movs	r3, #0
 800a95e:	6063      	str	r3, [r4, #4]
 800a960:	6923      	ldr	r3, [r4, #16]
 800a962:	6023      	str	r3, [r4, #0]
 800a964:	2308      	movs	r3, #8
 800a966:	89a2      	ldrh	r2, [r4, #12]
 800a968:	4313      	orrs	r3, r2
 800a96a:	81a3      	strh	r3, [r4, #12]
 800a96c:	6923      	ldr	r3, [r4, #16]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d10b      	bne.n	800a98a <__swsetup_r+0xa6>
 800a972:	21a0      	movs	r1, #160	; 0xa0
 800a974:	2280      	movs	r2, #128	; 0x80
 800a976:	89a3      	ldrh	r3, [r4, #12]
 800a978:	0089      	lsls	r1, r1, #2
 800a97a:	0092      	lsls	r2, r2, #2
 800a97c:	400b      	ands	r3, r1
 800a97e:	4293      	cmp	r3, r2
 800a980:	d003      	beq.n	800a98a <__swsetup_r+0xa6>
 800a982:	0021      	movs	r1, r4
 800a984:	0030      	movs	r0, r6
 800a986:	f000 fa41 	bl	800ae0c <__smakebuf_r>
 800a98a:	2301      	movs	r3, #1
 800a98c:	89a2      	ldrh	r2, [r4, #12]
 800a98e:	4013      	ands	r3, r2
 800a990:	d011      	beq.n	800a9b6 <__swsetup_r+0xd2>
 800a992:	2300      	movs	r3, #0
 800a994:	60a3      	str	r3, [r4, #8]
 800a996:	6963      	ldr	r3, [r4, #20]
 800a998:	425b      	negs	r3, r3
 800a99a:	61a3      	str	r3, [r4, #24]
 800a99c:	2000      	movs	r0, #0
 800a99e:	6923      	ldr	r3, [r4, #16]
 800a9a0:	4283      	cmp	r3, r0
 800a9a2:	d1be      	bne.n	800a922 <__swsetup_r+0x3e>
 800a9a4:	230c      	movs	r3, #12
 800a9a6:	5ee2      	ldrsh	r2, [r4, r3]
 800a9a8:	0613      	lsls	r3, r2, #24
 800a9aa:	d5ba      	bpl.n	800a922 <__swsetup_r+0x3e>
 800a9ac:	2340      	movs	r3, #64	; 0x40
 800a9ae:	4313      	orrs	r3, r2
 800a9b0:	81a3      	strh	r3, [r4, #12]
 800a9b2:	3801      	subs	r0, #1
 800a9b4:	e7b5      	b.n	800a922 <__swsetup_r+0x3e>
 800a9b6:	0792      	lsls	r2, r2, #30
 800a9b8:	d400      	bmi.n	800a9bc <__swsetup_r+0xd8>
 800a9ba:	6963      	ldr	r3, [r4, #20]
 800a9bc:	60a3      	str	r3, [r4, #8]
 800a9be:	e7ed      	b.n	800a99c <__swsetup_r+0xb8>
 800a9c0:	20000010 	.word	0x20000010
 800a9c4:	0800b78c 	.word	0x0800b78c
 800a9c8:	0800b7ac 	.word	0x0800b7ac
 800a9cc:	0800b76c 	.word	0x0800b76c

0800a9d0 <__register_exitproc>:
 800a9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9d2:	4d30      	ldr	r5, [pc, #192]	; (800aa94 <__register_exitproc+0xc4>)
 800a9d4:	b085      	sub	sp, #20
 800a9d6:	682c      	ldr	r4, [r5, #0]
 800a9d8:	0006      	movs	r6, r0
 800a9da:	9101      	str	r1, [sp, #4]
 800a9dc:	0017      	movs	r7, r2
 800a9de:	9302      	str	r3, [sp, #8]
 800a9e0:	2c00      	cmp	r4, #0
 800a9e2:	d10a      	bne.n	800a9fa <__register_exitproc+0x2a>
 800a9e4:	4b2c      	ldr	r3, [pc, #176]	; (800aa98 <__register_exitproc+0xc8>)
 800a9e6:	4a2d      	ldr	r2, [pc, #180]	; (800aa9c <__register_exitproc+0xcc>)
 800a9e8:	602b      	str	r3, [r5, #0]
 800a9ea:	001c      	movs	r4, r3
 800a9ec:	2a00      	cmp	r2, #0
 800a9ee:	d004      	beq.n	800a9fa <__register_exitproc+0x2a>
 800a9f0:	0019      	movs	r1, r3
 800a9f2:	6812      	ldr	r2, [r2, #0]
 800a9f4:	3188      	adds	r1, #136	; 0x88
 800a9f6:	9203      	str	r2, [sp, #12]
 800a9f8:	600a      	str	r2, [r1, #0]
 800a9fa:	6863      	ldr	r3, [r4, #4]
 800a9fc:	2b1f      	cmp	r3, #31
 800a9fe:	dd3d      	ble.n	800aa7c <__register_exitproc+0xac>
 800aa00:	4b27      	ldr	r3, [pc, #156]	; (800aaa0 <__register_exitproc+0xd0>)
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d103      	bne.n	800aa0e <__register_exitproc+0x3e>
 800aa06:	2001      	movs	r0, #1
 800aa08:	4240      	negs	r0, r0
 800aa0a:	b005      	add	sp, #20
 800aa0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa0e:	208c      	movs	r0, #140	; 0x8c
 800aa10:	f7ff fb2a 	bl	800a068 <malloc>
 800aa14:	1e04      	subs	r4, r0, #0
 800aa16:	d0f6      	beq.n	800aa06 <__register_exitproc+0x36>
 800aa18:	682a      	ldr	r2, [r5, #0]
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	6002      	str	r2, [r0, #0]
 800aa1e:	0002      	movs	r2, r0
 800aa20:	3288      	adds	r2, #136	; 0x88
 800aa22:	6043      	str	r3, [r0, #4]
 800aa24:	6028      	str	r0, [r5, #0]
 800aa26:	6013      	str	r3, [r2, #0]
 800aa28:	429e      	cmp	r6, r3
 800aa2a:	d01e      	beq.n	800aa6a <__register_exitproc+0x9a>
 800aa2c:	2084      	movs	r0, #132	; 0x84
 800aa2e:	0040      	lsls	r0, r0, #1
 800aa30:	f7ff fb1a 	bl	800a068 <malloc>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	d0e6      	beq.n	800aa06 <__register_exitproc+0x36>
 800aa38:	0003      	movs	r3, r0
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	33fc      	adds	r3, #252	; 0xfc
 800aa3e:	605a      	str	r2, [r3, #4]
 800aa40:	609a      	str	r2, [r3, #8]
 800aa42:	0023      	movs	r3, r4
 800aa44:	3388      	adds	r3, #136	; 0x88
 800aa46:	6018      	str	r0, [r3, #0]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	6861      	ldr	r1, [r4, #4]
 800aa4c:	408a      	lsls	r2, r1
 800aa4e:	008b      	lsls	r3, r1, #2
 800aa50:	18c3      	adds	r3, r0, r3
 800aa52:	c380      	stmia	r3!, {r7}
 800aa54:	30fc      	adds	r0, #252	; 0xfc
 800aa56:	6841      	ldr	r1, [r0, #4]
 800aa58:	4311      	orrs	r1, r2
 800aa5a:	6041      	str	r1, [r0, #4]
 800aa5c:	9902      	ldr	r1, [sp, #8]
 800aa5e:	67d9      	str	r1, [r3, #124]	; 0x7c
 800aa60:	2e02      	cmp	r6, #2
 800aa62:	d102      	bne.n	800aa6a <__register_exitproc+0x9a>
 800aa64:	6883      	ldr	r3, [r0, #8]
 800aa66:	431a      	orrs	r2, r3
 800aa68:	6082      	str	r2, [r0, #8]
 800aa6a:	6863      	ldr	r3, [r4, #4]
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	6062      	str	r2, [r4, #4]
 800aa72:	3302      	adds	r3, #2
 800aa74:	9a01      	ldr	r2, [sp, #4]
 800aa76:	009b      	lsls	r3, r3, #2
 800aa78:	511a      	str	r2, [r3, r4]
 800aa7a:	e7c6      	b.n	800aa0a <__register_exitproc+0x3a>
 800aa7c:	2e00      	cmp	r6, #0
 800aa7e:	d0f4      	beq.n	800aa6a <__register_exitproc+0x9a>
 800aa80:	0023      	movs	r3, r4
 800aa82:	3388      	adds	r3, #136	; 0x88
 800aa84:	6818      	ldr	r0, [r3, #0]
 800aa86:	2800      	cmp	r0, #0
 800aa88:	d1de      	bne.n	800aa48 <__register_exitproc+0x78>
 800aa8a:	4b05      	ldr	r3, [pc, #20]	; (800aaa0 <__register_exitproc+0xd0>)
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d0ba      	beq.n	800aa06 <__register_exitproc+0x36>
 800aa90:	e7cc      	b.n	800aa2c <__register_exitproc+0x5c>
 800aa92:	46c0      	nop			; (mov r8, r8)
 800aa94:	200001f0 	.word	0x200001f0
 800aa98:	20000164 	.word	0x20000164
 800aa9c:	00000000 	.word	0x00000000
 800aaa0:	0800a069 	.word	0x0800a069

0800aaa4 <__sflush_r>:
 800aaa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaa6:	898a      	ldrh	r2, [r1, #12]
 800aaa8:	0005      	movs	r5, r0
 800aaaa:	000c      	movs	r4, r1
 800aaac:	0713      	lsls	r3, r2, #28
 800aaae:	d460      	bmi.n	800ab72 <__sflush_r+0xce>
 800aab0:	684b      	ldr	r3, [r1, #4]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	dc04      	bgt.n	800aac0 <__sflush_r+0x1c>
 800aab6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	dc01      	bgt.n	800aac0 <__sflush_r+0x1c>
 800aabc:	2000      	movs	r0, #0
 800aabe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aac0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800aac2:	2f00      	cmp	r7, #0
 800aac4:	d0fa      	beq.n	800aabc <__sflush_r+0x18>
 800aac6:	2300      	movs	r3, #0
 800aac8:	682e      	ldr	r6, [r5, #0]
 800aaca:	602b      	str	r3, [r5, #0]
 800aacc:	2380      	movs	r3, #128	; 0x80
 800aace:	015b      	lsls	r3, r3, #5
 800aad0:	6a21      	ldr	r1, [r4, #32]
 800aad2:	401a      	ands	r2, r3
 800aad4:	d034      	beq.n	800ab40 <__sflush_r+0x9c>
 800aad6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aad8:	89a3      	ldrh	r3, [r4, #12]
 800aada:	075b      	lsls	r3, r3, #29
 800aadc:	d506      	bpl.n	800aaec <__sflush_r+0x48>
 800aade:	6863      	ldr	r3, [r4, #4]
 800aae0:	1ac0      	subs	r0, r0, r3
 800aae2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <__sflush_r+0x48>
 800aae8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaea:	1ac0      	subs	r0, r0, r3
 800aaec:	0002      	movs	r2, r0
 800aaee:	6a21      	ldr	r1, [r4, #32]
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	0028      	movs	r0, r5
 800aaf4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800aaf6:	47b8      	blx	r7
 800aaf8:	89a1      	ldrh	r1, [r4, #12]
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	d106      	bne.n	800ab0c <__sflush_r+0x68>
 800aafe:	682b      	ldr	r3, [r5, #0]
 800ab00:	2b1d      	cmp	r3, #29
 800ab02:	d830      	bhi.n	800ab66 <__sflush_r+0xc2>
 800ab04:	4a2b      	ldr	r2, [pc, #172]	; (800abb4 <__sflush_r+0x110>)
 800ab06:	40da      	lsrs	r2, r3
 800ab08:	07d3      	lsls	r3, r2, #31
 800ab0a:	d52c      	bpl.n	800ab66 <__sflush_r+0xc2>
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	6063      	str	r3, [r4, #4]
 800ab10:	6923      	ldr	r3, [r4, #16]
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	04cb      	lsls	r3, r1, #19
 800ab16:	d505      	bpl.n	800ab24 <__sflush_r+0x80>
 800ab18:	1c43      	adds	r3, r0, #1
 800ab1a:	d102      	bne.n	800ab22 <__sflush_r+0x7e>
 800ab1c:	682b      	ldr	r3, [r5, #0]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d100      	bne.n	800ab24 <__sflush_r+0x80>
 800ab22:	6560      	str	r0, [r4, #84]	; 0x54
 800ab24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab26:	602e      	str	r6, [r5, #0]
 800ab28:	2900      	cmp	r1, #0
 800ab2a:	d0c7      	beq.n	800aabc <__sflush_r+0x18>
 800ab2c:	0023      	movs	r3, r4
 800ab2e:	3344      	adds	r3, #68	; 0x44
 800ab30:	4299      	cmp	r1, r3
 800ab32:	d002      	beq.n	800ab3a <__sflush_r+0x96>
 800ab34:	0028      	movs	r0, r5
 800ab36:	f7ff fac7 	bl	800a0c8 <_free_r>
 800ab3a:	2000      	movs	r0, #0
 800ab3c:	6360      	str	r0, [r4, #52]	; 0x34
 800ab3e:	e7be      	b.n	800aabe <__sflush_r+0x1a>
 800ab40:	2301      	movs	r3, #1
 800ab42:	0028      	movs	r0, r5
 800ab44:	47b8      	blx	r7
 800ab46:	1c43      	adds	r3, r0, #1
 800ab48:	d1c6      	bne.n	800aad8 <__sflush_r+0x34>
 800ab4a:	682b      	ldr	r3, [r5, #0]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d0c3      	beq.n	800aad8 <__sflush_r+0x34>
 800ab50:	2b1d      	cmp	r3, #29
 800ab52:	d001      	beq.n	800ab58 <__sflush_r+0xb4>
 800ab54:	2b16      	cmp	r3, #22
 800ab56:	d101      	bne.n	800ab5c <__sflush_r+0xb8>
 800ab58:	602e      	str	r6, [r5, #0]
 800ab5a:	e7af      	b.n	800aabc <__sflush_r+0x18>
 800ab5c:	2340      	movs	r3, #64	; 0x40
 800ab5e:	89a2      	ldrh	r2, [r4, #12]
 800ab60:	4313      	orrs	r3, r2
 800ab62:	81a3      	strh	r3, [r4, #12]
 800ab64:	e7ab      	b.n	800aabe <__sflush_r+0x1a>
 800ab66:	2340      	movs	r3, #64	; 0x40
 800ab68:	430b      	orrs	r3, r1
 800ab6a:	2001      	movs	r0, #1
 800ab6c:	81a3      	strh	r3, [r4, #12]
 800ab6e:	4240      	negs	r0, r0
 800ab70:	e7a5      	b.n	800aabe <__sflush_r+0x1a>
 800ab72:	690f      	ldr	r7, [r1, #16]
 800ab74:	2f00      	cmp	r7, #0
 800ab76:	d0a1      	beq.n	800aabc <__sflush_r+0x18>
 800ab78:	680b      	ldr	r3, [r1, #0]
 800ab7a:	600f      	str	r7, [r1, #0]
 800ab7c:	1bdb      	subs	r3, r3, r7
 800ab7e:	9301      	str	r3, [sp, #4]
 800ab80:	2300      	movs	r3, #0
 800ab82:	0792      	lsls	r2, r2, #30
 800ab84:	d100      	bne.n	800ab88 <__sflush_r+0xe4>
 800ab86:	694b      	ldr	r3, [r1, #20]
 800ab88:	60a3      	str	r3, [r4, #8]
 800ab8a:	9b01      	ldr	r3, [sp, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	dc00      	bgt.n	800ab92 <__sflush_r+0xee>
 800ab90:	e794      	b.n	800aabc <__sflush_r+0x18>
 800ab92:	9b01      	ldr	r3, [sp, #4]
 800ab94:	003a      	movs	r2, r7
 800ab96:	6a21      	ldr	r1, [r4, #32]
 800ab98:	0028      	movs	r0, r5
 800ab9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab9c:	47b0      	blx	r6
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	dc03      	bgt.n	800abaa <__sflush_r+0x106>
 800aba2:	2340      	movs	r3, #64	; 0x40
 800aba4:	89a2      	ldrh	r2, [r4, #12]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	e7df      	b.n	800ab6a <__sflush_r+0xc6>
 800abaa:	9b01      	ldr	r3, [sp, #4]
 800abac:	183f      	adds	r7, r7, r0
 800abae:	1a1b      	subs	r3, r3, r0
 800abb0:	9301      	str	r3, [sp, #4]
 800abb2:	e7ea      	b.n	800ab8a <__sflush_r+0xe6>
 800abb4:	20400001 	.word	0x20400001

0800abb8 <_fflush_r>:
 800abb8:	690b      	ldr	r3, [r1, #16]
 800abba:	b570      	push	{r4, r5, r6, lr}
 800abbc:	0005      	movs	r5, r0
 800abbe:	000c      	movs	r4, r1
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d101      	bne.n	800abc8 <_fflush_r+0x10>
 800abc4:	2000      	movs	r0, #0
 800abc6:	bd70      	pop	{r4, r5, r6, pc}
 800abc8:	2800      	cmp	r0, #0
 800abca:	d004      	beq.n	800abd6 <_fflush_r+0x1e>
 800abcc:	6983      	ldr	r3, [r0, #24]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d101      	bne.n	800abd6 <_fflush_r+0x1e>
 800abd2:	f000 f85f 	bl	800ac94 <__sinit>
 800abd6:	4b0b      	ldr	r3, [pc, #44]	; (800ac04 <_fflush_r+0x4c>)
 800abd8:	429c      	cmp	r4, r3
 800abda:	d109      	bne.n	800abf0 <_fflush_r+0x38>
 800abdc:	686c      	ldr	r4, [r5, #4]
 800abde:	220c      	movs	r2, #12
 800abe0:	5ea3      	ldrsh	r3, [r4, r2]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d0ee      	beq.n	800abc4 <_fflush_r+0xc>
 800abe6:	0021      	movs	r1, r4
 800abe8:	0028      	movs	r0, r5
 800abea:	f7ff ff5b 	bl	800aaa4 <__sflush_r>
 800abee:	e7ea      	b.n	800abc6 <_fflush_r+0xe>
 800abf0:	4b05      	ldr	r3, [pc, #20]	; (800ac08 <_fflush_r+0x50>)
 800abf2:	429c      	cmp	r4, r3
 800abf4:	d101      	bne.n	800abfa <_fflush_r+0x42>
 800abf6:	68ac      	ldr	r4, [r5, #8]
 800abf8:	e7f1      	b.n	800abde <_fflush_r+0x26>
 800abfa:	4b04      	ldr	r3, [pc, #16]	; (800ac0c <_fflush_r+0x54>)
 800abfc:	429c      	cmp	r4, r3
 800abfe:	d1ee      	bne.n	800abde <_fflush_r+0x26>
 800ac00:	68ec      	ldr	r4, [r5, #12]
 800ac02:	e7ec      	b.n	800abde <_fflush_r+0x26>
 800ac04:	0800b78c 	.word	0x0800b78c
 800ac08:	0800b7ac 	.word	0x0800b7ac
 800ac0c:	0800b76c 	.word	0x0800b76c

0800ac10 <std>:
 800ac10:	2300      	movs	r3, #0
 800ac12:	b510      	push	{r4, lr}
 800ac14:	0004      	movs	r4, r0
 800ac16:	6003      	str	r3, [r0, #0]
 800ac18:	6043      	str	r3, [r0, #4]
 800ac1a:	6083      	str	r3, [r0, #8]
 800ac1c:	8181      	strh	r1, [r0, #12]
 800ac1e:	6643      	str	r3, [r0, #100]	; 0x64
 800ac20:	81c2      	strh	r2, [r0, #14]
 800ac22:	6103      	str	r3, [r0, #16]
 800ac24:	6143      	str	r3, [r0, #20]
 800ac26:	6183      	str	r3, [r0, #24]
 800ac28:	0019      	movs	r1, r3
 800ac2a:	2208      	movs	r2, #8
 800ac2c:	305c      	adds	r0, #92	; 0x5c
 800ac2e:	f7ff fa42 	bl	800a0b6 <memset>
 800ac32:	4b05      	ldr	r3, [pc, #20]	; (800ac48 <std+0x38>)
 800ac34:	6224      	str	r4, [r4, #32]
 800ac36:	6263      	str	r3, [r4, #36]	; 0x24
 800ac38:	4b04      	ldr	r3, [pc, #16]	; (800ac4c <std+0x3c>)
 800ac3a:	62a3      	str	r3, [r4, #40]	; 0x28
 800ac3c:	4b04      	ldr	r3, [pc, #16]	; (800ac50 <std+0x40>)
 800ac3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ac40:	4b04      	ldr	r3, [pc, #16]	; (800ac54 <std+0x44>)
 800ac42:	6323      	str	r3, [r4, #48]	; 0x30
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	46c0      	nop			; (mov r8, r8)
 800ac48:	0800aeb1 	.word	0x0800aeb1
 800ac4c:	0800aed9 	.word	0x0800aed9
 800ac50:	0800af11 	.word	0x0800af11
 800ac54:	0800af3d 	.word	0x0800af3d

0800ac58 <_cleanup_r>:
 800ac58:	b510      	push	{r4, lr}
 800ac5a:	4902      	ldr	r1, [pc, #8]	; (800ac64 <_cleanup_r+0xc>)
 800ac5c:	f000 f88c 	bl	800ad78 <_fwalk_reent>
 800ac60:	bd10      	pop	{r4, pc}
 800ac62:	46c0      	nop			; (mov r8, r8)
 800ac64:	0800abb9 	.word	0x0800abb9

0800ac68 <__sfmoreglue>:
 800ac68:	b570      	push	{r4, r5, r6, lr}
 800ac6a:	2568      	movs	r5, #104	; 0x68
 800ac6c:	1e4a      	subs	r2, r1, #1
 800ac6e:	4355      	muls	r5, r2
 800ac70:	000e      	movs	r6, r1
 800ac72:	0029      	movs	r1, r5
 800ac74:	3174      	adds	r1, #116	; 0x74
 800ac76:	f7ff fa71 	bl	800a15c <_malloc_r>
 800ac7a:	1e04      	subs	r4, r0, #0
 800ac7c:	d008      	beq.n	800ac90 <__sfmoreglue+0x28>
 800ac7e:	2100      	movs	r1, #0
 800ac80:	002a      	movs	r2, r5
 800ac82:	6001      	str	r1, [r0, #0]
 800ac84:	6046      	str	r6, [r0, #4]
 800ac86:	300c      	adds	r0, #12
 800ac88:	60a0      	str	r0, [r4, #8]
 800ac8a:	3268      	adds	r2, #104	; 0x68
 800ac8c:	f7ff fa13 	bl	800a0b6 <memset>
 800ac90:	0020      	movs	r0, r4
 800ac92:	bd70      	pop	{r4, r5, r6, pc}

0800ac94 <__sinit>:
 800ac94:	6983      	ldr	r3, [r0, #24]
 800ac96:	b513      	push	{r0, r1, r4, lr}
 800ac98:	0004      	movs	r4, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d128      	bne.n	800acf0 <__sinit+0x5c>
 800ac9e:	6483      	str	r3, [r0, #72]	; 0x48
 800aca0:	64c3      	str	r3, [r0, #76]	; 0x4c
 800aca2:	6503      	str	r3, [r0, #80]	; 0x50
 800aca4:	4b13      	ldr	r3, [pc, #76]	; (800acf4 <__sinit+0x60>)
 800aca6:	4a14      	ldr	r2, [pc, #80]	; (800acf8 <__sinit+0x64>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	6282      	str	r2, [r0, #40]	; 0x28
 800acac:	9301      	str	r3, [sp, #4]
 800acae:	4298      	cmp	r0, r3
 800acb0:	d101      	bne.n	800acb6 <__sinit+0x22>
 800acb2:	2301      	movs	r3, #1
 800acb4:	6183      	str	r3, [r0, #24]
 800acb6:	0020      	movs	r0, r4
 800acb8:	f000 f820 	bl	800acfc <__sfp>
 800acbc:	6060      	str	r0, [r4, #4]
 800acbe:	0020      	movs	r0, r4
 800acc0:	f000 f81c 	bl	800acfc <__sfp>
 800acc4:	60a0      	str	r0, [r4, #8]
 800acc6:	0020      	movs	r0, r4
 800acc8:	f000 f818 	bl	800acfc <__sfp>
 800accc:	2200      	movs	r2, #0
 800acce:	60e0      	str	r0, [r4, #12]
 800acd0:	2104      	movs	r1, #4
 800acd2:	6860      	ldr	r0, [r4, #4]
 800acd4:	f7ff ff9c 	bl	800ac10 <std>
 800acd8:	2201      	movs	r2, #1
 800acda:	2109      	movs	r1, #9
 800acdc:	68a0      	ldr	r0, [r4, #8]
 800acde:	f7ff ff97 	bl	800ac10 <std>
 800ace2:	2202      	movs	r2, #2
 800ace4:	2112      	movs	r1, #18
 800ace6:	68e0      	ldr	r0, [r4, #12]
 800ace8:	f7ff ff92 	bl	800ac10 <std>
 800acec:	2301      	movs	r3, #1
 800acee:	61a3      	str	r3, [r4, #24]
 800acf0:	bd13      	pop	{r0, r1, r4, pc}
 800acf2:	46c0      	nop			; (mov r8, r8)
 800acf4:	0800b734 	.word	0x0800b734
 800acf8:	0800ac59 	.word	0x0800ac59

0800acfc <__sfp>:
 800acfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfe:	4b1c      	ldr	r3, [pc, #112]	; (800ad70 <__sfp+0x74>)
 800ad00:	0007      	movs	r7, r0
 800ad02:	681e      	ldr	r6, [r3, #0]
 800ad04:	69b3      	ldr	r3, [r6, #24]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d102      	bne.n	800ad10 <__sfp+0x14>
 800ad0a:	0030      	movs	r0, r6
 800ad0c:	f7ff ffc2 	bl	800ac94 <__sinit>
 800ad10:	3648      	adds	r6, #72	; 0x48
 800ad12:	68b4      	ldr	r4, [r6, #8]
 800ad14:	6873      	ldr	r3, [r6, #4]
 800ad16:	3b01      	subs	r3, #1
 800ad18:	d504      	bpl.n	800ad24 <__sfp+0x28>
 800ad1a:	6833      	ldr	r3, [r6, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d007      	beq.n	800ad30 <__sfp+0x34>
 800ad20:	6836      	ldr	r6, [r6, #0]
 800ad22:	e7f6      	b.n	800ad12 <__sfp+0x16>
 800ad24:	220c      	movs	r2, #12
 800ad26:	5ea5      	ldrsh	r5, [r4, r2]
 800ad28:	2d00      	cmp	r5, #0
 800ad2a:	d00d      	beq.n	800ad48 <__sfp+0x4c>
 800ad2c:	3468      	adds	r4, #104	; 0x68
 800ad2e:	e7f2      	b.n	800ad16 <__sfp+0x1a>
 800ad30:	2104      	movs	r1, #4
 800ad32:	0038      	movs	r0, r7
 800ad34:	f7ff ff98 	bl	800ac68 <__sfmoreglue>
 800ad38:	6030      	str	r0, [r6, #0]
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	d1f0      	bne.n	800ad20 <__sfp+0x24>
 800ad3e:	230c      	movs	r3, #12
 800ad40:	0004      	movs	r4, r0
 800ad42:	603b      	str	r3, [r7, #0]
 800ad44:	0020      	movs	r0, r4
 800ad46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad48:	0020      	movs	r0, r4
 800ad4a:	4b0a      	ldr	r3, [pc, #40]	; (800ad74 <__sfp+0x78>)
 800ad4c:	6665      	str	r5, [r4, #100]	; 0x64
 800ad4e:	6025      	str	r5, [r4, #0]
 800ad50:	6065      	str	r5, [r4, #4]
 800ad52:	60a5      	str	r5, [r4, #8]
 800ad54:	60e3      	str	r3, [r4, #12]
 800ad56:	6125      	str	r5, [r4, #16]
 800ad58:	6165      	str	r5, [r4, #20]
 800ad5a:	61a5      	str	r5, [r4, #24]
 800ad5c:	2208      	movs	r2, #8
 800ad5e:	0029      	movs	r1, r5
 800ad60:	305c      	adds	r0, #92	; 0x5c
 800ad62:	f7ff f9a8 	bl	800a0b6 <memset>
 800ad66:	6365      	str	r5, [r4, #52]	; 0x34
 800ad68:	63a5      	str	r5, [r4, #56]	; 0x38
 800ad6a:	64a5      	str	r5, [r4, #72]	; 0x48
 800ad6c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ad6e:	e7e9      	b.n	800ad44 <__sfp+0x48>
 800ad70:	0800b734 	.word	0x0800b734
 800ad74:	ffff0001 	.word	0xffff0001

0800ad78 <_fwalk_reent>:
 800ad78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad7a:	0004      	movs	r4, r0
 800ad7c:	0007      	movs	r7, r0
 800ad7e:	2600      	movs	r6, #0
 800ad80:	9101      	str	r1, [sp, #4]
 800ad82:	3448      	adds	r4, #72	; 0x48
 800ad84:	2c00      	cmp	r4, #0
 800ad86:	d101      	bne.n	800ad8c <_fwalk_reent+0x14>
 800ad88:	0030      	movs	r0, r6
 800ad8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad8c:	6863      	ldr	r3, [r4, #4]
 800ad8e:	68a5      	ldr	r5, [r4, #8]
 800ad90:	9300      	str	r3, [sp, #0]
 800ad92:	9b00      	ldr	r3, [sp, #0]
 800ad94:	3b01      	subs	r3, #1
 800ad96:	9300      	str	r3, [sp, #0]
 800ad98:	d501      	bpl.n	800ad9e <_fwalk_reent+0x26>
 800ad9a:	6824      	ldr	r4, [r4, #0]
 800ad9c:	e7f2      	b.n	800ad84 <_fwalk_reent+0xc>
 800ad9e:	89ab      	ldrh	r3, [r5, #12]
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d908      	bls.n	800adb6 <_fwalk_reent+0x3e>
 800ada4:	220e      	movs	r2, #14
 800ada6:	5eab      	ldrsh	r3, [r5, r2]
 800ada8:	3301      	adds	r3, #1
 800adaa:	d004      	beq.n	800adb6 <_fwalk_reent+0x3e>
 800adac:	0029      	movs	r1, r5
 800adae:	0038      	movs	r0, r7
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	4798      	blx	r3
 800adb4:	4306      	orrs	r6, r0
 800adb6:	3568      	adds	r5, #104	; 0x68
 800adb8:	e7eb      	b.n	800ad92 <_fwalk_reent+0x1a>
	...

0800adbc <__swhatbuf_r>:
 800adbc:	b570      	push	{r4, r5, r6, lr}
 800adbe:	000e      	movs	r6, r1
 800adc0:	001d      	movs	r5, r3
 800adc2:	230e      	movs	r3, #14
 800adc4:	5ec9      	ldrsh	r1, [r1, r3]
 800adc6:	b096      	sub	sp, #88	; 0x58
 800adc8:	0014      	movs	r4, r2
 800adca:	2900      	cmp	r1, #0
 800adcc:	da07      	bge.n	800adde <__swhatbuf_r+0x22>
 800adce:	2300      	movs	r3, #0
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	89b3      	ldrh	r3, [r6, #12]
 800add4:	061b      	lsls	r3, r3, #24
 800add6:	d411      	bmi.n	800adfc <__swhatbuf_r+0x40>
 800add8:	2380      	movs	r3, #128	; 0x80
 800adda:	00db      	lsls	r3, r3, #3
 800addc:	e00f      	b.n	800adfe <__swhatbuf_r+0x42>
 800adde:	466a      	mov	r2, sp
 800ade0:	f000 f8d8 	bl	800af94 <_fstat_r>
 800ade4:	2800      	cmp	r0, #0
 800ade6:	dbf2      	blt.n	800adce <__swhatbuf_r+0x12>
 800ade8:	22f0      	movs	r2, #240	; 0xf0
 800adea:	9b01      	ldr	r3, [sp, #4]
 800adec:	0212      	lsls	r2, r2, #8
 800adee:	4013      	ands	r3, r2
 800adf0:	4a05      	ldr	r2, [pc, #20]	; (800ae08 <__swhatbuf_r+0x4c>)
 800adf2:	189b      	adds	r3, r3, r2
 800adf4:	425a      	negs	r2, r3
 800adf6:	4153      	adcs	r3, r2
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	e7ed      	b.n	800add8 <__swhatbuf_r+0x1c>
 800adfc:	2340      	movs	r3, #64	; 0x40
 800adfe:	2000      	movs	r0, #0
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	b016      	add	sp, #88	; 0x58
 800ae04:	bd70      	pop	{r4, r5, r6, pc}
 800ae06:	46c0      	nop			; (mov r8, r8)
 800ae08:	ffffe000 	.word	0xffffe000

0800ae0c <__smakebuf_r>:
 800ae0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae0e:	2602      	movs	r6, #2
 800ae10:	898b      	ldrh	r3, [r1, #12]
 800ae12:	0005      	movs	r5, r0
 800ae14:	000c      	movs	r4, r1
 800ae16:	4233      	tst	r3, r6
 800ae18:	d006      	beq.n	800ae28 <__smakebuf_r+0x1c>
 800ae1a:	0023      	movs	r3, r4
 800ae1c:	3347      	adds	r3, #71	; 0x47
 800ae1e:	6023      	str	r3, [r4, #0]
 800ae20:	6123      	str	r3, [r4, #16]
 800ae22:	2301      	movs	r3, #1
 800ae24:	6163      	str	r3, [r4, #20]
 800ae26:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ae28:	ab01      	add	r3, sp, #4
 800ae2a:	466a      	mov	r2, sp
 800ae2c:	f7ff ffc6 	bl	800adbc <__swhatbuf_r>
 800ae30:	9900      	ldr	r1, [sp, #0]
 800ae32:	0007      	movs	r7, r0
 800ae34:	0028      	movs	r0, r5
 800ae36:	f7ff f991 	bl	800a15c <_malloc_r>
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	d108      	bne.n	800ae50 <__smakebuf_r+0x44>
 800ae3e:	220c      	movs	r2, #12
 800ae40:	5ea3      	ldrsh	r3, [r4, r2]
 800ae42:	059a      	lsls	r2, r3, #22
 800ae44:	d4ef      	bmi.n	800ae26 <__smakebuf_r+0x1a>
 800ae46:	2203      	movs	r2, #3
 800ae48:	4393      	bics	r3, r2
 800ae4a:	431e      	orrs	r6, r3
 800ae4c:	81a6      	strh	r6, [r4, #12]
 800ae4e:	e7e4      	b.n	800ae1a <__smakebuf_r+0xe>
 800ae50:	4b0f      	ldr	r3, [pc, #60]	; (800ae90 <__smakebuf_r+0x84>)
 800ae52:	62ab      	str	r3, [r5, #40]	; 0x28
 800ae54:	2380      	movs	r3, #128	; 0x80
 800ae56:	89a2      	ldrh	r2, [r4, #12]
 800ae58:	6020      	str	r0, [r4, #0]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	81a3      	strh	r3, [r4, #12]
 800ae5e:	9b00      	ldr	r3, [sp, #0]
 800ae60:	6120      	str	r0, [r4, #16]
 800ae62:	6163      	str	r3, [r4, #20]
 800ae64:	9b01      	ldr	r3, [sp, #4]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00d      	beq.n	800ae86 <__smakebuf_r+0x7a>
 800ae6a:	230e      	movs	r3, #14
 800ae6c:	5ee1      	ldrsh	r1, [r4, r3]
 800ae6e:	0028      	movs	r0, r5
 800ae70:	f000 f8a2 	bl	800afb8 <_isatty_r>
 800ae74:	2800      	cmp	r0, #0
 800ae76:	d006      	beq.n	800ae86 <__smakebuf_r+0x7a>
 800ae78:	2203      	movs	r2, #3
 800ae7a:	89a3      	ldrh	r3, [r4, #12]
 800ae7c:	4393      	bics	r3, r2
 800ae7e:	001a      	movs	r2, r3
 800ae80:	2301      	movs	r3, #1
 800ae82:	4313      	orrs	r3, r2
 800ae84:	81a3      	strh	r3, [r4, #12]
 800ae86:	89a0      	ldrh	r0, [r4, #12]
 800ae88:	4338      	orrs	r0, r7
 800ae8a:	81a0      	strh	r0, [r4, #12]
 800ae8c:	e7cb      	b.n	800ae26 <__smakebuf_r+0x1a>
 800ae8e:	46c0      	nop			; (mov r8, r8)
 800ae90:	0800ac59 	.word	0x0800ac59

0800ae94 <memchr>:
 800ae94:	b2c9      	uxtb	r1, r1
 800ae96:	1882      	adds	r2, r0, r2
 800ae98:	4290      	cmp	r0, r2
 800ae9a:	d101      	bne.n	800aea0 <memchr+0xc>
 800ae9c:	2000      	movs	r0, #0
 800ae9e:	4770      	bx	lr
 800aea0:	7803      	ldrb	r3, [r0, #0]
 800aea2:	428b      	cmp	r3, r1
 800aea4:	d0fb      	beq.n	800ae9e <memchr+0xa>
 800aea6:	3001      	adds	r0, #1
 800aea8:	e7f6      	b.n	800ae98 <memchr+0x4>

0800aeaa <__malloc_lock>:
 800aeaa:	4770      	bx	lr

0800aeac <__malloc_unlock>:
 800aeac:	4770      	bx	lr
	...

0800aeb0 <__sread>:
 800aeb0:	b570      	push	{r4, r5, r6, lr}
 800aeb2:	000c      	movs	r4, r1
 800aeb4:	250e      	movs	r5, #14
 800aeb6:	5f49      	ldrsh	r1, [r1, r5]
 800aeb8:	f000 f8a4 	bl	800b004 <_read_r>
 800aebc:	2800      	cmp	r0, #0
 800aebe:	db03      	blt.n	800aec8 <__sread+0x18>
 800aec0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800aec2:	181b      	adds	r3, r3, r0
 800aec4:	6563      	str	r3, [r4, #84]	; 0x54
 800aec6:	bd70      	pop	{r4, r5, r6, pc}
 800aec8:	89a3      	ldrh	r3, [r4, #12]
 800aeca:	4a02      	ldr	r2, [pc, #8]	; (800aed4 <__sread+0x24>)
 800aecc:	4013      	ands	r3, r2
 800aece:	81a3      	strh	r3, [r4, #12]
 800aed0:	e7f9      	b.n	800aec6 <__sread+0x16>
 800aed2:	46c0      	nop			; (mov r8, r8)
 800aed4:	ffffefff 	.word	0xffffefff

0800aed8 <__swrite>:
 800aed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeda:	001f      	movs	r7, r3
 800aedc:	898b      	ldrh	r3, [r1, #12]
 800aede:	0005      	movs	r5, r0
 800aee0:	000c      	movs	r4, r1
 800aee2:	0016      	movs	r6, r2
 800aee4:	05db      	lsls	r3, r3, #23
 800aee6:	d505      	bpl.n	800aef4 <__swrite+0x1c>
 800aee8:	230e      	movs	r3, #14
 800aeea:	5ec9      	ldrsh	r1, [r1, r3]
 800aeec:	2200      	movs	r2, #0
 800aeee:	2302      	movs	r3, #2
 800aef0:	f000 f874 	bl	800afdc <_lseek_r>
 800aef4:	89a3      	ldrh	r3, [r4, #12]
 800aef6:	4a05      	ldr	r2, [pc, #20]	; (800af0c <__swrite+0x34>)
 800aef8:	0028      	movs	r0, r5
 800aefa:	4013      	ands	r3, r2
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	0032      	movs	r2, r6
 800af00:	230e      	movs	r3, #14
 800af02:	5ee1      	ldrsh	r1, [r4, r3]
 800af04:	003b      	movs	r3, r7
 800af06:	f000 f81f 	bl	800af48 <_write_r>
 800af0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af0c:	ffffefff 	.word	0xffffefff

0800af10 <__sseek>:
 800af10:	b570      	push	{r4, r5, r6, lr}
 800af12:	000c      	movs	r4, r1
 800af14:	250e      	movs	r5, #14
 800af16:	5f49      	ldrsh	r1, [r1, r5]
 800af18:	f000 f860 	bl	800afdc <_lseek_r>
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	1c42      	adds	r2, r0, #1
 800af20:	d103      	bne.n	800af2a <__sseek+0x1a>
 800af22:	4a05      	ldr	r2, [pc, #20]	; (800af38 <__sseek+0x28>)
 800af24:	4013      	ands	r3, r2
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	bd70      	pop	{r4, r5, r6, pc}
 800af2a:	2280      	movs	r2, #128	; 0x80
 800af2c:	0152      	lsls	r2, r2, #5
 800af2e:	4313      	orrs	r3, r2
 800af30:	81a3      	strh	r3, [r4, #12]
 800af32:	6560      	str	r0, [r4, #84]	; 0x54
 800af34:	e7f8      	b.n	800af28 <__sseek+0x18>
 800af36:	46c0      	nop			; (mov r8, r8)
 800af38:	ffffefff 	.word	0xffffefff

0800af3c <__sclose>:
 800af3c:	b510      	push	{r4, lr}
 800af3e:	230e      	movs	r3, #14
 800af40:	5ec9      	ldrsh	r1, [r1, r3]
 800af42:	f000 f815 	bl	800af70 <_close_r>
 800af46:	bd10      	pop	{r4, pc}

0800af48 <_write_r>:
 800af48:	b570      	push	{r4, r5, r6, lr}
 800af4a:	0005      	movs	r5, r0
 800af4c:	0008      	movs	r0, r1
 800af4e:	0011      	movs	r1, r2
 800af50:	2200      	movs	r2, #0
 800af52:	4c06      	ldr	r4, [pc, #24]	; (800af6c <_write_r+0x24>)
 800af54:	6022      	str	r2, [r4, #0]
 800af56:	001a      	movs	r2, r3
 800af58:	f7f5 fed5 	bl	8000d06 <_write>
 800af5c:	1c43      	adds	r3, r0, #1
 800af5e:	d103      	bne.n	800af68 <_write_r+0x20>
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d000      	beq.n	800af68 <_write_r+0x20>
 800af66:	602b      	str	r3, [r5, #0]
 800af68:	bd70      	pop	{r4, r5, r6, pc}
 800af6a:	46c0      	nop			; (mov r8, r8)
 800af6c:	200003e4 	.word	0x200003e4

0800af70 <_close_r>:
 800af70:	2300      	movs	r3, #0
 800af72:	b570      	push	{r4, r5, r6, lr}
 800af74:	4c06      	ldr	r4, [pc, #24]	; (800af90 <_close_r+0x20>)
 800af76:	0005      	movs	r5, r0
 800af78:	0008      	movs	r0, r1
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	f7f5 fedf 	bl	8000d3e <_close>
 800af80:	1c43      	adds	r3, r0, #1
 800af82:	d103      	bne.n	800af8c <_close_r+0x1c>
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d000      	beq.n	800af8c <_close_r+0x1c>
 800af8a:	602b      	str	r3, [r5, #0]
 800af8c:	bd70      	pop	{r4, r5, r6, pc}
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	200003e4 	.word	0x200003e4

0800af94 <_fstat_r>:
 800af94:	2300      	movs	r3, #0
 800af96:	b570      	push	{r4, r5, r6, lr}
 800af98:	4c06      	ldr	r4, [pc, #24]	; (800afb4 <_fstat_r+0x20>)
 800af9a:	0005      	movs	r5, r0
 800af9c:	0008      	movs	r0, r1
 800af9e:	0011      	movs	r1, r2
 800afa0:	6023      	str	r3, [r4, #0]
 800afa2:	f7f5 fed6 	bl	8000d52 <_fstat>
 800afa6:	1c43      	adds	r3, r0, #1
 800afa8:	d103      	bne.n	800afb2 <_fstat_r+0x1e>
 800afaa:	6823      	ldr	r3, [r4, #0]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d000      	beq.n	800afb2 <_fstat_r+0x1e>
 800afb0:	602b      	str	r3, [r5, #0]
 800afb2:	bd70      	pop	{r4, r5, r6, pc}
 800afb4:	200003e4 	.word	0x200003e4

0800afb8 <_isatty_r>:
 800afb8:	2300      	movs	r3, #0
 800afba:	b570      	push	{r4, r5, r6, lr}
 800afbc:	4c06      	ldr	r4, [pc, #24]	; (800afd8 <_isatty_r+0x20>)
 800afbe:	0005      	movs	r5, r0
 800afc0:	0008      	movs	r0, r1
 800afc2:	6023      	str	r3, [r4, #0]
 800afc4:	f7f5 fed3 	bl	8000d6e <_isatty>
 800afc8:	1c43      	adds	r3, r0, #1
 800afca:	d103      	bne.n	800afd4 <_isatty_r+0x1c>
 800afcc:	6823      	ldr	r3, [r4, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d000      	beq.n	800afd4 <_isatty_r+0x1c>
 800afd2:	602b      	str	r3, [r5, #0]
 800afd4:	bd70      	pop	{r4, r5, r6, pc}
 800afd6:	46c0      	nop			; (mov r8, r8)
 800afd8:	200003e4 	.word	0x200003e4

0800afdc <_lseek_r>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	0005      	movs	r5, r0
 800afe0:	0008      	movs	r0, r1
 800afe2:	0011      	movs	r1, r2
 800afe4:	2200      	movs	r2, #0
 800afe6:	4c06      	ldr	r4, [pc, #24]	; (800b000 <_lseek_r+0x24>)
 800afe8:	6022      	str	r2, [r4, #0]
 800afea:	001a      	movs	r2, r3
 800afec:	f7f5 fec8 	bl	8000d80 <_lseek>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d103      	bne.n	800affc <_lseek_r+0x20>
 800aff4:	6823      	ldr	r3, [r4, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d000      	beq.n	800affc <_lseek_r+0x20>
 800affa:	602b      	str	r3, [r5, #0]
 800affc:	bd70      	pop	{r4, r5, r6, pc}
 800affe:	46c0      	nop			; (mov r8, r8)
 800b000:	200003e4 	.word	0x200003e4

0800b004 <_read_r>:
 800b004:	b570      	push	{r4, r5, r6, lr}
 800b006:	0005      	movs	r5, r0
 800b008:	0008      	movs	r0, r1
 800b00a:	0011      	movs	r1, r2
 800b00c:	2200      	movs	r2, #0
 800b00e:	4c06      	ldr	r4, [pc, #24]	; (800b028 <_read_r+0x24>)
 800b010:	6022      	str	r2, [r4, #0]
 800b012:	001a      	movs	r2, r3
 800b014:	f7f5 fe5a 	bl	8000ccc <_read>
 800b018:	1c43      	adds	r3, r0, #1
 800b01a:	d103      	bne.n	800b024 <_read_r+0x20>
 800b01c:	6823      	ldr	r3, [r4, #0]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d000      	beq.n	800b024 <_read_r+0x20>
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	bd70      	pop	{r4, r5, r6, pc}
 800b026:	46c0      	nop			; (mov r8, r8)
 800b028:	200003e4 	.word	0x200003e4

0800b02c <_init>:
 800b02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b02e:	46c0      	nop			; (mov r8, r8)
 800b030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b032:	bc08      	pop	{r3}
 800b034:	469e      	mov	lr, r3
 800b036:	4770      	bx	lr

0800b038 <_fini>:
 800b038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03a:	46c0      	nop			; (mov r8, r8)
 800b03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b03e:	bc08      	pop	{r3}
 800b040:	469e      	mov	lr, r3
 800b042:	4770      	bx	lr
