#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e4430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e45c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17d52d0 .functor NOT 1, L_0x1843990, C4<0>, C4<0>, C4<0>;
L_0x1843770 .functor XOR 2, L_0x1843630, L_0x18436d0, C4<00>, C4<00>;
L_0x1843880 .functor XOR 2, L_0x1843770, L_0x18437e0, C4<00>, C4<00>;
v0x183a7a0_0 .net *"_ivl_10", 1 0, L_0x18437e0;  1 drivers
v0x183a8a0_0 .net *"_ivl_12", 1 0, L_0x1843880;  1 drivers
v0x183a980_0 .net *"_ivl_2", 1 0, L_0x183db10;  1 drivers
v0x183aa40_0 .net *"_ivl_4", 1 0, L_0x1843630;  1 drivers
v0x183ab20_0 .net *"_ivl_6", 1 0, L_0x18436d0;  1 drivers
v0x183ac50_0 .net *"_ivl_8", 1 0, L_0x1843770;  1 drivers
v0x183ad30_0 .net "a", 0 0, v0x1834f20_0;  1 drivers
v0x183add0_0 .net "b", 0 0, v0x1834fc0_0;  1 drivers
v0x183ae70_0 .net "c", 0 0, v0x1835060_0;  1 drivers
v0x183af10_0 .var "clk", 0 0;
v0x183afb0_0 .net "d", 0 0, v0x18351a0_0;  1 drivers
v0x183b050_0 .net "out_pos_dut", 0 0, L_0x1843270;  1 drivers
v0x183b0f0_0 .net "out_pos_ref", 0 0, L_0x183c620;  1 drivers
v0x183b190_0 .net "out_sop_dut", 0 0, L_0x183e020;  1 drivers
v0x183b230_0 .net "out_sop_ref", 0 0, L_0x180f6d0;  1 drivers
v0x183b2d0_0 .var/2u "stats1", 223 0;
v0x183b370_0 .var/2u "strobe", 0 0;
v0x183b410_0 .net "tb_match", 0 0, L_0x1843990;  1 drivers
v0x183b4e0_0 .net "tb_mismatch", 0 0, L_0x17d52d0;  1 drivers
v0x183b580_0 .net "wavedrom_enable", 0 0, v0x1835470_0;  1 drivers
v0x183b650_0 .net "wavedrom_title", 511 0, v0x1835510_0;  1 drivers
L_0x183db10 .concat [ 1 1 0 0], L_0x183c620, L_0x180f6d0;
L_0x1843630 .concat [ 1 1 0 0], L_0x183c620, L_0x180f6d0;
L_0x18436d0 .concat [ 1 1 0 0], L_0x1843270, L_0x183e020;
L_0x18437e0 .concat [ 1 1 0 0], L_0x183c620, L_0x180f6d0;
L_0x1843990 .cmp/eeq 2, L_0x183db10, L_0x1843880;
S_0x17e4750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17e45c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17d56b0 .functor AND 1, v0x1835060_0, v0x18351a0_0, C4<1>, C4<1>;
L_0x17d5a90 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x17d5e70 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x17d60f0 .functor AND 1, L_0x17d5a90, L_0x17d5e70, C4<1>, C4<1>;
L_0x17eefc0 .functor AND 1, L_0x17d60f0, v0x1835060_0, C4<1>, C4<1>;
L_0x180f6d0 .functor OR 1, L_0x17d56b0, L_0x17eefc0, C4<0>, C4<0>;
L_0x183baa0 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x183bb10 .functor OR 1, L_0x183baa0, v0x18351a0_0, C4<0>, C4<0>;
L_0x183bc20 .functor AND 1, v0x1835060_0, L_0x183bb10, C4<1>, C4<1>;
L_0x183bce0 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x183bdb0 .functor OR 1, L_0x183bce0, v0x1834fc0_0, C4<0>, C4<0>;
L_0x183be20 .functor AND 1, L_0x183bc20, L_0x183bdb0, C4<1>, C4<1>;
L_0x183bfa0 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x183c010 .functor OR 1, L_0x183bfa0, v0x18351a0_0, C4<0>, C4<0>;
L_0x183bf30 .functor AND 1, v0x1835060_0, L_0x183c010, C4<1>, C4<1>;
L_0x183c1a0 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x183c2a0 .functor OR 1, L_0x183c1a0, v0x18351a0_0, C4<0>, C4<0>;
L_0x183c360 .functor AND 1, L_0x183bf30, L_0x183c2a0, C4<1>, C4<1>;
L_0x183c510 .functor XNOR 1, L_0x183be20, L_0x183c360, C4<0>, C4<0>;
v0x17d4c00_0 .net *"_ivl_0", 0 0, L_0x17d56b0;  1 drivers
v0x17d5000_0 .net *"_ivl_12", 0 0, L_0x183baa0;  1 drivers
v0x17d53e0_0 .net *"_ivl_14", 0 0, L_0x183bb10;  1 drivers
v0x17d57c0_0 .net *"_ivl_16", 0 0, L_0x183bc20;  1 drivers
v0x17d5ba0_0 .net *"_ivl_18", 0 0, L_0x183bce0;  1 drivers
v0x17d5f80_0 .net *"_ivl_2", 0 0, L_0x17d5a90;  1 drivers
v0x17d6200_0 .net *"_ivl_20", 0 0, L_0x183bdb0;  1 drivers
v0x1833490_0 .net *"_ivl_24", 0 0, L_0x183bfa0;  1 drivers
v0x1833570_0 .net *"_ivl_26", 0 0, L_0x183c010;  1 drivers
v0x1833650_0 .net *"_ivl_28", 0 0, L_0x183bf30;  1 drivers
v0x1833730_0 .net *"_ivl_30", 0 0, L_0x183c1a0;  1 drivers
v0x1833810_0 .net *"_ivl_32", 0 0, L_0x183c2a0;  1 drivers
v0x18338f0_0 .net *"_ivl_36", 0 0, L_0x183c510;  1 drivers
L_0x7f74609fb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18339b0_0 .net *"_ivl_38", 0 0, L_0x7f74609fb018;  1 drivers
v0x1833a90_0 .net *"_ivl_4", 0 0, L_0x17d5e70;  1 drivers
v0x1833b70_0 .net *"_ivl_6", 0 0, L_0x17d60f0;  1 drivers
v0x1833c50_0 .net *"_ivl_8", 0 0, L_0x17eefc0;  1 drivers
v0x1833d30_0 .net "a", 0 0, v0x1834f20_0;  alias, 1 drivers
v0x1833df0_0 .net "b", 0 0, v0x1834fc0_0;  alias, 1 drivers
v0x1833eb0_0 .net "c", 0 0, v0x1835060_0;  alias, 1 drivers
v0x1833f70_0 .net "d", 0 0, v0x18351a0_0;  alias, 1 drivers
v0x1834030_0 .net "out_pos", 0 0, L_0x183c620;  alias, 1 drivers
v0x18340f0_0 .net "out_sop", 0 0, L_0x180f6d0;  alias, 1 drivers
v0x18341b0_0 .net "pos0", 0 0, L_0x183be20;  1 drivers
v0x1834270_0 .net "pos1", 0 0, L_0x183c360;  1 drivers
L_0x183c620 .functor MUXZ 1, L_0x7f74609fb018, L_0x183be20, L_0x183c510, C4<>;
S_0x18343f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17e45c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1834f20_0 .var "a", 0 0;
v0x1834fc0_0 .var "b", 0 0;
v0x1835060_0 .var "c", 0 0;
v0x1835100_0 .net "clk", 0 0, v0x183af10_0;  1 drivers
v0x18351a0_0 .var "d", 0 0;
v0x1835290_0 .var/2u "fail", 0 0;
v0x1835330_0 .var/2u "fail1", 0 0;
v0x18353d0_0 .net "tb_match", 0 0, L_0x1843990;  alias, 1 drivers
v0x1835470_0 .var "wavedrom_enable", 0 0;
v0x1835510_0 .var "wavedrom_title", 511 0;
E_0x17e2da0/0 .event negedge, v0x1835100_0;
E_0x17e2da0/1 .event posedge, v0x1835100_0;
E_0x17e2da0 .event/or E_0x17e2da0/0, E_0x17e2da0/1;
S_0x1834720 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18343f0;
 .timescale -12 -12;
v0x1834960_0 .var/2s "i", 31 0;
E_0x17e2c40 .event posedge, v0x1835100_0;
S_0x1834a60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18343f0;
 .timescale -12 -12;
v0x1834c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1834d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18343f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18356f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17e45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x183c7d0 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x183c860 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x183ca00 .functor AND 1, L_0x183c7d0, L_0x183c860, C4<1>, C4<1>;
L_0x183cb10 .functor NOT 1, v0x1835060_0, C4<0>, C4<0>, C4<0>;
L_0x183ccc0 .functor AND 1, L_0x183ca00, L_0x183cb10, C4<1>, C4<1>;
L_0x183cdd0 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x183cf90 .functor AND 1, L_0x183ccc0, L_0x183cdd0, C4<1>, C4<1>;
L_0x183d0a0 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x183d270 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x183d2e0 .functor AND 1, L_0x183d0a0, L_0x183d270, C4<1>, C4<1>;
L_0x183d450 .functor AND 1, L_0x183d2e0, v0x1835060_0, C4<1>, C4<1>;
L_0x183d4c0 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x183d5a0 .functor AND 1, L_0x183d450, L_0x183d4c0, C4<1>, C4<1>;
L_0x183d6b0 .functor OR 1, L_0x183cf90, L_0x183d5a0, C4<0>, C4<0>;
L_0x183d530 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x183d840 .functor AND 1, L_0x183d530, v0x1834fc0_0, C4<1>, C4<1>;
L_0x183d990 .functor AND 1, L_0x183d840, v0x1835060_0, C4<1>, C4<1>;
L_0x183da50 .functor AND 1, L_0x183d990, v0x18351a0_0, C4<1>, C4<1>;
L_0x183dbb0 .functor OR 1, L_0x183d6b0, L_0x183da50, C4<0>, C4<0>;
L_0x183dcc0 .functor AND 1, v0x1834f20_0, v0x1834fc0_0, C4<1>, C4<1>;
L_0x183dde0 .functor AND 1, L_0x183dcc0, v0x1835060_0, C4<1>, C4<1>;
L_0x183dea0 .functor AND 1, L_0x183dde0, v0x18351a0_0, C4<1>, C4<1>;
L_0x183e020 .functor OR 1, L_0x183dbb0, L_0x183dea0, C4<0>, C4<0>;
L_0x183e180 .functor OR 1, v0x1834f20_0, v0x1834fc0_0, C4<0>, C4<0>;
L_0x183e2c0 .functor OR 1, L_0x183e180, v0x1835060_0, C4<0>, C4<0>;
L_0x183e380 .functor OR 1, L_0x183e2c0, v0x18351a0_0, C4<0>, C4<0>;
L_0x183e520 .functor OR 1, v0x1834f20_0, v0x1834fc0_0, C4<0>, C4<0>;
L_0x183e590 .functor OR 1, L_0x183e520, v0x1835060_0, C4<0>, C4<0>;
L_0x183e740 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x183e7b0 .functor OR 1, L_0x183e590, L_0x183e740, C4<0>, C4<0>;
L_0x183e9c0 .functor AND 1, L_0x183e380, L_0x183e7b0, C4<1>, C4<1>;
L_0x183ead0 .functor OR 1, v0x1834f20_0, v0x1834fc0_0, C4<0>, C4<0>;
L_0x183ec50 .functor NOT 1, v0x1835060_0, C4<0>, C4<0>, C4<0>;
L_0x183ecc0 .functor OR 1, L_0x183ead0, L_0x183ec50, C4<0>, C4<0>;
L_0x183eef0 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x183ef60 .functor OR 1, L_0x183ecc0, L_0x183eef0, C4<0>, C4<0>;
L_0x183f1a0 .functor AND 1, L_0x183e9c0, L_0x183ef60, C4<1>, C4<1>;
L_0x183f2b0 .functor OR 1, v0x1834f20_0, v0x1834fc0_0, C4<0>, C4<0>;
L_0x183f070 .functor NOT 1, v0x1835060_0, C4<0>, C4<0>, C4<0>;
L_0x183f0e0 .functor OR 1, L_0x183f2b0, L_0x183f070, C4<0>, C4<0>;
L_0x183f600 .functor OR 1, L_0x183f0e0, v0x18351a0_0, C4<0>, C4<0>;
L_0x183f6c0 .functor AND 1, L_0x183f1a0, L_0x183f600, C4<1>, C4<1>;
L_0x183f930 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x183f9a0 .functor OR 1, v0x1834f20_0, L_0x183f930, C4<0>, C4<0>;
L_0x183fbd0 .functor OR 1, L_0x183f9a0, v0x1835060_0, C4<0>, C4<0>;
L_0x183fea0 .functor OR 1, L_0x183fbd0, v0x18351a0_0, C4<0>, C4<0>;
L_0x18402f0 .functor AND 1, L_0x183f6c0, L_0x183fea0, C4<1>, C4<1>;
L_0x1840400 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x1840810 .functor OR 1, L_0x1840400, v0x1834fc0_0, C4<0>, C4<0>;
L_0x18408d0 .functor OR 1, L_0x1840810, v0x1835060_0, C4<0>, C4<0>;
L_0x1840b30 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x1840ba0 .functor OR 1, L_0x18408d0, L_0x1840b30, C4<0>, C4<0>;
L_0x1840e60 .functor AND 1, L_0x18402f0, L_0x1840ba0, C4<1>, C4<1>;
L_0x1840f70 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x18411a0 .functor OR 1, L_0x1840f70, v0x1834fc0_0, C4<0>, C4<0>;
L_0x1841260 .functor NOT 1, v0x1835060_0, C4<0>, C4<0>, C4<0>;
L_0x18414a0 .functor OR 1, L_0x18411a0, L_0x1841260, C4<0>, C4<0>;
L_0x18415b0 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x1841800 .functor OR 1, L_0x18414a0, L_0x18415b0, C4<0>, C4<0>;
L_0x1841910 .functor AND 1, L_0x1840e60, L_0x1841800, C4<1>, C4<1>;
L_0x1841c10 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x1841c80 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1841ef0 .functor OR 1, L_0x1841c10, L_0x1841c80, C4<0>, C4<0>;
L_0x1842000 .functor OR 1, L_0x1841ef0, v0x1835060_0, C4<0>, C4<0>;
L_0x18422d0 .functor OR 1, L_0x1842000, v0x18351a0_0, C4<0>, C4<0>;
L_0x1842390 .functor AND 1, L_0x1841910, L_0x18422d0, C4<1>, C4<1>;
L_0x18426c0 .functor NOT 1, v0x1834f20_0, C4<0>, C4<0>, C4<0>;
L_0x1842730 .functor NOT 1, v0x1834fc0_0, C4<0>, C4<0>, C4<0>;
L_0x18429d0 .functor OR 1, L_0x18426c0, L_0x1842730, C4<0>, C4<0>;
L_0x1842ae0 .functor NOT 1, v0x1835060_0, C4<0>, C4<0>, C4<0>;
L_0x1842d90 .functor OR 1, L_0x18429d0, L_0x1842ae0, C4<0>, C4<0>;
L_0x1842ea0 .functor NOT 1, v0x18351a0_0, C4<0>, C4<0>, C4<0>;
L_0x1843160 .functor OR 1, L_0x1842d90, L_0x1842ea0, C4<0>, C4<0>;
L_0x1843270 .functor AND 1, L_0x1842390, L_0x1843160, C4<1>, C4<1>;
v0x18358b0_0 .net *"_ivl_0", 0 0, L_0x183c7d0;  1 drivers
v0x1835990_0 .net *"_ivl_10", 0 0, L_0x183cdd0;  1 drivers
v0x1835a70_0 .net *"_ivl_100", 0 0, L_0x1840b30;  1 drivers
v0x1835b60_0 .net *"_ivl_102", 0 0, L_0x1840ba0;  1 drivers
v0x1835c40_0 .net *"_ivl_104", 0 0, L_0x1840e60;  1 drivers
v0x1835d70_0 .net *"_ivl_106", 0 0, L_0x1840f70;  1 drivers
v0x1835e50_0 .net *"_ivl_108", 0 0, L_0x18411a0;  1 drivers
v0x1835f30_0 .net *"_ivl_110", 0 0, L_0x1841260;  1 drivers
v0x1836010_0 .net *"_ivl_112", 0 0, L_0x18414a0;  1 drivers
v0x1836180_0 .net *"_ivl_114", 0 0, L_0x18415b0;  1 drivers
v0x1836260_0 .net *"_ivl_116", 0 0, L_0x1841800;  1 drivers
v0x1836340_0 .net *"_ivl_118", 0 0, L_0x1841910;  1 drivers
v0x1836420_0 .net *"_ivl_12", 0 0, L_0x183cf90;  1 drivers
v0x1836500_0 .net *"_ivl_120", 0 0, L_0x1841c10;  1 drivers
v0x18365e0_0 .net *"_ivl_122", 0 0, L_0x1841c80;  1 drivers
v0x18366c0_0 .net *"_ivl_124", 0 0, L_0x1841ef0;  1 drivers
v0x18367a0_0 .net *"_ivl_126", 0 0, L_0x1842000;  1 drivers
v0x1836990_0 .net *"_ivl_128", 0 0, L_0x18422d0;  1 drivers
v0x1836a70_0 .net *"_ivl_130", 0 0, L_0x1842390;  1 drivers
v0x1836b50_0 .net *"_ivl_132", 0 0, L_0x18426c0;  1 drivers
v0x1836c30_0 .net *"_ivl_134", 0 0, L_0x1842730;  1 drivers
v0x1836d10_0 .net *"_ivl_136", 0 0, L_0x18429d0;  1 drivers
v0x1836df0_0 .net *"_ivl_138", 0 0, L_0x1842ae0;  1 drivers
v0x1836ed0_0 .net *"_ivl_14", 0 0, L_0x183d0a0;  1 drivers
v0x1836fb0_0 .net *"_ivl_140", 0 0, L_0x1842d90;  1 drivers
v0x1837090_0 .net *"_ivl_142", 0 0, L_0x1842ea0;  1 drivers
v0x1837170_0 .net *"_ivl_144", 0 0, L_0x1843160;  1 drivers
v0x1837250_0 .net *"_ivl_16", 0 0, L_0x183d270;  1 drivers
v0x1837330_0 .net *"_ivl_18", 0 0, L_0x183d2e0;  1 drivers
v0x1837410_0 .net *"_ivl_2", 0 0, L_0x183c860;  1 drivers
v0x18374f0_0 .net *"_ivl_20", 0 0, L_0x183d450;  1 drivers
v0x18375d0_0 .net *"_ivl_22", 0 0, L_0x183d4c0;  1 drivers
v0x18376b0_0 .net *"_ivl_24", 0 0, L_0x183d5a0;  1 drivers
v0x18379a0_0 .net *"_ivl_26", 0 0, L_0x183d6b0;  1 drivers
v0x1837a80_0 .net *"_ivl_28", 0 0, L_0x183d530;  1 drivers
v0x1837b60_0 .net *"_ivl_30", 0 0, L_0x183d840;  1 drivers
v0x1837c40_0 .net *"_ivl_32", 0 0, L_0x183d990;  1 drivers
v0x1837d20_0 .net *"_ivl_34", 0 0, L_0x183da50;  1 drivers
v0x1837e00_0 .net *"_ivl_36", 0 0, L_0x183dbb0;  1 drivers
v0x1837ee0_0 .net *"_ivl_38", 0 0, L_0x183dcc0;  1 drivers
v0x1837fc0_0 .net *"_ivl_4", 0 0, L_0x183ca00;  1 drivers
v0x18380a0_0 .net *"_ivl_40", 0 0, L_0x183dde0;  1 drivers
v0x1838180_0 .net *"_ivl_42", 0 0, L_0x183dea0;  1 drivers
v0x1838260_0 .net *"_ivl_46", 0 0, L_0x183e180;  1 drivers
v0x1838340_0 .net *"_ivl_48", 0 0, L_0x183e2c0;  1 drivers
v0x1838420_0 .net *"_ivl_50", 0 0, L_0x183e380;  1 drivers
v0x1838500_0 .net *"_ivl_52", 0 0, L_0x183e520;  1 drivers
v0x18385e0_0 .net *"_ivl_54", 0 0, L_0x183e590;  1 drivers
v0x18386c0_0 .net *"_ivl_56", 0 0, L_0x183e740;  1 drivers
v0x18387a0_0 .net *"_ivl_58", 0 0, L_0x183e7b0;  1 drivers
v0x1838880_0 .net *"_ivl_6", 0 0, L_0x183cb10;  1 drivers
v0x1838960_0 .net *"_ivl_60", 0 0, L_0x183e9c0;  1 drivers
v0x1838a40_0 .net *"_ivl_62", 0 0, L_0x183ead0;  1 drivers
v0x1838b20_0 .net *"_ivl_64", 0 0, L_0x183ec50;  1 drivers
v0x1838c00_0 .net *"_ivl_66", 0 0, L_0x183ecc0;  1 drivers
v0x1838ce0_0 .net *"_ivl_68", 0 0, L_0x183eef0;  1 drivers
v0x1838dc0_0 .net *"_ivl_70", 0 0, L_0x183ef60;  1 drivers
v0x1838ea0_0 .net *"_ivl_72", 0 0, L_0x183f1a0;  1 drivers
v0x1838f80_0 .net *"_ivl_74", 0 0, L_0x183f2b0;  1 drivers
v0x1839060_0 .net *"_ivl_76", 0 0, L_0x183f070;  1 drivers
v0x1839140_0 .net *"_ivl_78", 0 0, L_0x183f0e0;  1 drivers
v0x1839220_0 .net *"_ivl_8", 0 0, L_0x183ccc0;  1 drivers
v0x1839300_0 .net *"_ivl_80", 0 0, L_0x183f600;  1 drivers
v0x18393e0_0 .net *"_ivl_82", 0 0, L_0x183f6c0;  1 drivers
v0x18394c0_0 .net *"_ivl_84", 0 0, L_0x183f930;  1 drivers
v0x18399b0_0 .net *"_ivl_86", 0 0, L_0x183f9a0;  1 drivers
v0x1839a90_0 .net *"_ivl_88", 0 0, L_0x183fbd0;  1 drivers
v0x1839b70_0 .net *"_ivl_90", 0 0, L_0x183fea0;  1 drivers
v0x1839c50_0 .net *"_ivl_92", 0 0, L_0x18402f0;  1 drivers
v0x1839d30_0 .net *"_ivl_94", 0 0, L_0x1840400;  1 drivers
v0x1839e10_0 .net *"_ivl_96", 0 0, L_0x1840810;  1 drivers
v0x1839ef0_0 .net *"_ivl_98", 0 0, L_0x18408d0;  1 drivers
v0x1839fd0_0 .net "a", 0 0, v0x1834f20_0;  alias, 1 drivers
v0x183a070_0 .net "b", 0 0, v0x1834fc0_0;  alias, 1 drivers
v0x183a160_0 .net "c", 0 0, v0x1835060_0;  alias, 1 drivers
v0x183a250_0 .net "d", 0 0, v0x18351a0_0;  alias, 1 drivers
v0x183a340_0 .net "out_pos", 0 0, L_0x1843270;  alias, 1 drivers
v0x183a400_0 .net "out_sop", 0 0, L_0x183e020;  alias, 1 drivers
S_0x183a580 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17e45c0;
 .timescale -12 -12;
E_0x17ca9f0 .event anyedge, v0x183b370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183b370_0;
    %nor/r;
    %assign/vec4 v0x183b370_0, 0;
    %wait E_0x17ca9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18343f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1835290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1835330_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18343f0;
T_4 ;
    %wait E_0x17e2da0;
    %load/vec4 v0x18353d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1835290_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18343f0;
T_5 ;
    %wait E_0x17e2c40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %wait E_0x17e2c40;
    %load/vec4 v0x1835290_0;
    %store/vec4 v0x1835330_0, 0, 1;
    %fork t_1, S_0x1834720;
    %jmp t_0;
    .scope S_0x1834720;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1834960_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1834960_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17e2c40;
    %load/vec4 v0x1834960_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1834960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1834960_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18343f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e2da0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18351a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1834fc0_0, 0;
    %assign/vec4 v0x1834f20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1835290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1835330_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17e45c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183af10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183b370_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17e45c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x183af10_0;
    %inv;
    %store/vec4 v0x183af10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17e45c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1835100_0, v0x183b4e0_0, v0x183ad30_0, v0x183add0_0, v0x183ae70_0, v0x183afb0_0, v0x183b230_0, v0x183b190_0, v0x183b0f0_0, v0x183b050_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17e45c0;
T_9 ;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17e45c0;
T_10 ;
    %wait E_0x17e2da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183b2d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
    %load/vec4 v0x183b410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183b2d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x183b230_0;
    %load/vec4 v0x183b230_0;
    %load/vec4 v0x183b190_0;
    %xor;
    %load/vec4 v0x183b230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x183b0f0_0;
    %load/vec4 v0x183b0f0_0;
    %load/vec4 v0x183b050_0;
    %xor;
    %load/vec4 v0x183b0f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x183b2d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183b2d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter3/response3/top_module.sv";
