#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14bd930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14bdac0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x14b4180 .functor NOT 1, L_0x14ef400, C4<0>, C4<0>, C4<0>;
L_0x14ef160 .functor XOR 1, L_0x14ef020, L_0x14ef0c0, C4<0>, C4<0>;
L_0x14ef2f0 .functor XOR 1, L_0x14ef160, L_0x14ef220, C4<0>, C4<0>;
v0x14ec060_0 .net *"_ivl_10", 0 0, L_0x14ef220;  1 drivers
v0x14ec160_0 .net *"_ivl_12", 0 0, L_0x14ef2f0;  1 drivers
v0x14ec240_0 .net *"_ivl_2", 0 0, L_0x14eef80;  1 drivers
v0x14ec300_0 .net *"_ivl_4", 0 0, L_0x14ef020;  1 drivers
v0x14ec3e0_0 .net *"_ivl_6", 0 0, L_0x14ef0c0;  1 drivers
v0x14ec510_0 .net *"_ivl_8", 0 0, L_0x14ef160;  1 drivers
v0x14ec5f0_0 .net "a", 0 0, v0x14ea190_0;  1 drivers
v0x14ec690_0 .net "b", 0 0, v0x14ea230_0;  1 drivers
v0x14ec730_0 .net "c", 0 0, v0x14ea2d0_0;  1 drivers
v0x14ec7d0_0 .var "clk", 0 0;
v0x14ec870_0 .net "d", 0 0, v0x14ea440_0;  1 drivers
v0x14ec910_0 .net "out_dut", 0 0, L_0x14eece0;  1 drivers
v0x14ec9b0_0 .net "out_ref", 0 0, L_0x14ed980;  1 drivers
v0x14eca50_0 .var/2u "stats1", 159 0;
v0x14ecaf0_0 .var/2u "strobe", 0 0;
v0x14ecb90_0 .net "tb_match", 0 0, L_0x14ef400;  1 drivers
v0x14ecc50_0 .net "tb_mismatch", 0 0, L_0x14b4180;  1 drivers
v0x14ece20_0 .net "wavedrom_enable", 0 0, v0x14ea530_0;  1 drivers
v0x14ecec0_0 .net "wavedrom_title", 511 0, v0x14ea5d0_0;  1 drivers
L_0x14eef80 .concat [ 1 0 0 0], L_0x14ed980;
L_0x14ef020 .concat [ 1 0 0 0], L_0x14ed980;
L_0x14ef0c0 .concat [ 1 0 0 0], L_0x14eece0;
L_0x14ef220 .concat [ 1 0 0 0], L_0x14ed980;
L_0x14ef400 .cmp/eeq 1, L_0x14eef80, L_0x14ef2f0;
S_0x14bdc50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x14bdac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14be3d0 .functor NOT 1, v0x14ea2d0_0, C4<0>, C4<0>, C4<0>;
L_0x14b4a40 .functor NOT 1, v0x14ea230_0, C4<0>, C4<0>, C4<0>;
L_0x14ed0d0 .functor AND 1, L_0x14be3d0, L_0x14b4a40, C4<1>, C4<1>;
L_0x14ed170 .functor NOT 1, v0x14ea440_0, C4<0>, C4<0>, C4<0>;
L_0x14ed2a0 .functor NOT 1, v0x14ea190_0, C4<0>, C4<0>, C4<0>;
L_0x14ed3a0 .functor AND 1, L_0x14ed170, L_0x14ed2a0, C4<1>, C4<1>;
L_0x14ed480 .functor OR 1, L_0x14ed0d0, L_0x14ed3a0, C4<0>, C4<0>;
L_0x14ed540 .functor AND 1, v0x14ea190_0, v0x14ea2d0_0, C4<1>, C4<1>;
L_0x14ed600 .functor AND 1, L_0x14ed540, v0x14ea440_0, C4<1>, C4<1>;
L_0x14ed6c0 .functor OR 1, L_0x14ed480, L_0x14ed600, C4<0>, C4<0>;
L_0x14ed830 .functor AND 1, v0x14ea230_0, v0x14ea2d0_0, C4<1>, C4<1>;
L_0x14ed8a0 .functor AND 1, L_0x14ed830, v0x14ea440_0, C4<1>, C4<1>;
L_0x14ed980 .functor OR 1, L_0x14ed6c0, L_0x14ed8a0, C4<0>, C4<0>;
v0x14b43f0_0 .net *"_ivl_0", 0 0, L_0x14be3d0;  1 drivers
v0x14b4490_0 .net *"_ivl_10", 0 0, L_0x14ed3a0;  1 drivers
v0x14e8980_0 .net *"_ivl_12", 0 0, L_0x14ed480;  1 drivers
v0x14e8a40_0 .net *"_ivl_14", 0 0, L_0x14ed540;  1 drivers
v0x14e8b20_0 .net *"_ivl_16", 0 0, L_0x14ed600;  1 drivers
v0x14e8c50_0 .net *"_ivl_18", 0 0, L_0x14ed6c0;  1 drivers
v0x14e8d30_0 .net *"_ivl_2", 0 0, L_0x14b4a40;  1 drivers
v0x14e8e10_0 .net *"_ivl_20", 0 0, L_0x14ed830;  1 drivers
v0x14e8ef0_0 .net *"_ivl_22", 0 0, L_0x14ed8a0;  1 drivers
v0x14e8fd0_0 .net *"_ivl_4", 0 0, L_0x14ed0d0;  1 drivers
v0x14e90b0_0 .net *"_ivl_6", 0 0, L_0x14ed170;  1 drivers
v0x14e9190_0 .net *"_ivl_8", 0 0, L_0x14ed2a0;  1 drivers
v0x14e9270_0 .net "a", 0 0, v0x14ea190_0;  alias, 1 drivers
v0x14e9330_0 .net "b", 0 0, v0x14ea230_0;  alias, 1 drivers
v0x14e93f0_0 .net "c", 0 0, v0x14ea2d0_0;  alias, 1 drivers
v0x14e94b0_0 .net "d", 0 0, v0x14ea440_0;  alias, 1 drivers
v0x14e9570_0 .net "out", 0 0, L_0x14ed980;  alias, 1 drivers
S_0x14e96d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x14bdac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x14ea190_0 .var "a", 0 0;
v0x14ea230_0 .var "b", 0 0;
v0x14ea2d0_0 .var "c", 0 0;
v0x14ea3a0_0 .net "clk", 0 0, v0x14ec7d0_0;  1 drivers
v0x14ea440_0 .var "d", 0 0;
v0x14ea530_0 .var "wavedrom_enable", 0 0;
v0x14ea5d0_0 .var "wavedrom_title", 511 0;
S_0x14e9970 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x14e96d0;
 .timescale -12 -12;
v0x14e9bd0_0 .var/2s "count", 31 0;
E_0x14b8780/0 .event negedge, v0x14ea3a0_0;
E_0x14b8780/1 .event posedge, v0x14ea3a0_0;
E_0x14b8780 .event/or E_0x14b8780/0, E_0x14b8780/1;
E_0x14b89b0 .event negedge, v0x14ea3a0_0;
E_0x14a19f0 .event posedge, v0x14ea3a0_0;
S_0x14e9cd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x14e96d0;
 .timescale -12 -12;
v0x14e9ed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14e9fb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x14e96d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14ea730 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x14bdac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14edae0 .functor AND 1, L_0x14edb50, L_0x14edc10, C4<1>, C4<1>;
L_0x14edb50 .functor NOT 1, v0x14ea190_0, C4<0>, C4<0>, C4<0>;
L_0x14edc10 .functor NOT 1, v0x14ea230_0, C4<0>, C4<0>, C4<0>;
L_0x14edcd0 .functor AND 1, L_0x14edd70, L_0x14ede30, L_0x14edf30, C4<1>;
L_0x14edd70 .functor NOT 1, v0x14ea230_0, C4<0>, C4<0>, C4<0>;
L_0x14ede30 .functor NOT 1, v0x14ea2d0_0, C4<0>, C4<0>, C4<0>;
L_0x14edf30 .functor NOT 1, v0x14ea440_0, C4<0>, C4<0>, C4<0>;
L_0x14edff0 .functor OR 1, L_0x14edae0, L_0x14edcd0, C4<0>, C4<0>;
L_0x14ee150 .functor AND 1, v0x14ea190_0, L_0x14ee1c0, L_0x14ee3f0, C4<1>;
L_0x14ee1c0 .functor NOT 1, v0x14ea2d0_0, C4<0>, C4<0>, C4<0>;
L_0x14ee3f0 .functor NOT 1, v0x14ea440_0, C4<0>, C4<0>, C4<0>;
L_0x14ee570 .functor OR 1, L_0x14edcd0, L_0x14ee150, C4<0>, C4<0>;
L_0x14ee6a0 .functor AND 1, v0x14ea230_0, L_0x14ee820, v0x14ea440_0, C4<1>;
L_0x14ee820 .functor NOT 1, v0x14ea2d0_0, C4<0>, C4<0>, C4<0>;
L_0x14ee630 .functor OR 1, L_0x14edae0, L_0x14ee6a0, C4<0>, C4<0>;
L_0x14ee9b0 .functor AND 1, v0x14ea190_0, v0x14ea230_0, L_0x14eec20, v0x14ea440_0;
L_0x14eec20 .functor NOT 1, v0x14ea2d0_0, C4<0>, C4<0>, C4<0>;
L_0x14eece0 .functor OR 1, L_0x14edff0, L_0x14ee570, L_0x14ee630, L_0x14ee9b0;
v0x14eaa20_0 .net *"_ivl_1", 0 0, L_0x14edb50;  1 drivers
v0x14eab00_0 .net *"_ivl_10", 0 0, L_0x14edf30;  1 drivers
v0x14eabe0_0 .net *"_ivl_14", 0 0, L_0x14ee1c0;  1 drivers
v0x14eacd0_0 .net *"_ivl_16", 0 0, L_0x14ee3f0;  1 drivers
v0x14eadb0_0 .net *"_ivl_20", 0 0, L_0x14ee820;  1 drivers
v0x14eaee0_0 .net *"_ivl_24", 0 0, L_0x14eec20;  1 drivers
v0x14eafc0_0 .net *"_ivl_3", 0 0, L_0x14edc10;  1 drivers
v0x14eb0a0_0 .net *"_ivl_6", 0 0, L_0x14edd70;  1 drivers
v0x14eb180_0 .net *"_ivl_8", 0 0, L_0x14ede30;  1 drivers
v0x14eb260_0 .net "a", 0 0, v0x14ea190_0;  alias, 1 drivers
v0x14eb300_0 .net "b", 0 0, v0x14ea230_0;  alias, 1 drivers
v0x14eb3f0_0 .net "c", 0 0, v0x14ea2d0_0;  alias, 1 drivers
v0x14eb4e0_0 .net "d", 0 0, v0x14ea440_0;  alias, 1 drivers
v0x14eb5d0_0 .net "out", 0 0, L_0x14eece0;  alias, 1 drivers
v0x14eb690_0 .net "w1", 0 0, L_0x14edae0;  1 drivers
v0x14eb750_0 .net "w2", 0 0, L_0x14edcd0;  1 drivers
v0x14eb810_0 .net "w3", 0 0, L_0x14edff0;  1 drivers
v0x14eb9e0_0 .net "w4", 0 0, L_0x14ee150;  1 drivers
v0x14ebaa0_0 .net "w5", 0 0, L_0x14ee570;  1 drivers
v0x14ebb60_0 .net "w6", 0 0, L_0x14ee6a0;  1 drivers
v0x14ebc20_0 .net "w7", 0 0, L_0x14ee630;  1 drivers
v0x14ebce0_0 .net "w8", 0 0, L_0x14ee9b0;  1 drivers
S_0x14ebe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x14bdac0;
 .timescale -12 -12;
E_0x14b8520 .event anyedge, v0x14ecaf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14ecaf0_0;
    %nor/r;
    %assign/vec4 v0x14ecaf0_0, 0;
    %wait E_0x14b8520;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14e96d0;
T_3 ;
    %fork t_1, S_0x14e9970;
    %jmp t_0;
    .scope S_0x14e9970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e9bd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ea440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea230_0, 0;
    %assign/vec4 v0x14ea190_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14a19f0;
    %load/vec4 v0x14e9bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14e9bd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14ea440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea230_0, 0;
    %assign/vec4 v0x14ea190_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14b89b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14e9fb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14b8780;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x14ea190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ea2d0_0, 0;
    %assign/vec4 v0x14ea440_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x14e96d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x14bdac0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ecaf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14bdac0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14ec7d0_0;
    %inv;
    %store/vec4 v0x14ec7d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14bdac0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14ea3a0_0, v0x14ecc50_0, v0x14ec5f0_0, v0x14ec690_0, v0x14ec730_0, v0x14ec870_0, v0x14ec9b0_0, v0x14ec910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14bdac0;
T_7 ;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14bdac0;
T_8 ;
    %wait E_0x14b8780;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14eca50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14eca50_0, 4, 32;
    %load/vec4 v0x14ecb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14eca50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14eca50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14eca50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14ec9b0_0;
    %load/vec4 v0x14ec9b0_0;
    %load/vec4 v0x14ec910_0;
    %xor;
    %load/vec4 v0x14ec9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14eca50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14eca50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14eca50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response19/top_module.sv";
