
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.67

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.67

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.67

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net7 (net)
                  0.74    0.00    1.40 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.33    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.07    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v _0891_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     2    0.02    0.42    0.19    0.39 ^ _0891_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _0035_ (net)
                  0.42    0.00    0.39 ^ _0892_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.06    0.12    0.51 v _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.06    0.00    0.51 v clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net7 (net)
                  0.74    0.00    1.40 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.07    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v _0817_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.05    0.10    0.30 v _0817_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _0010_ (net)
                  0.05    0.00    0.30 v _0834_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.13    0.44 v _0834_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0583_ (net)
                  0.05    0.00    0.44 v _1481_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    0.92 ^ _1481_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0585_ (net)
                  0.14    0.00    0.92 ^ _0976_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    0.98 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0603_ (net)
                  0.07    0.00    0.98 v _1486_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    1.47 ^ _1486_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0605_ (net)
                  0.14    0.00    1.47 ^ _0977_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    1.53 v _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0623_ (net)
                  0.07    0.00    1.53 v _1491_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    2.02 ^ _1491_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0626_ (net)
                  0.14    0.00    2.02 ^ _0979_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    2.08 v _0979_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0639_ (net)
                  0.07    0.00    2.08 v _1495_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    2.57 ^ _1495_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0643_ (net)
                  0.14    0.00    2.57 ^ _0982_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    2.64 v _0982_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0721_ (net)
                  0.08    0.00    2.64 v _1519_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.09    0.34    0.47    3.11 ^ _1519_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0723_ (net)
                  0.34    0.00    3.11 ^ _1022_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.05    0.26    0.11    3.22 v _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0079_ (net)
                  0.26    0.00    3.22 v _1025_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.10    0.60    0.39    3.61 ^ _1025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0082_ (net)
                  0.60    0.00    3.61 ^ _1042_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     5    0.06    0.25    0.29    3.90 ^ _1042_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0099_ (net)
                  0.25    0.00    3.90 ^ _1043_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.13    0.38    0.25    4.16 v _1043_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0100_ (net)
                  0.38    0.00    4.16 v _1090_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.05    0.08    0.20    4.36 v _1090_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0145_ (net)
                  0.08    0.00    4.36 v _1099_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.07    0.18    0.38    4.74 v _1099_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0154_ (net)
                  0.18    0.00    4.74 v _1159_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    4.93 v _1159_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0213_ (net)
                  0.09    0.00    4.93 v _1178_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.05    0.07    0.14    5.07 v _1178_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0232_ (net)
                  0.07    0.00    5.07 v _1189_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.02    0.09    0.17    5.24 v _1189_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0243_ (net)
                  0.09    0.00    5.24 v _1190_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.05    0.40    0.27    5.51 ^ _1190_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0244_ (net)
                  0.40    0.00    5.51 ^ _1193_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     6    0.10    0.34    0.26    5.77 v _1193_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0247_ (net)
                  0.34    0.00    5.77 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.07    0.33    0.28    6.05 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0306_ (net)
                  0.33    0.00    6.05 ^ _1301_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     4    0.05    0.30    0.14    6.19 v _1301_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0353_ (net)
                  0.30    0.00    6.19 v _1310_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.08    0.19    0.43    6.62 v _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.19    0.00    6.62 v _1312_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.36    0.24    6.86 ^ _1312_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0364_ (net)
                  0.36    0.00    6.86 ^ _1367_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.06    0.26    0.12    6.98 v _1367_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0418_ (net)
                  0.26    0.00    6.98 v _1368_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     5    0.08    0.19    0.42    7.40 v _1368_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0419_ (net)
                  0.19    0.00    7.40 v _1393_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.06    0.44    0.28    7.69 ^ _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.44    0.00    7.69 ^ _1425_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.34    8.02 v _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.12    0.00    8.02 v _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.21    8.24 v _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0783_ (net)
                  0.12    0.00    8.24 v _1422_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.03    0.07    0.15    8.39 v _1422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0472_ (net)
                  0.07    0.00    8.39 v _1423_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.04    0.26    0.15    8.54 ^ _1423_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0473_ (net)
                  0.26    0.00    8.54 ^ _1439_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.23    0.09    8.63 v _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0487_ (net)
                  0.23    0.00    8.63 v _1462_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.29    8.93 v _1462_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0510_ (net)
                  0.11    0.00    8.93 v _1463_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.07    0.21    9.14 v _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0785_ (net)
                  0.07    0.00    9.14 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.07    0.16    9.30 v _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0786_ (net)
                  0.07    0.00    9.30 v _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.05    0.04    9.35 ^ _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.05    0.00    9.35 ^ _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.14    9.49 ^ _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.08    0.00    9.49 ^ _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07    9.56 v _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.11    0.00    9.56 v _0877_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    9.63 ^ _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.09    0.00    9.63 ^ _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15    9.77 ^ _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.08    0.00    9.77 ^ _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07    9.84 v _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.11    0.00    9.84 v _0880_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    9.91 ^ _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.09    0.00    9.91 ^ _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.06 ^ _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.08    0.00   10.06 ^ _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07   10.12 v _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.11    0.00   10.12 v _0883_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07   10.19 ^ _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.09    0.00   10.19 ^ _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.34 ^ _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.08    0.00   10.34 ^ _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07   10.41 v _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.11    0.00   10.41 v _0892_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.23    0.10   10.51 ^ _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.23    0.00   10.51 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.67   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    10    0.10    0.74    1.20    1.40 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net7 (net)
                  0.74    0.00    1.40 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: div_ratio[6] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.07    0.00    0.00    0.20 v div_ratio[6] (in)
                                         div_ratio[6] (net)
                  0.00    0.00    0.20 v _0817_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.05    0.10    0.30 v _0817_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _0010_ (net)
                  0.05    0.00    0.30 v _0834_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.13    0.44 v _0834_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0583_ (net)
                  0.05    0.00    0.44 v _1481_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    0.92 ^ _1481_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0585_ (net)
                  0.14    0.00    0.92 ^ _0976_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    0.98 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0603_ (net)
                  0.07    0.00    0.98 v _1486_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    1.47 ^ _1486_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0605_ (net)
                  0.14    0.00    1.47 ^ _0977_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    1.53 v _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0623_ (net)
                  0.07    0.00    1.53 v _1491_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    2.02 ^ _1491_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0626_ (net)
                  0.14    0.00    2.02 ^ _0979_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    2.08 v _0979_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0639_ (net)
                  0.07    0.00    2.08 v _1495_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    2.57 ^ _1495_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0643_ (net)
                  0.14    0.00    2.57 ^ _0982_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    2.64 v _0982_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0721_ (net)
                  0.08    0.00    2.64 v _1519_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.09    0.34    0.47    3.11 ^ _1519_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0723_ (net)
                  0.34    0.00    3.11 ^ _1022_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.05    0.26    0.11    3.22 v _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0079_ (net)
                  0.26    0.00    3.22 v _1025_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.10    0.60    0.39    3.61 ^ _1025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0082_ (net)
                  0.60    0.00    3.61 ^ _1042_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     5    0.06    0.25    0.29    3.90 ^ _1042_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0099_ (net)
                  0.25    0.00    3.90 ^ _1043_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.13    0.38    0.25    4.16 v _1043_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0100_ (net)
                  0.38    0.00    4.16 v _1090_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.05    0.08    0.20    4.36 v _1090_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0145_ (net)
                  0.08    0.00    4.36 v _1099_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.07    0.18    0.38    4.74 v _1099_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0154_ (net)
                  0.18    0.00    4.74 v _1159_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.19    4.93 v _1159_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0213_ (net)
                  0.09    0.00    4.93 v _1178_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.05    0.07    0.14    5.07 v _1178_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0232_ (net)
                  0.07    0.00    5.07 v _1189_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.02    0.09    0.17    5.24 v _1189_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0243_ (net)
                  0.09    0.00    5.24 v _1190_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.05    0.40    0.27    5.51 ^ _1190_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0244_ (net)
                  0.40    0.00    5.51 ^ _1193_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     6    0.10    0.34    0.26    5.77 v _1193_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0247_ (net)
                  0.34    0.00    5.77 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.07    0.33    0.28    6.05 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0306_ (net)
                  0.33    0.00    6.05 ^ _1301_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     4    0.05    0.30    0.14    6.19 v _1301_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0353_ (net)
                  0.30    0.00    6.19 v _1310_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.08    0.19    0.43    6.62 v _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.19    0.00    6.62 v _1312_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.36    0.24    6.86 ^ _1312_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0364_ (net)
                  0.36    0.00    6.86 ^ _1367_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.06    0.26    0.12    6.98 v _1367_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0418_ (net)
                  0.26    0.00    6.98 v _1368_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     5    0.08    0.19    0.42    7.40 v _1368_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0419_ (net)
                  0.19    0.00    7.40 v _1393_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.06    0.44    0.28    7.69 ^ _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.44    0.00    7.69 ^ _1425_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.12    0.34    8.02 v _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.12    0.00    8.02 v _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.21    8.24 v _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0783_ (net)
                  0.12    0.00    8.24 v _1422_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.03    0.07    0.15    8.39 v _1422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0472_ (net)
                  0.07    0.00    8.39 v _1423_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.04    0.26    0.15    8.54 ^ _1423_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0473_ (net)
                  0.26    0.00    8.54 ^ _1439_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.23    0.09    8.63 v _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0487_ (net)
                  0.23    0.00    8.63 v _1462_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.29    8.93 v _1462_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0510_ (net)
                  0.11    0.00    8.93 v _1463_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.07    0.21    9.14 v _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _0785_ (net)
                  0.07    0.00    9.14 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.07    0.16    9.30 v _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0786_ (net)
                  0.07    0.00    9.30 v _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.05    0.04    9.35 ^ _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.05    0.00    9.35 ^ _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.14    9.49 ^ _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.08    0.00    9.49 ^ _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07    9.56 v _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.11    0.00    9.56 v _0877_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    9.63 ^ _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.09    0.00    9.63 ^ _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15    9.77 ^ _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.08    0.00    9.77 ^ _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07    9.84 v _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.11    0.00    9.84 v _0880_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    9.91 ^ _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.09    0.00    9.91 ^ _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.06 ^ _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.08    0.00   10.06 ^ _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07   10.12 v _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.11    0.00   10.12 v _0883_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07   10.19 ^ _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.09    0.00   10.19 ^ _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15   10.34 ^ _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.08    0.00   10.34 ^ _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.11    0.07   10.41 v _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.11    0.00   10.41 v _0892_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.23    0.10   10.51 ^ _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.23    0.00   10.51 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.51   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.67   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.96e-03   3.73e-04   5.85e-09   2.34e-03   1.6%
Combinational          8.39e-02   5.89e-02   1.67e-07   1.43e-01  98.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.59e-02   5.92e-02   1.73e-07   1.45e-01 100.0%
                          59.2%      40.8%       0.0%
