Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 21 16:03:53 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CMOD_A7_35T_wrapper_timing_summary_routed.rpt -pb CMOD_A7_35T_wrapper_timing_summary_routed.pb -rpx CMOD_A7_35T_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CMOD_A7_35T_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       71          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             69          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (176)
5. checking no_input_delay (8)
6. checking no_output_delay (6)
7. checking multiple_clock (388)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (176)
--------------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (388)
--------------------------------
 There are 388 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.662    -1357.613                     69                 2028        0.022        0.000                      0                 2028       -0.808       -3.370                       9                  1202  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                                       {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                                    {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                                   {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 20.000}       40.000          25.000          
sys_clk                                             {0.000 41.666}       83.333          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0                    {0.000 5.000}        10.000          100.000         
  clkfbout_CMOD_A7_35T_clk_wiz_0                    {0.000 41.666}       83.333          12.000          
sys_clk_pin                                         {0.000 41.660}       83.330          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                  {0.000 5.000}        10.000          100.004         
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1              -2.206       -2.206                      1                  942        0.044        0.000                      0                  942        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                                         5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                                      4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                                    -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk                                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0                        -25.061    -1201.310                     52                 1044        0.264        0.000                      0                 1044        4.500        0.000                       0                   390  
  clkfbout_CMOD_A7_35T_clk_wiz_0                                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                          16.670        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                      -25.044    -1200.449                     52                 1044        0.264        0.000                      0                 1044        4.500        0.000                       0                   390  
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1      -33.662     -154.078                     16                   16        0.350        0.000                      0                   16  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1      -33.651     -153.909                     16                   16        0.354        0.000                      0                   16  
clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  PixelClkIO_1                                     1.258        0.000                      0                   38        0.165        0.000                      0                   38  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_out1_CMOD_A7_35T_clk_wiz_0                 -25.061    -1201.310                     52                 1044        0.022        0.000                      0                 1044  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_out1_CMOD_A7_35T_clk_wiz_0_1               -25.061    -1201.328                     52                 1044        0.022        0.000                      0                 1044  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                                                           
(none)                                     CLKFBIN_1                                                                             
(none)                                     SerialClkIO_1                                                                         
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                             
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0             
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0_1           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  To Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -2.206ns,  Total Violation       -2.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.281ns (37.244%)  route 5.528ns (62.756%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 8.167 - 6.734 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.552     1.552    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X42Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[1]/Q
                         net (fo=12, routed)          1.199     3.269    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_i[1]
    SLICE_X44Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.393 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_8/O
                         net (fo=3, routed)           0.601     3.995    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_8_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.124     4.119 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_4/O
                         net (fo=2, routed)           0.814     4.933    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_4_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.057 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.057    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_8_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.604 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1/O[2]
                         net (fo=2, routed)           0.883     6.487    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_5
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.302     6.789 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.789    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_i_2_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.369 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry/O[2]
                         net (fo=1, routed)           0.860     8.228    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_n_5
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.302     8.530 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.530    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.760 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.728     9.488    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_6
    SLICE_X44Y23         LUT6 (Prop_lut6_I4_O)        0.306     9.794 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.444    10.238    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.362 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    10.362    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433     8.167    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.247    
                         clock uncertainty           -0.121     8.126    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)        0.029     8.155    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.254ns (25.614%)  route 3.642ns (74.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 8.239 - 6.734 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.557     1.557    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X56Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           1.074     3.109    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X61Y28         LUT5 (Prop_lut5_I2_O)        0.320     3.429 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=6, routed)           1.141     4.570    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I0_O)        0.332     4.902 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.618     5.520    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.644 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.809     6.453    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.505     8.239    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X63Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.080     8.319    
                         clock uncertainty           -0.121     8.198    
    SLICE_X63Y27         FDRE (Setup_fdre_C_D)       -0.105     8.093    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_x_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.467ns (29.205%)  route 3.556ns (70.795%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 8.237 - 6.734 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.557     1.557    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X55Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_x_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_x_o_reg[6]/Q
                         net (fo=4, routed)           1.986     4.000    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_x_i[6]
    SLICE_X59Y34         LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry_i_3/O
                         net (fo=1, routed)           0.000     4.124    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry_i_3_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.525 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.525    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.682 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.570     6.252    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o4_carry__0_n_2
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.329     6.581 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.581    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.503     8.237    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.317    
                         clock uncertainty           -0.121     8.196    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.029     8.225    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.053ns (24.229%)  route 3.293ns (75.771%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.625     1.625    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X58Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.856     2.937    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X58Y31         LUT5 (Prop_lut5_I2_O)        0.149     3.086 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.855     3.942    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.332     4.274 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           1.200     5.473    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.116     5.589 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     5.971    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X61Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.507     8.241    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X61Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.094     8.335    
                         clock uncertainty           -0.121     8.214    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)       -0.251     7.963    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.658ns (36.431%)  route 2.893ns (63.569%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 8.176 - 6.734 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.545     1.545    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X37Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     2.001 f  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           1.141     3.142    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_x_i[2]
    SLICE_X40Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.266 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry_i_1/O
                         net (fo=1, routed)           0.000     3.266    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.664 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.664    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.778    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry__0_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.006 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.752     5.758    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/_carry__1_n_1
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.338     6.096 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.096    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442     8.176    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.008     8.184    
                         clock uncertainty           -0.121     8.063    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)        0.075     8.138    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.714ns (37.663%)  route 2.837ns (62.337%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8.175 - 6.734 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.546     1.546    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X42Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     2.064 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_x_o_reg[5]/Q
                         net (fo=5, routed)           1.579     3.643    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_i[5]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.767 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.767    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__0_i_2_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.300 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__0_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.529 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.258     5.787    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/_carry__1_n_1
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.310     6.097 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.097    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.441     8.175    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.255    
                         clock uncertainty           -0.121     8.134    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.031     8.165    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.785ns (40.404%)  route 2.633ns (59.597%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 8.176 - 6.734 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.623     1.623    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X58Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/Q
                         net (fo=5, routed)           1.398     3.477    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_y_i[1]
    SLICE_X63Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.601 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry_i_2/O
                         net (fo=1, routed)           0.000     3.601    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry_i_2_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.151 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry/CO[3]
                         net (fo=1, routed)           0.000     4.151    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.265 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.265    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry__0_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           1.235     5.728    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/__10_carry__1_n_1
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.313     6.041 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.041    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442     8.176    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.256    
                         clock uncertainty           -0.121     8.135    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.077     8.212    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.162ns (27.983%)  route 2.991ns (72.017%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.557     1.557    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X56Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.478     2.035 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           1.074     3.109    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X61Y28         LUT5 (Prop_lut5_I2_O)        0.320     3.429 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=6, routed)           1.141     4.570    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.364     4.934 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.776     5.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X64Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.507     8.241    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.080     8.321    
                         clock uncertainty           -0.121     8.200    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)       -0.261     7.939    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.678ns (39.117%)  route 2.612ns (60.883%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 8.172 - 6.734 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.559     1.559    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X52Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_x_o_reg[2]/Q
                         net (fo=4, routed)           1.266     3.344    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_x_i[2]
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124     3.468 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry_i_6/O
                         net (fo=1, routed)           0.000     3.468    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry_i_6_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.018 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.018    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.175 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.345     5.520    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o4_carry__0_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.329     5.849 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.438     8.172    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.252    
                         clock uncertainty           -0.121     8.131    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.029     8.160    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.126ns (25.937%)  route 3.215ns (74.063%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 8.236 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     2.142 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=5, routed)           1.284     3.426    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.153     3.579 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1/O
                         net (fo=5, routed)           1.102     4.681    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.331     5.012 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_4__1/O
                         net (fo=1, routed)           0.830     5.842    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_4__1_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     5.966 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.966    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[3]
    SLICE_X64Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.502     8.236    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.094     8.330    
                         clock uncertainty           -0.121     8.209    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.077     8.286    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  2.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.190%)  route 0.238ns (62.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.553     0.553    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/pxCLK_i
    SLICE_X35Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[8]/Q
                         net (fo=5, routed)           0.238     0.932    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_i[8]
    SLICE_X36Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.823     0.823    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X36Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[8]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.070     0.888    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.124%)  route 0.249ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.556     0.556    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X31Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[7]/Q
                         net (fo=5, routed)           0.249     0.946    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[7]
    SLICE_X40Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.824     0.824    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X40Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[7]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.070     0.889    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.013%)  route 0.251ns (63.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.558     0.558    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X33Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[2]/Q
                         net (fo=5, routed)           0.251     0.949    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[2]
    SLICE_X40Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.826     0.826    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X40Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[2]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070     0.891    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.283%)  route 0.202ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.557     0.557    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/pxCLK_i
    SLICE_X34Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_reg[4]/Q
                         net (fo=4, routed)           0.202     0.907    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_reg[4]
    SLICE_X36Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.825     0.825    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/pxCLK_i
    SLICE_X36Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.012     0.832    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/video_enable_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/video_enable_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.551     0.551    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X32Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/video_enable_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/video_enable_o_reg/Q
                         net (fo=1, routed)           0.273     0.965    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/video_enable_i
    SLICE_X36Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/video_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.816     0.816    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X36Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/video_enable_o_reg/C
                         clock pessimism             -0.005     0.811    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.070     0.881    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/video_enable_o_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.778%)  route 0.303ns (68.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.553     0.553    CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/pxCLK_i
    SLICE_X35Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  CMOD_A7_35T_i/blockdesign_0/pixel_counter_0/inst/vpx_o_reg[6]/Q
                         net (fo=5, routed)           0.303     0.996    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_i[6]
    SLICE_X36Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.825     0.825    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X36Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[6]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.070     0.890    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.326%)  route 0.275ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.558     0.558    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X34Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[1]/Q
                         net (fo=5, routed)           0.275     0.997    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[1]
    SLICE_X41Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.827     0.827    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X41Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[1]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.066     0.888    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.593     0.593    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y39         FDPE (Hold_fdpe_C_D)         0.075     0.668    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.792    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.075     0.671    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.253%)  route 0.325ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.558     0.558    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X33Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[5]/Q
                         net (fo=5, routed)           0.325     1.024    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[5]
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.827     0.827    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[5]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.070     0.892    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X36Y20     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X33Y21     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y25     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y20     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y20     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X33Y21     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X33Y21     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y25     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y25     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y20     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X36Y20     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X33Y21     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X33Y21     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y25     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y25     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           52  Failing Endpoints,  Worst Slack      -25.061ns,  Total Violation    -1201.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.061ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.654ns  (logic 14.330ns (41.351%)  route 20.324ns (58.649%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.758    33.795    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.448     8.472    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/C
                         clock pessimism              0.563     9.035    
                         clock uncertainty           -0.242     8.793    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.058     8.735    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                         -33.795    
  -------------------------------------------------------------------
                         slack                                -25.061    

Slack (VIOLATED) :        -24.970ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 14.330ns (41.462%)  route 20.232ns (58.538%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.665    33.703    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.794    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.061     8.733    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -33.703    
  -------------------------------------------------------------------
                         slack                                -24.970    

Slack (VIOLATED) :        -24.855ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.429ns  (logic 14.330ns (41.622%)  route 20.099ns (58.378%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.532    33.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.081     8.715    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                         -33.570    
  -------------------------------------------------------------------
                         slack                                -24.855    

Slack (VIOLATED) :        -24.848ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.435ns  (logic 14.330ns (41.615%)  route 20.105ns (58.385%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.538    33.576    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.450     8.474    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/C
                         clock pessimism              0.563     9.037    
                         clock uncertainty           -0.242     8.795    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.067     8.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                         -33.576    
  -------------------------------------------------------------------
                         slack                                -24.848    

Slack (VIOLATED) :        -24.827ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.424ns  (logic 14.330ns (41.628%)  route 20.094ns (58.372%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.528    33.565    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.058     8.739    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                         -33.565    
  -------------------------------------------------------------------
                         slack                                -24.827    

Slack (VIOLATED) :        -24.694ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.268ns  (logic 14.330ns (41.817%)  route 19.938ns (58.183%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.372    33.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.081     8.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                         -33.410    
  -------------------------------------------------------------------
                         slack                                -24.694    

Slack (VIOLATED) :        -24.341ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.026ns  (logic 14.330ns (42.115%)  route 19.696ns (57.885%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.138    32.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    33.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.167    
  -------------------------------------------------------------------
                         slack                                -24.341    

Slack (VIOLATED) :        -24.266ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.952ns  (logic 14.330ns (42.206%)  route 19.622ns (57.794%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.065    32.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.093 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=1, routed)           0.000    33.093    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -33.093    
  -------------------------------------------------------------------
                         slack                                -24.266    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.027    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.026    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[7]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[7]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.148    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2_n_7
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.595    -0.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.255    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.210    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.140    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105    -0.464    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           52  Failing Endpoints,  Worst Slack      -25.044ns,  Total Violation    -1200.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.044ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.654ns  (logic 14.330ns (41.351%)  route 20.324ns (58.649%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.758    33.795    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.448     8.472    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/C
                         clock pessimism              0.563     9.035    
                         clock uncertainty           -0.226     8.809    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.058     8.751    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -33.795    
  -------------------------------------------------------------------
                         slack                                -25.044    

Slack (VIOLATED) :        -24.954ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 14.330ns (41.462%)  route 20.232ns (58.538%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.665    33.703    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.226     8.810    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.061     8.749    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                         -33.703    
  -------------------------------------------------------------------
                         slack                                -24.954    

Slack (VIOLATED) :        -24.839ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.429ns  (logic 14.330ns (41.622%)  route 20.099ns (58.378%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.532    33.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.081     8.731    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                         -33.570    
  -------------------------------------------------------------------
                         slack                                -24.839    

Slack (VIOLATED) :        -24.832ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.435ns  (logic 14.330ns (41.615%)  route 20.105ns (58.385%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.538    33.576    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.450     8.474    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/C
                         clock pessimism              0.563     9.037    
                         clock uncertainty           -0.226     8.811    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.067     8.744    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                         -33.576    
  -------------------------------------------------------------------
                         slack                                -24.832    

Slack (VIOLATED) :        -24.810ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.424ns  (logic 14.330ns (41.628%)  route 20.094ns (58.372%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.528    33.565    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.058     8.755    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -33.565    
  -------------------------------------------------------------------
                         slack                                -24.810    

Slack (VIOLATED) :        -24.677ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.268ns  (logic 14.330ns (41.817%)  route 19.938ns (58.183%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.372    33.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.081     8.732    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -33.410    
  -------------------------------------------------------------------
                         slack                                -24.677    

Slack (VIOLATED) :        -24.324ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.026ns  (logic 14.330ns (42.115%)  route 19.696ns (57.885%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.138    32.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    33.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)        0.031     8.843    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -33.167    
  -------------------------------------------------------------------
                         slack                                -24.324    

Slack (VIOLATED) :        -24.249ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.952ns  (logic 14.330ns (42.206%)  route 19.622ns (57.794%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.065    32.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.093 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=1, routed)           0.000    33.093    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032     8.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                         -33.093    
  -------------------------------------------------------------------
                         slack                                -24.249    

Slack (VIOLATED) :        -24.212ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.027    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.843    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.212    

Slack (VIOLATED) :        -24.212ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.026    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[7]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[7]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.226     8.812    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.843    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.148    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2_n_7
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.595    -0.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.255    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.210    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.140    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105    -0.464    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y3    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y6    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -33.662ns,  Total Violation     -154.078ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.662ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        35.204ns  (logic 16.286ns (46.262%)  route 18.918ns (53.738%))
  Logic Levels:           42  (CARRY4=20 DSP48E1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=3)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 2001.441 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 1999.070 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571  1999.070    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456  1999.526 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876  2000.402    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124  2000.526 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498  2001.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124  2001.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921  2002.068    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124  2002.192 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868  2003.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124  2003.184 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621  2003.806    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  2004.312 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000  2004.312    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2004.427 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427  2005.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150  2006.004 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485  2006.489    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355  2006.844 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000  2006.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2007.357 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000  2007.357    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2007.596 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024  2008.620    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329  2008.949 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859  2009.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326  2010.134 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000  2010.134    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2010.684 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2010.684    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  2010.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647  2011.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328  2011.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690  2012.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327  2012.899 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000  2012.899    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2013.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2013.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2013.613 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676  2014.289    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306  2014.595 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000  2014.595    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2014.993 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173  2016.165    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124  2016.289 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764  2017.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124  2017.177 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302  2017.479    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124  2017.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681  2018.285    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656  2021.941 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671  2022.612    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124  2022.736 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  2022.736    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2023.286 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2023.286    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2023.400 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2023.400    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2023.514 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2023.514    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2023.736 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900  2024.636    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299  2024.935 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000  2024.935    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640  2025.575 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763  2026.338    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306  2026.644 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495  2027.139    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  2027.535 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000  2027.535    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  2027.850 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833  2028.683    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307  2028.990 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000  2028.990    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2029.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.912  2030.434    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.124  2030.558 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.723  2031.281    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  2031.679 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  2031.679    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2032.013 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.568  2032.581    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.303  2032.884 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000  2032.884    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536  2033.420 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.541  2033.961    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.313  2034.274 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2034.274    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.441  2001.441    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.441    
                         clock uncertainty           -0.861  2000.581    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.031  2000.612    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.612    
                         arrival time                       -2034.274    
  -------------------------------------------------------------------
                         slack                                -33.662    

Slack (VIOLATED) :        -32.418ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        34.010ns  (logic 16.079ns (47.277%)  route 17.931ns (52.723%))
  Logic Levels:           41  (CARRY4=21 DSP48E1=1 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 2001.442 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 1999.065 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566  1999.065    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456  1999.521 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909  2000.429    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124  2000.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200  2000.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124  2000.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668  2001.545    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124  2001.669 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221  2002.890    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124  2003.014 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000  2003.014    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2003.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000  2003.564    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2003.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2003.678    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2004.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840  2004.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303  2005.155 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962  2006.117    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124  2006.241 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000  2006.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2006.773 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2006.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2006.887 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000  2006.887    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2007.109 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949  2008.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299  2008.357 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693  2009.050    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  2009.570 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2009.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2009.809 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608  2010.417    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301  2010.718 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641  2011.358    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  2011.865 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2011.865    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  2012.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676  2012.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306  2013.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000  2013.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2013.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890  2014.448    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124  2014.573 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667  2015.239    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124  2015.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425  2015.788    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124  2015.912 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206  2017.118    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656  2020.774 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953  2021.727    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124  2021.851 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000  2021.851    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2022.383 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2022.383    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2022.497 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2022.497    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2022.719 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695  2023.414    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299  2023.713 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000  2023.713    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2024.245 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000  2024.245    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  2024.560 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827  2025.388    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307  2025.695 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379  2026.074    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  2026.624 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2026.624    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  2026.843 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987  2027.830    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295  2028.125 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2028.125    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2028.658 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          1.017  2029.676    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124  2029.800 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[7]_INST_0/O
                         net (fo=20, routed)          0.627  2030.426    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[7]
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579  2031.005 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.486  2031.491    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5_n_5
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.301  2031.792 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000  2031.792    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  2032.362 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.407  2032.769    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.306  2033.075 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2033.075    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  2001.442    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.442    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)        0.075  2000.657    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.657    
                         arrival time                       -2033.075    
  -------------------------------------------------------------------
                         slack                                -32.418    

Slack (VIOLATED) :        -7.152ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        8.707ns  (logic 0.766ns (8.797%)  route 7.941ns (91.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 2001.438 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 1999.052 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.553  1999.052    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518  1999.570 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           4.881  2004.451    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124  2004.575 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           3.060  2007.635    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124  2007.759 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.759    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.438  2001.438    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.438    
                         clock uncertainty           -0.861  2000.578    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.029  2000.607    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.607    
                         arrival time                       -2007.759    
  -------------------------------------------------------------------
                         slack                                 -7.152    

Slack (VIOLATED) :        -7.106ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        8.658ns  (logic 0.704ns (8.131%)  route 7.954ns (91.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2001.433 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.610  2003.116    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X53Y26         LUT4 (Prop_lut4_I1_O)        0.124  2003.240 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           4.344  2007.583    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124  2007.708 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.708    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433  2001.433    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.433    
                         clock uncertainty           -0.861  2000.573    
    SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.029  2000.602    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.602    
                         arrival time                       -2007.708    
  -------------------------------------------------------------------
                         slack                                 -7.106    

Slack (VIOLATED) :        -6.933ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        8.492ns  (logic 0.704ns (8.290%)  route 7.788ns (91.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 2001.438 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.210  2003.716    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.124  2003.840 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           3.578  2007.418    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124  2007.542 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.542    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.438  2001.438    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.438    
                         clock uncertainty           -0.861  2000.578    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031  2000.609    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.609    
                         arrival time                       -2007.542    
  -------------------------------------------------------------------
                         slack                                 -6.933    

Slack (VIOLATED) :        -6.550ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        8.175ns  (logic 0.704ns (8.612%)  route 7.471ns (91.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 2001.504 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.758  2004.263    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124  2004.387 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           2.713  2007.100    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.124  2007.224 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.224    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.504  2001.504    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.504    
                         clock uncertainty           -0.861  2000.644    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.031  2000.675    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.675    
                         arrival time                       -2007.224    
  -------------------------------------------------------------------
                         slack                                 -6.550    

Slack (VIOLATED) :        -6.505ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        8.127ns  (logic 0.704ns (8.663%)  route 7.423ns (91.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 2001.503 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.407  2003.913    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124  2004.037 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           3.016  2007.053    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X58Y23         LUT6 (Prop_lut6_I5_O)        0.124  2007.177 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.177    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.503  2001.503    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.503    
                         clock uncertainty           -0.861  2000.643    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.029  2000.672    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.672    
                         arrival time                       -2007.177    
  -------------------------------------------------------------------
                         slack                                 -6.505    

Slack (VIOLATED) :        -6.413ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.971ns  (logic 0.704ns (8.833%)  route 7.267ns (91.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 2001.437 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.183  2002.688    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X53Y26         LUT4 (Prop_lut4_I1_O)        0.124  2002.812 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           4.084  2006.896    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124  2007.020 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2007.020    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  2001.437    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.437    
                         clock uncertainty           -0.861  2000.577    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031  2000.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.608    
                         arrival time                       -2007.020    
  -------------------------------------------------------------------
                         slack                                 -6.413    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.946ns  (logic 0.704ns (8.860%)  route 7.242ns (91.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 2001.506 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.364  2003.870    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124  2003.994 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           2.878  2006.872    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/enable
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124  2006.996 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.996    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.506  2001.506    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X58Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.506    
                         clock uncertainty           -0.861  2000.646    
    SLICE_X58Y21         FDRE (Setup_fdre_C_D)        0.029  2000.675    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.675    
                         arrival time                       -2006.996    
  -------------------------------------------------------------------
                         slack                                 -6.321    

Slack (VIOLATED) :        -6.312ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.921ns  (logic 0.704ns (8.888%)  route 7.217ns (91.112%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 2001.442 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 1999.050 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  1999.050    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  1999.506 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.949  2003.455    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124  2003.579 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           3.268  2006.847    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/enable
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124  2006.971 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.971    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  2001.442    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.442    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.077  2000.659    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.659    
                         arrival time                       -2006.971    
  -------------------------------------------------------------------
                         slack                                 -6.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.254ns (9.304%)  route 2.476ns (90.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           0.609     0.164    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           1.867     2.075    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.120 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.120    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.819     0.819    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.861     1.679    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.091     1.770    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.254ns (9.287%)  route 2.481ns (90.713%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           0.756     0.310    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.725     2.080    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.125 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.125    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     1.774    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.254ns (9.278%)  route 2.484ns (90.722%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           0.768     0.324    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.369 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.715     2.085    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.130    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.092     1.774    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.254ns (9.075%)  route 2.545ns (90.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.217     0.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.818 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.328     2.146    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/enable
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.824     0.824    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X56Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.861     1.684    
    SLICE_X56Y22         FDRE (Hold_fdre_C_D)         0.120     1.804    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.254ns (9.074%)  route 2.545ns (90.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.197     0.753    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.798 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           1.348     2.146    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.091     1.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.254ns (8.939%)  route 2.587ns (91.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.874     1.430    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           0.713     2.189    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.234 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.234    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.861     1.711    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.091     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.254ns (8.931%)  route 2.590ns (91.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.305     0.861    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.906 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.285     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.236    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.861     1.711    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.092     1.803    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.254ns (8.876%)  route 2.608ns (91.124%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.165     0.719    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.764 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.443     2.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.252 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.252    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.254ns (8.914%)  route 2.595ns (91.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.237     0.791    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.836 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.359     2.195    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.240 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.240    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.091     1.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.254ns (8.635%)  route 2.687ns (91.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.326     0.880    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.361     2.287    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.332    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.824     0.824    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X56Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.861     1.684    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120     1.804    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.527    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -33.651ns,  Total Violation     -153.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.651ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        35.204ns  (logic 16.286ns (46.262%)  route 18.918ns (53.738%))
  Logic Levels:           42  (CARRY4=20 DSP48E1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=3)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 6311.206 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 6308.828 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571  6308.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456  6309.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876  6310.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124  6310.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498  6310.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124  6310.906 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921  6311.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124  6311.950 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868  6312.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124  6312.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621  6313.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  6314.070 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000  6314.070    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.184 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427  6315.611    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150  6315.761 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485  6316.247    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355  6316.602 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000  6316.602    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6317.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000  6317.115    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6317.354 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024  6318.378    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329  6318.707 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859  6319.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326  6319.892 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000  6319.892    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6320.442 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000  6320.442    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  6320.665 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647  6321.312    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328  6321.640 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690  6322.330    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327  6322.657 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000  6322.657    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6323.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  6323.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  6323.371 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676  6324.047    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306  6324.353 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000  6324.353    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6324.751 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173  6325.924    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124  6326.048 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764  6326.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124  6326.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302  6327.238    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124  6327.362 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681  6328.043    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656  6331.699 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671  6332.370    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124  6332.494 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000  6332.494    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6333.044 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  6333.044    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6333.158 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  6333.158    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6333.271 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  6333.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6333.494 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900  6334.394    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299  6334.692 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000  6334.692    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640  6335.333 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763  6336.096    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306  6336.402 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495  6336.897    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  6337.293 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000  6337.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  6337.608 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833  6338.441    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307  6338.748 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000  6338.748    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6339.280 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.912  6340.192    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.124  6340.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.723  6341.039    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  6341.437 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  6341.437    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6341.771 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.568  6342.339    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.303  6342.642 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000  6342.642    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536  6343.178 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.541  6343.720    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.313  6344.033 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6344.033    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.441  6311.206    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.206    
                         clock uncertainty           -0.856  6310.350    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.031  6310.380    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.380    
                         arrival time                       -6344.032    
  -------------------------------------------------------------------
                         slack                                -33.651    

Slack (VIOLATED) :        -32.407ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        34.010ns  (logic 16.079ns (47.277%)  route 17.931ns (52.723%))
  Logic Levels:           41  (CARRY4=21 DSP48E1=1 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 6308.823 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566  6308.823    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456  6309.279 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909  6310.188    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124  6310.312 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200  6310.511    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124  6310.635 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668  6311.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124  6311.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221  6312.648    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124  6312.772 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000  6312.772    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6313.322 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000  6313.322    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000  6313.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6313.770 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840  6314.610    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303  6314.913 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962  6315.875    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124  6315.999 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000  6315.999    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6316.531 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  6316.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.645 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000  6316.645    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6316.867 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949  6317.816    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299  6318.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693  6318.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  6319.328 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  6319.328    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6319.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608  6320.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301  6320.476 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641  6321.117    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507  6321.624 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  6321.624    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  6321.937 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676  6322.612    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306  6322.918 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000  6322.918    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6323.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890  6324.207    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124  6324.331 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667  6324.998    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124  6325.122 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425  6325.547    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124  6325.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206  6326.876    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656  6330.532 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953  6331.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124  6331.609 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000  6331.609    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6332.142 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  6332.142    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6332.255 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  6332.255    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6332.478 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695  6333.172    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299  6333.471 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000  6333.471    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6334.004 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000  6334.004    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  6334.319 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827  6335.146    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307  6335.454 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379  6335.833    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6336.383 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  6336.383    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  6336.602 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987  6337.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295  6337.884 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  6337.884    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6338.417 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          1.017  6339.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124  6339.559 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[7]_INST_0/O
                         net (fo=20, routed)          0.627  6340.186    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[7]
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579  6340.765 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.486  6341.250    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5_n_5
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.301  6341.551 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000  6341.551    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  6342.121 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.407  6342.528    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.306  6342.834 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6342.834    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)        0.075  6310.426    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.425    
                         arrival time                       -6342.833    
  -------------------------------------------------------------------
                         slack                                -32.407    

Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        8.707ns  (logic 0.766ns (8.797%)  route 7.941ns (91.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 6311.203 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 6308.810 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.553  6308.810    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518  6309.328 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           4.881  6314.208    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124  6314.333 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           3.060  6317.393    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124  6317.517 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6317.517    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.438  6311.203    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.203    
                         clock uncertainty           -0.856  6310.347    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.029  6310.375    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.375    
                         arrival time                       -6317.517    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -7.095ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        8.658ns  (logic 0.704ns (8.131%)  route 7.954ns (91.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 6311.198 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.610  6312.874    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X53Y26         LUT4 (Prop_lut4_I1_O)        0.124  6312.998 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           4.344  6317.342    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124  6317.466 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6317.466    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433  6311.198    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.198    
                         clock uncertainty           -0.856  6310.342    
    SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.029  6310.371    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.370    
                         arrival time                       -6317.466    
  -------------------------------------------------------------------
                         slack                                 -7.095    

Slack (VIOLATED) :        -6.923ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        8.492ns  (logic 0.704ns (8.290%)  route 7.788ns (91.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 6311.203 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.210  6313.474    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.124  6313.598 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           3.578  6317.176    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124  6317.300 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6317.300    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.438  6311.203    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.203    
                         clock uncertainty           -0.856  6310.347    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031  6310.377    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.377    
                         arrival time                       -6317.300    
  -------------------------------------------------------------------
                         slack                                 -6.923    

Slack (VIOLATED) :        -6.539ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        8.175ns  (logic 0.704ns (8.612%)  route 7.471ns (91.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6311.269 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.758  6314.021    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124  6314.146 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           2.713  6316.858    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.124  6316.982 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.982    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.504  6311.269    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.269    
                         clock uncertainty           -0.856  6310.413    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.031  6310.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.443    
                         arrival time                       -6316.982    
  -------------------------------------------------------------------
                         slack                                 -6.539    

Slack (VIOLATED) :        -6.494ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        8.127ns  (logic 0.704ns (8.663%)  route 7.423ns (91.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6311.268 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.407  6313.671    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124  6313.795 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           3.016  6316.811    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X58Y23         LUT6 (Prop_lut6_I5_O)        0.124  6316.935 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.935    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.503  6311.268    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X58Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.268    
                         clock uncertainty           -0.856  6310.412    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.029  6310.440    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.440    
                         arrival time                       -6316.935    
  -------------------------------------------------------------------
                         slack                                 -6.494    

Slack (VIOLATED) :        -6.402ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.971ns  (logic 0.704ns (8.833%)  route 7.267ns (91.168%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 6311.202 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.183  6312.446    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X53Y26         LUT4 (Prop_lut4_I1_O)        0.124  6312.570 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           4.084  6316.654    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124  6316.778 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.778    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  6311.202    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.202    
                         clock uncertainty           -0.856  6310.346    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)        0.031  6310.376    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.376    
                         arrival time                       -6316.778    
  -------------------------------------------------------------------
                         slack                                 -6.402    

Slack (VIOLATED) :        -6.310ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.946ns  (logic 0.704ns (8.860%)  route 7.242ns (91.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 6311.271 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.364  6313.627    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124  6313.751 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           2.878  6316.629    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/enable
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124  6316.753 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.753    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.506  6311.271    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X58Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.271    
                         clock uncertainty           -0.856  6310.415    
    SLICE_X58Y21         FDRE (Setup_fdre_C_D)        0.029  6310.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.443    
                         arrival time                       -6316.753    
  -------------------------------------------------------------------
                         slack                                 -6.310    

Slack (VIOLATED) :        -6.301ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.921ns  (logic 0.704ns (8.888%)  route 7.217ns (91.112%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 6308.808 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.551  6308.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456  6309.264 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.949  6313.212    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124  6313.336 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           3.268  6316.604    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/enable
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124  6316.729 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.729    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X56Y29         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.077  6310.428    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.427    
                         arrival time                       -6316.729    
  -------------------------------------------------------------------
                         slack                                 -6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.254ns (9.304%)  route 2.476ns (90.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           0.609     0.164    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           1.867     2.075    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.120 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.120    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.819     0.819    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.856     1.675    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.091     1.766    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.254ns (9.287%)  route 2.481ns (90.713%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           0.756     0.310    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.725     2.080    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.125 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.125    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092     1.770    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.254ns (9.278%)  route 2.484ns (90.722%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           0.768     0.324    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.369 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.715     2.085    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.130    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.092     1.770    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.254ns (9.075%)  route 2.545ns (90.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.217     0.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.818 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.328     2.146    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/enable
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.824     0.824    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X56Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.856     1.680    
    SLICE_X56Y22         FDRE (Hold_fdre_C_D)         0.120     1.800    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.254ns (9.074%)  route 2.545ns (90.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.197     0.753    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.798 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           1.348     2.146    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/enable
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X57Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.091     1.769    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.254ns (8.939%)  route 2.587ns (91.061%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.874     1.430    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           0.713     2.189    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.234 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.234    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.856     1.707    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.091     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.254ns (8.931%)  route 2.590ns (91.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.556    -0.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.305     0.861    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.906 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.285     2.191    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.236    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X58Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.856     1.707    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.092     1.799    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.254ns (8.876%)  route 2.608ns (91.124%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.165     0.719    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.764 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.443     2.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.252 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.252    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.254ns (8.914%)  route 2.595ns (91.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.237     0.791    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.836 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.359     2.195    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/enable
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.240 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.240    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X53Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.091     1.769    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.254ns (8.635%)  route 2.687ns (91.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.326     0.880    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.361     2.287    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.332    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.824     0.824    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X56Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.856     1.680    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120     1.800    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.419ns (5.774%)  route 6.837ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.837     8.893    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 0.419ns (6.006%)  route 6.558ns (93.994%))
  Logic Levels:           0  
  Clock Path Skew:        3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.558     8.613    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 0.419ns (6.046%)  route 6.511ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.511     8.566    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.419ns (6.147%)  route 6.397ns (93.853%))
  Logic Levels:           0  
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     8.453    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 0.419ns (6.191%)  route 6.349ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.349     8.404    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.419ns (6.236%)  route 6.300ns (93.764%))
  Logic Levels:           0  
  Clock Path Skew:        3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.300     8.355    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.419ns (6.417%)  route 6.111ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.111     8.166    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.419ns (6.527%)  route 6.001ns (93.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.636     1.636    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDPE (Prop_fdpe_C_Q)         0.419     2.055 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.001     8.056    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.419ns (7.644%)  route 5.063ns (92.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X61Y29         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDSE (Prop_fdse_C_Q)         0.419     2.043 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.063     7.106    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    10.368    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.478ns (8.845%)  route 4.926ns (91.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.618     1.618    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     2.096 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.926     7.022    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    10.378    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  3.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.141ns (6.371%)  route 2.072ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.587     0.587    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X61Y31         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.072     2.800    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.164ns (7.394%)  route 2.054ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X60Y29         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDSE (Prop_fdse_C_Q)         0.164     0.749 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.054     2.803    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.164ns (7.346%)  route 2.069ns (92.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.590     0.590    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y33         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.069     2.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.128ns (5.846%)  route 2.062ns (94.154%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y31         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.062     2.777    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.128ns (5.814%)  route 2.074ns (94.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.582     0.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y25         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.128     0.710 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.074     2.783    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     2.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.148ns (6.754%)  route 2.043ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.590     0.590    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y33         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.043     2.781    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.141ns (6.235%)  route 2.121ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y31         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.121     2.849    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.128ns (5.773%)  route 2.089ns (94.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y27         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     0.713 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.089     2.802    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.164ns (7.214%)  route 2.109ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.586     0.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y29         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.109     2.859    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.164ns (7.189%)  route 2.117ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.582     0.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.117     2.863    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           52  Failing Endpoints,  Worst Slack      -25.061ns,  Total Violation    -1201.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.061ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.654ns  (logic 14.330ns (41.351%)  route 20.324ns (58.649%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.758    33.795    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.448     8.472    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/C
                         clock pessimism              0.563     9.035    
                         clock uncertainty           -0.242     8.793    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.058     8.735    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                         -33.795    
  -------------------------------------------------------------------
                         slack                                -25.061    

Slack (VIOLATED) :        -24.970ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 14.330ns (41.462%)  route 20.232ns (58.538%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.665    33.703    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.794    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.061     8.733    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -33.703    
  -------------------------------------------------------------------
                         slack                                -24.970    

Slack (VIOLATED) :        -24.855ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.429ns  (logic 14.330ns (41.622%)  route 20.099ns (58.378%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.532    33.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.081     8.715    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                         -33.570    
  -------------------------------------------------------------------
                         slack                                -24.855    

Slack (VIOLATED) :        -24.848ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.435ns  (logic 14.330ns (41.615%)  route 20.105ns (58.385%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.538    33.576    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.450     8.474    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/C
                         clock pessimism              0.563     9.037    
                         clock uncertainty           -0.242     8.795    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.067     8.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                         -33.576    
  -------------------------------------------------------------------
                         slack                                -24.848    

Slack (VIOLATED) :        -24.827ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.424ns  (logic 14.330ns (41.628%)  route 20.094ns (58.372%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.528    33.565    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.058     8.739    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                         -33.565    
  -------------------------------------------------------------------
                         slack                                -24.827    

Slack (VIOLATED) :        -24.694ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.268ns  (logic 14.330ns (41.817%)  route 19.938ns (58.183%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.372    33.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.081     8.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                         -33.410    
  -------------------------------------------------------------------
                         slack                                -24.694    

Slack (VIOLATED) :        -24.341ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.026ns  (logic 14.330ns (42.115%)  route 19.696ns (57.885%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.138    32.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    33.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.167    
  -------------------------------------------------------------------
                         slack                                -24.341    

Slack (VIOLATED) :        -24.266ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.952ns  (logic 14.330ns (42.206%)  route 19.622ns (57.794%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.065    32.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.093 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=1, routed)           0.000    33.093    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -33.093    
  -------------------------------------------------------------------
                         slack                                -24.266    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.027    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.026    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[7]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[7]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
                         clock uncertainty            0.242    -0.090    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.001    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.148    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2_n_7
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.595    -0.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.255    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.210    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.140    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.242    -0.326    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105    -0.221    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           52  Failing Endpoints,  Worst Slack      -25.061ns,  Total Violation    -1201.328ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.061ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.654ns  (logic 14.330ns (41.351%)  route 20.324ns (58.649%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.758    33.795    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.448     8.472    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4/C
                         clock pessimism              0.563     9.035    
                         clock uncertainty           -0.242     8.792    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.058     8.734    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                         -33.795    
  -------------------------------------------------------------------
                         slack                                -25.061    

Slack (VIOLATED) :        -24.971ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 14.330ns (41.462%)  route 20.232ns (58.538%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.665    33.703    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X45Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.793    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)       -0.061     8.732    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -33.703    
  -------------------------------------------------------------------
                         slack                                -24.971    

Slack (VIOLATED) :        -24.856ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.429ns  (logic 14.330ns (41.622%)  route 20.099ns (58.378%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.532    33.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.081     8.714    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                         -33.570    
  -------------------------------------------------------------------
                         slack                                -24.856    

Slack (VIOLATED) :        -24.849ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.435ns  (logic 14.330ns (41.615%)  route 20.105ns (58.385%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.538    33.576    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.450     8.474    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y8          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1/C
                         clock pessimism              0.563     9.037    
                         clock uncertainty           -0.242     8.794    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.067     8.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                         -33.576    
  -------------------------------------------------------------------
                         slack                                -24.849    

Slack (VIOLATED) :        -24.827ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.424ns  (logic 14.330ns (41.628%)  route 20.094ns (58.372%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.528    33.565    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.058     8.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                         -33.565    
  -------------------------------------------------------------------
                         slack                                -24.827    

Slack (VIOLATED) :        -24.694ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.268ns  (logic 14.330ns (41.817%)  route 19.938ns (58.183%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.009    32.709    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.038 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[1]_i_1/O
                         net (fo=7, routed)           0.372    33.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[1]
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.081     8.715    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                         -33.410    
  -------------------------------------------------------------------
                         slack                                -24.694    

Slack (VIOLATED) :        -24.341ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.026ns  (logic 14.330ns (42.115%)  route 19.696ns (57.885%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.138    32.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    33.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X48Y3          FDRE (Setup_fdre_C_D)        0.031     8.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -33.167    
  -------------------------------------------------------------------
                         slack                                -24.341    

Slack (VIOLATED) :        -24.266ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.952ns  (logic 14.330ns (42.206%)  route 19.622ns (57.794%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.065    32.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.329    33.093 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=1, routed)           0.000    33.093    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -33.093    
  -------------------------------------------------------------------
                         slack                                -24.266    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.027    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    

Slack (VIOLATED) :        -24.229ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.914ns  (logic 14.330ns (42.254%)  route 19.584ns (57.746%))
  Logic Levels:           52  (CARRY4=33 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]/Q
                         net (fo=26, routed)          1.175     0.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.153     0.926 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445/O
                         net (fo=4, routed)           1.175     2.100    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_445_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.327     2.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     2.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.942 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     3.056    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.284    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/CO[3]
                         net (fo=1, routed)           0.000     3.512    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.626    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_322_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251/CO[0]
                         net (fo=40, routed)          1.156     5.053    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_251_n_3
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.403     5.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71/O
                         net (fo=2, routed)           0.816     6.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_71_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.327     6.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75/O
                         net (fo=1, routed)           0.000     6.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_75_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.000    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.223 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.515     7.738    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X64Y13         LUT3 (Prop_lut3_I2_O)        0.299     8.037 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.812     8.849    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.973 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.593     9.566    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.690    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/O[3]
                         net (fo=19, routed)          1.338    11.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_4
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    12.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318/O
                         net (fo=1, routed)           0.000    12.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_318_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.426 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246/CO[3]
                         net (fo=1, routed)           0.000    12.426    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_246_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.760 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/O[1]
                         net (fo=3, routed)           1.140    13.900    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_6
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.303    14.203 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244/O
                         net (fo=1, routed)           0.000    14.203    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_244_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.753 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_159_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.981 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.252 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.814    16.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.373    17.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.936 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320/O
                         net (fo=2, routed)           0.702    18.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_320_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I0_O)        0.124    18.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324/O
                         net (fo=1, routed)           0.000    18.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_324_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.160 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    19.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.274 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.274    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.388 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.388    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.502 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.502    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.741 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           1.382    21.123    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.331    21.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    22.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.331    22.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    22.493    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.869 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.869    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.986 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.986    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11/O[1]
                         net (fo=2, routed)           1.222    24.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_11_n_6
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    24.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5/O
                         net (fo=2, routed)           0.666    25.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_5_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.326    25.854 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9/O
                         net (fo=1, routed)           0.000    25.854    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_9_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.404 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.404    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.917    27.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.303    27.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126/O
                         net (fo=1, routed)           0.610    28.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_126_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25/O[1]
                         net (fo=3, routed)           0.698    30.108    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_25_n_6
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.303    30.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32/O
                         net (fo=1, routed)           0.747    31.158    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_32_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.543 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.543    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.026    32.726    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X48Y4          LUT5 (Prop_lut5_I1_O)        0.329    33.055 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[7]_i_1/O
                         net (fo=1, routed)           0.000    33.055    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[7]
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.451     8.475    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]/C
                         clock pessimism              0.563     9.038    
                         clock uncertainty           -0.242     8.795    
    SLICE_X48Y4          FDRE (Setup_fdre_C_D)        0.031     8.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[7]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                -24.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
                         clock uncertainty            0.242    -0.090    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.001    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.148    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]_i_2_n_7
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.595    -0.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.255    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.210    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.140    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X0Y5           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.242    -0.326    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105    -0.221    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDPE (Recov_fdpe_C_PRE)     -0.530     7.700    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDPE (Remov_fdpe_C_PRE)     -0.148     0.461    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.906ns  (logic 0.124ns (6.505%)  route 1.782ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.255     1.255    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.379 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.906    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y39         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.517     1.517    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.906ns  (logic 0.124ns (6.505%)  route 1.782ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.255     1.255    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.379 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.906    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y39         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.517     1.517    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     1.520    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.045ns (6.292%)  route 0.670ns (93.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.498     0.498    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.543 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.715    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y39         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.045ns (6.292%)  route 0.670ns (93.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.498     0.498    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.543 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.715    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y39         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y39         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.255ns  (logic 12.157ns (38.898%)  route 19.097ns (61.102%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    30.484    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    30.608 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    31.255    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.255ns  (logic 12.157ns (38.898%)  route 19.097ns (61.102%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    30.484    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    30.608 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    31.255    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.255ns  (logic 12.157ns (38.898%)  route 19.097ns (61.102%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    30.484    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    30.608 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    31.255    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.255ns  (logic 12.157ns (38.898%)  route 19.097ns (61.102%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    30.484    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    30.608 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    31.255    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.182ns  (logic 12.050ns (38.646%)  route 19.131ns (61.354%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.872    21.268    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.392 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          2.514    23.906    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    24.416 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7/O[0]
                         net (fo=4, routed)           1.097    25.513    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7_n_7
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.295    25.808 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8/O
                         net (fo=1, routed)           0.000    25.808    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.321 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry/CO[3]
                         net (fo=1, routed)           0.000    26.321    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.478 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry__0/CO[1]
                         net (fo=1, routed)           0.853    27.331    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index224_in
    SLICE_X37Y19         LUT3 (Prop_lut3_I2_O)        0.358    27.689 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.122    28.811    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.326    29.137 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.130    30.267    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    30.391 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3/O
                         net (fo=1, routed)           0.667    31.058    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124    31.182 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    31.182    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.161ns  (logic 12.157ns (39.015%)  route 19.003ns (60.985%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.132    31.037    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    31.161 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    31.161    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.159ns  (logic 12.157ns (39.018%)  route 19.001ns (60.982%))
  Logic Levels:           27  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.175    27.984    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.124    28.108 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    29.781    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    29.905 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.130    31.035    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    31.159 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    31.159    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.159ns  (logic 12.061ns (38.710%)  route 19.097ns (61.290%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    29.292    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    29.416 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    30.137    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    30.289 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    31.159    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.159ns  (logic 12.061ns (38.710%)  route 19.097ns (61.290%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    29.292    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    29.416 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    30.137    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    30.289 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    31.159    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.159ns  (logic 12.061ns (38.710%)  route 19.097ns (61.290%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=1 IBUF=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    21.271    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    21.395 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    23.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    23.716 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    23.716    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.248 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    24.248    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.582 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    25.549    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    25.852 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    25.852    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    26.388 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    27.496    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    27.809 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    29.292    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    29.416 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    30.137    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    30.289 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    31.159    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/game_reset_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/C
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/Q
                         net (fo=4, routed)           0.085     0.213    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.099     0.312 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/game_reset_s_i_1/O
                         net (fo=1, routed)           0.000     0.312    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/game_reset_s_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/game_reset_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/C
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/Q
                         net (fo=6, routed)           0.146     0.287    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[0]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[0]/Q
                         net (fo=5, routed)           0.170     0.311    CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/value[0]
    SLICE_X39Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value[0]_i_1_n_0
    SLICE_X39Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/C
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[6]
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.362    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[6]_i_1_n_0
    SLICE_X29Y19         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/C
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/Q
                         net (fo=4, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[8]
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.365    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[8]_i_1_n_0
    SLICE_X33Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/C
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/value[0]
    SLICE_X45Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value[0]_i_1_n_0
    SLICE_X45Y13         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/C
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[8]/Q
                         net (fo=4, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[8]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.367    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_1_n_0
    SLICE_X33Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/C
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[6]
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.367 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.367    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[7]_i_1_n_0
    SLICE_X29Y19         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.846%)  route 0.187ns (50.154%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.187     0.328    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]
    SLICE_X36Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[2]_i_1_n_0
    SLICE_X36Y19         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[0]/C
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[0]/Q
                         net (fo=64, routed)          0.191     0.332    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/ball_pox_y[0]
    SLICE_X37Y20         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos[0]_i_1_n_0
    SLICE_X37Y20         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     4.942    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.610 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.271    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.367 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     4.965    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.053 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.067    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.609    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    1.849     7.431 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.431    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     1.848     7.430 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.430    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    1.837     7.426 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.426    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     1.836     7.425 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.425    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    1.842     7.417 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.417    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     1.841     7.416 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.416    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.301ns  (logic 2.300ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    1.828     7.405 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.405    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 2.299ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     1.827     7.404 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.404    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.953ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     0.776     2.665 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.665    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.954ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    0.777     2.666 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.666    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     0.790     2.678 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.678    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    0.791     2.679 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.679    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     0.785     2.680 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.680    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    0.786     2.681 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.681    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     0.797     2.689 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.689    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    0.798     2.690 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.690    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.487ns  (logic 16.735ns (41.334%)  route 23.752ns (58.666%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.132    39.441    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    39.565 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    39.565    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.485ns  (logic 16.735ns (41.336%)  route 23.750ns (58.664%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.130    39.439    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    39.563 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    39.563    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.379ns  (logic 16.730ns (41.432%)  route 23.649ns (58.568%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT2=3 LUT3=5 LUT4=4 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.872    29.539    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.663 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          2.514    32.177    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    32.687 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7/O[0]
                         net (fo=4, routed)           1.097    33.784    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7_n_7
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.295    34.079 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8/O
                         net (fo=1, routed)           0.000    34.079    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.592 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry/CO[3]
                         net (fo=1, routed)           0.000    34.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.749 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry__0/CO[1]
                         net (fo=1, routed)           0.853    35.602    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index224_in
    SLICE_X37Y19         LUT3 (Prop_lut3_I2_O)        0.358    35.960 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.122    37.082    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.326    37.408 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.130    38.537    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    38.661 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3/O
                         net (fo=1, routed)           0.667    39.328    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124    39.452 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    39.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.345ns (48.984%)  route 1.401ns (51.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.592    -0.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X1Y12          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/Q
                         net (fo=1, routed)           1.401     0.970    trigger_l_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.174 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     2.174    trigger_l
    A15                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.362ns (36.185%)  route 2.402ns (63.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y9          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/Q
                         net (fo=1, routed)           2.402     1.972    trigger_r_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.193 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.193    trigger_r
    A14                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.987ns  (logic 1.299ns (32.577%)  route 2.688ns (67.423%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.552     1.690    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.325     2.060    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.114     2.282    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_4
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.110     2.392 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.473 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.334     2.807    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.110     2.917 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.430     3.347    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.043     3.390 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.390    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.258ns (30.765%)  route 2.831ns (69.235%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.466     3.443    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.045     3.488 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000     3.488    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.258ns (30.765%)  route 2.831ns (69.235%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.466     3.443    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I2_O)        0.045     3.488 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000     3.488    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.098ns  (logic 1.258ns (30.696%)  route 2.840ns (69.304%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.475     3.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT2 (Prop_lut2_I0_O)        0.045     3.497 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000     3.497    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.099ns  (logic 1.259ns (30.713%)  route 2.840ns (69.287%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.475     3.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.046     3.498 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000     3.498    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.138ns  (logic 1.303ns (31.485%)  route 2.835ns (68.515%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.070     2.933    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.978 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[0]_INST_0/O
                         net (fo=2, routed)           0.249     3.228    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[0]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.045     3.273 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3/O
                         net (fo=1, routed)           0.220     3.493    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.045     3.538 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000     3.538    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.141ns  (logic 1.302ns (31.438%)  route 2.839ns (68.562%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.552     1.690    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.325     2.060    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.114     2.282    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_4
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.110     2.392 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.473 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.334     2.807    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.110     2.917 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.467     3.384    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.046     3.430 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.113     3.544    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X30Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.147ns  (logic 1.142ns (27.535%)  route 3.005ns (72.465%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.609     1.746    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.791 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          0.507     2.298    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.044     2.342 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.342    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.434 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.434    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.479 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           0.416     2.895    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0_n_2
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.114     3.009 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.540     3.550    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l
    SLICE_X57Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.581ns  (logic 16.735ns (41.239%)  route 23.846ns (58.761%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           0.579    38.888    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.012 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.647    39.659    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.487ns  (logic 16.735ns (41.334%)  route 23.752ns (58.666%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.132    39.441    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    39.565 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    39.565    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.485ns  (logic 16.735ns (41.336%)  route 23.750ns (58.664%))
  Logic Levels:           46  (CARRY4=21 DSP48E1=1 LUT2=6 LUT3=5 LUT4=6 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.571    -0.922    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X49Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]_replica_5/Q
                         net (fo=13, routed)          0.876     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]_repN_5
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     0.534 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12/O
                         net (fo=7, routed)           0.498     1.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_12_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=44, routed)          0.921     2.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1/O
                         net (fo=21, routed)          0.868     3.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__0_i_1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I2_O)        0.124     3.193 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3/O
                         net (fo=1, routed)           0.621     3.814    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_i_3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.321 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.321    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__1_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.427     5.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X46Y14         LUT3 (Prop_lut3_I1_O)        0.150     6.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1/O
                         net (fo=4, routed)           0.485     6.497    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_1_n_0
    SLICE_X46Y14         LUT4 (Prop_lut4_I0_O)        0.355     6.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7/O
                         net (fo=1, routed)           0.000     6.852    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_7_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7/O[2]
                         net (fo=10, routed)          1.024     8.629    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__7_n_5
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329     8.958 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3/O
                         net (fo=2, routed)           0.859     9.817    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_3_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.326    10.143 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.143    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_i_7_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.693 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4/O[0]
                         net (fo=2, routed)           0.647    11.563    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__4_n_7
    SLICE_X44Y9          LUT3 (Prop_lut3_I1_O)        0.328    11.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1/O
                         net (fo=2, routed)           0.690    12.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_1_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I3_O)        0.327    12.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_5_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.621 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    14.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_4
    SLICE_X45Y10         LUT2 (Prop_lut2_I0_O)        0.306    14.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_2_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.001 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=15, routed)          1.173    16.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I2_O)        0.124    16.298 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11/O
                         net (fo=4, routed)           0.764    17.061    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_11_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.302    17.488    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.612 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp_1/O
                         net (fo=1, routed)           0.681    18.293    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[0])
                                                      3.656    21.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    22.620    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    22.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.744    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.294 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.294    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.408 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.408    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.522 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.522    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.744 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    24.644    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    24.943 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    24.943    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    25.583 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    26.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    26.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    27.147    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    27.543 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.543    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.858 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    28.691    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    28.998 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.998    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.530 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.816    30.346    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I1_O)        0.124    30.470 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.630    32.100    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    32.625 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.625    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_5_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.847 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.672    33.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_7
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.299    33.818 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    33.818    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_1_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.194 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.194    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.423 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.207    35.631    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.310    35.941 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.447    36.388    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    36.512 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          1.673    38.185    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X29Y19         LUT2 (Prop_lut2_I1_O)        0.124    38.309 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=6, routed)           1.130    39.439    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.124    39.563 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    39.563    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[3]_i_1_n_0
    SLICE_X31Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.379ns  (logic 16.730ns (41.432%)  route 23.649ns (58.568%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT2=3 LUT3=5 LUT4=4 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.872    29.539    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.663 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          2.514    32.177    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    32.687 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7/O[0]
                         net (fo=4, routed)           1.097    33.784    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__7_n_7
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.295    34.079 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8/O
                         net (fo=1, routed)           0.000    34.079    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_i_8_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.592 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry/CO[3]
                         net (fo=1, routed)           0.000    34.592    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.749 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_carry__0/CO[1]
                         net (fo=1, routed)           0.853    35.602    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index224_in
    SLICE_X37Y19         LUT3 (Prop_lut3_I2_O)        0.358    35.960 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.122    37.082    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.326    37.408 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.130    38.537    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I4_O)        0.124    38.661 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3/O
                         net (fo=1, routed)           0.667    39.328    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.124    39.452 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    39.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.356ns  (logic 16.741ns (41.483%)  route 23.615ns (58.517%))
  Logic Levels:           45  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=4 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.566    -0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[1]/Q
                         net (fo=18, routed)          0.909     0.438    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[1]
    SLICE_X39Y2          LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.200     0.761    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_5_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I3_O)        0.124     0.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3/O
                         net (fo=24, routed)          0.668     1.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4/O
                         net (fo=16, routed)          1.221     2.898    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__0_i_4_n_0
    SLICE_X37Y4          LUT4 (Prop_lut4_I2_O)        0.124     3.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6/O
                         net (fo=1, routed)           0.000     3.022    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_i_6_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry/CO[3]
                         net (fo=1, routed)           0.000     3.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[1]
                         net (fo=4, routed)           0.840     4.860    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_6
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.163 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4/O
                         net (fo=2, routed)           0.962     6.125    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_4_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     6.249 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8/O
                         net (fo=1, routed)           0.000     6.249    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_8_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.117 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6/O[0]
                         net (fo=15, routed)          0.949     8.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__6_n_7
    SLICE_X35Y11         LUT3 (Prop_lut3_I1_O)        0.299     8.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3/O
                         net (fo=1, routed)           0.693     9.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.578 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.817 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[2]
                         net (fo=3, routed)           0.608    10.425    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_5
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.301    10.726 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3/O
                         net (fo=1, routed)           0.641    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_3_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.874 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.187 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[3]
                         net (fo=3, routed)           0.676    12.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I0_O)        0.306    13.168 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2/O
                         net (fo=1, routed)           0.000    13.168    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_2_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.566 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.890    14.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I2_O)        0.124    14.581 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_replica/O
                         net (fo=1, routed)           0.667    15.248    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0_repN
    SLICE_X34Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.425    15.796    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.920 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           1.206    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[3])
                                                      3.656    20.782 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    21.735    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    21.859 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    21.859    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.391 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.391    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.505 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.505    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.727 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    23.422    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    23.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    23.721    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.254 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    24.254    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.569 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    25.396    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    25.703 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    26.083    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.633 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.633    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    27.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    28.134 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    28.134    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.667 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.875    29.542    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124    29.666 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          2.197    31.863    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[3]
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124    31.987 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11/O
                         net (fo=1, routed)           0.000    31.987    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_7__11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.519 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    32.519    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.853 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.967    33.820    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_6
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.303    34.123 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    34.123    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__1_i_3_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    34.659 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.108    35.767    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.313    36.080 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.483    37.563    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124    37.687 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.721    38.408    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.152    38.560 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.870    39.429    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.345ns (48.984%)  route 1.401ns (51.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.592    -0.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X1Y12          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/Q
                         net (fo=1, routed)           1.401     0.970    trigger_l_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.174 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     2.174    trigger_l
    A15                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.362ns (36.185%)  route 2.402ns (63.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y9          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/Q
                         net (fo=1, routed)           2.402     1.972    trigger_r_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.193 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.193    trigger_r
    A14                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.987ns  (logic 1.299ns (32.577%)  route 2.688ns (67.423%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.552     1.690    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.325     2.060    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.114     2.282    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_4
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.110     2.392 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.473 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.334     2.807    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.110     2.917 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.430     3.347    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.043     3.390 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.390    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.258ns (30.765%)  route 2.831ns (69.235%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.466     3.443    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.045     3.488 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000     3.488    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.089ns  (logic 1.258ns (30.765%)  route 2.831ns (69.235%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.466     3.443    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I2_O)        0.045     3.488 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000     3.488    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X28Y15         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.098ns  (logic 1.258ns (30.696%)  route 2.840ns (69.304%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.475     3.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT2 (Prop_lut2_I0_O)        0.045     3.497 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000     3.497    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.099ns  (logic 1.259ns (30.713%)  route 2.840ns (69.287%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.069     2.932    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.045     2.977 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.475     3.452    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X28Y15         LUT5 (Prop_lut5_I1_O)        0.046     3.498 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000     3.498    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X28Y15         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.138ns  (logic 1.303ns (31.485%)  route 2.835ns (68.515%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.347    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[10]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.302 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=11, routed)          0.822     0.519    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0_comp/O
                         net (fo=1, routed)           0.212     0.776    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[19])
                                                      0.571     1.347 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.730    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.502     2.277    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[2]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.043     2.320 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18/O
                         net (fo=1, routed)           0.000     2.320    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_3__18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.439 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.439    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.484 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index3_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index321_in
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.114     2.863 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.070     2.933    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_1_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.978 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[0]_INST_0/O
                         net (fo=2, routed)           0.249     3.228    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[0]
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.045     3.273 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3/O
                         net (fo=1, routed)           0.220     3.493    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_3_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.045     3.538 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000     3.538    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.141ns  (logic 1.302ns (31.438%)  route 2.839ns (68.562%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.552     1.690    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.735 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.325     2.060    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.114     2.282    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_i_5_n_4
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.110     2.392 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_i_1_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.473 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.334     2.807    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X44Y25         LUT6 (Prop_lut6_I0_O)        0.110     2.917 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.467     3.384    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X30Y21         LUT5 (Prop_lut5_I2_O)        0.046     3.430 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.113     3.544    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X30Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.147ns  (logic 1.142ns (27.535%)  route 3.005ns (72.465%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X48Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/Q
                         net (fo=2, routed)           0.230    -0.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[15]
    SLICE_X49Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.181 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=10, routed)          0.436     0.254    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_5_n_0_alias
    SLICE_X52Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[3]_INST_0_comp/O
                         net (fo=1, routed)           0.267     0.566    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.137 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.609     1.746    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.791 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          0.507     2.298    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[6]
    SLICE_X37Y17         LUT4 (Prop_lut4_I3_O)        0.044     2.342 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.342    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.434 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.434    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.479 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           0.416     2.895    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0_n_2
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.114     3.009 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.540     3.550    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l
    SLICE_X57Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_l_s_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.667    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.996 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.665    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.994 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    20.000 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.840ns  (logic 11.403ns (44.131%)  route 14.437ns (55.869%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=1 IBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          5.510     6.958    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/controller_switch_IBUF_alias
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.082 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_comp/O
                         net (fo=2, routed)           1.288     8.371    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]
    SLICE_X45Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.495 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.832     9.327    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_1_n_0_repN_alias
    SLICE_X52Y12         LUT6 (Prop_lut6_I4_O)        0.124     9.451 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[8]_INST_0_comp_1/O
                         net (fo=1, routed)           0.400     9.851    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    13.507 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[0]
                         net (fo=4, routed)           0.671    14.178    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_105
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.302 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    14.302    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.852 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.852    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.966 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.966    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.080 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.080    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.302 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.900    16.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.299    16.501 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    16.501    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.141 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=3, routed)           0.763    17.904    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X49Y17         LUT3 (Prop_lut3_I1_O)        0.306    18.210 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=1, routed)           0.495    18.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.101 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.101    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           0.833    20.249    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X48Y17         LUT4 (Prop_lut4_I1_O)        0.307    20.556 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.556    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.088 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.912    22.000    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.124    22.124 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.723    22.847    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    23.245 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.245    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.579 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.568    24.147    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X44Y16         LUT2 (Prop_lut2_I1_O)        0.303    24.450 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.450    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    24.986 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.541    25.527    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.313    25.840 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    25.840    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.441     1.441    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.813ns  (logic 11.399ns (45.942%)  route 13.413ns (54.058%))
  Logic Levels:           22  (CARRY4=10 DSP48E1=1 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=34, routed)          4.385     5.833    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/controller_switch_IBUF_alias
    SLICE_X31Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.957 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_comp/O
                         net (fo=2, routed)           1.394     7.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_comp_4/O
                         net (fo=1, routed)           0.487     7.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_2_n_0_repN_alias
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[6]_INST_0_comp_2/O
                         net (fo=1, routed)           0.770     8.856    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    12.512 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[3]
                         net (fo=4, routed)           0.953    13.465    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_102
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.589 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.589    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.121 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.121    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.235 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.235    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.457 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.695    15.151    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.299    15.450 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    15.450    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.983 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.298 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.827    17.126    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_4
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.307    17.433 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.379    17.812    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_35_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.362 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.362    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.581 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.987    19.568    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.295    19.863 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.863    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.396 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          1.017    21.413    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124    21.537 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[7]_INST_0/O
                         net (fo=20, routed)          0.627    22.164    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[7]
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    22.743 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5/O[2]
                         net (fo=1, routed)           0.486    23.229    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5_n_5
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.301    23.530 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2/O
                         net (fo=1, routed)           0.000    23.530    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_i_2_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    24.100 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.407    24.507    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.306    24.813 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.813    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442     1.442    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 2.665ns (42.570%)  route 3.595ns (57.430%))
  Logic Levels:           8  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/C
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/Q
                         net (fo=62, routed)          2.335     2.754    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_y[4]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.296     3.050 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_6/O
                         net (fo=1, routed)           0.000     3.050    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_6_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.448 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.448    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_5_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.782 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.674     4.456    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5_n_6
    SLICE_X34Y20         LUT2 (Prop_lut2_I1_O)        0.303     4.759 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.759    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.135 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.135    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.364 f  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1/CO[2]
                         net (fo=1, routed)           0.586     5.950    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_n_1
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.310     6.260 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.260    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433     1.433    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X33Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_pos_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.477ns (48.527%)  route 0.506ns (51.473%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT4=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDPE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_pos_reg[7]/C
    SLICE_X35Y24         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_pos_reg[7]/Q
                         net (fo=13, routed)          0.265     0.393    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_x[7]
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.098     0.491 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry_i_1/O
                         net (fo=1, routed)           0.000     0.491    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.583 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.009     0.592    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.637 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.232     0.869    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o4_carry__0_n_2
    SLICE_X33Y21         LUT4 (Prop_lut4_I2_O)        0.114     0.983 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     0.983    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.820     0.820    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X33Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.563ns  (logic 1.180ns (46.044%)  route 1.383ns (53.956%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[4]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[4]/Q
                         net (fo=6, routed)           0.465     0.606    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_1[4]
    SLICE_X13Y6          LUT3 (Prop_lut3_I1_O)        0.045     0.651 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[4]_INST_0/O
                         net (fo=1, routed)           0.214     0.865    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[4]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.436 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=16, routed)          0.383     1.819    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0/O
                         net (fo=22, routed)          0.181     2.045    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[2]
    SLICE_X13Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.090 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_2/O
                         net (fo=1, routed)           0.000     2.090    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.205 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.205    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.244 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.244    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.309 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.140     2.449    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X13Y17         LUT5 (Prop_lut5_I3_O)        0.114     2.563 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.563    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.828     0.828    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X13Y17         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.970ns  (logic 1.060ns (35.692%)  route 1.910ns (64.308%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/C
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_1/inst/current_value_reg[0]/Q
                         net (fo=5, routed)           0.503     0.644    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_1[0]
    SLICE_X52Y10         LUT3 (Prop_lut3_I1_O)        0.045     0.689 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.268     0.957    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[19])
                                                      0.571     1.528 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.552     2.080    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.125 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.336     2.461    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[10]
    SLICE_X46Y23         LUT2 (Prop_lut2_I1_O)        0.048     2.509 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.509    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o2_carry__0_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.603 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.250     2.854    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o2_carry__0_n_2
    SLICE_X47Y16         LUT5 (Prop_lut5_I4_O)        0.116     2.970 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.970    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.827     0.827    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X47Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.216ns  (logic 1.940ns (15.881%)  route 10.276ns (84.119%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.806    10.269    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.153    10.422 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.305    10.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.324    11.051 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           1.165    12.216    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X58Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.519    -1.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X58Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.569ns  (logic 1.947ns (16.830%)  route 9.622ns (83.170%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.806    10.269    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.153    10.422 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.816    11.238    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I5_O)        0.331    11.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.711ns (15.278%)  route 9.488ns (84.722%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.825    10.288    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    10.412 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.663    11.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.199    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.599ns  (logic 1.939ns (20.200%)  route 7.660ns (79.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.150     8.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.816     9.273    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.326     9.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X2Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.939ns (20.733%)  route 7.413ns (79.267%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.150     8.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.569     9.026    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.326     9.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.352    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 1.711ns (18.857%)  route 7.362ns (81.143%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I1_O)        0.124     8.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.518     8.949    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.544ns  (logic 1.463ns (17.122%)  route 7.081ns (82.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.081     8.544    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/reset
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.437    -1.539    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.121     0.285    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.821    -0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.187%)  route 0.144ns (46.813%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.144     0.308    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.442%)  route 0.178ns (54.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.178     0.326    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.792%)  route 0.194ns (54.208%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.194     0.358    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.983%)  route 0.301ns (67.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.301     0.449    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.821    -0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.813%)  route 0.303ns (67.187%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.303     0.451    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.892%)  route 0.306ns (65.108%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.306     0.470    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.116%)  route 0.331ns (66.884%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.331     0.495    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.262ns (16.707%)  route 1.305ns (83.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.305     1.522    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.567    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.268ns (15.149%)  route 1.500ns (84.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.523    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y0          LUT4 (Prop_lut4_I1_O)        0.051     1.574 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.194     1.768    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.216ns  (logic 1.940ns (15.881%)  route 10.276ns (84.119%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.806    10.269    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.153    10.422 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.305    10.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.324    11.051 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           1.165    12.216    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X58Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.519    -1.457    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X58Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.569ns  (logic 1.947ns (16.830%)  route 9.622ns (83.170%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.806    10.269    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT5 (Prop_lut5_I4_O)        0.153    10.422 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.816    11.238    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I5_O)        0.331    11.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.199ns  (logic 1.711ns (15.278%)  route 9.488ns (84.722%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          8.825    10.288    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    10.412 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.663    11.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.199    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.599ns  (logic 1.939ns (20.200%)  route 7.660ns (79.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.150     8.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.816     9.273    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.326     9.599 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X2Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.939ns (20.733%)  route 7.413ns (79.267%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.150     8.457 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.569     9.026    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.326     9.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.352    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 1.711ns (18.857%)  route 7.362ns (81.143%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=35, routed)          6.844     8.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X3Y1           LUT5 (Prop_lut5_I1_O)        0.124     8.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.518     8.949    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.676ns  (logic 1.463ns (16.862%)  route 7.213ns (83.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.213     8.676    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.438    -1.538    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.544ns  (logic 1.463ns (17.122%)  route 7.081ns (82.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=35, routed)          7.081     8.544    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/reset
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         1.437    -1.539    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.121     0.285    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.821    -0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.187%)  route 0.144ns (46.813%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.144     0.308    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.442%)  route 0.178ns (54.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.178     0.326    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.792%)  route 0.194ns (54.208%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.194     0.358    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X56Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.983%)  route 0.301ns (67.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.301     0.449    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.821    -0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X55Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.813%)  route 0.303ns (67.187%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.303     0.451    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.892%)  route 0.306ns (65.108%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.306     0.470    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.116%)  route 0.331ns (66.884%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.331     0.495    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X52Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.262ns (16.707%)  route 1.305ns (83.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.305     1.522    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.567    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.268ns (15.149%)  route 1.500ns (84.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.523    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y0          LUT4 (Prop_lut4_I1_O)        0.051     1.574 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.194     1.768    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=389, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C





