Golden model executed successfully: Memory layout:
  C output starts at address 0, size 65536 floats
  A input starts at address 65536, size 65536 floats
  B input starts at address 131072, size 4096 floats
Matrix A (M x K): shape = (1024, 64)
Matrix B (K x N): shape = (64, 64)
Matrix C = A @ B (M x N): shape = (1024, 64)

[Per-slice info (base 64 rows per slice)]
Slice 0:
  C Output Start Address: 0
  A Input  Start Address: 65536
Slice 1:
  C Output Start Address: 4096
  A Input  Start Address: 69632
Slice 2:
  C Output Start Address: 8192
  A Input  Start Address: 73728
Slice 3:
  C Output Start Address: 12288
  A Input  Start Address: 77824
Slice 4:
  C Output Start Address: 16384
  A Input  Start Address: 81920
Slice 5:
  C Output Start Address: 20480
  A Input  Start Address: 86016
Slice 6:
  C Output Start Address: 24576
  A Input  Start Address: 90112
Slice 7:
  C Output Start Address: 28672
  A Input  Start Address: 94208
Slice 8:
  C Output Start Address: 32768
  A Input  Start Address: 98304
Slice 9:
  C Output Start Address: 36864
  A Input  Start Address: 102400
Slice 10:
  C Output Start Address: 40960
  A Input  Start Address: 106496
Slice 11:
  C Output Start Address: 45056
  A Input  Start Address: 110592
Slice 12:
  C Output Start Address: 49152
  A Input  Start Address: 114688
Slice 13:
  C Output Start Address: 53248
  A Input  Start Address: 118784
Slice 14:
  C Output Start Address: 57344
  A Input  Start Address: 122880
Slice 15:
  C Output Start Address: 61440
  A Input  Start Address: 126976

Running command: ../../x64/Release/CGRA_rebuild gemm_fp32_slice16 gemm_fp32_slice16_memdata.txt

Task dir is ../../resource/input/gemm_fp32_slice16/
Memory data file is ../../resource/input/gemm_fp32_slice16_memdata.txt
== Loading device model file '../../resource/input/DRAMSimini/DDR3_micron_16M_8B_x8_sg15.ini' == 
== Loading system model file '../../resource/input/DRAMSimini/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 16384MB | 16 Ranks | 4 Devices per rank
TGC 0 TG gemm_fp32_ task 0 use array slice0
TGC 0 TG gemm_fp32_ task 1 use array slice1
TGC 0 TG gemm_fp32_ task 2 use array slice2
TGC 0 TG gemm_fp32_ task 3 use array slice3
TGC 0 TG gemm_fp32_ task 4 use array slice4
TGC 0 TG gemm_fp32_ task 5 use array slice5
TGC 0 TG gemm_fp32_ task 6 use array slice6
TGC 0 TG gemm_fp32_ task 7 use array slice7
TGC 0 TG gemm_fp32_ task 8 use array slice8
TGC 0 TG gemm_fp32_ task 9 use array slice9
TGC 0 TG gemm_fp32_ task 10 use array slice10
TGC 0 TG gemm_fp32_ task 11 use array slice11
TGC 0 TG gemm_fp32_ task 12 use array slice12
TGC 0 TG gemm_fp32_ task 13 use array slice13
TGC 0 TG gemm_fp32_ task 14 use array slice14
TGC 0 TG gemm_fp32_ task 15 use array slice15
DRAMSim2 Clock Frequency =500000000Hz, CPU Clock Frequency=1000000000Hz
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_0.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_1.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_2.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_3.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_4.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_5.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_6.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_7.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_8.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_9.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_10.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_11.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_12.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_13.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_14.xml
try to read xml file: ../../resource/input/gemm_fp32_slice16/gemm_fp32_15.xml
clk: 2000           
clk: 4000           
clk: 6000           
clk: 8000           
clk: 10000          
clk: 12000          
clk: 14000          
clk: 16000          
clk: 18000          
clk: 20000          
clk: 22000          
clk: 24000          
clk: 26000          
clk: 28000          
clk: 30000          
clk: 32000          
clk: 34000          
clk: 36000          
clk: 38000          
clk: 
slice 3 finished at clk=38091

slice 0 finished at clk=38123

slice 1 finished at clk=38867

slice 2 finished at clk=38941

slice 7 finished at clk=39031

slice 4 finished at clk=39047

slice 5 finished at clk=39079

slice 6 finished at clk=39111

slice 9 finished at clk=39359

slice 10 finished at clk=39391

slice 8 finished at clk=39439

slice 11 finished at clk=39455

slice 12 finished at clk=39471

slice 13 finished at clk=39595

slice 14 finished at clk=39611

slice 15 finished at clk=39627
all finished at clk=39627
clk=39627
Time taken: 19.63s
clk / OPS / PE Number / GFLOPs / GFLOPs (peak)
38123 / 266262 / 64 / 117.946 / 128
38867 / 266258 / 64 / 117.944 / 128
38941 / 266259 / 64 / 117.944 / 128
38091 / 266259 / 64 / 117.944 / 128
39047 / 266258 / 64 / 117.944 / 128
39079 / 266259 / 64 / 117.944 / 128
39111 / 266259 / 64 / 117.944 / 128
39031 / 266259 / 64 / 117.944 / 128
39439 / 266259 / 64 / 117.944 / 128
39359 / 266259 / 64 / 117.944 / 128
39391 / 266259 / 64 / 117.944 / 128
39455 / 266266 / 64 / 117.947 / 128
39471 / 266259 / 64 / 117.944 / 128
39595 / 266259 / 64 / 117.944 / 128
39611 / 266259 / 64 / 117.944 / 128
39627 / 266259 / 64 / 117.944 / 128

=== Summary ===
Max Cycle     : 39627
Total OPS     : 4260152
Peak GFLOPs   : 2048
Exec GFLOPs  : 1887.11
Simulation completed successfully.

Comparison Summary:
  Mismatched points : 0
  Max Rel Error     : 0.0000006
  Mean Rel Error    : 0.0000000

All values match within relative error tolerance 0.001.
