Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Oct  8 17:27:15 2024
| Host              : 51-0B10160-01 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : project_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LVI  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                   1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                            1           
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  2           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-46  Warning           Multicycle path with tied CE pins                                                    1           
CLKC-58    Advisory          PLLE4 with global clock driver has no LOC                                            1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.214        0.000                      0               128927        0.009        0.000                      0               128807        0.147        0.000                       0                 47662  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_pl_0                                                    {0.000 5.000}        10.000          100.000         
clk_pl_1                                                    {0.000 5.000}        10.000          100.000         
project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_dsp_project_1_dpu_clk_wiz_0                           {0.000 0.909}        1.818           550.000         
    hier_dpu_clk_DPU_CLK                                    {0.000 1.818}        3.636           275.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                          5.475        0.000                      0                 2093        0.011        0.000                      0                 2093        3.500        0.000                       0                   981  
clk_pl_1                                                          4.780        0.000                      0                 7789        0.012        0.000                      0                 7789        3.500        0.000                       0                  2918  
project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    1.500        0.000                       0                     1  
  clk_dsp_project_1_dpu_clk_wiz_0                                 0.214        0.000                      0                20086        0.011        0.000                      0                20086        0.147        0.000                       0                  6169  
    hier_dpu_clk_DPU_CLK                                          0.268        0.000                      0                96801        0.009        0.000                      0                96801        1.018        0.000                       0                 37593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hier_dpu_clk_DPU_CLK             clk_pl_1                               2.726        0.000                      0                   60                                                                        
hier_dpu_clk_DPU_CLK             clk_dsp_project_1_dpu_clk_wiz_0        0.643        0.000                      0                  771        0.050        0.000                      0                  771  
clk_pl_1                         hier_dpu_clk_DPU_CLK                   8.752        0.000                      0                   60                                                                        
clk_dsp_project_1_dpu_clk_wiz_0  hier_dpu_clk_DPU_CLK                   0.490        0.000                      0                  608        0.055        0.000                      0                  608  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_pl_1              clk_pl_1                    8.146        0.000                      0                  327        0.147        0.000                      0                  327  
**async_default**     hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK        2.059        0.000                      0                  333        0.138        0.000                      0                  333  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_pl_0              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_0              
(none)                                      clk_pl_1              
(none)                clk_pl_1              clk_pl_1              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_1              
(none)                clk_pl_0              hier_dpu_clk_DPU_CLK  
(none)                clk_pl_1              hier_dpu_clk_DPU_CLK  
(none)                hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.391ns (9.187%)  route 3.865ns (90.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 11.902 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.760ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.693ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.849     2.116    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.230 f  <hidden>
                         net (fo=102, routed)         1.667     3.897    <hidden>
    SLICE_X4Y177         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     3.954 f  <hidden>
                         net (fo=6, routed)           0.122     4.076    <hidden>
    SLICE_X4Y177         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     4.296 r  <hidden>
                         net (fo=32, routed)          2.076     6.372    <hidden>
    SLICE_X9Y189         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.686    11.902    <hidden>
    SLICE_X9Y189         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.055    
                         clock uncertainty           -0.130    11.925    
    SLICE_X9Y189         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.846    <hidden>
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.614ns (15.563%)  route 3.331ns (84.437%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 11.840 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.693ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          2.156     6.056    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.624    11.840    <hidden>
    SLICE_X5Y164         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.958    
                         clock uncertainty           -0.130    11.828    
    SLICE_X5Y164         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.749    <hidden>
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.396ns (10.066%)  route 3.538ns (89.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.760ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.693ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.849     2.116    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.230 f  <hidden>
                         net (fo=102, routed)         1.667     3.897    <hidden>
    SLICE_X4Y177         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     3.954 f  <hidden>
                         net (fo=6, routed)           0.147     4.101    <hidden>
    SLICE_X3Y177         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.225     4.326 r  <hidden>
                         net (fo=32, routed)          1.724     6.050    <hidden>
    SLICE_X9Y185         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.693    11.909    <hidden>
    SLICE_X9Y185         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.062    
                         clock uncertainty           -0.130    11.932    
    SLICE_X9Y185         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.853    <hidden>
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.614ns (15.667%)  route 3.305ns (84.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.693ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          2.130     6.030    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.693    11.909    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.062    
                         clock uncertainty           -0.130    11.932    
    SLICE_X10Y190        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.851    <hidden>
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.614ns (15.667%)  route 3.305ns (84.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.693ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          2.130     6.030    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.693    11.909    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.062    
                         clock uncertainty           -0.130    11.932    
    SLICE_X10Y190        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    11.851    <hidden>
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.614ns (15.667%)  route 3.305ns (84.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.693ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          2.130     6.030    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.693    11.909    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.062    
                         clock uncertainty           -0.130    11.932    
    SLICE_X10Y190        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    11.851    <hidden>
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.614ns (16.272%)  route 3.159ns (83.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.693ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          1.984     5.884    <hidden>
    SLICE_X0Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.597    11.813    <hidden>
    SLICE_X0Y160         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.931    
                         clock uncertainty           -0.130    11.801    
    SLICE_X0Y160         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.722    <hidden>
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.614ns (16.272%)  route 3.159ns (83.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.844ns (routing 0.760ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.693ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.844     2.111    <hidden>
    SLICE_X1Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.226 f  <hidden>
                         net (fo=31, routed)          0.588     2.814    <hidden>
    SLICE_X1Y177         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     3.004 f  <hidden>
                         net (fo=23, routed)          0.469     3.473    <hidden>
    SLICE_X3Y181         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     3.699 f  <hidden>
                         net (fo=4, routed)           0.118     3.817    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     3.900 r  <hidden>
                         net (fo=28, routed)          1.984     5.884    <hidden>
    SLICE_X0Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.597    11.813    <hidden>
    SLICE_X0Y160         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.931    
                         clock uncertainty           -0.130    11.801    
    SLICE_X0Y160         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    11.722    <hidden>
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.625ns (16.569%)  route 3.147ns (83.431%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 11.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.760ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.693ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.830     2.097    <hidden>
    SLICE_X0Y198         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.211 r  <hidden>
                         net (fo=40, routed)          0.644     2.855    <hidden>
    SLICE_X1Y179         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     3.083 r  <hidden>
                         net (fo=13, routed)          0.280     3.363    <hidden>
    SLICE_X3Y181         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     3.589 r  <hidden>
                         net (fo=3, routed)           0.156     3.745    <hidden>
    SLICE_X3Y182         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     3.802 r  <hidden>
                         net (fo=28, routed)          2.067     5.869    <hidden>
    SLICE_X5Y154         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.614    11.830    <hidden>
    SLICE_X5Y154         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.948    
                         clock uncertainty           -0.130    11.818    
    SLICE_X5Y154         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    11.738    <hidden>
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.625ns (16.597%)  route 3.141ns (83.403%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.760ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.693ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.830     2.097    <hidden>
    SLICE_X0Y198         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.211 r  <hidden>
                         net (fo=40, routed)          0.644     2.855    <hidden>
    SLICE_X1Y179         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     3.083 r  <hidden>
                         net (fo=13, routed)          0.280     3.363    <hidden>
    SLICE_X3Y181         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     3.589 r  <hidden>
                         net (fo=3, routed)           0.156     3.745    <hidden>
    SLICE_X3Y182         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     3.802 r  <hidden>
                         net (fo=28, routed)          2.061     5.863    <hidden>
    SLICE_X6Y151         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.609    11.825    <hidden>
    SLICE_X6Y151         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.943    
                         clock uncertainty           -0.130    11.813    
    SLICE_X6Y151         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.734    <hidden>
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  5.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.114ns (38.460%)  route 0.182ns (61.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.606ns (routing 0.693ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.760ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.606     1.822    <hidden>
    SLICE_X3Y179         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.936 r  <hidden>
                         net (fo=2, routed)           0.182     2.118    <hidden>
    SLICE_X4Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.857     2.124    <hidden>
    SLICE_X4Y180         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.006    
    SLICE_X4Y180         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.173%)  route 0.156ns (51.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.618ns (routing 0.693ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.760ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.618     1.834    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     1.946 r  <hidden>
                         net (fo=1, routed)           0.127     2.073    <hidden>
    SLICE_X3Y183         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.033     2.106 r  <hidden>
                         net (fo=1, routed)           0.029     2.135    <hidden>
    SLICE_X3Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.857     2.124    <hidden>
    SLICE_X3Y183         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.006    
    SLICE_X3Y183         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.107    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.677ns (routing 0.693ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.760ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.677     1.893    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.005 r  <hidden>
                         net (fo=1, routed)           0.059     2.064    <hidden>
    SLICE_X3Y181         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.894     2.161    <hidden>
    SLICE_X3Y181         FDSE                                         r  <hidden>
                         clock pessimism             -0.254     1.906    
    SLICE_X3Y181         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.112ns (29.684%)  route 0.265ns (70.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.612ns (routing 0.693ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.760ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.612     1.828    <hidden>
    SLICE_X1Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     1.940 r  <hidden>
                         net (fo=22, routed)          0.265     2.205    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.894     2.161    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.043    
    SLICE_X3Y181         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.408%)  route 0.103ns (38.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.837ns (routing 0.693ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.760ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.837     2.053    project_1_i/rst_gen_reg/U0/SEQ/slowest_sync_clk
    SLICE_X24Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y199        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.165 r  project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.089     2.254    project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X25Y199        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.052     2.306 r  project_1_i/rst_gen_reg/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.014     2.320    project_1_i/rst_gen_reg/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         2.051     2.318    project_1_i/rst_gen_reg/U0/SEQ/slowest_sync_clk
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.165     2.153    
    SLICE_X25Y199        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.255    project_1_i/rst_gen_reg/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.113ns (36.237%)  route 0.199ns (63.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.603ns (routing 0.693ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.760ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.603     1.819    <hidden>
    SLICE_X0Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     1.932 r  <hidden>
                         net (fo=22, routed)          0.199     2.131    <hidden>
    SLICE_X3Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.839     2.106    <hidden>
    SLICE_X3Y176         FDRE                                         r  <hidden>
                         clock pessimism             -0.149     1.956    
    SLICE_X3Y176         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.058    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.112ns (35.632%)  route 0.202ns (64.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.661ns (routing 0.693ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.760ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.661     1.877    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     1.989 r  <hidden>
                         net (fo=21, routed)          0.202     2.191    <hidden>
    SLICE_X7Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.884     2.151    <hidden>
    SLICE_X7Y191         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     1.998    
    SLICE_X7Y191         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.112ns (35.519%)  route 0.203ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.661ns (routing 0.693ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.760ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.661     1.877    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     1.989 r  <hidden>
                         net (fo=21, routed)          0.203     2.192    <hidden>
    SLICE_X7Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.882     2.149    <hidden>
    SLICE_X7Y191         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     1.996    
    SLICE_X7Y191         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.112ns (31.386%)  route 0.245ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.661ns (routing 0.693ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.760ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.661     1.877    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     1.989 r  <hidden>
                         net (fo=21, routed)          0.245     2.234    <hidden>
    SLICE_X8Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.921     2.188    <hidden>
    SLICE_X8Y191         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.035    
    SLICE_X8Y191         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.137    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.120ns (routing 0.412ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.450ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.120     1.271    project_1_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X25Y197        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y197        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.353 r  project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.070     1.423    project_1_i/rst_gen_reg/U0/EXT_LPF/p_2_in
    SLICE_X25Y197        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.223     1.410    project_1_i/rst_gen_reg/U0/EXT_LPF/slowest_sync_clk
    SLICE_X25Y197        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism             -0.133     1.278    
    SLICE_X25Y197        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     1.323    project_1_i/rst_gen_reg/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       project_1_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.572         10.000      8.428      SLICE_X25Y198  project_1_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y199   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y199   <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y199   <hidden>
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       project_1_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       project_1_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X25Y198  project_1_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X25Y198  project_1_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
Low Pulse Width   Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       project_1_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       project_1_i/zynq_ultra_ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X25Y198  project_1_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X25Y198  project_1_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.454ns (9.445%)  route 4.353ns (90.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.357ns (routing 1.045ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.357     2.624    project_1_i/zynq_ultra_ps_e/inst/saxihp1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP3RCLK_SAXIGP3RVALID)
                                                      0.374     2.998 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RVALID
                         net (fo=2, routed)           1.209     4.207    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X20Y205        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.287 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__3/O
                         net (fo=172, routed)         3.144     7.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.195    12.411    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X5Y149         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.195    12.607    
                         clock uncertainty           -0.130    12.477    
    SLICE_X5Y149         RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.266    12.211    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.176ns (routing 0.955ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.045ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.176     2.392    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.504 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.107     2.611    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_27
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.418     2.685    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
                         clock pessimism             -0.188     2.497    
    SLICE_X1Y189         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.599    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (50.000%)  route 0.112ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.176ns (routing 0.955ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.045ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.176     2.392    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.504 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.112     2.616    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_40
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.418     2.685    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.188     2.497    
    SLICE_X1Y189         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.599    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.111ns (53.623%)  route 0.096ns (46.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.184ns (routing 0.955ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.045ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.184     2.400    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.511 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[115]/Q
                         net (fo=1, routed)           0.096     2.607    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_29
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.405     2.672    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[115]/C
                         clock pessimism             -0.188     2.484    
    SLICE_X0Y189         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.586    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.846%)  route 0.096ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.184ns (routing 0.955ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.045ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.184     2.400    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.512 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[107]/Q
                         net (fo=1, routed)           0.096     2.608    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_37
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.405     2.672    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y189         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[107]/C
                         clock pessimism             -0.188     2.484    
    SLICE_X0Y189         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.586    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[107]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.115ns (41.529%)  route 0.162ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.188ns (routing 0.955ns, distribution 1.233ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.045ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.188     2.404    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y207        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     2.519 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.162     2.681    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X15Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.464     2.731    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.188     2.543    
    SLICE_X15Y207        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.644    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.114ns (37.500%)  route 0.190ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      2.160ns (routing 0.955ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.045ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.160     2.376    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X6Y178         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.490 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/Q
                         net (fo=1, routed)           0.190     2.680    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_21
    SLICE_X3Y182         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.412     2.679    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X3Y182         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/C
                         clock pessimism             -0.147     2.532    
    SLICE_X3Y182         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.635    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.115ns (45.635%)  route 0.137ns (54.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.045ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.172     2.388    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y197         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.503 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.137     2.640    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X4Y197         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.411     2.678    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y197         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.188     2.490    
    SLICE_X4Y197         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.591    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.422%)  route 0.117ns (58.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.325ns (routing 0.572ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.623ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.325     1.476    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y198         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.559 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=154, routed)         0.117     1.676    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRH2
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.481     1.668    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/WCLK
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA/CLK
                         clock pessimism             -0.132     1.536    
    SLICE_X4Y188         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.089     1.625    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.422%)  route 0.117ns (58.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.325ns (routing 0.572ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.623ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.325     1.476    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y198         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.559 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=154, routed)         0.117     1.676    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRH2
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.481     1.668    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/WCLK
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA_D1/CLK
                         clock pessimism             -0.132     1.536    
    SLICE_X4Y188         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.089     1.625    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.422%)  route 0.117ns (58.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.325ns (routing 0.572ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.623ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.325     1.476    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X4Y198         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.559 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=154, routed)         0.117     1.676    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRH2
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.481     1.668    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/WCLK
    SLICE_X4Y188         RAMD32                                       r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMB/CLK
                         clock pessimism             -0.132     1.536    
    SLICE_X4Y188         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.089     1.625    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMB
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP6RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMD32/CLK       n/a            1.572         10.000      8.428      SLICE_X4Y75  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.572         10.000      8.428      SLICE_X4Y75  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.572         10.000      8.428      SLICE_X4Y75  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.572         10.000      8.428      SLICE_X4Y75  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0     project_1_i/zynq_ultra_ps_e/inst/PS8_i/SAXIGP6RCLK



---------------------------------------------------------------------------------------------------
From Clock:  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
  To Clock:  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         10.000      8.929      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        10.000      4.286      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.000       1.500      PLL_X0Y7  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_project_1_dpu_clk_wiz_0
  To Clock:  clk_dsp_project_1_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<18>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[19])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<19>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[19])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[20])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<20>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[20])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[21]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[21])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[21]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<21>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[21])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[22]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[22])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<22>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[22])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[23])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<23>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[24])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<24>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[25])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<25>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[25])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 1.155ns (74.372%)  route 0.398ns (25.628%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 7.151 - 1.818 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.382ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.271ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.749     5.355    <hidden>
    SLICE_X40Y187        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.467 f  <hidden>
                         net (fo=1, routed)           0.398     5.865    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.213 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.213    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y74       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[26])
                                                      0.695     6.908 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     6.908    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<26>
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     7.151    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y74       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.007     7.144    
                         clock uncertainty           -0.057     7.087    
    DSP48E2_X11Y74       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[26])
                                                      0.035     7.122    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 1.155ns (79.110%)  route 0.305ns (20.890%))
  Logic Levels:           2  (DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 7.146 - 1.818 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.736ns (routing 1.382ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.502ns (routing 1.271ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.736     5.342    <hidden>
    SLICE_X40Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.454 f  <hidden>
                         net (fo=1, routed)           0.305     5.759    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[18]
    DSP48E2_X11Y72       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[18]_D_DATA[18])
                                                      0.348     6.107 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     6.107    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X11Y72       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.695     6.802 r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     6.802    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD.AD<18>
    DSP48E2_X11Y72       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     3.487    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.502     7.146    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y72       DSP_PREADD_DATA                              r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.102     7.044    
                         clock uncertainty           -0.057     6.987    
    DSP48E2_X11Y72       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.035     7.022    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.112ns (42.586%)  route 0.151ns (57.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      2.513ns (routing 1.271ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.382ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.513     5.339    <hidden>
    SLICE_X27Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y178        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.451 r  <hidden>
                         net (fo=1, routed)           0.151     5.602    <hidden>
    SLICE_X27Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.782     5.388    <hidden>
    SLICE_X27Y184        FDRE                                         r  <hidden>
                         clock pessimism              0.102     5.490    
    SLICE_X27Y184        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.591    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.602    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.113ns (50.604%)  route 0.110ns (49.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.460ns (routing 1.271ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.382ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.460     5.286    <hidden>
    SLICE_X39Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.399 r  <hidden>
                         net (fo=2, routed)           0.110     5.509    <hidden>
    SLICE_X40Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.734     5.340    <hidden>
    SLICE_X40Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.394    
    SLICE_X40Y153        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.496    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.496    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.112ns (57.436%)  route 0.083ns (42.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      2.517ns (routing 1.271ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.382ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.517     5.343    <hidden>
    SLICE_X33Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.455 r  <hidden>
                         net (fo=1, routed)           0.083     5.538    <hidden>
    SLICE_X32Y131        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.858     5.464    <hidden>
    SLICE_X32Y131        SRL16E                                       r  <hidden>
                         clock pessimism             -0.009     5.455    
    SLICE_X32Y131        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.070     5.525    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.525    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.862%)  route 0.127ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.497ns
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.567ns (routing 1.271ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.382ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.567     5.393    <hidden>
    SLICE_X43Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.505 r  <hidden>
                         net (fo=1, routed)           0.127     5.632    <hidden>
    SLICE_X41Y128        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.891     5.497    <hidden>
    SLICE_X41Y128        SRL16E                                       r  <hidden>
                         clock pessimism              0.051     5.548    
    SLICE_X41Y128        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.070     5.618    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.618    
                         arrival time                           5.632    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.113ns (48.228%)  route 0.121ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.516ns (routing 1.271ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.382ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.516     5.342    <hidden>
    SLICE_X28Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y166        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.455 r  <hidden>
                         net (fo=2, routed)           0.121     5.576    <hidden>
    SLICE_X29Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.799     5.405    <hidden>
    SLICE_X29Y166        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.460    
    SLICE_X29Y166        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.113ns (40.028%)  route 0.169ns (59.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.393ns
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      2.452ns (routing 1.271ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.787ns (routing 1.382ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.452     5.278    <hidden>
    SLICE_X38Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.391 r  <hidden>
                         net (fo=2, routed)           0.169     5.560    <hidden>
    SLICE_X42Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.787     5.393    <hidden>
    SLICE_X42Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.052     5.445    
    SLICE_X42Y150        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.546    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.112ns (40.580%)  route 0.164ns (59.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      2.506ns (routing 1.271ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.783ns (routing 1.382ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.506     5.332    <hidden>
    SLICE_X31Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y178        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.444 r  <hidden>
                         net (fo=1, routed)           0.164     5.608    <hidden>
    SLICE_X31Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.783     5.389    <hidden>
    SLICE_X31Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.102     5.491    
    SLICE_X31Y180        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.591    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.591    
                         arrival time                           5.608    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.114ns (47.303%)  route 0.127ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.497ns
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.567ns (routing 1.271ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.382ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.567     5.393    <hidden>
    SLICE_X43Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.507 r  <hidden>
                         net (fo=1, routed)           0.127     5.634    <hidden>
    SLICE_X41Y128        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.891     5.497    <hidden>
    SLICE_X41Y128        SRL16E                                       r  <hidden>
                         clock pessimism              0.051     5.548    
    SLICE_X41Y128        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.067     5.615    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.615    
                         arrival time                           5.634    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.113ns (49.066%)  route 0.117ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.457ns (routing 1.271ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.382ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.457     5.283    <hidden>
    SLICE_X39Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.396 r  <hidden>
                         net (fo=2, routed)           0.117     5.513    <hidden>
    SLICE_X40Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.732     5.338    <hidden>
    SLICE_X40Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.392    
    SLICE_X40Y153        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.494    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.494    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.112ns (49.491%)  route 0.114ns (50.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.459ns (routing 1.271ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.382ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.459     5.285    <hidden>
    SLICE_X39Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.397 r  <hidden>
                         net (fo=2, routed)           0.114     5.511    <hidden>
    SLICE_X40Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.729     5.335    <hidden>
    SLICE_X40Y146        FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.390    
    SLICE_X40Y146        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.492    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.492    
                         arrival time                           5.511    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dsp_project_1_dpu_clk_wiz_0
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X37Y113  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X38Y108  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.572         1.818       0.246      SLICE_X38Y108  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X37Y113  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.828ns (28.773%)  route 2.050ns (71.227%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 8.939 - 3.636 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.949ns (routing 1.362ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.251ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.949     5.555    <hidden>
    SLICE_X14Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.669 f  <hidden>
                         net (fo=38, routed)          0.233     5.902    <hidden>
    SLICE_X15Y178        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     6.123 f  <hidden>
                         net (fo=2, routed)           0.057     6.180    <hidden>
    SLICE_X15Y178        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     6.237 r  <hidden>
                         net (fo=19, routed)          0.064     6.301    <hidden>
    SLICE_X15Y178        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.454 f  <hidden>
                         net (fo=1, routed)           0.045     6.499    <hidden>
    SLICE_X15Y178        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     6.635 r  <hidden>
                         net (fo=3, routed)           0.290     6.925    <hidden>
    SLICE_X17Y173        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     7.016 r  <hidden>
                         net (fo=63, routed)          0.532     7.548    <hidden>
    SLICE_X20Y185        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.604 r  <hidden>
                         net (fo=8, routed)           0.828     8.432    <hidden>
    SLICE_X23Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.477     8.939    <hidden>
    SLICE_X23Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.103     8.836    
                         clock uncertainty           -0.057     8.779    
    SLICE_X23Y194        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079     8.700    <hidden>
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.828ns (28.773%)  route 2.050ns (71.227%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 8.939 - 3.636 ) 
    Source Clock Delay      (SCD):    5.555ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.949ns (routing 1.362ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.477ns (routing 1.251ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.949     5.555    <hidden>
    SLICE_X14Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.669 f  <hidden>
                         net (fo=38, routed)          0.233     5.902    <hidden>
    SLICE_X15Y178        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     6.123 f  <hidden>
                         net (fo=2, routed)           0.057     6.180    <hidden>
    SLICE_X15Y178        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     6.237 r  <hidden>
                         net (fo=19, routed)          0.064     6.301    <hidden>
    SLICE_X15Y178        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     6.454 f  <hidden>
                         net (fo=1, routed)           0.045     6.499    <hidden>
    SLICE_X15Y178        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     6.635 r  <hidden>
                         net (fo=3, routed)           0.290     6.925    <hidden>
    SLICE_X17Y173        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     7.016 r  <hidden>
                         net (fo=63, routed)          0.532     7.548    <hidden>
    SLICE_X20Y185        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.604 r  <hidden>
                         net (fo=8, routed)           0.828     8.432    <hidden>
    SLICE_X23Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.477     8.939    <hidden>
    SLICE_X23Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.103     8.836    
                         clock uncertainty           -0.057     8.779    
    SLICE_X23Y194        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079     8.700    <hidden>
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.453ns (47.164%)  route 1.628ns (52.836%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 9.088 - 3.636 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.979ns (routing 1.362ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.251ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.979     5.585    <hidden>
    SLICE_X5Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.701 f  <hidden>
                         net (fo=5, routed)           0.447     6.148    <hidden>
    SLICE_X9Y117         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.298 f  <hidden>
                         net (fo=1, routed)           0.087     6.385    <hidden>
    SLICE_X9Y117         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     6.607 f  <hidden>
                         net (fo=7, routed)           0.153     6.760    <hidden>
    SLICE_X9Y115         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.902 r  <hidden>
                         net (fo=7, routed)           0.326     7.227    <hidden>
    SLICE_X6Y109         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     7.414 r  <hidden>
                         net (fo=51, routed)          0.464     7.878    <hidden>
    SLICE_X4Y113         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     8.027 r  <hidden>
                         net (fo=1, routed)           0.029     8.056    <hidden>
    SLICE_X4Y113         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.294 r  <hidden>
                         net (fo=1, routed)           0.030     8.324    <hidden>
    SLICE_X4Y114         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.389 r  <hidden>
                         net (fo=1, routed)           0.030     8.419    <hidden>
    SLICE_X4Y115         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.484 r  <hidden>
                         net (fo=1, routed)           0.030     8.514    <hidden>
    SLICE_X4Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     8.633 r  <hidden>
                         net (fo=1, routed)           0.032     8.665    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.626     9.088    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.979    
                         clock uncertainty           -0.057     8.922    
    SLICE_X4Y116         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.966    <hidden>
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.448ns (47.048%)  route 1.630ns (52.952%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 9.088 - 3.636 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.979ns (routing 1.362ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.251ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.979     5.585    <hidden>
    SLICE_X5Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.701 f  <hidden>
                         net (fo=5, routed)           0.447     6.148    <hidden>
    SLICE_X9Y117         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.298 f  <hidden>
                         net (fo=1, routed)           0.087     6.385    <hidden>
    SLICE_X9Y117         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     6.607 f  <hidden>
                         net (fo=7, routed)           0.153     6.760    <hidden>
    SLICE_X9Y115         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.902 r  <hidden>
                         net (fo=7, routed)           0.326     7.227    <hidden>
    SLICE_X6Y109         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     7.414 r  <hidden>
                         net (fo=51, routed)          0.464     7.878    <hidden>
    SLICE_X4Y113         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     8.027 r  <hidden>
                         net (fo=1, routed)           0.029     8.056    <hidden>
    SLICE_X4Y113         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.294 r  <hidden>
                         net (fo=1, routed)           0.030     8.324    <hidden>
    SLICE_X4Y114         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.389 r  <hidden>
                         net (fo=1, routed)           0.030     8.419    <hidden>
    SLICE_X4Y115         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.484 r  <hidden>
                         net (fo=1, routed)           0.030     8.514    <hidden>
    SLICE_X4Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     8.628 r  <hidden>
                         net (fo=1, routed)           0.034     8.662    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.626     9.088    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.979    
                         clock uncertainty           -0.057     8.922    
    SLICE_X4Y116         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     8.965    <hidden>
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.440ns (46.925%)  route 1.629ns (53.075%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 9.088 - 3.636 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.979ns (routing 1.362ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.251ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.979     5.585    <hidden>
    SLICE_X5Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.701 f  <hidden>
                         net (fo=5, routed)           0.447     6.148    <hidden>
    SLICE_X9Y117         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.298 f  <hidden>
                         net (fo=1, routed)           0.087     6.385    <hidden>
    SLICE_X9Y117         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     6.607 f  <hidden>
                         net (fo=7, routed)           0.153     6.760    <hidden>
    SLICE_X9Y115         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.902 r  <hidden>
                         net (fo=7, routed)           0.326     7.227    <hidden>
    SLICE_X6Y109         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     7.414 r  <hidden>
                         net (fo=51, routed)          0.464     7.878    <hidden>
    SLICE_X4Y113         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     8.027 r  <hidden>
                         net (fo=1, routed)           0.029     8.056    <hidden>
    SLICE_X4Y113         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.294 r  <hidden>
                         net (fo=1, routed)           0.030     8.324    <hidden>
    SLICE_X4Y114         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.389 r  <hidden>
                         net (fo=1, routed)           0.030     8.419    <hidden>
    SLICE_X4Y115         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.484 r  <hidden>
                         net (fo=1, routed)           0.030     8.514    <hidden>
    SLICE_X4Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.620 r  <hidden>
                         net (fo=1, routed)           0.033     8.653    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.626     9.088    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.979    
                         clock uncertainty           -0.057     8.922    
    SLICE_X4Y116         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     8.965    <hidden>
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.974ns (31.905%)  route 2.079ns (68.095%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 8.953 - 3.636 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.859ns (routing 1.362ns, distribution 1.497ns)
  Clock Net Delay (Destination): 2.490ns (routing 1.251ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.859     5.465    <hidden>
    SLICE_X21Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.581 f  <hidden>
                         net (fo=3, routed)           0.355     5.935    <hidden>
    SLICE_X22Y98         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     6.159 r  <hidden>
                         net (fo=2, routed)           0.768     6.927    <hidden>
    SLICE_X25Y117        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     7.113 r  <hidden>
                         net (fo=18, routed)          0.238     7.351    <hidden>
    SLICE_X26Y120        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     7.434 r  <hidden>
                         net (fo=2, routed)           0.220     7.654    <hidden>
    SLICE_X25Y123        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     7.792 r  <hidden>
                         net (fo=8, routed)           0.204     7.996    <hidden>
    SLICE_X26Y126        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     8.223 r  <hidden>
                         net (fo=2, routed)           0.294     8.517    <hidden>
    SLICE_X26Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.490     8.953    <hidden>
    SLICE_X26Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.844    
                         clock uncertainty           -0.057     8.786    
    SLICE_X26Y126        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.830    <hidden>
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.427ns (46.684%)  route 1.630ns (53.316%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 9.088 - 3.636 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.979ns (routing 1.362ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.251ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.979     5.585    <hidden>
    SLICE_X5Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.701 f  <hidden>
                         net (fo=5, routed)           0.447     6.148    <hidden>
    SLICE_X9Y117         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.298 f  <hidden>
                         net (fo=1, routed)           0.087     6.385    <hidden>
    SLICE_X9Y117         LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     6.607 f  <hidden>
                         net (fo=7, routed)           0.153     6.760    <hidden>
    SLICE_X9Y115         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.902 r  <hidden>
                         net (fo=7, routed)           0.326     7.227    <hidden>
    SLICE_X6Y109         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     7.414 r  <hidden>
                         net (fo=51, routed)          0.464     7.878    <hidden>
    SLICE_X4Y113         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     8.027 r  <hidden>
                         net (fo=1, routed)           0.029     8.056    <hidden>
    SLICE_X4Y113         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.294 r  <hidden>
                         net (fo=1, routed)           0.030     8.324    <hidden>
    SLICE_X4Y114         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.389 r  <hidden>
                         net (fo=1, routed)           0.030     8.419    <hidden>
    SLICE_X4Y115         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.484 r  <hidden>
                         net (fo=1, routed)           0.030     8.514    <hidden>
    SLICE_X4Y116         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.607 r  <hidden>
                         net (fo=1, routed)           0.034     8.641    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.626     9.088    <hidden>
    SLICE_X4Y116         FDRE                                         r  <hidden>
                         clock pessimism             -0.109     8.979    
                         clock uncertainty           -0.057     8.922    
    SLICE_X4Y116         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     8.965    <hidden>
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.857ns (27.830%)  route 2.222ns (72.170%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 9.086 - 3.636 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.881ns (routing 1.362ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.881     5.487    <hidden>
    SLICE_X10Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.601 r  <hidden>
                         net (fo=9, routed)           0.507     6.108    <hidden>
    SLICE_X8Y102         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     6.259 f  <hidden>
                         net (fo=6, routed)           0.464     6.722    <hidden>
    SLICE_X6Y106         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     6.858 f  <hidden>
                         net (fo=5, routed)           0.122     6.980    <hidden>
    SLICE_X6Y106         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     7.167 r  <hidden>
                         net (fo=22, routed)          0.402     7.569    <hidden>
    SLICE_X9Y102         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     7.652 r  <hidden>
                         net (fo=1, routed)           0.103     7.755    <hidden>
    SLICE_X9Y103         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     7.941 r  <hidden>
                         net (fo=33, routed)          0.625     8.566    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.624     9.086    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
                         clock pessimism             -0.053     9.034    
                         clock uncertainty           -0.057     8.976    
    SLICE_X4Y109         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081     8.895    <hidden>
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.857ns (27.830%)  route 2.222ns (72.170%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 9.086 - 3.636 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.881ns (routing 1.362ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.881     5.487    <hidden>
    SLICE_X10Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.601 r  <hidden>
                         net (fo=9, routed)           0.507     6.108    <hidden>
    SLICE_X8Y102         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     6.259 f  <hidden>
                         net (fo=6, routed)           0.464     6.722    <hidden>
    SLICE_X6Y106         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     6.858 f  <hidden>
                         net (fo=5, routed)           0.122     6.980    <hidden>
    SLICE_X6Y106         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     7.167 r  <hidden>
                         net (fo=22, routed)          0.402     7.569    <hidden>
    SLICE_X9Y102         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     7.652 r  <hidden>
                         net (fo=1, routed)           0.103     7.755    <hidden>
    SLICE_X9Y103         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     7.941 r  <hidden>
                         net (fo=33, routed)          0.625     8.566    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.624     9.086    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
                         clock pessimism             -0.053     9.034    
                         clock uncertainty           -0.057     8.976    
    SLICE_X4Y109         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081     8.895    <hidden>
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.857ns (27.830%)  route 2.222ns (72.170%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 9.086 - 3.636 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.881ns (routing 1.362ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.881     5.487    <hidden>
    SLICE_X10Y99         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.601 r  <hidden>
                         net (fo=9, routed)           0.507     6.108    <hidden>
    SLICE_X8Y102         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     6.259 f  <hidden>
                         net (fo=6, routed)           0.464     6.722    <hidden>
    SLICE_X6Y106         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     6.858 f  <hidden>
                         net (fo=5, routed)           0.122     6.980    <hidden>
    SLICE_X6Y106         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     7.167 r  <hidden>
                         net (fo=22, routed)          0.402     7.569    <hidden>
    SLICE_X9Y102         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     7.652 r  <hidden>
                         net (fo=1, routed)           0.103     7.755    <hidden>
    SLICE_X9Y103         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     7.941 r  <hidden>
                         net (fo=33, routed)          0.625     8.566    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.624     9.086    <hidden>
    SLICE_X4Y109         FDRE                                         r  <hidden>
                         clock pessimism             -0.053     9.034    
                         clock uncertainty           -0.057     8.976    
    SLICE_X4Y109         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081     8.895    <hidden>
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.111ns (47.461%)  route 0.123ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.306ns
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Net Delay (Source):      2.414ns (routing 1.251ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.362ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.414     5.240    <hidden>
    SLICE_X31Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.351 r  <hidden>
                         net (fo=2, routed)           0.123     5.474    <hidden>
    SLICE_X32Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.700     5.306    <hidden>
    SLICE_X32Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.057     5.362    
    SLICE_X32Y116        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.464    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.464    
                         arrival time                           5.474    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.111ns (32.174%)  route 0.234ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      2.615ns (routing 1.251ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.960ns (routing 1.362ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.615     5.441    <hidden>
    SLICE_X13Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.552 r  <hidden>
                         net (fo=1, routed)           0.234     5.786    <hidden>
    SLICE_X13Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.960     5.566    <hidden>
    SLICE_X13Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.109     5.675    
    SLICE_X13Y127        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.777    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.777    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.546ns
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.644ns (routing 1.251ns, distribution 1.393ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.362ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.644     5.470    <hidden>
    SLICE_X17Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.582 r  <hidden>
                         net (fo=1, routed)           0.126     5.708    <hidden>
    SLICE_X16Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.940     5.546    <hidden>
    SLICE_X16Y135        FDRE                                         r  <hidden>
                         clock pessimism              0.050     5.595    
    SLICE_X16Y135        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.698    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.698    
                         arrival time                           5.708    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.456ns (routing 1.251ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.362ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.456     5.282    <hidden>
    SLICE_X40Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y135        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.394 r  <hidden>
                         net (fo=1, routed)           0.113     5.507    <hidden>
    SLICE_X39Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.736     5.342    <hidden>
    SLICE_X39Y135        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.396    
    SLICE_X39Y135        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.497    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.507    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.112ns (61.339%)  route 0.071ns (38.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      2.677ns (routing 1.251ns, distribution 1.426ns)
  Clock Net Delay (Destination): 2.972ns (routing 1.362ns, distribution 1.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.677     5.503    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X6Y197         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.615 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/Q
                         net (fo=4, routed)           0.071     5.686    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I
    SLICE_X6Y196         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.972     5.578    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X6Y196         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/C
                         clock pessimism             -0.005     5.572    
    SLICE_X6Y196         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.675    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
  -------------------------------------------------------------------
                         required time                         -5.675    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.112ns (31.794%)  route 0.240ns (68.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      2.596ns (routing 1.251ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.947ns (routing 1.362ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.596     5.422    <hidden>
    SLICE_X17Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.534 r  <hidden>
                         net (fo=7, routed)           0.240     5.774    <hidden>
    SLICE_X18Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.947     5.553    <hidden>
    SLICE_X18Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.109     5.662    
    SLICE_X18Y122        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.764    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.066%)  route 0.135ns (54.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.529ns
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Net Delay (Source):      2.621ns (routing 1.251ns, distribution 1.370ns)
  Clock Net Delay (Destination): 2.923ns (routing 1.362ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.621     5.447    <hidden>
    SLICE_X10Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.558 r  <hidden>
                         net (fo=4, routed)           0.135     5.693    <hidden>
    SLICE_X8Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.923     5.529    <hidden>
    SLICE_X8Y113         FDRE                                         r  <hidden>
                         clock pessimism              0.053     5.582    
    SLICE_X8Y113         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.683    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.683    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.112ns (39.858%)  route 0.169ns (60.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.463ns (routing 1.251ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.362ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.463     5.289    <hidden>
    SLICE_X23Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.401 r  <hidden>
                         net (fo=1, routed)           0.169     5.570    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/DIG0
    SLICE_X24Y141        RAMD32                                       r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.795     5.401    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/WCLK
    SLICE_X24Y141        RAMD32                                       r  project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/RAMG/CLK
                         clock pessimism              0.054     5.455    
    SLICE_X24Y141        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     5.559    project_1_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -5.559    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.111ns (34.687%)  route 0.209ns (65.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.532ns
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    -0.109ns
  Clock Net Delay (Source):      2.608ns (routing 1.251ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.362ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.608     5.434    <hidden>
    SLICE_X12Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.545 r  <hidden>
                         net (fo=1, routed)           0.209     5.754    <hidden>
    SLICE_X11Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.926     5.532    <hidden>
    SLICE_X11Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.109     5.641    
    SLICE_X11Y121        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.743    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.743    
                         arrival time                           5.754    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.112ns (36.364%)  route 0.196ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.406ns (routing 1.251ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.768ns (routing 1.362ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.406     5.232    <hidden>
    SLICE_X39Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.344 r  <hidden>
                         net (fo=1, routed)           0.196     5.540    <hidden>
    SLICE_X42Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.768     5.374    <hidden>
    SLICE_X42Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.427    
    SLICE_X42Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.529    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           5.540    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_clk_DPU_CLK
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y36  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y42  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y40  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y32  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y39  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y41  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y37  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y38  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y43  <hidden>
Min Period        n/a     URAM288/CLK  n/a            2.019         3.636       1.617      URAM288_X0Y34  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y36  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y36  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y42  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y42  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y40  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y40  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
Low Pulse Width   Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y39  <hidden>
Low Pulse Width   Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y39  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y36  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y36  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y42  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y42  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y40  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y40  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y32  <hidden>
High Pulse Width  Slow    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y39  <hidden>
High Pulse Width  Fast    URAM288/CLK  n/a            0.800         1.818       1.018      URAM288_X0Y39  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.956ns  (logic 0.115ns (12.029%)  route 0.841ns (87.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y171        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.841     0.956    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y202        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X18Y202        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.929ns  (logic 0.112ns (12.056%)  route 0.817ns (87.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y171        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.817     0.929    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X20Y203        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X20Y203        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.681    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.681    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.767     0.881    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X23Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X23Y186        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.689ns  (logic 0.114ns (16.546%)  route 0.575ns (83.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y207                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.575     0.689    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X11Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X11Y207        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y198         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.473     0.586    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y198         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X3Y198         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y208         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.473     0.586    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y208         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X6Y208         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.580ns  (logic 0.113ns (19.483%)  route 0.467ns (80.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.467     0.580    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X25Y186        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.681    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.681    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.561ns  (logic 0.116ns (20.677%)  route 0.445ns (79.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64                                       0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y64          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.561    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X7Y64          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.548ns  (logic 0.113ns (20.620%)  route 0.435ns (79.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y149         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.435     0.548    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y149         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X1Y149         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.681    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.681    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (MaxDelay Path 3.636ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.636ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.417     0.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y67          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.636     3.636    
    SLICE_X3Y67          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  3.151    





---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_dsp_project_1_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 1.050ns (41.849%)  route 1.459ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 7.082 - 1.818 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 1.362ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.271ns, distribution 1.167ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.848     5.454    <hidden>
    URAM288_X0Y24        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y24        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[20])
                                                      1.050     6.504 r  <hidden>
                         net (fo=1, routed)           1.459     7.963    <hidden>
    SLICE_X39Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.438     8.901    <hidden>
    SLICE_X39Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.620    
                         clock uncertainty           -0.057     8.562    
    SLICE_X39Y108        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.606    <hidden>
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.921ns (37.137%)  route 1.559ns (62.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 7.070 - 1.818 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.864ns (routing 1.362ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.271ns, distribution 1.155ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.864     5.470    <hidden>
    URAM288_X0Y28        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y28        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[30])
                                                      0.921     6.391 r  <hidden>
                         net (fo=1, routed)           1.559     7.950    <hidden>
    SLICE_X38Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.426     8.888    <hidden>
    SLICE_X38Y112        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.607    
                         clock uncertainty           -0.057     8.550    
    SLICE_X38Y112        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.594    <hidden>
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.919ns (38.085%)  route 1.494ns (61.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 7.071 - 1.818 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.853ns (routing 1.362ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.271ns, distribution 1.156ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.853     5.459    <hidden>
    URAM288_X0Y25        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y25        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[60])
                                                      0.919     6.378 r  <hidden>
                         net (fo=1, routed)           1.494     7.872    <hidden>
    SLICE_X40Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.427     8.889    <hidden>
    SLICE_X40Y106        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.608    
                         clock uncertainty           -0.057     8.551    
    SLICE_X40Y106        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     8.596    <hidden>
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.048ns (44.482%)  route 1.308ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 7.204 - 1.818 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.362ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.560ns (routing 1.271ns, distribution 1.289ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.866     5.472    <hidden>
    URAM288_X0Y29        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y29        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[26])
                                                      1.048     6.520 r  <hidden>
                         net (fo=1, routed)           1.308     7.828    <hidden>
    SLICE_X42Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.560     9.023    <hidden>
    SLICE_X42Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.742    
                         clock uncertainty           -0.057     8.684    
    SLICE_X42Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.728    <hidden>
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.038ns (45.747%)  route 1.231ns (54.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 7.157 - 1.818 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.362ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.271ns, distribution 1.242ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.885     5.491    <hidden>
    URAM288_X0Y35        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y35        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[5])
                                                      1.038     6.529 r  <hidden>
                         net (fo=1, routed)           1.231     7.760    <hidden>
    SLICE_X31Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.513     8.976    <hidden>
    SLICE_X31Y131        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.695    
                         clock uncertainty           -0.057     8.637    
    SLICE_X31Y131        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.681    <hidden>
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.033ns (45.507%)  route 1.237ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 7.150 - 1.818 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.864ns (routing 1.362ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.271ns, distribution 1.235ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.864     5.470    <hidden>
    URAM288_X0Y28        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y28        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[43])
                                                      1.033     6.503 r  <hidden>
                         net (fo=1, routed)           1.237     7.740    <hidden>
    SLICE_X34Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.506     8.969    <hidden>
    SLICE_X34Y123        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.688    
                         clock uncertainty           -0.057     8.630    
    SLICE_X34Y123        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.675    <hidden>
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 1.056ns (47.761%)  route 1.155ns (52.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 7.164 - 1.818 ) 
    Source Clock Delay      (SCD):    5.491ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.362ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.520ns (routing 1.271ns, distribution 1.249ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.885     5.491    <hidden>
    URAM288_X0Y35        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y35        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[18])
                                                      1.056     6.547 r  <hidden>
                         net (fo=1, routed)           1.155     7.702    <hidden>
    SLICE_X33Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.520     8.982    <hidden>
    SLICE_X33Y131        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.701    
                         clock uncertainty           -0.057     8.644    
    SLICE_X33Y131        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.688    <hidden>
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.038ns (48.078%)  route 1.121ns (51.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 7.090 - 1.818 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 1.362ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.271ns, distribution 1.175ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.848     5.454    <hidden>
    URAM288_X0Y24        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y24        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[5])
                                                      1.038     6.492 r  <hidden>
                         net (fo=1, routed)           1.121     7.613    <hidden>
    SLICE_X34Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.446     8.908    <hidden>
    SLICE_X34Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.627    
                         clock uncertainty           -0.057     8.570    
    SLICE_X34Y104        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.613    <hidden>
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.040ns (46.826%)  route 1.181ns (53.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 7.204 - 1.818 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.362ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.560ns (routing 1.271ns, distribution 1.289ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.866     5.472    <hidden>
    URAM288_X0Y29        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y29        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[28])
                                                      1.040     6.512 r  <hidden>
                         net (fo=1, routed)           1.181     7.693    <hidden>
    SLICE_X42Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.560     9.023    <hidden>
    SLICE_X42Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.742    
                         clock uncertainty           -0.057     8.684    
    SLICE_X42Y134        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.728    <hidden>
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 1.034ns (49.403%)  route 1.059ns (50.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 7.074 - 1.818 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 1.362ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.271ns, distribution 1.159ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.848     5.454    <hidden>
    URAM288_X0Y24        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y24        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[10])
                                                      1.034     6.488 r  <hidden>
                         net (fo=1, routed)           1.059     7.547    <hidden>
    SLICE_X38Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.430     8.892    <hidden>
    SLICE_X38Y107        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.611    
                         clock uncertainty           -0.057     8.554    
    SLICE_X38Y107        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.597    <hidden>
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.114ns (20.578%)  route 0.440ns (79.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.409ns
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.463ns (routing 1.251ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.382ns, distribution 1.421ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.463     5.289    <hidden>
    SLICE_X27Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.403 r  <hidden>
                         net (fo=1, routed)           0.440     5.843    <hidden>
    SLICE_X26Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.803     5.409    <hidden>
    SLICE_X26Y177        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.690    
    SLICE_X26Y177        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.793    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.112ns (19.080%)  route 0.475ns (80.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.409ns
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.463ns (routing 1.251ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.382ns, distribution 1.421ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.463     5.289    <hidden>
    SLICE_X27Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.401 r  <hidden>
                         net (fo=1, routed)           0.475     5.876    <hidden>
    SLICE_X26Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.803     5.409    <hidden>
    SLICE_X26Y177        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.690    
    SLICE_X26Y177        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.112ns (19.145%)  route 0.473ns (80.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.405ns
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.467ns (routing 1.251ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.382ns, distribution 1.417ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.467     5.293    <hidden>
    SLICE_X26Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.405 r  <hidden>
                         net (fo=1, routed)           0.473     5.878    <hidden>
    SLICE_X24Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.799     5.405    <hidden>
    SLICE_X24Y163        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.686    
    SLICE_X24Y163        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.789    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.313ns (67.457%)  route 0.151ns (32.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.391ns
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.574ns (routing 1.251ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.785ns (routing 1.382ns, distribution 1.403ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.574     5.400    <hidden>
    URAM288_X0Y31        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y31        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[12])
                                                      0.313     5.713 r  <hidden>
                         net (fo=1, routed)           0.151     5.864    <hidden>
    SLICE_X42Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.785     5.391    <hidden>
    SLICE_X42Y117        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.672    
    SLICE_X42Y117        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.774    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.303ns (66.013%)  route 0.156ns (33.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.561ns (routing 1.251ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.382ns, distribution 1.383ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.561     5.387    <hidden>
    URAM288_X0Y25        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y25        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[44])
                                                      0.303     5.690 r  <hidden>
                         net (fo=1, routed)           0.156     5.846    <hidden>
    SLICE_X43Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.765     5.371    <hidden>
    SLICE_X43Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.652    
    SLICE_X43Y97         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.754    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           5.846    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.114ns (17.620%)  route 0.533ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.439ns (routing 1.251ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.382ns, distribution 1.443ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.439     5.265    <hidden>
    SLICE_X34Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y155        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.379 r  <hidden>
                         net (fo=1, routed)           0.533     5.912    <hidden>
    SLICE_X41Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.825     5.431    <hidden>
    SLICE_X41Y156        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.712    
    SLICE_X41Y156        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.813    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.813    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.111ns (19.204%)  route 0.467ns (80.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.373ns
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.453ns (routing 1.251ns, distribution 1.202ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.382ns, distribution 1.385ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.453     5.279    <hidden>
    SLICE_X32Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y158        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.390 r  <hidden>
                         net (fo=1, routed)           0.467     5.857    <hidden>
    SLICE_X33Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.767     5.373    <hidden>
    SLICE_X33Y160        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.654    
    SLICE_X33Y160        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.757    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.757    
                         arrival time                           5.857    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.325ns (67.992%)  route 0.153ns (32.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.391ns
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.574ns (routing 1.251ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.785ns (routing 1.382ns, distribution 1.403ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.574     5.400    <hidden>
    URAM288_X0Y31        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y31        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[10])
                                                      0.325     5.725 r  <hidden>
                         net (fo=1, routed)           0.153     5.878    <hidden>
    SLICE_X42Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.785     5.391    <hidden>
    SLICE_X42Y117        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.672    
    SLICE_X42Y117        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.775    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.775    
                         arrival time                           5.878    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell URAM288 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.303ns (63.522%)  route 0.174ns (36.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.561ns (routing 1.251ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.382ns, distribution 1.383ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.561     5.387    <hidden>
    URAM288_X0Y25        URAM288                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y25        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_DOUT_A[40])
                                                      0.303     5.690 r  <hidden>
                         net (fo=1, routed)           0.174     5.864    <hidden>
    SLICE_X43Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.765     5.371    <hidden>
    SLICE_X43Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.652    
    SLICE_X43Y97         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_project_1_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.112ns (16.970%)  route 0.548ns (83.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.439ns (routing 1.251ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.382ns, distribution 1.443ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.439     5.265    <hidden>
    SLICE_X34Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y155        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.377 r  <hidden>
                         net (fo=1, routed)           0.548     5.925    <hidden>
    SLICE_X41Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.825     5.431    <hidden>
    SLICE_X41Y156        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.712    
    SLICE_X41Y156        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.813    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.813    
                         arrival time                           5.925    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.752ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.294ns  (logic 0.113ns (8.733%)  route 1.181ns (91.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.181     1.294    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y187        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y187        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             9.338ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.707ns  (logic 0.114ns (16.124%)  route 0.593ns (83.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196                                     0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     0.707    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X10Y196        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y196        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.045    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  9.338    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.630ns  (logic 0.116ns (18.413%)  route 0.514ns (81.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y94          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.514     0.630    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y100         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y100         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.612ns  (logic 0.113ns (18.464%)  route 0.499ns (81.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y196         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.499     0.612    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y196         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y196         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y94          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.479     0.593    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y98          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y98          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.572ns  (logic 0.114ns (19.930%)  route 0.458ns (80.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y208         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458     0.572    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y208         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y208         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.563ns  (logic 0.115ns (20.426%)  route 0.448ns (79.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.563    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y100         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y100         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.537ns  (logic 0.113ns (21.043%)  route 0.424ns (78.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     0.537    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y100         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y100         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.045    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.524ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.522ns  (logic 0.115ns (22.031%)  route 0.407ns (77.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y193         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.407     0.522    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y197         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y197         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  9.524    

Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.520ns  (logic 0.116ns (22.308%)  route 0.404ns (77.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200                                      0.000     0.000 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y200         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.404     0.520    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y200         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y200         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    10.046    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  9.526    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_project_1_dpu_clk_wiz_0
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.906ns (33.418%)  route 1.805ns (66.582%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 8.933 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.471ns (routing 1.251ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.980 r  <hidden>
                         net (fo=1, routed)           0.030     8.010    <hidden>
    SLICE_X27Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.116 r  <hidden>
                         net (fo=1, routed)           0.033     8.149    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.471     8.933    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.652    
                         clock uncertainty           -0.057     8.595    
    SLICE_X27Y195        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.639    <hidden>
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.893ns (33.085%)  route 1.806ns (66.915%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 8.933 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.471ns (routing 1.251ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.980 r  <hidden>
                         net (fo=1, routed)           0.030     8.010    <hidden>
    SLICE_X27Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     8.103 r  <hidden>
                         net (fo=1, routed)           0.034     8.137    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.471     8.933    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.652    
                         clock uncertainty           -0.057     8.595    
    SLICE_X27Y195        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.639    <hidden>
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.878ns (32.735%)  route 1.804ns (67.265%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 8.933 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.471ns (routing 1.251ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.980 r  <hidden>
                         net (fo=1, routed)           0.030     8.010    <hidden>
    SLICE_X27Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.088 r  <hidden>
                         net (fo=1, routed)           0.032     8.120    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.471     8.933    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.652    
                         clock uncertainty           -0.057     8.595    
    SLICE_X27Y195        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.639    <hidden>
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.906ns (33.779%)  route 1.776ns (66.221%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 8.937 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.251ns, distribution 1.224ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.086 r  <hidden>
                         net (fo=1, routed)           0.034     8.120    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.475     8.937    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.656    
                         clock uncertainty           -0.057     8.599    
    SLICE_X27Y194        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.643    <hidden>
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.896ns (33.544%)  route 1.775ns (66.456%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 8.937 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.251ns, distribution 1.224ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.076 r  <hidden>
                         net (fo=1, routed)           0.033     8.109    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.475     8.937    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.656    
                         clock uncertainty           -0.057     8.599    
    SLICE_X27Y194        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.643    <hidden>
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.892ns (33.432%)  route 1.776ns (66.568%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 8.937 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.251ns, distribution 1.224ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.072 r  <hidden>
                         net (fo=1, routed)           0.034     8.106    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.475     8.937    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.656    
                         clock uncertainty           -0.057     8.599    
    SLICE_X27Y194        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.643    <hidden>
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.849ns (32.341%)  route 1.776ns (67.659%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 8.934 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.251ns, distribution 1.221ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.029 r  <hidden>
                         net (fo=1, routed)           0.034     8.063    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.472     8.934    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.653    
                         clock uncertainty           -0.057     8.596    
    SLICE_X27Y194        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.640    <hidden>
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.854ns (32.495%)  route 1.774ns (67.505%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 8.937 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.251ns, distribution 1.224ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.034 r  <hidden>
                         net (fo=1, routed)           0.032     8.066    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.475     8.937    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.656    
                         clock uncertainty           -0.057     8.599    
    SLICE_X27Y194        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.643    <hidden>
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.841ns (32.147%)  route 1.775ns (67.853%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 8.934 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.251ns, distribution 1.221ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.021 r  <hidden>
                         net (fo=1, routed)           0.033     8.054    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.472     8.934    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.653    
                         clock uncertainty           -0.057     8.596    
    SLICE_X27Y194        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.640    <hidden>
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.828ns (31.796%)  route 1.776ns (68.204%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 8.934 - 3.636 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 7.256 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.382ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.472ns (routing 1.251ns, distribution 1.221ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.832     5.438    <hidden>
    SLICE_X25Y191        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.551 r  <hidden>
                         net (fo=7, routed)           1.125     6.676    <hidden>
    SLICE_X27Y193        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.813 r  <hidden>
                         net (fo=2, routed)           0.574     7.387    <hidden>
    SLICE_X27Y193        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.611 r  <hidden>
                         net (fo=1, routed)           0.013     7.624    <hidden>
    SLICE_X27Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.885 r  <hidden>
                         net (fo=1, routed)           0.030     7.915    <hidden>
    SLICE_X27Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     8.008 r  <hidden>
                         net (fo=1, routed)           0.034     8.042    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.472     8.934    <hidden>
    SLICE_X27Y194        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.653    
                         clock uncertainty           -0.057     8.596    
    SLICE_X27Y194        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.640    <hidden>
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.205ns (45.657%)  route 0.244ns (54.343%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.522ns (routing 1.271ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.362ns, distribution 1.393ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.522     5.348    <hidden>
    SLICE_X35Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.461 r  <hidden>
                         net (fo=1, routed)           0.208     5.669    <hidden>
    SLICE_X32Y183        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.720 r  <hidden>
                         net (fo=1, routed)           0.024     5.744    <hidden>
    SLICE_X32Y183        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.041     5.785 r  <hidden>
                         net (fo=1, routed)           0.012     5.797    <hidden>
    SLICE_X32Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.755     5.361    <hidden>
    SLICE_X32Y183        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.642    
    SLICE_X32Y183        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.742    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.742    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.205ns (43.330%)  route 0.268ns (56.670%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.582ns (routing 1.271ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.362ns, distribution 1.473ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.582     5.408    <hidden>
    SLICE_X43Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y189        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.523 r  <hidden>
                         net (fo=2, routed)           0.243     5.766    <hidden>
    SLICE_X44Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.818 r  <hidden>
                         net (fo=1, routed)           0.013     5.831    <hidden>
    SLICE_X44Y188        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.038     5.869 r  <hidden>
                         net (fo=1, routed)           0.012     5.881    <hidden>
    SLICE_X44Y188        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.835     5.441    <hidden>
    SLICE_X44Y188        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.722    
    SLICE_X44Y188        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.823    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.991%)  route 0.257ns (58.009%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.507ns (routing 1.271ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.362ns, distribution 1.366ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.507     5.333    <hidden>
    SLICE_X32Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.447 r  <hidden>
                         net (fo=2, routed)           0.232     5.679    <hidden>
    SLICE_X33Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     5.713 r  <hidden>
                         net (fo=1, routed)           0.013     5.726    <hidden>
    SLICE_X33Y166        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.038     5.764 r  <hidden>
                         net (fo=1, routed)           0.012     5.776    <hidden>
    SLICE_X33Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.728     5.334    <hidden>
    SLICE_X33Y166        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.615    
    SLICE_X33Y166        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.716    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.716    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.189ns (42.749%)  route 0.253ns (57.251%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.525ns (routing 1.271ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.362ns, distribution 1.375ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.525     5.351    <hidden>
    SLICE_X26Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.463 r  <hidden>
                         net (fo=2, routed)           0.215     5.678    <hidden>
    SLICE_X29Y173        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.033     5.711 r  <hidden>
                         net (fo=1, routed)           0.026     5.737    <hidden>
    SLICE_X29Y173        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.044     5.781 r  <hidden>
                         net (fo=1, routed)           0.012     5.793    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.737     5.343    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.624    
    SLICE_X29Y173        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.602%)  route 0.304ns (61.398%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.586ns (routing 1.271ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.362ns, distribution 1.487ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.586     5.412    <hidden>
    SLICE_X46Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     5.524 r  <hidden>
                         net (fo=2, routed)           0.292     5.816    <hidden>
    SLICE_X46Y176        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.079     5.895 r  <hidden>
                         net (fo=1, routed)           0.012     5.907    <hidden>
    SLICE_X46Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.849     5.455    <hidden>
    SLICE_X46Y176        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.736    
    SLICE_X46Y176        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.837    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.241ns (52.455%)  route 0.218ns (47.545%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.495ns (routing 1.271ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.362ns, distribution 1.359ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.495     5.321    <hidden>
    SLICE_X35Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.436 r  <hidden>
                         net (fo=6, routed)           0.188     5.625    <hidden>
    SLICE_X34Y178        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.086     5.711 r  <hidden>
                         net (fo=1, routed)           0.018     5.729    <hidden>
    SLICE_X34Y178        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     5.769 r  <hidden>
                         net (fo=1, routed)           0.012     5.781    <hidden>
    SLICE_X34Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.721     5.327    <hidden>
    SLICE_X34Y178        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.608    
    SLICE_X34Y178        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.709    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.781    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.207ns (47.556%)  route 0.228ns (52.444%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.535ns (routing 1.271ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.362ns, distribution 1.373ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.535     5.361    <hidden>
    SLICE_X25Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y173        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.473 r  <hidden>
                         net (fo=2, routed)           0.198     5.671    <hidden>
    SLICE_X29Y173        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.055     5.726 r  <hidden>
                         net (fo=1, routed)           0.018     5.744    <hidden>
    SLICE_X29Y173        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.040     5.784 r  <hidden>
                         net (fo=1, routed)           0.012     5.796    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.735     5.341    <hidden>
    SLICE_X29Y173        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.622    
    SLICE_X29Y173        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.723    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           5.796    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.238ns (53.339%)  route 0.208ns (46.661%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.506ns (routing 1.271ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.362ns, distribution 1.353ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.506     5.332    <hidden>
    SLICE_X31Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y177        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.447 r  <hidden>
                         net (fo=3, routed)           0.185     5.632    <hidden>
    SLICE_X30Y178        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.086     5.718 r  <hidden>
                         net (fo=1, routed)           0.011     5.729    <hidden>
    SLICE_X30Y178        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.766 r  <hidden>
                         net (fo=1, routed)           0.012     5.778    <hidden>
    SLICE_X30Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.715     5.321    <hidden>
    SLICE_X30Y178        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.602    
    SLICE_X30Y178        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.703    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.703    
                         arrival time                           5.778    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.192ns (40.851%)  route 0.278ns (59.149%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.522ns (routing 1.271ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.362ns, distribution 1.393ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.522     5.348    <hidden>
    SLICE_X35Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.463 r  <hidden>
                         net (fo=1, routed)           0.240     5.703    <hidden>
    SLICE_X32Y183        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033     5.736 r  <hidden>
                         net (fo=1, routed)           0.026     5.762    <hidden>
    SLICE_X32Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.044     5.806 r  <hidden>
                         net (fo=1, routed)           0.012     5.818    <hidden>
    SLICE_X32Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.755     5.361    <hidden>
    SLICE_X32Y183        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.642    
    SLICE_X32Y183        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.742    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.742    
                         arrival time                           5.818    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_project_1_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_project_1_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.273ns (58.536%)  route 0.193ns (41.464%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.330ns
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.498ns (routing 1.271ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.362ns, distribution 1.362ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_project_1_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6434, routed)        2.498     5.324    <hidden>
    SLICE_X33Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.437 r  <hidden>
                         net (fo=3, routed)           0.170     5.608    <hidden>
    SLICE_X33Y170        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.123     5.731 r  <hidden>
                         net (fo=1, routed)           0.011     5.742    <hidden>
    SLICE_X33Y170        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.037     5.779 r  <hidden>
                         net (fo=1, routed)           0.012     5.791    <hidden>
    SLICE_X33Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.724     5.330    <hidden>
    SLICE_X33Y170        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.611    
    SLICE_X33Y170        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.712    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           5.791    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        8.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.955ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.229    12.445    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.188    12.633    
                         clock uncertainty           -0.130    12.503    
    SLICE_X22Y188        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.093    12.410    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.955ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.229    12.445    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.188    12.633    
                         clock uncertainty           -0.130    12.503    
    SLICE_X22Y188        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.093    12.410    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.955ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.229    12.445    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.188    12.633    
                         clock uncertainty           -0.130    12.503    
    SLICE_X22Y188        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    12.410    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.445 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.955ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.229    12.445    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.188    12.633    
                         clock uncertainty           -0.130    12.503    
    SLICE_X22Y188        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.093    12.410    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.448 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.955ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.232    12.448    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.188    12.636    
                         clock uncertainty           -0.130    12.506    
    SLICE_X22Y188        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    12.413    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.448 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.955ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.232    12.448    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.188    12.636    
                         clock uncertainty           -0.130    12.506    
    SLICE_X22Y188        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    12.413    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.448 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.955ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.232    12.448    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.188    12.636    
                         clock uncertainty           -0.130    12.506    
    SLICE_X22Y188        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    12.413    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.118ns (7.668%)  route 1.421ns (92.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.448 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.458ns (routing 1.045ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.232ns (routing 0.955ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.458     2.725    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y188        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.843 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.421     4.264    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X22Y188        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.232    12.448    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X22Y188        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.188    12.636    
                         clock uncertainty           -0.130    12.506    
    SLICE_X22Y188        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    12.413    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.115ns (9.295%)  route 1.122ns (90.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 1.045ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.955ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.442     2.709    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X8Y200         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.824 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.122     3.946    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y178         FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.167    12.383    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X9Y178         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.147    12.530    
                         clock uncertainty           -0.130    12.400    
    SLICE_X9Y178         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    12.307    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.115ns (9.295%)  route 1.122ns (90.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 1.045ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.955ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.442     2.709    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X8Y200         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.824 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.122     3.946    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X9Y178         FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.167    12.383    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X9Y178         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.147    12.530    
                         clock uncertainty           -0.130    12.400    
    SLICE_X9Y178         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    12.307    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  8.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.085ns (47.855%)  route 0.093ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.337ns (routing 0.572ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.623ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.337     1.488    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X15Y204        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.573 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     1.666    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X14Y204        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.458     1.645    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X14Y204        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.108     1.537    
    SLICE_X14Y204        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.519    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.085ns (47.855%)  route 0.093ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.337ns (routing 0.572ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.623ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.337     1.488    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X15Y204        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.573 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     1.666    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X14Y204        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.458     1.645    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X14Y204        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.108     1.537    
    SLICE_X14Y204        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.519    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.085ns (47.855%)  route 0.093ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.337ns (routing 0.572ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.623ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.337     1.488    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X15Y204        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y204        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.573 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     1.666    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X14Y204        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.454     1.641    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X14Y204        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.108     1.533    
    SLICE_X14Y204        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     1.515    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.085ns (48.857%)  route 0.089ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.315ns (routing 0.572ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.315     1.466    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X6Y206         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.551 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.089     1.640    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X5Y207         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.445     1.632    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X5Y207         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.133     1.499    
    SLICE_X5Y207         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.481    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.085ns (48.857%)  route 0.089ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.315ns (routing 0.572ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.315     1.466    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X6Y206         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.551 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.089     1.640    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X5Y207         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.445     1.632    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X5Y207         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.133     1.499    
    SLICE_X5Y207         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.481    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.409%)  route 0.084ns (49.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.283ns (routing 0.572ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.623ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.283     1.434    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.519 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.084     1.603    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X3Y66          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.412     1.599    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X3Y66          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.138     1.461    
    SLICE_X3Y66          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.443    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.409%)  route 0.084ns (49.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.283ns (routing 0.572ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.623ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.283     1.434    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.519 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.084     1.603    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X3Y66          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.412     1.599    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X3Y66          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.138     1.461    
    SLICE_X3Y66          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.443    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.084ns (39.882%)  route 0.127ns (60.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.316ns (routing 0.572ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.623ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.316     1.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.551 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.127     1.678    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y200         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.454     1.641    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X8Y200         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.108     1.532    
    SLICE_X8Y200         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.514    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.084ns (40.072%)  route 0.126ns (59.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.316ns (routing 0.572ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.623ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.316     1.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.551 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.126     1.677    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y200         FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.453     1.640    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X8Y200         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.108     1.531    
    SLICE_X8Y200         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     1.513    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.084ns (40.072%)  route 0.126ns (59.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.316ns (routing 0.572ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.623ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.316     1.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.551 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.126     1.677    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X8Y200         FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.453     1.640    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X8Y200         FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.108     1.531    
    SLICE_X8Y200         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.513    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.114ns (7.657%)  route 1.375ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 9.135 - 3.636 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.362ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.673ns (routing 1.251ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.728     5.334    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X24Y187        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y187        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.448 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.375     6.823    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y177         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.673     9.136    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X8Y177         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.103     9.033    
                         clock uncertainty           -0.057     8.975    
    SLICE_X8Y177         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     8.882    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.115ns (9.650%)  route 1.077ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.077     6.685    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.115ns (9.650%)  route 1.077ns (90.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.077     6.685    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.115ns (9.674%)  route 1.074ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 9.120 - 3.636 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.887ns (routing 1.362ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.251ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.887     5.493    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.608 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.074     6.682    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y161        FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.658     9.120    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X10Y161        FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.103     9.017    
                         clock uncertainty           -0.057     8.960    
    SLICE_X10Y161        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093     8.867    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (hier_dpu_clk_DPU_CLK rise@3.636ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.118ns (11.919%)  route 0.872ns (88.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 8.945 - 3.636 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.906ns (routing 1.362ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.251ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.906     5.512    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X20Y187        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y187        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     5.630 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.872     6.502    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X24Y187        FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.636     3.636 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.636 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     5.305    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.920 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.253    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.462 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.483     8.945    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X24Y187        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.058     8.888    
                         clock uncertainty           -0.057     8.830    
    SLICE_X24Y187        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.093     8.737    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.084ns (41.514%)  route 0.118ns (58.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.587ns (routing 0.746ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.812ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.587     3.220    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y56          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.304 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.118     3.422    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.737     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.020     3.303    
    SLICE_X2Y60          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.285    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.086ns (43.542%)  route 0.112ns (56.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.593ns (routing 0.746ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.812ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.593     3.226    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X2Y58          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.312 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.112     3.423    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y60          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.735     3.281    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y60          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.020     3.301    
    SLICE_X3Y60          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     3.283    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.257%)  route 0.090ns (51.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.570ns (routing 0.746ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.812ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.570     3.203    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y97          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.287 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.090     3.377    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y97          FDCE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.713     3.259    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X0Y97          FDCE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.007     3.252    
    SLICE_X0Y97          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.234    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.142    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.133ns (6.663%)  route 1.863ns (93.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.841ns (routing 0.693ns, distribution 1.148ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.326     1.326    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y199        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.459 r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.537     1.996    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.841     2.057    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.037ns (4.818%)  route 0.731ns (95.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.450ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.554     0.554    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y199        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.591 r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.177     0.768    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.222     1.409    project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y199        FDRE                                         r  project_1_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.369ns  (logic 0.591ns (24.942%)  route 1.778ns (75.058%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.966ns (routing 1.362ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.693ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.966     5.572    <hidden>
    SLICE_X2Y161         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.684 r  <hidden>
                         net (fo=2, routed)           0.568     6.252    <hidden>
    SLICE_X3Y159         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.334 r  <hidden>
                         net (fo=1, routed)           0.014     6.348    <hidden>
    SLICE_X3Y159         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.436 r  <hidden>
                         net (fo=1, routed)           0.000     6.436    <hidden>
    SLICE_X3Y159         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.466 r  <hidden>
                         net (fo=1, routed)           0.661     7.127    <hidden>
    SLICE_X4Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     7.316 f  <hidden>
                         net (fo=1, routed)           0.508     7.824    <hidden>
    SLICE_X2Y181         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     7.914 r  <hidden>
                         net (fo=1, routed)           0.027     7.941    <hidden>
    SLICE_X2Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.678     1.894    <hidden>
    SLICE_X2Y181         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.343ns  (logic 0.873ns (37.254%)  route 1.470ns (62.746%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.963ns (routing 1.362ns, distribution 1.601ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.693ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.963     5.569    <hidden>
    SLICE_X3Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.682 r  <hidden>
                         net (fo=3, routed)           0.259     5.941    <hidden>
    SLICE_X3Y158         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.167 r  <hidden>
                         net (fo=1, routed)           0.012     6.179    <hidden>
    SLICE_X3Y158         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.266 r  <hidden>
                         net (fo=1, routed)           0.000     6.266    <hidden>
    SLICE_X3Y158         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.297 r  <hidden>
                         net (fo=1, routed)           0.651     6.948    <hidden>
    SLICE_X4Y169         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     7.137 f  <hidden>
                         net (fo=1, routed)           0.478     7.615    <hidden>
    SLICE_X3Y176         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.842 r  <hidden>
                         net (fo=1, routed)           0.070     7.912    <hidden>
    SLICE_X3Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.627     1.843    <hidden>
    SLICE_X3Y176         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.704ns (31.366%)  route 1.540ns (68.634%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.966ns (routing 1.362ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.693ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.966     5.572    <hidden>
    SLICE_X3Y161         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.685 r  <hidden>
                         net (fo=2, routed)           0.392     6.077    <hidden>
    SLICE_X1Y163         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138     6.215 r  <hidden>
                         net (fo=1, routed)           0.015     6.230    <hidden>
    SLICE_X1Y163         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.321 r  <hidden>
                         net (fo=1, routed)           0.000     6.321    <hidden>
    SLICE_X1Y163         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.354 r  <hidden>
                         net (fo=1, routed)           0.534     6.888    <hidden>
    SLICE_X3Y170         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.076 f  <hidden>
                         net (fo=1, routed)           0.561     7.637    <hidden>
    SLICE_X2Y181         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     7.778 r  <hidden>
                         net (fo=1, routed)           0.038     7.816    <hidden>
    SLICE_X2Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.678     1.894    <hidden>
    SLICE_X2Y181         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.907ns (42.236%)  route 1.240ns (57.764%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.938ns (routing 1.362ns, distribution 1.576ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.693ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.938     5.544    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.660 r  <hidden>
                         net (fo=2, routed)           0.380     6.040    <hidden>
    SLICE_X0Y162         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     6.265 r  <hidden>
                         net (fo=1, routed)           0.014     6.279    <hidden>
    SLICE_X0Y162         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.367 r  <hidden>
                         net (fo=1, routed)           0.000     6.367    <hidden>
    SLICE_X0Y162         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.397 r  <hidden>
                         net (fo=1, routed)           0.389     6.786    <hidden>
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     7.014 r  <hidden>
                         net (fo=1, routed)           0.362     7.376    <hidden>
    SLICE_X2Y177         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     7.596 r  <hidden>
                         net (fo=1, routed)           0.095     7.691    <hidden>
    SLICE_X2Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.622     1.838    <hidden>
    SLICE_X2Y177         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.134ns  (logic 0.643ns (30.132%)  route 1.491ns (69.868%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.940ns (routing 1.362ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.693ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.940     5.546    <hidden>
    SLICE_X4Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.662 r  <hidden>
                         net (fo=2, routed)           0.357     6.019    <hidden>
    SLICE_X2Y166         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.135     6.154 r  <hidden>
                         net (fo=1, routed)           0.029     6.183    <hidden>
    SLICE_X2Y166         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     6.289 r  <hidden>
                         net (fo=1, routed)           0.544     6.833    <hidden>
    SLICE_X3Y166         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     6.970 f  <hidden>
                         net (fo=1, routed)           0.466     7.436    <hidden>
    SLICE_X4Y172         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.149     7.585 r  <hidden>
                         net (fo=1, routed)           0.095     7.680    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.615     1.831    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 0.829ns (39.847%)  route 1.251ns (60.153%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.936ns (routing 1.362ns, distribution 1.574ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.693ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.936     5.542    <hidden>
    SLICE_X4Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.655 r  <hidden>
                         net (fo=2, routed)           0.489     6.144    <hidden>
    SLICE_X3Y157         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     6.331 r  <hidden>
                         net (fo=1, routed)           0.011     6.342    <hidden>
    SLICE_X3Y157         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.087     6.429 r  <hidden>
                         net (fo=1, routed)           0.000     6.429    <hidden>
    SLICE_X3Y157         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.031     6.460 r  <hidden>
                         net (fo=1, routed)           0.383     6.843    <hidden>
    SLICE_X3Y168         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     7.030 f  <hidden>
                         net (fo=1, routed)           0.341     7.371    <hidden>
    SLICE_X3Y181         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.224     7.595 r  <hidden>
                         net (fo=1, routed)           0.027     7.622    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.674     1.890    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.966ns  (logic 0.661ns (33.623%)  route 1.305ns (66.377%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.938ns (routing 1.362ns, distribution 1.576ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.693ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.938     5.544    <hidden>
    SLICE_X4Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.660 r  <hidden>
                         net (fo=2, routed)           0.372     6.032    <hidden>
    SLICE_X1Y161         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.226     6.258 r  <hidden>
                         net (fo=1, routed)           0.021     6.279    <hidden>
    SLICE_X1Y161         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.094     6.373 r  <hidden>
                         net (fo=1, routed)           0.000     6.373    <hidden>
    SLICE_X1Y161         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     6.405 r  <hidden>
                         net (fo=1, routed)           0.378     6.783    <hidden>
    SLICE_X1Y171         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     6.840 f  <hidden>
                         net (fo=1, routed)           0.465     7.305    <hidden>
    SLICE_X3Y181         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     7.441 r  <hidden>
                         net (fo=1, routed)           0.069     7.510    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.674     1.890    <hidden>
    SLICE_X3Y181         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 0.877ns (45.977%)  route 1.030ns (54.023%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.962ns (routing 1.362ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.693ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.962     5.568    <hidden>
    SLICE_X3Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.682 r  <hidden>
                         net (fo=2, routed)           0.177     5.859    <hidden>
    SLICE_X3Y166         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.080 r  <hidden>
                         net (fo=1, routed)           0.015     6.095    <hidden>
    SLICE_X3Y166         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     6.191 r  <hidden>
                         net (fo=1, routed)           0.365     6.556    <hidden>
    SLICE_X4Y171         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     6.782 r  <hidden>
                         net (fo=1, routed)           0.377     7.159    <hidden>
    SLICE_X4Y172         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     7.379 r  <hidden>
                         net (fo=1, routed)           0.096     7.475    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.615     1.831    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.733ns (38.631%)  route 1.164ns (61.369%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.935ns (routing 1.362ns, distribution 1.573ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.693ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.935     5.541    <hidden>
    SLICE_X3Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y160         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.654 r  <hidden>
                         net (fo=2, routed)           0.452     6.106    <hidden>
    SLICE_X1Y164         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     6.332 r  <hidden>
                         net (fo=1, routed)           0.015     6.347    <hidden>
    SLICE_X1Y164         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.438 r  <hidden>
                         net (fo=1, routed)           0.000     6.438    <hidden>
    SLICE_X1Y164         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.471 r  <hidden>
                         net (fo=1, routed)           0.246     6.717    <hidden>
    SLICE_X1Y169         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     6.799 f  <hidden>
                         net (fo=1, routed)           0.384     7.183    <hidden>
    SLICE_X3Y178         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     7.371 r  <hidden>
                         net (fo=1, routed)           0.067     7.438    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.612     1.828    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 0.775ns (41.859%)  route 1.076ns (58.141%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.969ns (routing 1.362ns, distribution 1.607ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.693ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.969     5.575    <hidden>
    SLICE_X2Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.691 r  <hidden>
                         net (fo=2, routed)           0.275     5.966    <hidden>
    SLICE_X1Y165         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.192 r  <hidden>
                         net (fo=1, routed)           0.015     6.207    <hidden>
    SLICE_X1Y165         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.091     6.298 r  <hidden>
                         net (fo=1, routed)           0.000     6.298    <hidden>
    SLICE_X1Y165         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     6.331 r  <hidden>
                         net (fo=1, routed)           0.257     6.588    <hidden>
    SLICE_X1Y169         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.816 f  <hidden>
                         net (fo=1, routed)           0.462     7.278    <hidden>
    SLICE_X3Y178         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.359 r  <hidden>
                         net (fo=1, routed)           0.067     7.426    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.612     1.828    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.151ns (49.970%)  route 0.151ns (50.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.635ns (routing 0.746ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.450ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.635     3.268    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.352 r  <hidden>
                         net (fo=6, routed)           0.071     3.422    <hidden>
    SLICE_X6Y184         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067     3.489 r  <hidden>
                         net (fo=2, routed)           0.081     3.570    <hidden>
    SLICE_X6Y184         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.109     1.296    <hidden>
    SLICE_X6Y184         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.171ns (50.294%)  route 0.169ns (49.706%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.604ns (routing 0.746ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.450ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.604     3.237    <hidden>
    SLICE_X4Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.319 r  <hidden>
                         net (fo=1, routed)           0.080     3.399    <hidden>
    SLICE_X4Y174         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     3.420 r  <hidden>
                         net (fo=1, routed)           0.072     3.492    <hidden>
    SLICE_X3Y177         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.068     3.560 r  <hidden>
                         net (fo=1, routed)           0.017     3.577    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.073     1.260    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.210ns (60.495%)  route 0.137ns (39.506%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.608ns (routing 0.746ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.450ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.608     3.241    <hidden>
    SLICE_X2Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.323 r  <hidden>
                         net (fo=2, routed)           0.082     3.405    <hidden>
    SLICE_X4Y172         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.443 r  <hidden>
                         net (fo=1, routed)           0.028     3.471    <hidden>
    SLICE_X4Y172         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.090     3.561 r  <hidden>
                         net (fo=1, routed)           0.027     3.588    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.071     1.258    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.224ns (58.486%)  route 0.159ns (41.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.604ns (routing 0.746ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.450ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.604     3.237    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.321 r  <hidden>
                         net (fo=1, routed)           0.076     3.397    <hidden>
    SLICE_X4Y172         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.434 r  <hidden>
                         net (fo=1, routed)           0.054     3.488    <hidden>
    SLICE_X4Y173         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.103     3.591 r  <hidden>
                         net (fo=1, routed)           0.029     3.620    <hidden>
    SLICE_X4Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.071     1.258    <hidden>
    SLICE_X4Y173         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.608ns (routing 0.746ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.450ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.608     3.241    <hidden>
    SLICE_X4Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.323 r  <hidden>
                         net (fo=1, routed)           0.096     3.419    <hidden>
    SLICE_X4Y172         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.456 r  <hidden>
                         net (fo=1, routed)           0.049     3.505    <hidden>
    SLICE_X4Y172         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.090     3.595 r  <hidden>
                         net (fo=1, routed)           0.029     3.624    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.071     1.258    <hidden>
    SLICE_X4Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.177ns (44.569%)  route 0.220ns (55.431%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.612ns (routing 0.746ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.450ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.612     3.245    <hidden>
    SLICE_X2Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.327 r  <hidden>
                         net (fo=2, routed)           0.058     3.385    <hidden>
    SLICE_X2Y168         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.423 r  <hidden>
                         net (fo=1, routed)           0.043     3.466    <hidden>
    SLICE_X3Y168         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.020     3.486 f  <hidden>
                         net (fo=1, routed)           0.100     3.586    <hidden>
    SLICE_X3Y178         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     3.623 r  <hidden>
                         net (fo=1, routed)           0.019     3.642    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.068     1.255    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.140ns (35.897%)  route 0.250ns (64.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.450ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.631     3.264    <hidden>
    SLICE_X5Y196         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.346 r  <hidden>
                         net (fo=1, routed)           0.163     3.509    <hidden>
    SLICE_X4Y180         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     3.530 r  <hidden>
                         net (fo=1, routed)           0.066     3.596    <hidden>
    SLICE_X4Y183         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     3.633 r  <hidden>
                         net (fo=1, routed)           0.021     3.654    <hidden>
    SLICE_X4Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.109     1.296    <hidden>
    SLICE_X4Y183         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.187ns (43.692%)  route 0.241ns (56.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.602ns (routing 0.746ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.450ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.602     3.235    <hidden>
    SLICE_X10Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.317 r  <hidden>
                         net (fo=1, routed)           0.138     3.455    <hidden>
    SLICE_X4Y177         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.038     3.493 r  <hidden>
                         net (fo=1, routed)           0.084     3.577    <hidden>
    SLICE_X3Y177         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.067     3.644 r  <hidden>
                         net (fo=1, routed)           0.019     3.663    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.073     1.260    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.265ns (59.417%)  route 0.181ns (40.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.604ns (routing 0.746ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.450ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.604     3.237    <hidden>
    SLICE_X4Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.319 r  <hidden>
                         net (fo=1, routed)           0.068     3.387    <hidden>
    SLICE_X4Y173         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     3.493 f  <hidden>
                         net (fo=1, routed)           0.084     3.577    <hidden>
    SLICE_X4Y174         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.077     3.654 r  <hidden>
                         net (fo=1, routed)           0.029     3.683    <hidden>
    SLICE_X4Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.072     1.259    <hidden>
    SLICE_X4Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.273ns (54.930%)  route 0.224ns (45.070%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.611ns (routing 0.746ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.450ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.611     3.244    <hidden>
    SLICE_X3Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.328 r  <hidden>
                         net (fo=1, routed)           0.067     3.395    <hidden>
    SLICE_X4Y171         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.432 r  <hidden>
                         net (fo=1, routed)           0.047     3.479    <hidden>
    SLICE_X4Y171         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.076     3.555 f  <hidden>
                         net (fo=1, routed)           0.086     3.641    <hidden>
    SLICE_X2Y175         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.076     3.717 r  <hidden>
                         net (fo=1, routed)           0.024     3.741    <hidden>
    SLICE_X2Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.085     1.272    <hidden>
    SLICE_X2Y175         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.670ns  (logic 0.136ns (8.144%)  route 1.534ns (91.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.317ns (routing 0.955ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.326     1.326    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y199        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     1.462 r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.208     1.670    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y198        FDRE                                         r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.317     2.533    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y198        FDRE                                         r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.067ns (9.897%)  route 0.610ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.623ns, distribution 0.904ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.554     0.554    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y199        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     0.621 r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.056     0.677    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y198        FDRE                                         r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.527     1.714    project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y198        FDRE                                         r  project_1_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 0.196ns (7.043%)  route 2.587ns (92.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.171     5.498    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 0.196ns (7.043%)  route 2.587ns (92.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.171     5.498    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.196ns (7.556%)  route 2.398ns (92.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     5.309    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.196ns (7.556%)  route 2.398ns (92.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     5.309    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.196ns (7.556%)  route 2.398ns (92.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     5.309    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.196ns (7.556%)  route 2.398ns (92.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     5.309    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.196ns (7.618%)  route 2.377ns (92.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.962     5.288    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.196ns (7.618%)  route 2.377ns (92.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.962     5.288    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.196ns (8.025%)  route 2.246ns (91.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.831     5.157    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y62          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y62          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.196ns (8.025%)  route 2.246ns (91.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.831     5.157    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y62          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y62          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.120ns (30.643%)  route 0.272ns (69.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.623ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.079     1.892    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.434     1.621    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.120ns (30.643%)  route 0.272ns (69.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.623ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.079     1.892    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.434     1.621    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.120ns (26.967%)  route 0.325ns (73.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.623ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.132     1.945    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.422     1.609    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.120ns (26.967%)  route 0.325ns (73.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.623ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.132     1.945    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.422     1.609    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.120ns (26.759%)  route 0.328ns (73.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.136     1.948    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.445     1.632    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.120ns (26.759%)  route 0.328ns (73.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.136     1.948    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.445     1.632    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.120ns (24.169%)  route 0.377ns (75.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.997    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.427     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.120ns (24.169%)  route 0.377ns (75.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.997    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.427     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.120ns (24.169%)  route 0.377ns (75.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.997    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.427     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.120ns (24.169%)  route 0.377ns (75.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.572ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.623ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.349     1.500    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.583 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.193     1.776    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     1.813 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.997    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.427     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Max Delay           882 Endpoints
Min Delay           942 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 0.248ns (7.448%)  route 3.082ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.171     8.837    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 0.248ns (7.448%)  route 3.082ns (92.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.171     8.837    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.248ns (7.896%)  route 2.893ns (92.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     8.648    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.248ns (7.896%)  route 2.893ns (92.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     8.648    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.248ns (7.896%)  route 2.893ns (92.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     8.648    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 0.248ns (7.896%)  route 2.893ns (92.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.983     8.648    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 0.248ns (7.949%)  route 2.872ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.962     8.627    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 0.248ns (7.949%)  route 2.872ns (92.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.962     8.627    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y60          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.130     2.346    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y60          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.248ns (8.295%)  route 2.742ns (91.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.831     8.497    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y62          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y62          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.248ns (8.295%)  route 2.742ns (91.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.831     8.497    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y62          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.123     2.339    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y62          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.506ns (routing 0.746ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.623ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.506     3.139    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X23Y187        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.223 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.083     3.306    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y187        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.535     1.722    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y187        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.592ns (routing 0.746ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.623ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.592     3.225    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y51          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.308 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.039     3.347    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y50          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.401     1.588    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y50          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (40.976%)  route 0.121ns (59.024%))
  Logic Levels:           0  
  Clock Path Skew:        -1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.509ns (routing 0.746ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.623ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.509     3.142    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X23Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.226 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.121     3.347    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.550     1.737    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.083ns (58.865%)  route 0.058ns (41.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.575ns (routing 0.746ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.623ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.575     3.208    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y62          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.291 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.058     3.349    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y62          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.398     1.585    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y62          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.545%)  route 0.070ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.579ns (routing 0.746ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.623ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.579     3.212    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.296 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.070     3.366    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.406     1.593    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.086ns (56.851%)  route 0.065ns (43.149%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.592ns (routing 0.746ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.623ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.592     3.225    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y206        FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.311 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.065     3.376    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X19Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.463     1.650    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X19Y207        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.405%)  route 0.085ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        -1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.575ns (routing 0.746ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.623ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.575     3.208    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y61          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.291 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.085     3.376    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.408     1.595    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.745%)  route 0.151ns (64.255%))
  Logic Levels:           0  
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.509ns (routing 0.746ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.623ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.509     3.142    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X23Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.226 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.151     3.377    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.551     1.738    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y186        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        -1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.592ns (routing 0.746ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.623ns, distribution 0.843ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.592     3.225    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X18Y202        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y202        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.307 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.070     3.377    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X18Y203        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.466     1.653    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y203        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        -1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.576ns (routing 0.746ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.576     3.209    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.293 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.086     3.379    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.403     1.590    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.210ns  (logic 0.753ns (17.888%)  route 3.457ns (82.112%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.896ns (routing 0.760ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.896     2.163    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.281 r  <hidden>
                         net (fo=7, routed)           1.928     4.209    <hidden>
    SLICE_X6Y126         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.137     4.346 f  <hidden>
                         net (fo=2, routed)           0.365     4.711    <hidden>
    SLICE_X8Y127         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     4.794 r  <hidden>
                         net (fo=2, routed)           0.449     5.243    <hidden>
    SLICE_X6Y125         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088     5.331 r  <hidden>
                         net (fo=1, routed)           0.355     5.686    <hidden>
    SLICE_X9Y123         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.823 r  <hidden>
                         net (fo=1, routed)           0.318     6.141    <hidden>
    SLICE_X7Y115         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     6.331 r  <hidden>
                         net (fo=1, routed)           0.041     6.372    <hidden>
    SLICE_X7Y115         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.624     5.450    <hidden>
    SLICE_X7Y115         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.944ns  (logic 0.868ns (22.010%)  route 3.076ns (77.990%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.896ns (routing 0.760ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.896     2.163    <hidden>
    SLICE_X10Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.281 r  <hidden>
                         net (fo=7, routed)           1.919     4.200    <hidden>
    SLICE_X6Y122         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     4.337 f  <hidden>
                         net (fo=2, routed)           0.178     4.515    <hidden>
    SLICE_X6Y116         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     4.596 r  <hidden>
                         net (fo=2, routed)           0.478     5.073    <hidden>
    SLICE_X5Y109         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     5.227 r  <hidden>
                         net (fo=1, routed)           0.172     5.399    <hidden>
    SLICE_X6Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.626 r  <hidden>
                         net (fo=1, routed)           0.233     5.859    <hidden>
    SLICE_X7Y115         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     6.010 r  <hidden>
                         net (fo=1, routed)           0.096     6.106    <hidden>
    SLICE_X7Y115         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.624     5.450    <hidden>
    SLICE_X7Y115         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 project_1_i/rst_gen_reg/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.669ns  (logic 0.170ns (10.184%)  route 1.499ns (89.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.048ns (routing 0.760ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.251ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         2.048     2.315    project_1_i/rst_gen_reg/U0/slowest_sync_clk
    SLICE_X24Y198        FDRE                                         r  project_1_i/rst_gen_reg/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.428 f  project_1_i/rst_gen_reg/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.148     3.576    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y208        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     3.633 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.351     3.984    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.660     5.486    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.574ns  (logic 0.713ns (45.307%)  route 0.861ns (54.693%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.797ns (routing 0.760ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.670ns (routing 1.251ns, distribution 1.419ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.797     2.064    <hidden>
    SLICE_X0Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.180 r  <hidden>
                         net (fo=5, routed)           0.525     2.705    <hidden>
    SLICE_X6Y170         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     2.926 r  <hidden>
                         net (fo=1, routed)           0.013     2.939    <hidden>
    SLICE_X6Y170         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     3.165 r  <hidden>
                         net (fo=1, routed)           0.254     3.419    <hidden>
    SLICE_X6Y171         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     3.569 r  <hidden>
                         net (fo=1, routed)           0.069     3.638    <hidden>
    SLICE_X6Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.670     5.496    <hidden>
    SLICE_X6Y171         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.805ns (56.796%)  route 0.612ns (43.204%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.842ns (routing 0.760ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.251ns, distribution 1.415ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.842     2.109    <hidden>
    SLICE_X10Y174        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y174        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.227 r  <hidden>
                         net (fo=5, routed)           0.350     2.577    <hidden>
    SLICE_X6Y169         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     2.765 r  <hidden>
                         net (fo=1, routed)           0.014     2.779    <hidden>
    SLICE_X6Y169         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     3.092 r  <hidden>
                         net (fo=1, routed)           0.153     3.245    <hidden>
    SLICE_X7Y169         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     3.431 r  <hidden>
                         net (fo=1, routed)           0.095     3.526    <hidden>
    SLICE_X7Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.666     5.492    <hidden>
    SLICE_X7Y169         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.397ns (27.294%)  route 1.058ns (72.706%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.780ns (routing 0.760ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.251ns, distribution 1.414ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.780     2.047    <hidden>
    SLICE_X2Y156         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.161 r  <hidden>
                         net (fo=5, routed)           1.000     3.161    <hidden>
    SLICE_X3Y148         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.348 r  <hidden>
                         net (fo=1, routed)           0.015     3.363    <hidden>
    SLICE_X3Y148         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     3.459 r  <hidden>
                         net (fo=1, routed)           0.043     3.502    <hidden>
    SLICE_X3Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.665     5.491    <hidden>
    SLICE_X3Y148         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.270ns (19.541%)  route 1.112ns (80.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.802ns (routing 0.760ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.631ns (routing 1.251ns, distribution 1.380ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.802     2.069    <hidden>
    SLICE_X2Y160         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.187 r  <hidden>
                         net (fo=5, routed)           0.769     2.956    <hidden>
    SLICE_X3Y111         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.152     3.108 r  <hidden>
                         net (fo=1, routed)           0.343     3.451    <hidden>
    SLICE_X3Y106         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.631     5.457    <hidden>
    SLICE_X3Y106         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.354ns (26.289%)  route 0.993ns (73.711%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.799ns (routing 0.760ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.664ns (routing 1.251ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.799     2.066    <hidden>
    SLICE_X1Y161         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.181 r  <hidden>
                         net (fo=5, routed)           0.927     3.107    <hidden>
    SLICE_X2Y156         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     3.244 r  <hidden>
                         net (fo=1, routed)           0.022     3.266    <hidden>
    SLICE_X2Y156         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.102     3.368 r  <hidden>
                         net (fo=1, routed)           0.044     3.412    <hidden>
    SLICE_X2Y156         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.664     5.490    <hidden>
    SLICE_X2Y156         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.276ns  (logic 0.409ns (32.046%)  route 0.867ns (67.954%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.868ns (routing 0.760ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.251ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.868     2.135    <hidden>
    SLICE_X7Y188         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.253 r  <hidden>
                         net (fo=5, routed)           0.791     3.044    <hidden>
    SLICE_X8Y189         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     3.229 r  <hidden>
                         net (fo=1, routed)           0.032     3.261    <hidden>
    SLICE_X8Y189         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.106     3.367 r  <hidden>
                         net (fo=1, routed)           0.044     3.411    <hidden>
    SLICE_X8Y189         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.678     5.504    <hidden>
    SLICE_X8Y189         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.347ns (25.789%)  route 0.999ns (74.211%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.780ns (routing 0.760ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.251ns, distribution 1.414ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.780     2.047    <hidden>
    SLICE_X2Y156         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.161 r  <hidden>
                         net (fo=5, routed)           0.943     3.104    <hidden>
    SLICE_X3Y148         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     3.241 r  <hidden>
                         net (fo=1, routed)           0.014     3.255    <hidden>
    SLICE_X3Y148         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.096     3.351 r  <hidden>
                         net (fo=1, routed)           0.042     3.393    <hidden>
    SLICE_X3Y148         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.665     5.491    <hidden>
    SLICE_X3Y148         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.116ns (61.745%)  route 0.072ns (38.255%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.966ns (routing 0.412ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.812ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.966     1.117    <hidden>
    SLICE_X3Y153         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.201 r  <hidden>
                         net (fo=5, routed)           0.056     1.256    <hidden>
    SLICE_X3Y151         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     1.277 r  <hidden>
                         net (fo=1, routed)           0.008     1.285    <hidden>
    SLICE_X3Y151         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.296 r  <hidden>
                         net (fo=1, routed)           0.008     1.304    <hidden>
    SLICE_X3Y151         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.742     3.288    <hidden>
    SLICE_X3Y151         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.117ns (61.930%)  route 0.072ns (38.070%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.297ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.968ns (routing 0.412ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.812ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.968     1.119    <hidden>
    SLICE_X0Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.204 r  <hidden>
                         net (fo=5, routed)           0.057     1.261    <hidden>
    SLICE_X0Y164         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.021     1.282 r  <hidden>
                         net (fo=1, routed)           0.007     1.289    <hidden>
    SLICE_X0Y164         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.011     1.300 r  <hidden>
                         net (fo=1, routed)           0.008     1.308    <hidden>
    SLICE_X0Y164         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.751     3.297    <hidden>
    SLICE_X0Y164         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.117ns (61.641%)  route 0.073ns (38.359%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.969ns (routing 0.412ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.812ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.969     1.120    <hidden>
    SLICE_X0Y161         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.204 r  <hidden>
                         net (fo=5, routed)           0.057     1.260    <hidden>
    SLICE_X0Y159         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.022     1.282 r  <hidden>
                         net (fo=1, routed)           0.008     1.290    <hidden>
    SLICE_X0Y159         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.011     1.301 r  <hidden>
                         net (fo=1, routed)           0.008     1.309    <hidden>
    SLICE_X0Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.739     3.285    <hidden>
    SLICE_X0Y159         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.133ns (66.749%)  route 0.066ns (33.251%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.961ns (routing 0.412ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.812ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.961     1.112    <hidden>
    SLICE_X3Y151         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.197 r  <hidden>
                         net (fo=5, routed)           0.050     1.247    <hidden>
    SLICE_X3Y150         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.037     1.284 r  <hidden>
                         net (fo=1, routed)           0.008     1.292    <hidden>
    SLICE_X3Y150         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.303 r  <hidden>
                         net (fo=1, routed)           0.008     1.311    <hidden>
    SLICE_X3Y150         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.748     3.294    <hidden>
    SLICE_X3Y150         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.117ns (61.641%)  route 0.073ns (38.359%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.971ns (routing 0.412ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.812ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.971     1.122    <hidden>
    SLICE_X0Y161         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.207 r  <hidden>
                         net (fo=5, routed)           0.056     1.262    <hidden>
    SLICE_X0Y159         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.021     1.283 r  <hidden>
                         net (fo=1, routed)           0.009     1.292    <hidden>
    SLICE_X0Y159         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.011     1.303 r  <hidden>
                         net (fo=1, routed)           0.008     1.311    <hidden>
    SLICE_X0Y159         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.739     3.285    <hidden>
    SLICE_X0Y159         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.117ns (59.424%)  route 0.080ns (40.576%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.964ns (routing 0.412ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.812ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.964     1.115    <hidden>
    SLICE_X2Y156         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.199 r  <hidden>
                         net (fo=5, routed)           0.056     1.255    <hidden>
    SLICE_X2Y157         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.021     1.276 r  <hidden>
                         net (fo=1, routed)           0.016     1.292    <hidden>
    SLICE_X2Y157         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.012     1.304 r  <hidden>
                         net (fo=1, routed)           0.008     1.312    <hidden>
    SLICE_X2Y157         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.749     3.295    <hidden>
    SLICE_X2Y157         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.117ns (71.223%)  route 0.047ns (28.777%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.000ns (routing 0.412ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.812ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         1.000     1.151    <hidden>
    SLICE_X9Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.235 r  <hidden>
                         net (fo=5, routed)           0.031     1.266    <hidden>
    SLICE_X9Y174         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.022     1.288 r  <hidden>
                         net (fo=1, routed)           0.008     1.296    <hidden>
    SLICE_X9Y174         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.011     1.307 r  <hidden>
                         net (fo=1, routed)           0.008     1.315    <hidden>
    SLICE_X9Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.743     3.289    <hidden>
    SLICE_X9Y174         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.132ns (70.726%)  route 0.055ns (29.274%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.978ns (routing 0.412ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.812ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.978     1.129    <hidden>
    SLICE_X5Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.212 r  <hidden>
                         net (fo=5, routed)           0.029     1.241    <hidden>
    SLICE_X5Y171         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     1.278 r  <hidden>
                         net (fo=1, routed)           0.018     1.296    <hidden>
    SLICE_X5Y171         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.308 r  <hidden>
                         net (fo=1, routed)           0.008     1.316    <hidden>
    SLICE_X5Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.760     3.306    <hidden>
    SLICE_X5Y171         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.117ns (57.976%)  route 0.085ns (42.024%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.965ns (routing 0.412ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.812ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.965     1.116    <hidden>
    SLICE_X1Y160         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.200 r  <hidden>
                         net (fo=5, routed)           0.059     1.259    <hidden>
    SLICE_X1Y162         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.021     1.280 r  <hidden>
                         net (fo=1, routed)           0.018     1.298    <hidden>
    SLICE_X1Y162         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.310 r  <hidden>
                         net (fo=1, routed)           0.008     1.318    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.747     3.293    <hidden>
    SLICE_X1Y162         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.117ns (60.522%)  route 0.076ns (39.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.974ns (routing 0.412ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.812ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=982, routed)         0.974     1.125    <hidden>
    SLICE_X0Y167         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.210 r  <hidden>
                         net (fo=5, routed)           0.060     1.270    <hidden>
    SLICE_X0Y165         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     1.291 r  <hidden>
                         net (fo=1, routed)           0.008     1.299    <hidden>
    SLICE_X0Y165         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.310 r  <hidden>
                         net (fo=1, routed)           0.008     1.318    <hidden>
    SLICE_X0Y165         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.743     3.289    <hidden>
    SLICE_X0Y165         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           432 Endpoints
Min Delay           492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 0.196ns (7.035%)  route 2.590ns (92.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.175     5.501    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 0.196ns (7.035%)  route 2.590ns (92.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.175     5.501    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.731ns  (logic 0.196ns (7.176%)  route 2.535ns (92.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.120     5.446    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y56          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y56          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.731ns  (logic 0.196ns (7.176%)  route 2.535ns (92.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.120     5.446    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y56          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y56          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 0.196ns (7.251%)  route 2.507ns (92.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.251ns, distribution 1.390ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.092     5.418    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X2Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.641     5.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 0.196ns (7.251%)  route 2.507ns (92.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.251ns, distribution 1.390ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.092     5.418    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X2Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.641     5.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 0.196ns (7.518%)  route 2.411ns (92.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.251ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.996     5.322    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.637     5.463    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 0.196ns (7.518%)  route 2.411ns (92.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.251ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.996     5.322    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.637     5.463    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.196ns (9.771%)  route 1.810ns (90.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.395     4.721    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y97          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.615     5.441    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y97          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.196ns (9.771%)  route 1.810ns (90.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.448ns (routing 1.045ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        2.448     2.715    project_1_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X20Y201        FDRE                                         r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.831 r  project_1_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.415     3.246    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     3.326 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.395     4.721    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y97          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.615     5.441    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y97          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.812ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.279     1.430    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y66          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.513 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.064     1.577    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y66          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.717     3.263    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y66          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.280ns (routing 0.572ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.812ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.280     1.431    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.514 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.064     1.578    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.726     3.272    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.298ns (routing 0.572ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.812ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.298     1.449    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y149         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.531 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.065     1.596    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y149         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.739     3.285    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y149         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.812ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.279     1.430    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y61          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.513 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.090     1.603    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y61          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.719     3.265    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y61          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.276ns (routing 0.572ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.812ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.276     1.427    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.510 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.097     1.607    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.719     3.265    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y64          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.278ns (routing 0.572ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.812ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.278     1.429    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.512 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.097     1.609    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.721     3.267    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.304%)  route 0.099ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.812ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.279     1.430    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y65          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.512 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.099     1.611    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y65          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.727     3.273    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y65          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.083ns (45.109%)  route 0.101ns (54.891%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.278ns (routing 0.572ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.812ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.278     1.429    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y63          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.512 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.101     1.613    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y62          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.715     3.261    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y62          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.086ns (50.213%)  route 0.085ns (49.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.292ns (routing 0.572ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.812ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.292     1.443    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y53          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.529 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.085     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X1Y55          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.728     3.274    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X1Y55          FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.083ns (52.201%)  route 0.076ns (47.799%))
  Logic Levels:           0  
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.304ns (routing 0.572ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.812ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2918, routed)        1.304     1.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y140         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.538 r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.076     1.614    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y138         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.758     3.304    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y138         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.333ns  (logic 0.248ns (7.441%)  route 3.085ns (92.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.175     8.840    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.333ns  (logic 0.248ns (7.441%)  route 3.085ns (92.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.175     8.840    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X5Y65          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y65          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.248ns (7.565%)  route 3.030ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.120     8.785    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y56          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y56          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.248ns (7.565%)  route 3.030ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.629ns (routing 1.251ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.120     8.785    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y56          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.629     5.455    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y56          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.248ns (7.630%)  route 3.002ns (92.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.251ns, distribution 1.390ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.092     8.757    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X2Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.641     5.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 0.248ns (7.630%)  route 3.002ns (92.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.251ns, distribution 1.390ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.092     8.757    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X2Y55          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.641     5.467    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y55          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.248ns (7.862%)  route 2.906ns (92.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.251ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.996     8.661    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.637     5.463    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 0.248ns (7.862%)  route 2.906ns (92.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.251ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.996     8.661    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y59          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.637     5.463    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y59          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.248ns (9.714%)  route 2.305ns (90.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.395     8.060    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y97          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.615     5.441    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y97          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.248ns (9.714%)  route 2.305ns (90.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.362ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.251ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.838     1.838    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.901     5.507    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.621 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.910     6.531    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     6.665 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.395     8.060    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y97          FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.615     5.441    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y97          FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.151ns (22.732%)  route 0.513ns (77.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.812ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.080     3.902    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.753     3.299    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.151ns (22.732%)  route 0.513ns (77.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.812ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.080     3.902    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y201         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.753     3.299    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y201         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.151ns (22.040%)  route 0.534ns (77.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.101     3.923    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y202         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.757     3.303    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y202         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.151ns (22.040%)  route 0.534ns (77.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.101     3.923    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y202         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.757     3.303    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y202         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.151ns (21.415%)  route 0.554ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.812ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.121     3.943    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y204         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.750     3.296    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y204         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.151ns (21.415%)  route 0.554ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.812ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.121     3.943    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X7Y204         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.750     3.296    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y204         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.151ns (19.657%)  route 0.617ns (80.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     4.006    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.745     3.291    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.151ns (19.657%)  route 0.617ns (80.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     4.006    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.745     3.291    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.151ns (19.657%)  route 0.617ns (80.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     4.006    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.745     3.291    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.151ns (19.657%)  route 0.617ns (80.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.746ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         0.992     0.992    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.605     3.238    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X9Y212         FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.322 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          0.433     3.755    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X7Y201         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.822 f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     4.006    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y205         FDPE                                         f  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.745     3.291    project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y205         FDPE                                         r  project_1_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.149ns (11.723%)  route 1.122ns (88.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 2.660ns (routing 1.251ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           1.027     1.027    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X10Y208        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     1.176 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.095     1.271    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.669     1.669    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       2.660     5.486    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.076ns (12.860%)  route 0.515ns (87.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 1.750ns (routing 0.812ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           0.488     0.488    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X10Y208        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     0.564 r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.027     0.591    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=982, routed)         1.082     1.082    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_project_1_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  project_1_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37907, routed)       1.750     3.296    project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X10Y208        FDRE                                         r  project_1_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





