<!doctype html>
<html class="no-js" lang="en" data-content_root="../">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../genindex.html" /><link rel="search" title="Search" href="../search.html" /><link rel="next" title="Latch cells" href="gate_reg_latch.html" /><link rel="prev" title="Combinatorial cells (combined)" href="gate_comb_combined.html" />

    <link rel="shortcut icon" href="../_static/yshq_favicon.png"/><!-- Generated with Sphinx 8.2.3 and Furo 2025.04.22.dev1 -->
        <title>Flip-flop cells - YosysHQ Yosys 0.55-dev documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-ys.css?v=5cc2bdad" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css?v=63c85a92" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
      }
    }
  }
</style><script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="yosys" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/cell/gate_reg_ff.html" /><meta name="readthedocs-http-status" content="200" /></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../index.html"><div class="brand">YosysHQ Yosys 0.55-dev documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand"
   title="External link to https://yosyshq.readthedocs.io"
   href="https://yosyshq.readthedocs.io"><div class="sidebar-logo-container">
    <img class="sidebar-logo" src="../_static/yshq_logo.png" alt="Main Brand Logo"/>
  </div>
  
  
  
</a><form class="sidebar-search-container" method="get" action="../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul>
<li class="toctree-l1"><a class="reference internal" href="../index.html">Yosys (index)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">What is Yosys</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../getting_started/index.html">Getting started with Yosys</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of Getting started with Yosys</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/installation.html">Installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/example_synth.html">Synthesis starter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/scripting_intro.html">Scripting in Yosys</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../using_yosys/index.html">Using Yosys (advanced)</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of Using Yosys (advanced)</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/synthesis/index.html">Synthesis in detail</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle navigation of Synthesis in detail</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/synth.html">Synth commands</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/proc.html">Converting process blocks</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/fsm.html">FSM handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/memory.html">Memory handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/opt.html">Optimization passes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/techmap_synth.html">Technology mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/extract.html">The extract pass</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/abc.html">The ABC toolbox</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/cell_libs.html">Mapping to cell libraries</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/more_scripting/index.html">More scripting</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle navigation of More scripting</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/load_design.html">Loading a design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/selections.html">Selections</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/interactive_investigation.html">Interactive design investigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/model_checking.html">Symbolic model checking</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/data_flow_tracking.html">Dataflow tracking</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../yosys_internals/index.html">Yosys internals</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle navigation of Yosys internals</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/flow/index.html">Internal flow</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle navigation of Internal flow</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/overview.html">Flow overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/control_and_data.html">Control and data flow</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/verilog_frontend.html">The Verilog and AST frontends</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/formats/index.html">Internal formats</a><input class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle navigation of Internal formats</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/formats/rtlil_rep.html">The RTL Intermediate Language (RTLIL)</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/extending_yosys/index.html">Working with the Yosys codebase</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle navigation of Working with the Yosys codebase</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/extensions.html">Writing extensions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/build_verific.html">Compiling with Verific library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/functional_ir.html">Writing a new backend using FunctionalIR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/contributing.html">Contributing to Yosys</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/test_suites.html">Testing Yosys</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/techmap.html">Techmap by example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/verilog.html">Notes on Verilog support in Yosys</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/hashing.html">Hashing and associative data structures in Yosys</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../appendix/primer.html">A primer on digital circuit synthesis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/rtlil_text.html">RTLIL text representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxlibs.html">Auxiliary libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxprogs.html">Auxiliary programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bib.html">Literature references</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../cell_index.html">Internal cell library</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle navigation of Internal cell library</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 has-children"><a class="reference internal" href="index_word.html">Word-level cells</a><input class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle navigation of Word-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="word_unary.html">Unary operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_binary.html">Binary operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_mux.html">Multiplexers</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_reg.html">Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_mem.html">Memories</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_fsm.html">Finite state machines</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_arith.html">Coarse arithmetics</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_logic.html">Arbitrary logic functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_spec.html">Specify rules</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_formal.html">Formal verification cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_debug.html">Debugging cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_wire.html">Wire cells</a></li>
</ul>
</li>
<li class="toctree-l2 current has-children"><a class="reference internal" href="index_gate.html">Gate-level cells</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><div class="visually-hidden">Toggle navigation of Gate-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="gate_comb_simple.html">Combinatorial cells (simple)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_comb_combined.html">Combinatorial cells (combined)</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">Flip-flop cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_reg_latch.html">Latch cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_other.html">Other gate-level cells</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="properties.html">Cell properties</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../cmd_ref.html">Command line reference</a><input class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><div class="visually-hidden">Toggle navigation of Command line reference</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../appendix/env_vars.html">Yosys environment variables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc.html">abc - use ABC for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9.html">abc9 - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_exe.html">abc9_exe - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_ops.html">abc9_ops - helper functions for ABC9</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc_new.html">abc_new - (experimental) use ABC for SC technology mapping (new)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abstract.html">abstract - replace signals with abstract values during formal verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/add.html">add - add objects to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/aigmap.html">aigmap - map logic to and-inverter-graph circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/alumacc.html">alumacc - extract ALU and MACC cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_eqn.html">anlogic_eqn - Anlogic: Calculate equations for luts</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_fixcarry.html">anlogic_fixcarry - Anlogic: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/assertpmux.html">assertpmux - adds asserts for parallel muxes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/async2sync.html">async2sync - convert async FF inputs to sync circuits</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmap.html">attrmap - renaming attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmvcp.html">attrmvcp - move or copy attributes from wires to driving cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/autoname.html">autoname - automatically assign names to objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/blackbox.html">blackbox - convert modules into blackbox modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bmuxmap.html">bmuxmap - transform $bmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/booth.html">booth - map $mul cells to Booth multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/box_derive.html">box_derive - derive box modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bufnorm.html">bufnorm - (experimental) convert design into buffered-normalized form</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bugpoint.html">bugpoint - minimize testcases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bwmuxmap.html">bwmuxmap - replace $bwmux cells with equivalent logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cd.html">cd - a shortcut for ‘select -module &lt;name&gt;’</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cellmatch.html">cellmatch - match cells to their targets in cell library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/check.html">check - check for obvious problems in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chformal.html">chformal - change formal constraints of the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chparam.html">chparam - re-evaluate modules with new parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chtype.html">chtype - change type of cells in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean.html">clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean_zerowidth.html">clean_zerowidth - clean zero-width connections from the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clk2fflogic.html">clk2fflogic - convert clocked FFs to generic $ff cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clkbufmap.html">clkbufmap - insert clock buffers on clock networks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clockgate.html">clockgate - extract clock gating out of flip flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect.html">connect - create or remove connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect_rpc.html">connect_rpc - connect to RPC frontend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connwrappers.html">connwrappers - match width of input-output port pairs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/constmap.html">constmap - technology mapping of coarse constant value</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_fixup.html">coolrunner2_fixup - insert necessary buffer cells for CoolRunner-II architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_sop.html">coolrunner2_sop - break $sop cells into ANDTERM/ORTERM cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/copy.html">copy - copy modules in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cover.html">cover - print code coverage counters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cutpoint.html">cutpoint - adds formal cut points to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/debug.html">debug - run command with debug log messages enabled</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/delete.html">delete - delete objects in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/deminout.html">deminout - demote inout ports to input or output</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/demuxmap.html">demuxmap - transform $demux cells to $eq + $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/design.html">design - save, restore and reset current design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffinit.html">dffinit - set INIT param on FF cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflegalize.html">dfflegalize - convert FFs to types supported by the target</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflibmap.html">dfflibmap - technology mapping of flip-flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffunmap.html">dffunmap - unmap clock enable and synchronous reset from FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dft_tag.html">dft_tag - create tagging logic for data flow tracking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dump.html">dump - print parts of the design in RTLIL format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/echo.html">echo - turning echoing back of commands on and off</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/edgetypes.html">edgetypes - list all types of edges in selection</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/efinix_fixcarry.html">efinix_fixcarry - Efinix: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_add.html">equiv_add - add a $equiv cell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_induct.html">equiv_induct - proving $equiv cells using temporal induction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_make.html">equiv_make - prepare a circuit for equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_mark.html">equiv_mark - mark equivalence checking regions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_miter.html">equiv_miter - extract miter from equiv circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_opt.html">equiv_opt - prove equivalence for optimized circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_purge.html">equiv_purge - purge equivalence checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_remove.html">equiv_remove - remove $equiv cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_simple.html">equiv_simple - try proving simple $equiv instances</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_status.html">equiv_status - print status of equivalent checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_struct.html">equiv_struct - structural equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/eval.html">eval - evaluate the circuit given an input</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/example_dt.html">example_dt - drivertools example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/exec.html">exec - execute commands in the operating system shell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/expose.html">expose - convert internal signals to module ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract.html">extract - find subcircuits and replace them with cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_counter.html">extract_counter - Extract GreenPak4 counter cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_fa.html">extract_fa - find and extract full/half adders</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_reduce.html">extract_reduce - converts gate chains into $reduce_* cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extractinv.html">extractinv - extract explicit inverter cells for invertible cell pins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flatten.html">flatten - flatten design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flowmap.html">flowmap - pack LUTs with FlowMap</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fmcombine.html">fmcombine - combine two instances of a cell into one</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fminit.html">fminit - set init values/sequences for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/formalff.html">formalff - prepare FFs for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/freduce.html">freduce - perform functional reduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm.html">fsm - extract and optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_detect.html">fsm_detect - finding FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_expand.html">fsm_expand - expand FSM cells by merging logic into it</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_export.html">fsm_export - exporting FSMs to KISS2 files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_extract.html">fsm_extract - extracting FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_info.html">fsm_info - print information on finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_map.html">fsm_map - mapping FSMs to basic logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_opt.html">fsm_opt - optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_recode.html">fsm_recode - recoding finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fst2tb.html">fst2tb - generate testbench out of fst file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/future.html">future - resolve future sampled value functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/gatemate_foldinv.html">gatemate_foldinv - fold inverters into Gatemate LUT trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/glift.html">glift - create GLIFT models and optimization problems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/greenpak4_dffinv.html">greenpak4_dffinv - merge greenpak4 inverters and DFF/latches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/help.html">help - display help messages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hierarchy.html">hierarchy - check, expand and clean up design hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hilomap.html">hilomap - technology mapping of constant hi- and/or lo-drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/history.html">history - show last interactive commands</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_braminit.html">ice40_braminit - iCE40: perform SB_RAM40_4K initialization from file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_dsp.html">ice40_dsp - iCE40: map multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_opt.html">ice40_opt - iCE40: perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_wrapcarry.html">ice40_wrapcarry - iCE40: wrap carries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/insbuf.html">insbuf - insert buffer cells for connected wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/internal_stats.html">internal_stats - print internal statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/iopadmap.html">iopadmap - technology mapping of i/o pads (or buffers)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/jny.html">jny - write design and metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/json.html">json - write design in JSON format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/keep_hierarchy.html">keep_hierarchy - selectively add the keep_hierarchy attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lattice_gsr.html">lattice_gsr - Lattice: handle GSR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/libcache.html">libcache - control caching of technology library data parsed from liberty files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/license.html">license - print license terms</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/log.html">log - print text and log files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/logger.html">logger - set logger properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ls.html">ls - list modules or objects in modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ltp.html">ltp - print longest topological path</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lut2mux.html">lut2mux - convert $lut to $_MUX_</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/maccmap.html">maccmap - mapping macc cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory.html">memory - translate memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bmux2rom.html">memory_bmux2rom - convert muxes to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bram.html">memory_bram - map memories to block rams</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_collect.html">memory_collect - creating multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_dff.html">memory_dff - merge input/output DFFs into memory read ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_libmap.html">memory_libmap - map memories to cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_map.html">memory_map - translate multiport memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_memx.html">memory_memx - emulate vlog sim behavior for mem ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_narrow.html">memory_narrow - split up wide memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_nordff.html">memory_nordff - extract read port FFs from memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_share.html">memory_share - consolidate memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_unpack.html">memory_unpack - unpack multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dffopt.html">microchip_dffopt - MICROCHIP: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dsp.html">microchip_dsp - MICROCHIP: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/miter.html">miter - automatically create a miter circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/mutate.html">mutate - generate or apply design mutations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxcover.html">muxcover - cover trees of MUX cells with wider MUXes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxpack.html">muxpack - $mux/$pmux cascades to $pmux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nlutmap.html">nlutmap - map to LUTs of different sizes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nx_carry.html">nx_carry - NanoXplore: create carry cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/onehot.html">onehot - optimize $eq cells for onehot signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt.html">opt - perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_clean.html">opt_clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_demorgan.html">opt_demorgan - Optimize reductions with DeMorgan equivalents</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_dff.html">opt_dff - perform DFF optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_expr.html">opt_expr - perform const folding and simple expression rewriting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_ffinv.html">opt_ffinv - push inverters through FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut.html">opt_lut - optimize LUT cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut_ins.html">opt_lut_ins - discard unused LUT inputs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem.html">opt_mem - optimize memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_feedback.html">opt_mem_feedback - convert memory read-to-write port feedback paths to write enables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_priority.html">opt_mem_priority - remove priority relations between write ports that can never collide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_widen.html">opt_mem_widen - optimize memories where all ports are wide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_merge.html">opt_merge - consolidate identical cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_muxtree.html">opt_muxtree - eliminate dead trees in multiplexer trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_reduce.html">opt_reduce - simplify large MUXes and AND/OR gates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_share.html">opt_share - merge mutually exclusive cells of the same type that share an input signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/paramap.html">paramap - renaming cell parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/peepopt.html">peepopt - collection of peephole optimizers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/plugin.html">plugin - load and list loaded plugins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmux2shiftx.html">pmux2shiftx - transform $pmux cells to $shiftx cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmuxtree.html">pmuxtree - transform $pmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portarcs.html">portarcs - derive port arcs for propagation delay</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portlist.html">portlist - list (top-level) ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/prep.html">prep - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/printattrs.html">printattrs - print attributes of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc.html">proc - translate processes to netlists</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_arst.html">proc_arst - detect asynchronous resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_clean.html">proc_clean - remove empty parts of processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dff.html">proc_dff - extract flip-flops from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dlatch.html">proc_dlatch - extract latches from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_init.html">proc_init - convert initial block to init attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_memwr.html">proc_memwr - extract memory writes from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_mux.html">proc_mux - convert decision trees to multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_prune.html">proc_prune - remove redundant assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rmdead.html">proc_rmdead - eliminate dead trees in decision trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rom.html">proc_rom - convert switches to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/qbfsat.html">qbfsat - solve a 2QBF-SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_merge.html">ql_bram_merge - Infers QuickLogic k6n10f BRAM pairs that can operate independently</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_types.html">ql_bram_types - Change TDP36K type to subtypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_io_regs.html">ql_dsp_io_regs - change types of QL_DSP2 depending on configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_macc.html">ql_dsp_macc - infer QuickLogic multiplier-accumulator DSP cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_simd.html">ql_dsp_simd - merge QuickLogic K6N10f DSP pairs to operate in SIMD mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_ioff.html">ql_ioff - Infer I/O FFs for qlf_k6n10f architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read.html">read - load HDL designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_aiger.html">read_aiger - read AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_blif.html">read_blif - read BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_json.html">read_json - read JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_liberty.html">read_liberty - read cells from liberty file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_rtlil.html">read_rtlil - read modules from RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog.html">read_verilog - read modules from Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog_file_list.html">read_verilog_file_list - parse a Verilog file list</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_xaiger2.html">read_xaiger2 - (experimental) read XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/recover_names.html">recover_names - Execute a lossy mapping command and recover original netnames</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rename.html">rename - rename object in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rmports.html">rmports - remove module ports with no connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sat.html">sat - solve a SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scatter.html">scatter - add additional intermediate nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scc.html">scc - detect strongly connected components (logic loops)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scratchpad.html">scratchpad - get/set values in the scratchpad</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/script.html">script - execute commands from file or wire</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/select.html">select - modify and view the list of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setattr.html">setattr - set/unset attributes on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setenv.html">setenv - set an environment variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setparam.html">setparam - set/unset parameters on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setundef.html">setundef - replace undef values with defined constants</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/share.html">share - perform sat-based resource sharing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shell.html">shell - enter interactive command mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/show.html">show - generate schematics using graphviz</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shregmap.html">shregmap - map shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sim.html">sim - simulate the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/simplemap.html">simplemap - mapping simple coarse-grain cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splice.html">splice - create explicit splicing cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitcells.html">splitcells - split up multi-bit cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitnets.html">splitnets - split up multi-bit nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sta.html">sta - perform static timing analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/stat.html">stat - print some statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/submod.html">submod - moving part of a module to a new submodule</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/supercover.html">supercover - add hi/lo cover cells for each wire bit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth.html">synth - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_achronix.html">synth_achronix - synthesis for Achronix Speedster22i FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_anlogic.html">synth_anlogic - synthesis for Anlogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_coolrunner2.html">synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_easic.html">synth_easic - synthesis for eASIC platform</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ecp5.html">synth_ecp5 - synthesis for ECP5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_efinix.html">synth_efinix - synthesis for Efinix FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_fabulous.html">synth_fabulous - FABulous synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gatemate.html">synth_gatemate - synthesis for Cologne Chip GateMate FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gowin.html">synth_gowin - synthesis for Gowin FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_greenpak4.html">synth_greenpak4 - synthesis for GreenPAK4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ice40.html">synth_ice40 - synthesis for iCE40 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel.html">synth_intel - synthesis for Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel_alm.html">synth_intel_alm - synthesis for ALM-based Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_lattice.html">synth_lattice - synthesis for Lattice FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_microchip.html">synth_microchip - synthesis for Microchip FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nanoxplore.html">synth_nanoxplore - synthesis for NanoXplore FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nexus.html">synth_nexus - synthesis for Lattice Nexus FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_quicklogic.html">synth_quicklogic - Synthesis for QuickLogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_sf2.html">synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_xilinx.html">synth_xilinx - synthesis for Xilinx FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synthprop.html">synthprop - synthesize SVA properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tcl.html">tcl - execute a TCL script file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/techmap.html">techmap - generic technology mapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tee.html">tee - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_abcloop.html">test_abcloop - automatically test handling of loops in abc command</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_autotb.html">test_autotb - generate simple test benches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_cell.html">test_cell - automatically test the implementation of a cell type</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_generic.html">test_generic - test the generic compute graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_pmgen.html">test_pmgen - test pass for pmgen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_select.html">test_select - call internal selection methods on design for testing purposes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/timeest.html">timeest - estimate timing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/torder.html">torder - print cells in topological order</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/trace.html">trace - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tribuf.html">tribuf - infer tri-state buffers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/uniquify.html">uniquify - create unique copies of modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verific.html">verific - load Verilog and VHDL designs using Verific</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defaults.html">verilog_defaults - set default options for read_verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defines.html">verilog_defines - define and undefine verilog defines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/viz.html">viz - visualize data flow graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wbflip.html">wbflip - flip the whitebox attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wrapcell.html">wrapcell - wrap individual cells into new modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wreduce.html">wreduce - reduce the word size of operations if possible</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger.html">write_aiger - write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger2.html">write_aiger2 - (experimental) write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_blif.html">write_blif - write design to BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_btor.html">write_btor - write design to BTOR file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_cxxrtl.html">write_cxxrtl - convert design to C++ RTL simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_edif.html">write_edif - write design to EDIF netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_file.html">write_file - write a text to a file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_firrtl.html">write_firrtl - write design to a FIRRTL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_cxx.html">write_functional_cxx - convert design to C++ using the functional backend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_rosette.html">write_functional_rosette - Generate Rosette compatible Racket from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_smt2.html">write_functional_smt2 - Generate SMT-LIB from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_intersynth.html">write_intersynth - write design to InterSynth netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_jny.html">write_jny - generate design metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_json.html">write_json - write design to a JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_rtlil.html">write_rtlil - write design to RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_simplec.html">write_simplec - convert design to simple C code</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smt2.html">write_smt2 - write design to SMT-LIBv2 file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smv.html">write_smv - write design to SMV file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_spice.html">write_spice - write design to SPICE netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_table.html">write_table - write design as connectivity table</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_verilog.html">write_verilog - write design to Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger.html">write_xaiger - write design to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger2.html">write_xaiger2 - (experimental) write module to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dffopt.html">xilinx_dffopt - Xilinx: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dsp.html">xilinx_dsp - Xilinx: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_srl.html">xilinx_srl - Xilinx shift register extraction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xprop.html">xprop - formal x propagation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/zinit.html">zinit - add inverters so all FF are zero-initialized</a></li>
</ul>
</li>
</ul>

</div>

<div
  id="furo-sidebar-ad-placement"
  class="flat"
  data-ea-publisher="readthedocs"
  data-ea-type="readthedocs-sidebar"
  data-ea-manual="true"
></div>
</div>



      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/blob/main/docs/source/cell/gate_reg_ff.rst?plain=true" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div><div class="edit-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/edit/main/docs/source/cell/gate_reg_ff.rst" title="Edit this page">
    <svg><use href="#svg-pencil"></use></svg>
    <span class="visually-hidden">Edit this page</span>
  </a>
</div><div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="flip-flop-cells">
<h1>Flip-flop cells<a class="headerlink" href="#flip-flop-cells" title="Link to this heading">¶</a></h1>
<p>The cell types <a class="reference internal" href="#reg_ff.$_DFF_N_" title="reg_ff::$_DFF_N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_N_</span></code></a> and <a class="reference internal" href="#reg_ff.$_DFF_P_" title="reg_ff::$_DFF_P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_P_</span></code></a> represent d-type flip-flops.</p>
<div class="table-wrapper docutils container" id="id2">
<table class="docutils align-default" id="id2">
<caption><span class="caption-number">Table 9 </span><span class="caption-text">Cell types for basic flip-flops</span><a class="headerlink" href="#id2" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Verilog</p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_N_" title="reg_ff::$_DFF_N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_P_" title="reg_ff::$_DFF_P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_P_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_DFFE_[NP][NP]_</span></code> implement d-type flip-flops with enable. The
values in the table for these cell types relate to the following Verilog code
template.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">EN</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">EN_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<div class="table-wrapper docutils container" id="tab-celllib-gates-dffe">
<table class="docutils align-default" id="tab-celllib-gates-dffe">
<caption><span class="caption-number">Table 10 </span><span class="caption-text">Cell types for gate level logic networks (FFs with enable)</span><a class="headerlink" href="#tab-celllib-gates-dffe" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(ClkEdge\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(EnLvl\)</span></p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NN_" title="reg_ff::$_DFFE_NN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NP_" title="reg_ff::$_DFFE_NP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PN_" title="reg_ff::$_DFFE_PN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PP_" title="reg_ff::$_DFFE_PP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PP_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_DFF_[NP][NP][01]_</span></code> implement d-type flip-flops with
asynchronous reset. The values in the table for these cell types relate to the
following Verilog code template, where <code class="docutils literal notranslate"><span class="pre">RST_EDGE</span></code> is <code class="docutils literal notranslate"><span class="pre">posedge</span></code> if
<code class="docutils literal notranslate"><span class="pre">RST_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, and <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">RST_EDGE</span><span class="w"> </span><span class="n">R</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RST_VAL</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_SDFF_[NP][NP][01]_</span></code> implement d-type flip-flops with
synchronous reset. The values in the table for these cell types relate to the
following Verilog code template:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RST_VAL</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<div class="table-wrapper docutils container" id="tab-celllib-gates-adff">
<table class="docutils align-default" id="tab-celllib-gates-adff">
<caption><span class="caption-number">Table 11 </span><span class="caption-text">Cell types for gate level logic networks (FFs with reset)</span><a class="headerlink" href="#tab-celllib-gates-adff" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(ClkEdge\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstLvl\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstVal\)</span></p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_NN0_" title="reg_ff::$_DFF_NN0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_NN0_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_NN0_" title="reg_ff::$_SDFF_NN0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_NN0_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_NN1_" title="reg_ff::$_DFF_NN1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_NN1_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_NN1_" title="reg_ff::$_SDFF_NN1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_NN1_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_NP0_" title="reg_ff::$_DFF_NP0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_NP0_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_NP0_" title="reg_ff::$_SDFF_NP0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_NP0_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_NP1_" title="reg_ff::$_DFF_NP1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_NP1_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_NP1_" title="reg_ff::$_SDFF_NP1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_NP1_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_PN0_" title="reg_ff::$_DFF_PN0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_PN0_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_PN0_" title="reg_ff::$_SDFF_PN0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_PN0_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_PN1_" title="reg_ff::$_DFF_PN1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_PN1_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_PN1_" title="reg_ff::$_SDFF_PN1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_PN1_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_PP0_" title="reg_ff::$_DFF_PP0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_PP0_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_PP0_" title="reg_ff::$_SDFF_PP0_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_PP0_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFF_PP1_" title="reg_ff::$_DFF_PP1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFF_PP1_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFF_PP1_" title="reg_ff::$_SDFF_PP1_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFF_PP1_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_DFFE_[NP][NP][01][NP]_</span></code> implement d-type flip-flops with
asynchronous reset and enable. The values in the table for these cell types
relate to the following Verilog code template, where <code class="docutils literal notranslate"><span class="pre">RST_EDGE</span></code> is <code class="docutils literal notranslate"><span class="pre">posedge</span></code>
if <code class="docutils literal notranslate"><span class="pre">RST_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, and <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">RST_EDGE</span><span class="w"> </span><span class="n">R</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RST_VAL</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">EN</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">EN_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_SDFFE_[NP][NP][01][NP]_</span></code> implement d-type flip-flops with
synchronous reset and enable, with reset having priority over enable. The values
in the table for these cell types relate to the following Verilog code template:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RST_VAL</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">EN</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">EN_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_SDFFCE_[NP][NP][01][NP]_</span></code> implement d-type flip-flops with
synchronous reset and enable, with enable having priority over reset. The values
in the table for these cell types relate to the following Verilog code template:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">EN</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">EN_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">         </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RST_VAL</span><span class="p">;</span>
<span class="w">      </span><span class="k">else</span>
<span class="w">         </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<div class="table-wrapper docutils container" id="tab-celllib-gates-adffe">
<table class="docutils align-default" id="tab-celllib-gates-adffe">
<caption><span class="caption-number">Table 12 </span><span class="caption-text">Cell types for gate level logic networks (FFs with reset and enable)</span><a class="headerlink" href="#tab-celllib-gates-adffe" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(ClkEdge\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstLvl\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstVal\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(EnLvl\)</span></p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NN0N_" title="reg_ff::$_DFFE_NN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NN0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NN0N_" title="reg_ff::$_SDFFE_NN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NN0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NN0N_" title="reg_ff::$_SDFFCE_NN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NN0N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NN0P_" title="reg_ff::$_DFFE_NN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NN0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NN0P_" title="reg_ff::$_SDFFE_NN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NN0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NN0P_" title="reg_ff::$_SDFFCE_NN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NN0P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NN1N_" title="reg_ff::$_DFFE_NN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NN1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NN1N_" title="reg_ff::$_SDFFE_NN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NN1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NN1N_" title="reg_ff::$_SDFFCE_NN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NN1N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NN1P_" title="reg_ff::$_DFFE_NN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NN1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NN1P_" title="reg_ff::$_SDFFE_NN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NN1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NN1P_" title="reg_ff::$_SDFFCE_NN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NN1P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NP0N_" title="reg_ff::$_DFFE_NP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NP0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NP0N_" title="reg_ff::$_SDFFE_NP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NP0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NP0N_" title="reg_ff::$_SDFFCE_NP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NP0N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NP0P_" title="reg_ff::$_DFFE_NP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NP0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NP0P_" title="reg_ff::$_SDFFE_NP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NP0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NP0P_" title="reg_ff::$_SDFFCE_NP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NP0P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NP1N_" title="reg_ff::$_DFFE_NP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NP1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NP1N_" title="reg_ff::$_SDFFE_NP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NP1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NP1N_" title="reg_ff::$_SDFFCE_NP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NP1N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_NP1P_" title="reg_ff::$_DFFE_NP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_NP1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_NP1P_" title="reg_ff::$_SDFFE_NP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_NP1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_NP1P_" title="reg_ff::$_SDFFCE_NP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_NP1P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PN0N_" title="reg_ff::$_DFFE_PN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PN0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PN0N_" title="reg_ff::$_SDFFE_PN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PN0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PN0N_" title="reg_ff::$_SDFFCE_PN0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PN0N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PN0P_" title="reg_ff::$_DFFE_PN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PN0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PN0P_" title="reg_ff::$_SDFFE_PN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PN0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PN0P_" title="reg_ff::$_SDFFCE_PN0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PN0P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PN1N_" title="reg_ff::$_DFFE_PN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PN1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PN1N_" title="reg_ff::$_SDFFE_PN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PN1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PN1N_" title="reg_ff::$_SDFFCE_PN1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PN1N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PN1P_" title="reg_ff::$_DFFE_PN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PN1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PN1P_" title="reg_ff::$_SDFFE_PN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PN1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PN1P_" title="reg_ff::$_SDFFCE_PN1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PN1P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PP0N_" title="reg_ff::$_DFFE_PP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PP0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PP0N_" title="reg_ff::$_SDFFE_PP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PP0N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PP0N_" title="reg_ff::$_SDFFCE_PP0N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PP0N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PP0P_" title="reg_ff::$_DFFE_PP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PP0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PP0P_" title="reg_ff::$_SDFFE_PP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PP0P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PP0P_" title="reg_ff::$_SDFFCE_PP0P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PP0P_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PP1N_" title="reg_ff::$_DFFE_PP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PP1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PP1N_" title="reg_ff::$_SDFFE_PP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PP1N_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PP1N_" title="reg_ff::$_SDFFCE_PP1N_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PP1N_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFE_PP1P_" title="reg_ff::$_DFFE_PP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFE_PP1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFE_PP1P_" title="reg_ff::$_SDFFE_PP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFE_PP1P_</span></code></a>, <a class="reference internal" href="#reg_ff.$_SDFFCE_PP1P_" title="reg_ff::$_SDFFCE_PP1P_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_SDFFCE_PP1P_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_DFFSR_[NP][NP][NP]_</span></code> implement d-type flip-flops with
asynchronous set and reset. The values in the table for these cell types relate
to the following Verilog code template, where <code class="docutils literal notranslate"><span class="pre">RST_EDGE</span></code> is <code class="docutils literal notranslate"><span class="pre">posedge</span></code> if
<code class="docutils literal notranslate"><span class="pre">RST_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise, and <code class="docutils literal notranslate"><span class="pre">SET_EDGE</span></code> is <code class="docutils literal notranslate"><span class="pre">posedge</span></code> if
<code class="docutils literal notranslate"><span class="pre">SET_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">RST_EDGE</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">SET_EDGE</span><span class="w"> </span><span class="n">S</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">SET_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<div class="table-wrapper docutils container" id="tab-celllib-gates-dffsr">
<table class="docutils align-default" id="tab-celllib-gates-dffsr">
<caption><span class="caption-number">Table 13 </span><span class="caption-text">Cell types for gate level logic networks (FFs with set and reset)</span><a class="headerlink" href="#tab-celllib-gates-dffsr" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(ClkEdge\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(SetLvl\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstLvl\)</span></p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_NNN_" title="reg_ff::$_DFFSR_NNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_NNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_NNP_" title="reg_ff::$_DFFSR_NNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_NNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_NPN_" title="reg_ff::$_DFFSR_NPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_NPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_NPP_" title="reg_ff::$_DFFSR_NPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_NPP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_PNN_" title="reg_ff::$_DFFSR_PNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_PNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_PNP_" title="reg_ff::$_DFFSR_PNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_PNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_PPN_" title="reg_ff::$_DFFSR_PPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_PPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSR_PPP_" title="reg_ff::$_DFFSR_PPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSR_PPP_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The cell types <code class="docutils literal notranslate"><span class="pre">$_DFFSRE_[NP][NP][NP][NP]_</span></code> implement d-type flip-flops with
asynchronous set and reset and enable. The values in the table for these cell
types relate to the following Verilog code template, where <code class="docutils literal notranslate"><span class="pre">RST_EDGE</span></code> is
<code class="docutils literal notranslate"><span class="pre">posedge</span></code> if <code class="docutils literal notranslate"><span class="pre">RST_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise, and <code class="docutils literal notranslate"><span class="pre">SET_EDGE</span></code> is
<code class="docutils literal notranslate"><span class="pre">posedge</span></code> if <code class="docutils literal notranslate"><span class="pre">SET_LVL</span></code> if <code class="docutils literal notranslate"><span class="pre">1</span></code>, <code class="docutils literal notranslate"><span class="pre">negedge</span></code> otherwise.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">CLK_EDGE</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">RST_EDGE</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">SET_EDGE</span><span class="w"> </span><span class="n">S</span><span class="p">)</span>
<span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RST_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">SET_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">EN_LVL</span><span class="p">)</span>
<span class="w">      </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
</pre></div>
</div>
<div class="table-wrapper docutils container" id="tab-celllib-gates-dffsre">
<table class="docutils align-default" id="tab-celllib-gates-dffsre">
<caption><span class="caption-number">Table 14 </span><span class="caption-text">Cell types for gate level logic networks (FFs with set and reset and enable)</span><a class="headerlink" href="#tab-celllib-gates-dffsre" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(ClkEdge\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(SetLvl\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(RstLvl\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(EnLvl\)</span></p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNN_" title="reg_ff::$_DFFSRE_NNNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NNNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNP_" title="reg_ff::$_DFFSRE_NNNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NNNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPN_" title="reg_ff::$_DFFSRE_NNPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NNPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPP_" title="reg_ff::$_DFFSRE_NNPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NNPP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNN_" title="reg_ff::$_DFFSRE_NPNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NPNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNP_" title="reg_ff::$_DFFSRE_NPNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NPNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPN_" title="reg_ff::$_DFFSRE_NPPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NPPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">negedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPP_" title="reg_ff::$_DFFSRE_NPPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_NPPP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNN_" title="reg_ff::$_DFFSRE_PNNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PNNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNP_" title="reg_ff::$_DFFSRE_PNNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PNNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPN_" title="reg_ff::$_DFFSRE_PNPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PNPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPP_" title="reg_ff::$_DFFSRE_PNPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PNPP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNN_" title="reg_ff::$_DFFSRE_PPNN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PPNN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNP_" title="reg_ff::$_DFFSRE_PPNP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PPNP_</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPN_" title="reg_ff::$_DFFSRE_PPPN_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PPPN_</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="k">posedge</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPP_" title="reg_ff::$_DFFSRE_PPPP_"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$_DFFSRE_PPPP_</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<dl class="cell group">
<dt class="sig sig-object cell">
</dt>
<dd></dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_NNN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NNN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity async load and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 0 a  - | a
                d \ - -  0 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id3">
<div class="code-block-caption"><span class="caption-number">Listing 256 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id3" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1420</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_NNN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1421</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1422</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1423</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1424</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1425</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1426</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1427</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1428</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1429</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_NNP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NNP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity async load and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 0 a  - | a
                d \ - -  1 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id4">
<div class="code-block-caption"><span class="caption-number">Listing 257 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id4" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1445</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_NNP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1446</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1447</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1448</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1449</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1450</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1451</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1452</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1453</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1454</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_NPN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NPN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity async load and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 1 a  - | a
                d \ - -  0 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id5">
<div class="code-block-caption"><span class="caption-number">Listing 258 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id5" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1470</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_NPN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1471</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1472</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1473</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1474</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1475</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1476</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1477</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1478</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1479</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_NPP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NPP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity async load and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 1 a  - | a
                d \ - -  1 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_NPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_NPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id6">
<div class="code-block-caption"><span class="caption-number">Listing 259 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id6" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1495</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_NPP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1496</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1497</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1498</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1499</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1500</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1501</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1502</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1503</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1504</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_PNN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PNN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity async load and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 0 a  - | a
                d / - -  0 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id7">
<div class="code-block-caption"><span class="caption-number">Listing 260 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id7" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1520</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_PNN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1521</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1522</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1523</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1524</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1525</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1526</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1527</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1528</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1529</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_PNP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PNP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity async load and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 0 a  - | a
                d / - -  1 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id8">
<div class="code-block-caption"><span class="caption-number">Listing 261 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id8" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1545</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_PNP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1546</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1547</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1548</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1549</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1550</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1551</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1552</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1553</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1554</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_PPN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PPN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity async load and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 1 a  - | a
                d / - -  0 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id9">
<div class="code-block-caption"><span class="caption-number">Listing 262 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id9" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1570</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_PPN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1571</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1572</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1573</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1574</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1575</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1576</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1577</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1578</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1579</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFFE_PPP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PPP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity async load and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD E | Q
               ------------+---
                - - 1 a  - | a
                d / - -  1 | d
                - - - -  - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFFE_PPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFFE_PPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id10">
<div class="code-block-caption"><span class="caption-number">Listing 263 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id10" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1595</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFFE_PPP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1596</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1597</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1598</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1599</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1600</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1601</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1602</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1603</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1604</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_NN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFF_NN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_NN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity async load.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD | Q
               ----------+---
                - - 0 a  | a
                d \ - -  | d
                - - - -  | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_NN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_NN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id11">
<div class="code-block-caption"><span class="caption-number">Listing 264 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id11" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1323</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFF_NN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1324</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1325</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1326</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1327</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1328</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1329</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1330</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1331</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1332</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_NP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFF_NP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_NP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity async load.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD | Q
               ----------+---
                - - 1 a  | a
                d \ - -  | d
                - - - -  | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_NP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_NP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id12">
<div class="code-block-caption"><span class="caption-number">Listing 265 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id12" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1347</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFF_NP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1348</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1349</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1350</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1351</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1352</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1353</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1354</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1355</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1356</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_PN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFF_PN_</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_PN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity async load.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD | Q
               ----------+---
                - - 0 a  | a
                d / - -  | d
                - - - -  | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_PN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_PN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id13">
<div class="code-block-caption"><span class="caption-number">Listing 266 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id13" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1371</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFF_PN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1372</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1373</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1374</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1375</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1376</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1377</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1378</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1379</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1380</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_PP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_ALDFF_PP_</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_PP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity async load.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C L AD | Q
               ----------+---
                - - 1 a  | a
                d / - -  | d
                - - - -  | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_ALDFF_PP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_ALDFF_PP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id14">
<div class="code-block-caption"><span class="caption-number">Listing 267 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id14" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1395</span><span class="k">module</span><span class="w"> </span><span class="n">\$_ALDFF_PP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1396</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">L</span><span class="p">,</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1397</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1398</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">L</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1399</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">L</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1400</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">AD</span><span class="p">;</span>
<span class="linenos">1401</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1402</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1403</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1404</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NN0N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity reset and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id15">
<div class="code-block-caption"><span class="caption-number">Listing 268 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id15" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">924</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">925</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">926</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">927</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">928</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">929</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">930</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">931</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">932</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">933</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NN0P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity reset and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id16">
<div class="code-block-caption"><span class="caption-number">Listing 269 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id16" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">949</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">950</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">951</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">952</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">953</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">954</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">955</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">956</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">957</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">958</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NN1N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id17">
<div class="code-block-caption"><span class="caption-number">Listing 270 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id17" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">974</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">975</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">976</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">977</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">978</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">979</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">980</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">981</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">982</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">983</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NN1P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id18">
<div class="code-block-caption"><span class="caption-number">Listing 271 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id18" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 999</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1000</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1001</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1002</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1003</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1004</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1005</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1006</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1007</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1008</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NN_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C E | Q
               -------+---
                d \ 0 | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id19">
<div class="code-block-caption"><span class="caption-number">Listing 272 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id19" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">650</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">651</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">652</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">653</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">654</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">E</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">655</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">656</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NP0N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity reset and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id20">
<div class="code-block-caption"><span class="caption-number">Listing 273 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id20" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1024</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1025</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1026</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1027</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1028</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1029</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1030</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1031</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1032</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1033</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NP0P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity reset and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id21">
<div class="code-block-caption"><span class="caption-number">Listing 274 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id21" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1049</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1050</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1051</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1052</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1053</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1054</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1055</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1056</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1057</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1058</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NP1N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id22">
<div class="code-block-caption"><span class="caption-number">Listing 275 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id22" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1074</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1075</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1076</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1077</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1078</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1079</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1080</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1081</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1082</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1083</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NP1P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id23">
<div class="code-block-caption"><span class="caption-number">Listing 276 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id23" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1099</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1100</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1101</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1102</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1103</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1104</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1105</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1106</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1107</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1108</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_NP_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C E | Q
               -------+---
                d \ 1 | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_NP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_NP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id24">
<div class="code-block-caption"><span class="caption-number">Listing 277 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id24" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">670</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_NP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">671</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">672</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">673</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">674</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">675</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">676</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PN0N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity reset and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id25">
<div class="code-block-caption"><span class="caption-number">Listing 278 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id25" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1124</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1125</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1126</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1127</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1128</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1129</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1130</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1131</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1132</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1133</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PN0P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity reset and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id26">
<div class="code-block-caption"><span class="caption-number">Listing 279 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id26" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1149</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1150</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1151</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1152</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1153</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1154</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1155</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1156</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1157</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1158</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PN1N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id27">
<div class="code-block-caption"><span class="caption-number">Listing 280 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id27" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1174</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1175</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1176</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1177</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1178</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1179</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1180</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1181</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1182</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1183</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PN1P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 0 - | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id28">
<div class="code-block-caption"><span class="caption-number">Listing 281 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id28" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1199</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1200</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1201</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1202</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1203</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1204</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1205</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1206</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1207</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1208</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PN_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C E | Q
               -------+---
                d / 0 | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id29">
<div class="code-block-caption"><span class="caption-number">Listing 282 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id29" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">690</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PN_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">691</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">692</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">693</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">694</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">E</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">695</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">696</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PP0N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity reset and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id30">
<div class="code-block-caption"><span class="caption-number">Listing 283 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id30" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1224</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1225</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1226</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1227</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1228</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1229</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1230</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1231</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1232</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1233</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PP0P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity reset and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id31">
<div class="code-block-caption"><span class="caption-number">Listing 284 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id31" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1249</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1250</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1251</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1252</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1253</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1254</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1255</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1256</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1257</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1258</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PP1N_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set and negative
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id32">
<div class="code-block-caption"><span class="caption-number">Listing 285 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id32" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1274</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1275</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1276</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1277</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1278</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1279</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1280</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1281</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1282</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1283</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PP1P_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set and positive
polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - - 1 - | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id33">
<div class="code-block-caption"><span class="caption-number">Listing 286 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id33" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1299</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1300</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">1301</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1302</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1303</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1304</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1305</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1306</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1307</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1308</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFE_PP_</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C E | Q
               -------+---
                d / 1 | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFE_PP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFE_PP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id34">
<div class="code-block-caption"><span class="caption-number">Listing 287 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id34" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">710</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFE_PP_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">711</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">712</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">713</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">714</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="p">)</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">715</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">716</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NNNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNNN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set, negative
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 0 - - - | 1
                \ - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id35">
<div class="code-block-caption"><span class="caption-number">Listing 288 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id35" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1845</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NNNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1846</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1847</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1848</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1849</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1850</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1851</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1852</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1853</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1854</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1855</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1856</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NNNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNNP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set, negative
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 0 - - - | 1
                \ - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id36">
<div class="code-block-caption"><span class="caption-number">Listing 289 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id36" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1873</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NNNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1874</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1875</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1876</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1877</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1878</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1879</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1880</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1881</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1882</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1883</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1884</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NNPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNPN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set, positive
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 0 - - - | 1
                \ - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id37">
<div class="code-block-caption"><span class="caption-number">Listing 290 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id37" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1901</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NNPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1902</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1903</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1904</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1905</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1906</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1907</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1908</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1909</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1910</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1911</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1912</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NNPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNPP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set, positive
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 0 - - - | 1
                \ - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NNPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NNPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id38">
<div class="code-block-caption"><span class="caption-number">Listing 291 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id38" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1929</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NNPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1930</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1931</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1932</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1933</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1934</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1935</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1936</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1937</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1938</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1939</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1940</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NPNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPNN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set, negative
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 1 - - - | 1
                \ - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id39">
<div class="code-block-caption"><span class="caption-number">Listing 292 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id39" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1957</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NPNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1958</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1959</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1960</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1961</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1962</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1963</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1964</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1965</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1966</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1967</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1968</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NPNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPNP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set, negative
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 1 - - - | 1
                \ - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id40">
<div class="code-block-caption"><span class="caption-number">Listing 293 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id40" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1985</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NPNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1986</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1987</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1988</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1989</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1990</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1991</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1992</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1993</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1994</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1995</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1996</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NPPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPPN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set, positive
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 1 - - - | 1
                \ - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id41">
<div class="code-block-caption"><span class="caption-number">Listing 294 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id41" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2013</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NPPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2014</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2015</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2016</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2017</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2018</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2019</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2020</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2021</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2022</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2023</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2024</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_NPPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPPP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set, positive
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 1 - - - | 1
                \ - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_NPPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_NPPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id42">
<div class="code-block-caption"><span class="caption-number">Listing 295 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id42" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2041</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_NPPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2042</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2043</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2044</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2045</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2046</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2047</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2048</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2049</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2050</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2051</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2052</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PNNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNNN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set, negative
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 0 - - - | 1
                / - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id43">
<div class="code-block-caption"><span class="caption-number">Listing 296 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id43" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2069</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PNNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2070</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2071</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2072</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2073</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2074</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2075</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2076</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2077</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2078</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2079</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2080</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PNNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNNP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set, negative
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 0 - - - | 1
                / - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id44">
<div class="code-block-caption"><span class="caption-number">Listing 297 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id44" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2097</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PNNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2098</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2099</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2100</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2101</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2102</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2103</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2104</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2105</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2106</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2107</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2108</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PNPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNPN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set, positive
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 0 - - - | 1
                / - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id45">
<div class="code-block-caption"><span class="caption-number">Listing 298 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id45" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2125</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PNPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2126</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2127</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2128</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2129</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2130</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2131</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2132</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2133</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2134</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2135</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2136</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PNPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNPP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set, positive
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 0 - - - | 1
                / - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PNPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PNPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id46">
<div class="code-block-caption"><span class="caption-number">Listing 299 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id46" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2153</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PNPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2154</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2155</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2156</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2157</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2158</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2159</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2160</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2161</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2162</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2163</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2164</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PPNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPNN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set, negative
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 1 - - - | 1
                / - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id47">
<div class="code-block-caption"><span class="caption-number">Listing 300 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id47" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2181</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PPNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2182</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2183</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2184</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2185</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2186</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2187</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2188</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2189</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2190</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2191</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2192</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PPNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPNP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set, negative
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 0 - - | 0
                - 1 - - - | 1
                / - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id48">
<div class="code-block-caption"><span class="caption-number">Listing 301 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id48" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2209</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PPNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2210</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2211</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2212</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2213</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2214</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2215</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2216</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2217</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2218</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2219</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2220</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PPPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPPN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set, positive
polarity reset and negative polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 1 - - - | 1
                / - - 0 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id49">
<div class="code-block-caption"><span class="caption-number">Listing 302 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id49" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2237</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PPPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2238</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2239</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2240</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2241</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2242</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2243</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2244</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2245</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2246</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2247</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2248</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSRE_PPPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPPP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set, positive
polarity reset and positive polarity clock enable.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R E D | Q
               -----------+---
                - - 1 - - | 0
                - 1 - - - | 1
                / - - 1 d | d
                - - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSRE_PPPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSRE_PPPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id50">
<div class="code-block-caption"><span class="caption-number">Listing 303 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id50" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2265</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSRE_PPPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2266</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2267</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2268</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2269</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2270</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2271</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2272</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2273</span><span class="w">            </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2274</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2275</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2276</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_NNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NNN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set and negative
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 0 - | 0
                - 0 - - | 1
                \ - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id51">
<div class="code-block-caption"><span class="caption-number">Listing 304 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id51" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1621</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_NNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1622</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1623</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1624</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1625</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1626</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1627</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1628</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1629</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1630</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1631</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1632</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_NNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NNP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set and positive
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 1 - | 0
                - 0 - - | 1
                \ - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id52">
<div class="code-block-caption"><span class="caption-number">Listing 305 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id52" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1649</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_NNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1650</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1651</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1652</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1653</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1654</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1655</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1656</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1657</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1658</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1659</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1660</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_NPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NPN_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set and negative
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 0 - | 0
                - 1 - - | 1
                \ - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id53">
<div class="code-block-caption"><span class="caption-number">Listing 306 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id53" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1677</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_NPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1678</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1679</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1680</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1681</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1682</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1683</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1684</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1685</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1686</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1687</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1688</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_NPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NPP_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set and positive
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 1 - | 0
                - 1 - - | 1
                \ - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_NPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_NPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id54">
<div class="code-block-caption"><span class="caption-number">Listing 307 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id54" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1705</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_NPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1706</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1707</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1708</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1709</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1710</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1711</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1712</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1713</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1714</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1715</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1716</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PNN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_PNN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PNN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set and negative
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 0 - | 0
                - 0 - - | 1
                / - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PNN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PNN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id55">
<div class="code-block-caption"><span class="caption-number">Listing 308 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id55" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1733</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_PNN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1734</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1735</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1736</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1737</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1738</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1739</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1740</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1741</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1742</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1743</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1744</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PNP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_PNP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PNP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set and positive
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 1 - | 0
                - 0 - - | 1
                / - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PNP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PNP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id56">
<div class="code-block-caption"><span class="caption-number">Listing 309 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id56" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1761</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_PNP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1762</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1763</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1764</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1765</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1766</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1767</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1768</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1769</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1770</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1771</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1772</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PPN_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_PPN_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PPN_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set and negative
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 0 - | 0
                - 1 - - | 1
                / - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PPN_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PPN_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id57">
<div class="code-block-caption"><span class="caption-number">Listing 310 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id57" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1789</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_PPN_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1790</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1791</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1792</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1793</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">1794</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1795</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1796</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1797</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1798</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1799</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1800</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PPP_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFFSR_PPP_</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PPP_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set and positive
polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    C S R D | Q
               ---------+---
                - - 1 - | 0
                - 1 - - | 1
                / - - d | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFFSR_PPP_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFFSR_PPP_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id58">
<div class="code-block-caption"><span class="caption-number">Listing 311 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id58" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1817</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFFSR_PPP_</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">1818</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1819</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">1820</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">S</span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">1821</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1822</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1823</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">S</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">1824</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">1825</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">1826</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">1827</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">1828</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NN0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_NN0_</span></span><a class="headerlink" href="#reg_ff.$_DFF_NN0_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 0 | 0
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NN0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_NN0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id59">
<div class="code-block-caption"><span class="caption-number">Listing 312 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id59" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">731</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_NN0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">732</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">733</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">734</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">735</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">736</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">737</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">738</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">739</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">740</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NN1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_NN1_</span></span><a class="headerlink" href="#reg_ff.$_DFF_NN1_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 0 | 1
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NN1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_NN1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id60">
<div class="code-block-caption"><span class="caption-number">Listing 313 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id60" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">755</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_NN1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">756</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">757</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">758</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">759</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">760</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">761</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">762</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">763</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">764</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NP0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_NP0_</span></span><a class="headerlink" href="#reg_ff.$_DFF_NP0_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 1 | 0
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NP0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_NP0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id61">
<div class="code-block-caption"><span class="caption-number">Listing 314 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id61" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">779</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_NP0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">780</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">781</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">782</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">783</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">784</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">785</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">786</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">787</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">788</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NP1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_NP1_</span></span><a class="headerlink" href="#reg_ff.$_DFF_NP1_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 1 | 1
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_NP1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_NP1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id62">
<div class="code-block-caption"><span class="caption-number">Listing 315 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id62" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">803</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_NP1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">804</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">805</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">806</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">807</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">808</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">809</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">810</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">811</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">812</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_N_</span></span><a class="headerlink" href="#reg_ff.$_DFF_N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C | Q
               -----+---
                d \ | d
                - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id63">
<div class="code-block-caption"><span class="caption-number">Listing 316 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id63" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">610</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">611</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">;</span>
<span class="linenos">612</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">613</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">614</span><span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">615</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">616</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PN0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_PN0_</span></span><a class="headerlink" href="#reg_ff.$_DFF_PN0_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 0 | 0
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PN0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_PN0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id64">
<div class="code-block-caption"><span class="caption-number">Listing 317 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id64" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">827</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_PN0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">828</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">829</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">830</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">831</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">832</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">833</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">834</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">835</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">836</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PN1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_PN1_</span></span><a class="headerlink" href="#reg_ff.$_DFF_PN1_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 0 | 1
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PN1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_PN1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id65">
<div class="code-block-caption"><span class="caption-number">Listing 318 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id65" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">851</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_PN1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">852</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">853</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">854</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">855</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">856</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">857</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">858</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">859</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">860</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PP0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_PP0_</span></span><a class="headerlink" href="#reg_ff.$_DFF_PP0_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 1 | 0
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PP0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_PP0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id66">
<div class="code-block-caption"><span class="caption-number">Listing 319 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id66" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">875</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_PP0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">876</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">877</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">878</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">879</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">880</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">881</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">882</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">883</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">884</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PP1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_PP1_</span></span><a class="headerlink" href="#reg_ff.$_DFF_PP1_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - - 1 | 1
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_PP1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_PP1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id67">
<div class="code-block-caption"><span class="caption-number">Listing 320 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id67" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">899</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_PP1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">900</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">901</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">902</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">R</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">903</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">904</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">905</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">906</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">907</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">908</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_DFF_P_</span></span><a class="headerlink" href="#reg_ff.$_DFF_P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C | Q
               -----+---
                d / | d
                - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_DFF_P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_DFF_P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id68">
<div class="code-block-caption"><span class="caption-number">Listing 321 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id68" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">630</span><span class="k">module</span><span class="w"> </span><span class="n">\$_DFF_P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">631</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">;</span>
<span class="linenos">632</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">633</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">634</span><span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">635</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">636</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_FF_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_FF_</span></span><a class="headerlink" href="#reg_ff.$_FF_" title="Link to this definition">¶</a></dt>
<dd><p>A D-type flip-flop that is clocked from the implicit global clock. (This cell
type is usually only used in netlists for formal verification.)</p>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_FF_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_FF_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id69">
<div class="code-block-caption"><span class="caption-number">Listing 322 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id69" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">589</span><span class="k">module</span><span class="w"> </span><span class="n">\$_FF_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">590</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">591</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">592</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">$global_clock</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">593</span><span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">594</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">595</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NN0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous reset and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 0 | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id70">
<div class="code-block-caption"><span class="caption-number">Listing 323 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id70" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2884</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2885</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2886</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2887</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2888</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2889</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2890</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2891</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">2892</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2893</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2894</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2895</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NN0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous reset and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 1 | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id71">
<div class="code-block-caption"><span class="caption-number">Listing 324 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id71" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2911</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2912</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2913</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2914</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2915</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2916</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2917</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2918</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">2919</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2920</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2921</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2922</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NN1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous set and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 0 | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id72">
<div class="code-block-caption"><span class="caption-number">Listing 325 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id72" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2938</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2939</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2940</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2941</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2942</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2943</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2944</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2945</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">2946</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2947</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2948</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2949</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NN1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous set and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 1 | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id73">
<div class="code-block-caption"><span class="caption-number">Listing 326 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id73" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2965</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2966</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2967</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2968</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2969</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2970</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2971</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2972</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">2973</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2974</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2975</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2976</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NP0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous reset and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 0 | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id74">
<div class="code-block-caption"><span class="caption-number">Listing 327 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id74" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2992</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2993</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2994</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2995</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2996</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2997</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2998</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2999</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3000</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3001</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3002</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3003</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NP0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous reset and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 1 | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id75">
<div class="code-block-caption"><span class="caption-number">Listing 328 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id75" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3019</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3020</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3021</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3022</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3023</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3024</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3025</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3026</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3027</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3028</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3029</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3030</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NP1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous set and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 0 | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id76">
<div class="code-block-caption"><span class="caption-number">Listing 329 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id76" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3046</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3047</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3048</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3049</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3050</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3051</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3052</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3053</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3054</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3055</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3056</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3057</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_NP1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous set and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 1 | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_NP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_NP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id77">
<div class="code-block-caption"><span class="caption-number">Listing 330 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id77" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3073</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_NP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3074</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3075</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3076</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3077</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3078</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3079</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3080</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3081</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3082</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3083</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3084</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PN0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous reset and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 0 | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id78">
<div class="code-block-caption"><span class="caption-number">Listing 331 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id78" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3100</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3101</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3102</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3103</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3104</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3105</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">3106</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3107</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3108</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3109</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3110</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3111</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PN0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous reset and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 1 | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id79">
<div class="code-block-caption"><span class="caption-number">Listing 332 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id79" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3127</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3128</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3129</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3130</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3131</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3132</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">3133</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3134</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3135</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3136</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3137</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3138</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PN1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous set and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 0 | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id80">
<div class="code-block-caption"><span class="caption-number">Listing 333 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id80" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3154</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3155</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3156</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3157</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3158</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3159</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">3160</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3161</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3162</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3163</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3164</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3165</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PN1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous set and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 1 | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id81">
<div class="code-block-caption"><span class="caption-number">Listing 334 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id81" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3181</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3182</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3183</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3184</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3185</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3186</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">3187</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3188</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3189</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3190</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3191</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3192</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PP0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous reset and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 0 | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id82">
<div class="code-block-caption"><span class="caption-number">Listing 335 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id82" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3208</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3209</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3210</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3211</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3212</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3213</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3214</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3215</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3216</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3217</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3218</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3219</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PP0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous reset and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 1 | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id83">
<div class="code-block-caption"><span class="caption-number">Listing 336 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id83" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3235</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3236</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3237</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3238</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3239</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3240</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3241</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3242</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3243</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3244</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3245</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3246</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PP1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous set and negative
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 0 | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id84">
<div class="code-block-caption"><span class="caption-number">Listing 337 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id84" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3262</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3263</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3264</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3265</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3266</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3267</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3268</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3269</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3270</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3271</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3272</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3273</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFCE_PP1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous set and positive
polarity clock enable (with clock enable having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 1 | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFCE_PP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFCE_PP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id85">
<div class="code-block-caption"><span class="caption-number">Listing 338 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id85" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3289</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFCE_PP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">3290</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">3291</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">3292</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3293</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3294</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3295</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3296</span><span class="w">            </span><span class="k">else</span>
<span class="linenos">3297</span><span class="w">                </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">3298</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3299</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3300</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NN0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous reset and negative
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 - | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id86">
<div class="code-block-caption"><span class="caption-number">Listing 339 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id86" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2484</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2485</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2486</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2487</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2488</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2489</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2490</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2491</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2492</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2493</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NN0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous reset and positive
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 - | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id87">
<div class="code-block-caption"><span class="caption-number">Listing 340 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id87" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2509</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2510</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2511</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2512</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2513</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2514</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2515</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2516</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2517</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2518</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NN1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous set and negative
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 - | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id88">
<div class="code-block-caption"><span class="caption-number">Listing 341 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id88" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2534</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2535</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2536</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2537</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2538</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2539</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2540</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2541</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2542</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2543</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NN1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous set and positive
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 0 - | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id89">
<div class="code-block-caption"><span class="caption-number">Listing 342 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id89" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2559</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2560</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2561</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2562</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2563</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2564</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2565</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2566</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2567</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2568</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NP0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous reset and negative
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 - | 0
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id90">
<div class="code-block-caption"><span class="caption-number">Listing 343 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id90" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2584</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2585</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2586</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2587</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2588</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2589</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2590</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2591</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2592</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2593</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NP0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous reset and positive
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 - | 0
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id91">
<div class="code-block-caption"><span class="caption-number">Listing 344 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id91" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2609</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2610</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2611</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2612</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2613</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2614</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2615</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2616</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2617</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2618</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NP1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous set and negative
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 - | 1
                d \ - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id92">
<div class="code-block-caption"><span class="caption-number">Listing 345 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id92" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2634</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2635</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2636</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2637</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2638</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2639</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2640</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2641</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2642</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2643</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_NP1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous set and positive
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - \ 1 - | 1
                d \ - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_NP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_NP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id93">
<div class="code-block-caption"><span class="caption-number">Listing 346 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id93" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2659</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_NP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2660</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2661</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2662</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2663</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2664</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2665</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2666</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2667</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2668</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PN0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous reset and negative
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 - | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id94">
<div class="code-block-caption"><span class="caption-number">Listing 347 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id94" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2684</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PN0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2685</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2686</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2687</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2688</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2689</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2690</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2691</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2692</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2693</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PN0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous reset and positive
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 - | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id95">
<div class="code-block-caption"><span class="caption-number">Listing 348 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id95" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2709</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PN0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2710</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2711</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2712</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2713</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2714</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2715</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2716</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2717</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2718</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PN1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous set and negative
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 - | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id96">
<div class="code-block-caption"><span class="caption-number">Listing 349 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id96" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2734</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PN1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2735</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2736</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2737</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2738</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2739</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2740</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2741</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2742</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2743</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PN1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous set and positive
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 0 - | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PN1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PN1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id97">
<div class="code-block-caption"><span class="caption-number">Listing 350 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id97" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2759</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PN1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2760</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2761</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2762</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2763</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2764</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2765</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2766</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2767</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2768</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP0N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PP0N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP0N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous reset and negative
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 - | 0
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP0N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP0N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id98">
<div class="code-block-caption"><span class="caption-number">Listing 351 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id98" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2784</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PP0N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2785</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2786</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2787</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2788</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2789</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2790</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2791</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2792</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2793</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP0P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PP0P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP0P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous reset and positive
polarity clock enable (with reset having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 - | 0
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP0P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP0P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id99">
<div class="code-block-caption"><span class="caption-number">Listing 352 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id99" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2809</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PP0P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2810</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2811</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2812</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2813</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2814</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2815</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2816</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2817</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2818</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP1N_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PP1N_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP1N_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous set and negative
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 - | 1
                d / - 0 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP1N_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP1N_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id100">
<div class="code-block-caption"><span class="caption-number">Listing 353 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id100" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2834</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PP1N_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2835</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2836</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2837</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2838</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2839</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2840</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2841</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2842</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2843</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP1P_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFFE_PP1P_</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP1P_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous set and positive
polarity clock enable (with set having priority).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R E | Q
               ---------+---
                - / 1 - | 1
                d / - 1 | d
                - - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFFE_PP1P_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFFE_PP1P_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id101">
<div class="code-block-caption"><span class="caption-number">Listing 354 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id101" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2859</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFFE_PP1P_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2860</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="linenos">2861</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2862</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2863</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2864</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2865</span><span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">E</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2866</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2867</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2868</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NN0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_NN0_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NN0_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - \ 0 | 0
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NN0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NN0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id102">
<div class="code-block-caption"><span class="caption-number">Listing 355 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id102" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2291</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_NN0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2292</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2293</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2294</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2295</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2296</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2297</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2298</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2299</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2300</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NN1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_NN1_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NN1_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with negative polarity synchronous set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - \ 0 | 1
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NN1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NN1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id103">
<div class="code-block-caption"><span class="caption-number">Listing 356 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id103" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2315</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_NN1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2316</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2317</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2318</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2319</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2320</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2321</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2322</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2323</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2324</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NP0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_NP0_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NP0_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - \ 1 | 0
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NP0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NP0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id104">
<div class="code-block-caption"><span class="caption-number">Listing 357 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id104" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2339</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_NP0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2340</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2341</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2342</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2343</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2344</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2345</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2346</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2347</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2348</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NP1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_NP1_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NP1_" title="Link to this definition">¶</a></dt>
<dd><p>A negative edge D-type flip-flop with positive polarity synchronous set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - \ 1 | 1
                d \ - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_NP1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_NP1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id105">
<div class="code-block-caption"><span class="caption-number">Listing 358 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id105" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2363</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_NP1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2364</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2365</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2366</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2367</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2368</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2369</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2370</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2371</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2372</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PN0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_PN0_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PN0_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - / 0 | 0
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PN0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PN0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id106">
<div class="code-block-caption"><span class="caption-number">Listing 359 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id106" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2387</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_PN0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2388</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2389</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2390</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2391</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2392</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2393</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2394</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2395</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2396</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PN1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_PN1_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PN1_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with negative polarity synchronous set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - / 0 | 1
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PN1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PN1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id107">
<div class="code-block-caption"><span class="caption-number">Listing 360 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id107" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2411</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_PN1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2412</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2413</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2414</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2415</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">2416</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2417</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2418</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2419</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2420</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PP0_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_PP0_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PP0_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous reset.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - / 1 | 0
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PP0_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PP0_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id108">
<div class="code-block-caption"><span class="caption-number">Listing 361 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id108" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2435</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_PP0_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2436</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2437</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2438</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2439</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2440</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2441</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2442</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2443</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2444</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PP1_">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$_SDFF_PP1_</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PP1_" title="Link to this definition">¶</a></dt>
<dd><p>A positive edge D-type flip-flop with positive polarity synchronous set.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Truth table:    D C R | Q
               -------+---
                - / 1 | 1
                d / - | d
                - - - | q
</pre></div>
</div>
<dl class="cell source">
<dt class="sig sig-object cell" id="reg_ff.$_SDFF_PP1_.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#reg_ff.$_SDFF_PP1_.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id109">
<div class="code-block-caption"><span class="caption-number">Listing 362 </span><span class="caption-text">simcells.v</span><a class="headerlink" href="#id109" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2459</span><span class="k">module</span><span class="w"> </span><span class="n">\$_SDFF_PP1_</span><span class="w"> </span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">,</span><span class="w"> </span><span class="n">Q</span><span class="p">);</span>
<span class="linenos">2460</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">R</span><span class="p">;</span>
<span class="linenos">2461</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">Q</span><span class="p">;</span>
<span class="linenos">2462</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2463</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2464</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2465</span><span class="w">        </span><span class="k">else</span>
<span class="linenos">2466</span><span class="w">            </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="p">;</span>
<span class="linenos">2467</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2468</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="gate_reg_latch.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">Latch cells</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="gate_comb_combined.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Combinatorial cells (combined)</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2025 YosysHQ GmbH
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            <div class="icons">
              <a class="muted-link" href="https://readthedocs.org/projects/yosys" aria-label="On Read the Docs">
                <svg x="0px" y="0px" viewBox="-125 217 360 360" xml:space="preserve">
                  <path fill="currentColor" d="M39.2,391.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3 c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2 c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,391.3,40.4,391.1,39.2,391.3z M39.2,353.6c-4.2,0.6-7.1,4.4-6.5,8.5 c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4 c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,353.6,40.4,353.4,39.2,353.6z M39.2,315.9 c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8 c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9 C41.7,315.9,40.4,315.8,39.2,315.9z M39.2,278.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7 c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6 c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,278.2,40.4,278.1,39.2,278.3z M-13.6,238.5c-39.6,0.3-54.3,12.5-54.3,12.5v295.7 c0,0,14.4-12.4,60.8-10.5s55.9,18.2,112.9,19.3s71.3-8.8,71.3-8.8l0.8-301.4c0,0-25.6,7.3-75.6,7.7c-49.9,0.4-61.9-12.7-107.7-14.2 C-8.2,238.6-10.9,238.5-13.6,238.5z M19.5,257.8c0,0,24,7.9,68.3,10.1c37.5,1.9,75-3.7,75-3.7v267.9c0,0-19,10-66.5,6.6 C59.5,536.1,19,522.1,19,522.1L19.5,257.8z M-3.6,264.8c4.2,0,7.7,3.4,7.7,7.7c0,4.2-3.4,7.7-7.7,7.7c0,0-12.4,0.1-20,0.8 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,0,0,0,0c0,0,11.3-6,27-7.5 C-16,264.9-3.6,264.8-3.6,264.8z M-11,302.6c4.2-0.1,7.4,0,7.4,0c4.2,0.5,7.2,4.3,6.7,8.5c-0.4,3.5-3.2,6.3-6.7,6.7 c0,0-12.4,0.1-20,0.8c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5 C-20.5,302.9-15.2,302.7-11,302.6z M-3.6,340.2c4.2,0,7.7,3.4,7.7,7.7s-3.4,7.7-7.7,7.7c0,0-12.4-0.1-20,0.7 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5C-16,340.1-3.6,340.2-3.6,340.2z" />
                </svg>
              </a><a class="muted-link" href="https://github.com/YosysHQ/yosys" aria-label="On GitHub">
                <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 16 16">
                  <path fill-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8c0 3.54 2.29 6.53 5.47 7.59.4.07.55-.17.55-.38 0-.19-.01-.82-.01-1.49-2.01.37-2.53-.49-2.69-.94-.09-.23-.48-.94-.82-1.13-.28-.15-.68-.52-.01-.53.63-.01 1.08.58 1.23.82.72 1.21 1.87.87 2.33.66.07-.52.28-.87.51-1.07-1.78-.2-3.64-.89-3.64-3.95 0-.87.31-1.59.82-2.15-.08-.2-.36-1.02.08-2.12 0 0 .67-.21 2.2.82.64-.18 1.32-.27 2-.27.68 0 1.36.09 2 .27 1.53-1.04 2.2-.82 2.2-.82.44 1.1.16 1.92.08 2.12.51.56.82 1.27.82 2.15 0 3.07-1.87 3.75-3.65 3.95.29.25.54.73.54 1.48 0 1.07-.01 1.93-.01 2.2 0 .21.15.46.55.38A8.013 8.013 0 0 0 16 8c0-4.42-3.58-8-8-8z"></path>
                </svg>
              </a>
            </div>
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
          YosysHQ
          </span>
        </div>
        <div class="toc-tree-container yosyshq-links" style="padding-bottom: 0">
          <div class="toc-tree">
            <ul>
              <li></li>
              <li><a class="reference external" href="https://yosyshq.readthedocs.io">Docs</a></li>
              <li><a class="reference external" href="https://blog.yosyshq.com">Blog</a></li>
              <li><a class="reference external" href="https://www.yosyshq.com">Website</a></li>
            </ul>
          </div>
        </div>
        
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">Flip-flop cells</a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NNN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NNP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NPN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NPP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_NPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_NPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PNN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PNP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PPN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PPP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFFE_PPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFFE_PPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_NN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_NN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_NN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_NN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_NP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_NP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_NP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_NP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_PN_"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_PN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_PN_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_PN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_PP_"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_PP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_ALDFF_PP_.__source"><code class="docutils literal notranslate"><span class="pre">$_ALDFF_PP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN0N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN0P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN1N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN1P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP0N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP0P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP1N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP1P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_NP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_NP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN0N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN0P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN1N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN1P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP0N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP0P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP1N_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP1P_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP_"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFE_PP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFE_PP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NNPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NNPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_NPPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_NPPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PNPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PNPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSRE_PPPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSRE_PPPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_NPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_NPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PNN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PNN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PNN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PNN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PNP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PNP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PNP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PNP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PPN_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PPN_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PPN_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PPN_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PPP_"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PPP_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFFSR_PPP_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFFSR_PPP_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_NN0_"><code class="docutils literal notranslate"><span class="pre">$_DFF_NN0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_NN0_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_NN0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_NN1_"><code class="docutils literal notranslate"><span class="pre">$_DFF_NN1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_NN1_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_NN1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_NP0_"><code class="docutils literal notranslate"><span class="pre">$_DFF_NP0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_NP0_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_NP0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_NP1_"><code class="docutils literal notranslate"><span class="pre">$_DFF_NP1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_NP1_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_NP1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_N_"><code class="docutils literal notranslate"><span class="pre">$_DFF_N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_N_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_PN0_"><code class="docutils literal notranslate"><span class="pre">$_DFF_PN0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_PN0_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_PN0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_PN1_"><code class="docutils literal notranslate"><span class="pre">$_DFF_PN1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_PN1_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_PN1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_PP0_"><code class="docutils literal notranslate"><span class="pre">$_DFF_PP0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_PP0_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_PP0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_PP1_"><code class="docutils literal notranslate"><span class="pre">$_DFF_PP1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_PP1_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_PP1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_DFF_P_"><code class="docutils literal notranslate"><span class="pre">$_DFF_P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_DFF_P_.__source"><code class="docutils literal notranslate"><span class="pre">$_DFF_P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_FF_"><code class="docutils literal notranslate"><span class="pre">$_FF_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_FF_.__source"><code class="docutils literal notranslate"><span class="pre">$_FF_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_NP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_NP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFCE_PP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_NP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_NP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PN1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PN1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP0N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP0N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP0N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP0N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP0P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP0P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP0P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP0P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP1N_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP1N_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP1N_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP1N_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP1P_"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP1P_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFFE_PP1P_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFFE_PP1P_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NN0_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NN0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NN0_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NN0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NN1_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NN1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NN1_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NN1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NP0_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NP0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NP0_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NP0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NP1_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NP1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_NP1_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_NP1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PN0_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PN0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PN0_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PN0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PN1_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PN1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PN1_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PN1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PP0_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PP0_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PP0_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PP0_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PP1_"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PP1_</span></code></a><ul>
<li><a class="reference internal" href="#reg_ff.$_SDFF_PP1_.__source"><code class="docutils literal notranslate"><span class="pre">$_SDFF_PP1_</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
        
      </div>
      
    </aside>
  </div>
</div><script src="../_static/documentation_options.js?v=33dbc229"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/scripts/furo-ys.js?v=8d9c4053"></script>
    <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    </body>
</html>