#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 22:43:50 2023
# Process ID: 13848
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8988 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_edittiming\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/RVfpga_SoC.xpr
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_edittiming/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets PWM_w_Int_v1_0_0_LEDs] [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells PWM_w_Int_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int_v1_0:1.0 PWM_w_Int_v1_0_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aresetn]
delete_bd_objs [get_bd_ports PWMs]
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/LEDs]
endgroup
set_property name PWMs [get_bd_ports LEDs_0]
save_bd_design
assign_bd_address [get_bd_addr_segs {PWM_w_Int_v1_0_0/s00_axi/reg0 }]
set_property offset 0x80140000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_PWM_w_Int_v1_0_0_reg0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
