{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677889370514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889370523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:22:50 2023 " "Processing started: Fri Mar 03 18:22:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889370523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889370523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX_3 -c UART_TX_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889370523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677889371098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677889371098 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx_3.vhd 2 1 " "Using design file uart_tx_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_3-behavior " "Found design unit 1: UART_TX_3-behavior" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889384261 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_3 " "Found entity 1: UART_TX_3" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889384261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677889384261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX_3 " "Elaborating entity \"UART_TX_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677889384267 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_state uart_tx_3.vhd(52) " "VHDL Process Statement warning at uart_tx_3.vhd(52): signal \"present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start uart_tx_3.vhd(54) " "VHDL Process Statement warning at uart_tx_3.vhd(54): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sw uart_tx_3.vhd(63) " "VHDL Process Statement warning at uart_tx_3.vhd(63): signal \"in_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(68) " "VHDL Process Statement warning at uart_tx_3.vhd(68): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(70) " "VHDL Process Statement warning at uart_tx_3.vhd(70): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(71) " "VHDL Process Statement warning at uart_tx_3.vhd(71): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889384269 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data uart_tx_3.vhd(97) " "VHDL Process Statement warning at uart_tx_3.vhd(97): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_done_tick uart_tx_3.vhd(85) " "VHDL Process Statement warning at uart_tx_3.vhd(85): inferring latch(es) for signal or variable \"tx_done_tick\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_done_tick uart_tx_3.vhd(85) " "Inferred latch for \"tx_done_tick\" at uart_tx_3.vhd(85)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[0\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[1\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[2\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[3\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[4\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[5\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[6\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[7\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[8\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[9\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[10\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[11\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[12\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384270 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[13\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[14\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[15\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[16\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[17\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[18\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[19\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[20\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[21\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[22\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[23\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[24\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[25\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[26\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[27\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[28\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[29\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[30\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[31\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[0\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[1\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[2\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384271 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[3\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[4\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[5\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[6\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[7\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_stop uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_stop\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_data uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_data\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_start uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_start\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_idle uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_idle\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889384272 "|UART_TX_3"}
{ "Warning" "WSGN_SEARCH_FILE" "baudrate_gen.vhd 2 1 " "Using design file baudrate_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrate_gen-Behavior " "Found design unit 1: baudrate_gen-Behavior" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889384289 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrate_gen " "Found entity 1: baudrate_gen" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889384289 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677889384289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_gen baudrate_gen:UART_BAUD " "Elaborating entity \"baudrate_gen\" for hierarchy \"baudrate_gen:UART_BAUD\"" {  } { { "uart_tx_3.vhd" "UART_BAUD" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677889384290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_data_594 " "Latch next_state.s_data_594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_data " "Ports D and ENA on the latch are fed by the same signal present_state.s_data" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[31\] " "Latch count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384805 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[9\] " "Latch count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[10\] " "Latch count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[11\] " "Latch count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[12\] " "Latch count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[13\] " "Latch count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384806 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[14\] " "Latch count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[15\] " "Latch count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[16\] " "Latch count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[17\] " "Latch count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[18\] " "Latch count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[19\] " "Latch count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[20\] " "Latch count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[21\] " "Latch count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[22\] " "Latch count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[23\] " "Latch count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384807 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[24\] " "Latch count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[25\] " "Latch count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[26\] " "Latch count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[27\] " "Latch count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[28\] " "Latch count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[29\] " "Latch count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[30\] " "Latch count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_idle_616 " "Latch next_state.s_idle_616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA baudrate_gen:UART_BAUD\|clk16_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal baudrate_gen:UART_BAUD\|clk16_reg\[8\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_stop_583 " "Latch next_state.s_stop_583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_data " "Ports D and ENA on the latch are fed by the same signal present_state.s_data" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_start_605 " "Latch next_state.s_start_605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA baudrate_gen:UART_BAUD\|clk16_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal baudrate_gen:UART_BAUD\|clk16_reg\[8\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889384808 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889384808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677889384927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677889385477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677889385477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677889385526 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677889385526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677889385526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677889385526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889385548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:23:05 2023 " "Processing ended: Fri Mar 03 18:23:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889385548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889385548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889385548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889385548 ""}
