#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 23 18:46:13 2021
# Process ID: 8880
# Current directory: G:/calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11732 G:\calculator\calculator.xpr
# Log file: G:/calculator/vivado.log
# Journal file: G:/calculator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/calculator/calculator.xpr
INFO: [Project 1-313] Project file moved from 'F:/calculator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:78]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:79]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [G:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [G:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [G:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [G:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [G:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [G:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [G:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [G:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [G:/calculator/testbench.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:78]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:79]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 815.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:78]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:79]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 815.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:90]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [G:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [G:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [G:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [G:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [G:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [G:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [G:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [G:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [G:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:90]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 833.887 ; gain = 18.406
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:69]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:72]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:73]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:90]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [G:/calculator/calculator_display.v:92]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 833.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/calculator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/calculator/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol led_en, assumed default net type wire [G:/calculator/testbench.v:163]
INFO: [VRFC 10-2458] undeclared symbol led_ca, assumed default net type wire [G:/calculator/testbench.v:164]
INFO: [VRFC 10-2458] undeclared symbol led_cb, assumed default net type wire [G:/calculator/testbench.v:165]
INFO: [VRFC 10-2458] undeclared symbol led_cc, assumed default net type wire [G:/calculator/testbench.v:166]
INFO: [VRFC 10-2458] undeclared symbol led_cd, assumed default net type wire [G:/calculator/testbench.v:167]
INFO: [VRFC 10-2458] undeclared symbol led_ce, assumed default net type wire [G:/calculator/testbench.v:168]
INFO: [VRFC 10-2458] undeclared symbol led_cf, assumed default net type wire [G:/calculator/testbench.v:169]
INFO: [VRFC 10-2458] undeclared symbol led_cg, assumed default net type wire [G:/calculator/testbench.v:170]
INFO: [VRFC 10-2458] undeclared symbol led_dp, assumed default net type wire [G:/calculator/testbench.v:171]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.calculator_hex
Compiling module xil_defaultlib.calculator_display
Compiling module xil_defaultlib.calculator_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 833.887 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/calculator/calculator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81925f097e63424c9ab0fd0d96af6a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'led_en' [G:/calculator/testbench.v:163]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 16895 ns : File "G:/calculator/testbench.v" Line 139
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 833.887 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn3" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
