processing_system7_0.v,verilog,xil_defaultlib,../../../../kl10-fpga-rtl.srcs/sources_1/ip/processing_system7_0/sim/processing_system7_0.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"incdir="../../../../kl10-fpga-rtl.srcs/sources_1/ip/processing_system7_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
