$date
	Thu Mar 20 13:53:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testaddsub $end
$var wire 1 ! r3 $end
$var wire 1 " r2 $end
$var wire 1 # r1 $end
$var wire 1 $ r0 $end
$var wire 1 % co $end
$var reg 1 & a0 $end
$var reg 1 ' a1 $end
$var reg 1 ( a2 $end
$var reg 1 ) a3 $end
$var reg 1 * b0 $end
$var reg 1 + b1 $end
$var reg 1 , b2 $end
$var reg 1 - b3 $end
$var reg 1 . control $end
$scope module uut $end
$var wire 1 & a0 $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 ) a3 $end
$var wire 1 * b0 $end
$var wire 1 + b1 $end
$var wire 1 , b2 $end
$var wire 1 - b3 $end
$var wire 1 . control $end
$var wire 1 ! r3 $end
$var wire 1 " r2 $end
$var wire 1 # r1 $end
$var wire 1 $ r0 $end
$var wire 1 % co $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
1+
1*
0)
1(
0'
0&
0%
1$
1#
1"
0!
$end
#10000
0#
0"
1%
0*
0+
1-
1&
0(
1)
#20000
1#
0%
1.
1,
0-
1'
1(
0)
#30000
0$
1"
1!
1%
1*
0(
#40000
0#
0"
0!
0.
0*
1+
0,
1-
0&
1(
#100000
