--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Ussef.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clk_10Khz   |    7.615(R)|clk_BUFGP         |   0.000|
clk_12Mhz   |    8.524(R)|clk_BUFGP         |   0.000|
clk_48Khz   |    7.627(R)|clk_BUFGP         |   0.000|
clk_1536Khz |    8.287(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.150|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
enable         |Four_Wheels<0> |    8.782|
enable         |Four_Wheels<1> |    8.192|
enable         |Four_Wheels<2> |    7.805|
enable         |Four_Wheels<3> |    7.963|
mode<0>        |BigO<0>        |    8.288|
mode<0>        |BigO<1>        |    8.149|
mode<0>        |BigO<2>        |    9.384|
mode<0>        |BigO<3>        |    8.324|
mode<0>        |BigO<4>        |    8.968|
mode<0>        |BigO<5>        |    8.510|
mode<0>        |BigO<6>        |    9.080|
mode<1>        |BigO<0>        |    8.598|
mode<1>        |BigO<1>        |    8.107|
mode<1>        |BigO<2>        |    8.848|
mode<1>        |BigO<3>        |    9.079|
mode<1>        |BigO<4>        |    9.319|
mode<1>        |BigO<5>        |    8.370|
mode<1>        |BigO<6>        |    8.328|
---------------+---------------+---------+


Analysis completed Tue May 19 17:15:08 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



