

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_trans'
================================================================
* Date:           Thu Apr 15 10:12:03 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        2|     8193| 6.666 ns | 27.307 us |    2|  8193|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |        0|     8191|         2|          1|          1| 0 ~ 8191 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      201|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|       65|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       65|      309|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_6_fu_358_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln321_fu_352_p2               |     +    |      0|  0|  19|          12|          12|
    |add_ln63_fu_324_p2                |     +    |      0|  0|  11|          11|           1|
    |add_ln899_fu_220_p2               |     +    |      0|  0|  13|          13|           1|
    |c3_V_fu_226_p2                    |     +    |      0|  0|   6|           4|           1|
    |c4_V_fu_290_p2                    |     +    |      0|  0|   6|           5|           1|
    |c5_V_fu_318_p2                    |     +    |      0|  0|   6|           6|           1|
    |sub_ln61_fu_201_p2                |     -    |      0|  0|   6|           4|           4|
    |and_ln879_fu_276_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |empty_fu_187_p2                   |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln63_fu_232_p2               |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln65_fu_270_p2               |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_5_fu_251_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln879_fu_246_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_215_p2              |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_296_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln544_61_fu_310_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_302_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln63_fu_330_p3             |  select  |      0|  0|  11|           1|           1|
    |select_ln879_50_fu_256_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_238_p3            |  select  |      0|  0|   5|           1|           1|
    |select_ln899_fu_282_p3            |  select  |      0|  0|   4|           1|           4|
    |umax2_fu_193_p3                   |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_264_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 201|         124|          98|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_p_053_0_phi_fu_165_p4  |   9|          2|    5|         10|
    |c3_V_1_reg_141                    |   9|          2|    4|          8|
    |fifo_A_in_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_A_out_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten14_reg_130          |   9|          2|   13|         26|
    |indvar_flatten_reg_150            |   9|          2|   11|         22|
    |p_053_0_reg_161                   |   9|          2|    5|         10|
    |p_067_0_reg_172                   |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         23|   48|         99|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c3_V_1_reg_141            |   4|   0|    4|          0|
    |icmp_ln899_reg_381        |   1|   0|    1|          0|
    |indvar_flatten14_reg_130  |  13|   0|   13|          0|
    |indvar_flatten_reg_150    |  11|   0|   11|          0|
    |p_053_0_reg_161           |   5|   0|    5|          0|
    |p_067_0_reg_172           |   6|   0|    6|          0|
    |select_ln544_61_reg_404   |   5|   0|    5|          0|
    |select_ln544_reg_399      |   6|   0|    6|          0|
    |select_ln879_50_reg_390   |   1|   0|    1|          0|
    |tmp_s_reg_376             |   4|   0|   13|          9|
    |trunc_ln61_reg_369        |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  65|   0|   74|          9|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|ap_start               |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|ap_done                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|ap_idle                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|ap_ready               | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans | return value |
|idx                    |  in |    5|   ap_none  |           idx          |    scalar    |
|local_A_V_address1     | out |   10|  ap_memory |        local_A_V       |     array    |
|local_A_V_ce1          | out |    1|  ap_memory |        local_A_V       |     array    |
|local_A_V_we1          | out |    1|  ap_memory |        local_A_V       |     array    |
|local_A_V_d1           | out |  256|  ap_memory |        local_A_V       |     array    |
|fifo_A_in_V_V_dout     |  in |  256|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_in_V_V_empty_n  |  in |    1|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_in_V_V_read     | out |    1|   ap_fifo  |      fifo_A_in_V_V     |    pointer   |
|fifo_A_out_V_V_din     | out |  256|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
|fifo_A_out_V_V_full_n  |  in |    1|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
|fifo_A_out_V_V_write   | out |    1|   ap_fifo  |     fifo_A_out_V_V     |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

