INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module cnt_down
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sources_1/new/factorial_CU_DP_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU_DP_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_DP_wrap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU_DP_wrap_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_DP_wrap_tb.v:54]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_DP_wrap_tb.v:62]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.srcs/sim_1/new/factorial_CU_DP_wrap_tb.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harmander/CMPE_140/Lab 1/Lab 1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
