<stg><name>clusterOp_Pipeline_clusterOp_label1105</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="3" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="25" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %candidate = alloca i32 1

]]></Node>
<StgValue><ssdm name="candidate"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %mul_ln37_101_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln37_101

]]></Node>
<StgValue><ssdm name="mul_ln37_101_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %distances_load_206_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %distances_load_206

]]></Node>
<StgValue><ssdm name="distances_load_206_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="16">
<![CDATA[
newFuncRoot:4 %mul_ln37_101_cast = zext i16 %mul_ln37_101_read

]]></Node>
<StgValue><ssdm name="mul_ln37_101_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 1, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i9 0, i9 %candidate

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body19.103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body19.103:0 %candidate_353 = load i9 %candidate

]]></Node>
<StgValue><ssdm name="candidate_353"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body19.103:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.103:2 %icmp_ln42 = icmp_eq  i9 %candidate_353, i9 360

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body19.103:3 %empty_462 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.103:4 %add_ln42 = add i9 %candidate_353, i9 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body19.103:5 %br_ln42 = br i1 %icmp_ln42, void %for.body19.103.split, void %for.end56.103.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="9">
<![CDATA[
for.body19.103.split:0 %trunc_ln44_102_cast299 = zext i9 %candidate_353

]]></Node>
<StgValue><ssdm name="trunc_ln44_102_cast299"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body19.103.split:2 %grouped_addr = getelementptr i1 %grouped, i64 0, i64 %trunc_ln44_102_cast299

]]></Node>
<StgValue><ssdm name="grouped_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="9">
<![CDATA[
for.body19.103.split:3 %grouped_load = load i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="grouped_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end56.103.exitStub:0 %p_load8 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end56.103.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
for.end56.103.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body19.103.split:1 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="9">
<![CDATA[
for.body19.103.split:3 %grouped_load = load i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="grouped_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body19.103.split:4 %icmp_ln43 = icmp_eq  i9 %candidate_353, i9 103

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.103.split:5 %or_ln43 = or i1 %grouped_load, i1 %icmp_ln43

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body19.103.split:6 %br_ln43 = br i1 %or_ln43, void %if.then23.103, void %for.inc54.103

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then23.103:13 %distances_addr = getelementptr i32 %distances, i64 0, i64 %trunc_ln44_102_cast299

]]></Node>
<StgValue><ssdm name="distances_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
if.then23.103:14 %distances_load = load i9 %distances_addr

]]></Node>
<StgValue><ssdm name="distances_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="9">
<![CDATA[
if.then23.103:0 %zext_ln44 = zext i9 %candidate_353

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then23.103:1 %add_ln44 = add i10 %zext_ln44, i10 921

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then23.103:2 %neg2202 = sub i9 103, i9 %candidate_353

]]></Node>
<StgValue><ssdm name="neg2202"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="9">
<![CDATA[
if.then23.103:3 %neg2202_cast = sext i9 %neg2202

]]></Node>
<StgValue><ssdm name="neg2202_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then23.103:4 %abscond2203 = icmp_sgt  i10 %add_ln44, i10 0

]]></Node>
<StgValue><ssdm name="abscond2203"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then23.103:5 %delta_angle_206 = select i1 %abscond2203, i10 %add_ln44, i10 %neg2202_cast

]]></Node>
<StgValue><ssdm name="delta_angle_206"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="10">
<![CDATA[
if.then23.103:6 %trunc_ln44 = trunc i10 %delta_angle_206

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then23.103:7 %icmp_ln45 = icmp_sgt  i10 %delta_angle_206, i10 180

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then23.103:8 %sub_ln46 = sub i9 360, i9 %trunc_ln44

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then23.103:9 %delta_angle = select i1 %icmp_ln45, i9 %sub_ln46, i9 %trunc_ln44

]]></Node>
<StgValue><ssdm name="delta_angle"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
if.then23.103:14 %distances_load = load i9 %distances_addr

]]></Node>
<StgValue><ssdm name="distances_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23.103:15 %sub_ln50 = sub i32 %distances_load_206_read, i32 %distances_load

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
if.then23.103:10 %sext_ln44 = sext i9 %delta_angle

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60" op_9_bw="32" op_10_bw="16" op_11_bw="51" op_12_bw="64" op_13_bw="68">
<![CDATA[
if.then23.103:11 %tmp_251 = call i31 @pow, i32 %sext_ln44, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60" op_9_bw="32" op_10_bw="16" op_11_bw="51" op_12_bw="64" op_13_bw="68">
<![CDATA[
if.then23.103:16 %tmp_252 = call i31 @pow, i32 %sub_ln50, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60" op_9_bw="32" op_10_bw="16" op_11_bw="51" op_12_bw="64" op_13_bw="68">
<![CDATA[
if.then23.103:11 %tmp_251 = call i31 @pow, i32 %sext_ln44, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60" op_9_bw="32" op_10_bw="16" op_11_bw="51" op_12_bw="64" op_13_bw="68">
<![CDATA[
if.then23.103:16 %tmp_252 = call i31 @pow, i32 %sub_ln50, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
if.then23.103:12 %zext_ln50_206 = zext i31 %tmp_251

]]></Node>
<StgValue><ssdm name="zext_ln50_206"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="31">
<![CDATA[
if.then23.103:17 %zext_ln50_207 = zext i31 %tmp_252

]]></Node>
<StgValue><ssdm name="zext_ln50_207"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23.103:18 %xf_V = add i32 %zext_ln50_207, i32 %zext_ln50_206

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="81" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
if.then23.103:19 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
if.then23.103:20 %zext_ln987 = zext i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="zext_ln987"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="87" st_id="21" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="88" st_id="22" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:21 %euclidean_distance = sitofp i32 %zext_ln987

]]></Node>
<StgValue><ssdm name="euclidean_distance"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="89" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
if.then23.103:22 %bitcast_ln53 = bitcast i32 %euclidean_distance

]]></Node>
<StgValue><ssdm name="bitcast_ln53"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23.103:23 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln53, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="32">
<![CDATA[
if.then23.103:24 %trunc_ln53 = trunc i32 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="92" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then23.103:25 %icmp_ln53_206 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln53_206"/></StgValue>
</operation>

<operation id="93" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then23.103:26 %icmp_ln53_207 = icmp_eq  i23 %trunc_ln53, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln53_207"/></StgValue>
</operation>

<operation id="94" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23.103:28 %tmp_696 = fcmp_olt  i32 %euclidean_distance, i32 200

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="95" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then23.103:27 %or_ln53 = or i1 %icmp_ln53_207, i1 %icmp_ln53_206

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23.103:28 %tmp_696 = fcmp_olt  i32 %euclidean_distance, i32 200

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then23.103:29 %and_ln53 = and i1 %or_ln53, i1 %tmp_696

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then23.103:30 %br_ln53 = br i1 %and_ln53, void %for.inc54.103, void %if.then37.103

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="99" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then37.103:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="100" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="32">
<![CDATA[
if.then37.103:1 %trunc_ln54 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="101" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then37.103:2 %add_ln54 = add i17 %mul_ln37_101_cast, i17 %trunc_ln54

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="102" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="17">
<![CDATA[
if.then37.103:3 %zext_ln54 = zext i17 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then37.103:4 %clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="clusters_members_addr"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="9" op_1_bw="17">
<![CDATA[
if.then37.103:5 %store_ln54 = store i9 %candidate_353, i17 %clusters_members_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="105" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then37.103:6 %add_ln55 = add i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="106" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then37.103:7 %store_ln56 = store i1 1, i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then37.103:8 %store_ln57 = store i32 %add_ln55, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln43" val="0"/>
<literal name="and_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.then37.103:9 %br_ln57 = br void %for.inc54.103

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54.103:0 %store_ln42 = store i9 %add_ln42, i9 %candidate

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="110" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.103:1 %br_ln42 = br void %for.body19.103

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
