# RTL codes in Verilog

- Simulated and synthesised using Xilinx Vivado
- iverilog and gtkwave can also be used (*with appropriate additions to code)

# iverilog
## How to Run

`iverilog tb.v` 
<br>
`vvp a.out`

## Waveforms

`gtkwave <name>.vcd`
