<stg><name>upsamp4</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %cona_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_col"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %cona_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_row"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="64">
<![CDATA[
entry:5 %upsam_buf4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="upsam_buf4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %store_ln76 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln76 = store i4 0, i4 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:8 %store_ln76 = store i4 0, i4 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln76 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body9.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body9.i:1 %icmp_ln76 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body9.i:2 %add_ln76 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9.i:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:0 %cona_col_load = load i4 %cona_col

]]></Node>
<StgValue><ssdm name="cona_col_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:1 %cona_row_load = load i4 %cona_row

]]></Node>
<StgValue><ssdm name="cona_row_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22.loopexit.i:4 %icmp_ln77 = icmp_eq  i4 %cona_col_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22.loopexit.i:5 %select_ln76 = select i1 %icmp_ln77, i4 0, i4 %cona_col_load

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22.loopexit.i:6 %add_ln76_3 = add i4 %cona_row_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln76_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22.loopexit.i:7 %select_ln76_3 = select i1 %icmp_ln77, i4 %add_ln76_3, i4 %cona_row_load

]]></Node>
<StgValue><ssdm name="select_ln76_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:8 %trunc_ln76 = trunc i4 %select_ln76_3

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:9 %trunc_ln77 = trunc i4 %select_ln76

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.loopexit.i:12 %div15_i_udiv = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln76, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="div15_i_udiv"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.loopexit.i:15 %div15_i_udiv_cast_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln76, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.loopexit.i:16 %empty = or i1 %trunc_ln77, i1 %trunc_ln76

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22.loopexit.i:38 %br_ln80 = br i1 %empty, void %if.then.i.7, void %for.inc.i.6.thread

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.7:20 %store_ln77 = store i7 %add_ln76, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.7:21 %store_ln77 = store i4 %select_ln76_3, i4 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc22.loopexit.i:17 %zext_ln84 = zext i3 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:18 %upsam_buf_addr = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="upsam_buf_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then.i.7:0 %conv4_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="40" op_1_bw="5">
<![CDATA[
if.then.i.7:1 %store_ln82 = store i40 %conv4_out_read, i5 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:0 %upsam_buf_load = load i5 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc22.loopexit.i:19 %zext_ln84_23_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %div15_i_udiv_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln84_23_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc22.loopexit.i:20 %zext_ln84_23 = zext i3 %zext_ln84_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln84_23"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:21 %upsam_buf_addr_25 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_23

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_25"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc22.loopexit.i:22 %zext_ln84_24_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="zext_ln84_24_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:23 %zext_ln84_24 = zext i4 %zext_ln84_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln84_24"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:24 %upsam_buf_addr_26 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_24

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_26"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:2 %conv4_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:3 %store_ln82 = store i40 %conv4_out_read_1, i5 %upsam_buf_addr_25

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:0 %upsam_buf_load = load i5 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:1 %upsam_buf_load_23 = load i5 %upsam_buf_addr_25

]]></Node>
<StgValue><ssdm name="upsam_buf_load_23"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:2 %upsam_buf_load_24 = load i5 %upsam_buf_addr_26

]]></Node>
<StgValue><ssdm name="upsam_buf_load_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="3">
<![CDATA[
for.inc22.loopexit.i:13 %div15_i_udiv_cast = zext i3 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc22.loopexit.i:25 %xor_ln84 = xor i3 %div15_i_udiv, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln84"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="3">
<![CDATA[
for.inc22.loopexit.i:26 %sext_ln84 = sext i3 %xor_ln84

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:27 %zext_ln84_25 = zext i4 %sext_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_25"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:28 %upsam_buf_addr_27 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_25

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_27"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc22.loopexit.i:29 %zext_ln84_26_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv_cast

]]></Node>
<StgValue><ssdm name="zext_ln84_26_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:30 %zext_ln84_26 = zext i5 %zext_ln84_26_cast

]]></Node>
<StgValue><ssdm name="zext_ln84_26"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:31 %upsam_buf_addr_28 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_26

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_28"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:4 %conv4_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:5 %store_ln82 = store i40 %conv4_out_read_2, i5 %upsam_buf_addr_26

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:1 %upsam_buf_load_23 = load i5 %upsam_buf_addr_25

]]></Node>
<StgValue><ssdm name="upsam_buf_load_23"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:2 %upsam_buf_load_24 = load i5 %upsam_buf_addr_26

]]></Node>
<StgValue><ssdm name="upsam_buf_load_24"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:3 %upsam_buf_load_25 = load i5 %upsam_buf_addr_27

]]></Node>
<StgValue><ssdm name="upsam_buf_load_25"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:4 %upsam_buf_load_26 = load i5 %upsam_buf_addr_28

]]></Node>
<StgValue><ssdm name="upsam_buf_load_26"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22.loopexit.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22.loopexit.i:10 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:11 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="3">
<![CDATA[
for.inc22.loopexit.i:14 %div15_i_udiv_cast1 = zext i3 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22.loopexit.i:32 %add_ln84 = add i5 %div15_i_udiv_cast1, i5 20

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:33 %zext_ln84_27 = zext i5 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_27"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:34 %upsam_buf_addr_29 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_27

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_29"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:35 %sext_ln84_6 = sext i4 %zext_ln84_24_cast

]]></Node>
<StgValue><ssdm name="sext_ln84_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:36 %zext_ln84_28 = zext i5 %sext_ln84_6

]]></Node>
<StgValue><ssdm name="zext_ln84_28"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:37 %upsam_buf_addr_30 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_28

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_30"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:6 %conv4_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:7 %store_ln82 = store i40 %conv4_out_read_3, i5 %upsam_buf_addr_27

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:3 %upsam_buf_load_25 = load i5 %upsam_buf_addr_27

]]></Node>
<StgValue><ssdm name="upsam_buf_load_25"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:4 %upsam_buf_load_26 = load i5 %upsam_buf_addr_28

]]></Node>
<StgValue><ssdm name="upsam_buf_load_26"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:5 %upsam_buf_load_27 = load i5 %upsam_buf_addr_29

]]></Node>
<StgValue><ssdm name="upsam_buf_load_27"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:6 %upsam_buf_load_28 = load i5 %upsam_buf_addr_30

]]></Node>
<StgValue><ssdm name="upsam_buf_load_28"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="94" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:8 %conv4_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:9 %store_ln82 = store i40 %conv4_out_read_4, i5 %upsam_buf_addr_28

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:5 %upsam_buf_load_27 = load i5 %upsam_buf_addr_29

]]></Node>
<StgValue><ssdm name="upsam_buf_load_27"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="40" op_0_bw="5">
<![CDATA[
for.inc.i.6.thread:6 %upsam_buf_load_28 = load i5 %upsam_buf_addr_30

]]></Node>
<StgValue><ssdm name="upsam_buf_load_28"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.6.thread:7 %br_ln80 = br void %for.inc.i.7

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="99" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:10 %conv4_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_5"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:11 %store_ln82 = store i40 %conv4_out_read_5, i5 %upsam_buf_addr_29

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:12 %conv4_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_6"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:13 %store_ln82 = store i40 %conv4_out_read_6, i5 %upsam_buf_addr_30

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.7:19 %br_ln83 = br void %for.inc.i.7

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.7:19 %cona_col_3 = add i4 %select_ln76, i4 1

]]></Node>
<StgValue><ssdm name="cona_col_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.7:22 %store_ln77 = store i4 %cona_col_3, i4 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit:0 %ret_ln123 = ret

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="106" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.7:14 %conv4_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out

]]></Node>
<StgValue><ssdm name="conv4_out_read_7"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="3">
<![CDATA[
if.then.i.7:15 %sext_ln82 = sext i3 %xor_ln84

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5">
<![CDATA[
if.then.i.7:16 %zext_ln82 = zext i5 %sext_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i.7:17 %upsam_buf_addr_31 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_31"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="40" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i.7:18 %store_ln82 = store i40 %conv4_out_read_7, i5 %upsam_buf_addr_31

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:3 %arrayidx18_0_0_0_load_i571115212735 = phi i40 %upsam_buf_load, void %for.inc.i.6.thread, i40 %conv4_out_read, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i571115212735"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
for.inc.i.7:7 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i571115212735

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:4 %arrayidx18_0_0_0_load_i_181016202834 = phi i40 %upsam_buf_load_23, void %for.inc.i.6.thread, i40 %conv4_out_read_1, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_181016202834"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:8 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_181016202834

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="3">
<![CDATA[
for.inc.i.7:14 %sext_ln84_7 = sext i3 %xor_ln84

]]></Node>
<StgValue><ssdm name="sext_ln84_7"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.7:15 %zext_ln84_29 = zext i5 %sext_ln84_7

]]></Node>
<StgValue><ssdm name="zext_ln84_29"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.7:16 %upsam_buf_addr_32 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_29

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_32"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.7:17 %upsam_buf_load_29 = load i5 %upsam_buf_addr_32

]]></Node>
<StgValue><ssdm name="upsam_buf_load_29"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:2 %arrayidx18_0_0_0_load_i_21214222636 = phi i40 %upsam_buf_load_24, void %for.inc.i.6.thread, i40 %conv4_out_read_2, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_21214222636"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:9 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_21214222636

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.7:17 %upsam_buf_load_29 = load i5 %upsam_buf_addr_32

]]></Node>
<StgValue><ssdm name="upsam_buf_load_29"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:5 %arrayidx18_0_0_0_load_i_317192933 = phi i40 %upsam_buf_load_25, void %for.inc.i.6.thread, i40 %conv4_out_read_3, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_317192933"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:10 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_317192933

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:1 %arrayidx18_0_0_0_load_i_4232537 = phi i40 %upsam_buf_load_26, void %for.inc.i.6.thread, i40 %conv4_out_read_4, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_4232537"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:11 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_4232537

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:6 %arrayidx18_0_0_0_load_i_53032 = phi i40 %upsam_buf_load_27, void %for.inc.i.6.thread, i40 %conv4_out_read_5, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_53032"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:12 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_53032

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:0 %arrayidx18_0_0_0_load_i_638 = phi i40 %upsam_buf_load_28, void %for.inc.i.6.thread, i40 %conv4_out_read_6, void %if.then.i.7

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_638"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:13 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_638

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="130" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.7:18 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %upsam_buf_load_29

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.7:23 %br_ln77 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
