0.7
2020.2
May  7 2023
15:10:42
/home/paula/SOC/tema2/tema2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/paula/SOC/tema2/tema2.srcs/sim_1/new/testbench.v,1716811238,verilog,,,,testbench,,,,,,,,
/home/paula/SOC/tema2/tema2.srcs/sources_1/new/prefix_adder_16bit.v,1716812056,verilog,,/home/paula/SOC/tema2/tema2.srcs/sim_1/new/testbench.v,,prefix_adder_16bit,,,,,,,,
