Vivado Simulator 2017.4
Time resolution is 1 ps
INFO: ID width is 16 bigger than 16, AXI protocol Checker will not be instantiated in this case 
XilinxAXIVIP: Found at Path: VIP_static_bleacher.DUT.design_static_bleacher_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: VIP_static_bleacher.DUT.design_static_bleacher_i.axi_vip_1.inst
INFO: [Master VIP_rd_driver] (.axi_vip_pkg.axi_mst_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::run_phase.Block10873_1351.) 25001 : run()
INFO: [Master VIP_wr_driver] (.axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::run_phase.Block9793_1305.) 25001 : run()
INFO: [Master VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::run_phase.Block8620_1272.) 25001 : run()
INFO: [Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1449.) 25001 : run()
INFO: [Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1398.) 25001 : run()
INFO: [Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1289.) 25001 : run()
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::get_and_drive.GET_AND_DRIVE) 40000 : Sending transaction: 
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::get_and_drive.GET_AND_DRIVE) 40000 : ---------------------------------------------------------------------------------------------
  Name                         Value
---------------------------------------------------------------------------------------------
  CMD                          XIL_AXI_WRITE
  ADDR                         0x00000011ffff3000 
  WID                          0x0000040d
  LEN                          0x00
  SIZE                         0x100
  BURST                        0x01
  CACHE                        0x0000
  LOCK                         0x00
  PROT                         0x000
  REGION                       0x0000
  QOS                          0x0000
  BRESP                        XIL_AXI_RESP_OKAY
  DRIVER_RETURN_ITEM           XIL_AXI_PAYLOAD_RETURN 
  CREATION_TIME                40000
  SUBMIT_TIME                  0
  PAYLOAD                      16
    BEAT[          0]          0x00000020000000200000002000000020 (strb : 0b1111111111111111) :beat_delay:         0
--------------------------------------------------------------------------------------------
Warning: [AW_REACTIVE_32] (axi_vip_pkg.axi_transaction::set_cache) 65000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 65 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_CHANNEL  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel.AW_CHANNEL) 65000 : AWVALID >>>
XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
Warning: [AXI_WMON32_5] (axi_vip_pkg.axi_transaction::set_cache) 65000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 65 ns  Iteration: 0  Process: /axi_vip_pkg/axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_LOOP  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::w_channel.W_CHANNEL) 105000 : W LAST -- write_beat     Last:1 D:0x00000020000000200000002000000020 BE:0b1111111111111111 
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::w_channel.W_CHANNEL.Block10274_1337.Block10274_1338) 105000 : WREADY+WLAST (         0) id=0x0000040d
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_reactive_q) 105000 : PUSH_REACTIVE_Q: PUSH (         0) >>> XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000 <<<
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::pop_reactive_q) 105000 : POP_REACTIVE_Q: (         1) >>> XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000 <<<
Warning: [AW_REACTIVE_32] (axi_vip_pkg.axi_transaction::set_cache) 105000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 105 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 105000 : GNI : XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_b_q) 105000 : B PUSH (         0)
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_b_q) 105000 : ID=0x00000020 - State 0b0111
Entries in BQ : NumEntries:         0 >>> 
 <<<
Command       : XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::service_done_q.SERVICE_DONE_Q) 115000 : SERVICE_DONE_Q: XIL_AXI_WRITE (0) A:0x00000011ffff3000 ID:0x0000040d len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_done_q.SERVICE_DONE_Q) 115000 : SERVICE_DONE_Q: XIL_AXI_WRITE (3) A:0x000000013ffff000 ID:0x00000020 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::get_and_drive.GET_AND_DRIVE) 135000 : Sending transaction: 
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::get_and_drive.GET_AND_DRIVE) 135000 : ---------------------------------------------------------------------------------------------
  Name                         Value
---------------------------------------------------------------------------------------------
  CMD                          XIL_AXI_WRITE
  ADDR                         0x0000004800000000 
  WID                          0x0000042d
  LEN                          0x00
  SIZE                         0x100
  BURST                        0x01
  CACHE                        0x0000
  LOCK                         0x00
  PROT                         0x000
  REGION                       0x0000
  QOS                          0x0000
  BRESP                        XIL_AXI_RESP_OKAY
  DRIVER_RETURN_ITEM           XIL_AXI_PAYLOAD_RETURN 
  CREATION_TIME                135000
  SUBMIT_TIME                  0
  PAYLOAD                      16
    BEAT[          0]          0x00000007000000070000000700000007 (strb : 0b1111111111111111) :beat_delay:         0
--------------------------------------------------------------------------------------------
Warning: [AXI_WMON33_10] (axi_vip_pkg.axi_transaction::set_cache) 155000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 155 ns  Iteration: 0  Process: /axi_vip_pkg/axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_LOOP  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Warning: [AW_REACTIVE_33] (axi_vip_pkg.axi_transaction::set_cache) 155000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 155 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel/AW_CHANNEL  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::aw_channel.AW_CHANNEL) 155000 : AWVALID >>>
XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::w_channel.W_CHANNEL) 205000 : W LAST -- write_beat     Last:1 D:0x00000007000000070000000700000007 BE:0b1111111111111111 
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::w_channel.W_CHANNEL.Block10274_1337.Block10274_1338) 205000 : WREADY+WLAST (         0) id=0x0000042d
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_reactive_q) 205000 : PUSH_REACTIVE_Q: PUSH (         0) >>> XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000 <<<
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::pop_reactive_q) 205000 : POP_REACTIVE_Q: (         1) >>> XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000 <<<
Warning: [AW_REACTIVE_33] (axi_vip_pkg.axi_transaction::set_cache) 205000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 205 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 205000 : GNI : XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_b_q) 205000 : B PUSH (         0)
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::push_b_q) 205000 : ID=0x00000021 - State 0b0111
Entries in BQ : NumEntries:         0 >>> 
 <<<
Command       : XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Master VIP_wr_driver] (axi_vip_pkg.axi_mst_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::service_done_q.SERVICE_DONE_Q) 215000 : SERVICE_DONE_Q: XIL_AXI_WRITE (8) A:0x0000004800000000 ID:0x0000042d len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_wr_driver] (axi_vip_pkg.axi_slv_wr_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::service_done_q.SERVICE_DONE_Q) 215000 : SERVICE_DONE_Q: XIL_AXI_WRITE (11) A:0x0000000800000000 ID:0x00000021 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Master VIP_rd_driver] (axi_vip_pkg.axi_mst_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::ar_channel.AR_CHANNEL) 245001 : ARVALID id=0x0000070d
Warning: [AXI_RMON56_18] (axi_vip_pkg.axi_transaction::set_cache) 255000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 255 ns  Iteration: 0  Process: /axi_vip_pkg/axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Warning: [AR_REACTIVE_56] (axi_vip_pkg.axi_transaction::set_cache) 255000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 255 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 255000 : ARVALID >>>
XIL_AXI_READ (20) A:0x0000000004143000 ID:0x00000038 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
Warning: [AR_REACTIVE_56] (axi_vip_pkg.axi_transaction::set_cache) 255000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 255 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 255000 : GNI : XIL_AXI_READ (20) A:0x0000000004143000 ID:0x00000038 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (4294967295) id=0x00000038, len   0
INFO: [Master VIP_rd_driver] (axi_vip_pkg.axi_mst_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=16,C_AXI_RID_WIDTH=16)::ar_channel.AR_CHANNEL) 345001 : ARVALID id=0x000007ad
Warning: [AXI_RMON61_25] (axi_vip_pkg.axi_transaction::set_cache) 355000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 355 ns  Iteration: 0  Process: /axi_vip_pkg/axi_monitor(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::ar_channel/AR_LOOP  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
Warning: [AR_REACTIVE_61] (axi_vip_pkg.axi_transaction::set_cache) 355000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 355 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 355000 : ARVALID >>>
XIL_AXI_READ (27) A:0x000000083fffffff ID:0x0000003d len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
Warning: [AR_REACTIVE_61] (axi_vip_pkg.axi_transaction::set_cache) 355000 : Attempted to send CACHE(0x0000) when SUPPORTS_NARROW is low. According to UG1037,AxCACHE[1] has to be 1 to ensure that any downstream upsizer can fully pack data up to wider widths
Time: 355 ns  Iteration: 0  Process: /axi_vip_pkg/axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive/GET_AND_DRIVE  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 355000 : GNI : XIL_AXI_READ (27) A:0x000000083fffffff ID:0x0000003d len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0000 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_ADDR_WIDTH=40,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 405001 : RVALID (4294967295) id=0x0000003d, len   0
$finish called at time : 465 ns : File "/home/renato/MemorEDF/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/VIP_static_bleacher.sv" Line 98
