// Seed: 2254491631
module module_0;
  wire id_2;
  assign id_1 = id_1[1];
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    output wire id_3
    , id_16,
    output supply0 id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input supply1 id_12,
    output wire id_13,
    input wand id_14
);
  module_0 modCall_1 ();
  always @(posedge 1 or posedge id_16) begin : LABEL_0
    cover (1'h0 * id_7 != 1);
  end
endmodule
