#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  1 16:37:20 2022
# Process ID: 4320
# Current directory: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1
# Command line: vivado.exe -log GULF_Eval_Board_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GULF_Eval_Board_top.tcl -notrace
# Log file: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top.vdi
# Journal file: C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source GULF_Eval_Board_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/julie/Desktop/git/Bachelor/ip_repo/axi_data_transfer_3.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/julie/Desktop/git/Bachelor/ip_repo/axi_data_transfer_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/julie/Desktop/git/GULFstream/ip_repo/axi_data_transfer_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top GULF_Eval_Board_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_data_transfer_1_0/GULF_Eval_Board_axi_data_transfer_1_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/axi_data_transfer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_xbar_0/GULF_Eval_Board_xbar_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_auto_pc_0/GULF_Eval_Board_auto_pc_0.dcp' for cell 'u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1725 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_processing_system7_0_0/GULF_Eval_Board_processing_system7_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_iic_0_0/GULF_Eval_Board_axi_iic_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_rst_ps7_0_100M_0/GULF_Eval_Board_rst_ps7_0_100M_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0_board.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_gpio_0_0/GULF_Eval_Board_axi_gpio_0_0.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_clocks.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.977 ; gain = 570.000
Finished Parsing XDC File [c:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/sources_1/bd/GULF_Eval_Board/ip/GULF_Eval_Board_axi_quad_spi_0_0/GULF_Eval_Board_axi_quad_spi_0_0_clocks.xdc] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0'
Parsing XDC File [C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/constrs_1/new/Eval_constr.xdc]
Finished Parsing XDC File [C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.srcs/constrs_1/new/Eval_constr.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  OBUFDS => OBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1326.977 ; gain = 967.180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1326.977 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 294b18afb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.486 . Memory (MB): peak = 1326.977 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27b40c8ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23ed53857

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 101 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 288df306a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 335 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 288df306a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f04cf49f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f04cf49f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1326.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f04cf49f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f04cf49f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1326.977 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f04cf49f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1326.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GULF_Eval_Board_top_drc_opted.rpt -pb GULF_Eval_Board_top_drc_opted.pb -rpx GULF_Eval_Board_top_drc_opted.rpx
Command: report_drc -file GULF_Eval_Board_top_drc_opted.rpt -pb GULF_Eval_Board_top_drc_opted.pb -rpx GULF_Eval_Board_top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1326.977 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f05a3426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1326.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1326.977 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73c1a9d7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.977 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ecf82bfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ecf82bfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1372.973 ; gain = 45.996
Phase 1 Placer Initialization | Checksum: ecf82bfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a03e94d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1372.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 118363be8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1372.973 ; gain = 45.996
Phase 2 Global Placement | Checksum: 1a30fdc0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a30fdc0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7ff93a8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1080e3365

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa541d31

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1aa541d31

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b9ace8f4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15e58a1e9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 230955286

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ec9690d6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f384ed6f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1372.973 ; gain = 45.996
Phase 3 Detail Placement | Checksum: 1f384ed6f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1372.973 ; gain = 45.996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2075469e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_i_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2075469e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1421.758 ; gain = 94.781
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.602. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: be2fd0a7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785
Phase 4.1 Post Commit Optimization | Checksum: be2fd0a7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: be2fd0a7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: be2fd0a7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 833b0ee7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 833b0ee7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785
Ending Placer Task | Checksum: 819269b1

Time (s): cpu = 00:01:45 ; elapsed = 00:01:28 . Memory (MB): peak = 1421.762 ; gain = 94.785
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:32 . Memory (MB): peak = 1421.762 ; gain = 94.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1428.738 ; gain = 6.977
INFO: [Common 17-1381] The checkpoint 'C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file GULF_Eval_Board_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1428.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file GULF_Eval_Board_top_utilization_placed.rpt -pb GULF_Eval_Board_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1428.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file GULF_Eval_Board_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1428.738 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2bc24f1b ConstDB: 0 ShapeSum: 55d01a96 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a47af719

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1508.457 ; gain = 79.719
Post Restoration Checksum: NetGraph: 963a9f2e NumContArr: e4057eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a47af719

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1508.457 ; gain = 79.719

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a47af719

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1512.555 ; gain = 83.816

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a47af719

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1512.555 ; gain = 83.816
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ce77aa97

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1541.516 ; gain = 112.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.650 | TNS=-475.981| WHS=-0.191 | THS=-46.463|

Phase 2 Router Initialization | Checksum: 1565750e6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1561.430 ; gain = 132.691

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f94b87a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3189
 Number of Nodes with overlaps = 1127
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.743 | TNS=-465.894| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 91f5d65c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.575 | TNS=-467.819| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1db8c9c04

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.319 | TNS=-466.360| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21f01db37

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.467 | TNS=-466.797| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14af03a9e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.523 ; gain = 182.785
Phase 4 Rip-up And Reroute | Checksum: 14af03a9e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b52de91f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1611.523 ; gain = 182.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.319 | TNS=-466.262| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14ccde35d

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ccde35d

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785
Phase 5 Delay and Skew Optimization | Checksum: 14ccde35d

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c47642ef

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.319 | TNS=-462.339| WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132763b1f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785
Phase 6 Post Hold Fix | Checksum: 132763b1f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.61313 %
  Global Horizontal Routing Utilization  = 5.12644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16c6e1ea6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16c6e1ea6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18bf7f322

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1611.523 ; gain = 182.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.319 | TNS=-462.339| WHS=0.027  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18bf7f322

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1611.523 ; gain = 182.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1611.523 ; gain = 182.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1611.523 ; gain = 182.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1611.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GULF_Eval_Board_top_drc_routed.rpt -pb GULF_Eval_Board_top_drc_routed.pb -rpx GULF_Eval_Board_top_drc_routed.rpx
Command: report_drc -file GULF_Eval_Board_top_drc_routed.rpt -pb GULF_Eval_Board_top_drc_routed.pb -rpx GULF_Eval_Board_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file GULF_Eval_Board_top_methodology_drc_routed.rpt -pb GULF_Eval_Board_top_methodology_drc_routed.pb -rpx GULF_Eval_Board_top_methodology_drc_routed.rpx
Command: report_methodology -file GULF_Eval_Board_top_methodology_drc_routed.rpt -pb GULF_Eval_Board_top_methodology_drc_routed.pb -rpx GULF_Eval_Board_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/julie/Desktop/git/Bachelor/GULF_Eval_Board_for_GULF/GULF_Eval_Board_for_GULF.runs/impl_1/GULF_Eval_Board_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.512 ; gain = 35.988
INFO: [runtcl-4] Executing : report_power -file GULF_Eval_Board_top_power_routed.rpt -pb GULF_Eval_Board_top_power_summary_routed.pb -rpx GULF_Eval_Board_top_power_routed.rpx
Command: report_power -file GULF_Eval_Board_top_power_routed.rpt -pb GULF_Eval_Board_top_power_summary_routed.pb -rpx GULF_Eval_Board_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file GULF_Eval_Board_top_route_status.rpt -pb GULF_Eval_Board_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file GULF_Eval_Board_top_timing_summary_routed.rpt -pb GULF_Eval_Board_top_timing_summary_routed.pb -rpx GULF_Eval_Board_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file GULF_Eval_Board_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file GULF_Eval_Board_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file GULF_Eval_Board_top_bus_skew_routed.rpt -pb GULF_Eval_Board_top_bus_skew_routed.pb -rpx GULF_Eval_Board_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 16:41:41 2022...
