--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controlador.twx controlador.ncd -o controlador.twr
controlador.pcf -ucf controlador_cf.ucf

Design file:              controlador.ncd
Physical constraint file: controlador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2220 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.755ns.
--------------------------------------------------------------------------------

Paths for end point E (SLICE_X32Y83.SR), 275 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_5 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.755ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_5 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.YQ      Tcko                  0.652   cuenta<5>
                                                       cuenta_5
    SLICE_X19Y82.F1      net (fanout=2)        0.568   cuenta<5>
    SLICE_X19Y82.COUT    Topcyf                1.162   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       cuenta<5>_rt
                                                       Mcompar_cuenta_cmp_lt0000_cy<0>
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X19Y83.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X19Y84.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.G2      net (fanout=22)       1.035   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.Y       Tilo                  0.759   cuenta<13>
                                                       cuenta_mux0000<12>1
    SLICE_X23Y82.G1      net (fanout=1)        0.797   cuenta_mux0000<12>
    SLICE_X23Y82.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.SR      net (fanout=1)        1.113   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (5.242ns logic, 3.513ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_6 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.712ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_6 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y81.XQ      Tcko                  0.591   cuenta<6>
                                                       cuenta_6
    SLICE_X19Y82.G2      net (fanout=2)        0.747   cuenta<6>
    SLICE_X19Y82.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       Mcompar_cuenta_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X19Y83.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X19Y83.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X19Y84.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X19Y84.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.G2      net (fanout=22)       1.035   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.Y       Tilo                  0.759   cuenta<13>
                                                       cuenta_mux0000<12>1
    SLICE_X23Y82.G1      net (fanout=1)        0.797   cuenta_mux0000<12>
    SLICE_X23Y82.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.SR      net (fanout=1)        1.113   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.712ns (5.020ns logic, 3.692ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_10 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_10 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y85.YQ      Tcko                  0.652   cuenta<11>
                                                       cuenta_10
    SLICE_X19Y84.F2      net (fanout=2)        0.527   cuenta<10>
    SLICE_X19Y84.COUT    Topcyf                1.162   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_lut<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X19Y85.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.G2      net (fanout=22)       1.035   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X20Y84.Y       Tilo                  0.759   cuenta<13>
                                                       cuenta_mux0000<12>1
    SLICE_X23Y82.G1      net (fanout=1)        0.797   cuenta_mux0000<12>
    SLICE_X23Y82.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X23Y83.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.SR      net (fanout=1)        1.113   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y83.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (5.006ns logic, 3.472ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_2 (SLICE_X17Y80.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_8 (FF)
  Destination:          u0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_8 to u0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.XQ      Tcko                  0.591   u0/count<8>
                                                       u0/count_8
    SLICE_X13Y84.G2      net (fanout=3)        1.056   u0/count<8>
    SLICE_X13Y84.COUT    Topcyg                1.001   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/Mcompar_count_cmp_lt0000_lut<1>_INV_0
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X13Y85.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X13Y85.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.378ns logic, 2.881ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_12 (FF)
  Destination:          u0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.005 - 0.012)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_12 to u0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.XQ      Tcko                  0.591   u0/count<12>
                                                       u0/count_12
    SLICE_X13Y86.F2      net (fanout=3)        1.090   u0/count<12>
    SLICE_X13Y86.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/count<12>_rt.1
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (3.303ns logic, 2.915ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_9 (FF)
  Destination:          u0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_9 to u0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.YQ      Tcko                  0.587   u0/count<8>
                                                       u0/count_9
    SLICE_X13Y85.F3      net (fanout=3)        0.979   u0/count<9>
    SLICE_X13Y85.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_lut<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (3.417ns logic, 2.804ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_3 (SLICE_X17Y80.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_8 (FF)
  Destination:          u0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_8 to u0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.XQ      Tcko                  0.591   u0/count<8>
                                                       u0/count_8
    SLICE_X13Y84.G2      net (fanout=3)        1.056   u0/count<8>
    SLICE_X13Y84.COUT    Topcyg                1.001   u0/Mcompar_count_cmp_lt0000_cy<1>
                                                       u0/Mcompar_count_cmp_lt0000_lut<1>_INV_0
                                                       u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X13Y85.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X13Y85.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.378ns logic, 2.881ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_12 (FF)
  Destination:          u0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.005 - 0.012)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_12 to u0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y85.XQ      Tcko                  0.591   u0/count<12>
                                                       u0/count_12
    SLICE_X13Y86.F2      net (fanout=3)        1.090   u0/count<12>
    SLICE_X13Y86.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/count<12>_rt.1
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (3.303ns logic, 2.915ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/count_9 (FF)
  Destination:          u0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/count_9 to u0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.YQ      Tcko                  0.587   u0/count<8>
                                                       u0/count_9
    SLICE_X13Y85.F3      net (fanout=3)        0.979   u0/count<9>
    SLICE_X13Y85.COUT    Topcyf                1.162   u0/Mcompar_count_cmp_lt0000_cy<3>
                                                       u0/Mcompar_count_cmp_lt0000_lut<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<2>
                                                       u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X13Y86.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<5>
                                                       u0/Mcompar_count_cmp_lt0000_cy<4>
                                                       u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X13Y87.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<7>
                                                       u0/Mcompar_count_cmp_lt0000_cy<6>
                                                       u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X13Y88.COUT    Tbyp                  0.118   u0/Mcompar_count_cmp_lt0000_cy<9>
                                                       u0/Mcompar_count_cmp_lt0000_cy<8>
                                                       u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.CIN     net (fanout=1)        0.000   u0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X13Y89.XB      Tcinxb                0.404   u0/Mcompar_count_cmp_lt0000_cy<10>
                                                       u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.SR      net (fanout=12)       1.825   u0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X17Y80.CLK     Tsrck                 0.910   u0/count<2>
                                                       u0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (3.417ns logic, 2.804ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/count_2 (SLICE_X17Y80.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_2 (FF)
  Destination:          u0/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/count_2 to u0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y80.XQ      Tcko                  0.473   u0/count<2>
                                                       u0/count_2
    SLICE_X17Y80.F3      net (fanout=1)        0.306   u0/count<2>
    SLICE_X17Y80.CLK     Tckf        (-Th)    -0.801   u0/count<2>
                                                       u0/count<2>_rt
                                                       u0/Mcount_count_xor<2>
                                                       u0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Paths for end point u3/count_10 (SLICE_X25Y63.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u3/count_10 (FF)
  Destination:          u3/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u3/count_10 to u3/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y63.XQ      Tcko                  0.473   u3/count<10>
                                                       u3/count_10
    SLICE_X25Y63.F4      net (fanout=3)        0.333   u3/count<10>
    SLICE_X25Y63.CLK     Tckf        (-Th)    -0.801   u3/count<10>
                                                       u3/count<10>_rt
                                                       u3/Mcount_count_xor<10>
                                                       u3/count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point u0/count_8 (SLICE_X17Y83.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/count_8 (FF)
  Destination:          u0/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/count_8 to u0/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.XQ      Tcko                  0.473   u0/count<8>
                                                       u0/count_8
    SLICE_X17Y83.F3      net (fanout=3)        0.367   u0/count<8>
    SLICE_X17Y83.CLK     Tckf        (-Th)    -0.801   u0/count<8>
                                                       u0/count<8>_rt
                                                       u0/Mcount_count_xor<8>
                                                       u0/count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.274ns logic, 0.367ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X20Y85.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.755|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2220 paths, 0 nets, and 323 connections

Design statistics:
   Minimum period:   8.755ns{1}   (Maximum frequency: 114.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 18 09:35:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



