0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/hierarchical_4_bit_full_adder/hierarchical_4_bit_full_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/hierarchical_4_bit_full_adder/hierarchical_4_bit_full_adder.srcs/sim_1/new/tb_full_adder_four_bit.v,1758556216,verilog,,,,tb_full_adder_four_bit,,,,,,,,
C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/hierarchical_4_bit_full_adder/hierarchical_4_bit_full_adder.srcs/sources_1/new/four_bit_full_adder.v,1758553971,verilog,,C:/Users/Anthony/Documents/Fall 2025/EE410/Projects/EE410/hierarchical_4_bit_full_adder/hierarchical_4_bit_full_adder.srcs/sim_1/new/tb_full_adder_four_bit.v,,full_adder_four_bit;full_adder_one_bit;half_adder,,,,,,,,
