# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rom.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../rom.srcs/sources_1/ip/rom_ip/sim/rom_ip.v" \
"../../../../rom.srcs/sources_1/new/rom_test.v" \
"../../../../rom.srcs/sim_1/new/vft_rom_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
