module sr_ff(
	input s,r,clk,
	output reg q,q_bar);
	always@(posedge clk)
	begin
	case({s,r})
	2'd0:q<=q;
	2'd1:q<=1'b0;
	2'd2:q<=1'b1;
	2'd3:q<=1'bz;
	endcase
	assign q_bar = ~q;
	end
endmodule
	
