   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "ServerTDMA.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .text
  27              	 .align 1
  28              	 .syntax unified
  29              	 .thumb
  30              	 .thumb_func
  31              	 .fpu softvfp
  33              	ioport_set_pin_level:
  34              	.LFB221:
  35              	 .file 1 "../../../platform/common/services/ioport/ioport.h"
   1:../../../platform/common/services/ioport/ioport.h **** /**
   2:../../../platform/common/services/ioport/ioport.h ****  * \file
   3:../../../platform/common/services/ioport/ioport.h ****  *
   4:../../../platform/common/services/ioport/ioport.h ****  * \brief Common IOPORT service main header file for AVR, UC3 and ARM
   5:../../../platform/common/services/ioport/ioport.h ****  *        architectures.
   6:../../../platform/common/services/ioport/ioport.h ****  *
   7:../../../platform/common/services/ioport/ioport.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/ioport/ioport.h ****  *
   9:../../../platform/common/services/ioport/ioport.h ****  * \asf_license_start
  10:../../../platform/common/services/ioport/ioport.h ****  *
  11:../../../platform/common/services/ioport/ioport.h ****  * \page License
  12:../../../platform/common/services/ioport/ioport.h ****  *
  13:../../../platform/common/services/ioport/ioport.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/ioport/ioport.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/ioport/ioport.h ****  *
  16:../../../platform/common/services/ioport/ioport.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/ioport/ioport.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/ioport/ioport.h ****  *
  19:../../../platform/common/services/ioport/ioport.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/ioport/ioport.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/ioport/ioport.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/ioport/ioport.h ****  *
  23:../../../platform/common/services/ioport/ioport.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/ioport/ioport.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/ioport/ioport.h ****  *
  26:../../../platform/common/services/ioport/ioport.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/ioport/ioport.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/ioport/ioport.h ****  *
  29:../../../platform/common/services/ioport/ioport.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/ioport/ioport.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/ioport/ioport.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/ioport/ioport.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/ioport/ioport.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/ioport/ioport.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/ioport/ioport.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/ioport/ioport.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/ioport/ioport.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/ioport/ioport.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/ioport/ioport.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/ioport/ioport.h ****  *
  41:../../../platform/common/services/ioport/ioport.h ****  * \asf_license_stop
  42:../../../platform/common/services/ioport/ioport.h ****  *
  43:../../../platform/common/services/ioport/ioport.h ****  */
  44:../../../platform/common/services/ioport/ioport.h **** #ifndef IOPORT_H
  45:../../../platform/common/services/ioport/ioport.h **** #define IOPORT_H
  46:../../../platform/common/services/ioport/ioport.h **** 
  47:../../../platform/common/services/ioport/ioport.h **** #ifdef __cplusplus
  48:../../../platform/common/services/ioport/ioport.h **** extern "C" {
  49:../../../platform/common/services/ioport/ioport.h **** #endif
  50:../../../platform/common/services/ioport/ioport.h **** 
  51:../../../platform/common/services/ioport/ioport.h **** #include <parts.h>
  52:../../../platform/common/services/ioport/ioport.h **** #include <compiler.h>
  53:../../../platform/common/services/ioport/ioport.h **** 
  54:../../../platform/common/services/ioport/ioport.h **** /**
  55:../../../platform/common/services/ioport/ioport.h ****  * \defgroup ioport_group Common IOPORT API
  56:../../../platform/common/services/ioport/ioport.h ****  *
  57:../../../platform/common/services/ioport/ioport.h ****  * See \ref ioport_quickstart.
  58:../../../platform/common/services/ioport/ioport.h ****  *
  59:../../../platform/common/services/ioport/ioport.h ****  * This is common IOPORT service for GPIO pin configuration and control in a
  60:../../../platform/common/services/ioport/ioport.h ****  * standardized manner across the MEGA, MEGA_RF, XMEGA, UC3 and ARM devices.
  61:../../../platform/common/services/ioport/ioport.h ****  *
  62:../../../platform/common/services/ioport/ioport.h ****  * Port pin control code is optimized for each platform, and should produce
  63:../../../platform/common/services/ioport/ioport.h ****  * both compact and fast execution times when used with constant values.
  64:../../../platform/common/services/ioport/ioport.h ****  *
  65:../../../platform/common/services/ioport/ioport.h ****  * \section dependencies Dependencies
  66:../../../platform/common/services/ioport/ioport.h ****  * This driver depends on the following modules:
  67:../../../platform/common/services/ioport/ioport.h ****  * - \ref sysclk_group for clock speed and functions.
  68:../../../platform/common/services/ioport/ioport.h ****  * @{
  69:../../../platform/common/services/ioport/ioport.h ****  */
  70:../../../platform/common/services/ioport/ioport.h **** 
  71:../../../platform/common/services/ioport/ioport.h **** /**
  72:../../../platform/common/services/ioport/ioport.h ****  * \def IOPORT_CREATE_PIN(port, pin)
  73:../../../platform/common/services/ioport/ioport.h ****  * \brief Create IOPORT pin number
  74:../../../platform/common/services/ioport/ioport.h ****  *
  75:../../../platform/common/services/ioport/ioport.h ****  * Create a IOPORT pin number for use with the IOPORT functions.
  76:../../../platform/common/services/ioport/ioport.h ****  *
  77:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port (e.g. PORTA, PA or PIOA depending on chosen
  78:../../../platform/common/services/ioport/ioport.h ****  *             architecture)
  79:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT zero-based index of the I/O pin
  80:../../../platform/common/services/ioport/ioport.h ****  */
  81:../../../platform/common/services/ioport/ioport.h **** 
  82:../../../platform/common/services/ioport/ioport.h **** /** \brief IOPORT pin directions */
  83:../../../platform/common/services/ioport/ioport.h **** enum ioport_direction {
  84:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_DIR_INPUT,  /*!< IOPORT input direction */
  85:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_DIR_OUTPUT, /*!< IOPORT output direction */
  86:../../../platform/common/services/ioport/ioport.h **** };
  87:../../../platform/common/services/ioport/ioport.h **** 
  88:../../../platform/common/services/ioport/ioport.h **** /** \brief IOPORT levels */
  89:../../../platform/common/services/ioport/ioport.h **** enum ioport_value {
  90:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_PIN_LEVEL_LOW,  /*!< IOPORT pin value low */
  91:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_PIN_LEVEL_HIGH, /*!< IOPORT pin value high */
  92:../../../platform/common/services/ioport/ioport.h **** };
  93:../../../platform/common/services/ioport/ioport.h **** 
  94:../../../platform/common/services/ioport/ioport.h **** #if MEGA_RF
  95:../../../platform/common/services/ioport/ioport.h **** /** \brief IOPORT edge sense modes */
  96:../../../platform/common/services/ioport/ioport.h **** enum ioport_sense {
  97:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_LEVEL,     /*!< IOPORT sense low level  */
  98:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
  99:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 100:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 101:../../../platform/common/services/ioport/ioport.h **** };
 102:../../../platform/common/services/ioport/ioport.h **** #elif SAM && !SAM4L
 103:../../../platform/common/services/ioport/ioport.h **** /** \brief IOPORT edge sense modes */
 104:../../../platform/common/services/ioport/ioport.h **** enum ioport_sense {
 105:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
 106:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 107:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 108:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_LEVEL_LOW, /*!< IOPORT sense low level  */
 109:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_LEVEL_HIGH,/*!< IOPORT sense High level  */
 110:../../../platform/common/services/ioport/ioport.h **** };
 111:../../../platform/common/services/ioport/ioport.h **** #else
 112:../../../platform/common/services/ioport/ioport.h **** enum ioport_sense {
 113:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */
 114:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_RISING,    /*!< IOPORT sense rising edges */
 115:../../../platform/common/services/ioport/ioport.h **** 	IOPORT_SENSE_FALLING,   /*!< IOPORT sense falling edges */
 116:../../../platform/common/services/ioport/ioport.h **** };
 117:../../../platform/common/services/ioport/ioport.h **** #endif
 118:../../../platform/common/services/ioport/ioport.h **** 
 119:../../../platform/common/services/ioport/ioport.h **** 
 120:../../../platform/common/services/ioport/ioport.h **** #if XMEGA
 121:../../../platform/common/services/ioport/ioport.h **** # include "xmega/ioport.h"
 122:../../../platform/common/services/ioport/ioport.h **** # if defined(IOPORT_XMEGA_COMPAT)
 123:../../../platform/common/services/ioport/ioport.h **** #  include "xmega/ioport_compat.h"
 124:../../../platform/common/services/ioport/ioport.h **** # endif
 125:../../../platform/common/services/ioport/ioport.h **** #elif MEGA
 126:../../../platform/common/services/ioport/ioport.h **** #  include "mega_rf/ioport.h"
 127:../../../platform/common/services/ioport/ioport.h **** #elif UC3
 128:../../../platform/common/services/ioport/ioport.h **** # include "uc3/ioport.h"
 129:../../../platform/common/services/ioport/ioport.h **** #elif SAM
 130:../../../platform/common/services/ioport/ioport.h **** # if SAM4L
 131:../../../platform/common/services/ioport/ioport.h **** #  include "sam/ioport_gpio.h"
 132:../../../platform/common/services/ioport/ioport.h **** # elif SAMD20
 133:../../../platform/common/services/ioport/ioport.h **** #  include "sam0/ioport.h"
 134:../../../platform/common/services/ioport/ioport.h **** # else
 135:../../../platform/common/services/ioport/ioport.h **** #  include "sam/ioport_pio.h"
 136:../../../platform/common/services/ioport/ioport.h **** # endif
 137:../../../platform/common/services/ioport/ioport.h **** #endif
 138:../../../platform/common/services/ioport/ioport.h **** 
 139:../../../platform/common/services/ioport/ioport.h **** /**
 140:../../../platform/common/services/ioport/ioport.h ****  * \brief Initializes the IOPORT service, ready for use.
 141:../../../platform/common/services/ioport/ioport.h ****  *
 142:../../../platform/common/services/ioport/ioport.h ****  * This function must be called before using any other functions in the IOPORT
 143:../../../platform/common/services/ioport/ioport.h ****  * service.
 144:../../../platform/common/services/ioport/ioport.h ****  */
 145:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_init(void)
 146:../../../platform/common/services/ioport/ioport.h **** {
 147:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_init();
 148:../../../platform/common/services/ioport/ioport.h **** }
 149:../../../platform/common/services/ioport/ioport.h **** 
 150:../../../platform/common/services/ioport/ioport.h **** /**
 151:../../../platform/common/services/ioport/ioport.h ****  * \brief Enable an IOPORT pin, based on a pin created with \ref
 152:../../../platform/common/services/ioport/ioport.h ****  * IOPORT_CREATE_PIN().
 153:../../../platform/common/services/ioport/ioport.h ****  *
 154:../../../platform/common/services/ioport/ioport.h ****  * \param pin  IOPORT pin to enable
 155:../../../platform/common/services/ioport/ioport.h ****  */
 156:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_enable_pin(ioport_pin_t pin)
 157:../../../platform/common/services/ioport/ioport.h **** {
 158:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_enable_pin(pin);
 159:../../../platform/common/services/ioport/ioport.h **** }
 160:../../../platform/common/services/ioport/ioport.h **** 
 161:../../../platform/common/services/ioport/ioport.h **** /**
 162:../../../platform/common/services/ioport/ioport.h ****  * \brief Enable multiple pins in a single IOPORT port.
 163:../../../platform/common/services/ioport/ioport.h ****  *
 164:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to enable
 165:../../../platform/common/services/ioport/ioport.h ****  * \param mask Mask of pins within the port to enable
 166:../../../platform/common/services/ioport/ioport.h ****  */
 167:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_enable_port(ioport_port_t port,
 168:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask)
 169:../../../platform/common/services/ioport/ioport.h **** {
 170:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_enable_port(port, mask);
 171:../../../platform/common/services/ioport/ioport.h **** }
 172:../../../platform/common/services/ioport/ioport.h **** 
 173:../../../platform/common/services/ioport/ioport.h **** /**
 174:../../../platform/common/services/ioport/ioport.h ****  * \brief Disable IOPORT pin, based on a pin created with \ref
 175:../../../platform/common/services/ioport/ioport.h ****  *        IOPORT_CREATE_PIN().
 176:../../../platform/common/services/ioport/ioport.h ****  *
 177:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to disable
 178:../../../platform/common/services/ioport/ioport.h ****  */
 179:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_disable_pin(ioport_pin_t pin)
 180:../../../platform/common/services/ioport/ioport.h **** {
 181:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_disable_pin(pin);
 182:../../../platform/common/services/ioport/ioport.h **** }
 183:../../../platform/common/services/ioport/ioport.h **** 
 184:../../../platform/common/services/ioport/ioport.h **** /**
 185:../../../platform/common/services/ioport/ioport.h ****  * \brief Disable multiple pins in a single IOPORT port.
 186:../../../platform/common/services/ioport/ioport.h ****  *
 187:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to disable
 188:../../../platform/common/services/ioport/ioport.h ****  * \param mask Pin mask of pins to disable
 189:../../../platform/common/services/ioport/ioport.h ****  */
 190:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_disable_port(ioport_port_t port,
 191:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask)
 192:../../../platform/common/services/ioport/ioport.h **** {
 193:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_disable_port(port, mask);
 194:../../../platform/common/services/ioport/ioport.h **** }
 195:../../../platform/common/services/ioport/ioport.h **** 
 196:../../../platform/common/services/ioport/ioport.h **** /**
 197:../../../platform/common/services/ioport/ioport.h ****  * \brief Set multiple pin modes in a single IOPORT port, such as pull-up,
 198:../../../platform/common/services/ioport/ioport.h ****  * pull-down, etc. configuration.
 199:../../../platform/common/services/ioport/ioport.h ****  *
 200:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to configure
 201:../../../platform/common/services/ioport/ioport.h ****  * \param mask Pin mask of pins to configure
 202:../../../platform/common/services/ioport/ioport.h ****  * \param mode Mode masks to configure for the specified pins (\ref
 203:../../../platform/common/services/ioport/ioport.h ****  * ioport_modes)
 204:../../../platform/common/services/ioport/ioport.h ****  */
 205:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_port_mode(ioport_port_t port,
 206:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 207:../../../platform/common/services/ioport/ioport.h **** {
 208:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_port_mode(port, mask, mode);
 209:../../../platform/common/services/ioport/ioport.h **** }
 210:../../../platform/common/services/ioport/ioport.h **** 
 211:../../../platform/common/services/ioport/ioport.h **** /**
 212:../../../platform/common/services/ioport/ioport.h ****  * \brief Set pin mode for one single IOPORT pin.
 213:../../../platform/common/services/ioport/ioport.h ****  *
 214:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to configure
 215:../../../platform/common/services/ioport/ioport.h ****  * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 216:../../../platform/common/services/ioport/ioport.h ****  */
 217:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
 218:../../../platform/common/services/ioport/ioport.h **** {
 219:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_pin_mode(pin, mode);
 220:../../../platform/common/services/ioport/ioport.h **** }
 221:../../../platform/common/services/ioport/ioport.h **** 
 222:../../../platform/common/services/ioport/ioport.h **** /**
 223:../../../platform/common/services/ioport/ioport.h ****  * \brief Reset multiple pin modes in a specified IOPORT port to defaults.
 224:../../../platform/common/services/ioport/ioport.h ****  *
 225:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to configure
 226:../../../platform/common/services/ioport/ioport.h ****  * \param mask Mask of pins whose mode configuration is to be reset
 227:../../../platform/common/services/ioport/ioport.h ****  */
 228:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_reset_port_mode(ioport_port_t port,
 229:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask)
 230:../../../platform/common/services/ioport/ioport.h **** {
 231:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_port_mode(port, mask, 0);
 232:../../../platform/common/services/ioport/ioport.h **** }
 233:../../../platform/common/services/ioport/ioport.h **** 
 234:../../../platform/common/services/ioport/ioport.h **** /**
 235:../../../platform/common/services/ioport/ioport.h ****  * \brief Reset pin mode configuration for a single IOPORT pin
 236:../../../platform/common/services/ioport/ioport.h ****  *
 237:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to configure
 238:../../../platform/common/services/ioport/ioport.h ****  */
 239:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_reset_pin_mode(ioport_pin_t pin)
 240:../../../platform/common/services/ioport/ioport.h **** {
 241:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_pin_mode(pin, 0);
 242:../../../platform/common/services/ioport/ioport.h **** }
 243:../../../platform/common/services/ioport/ioport.h **** 
 244:../../../platform/common/services/ioport/ioport.h **** /**
 245:../../../platform/common/services/ioport/ioport.h ****  * \brief Set I/O direction for a group of pins in a single IOPORT.
 246:../../../platform/common/services/ioport/ioport.h ****  *
 247:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to configure
 248:../../../platform/common/services/ioport/ioport.h ****  * \param mask Pin mask of pins to configure
 249:../../../platform/common/services/ioport/ioport.h ****  * \param dir Direction to set for the specified pins (\ref ioport_direction)
 250:../../../platform/common/services/ioport/ioport.h ****  */
 251:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_port_dir(ioport_port_t port,
 252:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask, enum ioport_direction dir)
 253:../../../platform/common/services/ioport/ioport.h **** {
 254:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_port_dir(port, mask, dir);
 255:../../../platform/common/services/ioport/ioport.h **** }
 256:../../../platform/common/services/ioport/ioport.h **** 
 257:../../../platform/common/services/ioport/ioport.h **** /**
 258:../../../platform/common/services/ioport/ioport.h ****  * \brief Set direction for a single IOPORT pin.
 259:../../../platform/common/services/ioport/ioport.h ****  *
 260:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to configure
 261:../../../platform/common/services/ioport/ioport.h ****  * \param dir Direction to set for the specified pin (\ref ioport_direction)
 262:../../../platform/common/services/ioport/ioport.h ****  */
 263:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_pin_dir(ioport_pin_t pin,
 264:../../../platform/common/services/ioport/ioport.h **** 		enum ioport_direction dir)
 265:../../../platform/common/services/ioport/ioport.h **** {
 266:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_pin_dir(pin, dir);
 267:../../../platform/common/services/ioport/ioport.h **** }
 268:../../../platform/common/services/ioport/ioport.h **** 
 269:../../../platform/common/services/ioport/ioport.h **** /**
 270:../../../platform/common/services/ioport/ioport.h ****  * \brief Set an IOPORT pin to a specified logical value.
 271:../../../platform/common/services/ioport/ioport.h ****  *
 272:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to configure
 273:../../../platform/common/services/ioport/ioport.h ****  * \param level Logical value of the pin
 274:../../../platform/common/services/ioport/ioport.h ****  */
 275:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
 276:../../../platform/common/services/ioport/ioport.h **** {
  36              	 .loc 1 276 0
  37              	 .cfi_startproc
  38              	 
  39              	 
  40              	 
  41 0000 80B4     	 push {r7}
  42              	.LCFI0:
  43              	 .cfi_def_cfa_offset 4
  44              	 .cfi_offset 7,-4
  45 0002 8DB0     	 sub sp,sp,#52
  46              	.LCFI1:
  47              	 .cfi_def_cfa_offset 56
  48 0004 00AF     	 add r7,sp,#0
  49              	.LCFI2:
  50              	 .cfi_def_cfa_register 7
  51 0006 7860     	 str r0,[r7,#4]
  52 0008 0B46     	 mov r3,r1
  53 000a FB70     	 strb r3,[r7,#3]
  54 000c 7B68     	 ldr r3,[r7,#4]
  55 000e FB62     	 str r3,[r7,#44]
  56 0010 FB78     	 ldrb r3,[r7,#3]
  57 0012 87F82B30 	 strb r3,[r7,#43]
  58              	.LBB62:
  59              	.LBB63:
  60              	 .file 2 "../../../platform/common/services/ioport/sam/ioport_gpio.h"
   1:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /**
   2:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \file
   3:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
   4:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \brief SAM architecture specific IOPORT service implementation header file.
   5:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
   6:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * Copyright (c) 2012-2013 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
   8:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \asf_license_start
   9:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  10:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \page License
  11:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  12:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  15:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  18:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  22:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  25:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  28:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  40:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \asf_license_stop
  41:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  42:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  */
  43:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #ifndef IOPORT_SAM_H
  44:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_SAM_H
  45:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  46:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #include <sysclk.h>
  47:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  48:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_CREATE_PIN(port, pin) ((port) * 32 + (pin))
  49:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  50:../../../platform/common/services/ioport/sam/ioport_gpio.h **** // Aliases
  51:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOA     0
  52:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOB     1
  53:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOC     2
  54:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOD     3
  55:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOE     4
  56:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_GPIOF     5
  57:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  58:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /**
  59:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \weakgroup ioport_group
  60:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * \section ioport_modes IOPORT Modes
  61:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  62:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * For details on these please see the device datasheet.
  63:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  *
  64:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  * @{
  65:../../../platform/common/services/ioport/sam/ioport_gpio.h ****  */
  66:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  67:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /** \name IOPORT Mode bit definitions */
  68:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /** @{ */
  69:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_MASK            (7 << 0) /*!< MUX bits mask */
  70:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_BIT0            (1 << 0) /*!< MUX BIT0 mask */
  71:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_BIT1            (1 << 1) /*!< MUX BIT1 mask */
  72:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_A               (0 << 0) /*!< MUX function A */
  73:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_B               (1 << 0) /*!< MUX function B */
  74:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_C               (2 << 0) /*!< MUX function C */
  75:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_D               (3 << 0) /*!< MUX function D */
  76:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  77:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_BIT2            (1 << 2) /*!< MUX BIT2 mask */
  78:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_E               (4 << 0) /*!< MUX function E */
  79:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_F               (5 << 0) /*!< MUX function F */
  80:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_G               (6 << 0) /*!< MUX function G */
  81:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_MUX_H               (7 << 0) /*!< MUX function H */
  82:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  83:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_PULLUP              (1 << 3) /*!< Pull-up */
  84:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_PULLDOWN            (1 << 4) /*!< Pull-down */
  85:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_GLITCH_FILTER       (1 << 6) /*!< Glitch filter */
  86:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #define IOPORT_MODE_DRIVE_STRENGTH      (1 << 7) /*!< Extra drive strength */
  87:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /** @} */
  88:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  89:../../../platform/common/services/ioport/sam/ioport_gpio.h **** /** @} */
  90:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  91:../../../platform/common/services/ioport/sam/ioport_gpio.h **** typedef uint32_t ioport_mode_t;
  92:../../../platform/common/services/ioport/sam/ioport_gpio.h **** typedef uint32_t ioport_pin_t;
  93:../../../platform/common/services/ioport/sam/ioport_gpio.h **** typedef uint32_t ioport_port_t;
  94:../../../platform/common/services/ioport/sam/ioport_gpio.h **** typedef uint32_t ioport_port_mask_t;
  95:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
  96:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
  97:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
  98:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return pin >> 5;
  99:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 100:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 101:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static volatile GpioPort *arch_ioport_port_to_base(
 102:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_t port)
 103:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 104:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return (volatile GpioPort *)(GPIO_ADDR
 105:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		+ port * sizeof(GpioPort));
 106:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 107:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 108:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static volatile GpioPort *arch_ioport_pin_to_base(ioport_pin_t pin)
 109:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 110:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
 111:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 112:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 113:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
 114:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 115:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return 1U << (pin & 0x1F);
 116:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 117:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 118:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_init(void)
 119:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 120:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	sysclk_enable_peripheral_clock(GPIO);
 121:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 122:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 123:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_enable_port(ioport_port_t port,
 124:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_mask_t mask)
 125:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 126:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_port_to_base(port)->GPIO_GPERS = mask;
 127:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 128:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 129:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_disable_port(ioport_port_t port,
 130:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_mask_t mask)
 131:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 132:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
 133:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 134:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 135:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_enable_pin(ioport_pin_t pin)
 136:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 137:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_enable_port(arch_ioport_pin_to_port_id(pin),
 138:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 			arch_ioport_pin_to_mask(pin));
 139:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 140:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 141:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_disable_pin(ioport_pin_t pin)
 142:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 143:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_disable_port(arch_ioport_pin_to_port_id(pin),
 144:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 			arch_ioport_pin_to_mask(pin));
 145:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 146:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 147:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
 148:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_mask_t mask, ioport_mode_t mode)
 149:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 150:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	volatile GpioPort *base = arch_ioport_port_to_base(port);
 151:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 152:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_PULLUP) {
 153:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PUERS = mask;
 154:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 155:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PUERC = mask;
 156:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 157:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 158:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #ifdef IOPORT_MODE_PULLDOWN
 159:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_PULLDOWN) {
 160:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PDERS = mask;
 161:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 162:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PDERC = mask;
 163:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 164:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #endif
 165:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 166:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_GLITCH_FILTER) {
 167:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_GFERS = mask;
 168:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 169:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_GFERC = mask;
 170:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 171:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 172:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #ifdef IOPORT_MODE_DRIVE_STRENGTH
 173:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
 174:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_ODCR0S = mask;
 175:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 176:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_ODCR0C = mask;
 177:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 178:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #endif
 179:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 180:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_MUX_BIT0) {
 181:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR0S = mask;
 182:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 183:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR0C = mask;
 184:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 185:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 186:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_MUX_BIT1) {
 187:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR1S = mask;
 188:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 189:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR1C = mask;
 190:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 191:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 192:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #ifdef IOPORT_MODE_MUX_BIT2
 193:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (mode & IOPORT_MODE_MUX_BIT2) {
 194:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR2S = mask;
 195:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 196:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_PMR2C = mask;
 197:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 198:../../../platform/common/services/ioport/sam/ioport_gpio.h **** #endif
 199:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 200:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 201:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
 202:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_mode_t mode)
 203:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 204:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
 205:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 			arch_ioport_pin_to_mask(pin), mode);
 206:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 207:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 208:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_port_dir(ioport_port_t port,
 209:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_mask_t mask, unsigned char group_direction)
 210:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 211:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (group_direction == IOPORT_DIR_OUTPUT) {
 212:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_port_to_base(port)->GPIO_ODERS = mask;
 213:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		// Always disable the Schmitt trigger for output pins.
 214:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_port_to_base(port)->GPIO_STERC = mask;
 215:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else if (group_direction == IOPORT_DIR_INPUT) {
 216:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_port_to_base(port)->GPIO_ODERC = mask;
 217:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		// Always enable the Schmitt trigger for input pins.
 218:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_port_to_base(port)->GPIO_STERS = mask;
 219:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 220:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 221:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 222:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
 223:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		enum ioport_direction dir)
 224:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 225:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (dir == IOPORT_DIR_OUTPUT) {
 226:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
 227:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		// Always disable the Schmitt trigger for output pins.
 228:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
 229:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else if (dir == IOPORT_DIR_INPUT) {
 230:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
 231:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		// Always enable the Schmitt trigger for input pins.
 232:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
 233:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 234:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 235:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 236:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
 237:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		bool level)
 238:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 239:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (level) {
  61              	 .loc 2 239 0
  62 0016 97F82B30 	 ldrb r3,[r7,#43]
  63 001a 002B     	 cmp r3,#0
  64 001c 17D0     	 beq .L2
  65 001e FB6A     	 ldr r3,[r7,#44]
  66 0020 7B62     	 str r3,[r7,#36]
  67 0022 7B6A     	 ldr r3,[r7,#36]
  68 0024 3B62     	 str r3,[r7,#32]
  69              	.LBB64:
  70              	.LBB65:
  71              	.LBB66:
  72              	.LBB67:
  98:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
  73              	 .loc 2 98 0
  74 0026 3B6A     	 ldr r3,[r7,#32]
  75 0028 5B09     	 lsrs r3,r3,#5
  76 002a FB61     	 str r3,[r7,#28]
  77              	.LBE67:
  78              	.LBE66:
  79              	.LBB68:
  80              	.LBB69:
 105:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
  81              	 .loc 2 105 0
  82 002c FB69     	 ldr r3,[r7,#28]
  83 002e 03F50013 	 add r3,r3,#2097152
  84 0032 03F5E163 	 add r3,r3,#1800
  85 0036 5B02     	 lsls r3,r3,#9
 104:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		+ port * sizeof(GpioPort));
  86              	 .loc 2 104 0
  87 0038 1946     	 mov r1,r3
  88 003a FB6A     	 ldr r3,[r7,#44]
  89 003c BB61     	 str r3,[r7,#24]
  90              	.LBE69:
  91              	.LBE68:
  92              	.LBE65:
  93              	.LBE64:
  94              	.LBB70:
  95              	.LBB71:
 115:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
  96              	 .loc 2 115 0
  97 003e BB69     	 ldr r3,[r7,#24]
  98 0040 03F01F03 	 and r3,r3,#31
  99 0044 0122     	 movs r2,#1
 100 0046 02FA03F3 	 lsl r3,r2,r3
 101              	.LBE71:
 102              	.LBE70:
 240:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
 103              	 .loc 2 240 0
 104 004a 4B65     	 str r3,[r1,#84]
 105              	.LBE63:
 106              	.LBE62:
 277:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_pin_level(pin, level);
 278:../../../platform/common/services/ioport/ioport.h **** }
 107              	 .loc 1 278 0
 108 004c 16E0     	 b .L12
 109              	.L2:
 110 004e FB6A     	 ldr r3,[r7,#44]
 111 0050 7B61     	 str r3,[r7,#20]
 112 0052 7B69     	 ldr r3,[r7,#20]
 113 0054 3B61     	 str r3,[r7,#16]
 114              	.LBB81:
 115              	.LBB80:
 116              	.LBB72:
 117              	.LBB73:
 118              	.LBB74:
 119              	.LBB75:
  98:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 120              	 .loc 2 98 0
 121 0056 3B69     	 ldr r3,[r7,#16]
 122 0058 5B09     	 lsrs r3,r3,#5
 123 005a FB60     	 str r3,[r7,#12]
 124              	.LBE75:
 125              	.LBE74:
 126              	.LBB76:
 127              	.LBB77:
 105:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 128              	 .loc 2 105 0
 129 005c FB68     	 ldr r3,[r7,#12]
 130 005e 03F50013 	 add r3,r3,#2097152
 131 0062 03F5E163 	 add r3,r3,#1800
 132 0066 5B02     	 lsls r3,r3,#9
 104:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		+ port * sizeof(GpioPort));
 133              	 .loc 2 104 0
 134 0068 1946     	 mov r1,r3
 135 006a FB6A     	 ldr r3,[r7,#44]
 136 006c BB60     	 str r3,[r7,#8]
 137              	.LBE77:
 138              	.LBE76:
 139              	.LBE73:
 140              	.LBE72:
 141              	.LBB78:
 142              	.LBB79:
 115:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 143              	 .loc 2 115 0
 144 006e BB68     	 ldr r3,[r7,#8]
 145 0070 03F01F03 	 and r3,r3,#31
 146 0074 0122     	 movs r2,#1
 147 0076 02FA03F3 	 lsl r3,r2,r3
 148              	.LBE79:
 149              	.LBE78:
 241:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	} else {
 242:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		arch_ioport_pin_to_base(pin)->GPIO_OVRC = arch_ioport_pin_to_mask(pin);
 150              	 .loc 2 242 0
 151 007a 8B65     	 str r3,[r1,#88]
 152              	.L12:
 153              	.LBE80:
 154              	.LBE81:
 155              	 .loc 1 278 0
 156 007c 00BF     	 nop
 157 007e 3437     	 adds r7,r7,#52
 158              	.LCFI3:
 159              	 .cfi_def_cfa_offset 4
 160 0080 BD46     	 mov sp,r7
 161              	.LCFI4:
 162              	 .cfi_def_cfa_register 13
 163              	 
 164 0082 80BC     	 pop {r7}
 165              	.LCFI5:
 166              	 .cfi_restore 7
 167              	 .cfi_def_cfa_offset 0
 168 0084 7047     	 bx lr
 169              	 .cfi_endproc
 170              	.LFE221:
 172              	 .align 1
 173              	 .syntax unified
 174              	 .thumb
 175              	 .thumb_func
 176              	 .fpu softvfp
 178              	ioport_toggle_pin_level:
 179              	.LFB225:
 279:../../../platform/common/services/ioport/ioport.h **** 
 280:../../../platform/common/services/ioport/ioport.h **** /**
 281:../../../platform/common/services/ioport/ioport.h ****  * \brief Set a group of IOPORT pins in a single port to a specified logical
 282:../../../platform/common/services/ioport/ioport.h ****  * value.
 283:../../../platform/common/services/ioport/ioport.h ****  *
 284:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to write to
 285:../../../platform/common/services/ioport/ioport.h ****  * \param mask Pin mask of pins to modify
 286:../../../platform/common/services/ioport/ioport.h ****  * \param level Level of the pins to be modified
 287:../../../platform/common/services/ioport/ioport.h ****  */
 288:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_set_port_level(ioport_port_t port,
 289:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask, ioport_port_mask_t level)
 290:../../../platform/common/services/ioport/ioport.h **** {
 291:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_set_port_level(port, mask, level);
 292:../../../platform/common/services/ioport/ioport.h **** }
 293:../../../platform/common/services/ioport/ioport.h **** 
 294:../../../platform/common/services/ioport/ioport.h **** /**
 295:../../../platform/common/services/ioport/ioport.h ****  * \brief Get current value of an IOPORT pin, which has been configured as an
 296:../../../platform/common/services/ioport/ioport.h ****  * input.
 297:../../../platform/common/services/ioport/ioport.h ****  *
 298:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to read
 299:../../../platform/common/services/ioport/ioport.h ****  * \return Current logical value of the specified pin
 300:../../../platform/common/services/ioport/ioport.h ****  */
 301:../../../platform/common/services/ioport/ioport.h **** static inline bool ioport_get_pin_level(ioport_pin_t pin)
 302:../../../platform/common/services/ioport/ioport.h **** {
 303:../../../platform/common/services/ioport/ioport.h **** 	return arch_ioport_get_pin_level(pin);
 304:../../../platform/common/services/ioport/ioport.h **** }
 305:../../../platform/common/services/ioport/ioport.h **** 
 306:../../../platform/common/services/ioport/ioport.h **** /**
 307:../../../platform/common/services/ioport/ioport.h ****  * \brief Get current value of several IOPORT pins in a single port, which have
 308:../../../platform/common/services/ioport/ioport.h ****  * been configured as an inputs.
 309:../../../platform/common/services/ioport/ioport.h ****  *
 310:../../../platform/common/services/ioport/ioport.h ****  * \param port IOPORT port to read
 311:../../../platform/common/services/ioport/ioport.h ****  * \param mask Pin mask of pins to read
 312:../../../platform/common/services/ioport/ioport.h ****  * \return Logical levels of the specified pins from the read port, returned as
 313:../../../platform/common/services/ioport/ioport.h ****  * a mask.
 314:../../../platform/common/services/ioport/ioport.h ****  */
 315:../../../platform/common/services/ioport/ioport.h **** static inline ioport_port_mask_t ioport_get_port_level(ioport_pin_t port,
 316:../../../platform/common/services/ioport/ioport.h **** 		ioport_port_mask_t mask)
 317:../../../platform/common/services/ioport/ioport.h **** {
 318:../../../platform/common/services/ioport/ioport.h **** 	return arch_ioport_get_port_level(port, mask);
 319:../../../platform/common/services/ioport/ioport.h **** }
 320:../../../platform/common/services/ioport/ioport.h **** 
 321:../../../platform/common/services/ioport/ioport.h **** /**
 322:../../../platform/common/services/ioport/ioport.h ****  * \brief Toggle the value of an IOPORT pin, which has previously configured as
 323:../../../platform/common/services/ioport/ioport.h ****  * an output.
 324:../../../platform/common/services/ioport/ioport.h ****  *
 325:../../../platform/common/services/ioport/ioport.h ****  * \param pin IOPORT pin to toggle
 326:../../../platform/common/services/ioport/ioport.h ****  */
 327:../../../platform/common/services/ioport/ioport.h **** static inline void ioport_toggle_pin_level(ioport_pin_t pin)
 328:../../../platform/common/services/ioport/ioport.h **** {
 180              	 .loc 1 328 0
 181              	 .cfi_startproc
 182              	 
 183              	 
 184              	 
 185 0086 80B4     	 push {r7}
 186              	.LCFI6:
 187              	 .cfi_def_cfa_offset 4
 188              	 .cfi_offset 7,-4
 189 0088 89B0     	 sub sp,sp,#36
 190              	.LCFI7:
 191              	 .cfi_def_cfa_offset 40
 192 008a 00AF     	 add r7,sp,#0
 193              	.LCFI8:
 194              	 .cfi_def_cfa_register 7
 195 008c 7860     	 str r0,[r7,#4]
 196 008e 7B68     	 ldr r3,[r7,#4]
 197 0090 FB61     	 str r3,[r7,#28]
 198 0092 FB69     	 ldr r3,[r7,#28]
 199 0094 BB61     	 str r3,[r7,#24]
 200 0096 BB69     	 ldr r3,[r7,#24]
 201 0098 7B61     	 str r3,[r7,#20]
 202              	.LBB82:
 203              	.LBB83:
 204              	.LBB84:
 205              	.LBB85:
 206              	.LBB86:
 207              	.LBB87:
  98:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 208              	 .loc 2 98 0
 209 009a 7B69     	 ldr r3,[r7,#20]
 210 009c 5B09     	 lsrs r3,r3,#5
 211 009e 3B61     	 str r3,[r7,#16]
 212              	.LBE87:
 213              	.LBE86:
 214              	.LBB88:
 215              	.LBB89:
 105:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 216              	 .loc 2 105 0
 217 00a0 3B69     	 ldr r3,[r7,#16]
 218 00a2 03F50013 	 add r3,r3,#2097152
 219 00a6 03F5E163 	 add r3,r3,#1800
 220 00aa 5B02     	 lsls r3,r3,#9
 104:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		+ port * sizeof(GpioPort));
 221              	 .loc 2 104 0
 222 00ac 1946     	 mov r1,r3
 223 00ae FB69     	 ldr r3,[r7,#28]
 224 00b0 FB60     	 str r3,[r7,#12]
 225              	.LBE89:
 226              	.LBE88:
 227              	.LBE85:
 228              	.LBE84:
 229              	.LBB90:
 230              	.LBB91:
 115:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 231              	 .loc 2 115 0
 232 00b2 FB68     	 ldr r3,[r7,#12]
 233 00b4 03F01F03 	 and r3,r3,#31
 234 00b8 0122     	 movs r2,#1
 235 00ba 02FA03F3 	 lsl r3,r2,r3
 236              	.LBE91:
 237              	.LBE90:
 243:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 244:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 245:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 246:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_set_port_level(ioport_port_t port,
 247:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_mask_t mask, ioport_port_mask_t level)
 248:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 249:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	volatile GpioPort *base = arch_ioport_port_to_base(port);
 250:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	if (level){
 251:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_OVRS |= mask;
 252:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_OVRC &= ~mask;		
 253:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 254:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	else{
 255:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_OVRS &= ~mask;
 256:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		base->GPIO_OVRC |= mask;
 257:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	}
 258:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 259:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 260:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
 261:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 262:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return arch_ioport_pin_to_base(pin)->GPIO_PVR & arch_ioport_pin_to_mask(pin);
 263:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 264:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 265:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static ioport_port_mask_t arch_ioport_get_port_level(
 266:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 		ioport_port_t port, ioport_port_mask_t mask)
 267:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 268:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	return arch_ioport_port_to_base(port)->GPIO_PVR & mask;
 269:../../../platform/common/services/ioport/sam/ioport_gpio.h **** }
 270:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 
 271:../../../platform/common/services/ioport/sam/ioport_gpio.h **** __always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
 272:../../../platform/common/services/ioport/sam/ioport_gpio.h **** {
 273:../../../platform/common/services/ioport/sam/ioport_gpio.h **** 	arch_ioport_pin_to_base(pin)->GPIO_OVRT = arch_ioport_pin_to_mask(pin);
 238              	 .loc 2 273 0
 239 00be CB65     	 str r3,[r1,#92]
 240              	.LBE83:
 241              	.LBE82:
 329:../../../platform/common/services/ioport/ioport.h **** 	arch_ioport_toggle_pin_level(pin);
 330:../../../platform/common/services/ioport/ioport.h **** }
 242              	 .loc 1 330 0
 243 00c0 00BF     	 nop
 244 00c2 2437     	 adds r7,r7,#36
 245              	.LCFI9:
 246              	 .cfi_def_cfa_offset 4
 247 00c4 BD46     	 mov sp,r7
 248              	.LCFI10:
 249              	 .cfi_def_cfa_register 13
 250              	 
 251 00c6 80BC     	 pop {r7}
 252              	.LCFI11:
 253              	 .cfi_restore 7
 254              	 .cfi_def_cfa_offset 0
 255 00c8 7047     	 bx lr
 256              	 .cfi_endproc
 257              	.LFE225:
 259              	 .section .bss.tmrBeaconInterval,"aw",%nobits
 260              	 .align 2
 263              	tmrBeaconInterval:
 264 0000 00000000 	 .space 20
 264      00000000 
 264      00000000 
 264      00000000 
 264      00000000 
 265              	 .section .bss.tmrComputeData,"aw",%nobits
 266              	 .align 2
 269              	tmrComputeData:
 270 0000 00000000 	 .space 20
 270      00000000 
 270      00000000 
 270      00000000 
 270      00000000 
 271              	 .section .bss.appState,"aw",%nobits
 274              	appState:
 275 0000 00       	 .space 1
 276              	 .section .bss.tmrBlinkData,"aw",%nobits
 277              	 .align 2
 280              	tmrBlinkData:
 281 0000 00000000 	 .space 20
 281      00000000 
 281      00000000 
 281      00000000 
 281      00000000 
 282              	 .section .bss.msgReq,"aw",%nobits
 283              	 .align 2
 286              	msgReq:
 287 0000 00000000 	 .space 36
 287      00000000 
 287      00000000 
 287      00000000 
 287      00000000 
 288              	 .section .bss.msgFrame,"aw",%nobits
 289              	 .align 2
 292              	msgFrame:
 293 0000 00000000 	 .space 80
 293      00000000 
 293      00000000 
 293      00000000 
 293      00000000 
 294              	 .section .bss.msgReqConnection,"aw",%nobits
 295              	 .align 2
 298              	msgReqConnection:
 299 0000 00000000 	 .space 36
 299      00000000 
 299      00000000 
 299      00000000 
 299      00000000 
 300              	 .section .bss.msgFrameConnection,"aw",%nobits
 301              	 .align 2
 304              	msgFrameConnection:
 305 0000 00000000 	 .space 80
 305      00000000 
 305      00000000 
 305      00000000 
 305      00000000 
 306              	 .section .data.server_turn,"aw",%progbits
 307              	 .align 1
 310              	server_turn:
 311 0000 0100     	 .short 1
 312              	 .section .bss.statistics_buffer,"aw",%nobits
 313              	 .align 2
 316              	statistics_buffer:
 317 0000 00000000 	 .space 130
 317      00000000 
 317      00000000 
 317      00000000 
 317      00000000 
 318              	 .section .bss.aux_buffer,"aw",%nobits
 319              	 .align 2
 322              	aux_buffer:
 323 0000 00000000 	 .space 65
 323      00000000 
 323      00000000 
 323      00000000 
 323      00000000 
 324              	 .text
 325              	 .align 1
 326              	 .syntax unified
 327              	 .thumb
 328              	 .thumb_func
 329              	 .fpu softvfp
 331              	tmrBlinkDataHandler:
 332              	.LFB231:
 333              	 .file 3 "ServerTDMA.c"
   1:ServerTDMA.c  **** /*
   2:ServerTDMA.c  ****  * ServerTDMA.c
   3:ServerTDMA.c  ****  *
   4:ServerTDMA.c  ****  * Created: 07/09/2014 16:50:52
   5:ServerTDMA.c  ****  *  Author: nando
   6:ServerTDMA.c  ****  */ 
   7:ServerTDMA.c  **** 
   8:ServerTDMA.c  **** #include <stdlib.h>
   9:ServerTDMA.c  **** #include <stdio.h>
  10:ServerTDMA.c  **** #include <string.h>
  11:ServerTDMA.c  **** #include <inttypes.h>
  12:ServerTDMA.c  **** #include "config.h"
  13:ServerTDMA.c  **** #include "sys.h"
  14:ServerTDMA.c  **** #include "phy.h"
  15:ServerTDMA.c  **** #include "sys.h"
  16:ServerTDMA.c  **** #include "nwk.h"
  17:ServerTDMA.c  **** #include "sysclk.h"
  18:ServerTDMA.c  **** #include "sysTimer.h"
  19:ServerTDMA.c  **** #include "sleep_mgr.h"
  20:ServerTDMA.c  **** #include "sleepmgr.h"
  21:ServerTDMA.c  **** #include "led.h"
  22:ServerTDMA.c  **** #include "ioport.h"
  23:ServerTDMA.c  **** #include "conf_sleepmgr.h"
  24:ServerTDMA.c  **** #include "board.h"
  25:ServerTDMA.c  **** #include "Solver.h"
  26:ServerTDMA.c  **** #include "Energy.h"
  27:ServerTDMA.c  **** #include "platform.h"
  28:ServerTDMA.c  **** 
  29:ServerTDMA.c  **** /*
  30:ServerTDMA.c  **** #define		PRIo64			"llo"
  31:ServerTDMA.c  **** #define		PRIoLEAST64		"llo"
  32:ServerTDMA.c  **** #define		PRIoFAST64		"llo"
  33:ServerTDMA.c  **** 
  34:ServerTDMA.c  **** #define		PRIu64			"llu"
  35:ServerTDMA.c  **** #define		PRIuLEAST64		"llu"
  36:ServerTDMA.c  **** #define		PRIuFAST64		"llu"
  37:ServerTDMA.c  **** 
  38:ServerTDMA.c  **** #define		PRIx64			"llx"
  39:ServerTDMA.c  **** #define		PRIxLEAST64		"llx"
  40:ServerTDMA.c  **** #define		PRIxFAST64		"llx"
  41:ServerTDMA.c  **** 
  42:ServerTDMA.c  **** #define		PRIX64			"llX"
  43:ServerTDMA.c  **** #define		PRIXLEAST64		"llX"
  44:ServerTDMA.c  **** #define		PRIXFAST64		"llX"
  45:ServerTDMA.c  **** 
  46:ServerTDMA.c  **** #define		PRIoMAX			"llo"
  47:ServerTDMA.c  **** #define		PRIuMAX			"llu"
  48:ServerTDMA.c  **** #define		PRIxMAX			"llx"
  49:ServerTDMA.c  **** #define		PRIXMAX			"llX"
  50:ServerTDMA.c  **** */
  51:ServerTDMA.c  **** 
  52:ServerTDMA.c  **** #if APP_COORDINATOR
  53:ServerTDMA.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
  54:ServerTDMA.c  **** 		/* Only ARM */
  55:ServerTDMA.c  **** 		#include "stdio_usb.h"
  56:ServerTDMA.c  **** 		#define MASTER_MACSC	0
  57:ServerTDMA.c  **** 	#else
  58:ServerTDMA.c  **** 		/* Only megarf series */
  59:ServerTDMA.c  **** 		#include "conf_sio2host.h"
  60:ServerTDMA.c  **** 		#define MASTER_MACSC	1
  61:ServerTDMA.c  **** 	#endif
  62:ServerTDMA.c  **** #else
  63:ServerTDMA.c  **** 	/* Only megarf series */
  64:ServerTDMA.c  **** 	#define MASTER_MACSC		1
  65:ServerTDMA.c  **** #endif
  66:ServerTDMA.c  **** 
  67:ServerTDMA.c  **** #define HUMAM_READABLE			0
  68:ServerTDMA.c  **** 
  69:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
  70:ServerTDMA.c  **** 	#include "macsc_megarf.h"
  71:ServerTDMA.c  **** #else
  72:ServerTDMA.c  **** static SYS_Timer_t				tmrBeaconInterval;			// Beacon
  73:ServerTDMA.c  **** static SYS_Timer_t				tmrComputeData;				// Compute data
  74:ServerTDMA.c  **** #endif
  75:ServerTDMA.c  **** 
  76:ServerTDMA.c  **** static volatile AppState_t		appState					= APP_STATE_INITIAL;
  77:ServerTDMA.c  **** static SYS_Timer_t				tmrBlinkData;				// Feedback
  78:ServerTDMA.c  **** static NWK_DataReq_t			msgReq;
  79:ServerTDMA.c  **** static AppMessageFrame_t		msgFrame;
  80:ServerTDMA.c  **** 
  81:ServerTDMA.c  **** static NWK_DataReq_t			msgReqConnection;
  82:ServerTDMA.c  **** static AppMessageFrame_t		msgFrameConnection;
  83:ServerTDMA.c  **** 
  84:ServerTDMA.c  **** #if (APP_COORDINATOR)
  85:ServerTDMA.c  **** 	static uint16_t				server_turn					= 1;
  86:ServerTDMA.c  **** 	static uint8_t				statistics_buffer[(MSG_SIZE_MAX + 1) * 2];
  87:ServerTDMA.c  **** 	static uint8_t				aux_buffer[(MSG_SIZE_MAX + 1)];
  88:ServerTDMA.c  **** #endif
  89:ServerTDMA.c  **** #if (APP_ENDDEVICE)
  90:ServerTDMA.c  **** 	static bool					connected;
  91:ServerTDMA.c  **** 	static uint8_t				collab_vector[N_COLLAB_VECTOR];
  92:ServerTDMA.c  **** 	static bool					i_am_collab_dev				= false;
  93:ServerTDMA.c  **** 	static uint8_t				i_am_collab_slot			= 0;
  94:ServerTDMA.c  **** 	static uint8_t				i_am_collab_turn			= 0;
  95:ServerTDMA.c  **** 	static NWK_DataReq_t		msgReqCollab;
  96:ServerTDMA.c  **** 	static AppMessageFrame_t	msgFrameCollab;
  97:ServerTDMA.c  **** #endif
  98:ServerTDMA.c  **** 
  99:ServerTDMA.c  **** static void tmrBlinkDataHandler(SYS_Timer_t *timer)
 100:ServerTDMA.c  **** {
 334              	 .loc 3 100 0
 335              	 .cfi_startproc
 336              	 
 337              	 
 338 00ca 80B5     	 push {r7,lr}
 339              	.LCFI12:
 340              	 .cfi_def_cfa_offset 8
 341              	 .cfi_offset 7,-8
 342              	 .cfi_offset 14,-4
 343 00cc 82B0     	 sub sp,sp,#8
 344              	.LCFI13:
 345              	 .cfi_def_cfa_offset 16
 346 00ce 00AF     	 add r7,sp,#0
 347              	.LCFI14:
 348              	 .cfi_def_cfa_register 7
 349 00d0 7860     	 str r0,[r7,#4]
 101:ServerTDMA.c  **** #if (LED_COUNT > 0)
 102:ServerTDMA.c  **** 	LED_Off(LED_DATA);
 350              	 .loc 3 102 0
 351 00d2 0121     	 movs r1,#1
 352 00d4 2620     	 movs r0,#38
 353 00d6 FFF793FF 	 bl ioport_set_pin_level
 103:ServerTDMA.c  **** #endif
 104:ServerTDMA.c  **** 
 105:ServerTDMA.c  **** 	(void)timer;
 106:ServerTDMA.c  **** }
 354              	 .loc 3 106 0
 355 00da 00BF     	 nop
 356 00dc 0837     	 adds r7,r7,#8
 357              	.LCFI15:
 358              	 .cfi_def_cfa_offset 8
 359 00de BD46     	 mov sp,r7
 360              	.LCFI16:
 361              	 .cfi_def_cfa_register 13
 362              	 
 363 00e0 80BD     	 pop {r7,pc}
 364              	 .cfi_endproc
 365              	.LFE231:
 367              	 .section .rodata
 368              	 .align 2
 369              	.LC0:
 370 0000 25303258 	 .ascii "%02X\000"
 370      00
 371              	 .text
 372              	 .align 1
 373              	 .syntax unified
 374              	 .thumb
 375              	 .thumb_func
 376              	 .fpu softvfp
 378              	toHexBuffer:
 379              	.LFB232:
 107:ServerTDMA.c  **** #if (APP_COORDINATOR)
 108:ServerTDMA.c  **** static void toHexBuffer(uint8_t* out, uint8_t* in, uint16_t size)
 109:ServerTDMA.c  **** {
 380              	 .loc 3 109 0
 381              	 .cfi_startproc
 382              	 
 383              	 
 384 00e2 80B5     	 push {r7,lr}
 385              	.LCFI17:
 386              	 .cfi_def_cfa_offset 8
 387              	 .cfi_offset 7,-8
 388              	 .cfi_offset 14,-4
 389 00e4 86B0     	 sub sp,sp,#24
 390              	.LCFI18:
 391              	 .cfi_def_cfa_offset 32
 392 00e6 00AF     	 add r7,sp,#0
 393              	.LCFI19:
 394              	 .cfi_def_cfa_register 7
 395 00e8 F860     	 str r0,[r7,#12]
 396 00ea B960     	 str r1,[r7,#8]
 397 00ec 1346     	 mov r3,r2
 398 00ee FB80     	 strh r3,[r7,#6]
 110:ServerTDMA.c  **** 	uint16_t		pos			= 0;
 399              	 .loc 3 110 0
 400 00f0 0023     	 movs r3,#0
 401 00f2 FB82     	 strh r3,[r7,#22]
 402              	.LBB92:
 111:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 403              	 .loc 3 111 0
 404 00f4 0023     	 movs r3,#0
 405 00f6 BB82     	 strh r3,[r7,#20]
 406 00f8 12E0     	 b .L20
 407              	.L21:
 112:ServerTDMA.c  **** 	{
 113:ServerTDMA.c  **** 		pos						+= sprintf(out + pos, "%02X", in[i]);
 408              	 .loc 3 113 0 discriminator 3
 409 00fa FB8A     	 ldrh r3,[r7,#22]
 410 00fc FA68     	 ldr r2,[r7,#12]
 411 00fe D018     	 adds r0,r2,r3
 412 0100 BB8A     	 ldrh r3,[r7,#20]
 413 0102 BA68     	 ldr r2,[r7,#8]
 414 0104 1344     	 add r3,r3,r2
 415 0106 1B78     	 ldrb r3,[r3]
 416 0108 1A46     	 mov r2,r3
 417 010a 0C49     	 ldr r1,.L22
 418 010c 0C4B     	 ldr r3,.L22+4
 419 010e 9847     	 blx r3
 420              	.LVL0:
 421 0110 0346     	 mov r3,r0
 422 0112 9AB2     	 uxth r2,r3
 423 0114 FB8A     	 ldrh r3,[r7,#22]
 424 0116 1344     	 add r3,r3,r2
 425 0118 FB82     	 strh r3,[r7,#22]
 111:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 426              	 .loc 3 111 0 discriminator 3
 427 011a BB8A     	 ldrh r3,[r7,#20]
 428 011c 0133     	 adds r3,r3,#1
 429 011e BB82     	 strh r3,[r7,#20]
 430              	.L20:
 111:ServerTDMA.c  **** 	for(uint16_t i = 0; i < size; ++i)
 431              	 .loc 3 111 0 is_stmt 0 discriminator 1
 432 0120 BA8A     	 ldrh r2,[r7,#20]
 433 0122 FB88     	 ldrh r3,[r7,#6]
 434 0124 9A42     	 cmp r2,r3
 435 0126 E8D3     	 bcc .L21
 436              	.LBE92:
 114:ServerTDMA.c  **** 	}
 115:ServerTDMA.c  **** 	out[pos]					= NULL;
 437              	 .loc 3 115 0 is_stmt 1
 438 0128 FB8A     	 ldrh r3,[r7,#22]
 439 012a FA68     	 ldr r2,[r7,#12]
 440 012c 1344     	 add r3,r3,r2
 441 012e 0022     	 movs r2,#0
 442 0130 1A70     	 strb r2,[r3]
 116:ServerTDMA.c  **** }
 443              	 .loc 3 116 0
 444 0132 00BF     	 nop
 445 0134 1837     	 adds r7,r7,#24
 446              	.LCFI20:
 447              	 .cfi_def_cfa_offset 8
 448 0136 BD46     	 mov sp,r7
 449              	.LCFI21:
 450              	 .cfi_def_cfa_register 13
 451              	 
 452 0138 80BD     	 pop {r7,pc}
 453              	.L23:
 454 013a 00BF     	 .align 2
 455              	.L22:
 456 013c 00000000 	 .word .LC0
 457 0140 00000000 	 .word sprintf
 458              	 .cfi_endproc
 459              	.LFE232:
 461              	 .align 1
 462              	 .syntax unified
 463              	 .thumb
 464              	 .thumb_func
 465              	 .fpu softvfp
 467              	tmr_tdma_server_beacon:
 468              	.LFB233:
 117:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
 118:ServerTDMA.c  **** static void tdma_server_beacon(void)
 119:ServerTDMA.c  **** {
 120:ServerTDMA.c  **** 	macsc_enable_manual_bts();
 121:ServerTDMA.c  **** 
 122:ServerTDMA.c  **** 	appState					= APP_STATE_SEND;
 123:ServerTDMA.c  **** }
 124:ServerTDMA.c  **** static void tdma_server_statistics(void)
 125:ServerTDMA.c  **** {
 126:ServerTDMA.c  **** 	appState					= APP_STATE_SERVER_STATISTICS;
 127:ServerTDMA.c  **** }
 128:ServerTDMA.c  **** #else
 129:ServerTDMA.c  **** static void tmr_tdma_server_beacon(SYS_Timer_t *timer)
 130:ServerTDMA.c  **** {
 469              	 .loc 3 130 0
 470              	 .cfi_startproc
 471              	 
 472              	 
 473 0144 80B5     	 push {r7,lr}
 474              	.LCFI22:
 475              	 .cfi_def_cfa_offset 8
 476              	 .cfi_offset 7,-8
 477              	 .cfi_offset 14,-4
 478 0146 82B0     	 sub sp,sp,#8
 479              	.LCFI23:
 480              	 .cfi_def_cfa_offset 16
 481 0148 00AF     	 add r7,sp,#0
 482              	.LCFI24:
 483              	 .cfi_def_cfa_register 7
 484 014a 7860     	 str r0,[r7,#4]
 131:ServerTDMA.c  **** 	(void) timer;
 132:ServerTDMA.c  **** 
 133:ServerTDMA.c  **** 	SYS_TimerStart(&tmrComputeData);
 485              	 .loc 3 133 0
 486 014c 0448     	 ldr r0,.L25
 487 014e 054B     	 ldr r3,.L25+4
 488 0150 9847     	 blx r3
 489              	.LVL1:
 134:ServerTDMA.c  **** 	
 135:ServerTDMA.c  **** 	appState					= APP_STATE_SEND;
 490              	 .loc 3 135 0
 491 0152 054B     	 ldr r3,.L25+8
 492 0154 0322     	 movs r2,#3
 493 0156 1A70     	 strb r2,[r3]
 136:ServerTDMA.c  **** }
 494              	 .loc 3 136 0
 495 0158 00BF     	 nop
 496 015a 0837     	 adds r7,r7,#8
 497              	.LCFI25:
 498              	 .cfi_def_cfa_offset 8
 499 015c BD46     	 mov sp,r7
 500              	.LCFI26:
 501              	 .cfi_def_cfa_register 13
 502              	 
 503 015e 80BD     	 pop {r7,pc}
 504              	.L26:
 505              	 .align 2
 506              	.L25:
 507 0160 00000000 	 .word tmrComputeData
 508 0164 00000000 	 .word SYS_TimerStart
 509 0168 00000000 	 .word appState
 510              	 .cfi_endproc
 511              	.LFE233:
 513              	 .align 1
 514              	 .syntax unified
 515              	 .thumb
 516              	 .thumb_func
 517              	 .fpu softvfp
 519              	tmr_tdma_server_statistics:
 520              	.LFB234:
 137:ServerTDMA.c  **** static void tmr_tdma_server_statistics(SYS_Timer_t *timer)
 138:ServerTDMA.c  **** {
 521              	 .loc 3 138 0
 522              	 .cfi_startproc
 523              	 
 524              	 
 525              	 
 526 016c 80B4     	 push {r7}
 527              	.LCFI27:
 528              	 .cfi_def_cfa_offset 4
 529              	 .cfi_offset 7,-4
 530 016e 83B0     	 sub sp,sp,#12
 531              	.LCFI28:
 532              	 .cfi_def_cfa_offset 16
 533 0170 00AF     	 add r7,sp,#0
 534              	.LCFI29:
 535              	 .cfi_def_cfa_register 7
 536 0172 7860     	 str r0,[r7,#4]
 139:ServerTDMA.c  **** 	(void) timer;
 140:ServerTDMA.c  **** 
 141:ServerTDMA.c  **** 	appState					= APP_STATE_SERVER_STATISTICS;
 537              	 .loc 3 141 0
 538 0174 034B     	 ldr r3,.L28
 539 0176 0F22     	 movs r2,#15
 540 0178 1A70     	 strb r2,[r3]
 142:ServerTDMA.c  **** }
 541              	 .loc 3 142 0
 542 017a 00BF     	 nop
 543 017c 0C37     	 adds r7,r7,#12
 544              	.LCFI30:
 545              	 .cfi_def_cfa_offset 4
 546 017e BD46     	 mov sp,r7
 547              	.LCFI31:
 548              	 .cfi_def_cfa_register 13
 549              	 
 550 0180 80BC     	 pop {r7}
 551              	.LCFI32:
 552              	 .cfi_restore 7
 553              	 .cfi_def_cfa_offset 0
 554 0182 7047     	 bx lr
 555              	.L29:
 556              	 .align 2
 557              	.L28:
 558 0184 00000000 	 .word appState
 559              	 .cfi_endproc
 560              	.LFE234:
 562              	 .section .rodata
 563 0005 000000   	 .align 2
 564              	.LC1:
 565 0008 25642C20 	 .ascii "%d, %d, %d\000"
 565      25642C20 
 565      256400
 566 0013 00       	 .align 2
 567              	.LC2:
 568 0014 2C202564 	 .ascii ", %d, \000"
 568      2C2000
 569 001b 00       	 .align 2
 570              	.LC3:
 571 001c 522C2000 	 .ascii "R, \000"
 572              	 .align 2
 573              	.LC4:
 574 0020 532C2000 	 .ascii "S, \000"
 575              	 .align 2
 576              	.LC5:
 577 0024 4E2C2000 	 .ascii "N, \000"
 578              	 .align 2
 579              	.LC6:
 580 0028 5300     	 .ascii "S\000"
 581 002a 0000     	 .align 2
 582              	.LC7:
 583 002c 4E00     	 .ascii "N\000"
 584 002e 0000     	 .align 2
 585              	.LC8:
 586 0030 25642C20 	 .ascii "%d, %llu, %d, %llu, %d, %s \000"
 586      256C6C75 
 586      2C202564 
 586      2C20256C 
 586      6C752C20 
 587              	 .text
 588              	 .align 1
 589              	 .syntax unified
 590              	 .thumb
 591              	 .thumb_func
 592              	 .fpu softvfp
 594              	server_statistics:
 595              	.LFB235:
 143:ServerTDMA.c  **** #endif
 144:ServerTDMA.c  **** static void server_statistics(void)
 145:ServerTDMA.c  **** {
 596              	 .loc 3 145 0
 597              	 .cfi_startproc
 598              	 
 599              	 
 600 0188 F0B5     	 push {r4,r5,r6,r7,lr}
 601              	.LCFI33:
 602              	 .cfi_def_cfa_offset 20
 603              	 .cfi_offset 4,-20
 604              	 .cfi_offset 5,-16
 605              	 .cfi_offset 6,-12
 606              	 .cfi_offset 7,-8
 607              	 .cfi_offset 14,-4
 608 018a 8DB0     	 sub sp,sp,#52
 609              	.LCFI34:
 610              	 .cfi_def_cfa_offset 72
 611 018c 06AF     	 add r7,sp,#24
 612              	.LCFI35:
 613              	 .cfi_def_cfa 7,48
 146:ServerTDMA.c  **** 	int	n_decoded				= solver_solve_system();
 614              	 .loc 3 146 0
 615 018e 364B     	 ldr r3,.L38
 616 0190 9847     	 blx r3
 617              	.LVL2:
 618 0192 3861     	 str r0,[r7,#16]
 147:ServerTDMA.c  **** 	int n_received				= solver_get_n_received();
 619              	 .loc 3 147 0
 620 0194 354B     	 ldr r3,.L38+4
 621 0196 9847     	 blx r3
 622              	.LVL3:
 623 0198 0346     	 mov r3,r0
 624 019a FB60     	 str r3,[r7,#12]
 148:ServerTDMA.c  **** 
 149:ServerTDMA.c  **** #if (HUMAM_READABLE == 1)
 150:ServerTDMA.c  **** 	printf("R: %d, C: %d, S: %d\n", n_received, solver_get_n_colaborative(), n_decoded);
 151:ServerTDMA.c  **** 
 152:ServerTDMA.c  **** 	for(uint8_t j = SOLVER_MSG_RECEIVED; j < SOLVER_MSG_MAX; ++j)
 153:ServerTDMA.c  **** 	{
 154:ServerTDMA.c  **** 		for(uint8_t i = 0; i < N_MOTES_COLLAB_MAX; ++i)
 155:ServerTDMA.c  **** 		{
 156:ServerTDMA.c  **** 			uint8_t* buffer			= solver_get_data(i, j);
 157:ServerTDMA.c  **** 			if(buffer)
 158:ServerTDMA.c  **** 			{
 159:ServerTDMA.c  **** 				//toHexBuffer(statistics_buffer, buffer, MSG_SIZE_MAX);
 160:ServerTDMA.c  **** 				//printf("%s: Node[%02d]: %s\n", (j == SOLVER_MSG_RECEIVED ? "R" : "S"), i + 1, statistics_buff
 161:ServerTDMA.c  **** 				printf("%s: Node[%02d]: \n", (j == SOLVER_MSG_RECEIVED ? "R" : "S"), i + 1);
 162:ServerTDMA.c  **** 			}
 163:ServerTDMA.c  **** 		}
 164:ServerTDMA.c  **** 	}
 165:ServerTDMA.c  **** #else
 166:ServerTDMA.c  **** 	printf("%d, %d, %d", n_received, solver_get_n_colaborative(), n_decoded);
 625              	 .loc 3 166 0
 626 019c 344B     	 ldr r3,.L38+8
 627 019e 9847     	 blx r3
 628              	.LVL4:
 629 01a0 0346     	 mov r3,r0
 630 01a2 1A46     	 mov r2,r3
 631 01a4 3B69     	 ldr r3,[r7,#16]
 632 01a6 F968     	 ldr r1,[r7,#12]
 633 01a8 3248     	 ldr r0,.L38+12
 634 01aa 334C     	 ldr r4,.L38+16
 635 01ac A047     	 blx r4
 636              	.LVL5:
 637              	.LBB93:
 167:ServerTDMA.c  **** 	
 168:ServerTDMA.c  **** 	for(uint8_t i = 0; i < 10; ++i)
 638              	 .loc 3 168 0
 639 01ae 0023     	 movs r3,#0
 640 01b0 FB75     	 strb r3,[r7,#23]
 641 01b2 4FE0     	 b .L31
 642              	.L37:
 643              	.LBB94:
 169:ServerTDMA.c  **** 	{
 170:ServerTDMA.c  **** 		printf(", %d, ", i + 1);
 644              	 .loc 3 170 0
 645 01b4 FB7D     	 ldrb r3,[r7,#23]
 646 01b6 0133     	 adds r3,r3,#1
 647 01b8 1946     	 mov r1,r3
 648 01ba 3048     	 ldr r0,.L38+20
 649 01bc 2E4B     	 ldr r3,.L38+16
 650 01be 9847     	 blx r3
 651              	.LVL6:
 171:ServerTDMA.c  **** 
 172:ServerTDMA.c  **** 		uint8_t* buffer			= solver_get_data(i, SOLVER_MSG_RECEIVED);
 652              	 .loc 3 172 0
 653 01c0 FB7D     	 ldrb r3,[r7,#23]
 654 01c2 0121     	 movs r1,#1
 655 01c4 1846     	 mov r0,r3
 656 01c6 2E4B     	 ldr r3,.L38+24
 657 01c8 9847     	 blx r3
 658              	.LVL7:
 659 01ca B860     	 str r0,[r7,#8]
 173:ServerTDMA.c  **** 		if(buffer)
 660              	 .loc 3 173 0
 661 01cc BB68     	 ldr r3,[r7,#8]
 662 01ce 002B     	 cmp r3,#0
 663 01d0 03D0     	 beq .L32
 174:ServerTDMA.c  **** 		{
 175:ServerTDMA.c  **** 			printf("R, ");
 664              	 .loc 3 175 0
 665 01d2 2C48     	 ldr r0,.L38+28
 666 01d4 284B     	 ldr r3,.L38+16
 667 01d6 9847     	 blx r3
 668              	.LVL8:
 669 01d8 0FE0     	 b .L33
 670              	.L32:
 176:ServerTDMA.c  **** 		}
 177:ServerTDMA.c  **** 		else
 178:ServerTDMA.c  **** 		{
 179:ServerTDMA.c  **** 			buffer				= solver_get_data(i, SOLVER_MSG_DECODED);
 671              	 .loc 3 179 0
 672 01da FB7D     	 ldrb r3,[r7,#23]
 673 01dc 0221     	 movs r1,#2
 674 01de 1846     	 mov r0,r3
 675 01e0 274B     	 ldr r3,.L38+24
 676 01e2 9847     	 blx r3
 677              	.LVL9:
 678 01e4 B860     	 str r0,[r7,#8]
 180:ServerTDMA.c  **** 			if(buffer)
 679              	 .loc 3 180 0
 680 01e6 BB68     	 ldr r3,[r7,#8]
 681 01e8 002B     	 cmp r3,#0
 682 01ea 03D0     	 beq .L34
 181:ServerTDMA.c  **** 			{
 182:ServerTDMA.c  **** 				printf("S, ");
 683              	 .loc 3 182 0
 684 01ec 2648     	 ldr r0,.L38+32
 685 01ee 224B     	 ldr r3,.L38+16
 686 01f0 9847     	 blx r3
 687              	.LVL10:
 688 01f2 02E0     	 b .L33
 689              	.L34:
 183:ServerTDMA.c  **** 			}
 184:ServerTDMA.c  **** 			else
 185:ServerTDMA.c  **** 			{
 186:ServerTDMA.c  **** 				printf("N, ");
 690              	 .loc 3 186 0
 691 01f4 2548     	 ldr r0,.L38+36
 692 01f6 204B     	 ldr r3,.L38+16
 693 01f8 9847     	 blx r3
 694              	.LVL11:
 695              	.L33:
 187:ServerTDMA.c  **** 			}
 188:ServerTDMA.c  **** 		}
 189:ServerTDMA.c  **** 		
 190:ServerTDMA.c  **** 		EnergyStatistics_t*		energy = energy_get_statistics(i);
 696              	 .loc 3 190 0
 697 01fa FB7D     	 ldrb r3,[r7,#23]
 698 01fc 1846     	 mov r0,r3
 699 01fe 244B     	 ldr r3,.L38+40
 700 0200 9847     	 blx r3
 701              	.LVL12:
 702 0202 7860     	 str r0,[r7,#4]
 191:ServerTDMA.c  **** 		printf("%d, %" PRIu64 ", %d, %" PRIu64 ", %d, %s ", energy->rssi, energy->n_collab_msg, energy->n
 703              	 .loc 3 191 0
 704 0204 7B68     	 ldr r3,[r7,#4]
 705 0206 5B78     	 ldrb r3,[r3,#1]
 706 0208 9E46     	 mov lr,r3
 707 020a 7B68     	 ldr r3,[r7,#4]
 708 020c D3F80B10 	 ldr r1,[r3,#11]
 709 0210 D3F80F20 	 ldr r2,[r3,#15]
 710 0214 7B68     	 ldr r3,[r7,#4]
 711 0216 DB7C     	 ldrb r3,[r3,#19]
 712 0218 1D46     	 mov r5,r3
 713 021a 7868     	 ldr r0,[r7,#4]
 714 021c D0F80230 	 ldr r3,[r0,#2]
 715 0220 D0F80640 	 ldr r4,[r0,#6]
 716 0224 7868     	 ldr r0,[r7,#4]
 717 0226 807A     	 ldrb r0,[r0,#10]
 718 0228 0646     	 mov r6,r0
 719 022a 7868     	 ldr r0,[r7,#4]
 720 022c 007D     	 ldrb r0,[r0,#20]
 721 022e 0028     	 cmp r0,#0
 722 0230 01D0     	 beq .L35
 723              	 .loc 3 191 0 is_stmt 0 discriminator 1
 724 0232 1848     	 ldr r0,.L38+44
 725 0234 00E0     	 b .L36
 726              	.L35:
 727              	 .loc 3 191 0 discriminator 2
 728 0236 1848     	 ldr r0,.L38+48
 729              	.L36:
 730              	 .loc 3 191 0 discriminator 4
 731 0238 0590     	 str r0,[sp,#20]
 732 023a 0496     	 str r6,[sp,#16]
 733 023c CDE90234 	 strd r3,[sp,#8]
 734 0240 0095     	 str r5,[sp]
 735 0242 1346     	 mov r3,r2
 736 0244 0A46     	 mov r2,r1
 737 0246 7146     	 mov r1,lr
 738 0248 1448     	 ldr r0,.L38+52
 739 024a 0B4C     	 ldr r4,.L38+16
 740 024c A047     	 blx r4
 741              	.LVL13:
 742              	.LBE94:
 168:ServerTDMA.c  **** 	{
 743              	 .loc 3 168 0 is_stmt 1 discriminator 4
 744 024e FB7D     	 ldrb r3,[r7,#23]
 745 0250 0133     	 adds r3,r3,#1
 746 0252 FB75     	 strb r3,[r7,#23]
 747              	.L31:
 168:ServerTDMA.c  **** 	{
 748              	 .loc 3 168 0 is_stmt 0 discriminator 2
 749 0254 FB7D     	 ldrb r3,[r7,#23]
 750 0256 092B     	 cmp r3,#9
 751 0258 ACD9     	 bls .L37
 752              	.LBE93:
 192:ServerTDMA.c  **** 	}
 193:ServerTDMA.c  **** #endif
 194:ServerTDMA.c  **** 	
 195:ServerTDMA.c  **** 	appState					= APP_STATE_IDLE;
 753              	 .loc 3 195 0 is_stmt 1
 754 025a 114B     	 ldr r3,.L38+56
 755 025c 0122     	 movs r2,#1
 756 025e 1A70     	 strb r2,[r3]
 196:ServerTDMA.c  **** }
 757              	 .loc 3 196 0
 758 0260 00BF     	 nop
 759 0262 1C37     	 adds r7,r7,#28
 760              	.LCFI36:
 761              	 .cfi_def_cfa_offset 20
 762 0264 BD46     	 mov sp,r7
 763              	.LCFI37:
 764              	 .cfi_def_cfa_register 13
 765              	 
 766 0266 F0BD     	 pop {r4,r5,r6,r7,pc}
 767              	.L39:
 768              	 .align 2
 769              	.L38:
 770 0268 00000000 	 .word solver_solve_system
 771 026c 00000000 	 .word solver_get_n_received
 772 0270 00000000 	 .word solver_get_n_colaborative
 773 0274 08000000 	 .word .LC1
 774 0278 00000000 	 .word printf
 775 027c 14000000 	 .word .LC2
 776 0280 00000000 	 .word solver_get_data
 777 0284 1C000000 	 .word .LC3
 778 0288 20000000 	 .word .LC4
 779 028c 24000000 	 .word .LC5
 780 0290 00000000 	 .word energy_get_statistics
 781 0294 28000000 	 .word .LC6
 782 0298 2C000000 	 .word .LC7
 783 029c 30000000 	 .word .LC8
 784 02a0 00000000 	 .word appState
 785              	 .cfi_endproc
 786              	.LFE235:
 788              	 .section .rodata
 789              	 .align 2
 790              	.LC9:
 791 004c 0A25642C 	 .ascii "\012%d,\000"
 791      00
 792 0051 000000   	 .align 2
 793              	.LC10:
 794 0054 25642C20 	 .ascii "%d, %s,\000"
 794      25732C00 
 795              	 .align 2
 796              	.LC11:
 797 005c 25732C00 	 .ascii "%s,\000"
 798              	 .text
 799              	 .align 1
 800              	 .syntax unified
 801              	 .thumb
 802              	 .thumb_func
 803              	 .fpu softvfp
 805              	appSendData:
 806              	.LFB236:
 197:ServerTDMA.c  **** #else
 198:ServerTDMA.c  **** static void tdma_client_turn(void)
 199:ServerTDMA.c  **** {
 200:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_WAIT;
 201:ServerTDMA.c  **** }
 202:ServerTDMA.c  **** static void tdma_collab_job(void)
 203:ServerTDMA.c  **** {
 204:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_SEND_COLLAB;
 205:ServerTDMA.c  **** }
 206:ServerTDMA.c  **** static void tdma_client_job(void)
 207:ServerTDMA.c  **** {
 208:ServerTDMA.c  **** 	appState					= APP_STATE_WAKEUP_AND_SEND;
 209:ServerTDMA.c  **** }
 210:ServerTDMA.c  **** static void tdma_job_conf(NWK_DataReq_t *req)
 211:ServerTDMA.c  **** {
 212:ServerTDMA.c  **** 	(void) req;
 213:ServerTDMA.c  **** 
 214:ServerTDMA.c  **** 	if(appState == APP_STATE_SEND_BUSY_DATA && i_am_collab_dev)
 215:ServerTDMA.c  **** 	{
 216:ServerTDMA.c  **** 		SYS_TimerStart(&tmrBlinkData);
 217:ServerTDMA.c  **** 		appState				= APP_STATE_RECEIVE_COLLAB;
 218:ServerTDMA.c  **** 	}
 219:ServerTDMA.c  **** 	else
 220:ServerTDMA.c  **** 	{
 221:ServerTDMA.c  **** 		appState				= APP_STATE_SLEEP_PREPARE;
 222:ServerTDMA.c  **** 	}
 223:ServerTDMA.c  **** }
 224:ServerTDMA.c  **** static void tdma_collaborate_fase(void)
 225:ServerTDMA.c  **** {
 226:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_collab_job);			// Do collab job & Sleep
 227:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 228:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, (SUPERFRAME_DURATION_SD * 2) + (TDMA_FIRST_SLOT * i_am_collab_sl
 229:ServerTDMA.c  **** 
 230:ServerTDMA.c  **** 	appState					= APP_STATE_DO_COMPRESS;
 231:ServerTDMA.c  **** }
 232:ServerTDMA.c  **** static bool appBeaconInd(NWK_DataInd_t *ind)
 233:ServerTDMA.c  **** {
 234:ServerTDMA.c  **** 	(void) ind;
 235:ServerTDMA.c  **** 
 236:ServerTDMA.c  **** #if (LED_COUNT > 0)
 237:ServerTDMA.c  **** 	//LED_Toggle(LED_BLINK);
 238:ServerTDMA.c  **** 	//LED_Off(LED_DATA);
 239:ServerTDMA.c  **** #endif
 240:ServerTDMA.c  **** 
 241:ServerTDMA.c  **** 	AppMessageFrame_t*	frame_struct= (AppMessageFrame_t*) ind->data;
 242:ServerTDMA.c  **** 
 243:ServerTDMA.c  **** 	if(frame_struct->frameType == MSG_STATE_BEACON)
 244:ServerTDMA.c  **** 	{
 245:ServerTDMA.c  **** 		if(connected)
 246:ServerTDMA.c  **** 		{
 247:ServerTDMA.c  **** 			memcpy(collab_vector, frame_struct->beacon.collab_vector, N_COLLAB_VECTOR);
 248:ServerTDMA.c  **** 
 249:ServerTDMA.c  **** 			appState					= APP_STATE_SEND_PREPARE;
 250:ServerTDMA.c  **** 		}
 251:ServerTDMA.c  **** 		else
 252:ServerTDMA.c  **** 		{
 253:ServerTDMA.c  **** 			appState					= APP_STATE_SLEEP_PREPARE;
 254:ServerTDMA.c  **** 		}
 255:ServerTDMA.c  **** 	}
 256:ServerTDMA.c  **** 
 257:ServerTDMA.c  **** 	return true;
 258:ServerTDMA.c  **** }
 259:ServerTDMA.c  **** static void appCollabPrepare(void)
 260:ServerTDMA.c  **** {
 261:ServerTDMA.c  **** 	solver_encode_messages(&msgFrameCollab);
 262:ServerTDMA.c  **** }
 263:ServerTDMA.c  **** static void appSendPrepare(void)
 264:ServerTDMA.c  **** {
 265:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_client_job);			// Do job & Sleep
 266:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 267:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, TDMA_FIRST_SLOT * APP_ADDR, MACSC_CC2);
 268:ServerTDMA.c  **** 
 269:ServerTDMA.c  **** #if 0
 270:ServerTDMA.c  **** 	#if (APP_ADDR == 1)
 271:ServerTDMA.c  **** 		memcpy(msgFrame.data.data_vector, vector_data1, MSG_SIZE_MAX);
 272:ServerTDMA.c  **** 	#else
 273:ServerTDMA.c  **** 		memcpy(msgFrame.data.data_vector, vector_data2, MSG_SIZE_MAX);
 274:ServerTDMA.c  **** 	#endif
 275:ServerTDMA.c  **** #else
 276:ServerTDMA.c  **** 	for(uint8_t i = 0; i < MSG_SIZE_MAX; ++i)
 277:ServerTDMA.c  **** 	{
 278:ServerTDMA.c  **** 		msgFrame.data.data_vector[i]	= rand();
 279:ServerTDMA.c  **** 	}
 280:ServerTDMA.c  **** #endif
 281:ServerTDMA.c  **** 	
 282:ServerTDMA.c  **** 	// Analyze Beacon Payload to configure collaborative devices
 283:ServerTDMA.c  **** 	uint8_t			n_collab_dev		= collab_vector[0];
 284:ServerTDMA.c  **** 	i_am_collab_turn					= collab_vector[1];
 285:ServerTDMA.c  **** 	i_am_collab_dev						= false;
 286:ServerTDMA.c  **** 	i_am_collab_slot					= 0;
 287:ServerTDMA.c  **** 
 288:ServerTDMA.c  **** 	// Scan to check if THIS device is on collab_vector
 289:ServerTDMA.c  **** 	for(uint8_t i = 0; i < n_collab_dev; ++i)
 290:ServerTDMA.c  **** 	{
 291:ServerTDMA.c  **** 		if(collab_vector[i + 2] == APP_ADDR)
 292:ServerTDMA.c  **** 		{
 293:ServerTDMA.c  **** 			i_am_collab_dev				= true;
 294:ServerTDMA.c  **** 			i_am_collab_slot			= i + 1;
 295:ServerTDMA.c  **** 			break;
 296:ServerTDMA.c  **** 		}
 297:ServerTDMA.c  **** 	}
 298:ServerTDMA.c  **** 
 299:ServerTDMA.c  **** 	if(i_am_collab_dev)
 300:ServerTDMA.c  **** 	{
 301:ServerTDMA.c  **** 		macsc_set_cmp3_int_cb(tdma_collaborate_fase);	// Do Collaborate
 302:ServerTDMA.c  **** 		macsc_enable_cmp_int(MACSC_CC3);
 303:ServerTDMA.c  **** 		macsc_use_cmp(MACSC_RELATIVE_CMP, SUPERFRAME_DURATION_SD, MACSC_CC3);
 304:ServerTDMA.c  **** 
 305:ServerTDMA.c  **** 		solver_set_collab_device(i_am_collab_slot);
 306:ServerTDMA.c  **** 		solver_prepare_next_turn();
 307:ServerTDMA.c  **** 		solver_set_data_frame(APP_ADDR, &msgFrame);
 308:ServerTDMA.c  **** 	}
 309:ServerTDMA.c  **** 	else
 310:ServerTDMA.c  **** 	{
 311:ServerTDMA.c  **** 		solver_set_collab_device(0);
 312:ServerTDMA.c  **** 		macsc_set_cmp3_int_cb(NULL);					// Disable
 313:ServerTDMA.c  **** 	}
 314:ServerTDMA.c  **** }
 315:ServerTDMA.c  **** static void appSendCollab(void)
 316:ServerTDMA.c  **** {
 317:ServerTDMA.c  **** #if (LED_COUNT > 0)
 318:ServerTDMA.c  **** 	LED_On(LED_DATA);
 319:ServerTDMA.c  **** #endif
 320:ServerTDMA.c  **** 
 321:ServerTDMA.c  **** 	NWK_DataReq(&msgReqCollab);
 322:ServerTDMA.c  **** }
 323:ServerTDMA.c  **** #endif
 324:ServerTDMA.c  **** static void appSendData(void)
 325:ServerTDMA.c  **** {
 807              	 .loc 3 325 0
 808              	 .cfi_startproc
 809              	 
 810              	 
 811 02a4 80B5     	 push {r7,lr}
 812              	.LCFI38:
 813              	 .cfi_def_cfa_offset 8
 814              	 .cfi_offset 7,-8
 815              	 .cfi_offset 14,-4
 816 02a6 82B0     	 sub sp,sp,#8
 817              	.LCFI39:
 818              	 .cfi_def_cfa_offset 16
 819 02a8 00AF     	 add r7,sp,#0
 820              	.LCFI40:
 821              	 .cfi_def_cfa_register 7
 326:ServerTDMA.c  **** #if (LED_COUNT > 0)
 327:ServerTDMA.c  **** 	LED_On(LED_DATA);
 822              	 .loc 3 327 0
 823 02aa 0021     	 movs r1,#0
 824 02ac 2620     	 movs r0,#38
 825 02ae FFF7A7FE 	 bl ioport_set_pin_level
 328:ServerTDMA.c  **** 	#if (APP_COORDINATOR)
 329:ServerTDMA.c  **** 		SYS_TimerStart(&tmrBlinkData);
 826              	 .loc 3 329 0
 827 02b2 1A48     	 ldr r0,.L41
 828 02b4 1A4B     	 ldr r3,.L41+4
 829 02b6 9847     	 blx r3
 830              	.LVL14:
 330:ServerTDMA.c  **** 	#endif
 331:ServerTDMA.c  **** #endif
 332:ServerTDMA.c  **** 
 333:ServerTDMA.c  **** #if (APP_COORDINATOR)
 334:ServerTDMA.c  **** #if (HUMAM_READABLE == 1)
 335:ServerTDMA.c  **** 	printf("\n\nTurn: %04d\n", server_turn++);
 336:ServerTDMA.c  **** 	energy_prepare_next_turn();
 337:ServerTDMA.c  **** 	solver_prepare_next_turn();
 338:ServerTDMA.c  **** 	energy_get_collab_vector(msgFrame.beacon.collab_vector);
 339:ServerTDMA.c  **** 	uint8_t aux_connected = energy_get_connected_vector(aux_buffer);
 340:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, aux_buffer, N_MOTES_COLLAB_MAX);
 341:ServerTDMA.c  **** 	printf("Connected: %02d, %s\n", aux_connected, statistics_buffer);
 342:ServerTDMA.c  **** 
 343:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, msgFrame.beacon.collab_vector, N_COLLAB_VECTOR);
 344:ServerTDMA.c  **** 	printf("Collab Buffer: %s\n", statistics_buffer);
 345:ServerTDMA.c  **** #else
 346:ServerTDMA.c  **** 	printf("\n%d,", server_turn++);
 831              	 .loc 3 346 0
 832 02b8 1A4B     	 ldr r3,.L41+8
 833 02ba 1B88     	 ldrh r3,[r3]
 834 02bc 5A1C     	 adds r2,r3,#1
 835 02be 91B2     	 uxth r1,r2
 836 02c0 184A     	 ldr r2,.L41+8
 837 02c2 1180     	 strh r1,[r2]
 838 02c4 1946     	 mov r1,r3
 839 02c6 1848     	 ldr r0,.L41+12
 840 02c8 184B     	 ldr r3,.L41+16
 841 02ca 9847     	 blx r3
 842              	.LVL15:
 347:ServerTDMA.c  **** 	energy_prepare_next_turn();
 843              	 .loc 3 347 0
 844 02cc 184B     	 ldr r3,.L41+20
 845 02ce 9847     	 blx r3
 846              	.LVL16:
 348:ServerTDMA.c  **** 	solver_prepare_next_turn();
 847              	 .loc 3 348 0
 848 02d0 184B     	 ldr r3,.L41+24
 849 02d2 9847     	 blx r3
 850              	.LVL17:
 349:ServerTDMA.c  **** 	energy_get_collab_vector(msgFrame.beacon.collab_vector);
 851              	 .loc 3 349 0
 852 02d4 1848     	 ldr r0,.L41+28
 853 02d6 194B     	 ldr r3,.L41+32
 854 02d8 9847     	 blx r3
 855              	.LVL18:
 350:ServerTDMA.c  **** 	uint8_t aux_connected = energy_get_connected_vector(aux_buffer);
 856              	 .loc 3 350 0
 857 02da 1948     	 ldr r0,.L41+36
 858 02dc 194B     	 ldr r3,.L41+40
 859 02de 9847     	 blx r3
 860              	.LVL19:
 861 02e0 0346     	 mov r3,r0
 862 02e2 FB71     	 strb r3,[r7,#7]
 351:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, aux_buffer, N_MOTES_COLLAB_MAX);
 863              	 .loc 3 351 0
 864 02e4 0E22     	 movs r2,#14
 865 02e6 1649     	 ldr r1,.L41+36
 866 02e8 1748     	 ldr r0,.L41+44
 867 02ea FFF7FAFE 	 bl toHexBuffer
 352:ServerTDMA.c  **** 	printf("%d, %s,", aux_connected, statistics_buffer);
 868              	 .loc 3 352 0
 869 02ee FB79     	 ldrb r3,[r7,#7]
 870 02f0 154A     	 ldr r2,.L41+44
 871 02f2 1946     	 mov r1,r3
 872 02f4 1548     	 ldr r0,.L41+48
 873 02f6 0D4B     	 ldr r3,.L41+16
 874 02f8 9847     	 blx r3
 875              	.LVL20:
 353:ServerTDMA.c  **** 
 354:ServerTDMA.c  **** 	toHexBuffer(statistics_buffer, msgFrame.beacon.collab_vector, N_COLLAB_VECTOR);
 876              	 .loc 3 354 0
 877 02fa 2022     	 movs r2,#32
 878 02fc 0E49     	 ldr r1,.L41+28
 879 02fe 1248     	 ldr r0,.L41+44
 880 0300 FFF7EFFE 	 bl toHexBuffer
 355:ServerTDMA.c  **** 	printf("%s,", statistics_buffer);
 881              	 .loc 3 355 0
 882 0304 1049     	 ldr r1,.L41+44
 883 0306 1248     	 ldr r0,.L41+52
 884 0308 084B     	 ldr r3,.L41+16
 885 030a 9847     	 blx r3
 886              	.LVL21:
 356:ServerTDMA.c  **** #endif
 357:ServerTDMA.c  **** 	
 358:ServerTDMA.c  **** 	NWK_DataReq(&msgReq);
 887              	 .loc 3 358 0
 888 030c 1148     	 ldr r0,.L41+56
 889 030e 124B     	 ldr r3,.L41+60
 890 0310 9847     	 blx r3
 891              	.LVL22:
 359:ServerTDMA.c  **** #else
 360:ServerTDMA.c  **** 	if(connected)
 361:ServerTDMA.c  **** 	{
 362:ServerTDMA.c  **** 		// Utiliza o SLOT do TDMA para enviar dados somente apos conectar com o Coordenador
 363:ServerTDMA.c  **** 		NWK_DataReq(&msgReq);
 364:ServerTDMA.c  **** 	}
 365:ServerTDMA.c  **** 	else
 366:ServerTDMA.c  **** 	{
 367:ServerTDMA.c  **** 		NWK_DataReq(&msgReqConnection);
 368:ServerTDMA.c  **** 	}
 369:ServerTDMA.c  **** #endif
 370:ServerTDMA.c  **** }
 892              	 .loc 3 370 0
 893 0312 00BF     	 nop
 894 0314 0837     	 adds r7,r7,#8
 895              	.LCFI41:
 896              	 .cfi_def_cfa_offset 8
 897 0316 BD46     	 mov sp,r7
 898              	.LCFI42:
 899              	 .cfi_def_cfa_register 13
 900              	 
 901 0318 80BD     	 pop {r7,pc}
 902              	.L42:
 903 031a 00BF     	 .align 2
 904              	.L41:
 905 031c 00000000 	 .word tmrBlinkData
 906 0320 00000000 	 .word SYS_TimerStart
 907 0324 00000000 	 .word server_turn
 908 0328 4C000000 	 .word .LC9
 909 032c 00000000 	 .word printf
 910 0330 00000000 	 .word energy_prepare_next_turn
 911 0334 00000000 	 .word solver_prepare_next_turn
 912 0338 01000000 	 .word msgFrame+1
 913 033c 00000000 	 .word energy_get_collab_vector
 914 0340 00000000 	 .word aux_buffer
 915 0344 00000000 	 .word energy_get_connected_vector
 916 0348 00000000 	 .word statistics_buffer
 917 034c 54000000 	 .word .LC10
 918 0350 5C000000 	 .word .LC11
 919 0354 00000000 	 .word msgReq
 920 0358 00000000 	 .word NWK_DataReq
 921              	 .cfi_endproc
 922              	.LFE236:
 924              	 .align 1
 925              	 .syntax unified
 926              	 .thumb
 927              	 .thumb_func
 928              	 .fpu softvfp
 930              	appDataInd:
 931              	.LFB237:
 371:ServerTDMA.c  **** static bool appDataInd(NWK_DataInd_t *ind)
 372:ServerTDMA.c  **** {
 932              	 .loc 3 372 0
 933              	 .cfi_startproc
 934              	 
 935              	 
 936 035c 80B5     	 push {r7,lr}
 937              	.LCFI43:
 938              	 .cfi_def_cfa_offset 8
 939              	 .cfi_offset 7,-8
 940              	 .cfi_offset 14,-4
 941 035e 84B0     	 sub sp,sp,#16
 942              	.LCFI44:
 943              	 .cfi_def_cfa_offset 24
 944 0360 00AF     	 add r7,sp,#0
 945              	.LCFI45:
 946              	 .cfi_def_cfa_register 7
 947 0362 7860     	 str r0,[r7,#4]
 373:ServerTDMA.c  **** #if (LED_COUNT > 0)
 374:ServerTDMA.c  **** 	LED_Toggle(LED_BLINK);
 948              	 .loc 3 374 0
 949 0364 2720     	 movs r0,#39
 950 0366 FFF78EFE 	 bl ioport_toggle_pin_level
 375:ServerTDMA.c  **** 	//LED_Off(LED_DATA);
 376:ServerTDMA.c  **** #endif
 377:ServerTDMA.c  **** 	energy_receive_statistics(ind);
 951              	 .loc 3 377 0
 952 036a 7868     	 ldr r0,[r7,#4]
 953 036c 0B4B     	 ldr r3,.L46
 954 036e 9847     	 blx r3
 955              	.LVL23:
 378:ServerTDMA.c  **** 	solver_received_data_frame(ind);
 956              	 .loc 3 378 0
 957 0370 7868     	 ldr r0,[r7,#4]
 958 0372 0B4B     	 ldr r3,.L46+4
 959 0374 9847     	 blx r3
 960              	.LVL24:
 379:ServerTDMA.c  **** 
 380:ServerTDMA.c  **** 	AppMessageFrame_t*	frame_struct	= (AppMessageFrame_t*) ind->data;
 961              	 .loc 3 380 0
 962 0376 7B68     	 ldr r3,[r7,#4]
 963 0378 9B68     	 ldr r3,[r3,#8]
 964 037a FB60     	 str r3,[r7,#12]
 381:ServerTDMA.c  **** 
 382:ServerTDMA.c  **** 	if(frame_struct->frameType == MSG_STATE_CONNECTION)
 965              	 .loc 3 382 0
 966 037c FB68     	 ldr r3,[r7,#12]
 967 037e 1B78     	 ldrb r3,[r3]
 968 0380 032B     	 cmp r3,#3
 969 0382 06D1     	 bne .L44
 383:ServerTDMA.c  **** 	{
 384:ServerTDMA.c  **** #if (APP_COORDINATOR)
 385:ServerTDMA.c  **** 		// No coordenador, responder ao pedido de conexo.
 386:ServerTDMA.c  **** 		msgReqConnection.dstAddr = ind->srcAddr;
 970              	 .loc 3 386 0
 971 0384 7B68     	 ldr r3,[r7,#4]
 972 0386 1A88     	 ldrh r2,[r3]
 973 0388 064B     	 ldr r3,.L46+8
 974 038a 5A81     	 strh r2,[r3,#10]
 387:ServerTDMA.c  **** 		NWK_DataReq(&msgReqConnection);
 975              	 .loc 3 387 0
 976 038c 0548     	 ldr r0,.L46+8
 977 038e 064B     	 ldr r3,.L46+12
 978 0390 9847     	 blx r3
 979              	.LVL25:
 980              	.L44:
 388:ServerTDMA.c  **** #else
 389:ServerTDMA.c  **** 		// No cliente, indicao de conexo aceita e que os dados podem ser enviados.
 390:ServerTDMA.c  **** 		connected				= true;
 391:ServerTDMA.c  **** #endif
 392:ServerTDMA.c  **** 	}
 393:ServerTDMA.c  **** 
 394:ServerTDMA.c  **** 	return true;
 981              	 .loc 3 394 0
 982 0392 0123     	 movs r3,#1
 395:ServerTDMA.c  **** }
 983              	 .loc 3 395 0
 984 0394 1846     	 mov r0,r3
 985 0396 1037     	 adds r7,r7,#16
 986              	.LCFI46:
 987              	 .cfi_def_cfa_offset 8
 988 0398 BD46     	 mov sp,r7
 989              	.LCFI47:
 990              	 .cfi_def_cfa_register 13
 991              	 
 992 039a 80BD     	 pop {r7,pc}
 993              	.L47:
 994              	 .align 2
 995              	.L46:
 996 039c 00000000 	 .word energy_receive_statistics
 997 03a0 00000000 	 .word solver_received_data_frame
 998 03a4 00000000 	 .word msgReqConnection
 999 03a8 00000000 	 .word NWK_DataReq
 1000              	 .cfi_endproc
 1001              	.LFE237:
 1003              	 .align 1
 1004              	 .syntax unified
 1005              	 .thumb
 1006              	 .thumb_func
 1007              	 .fpu softvfp
 1009              	appInit:
 1010              	.LFB238:
 396:ServerTDMA.c  **** static void appInit(void)
 397:ServerTDMA.c  **** {
 1011              	 .loc 3 397 0
 1012              	 .cfi_startproc
 1013              	 
 1014              	 
 1015 03ac 80B5     	 push {r7,lr}
 1016              	.LCFI48:
 1017              	 .cfi_def_cfa_offset 8
 1018              	 .cfi_offset 7,-8
 1019              	 .cfi_offset 14,-4
 1020 03ae 00AF     	 add r7,sp,#0
 1021              	.LCFI49:
 1022              	 .cfi_def_cfa_register 7
 398:ServerTDMA.c  **** 	NWK_SetAddr(APP_ADDR);
 1023              	 .loc 3 398 0
 1024 03b0 0020     	 movs r0,#0
 1025 03b2 384B     	 ldr r3,.L49
 1026 03b4 9847     	 blx r3
 1027              	.LVL26:
 399:ServerTDMA.c  **** 	NWK_SetPanId(APP_PANID);
 1028              	 .loc 3 399 0
 1029 03b6 4CF6FE20 	 movw r0,#51966
 1030 03ba 374B     	 ldr r3,.L49+4
 1031 03bc 9847     	 blx r3
 1032              	.LVL27:
 400:ServerTDMA.c  **** 	PHY_SetChannel(APP_CHANNEL);
 1033              	 .loc 3 400 0
 1034 03be 0F20     	 movs r0,#15
 1035 03c0 364B     	 ldr r3,.L49+8
 1036 03c2 9847     	 blx r3
 1037              	.LVL28:
 401:ServerTDMA.c  **** 	PHY_SetRxState(true);
 1038              	 .loc 3 401 0
 1039 03c4 0120     	 movs r0,#1
 1040 03c6 364B     	 ldr r3,.L49+12
 1041 03c8 9847     	 blx r3
 1042              	.LVL29:
 402:ServerTDMA.c  **** 
 403:ServerTDMA.c  **** #if (LED_COUNT > 0)
 404:ServerTDMA.c  **** 	LED_On(LED_NETWORK);
 1043              	 .loc 3 404 0
 1044 03ca 0021     	 movs r1,#0
 1045 03cc 0820     	 movs r0,#8
 1046 03ce FFF717FE 	 bl ioport_set_pin_level
 405:ServerTDMA.c  **** #endif
 406:ServerTDMA.c  **** 
 407:ServerTDMA.c  **** #ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
 408:ServerTDMA.c  **** 	srand(PHY_RandomReq());
 1047              	 .loc 3 408 0
 1048 03d2 344B     	 ldr r3,.L49+16
 1049 03d4 9847     	 blx r3
 1050              	.LVL30:
 1051 03d6 0346     	 mov r3,r0
 1052 03d8 1846     	 mov r0,r3
 1053 03da 334B     	 ldr r3,.L49+20
 1054 03dc 9847     	 blx r3
 1055              	.LVL31:
 409:ServerTDMA.c  **** #endif
 410:ServerTDMA.c  **** 
 411:ServerTDMA.c  **** 	tmrBlinkData.interval		= 50;
 1056              	 .loc 3 411 0
 1057 03de 334B     	 ldr r3,.L49+24
 1058 03e0 3222     	 movs r2,#50
 1059 03e2 9A60     	 str r2,[r3,#8]
 412:ServerTDMA.c  **** 	tmrBlinkData.mode			= SYS_TIMER_INTERVAL_MODE;
 1060              	 .loc 3 412 0
 1061 03e4 314B     	 ldr r3,.L49+24
 1062 03e6 0022     	 movs r2,#0
 1063 03e8 1A73     	 strb r2,[r3,#12]
 413:ServerTDMA.c  **** 	tmrBlinkData.handler		= tmrBlinkDataHandler;
 1064              	 .loc 3 413 0
 1065 03ea 304B     	 ldr r3,.L49+24
 1066 03ec 304A     	 ldr r2,.L49+28
 1067 03ee 1A61     	 str r2,[r3,#16]
 414:ServerTDMA.c  **** 
 415:ServerTDMA.c  **** 	msgFrameConnection.frameType = MSG_STATE_CONNECTION;
 1068              	 .loc 3 415 0
 1069 03f0 304B     	 ldr r3,.L49+32
 1070 03f2 0322     	 movs r2,#3
 1071 03f4 1A70     	 strb r2,[r3]
 416:ServerTDMA.c  **** 
 417:ServerTDMA.c  **** 	msgReqConnection.dstAddr	= BROADCAST;
 1072              	 .loc 3 417 0
 1073 03f6 304B     	 ldr r3,.L49+36
 1074 03f8 4FF6FF72 	 movw r2,#65535
 1075 03fc 5A81     	 strh r2,[r3,#10]
 418:ServerTDMA.c  **** 	msgReqConnection.dstEndpoint = APP_DATA_ENDPOINT;
 1076              	 .loc 3 418 0
 1077 03fe 2E4B     	 ldr r3,.L49+36
 1078 0400 0122     	 movs r2,#1
 1079 0402 1A73     	 strb r2,[r3,#12]
 419:ServerTDMA.c  **** 	msgReqConnection.srcEndpoint = APP_DATA_ENDPOINT;
 1080              	 .loc 3 419 0
 1081 0404 2C4B     	 ldr r3,.L49+36
 1082 0406 0122     	 movs r2,#1
 1083 0408 5A73     	 strb r2,[r3,#13]
 420:ServerTDMA.c  **** 	msgReqConnection.options	= NWK_OPT_LINK_LOCAL;
 1084              	 .loc 3 420 0
 1085 040a 2B4B     	 ldr r3,.L49+36
 1086 040c 0822     	 movs r2,#8
 1087 040e 9A73     	 strb r2,[r3,#14]
 421:ServerTDMA.c  **** 	msgReqConnection.data		= (uint8_t *)&msgFrameConnection;
 1088              	 .loc 3 421 0
 1089 0410 294B     	 ldr r3,.L49+36
 1090 0412 284A     	 ldr r2,.L49+32
 1091 0414 5A61     	 str r2,[r3,#20]
 422:ServerTDMA.c  **** 	msgReqConnection.size		= sizeof(MsgState_t);
 1092              	 .loc 3 422 0
 1093 0416 284B     	 ldr r3,.L49+36
 1094 0418 0122     	 movs r2,#1
 1095 041a 1A76     	 strb r2,[r3,#24]
 423:ServerTDMA.c  **** 	msgReqConnection.confirm	= NULL;
 1096              	 .loc 3 423 0
 1097 041c 264B     	 ldr r3,.L49+36
 1098 041e 0022     	 movs r2,#0
 1099 0420 DA61     	 str r2,[r3,#28]
 424:ServerTDMA.c  **** 
 425:ServerTDMA.c  **** #if (APP_COORDINATOR)
 426:ServerTDMA.c  **** 	server_turn					= 1;
 1100              	 .loc 3 426 0
 1101 0422 264B     	 ldr r3,.L49+40
 1102 0424 0122     	 movs r2,#1
 1103 0426 1A80     	 strh r2,[r3]
 427:ServerTDMA.c  **** 
 428:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 1104              	 .loc 3 428 0
 1105 0428 2549     	 ldr r1,.L49+44
 1106 042a 0120     	 movs r0,#1
 1107 042c 254B     	 ldr r3,.L49+48
 1108 042e 9847     	 blx r3
 1109              	.LVL32:
 429:ServerTDMA.c  **** 
 430:ServerTDMA.c  **** 	msgFrame.frameType			= MSG_STATE_BEACON;
 1110              	 .loc 3 430 0
 1111 0430 254B     	 ldr r3,.L49+52
 1112 0432 0022     	 movs r2,#0
 1113 0434 1A70     	 strb r2,[r3]
 431:ServerTDMA.c  **** 
 432:ServerTDMA.c  **** 	msgReq.dstAddr				= BROADCAST;
 1114              	 .loc 3 432 0
 1115 0436 254B     	 ldr r3,.L49+56
 1116 0438 4FF6FF72 	 movw r2,#65535
 1117 043c 5A81     	 strh r2,[r3,#10]
 433:ServerTDMA.c  **** 	msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 1118              	 .loc 3 433 0
 1119 043e 234B     	 ldr r3,.L49+56
 1120 0440 0022     	 movs r2,#0
 1121 0442 1A73     	 strb r2,[r3,#12]
 434:ServerTDMA.c  **** 	msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 1122              	 .loc 3 434 0
 1123 0444 214B     	 ldr r3,.L49+56
 1124 0446 0022     	 movs r2,#0
 1125 0448 5A73     	 strb r2,[r3,#13]
 435:ServerTDMA.c  **** 	msgReq.options				= NWK_OPT_BEACON;
 1126              	 .loc 3 435 0
 1127 044a 204B     	 ldr r3,.L49+56
 1128 044c 2022     	 movs r2,#32
 1129 044e 9A73     	 strb r2,[r3,#14]
 436:ServerTDMA.c  **** 	msgReq.data					= (uint8_t *)&msgFrame;
 1130              	 .loc 3 436 0
 1131 0450 1E4B     	 ldr r3,.L49+56
 1132 0452 1D4A     	 ldr r2,.L49+52
 1133 0454 5A61     	 str r2,[r3,#20]
 437:ServerTDMA.c  **** 	msgReq.size					= sizeof(MsgState_t) + sizeof(AppMessageBeacon_t);
 1134              	 .loc 3 437 0
 1135 0456 1D4B     	 ldr r3,.L49+56
 1136 0458 2122     	 movs r2,#33
 1137 045a 1A76     	 strb r2,[r3,#24]
 438:ServerTDMA.c  **** 	msgReq.confirm				= NULL;
 1138              	 .loc 3 438 0
 1139 045c 1B4B     	 ldr r3,.L49+56
 1140 045e 0022     	 movs r2,#0
 1141 0460 DA61     	 str r2,[r3,#28]
 439:ServerTDMA.c  **** 
 440:ServerTDMA.c  **** #if (MASTER_MACSC == 1)
 441:ServerTDMA.c  **** 	/*
 442:ServerTDMA.c  **** 	 * Configure interrupts callback functions
 443:ServerTDMA.c  **** 	 * overflow interrupt, compare 1,2,3 interrupts
 444:ServerTDMA.c  **** 	 */
 445:ServerTDMA.c  **** 	macsc_set_cmp1_int_cb(tdma_server_beacon);
 446:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_server_statistics);
 447:ServerTDMA.c  **** 
 448:ServerTDMA.c  **** 	/*
 449:ServerTDMA.c  **** 	 * Configure MACSC to generate compare interrupts from channels 1,2,3
 450:ServerTDMA.c  **** 	 * Set compare mode to absolute, set compare value.
 451:ServerTDMA.c  **** 	 */
 452:ServerTDMA.c  **** 	macsc_enable_manual_bts();
 453:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC1);
 454:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, BEACON_INTERVAL_BI, MACSC_CC1);
 455:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 456:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, (SUPERFRAME_DURATION_SD * 3), MACSC_CC2);
 457:ServerTDMA.c  **** #else
 458:ServerTDMA.c  **** 	tmrBeaconInterval.interval	= (BEACON_INTERVAL_BI * SYMBOL_TIME) * 1000;
 1142              	 .loc 3 458 0
 1143 0462 1B4B     	 ldr r3,.L49+60
 1144 0464 40F65C72 	 movw r2,#3932
 1145 0468 9A60     	 str r2,[r3,#8]
 459:ServerTDMA.c  **** 	tmrBeaconInterval.mode		= SYS_TIMER_PERIODIC_MODE;
 1146              	 .loc 3 459 0
 1147 046a 194B     	 ldr r3,.L49+60
 1148 046c 0122     	 movs r2,#1
 1149 046e 1A73     	 strb r2,[r3,#12]
 460:ServerTDMA.c  **** 	tmrBeaconInterval.handler	= tmr_tdma_server_beacon;
 1150              	 .loc 3 460 0
 1151 0470 174B     	 ldr r3,.L49+60
 1152 0472 184A     	 ldr r2,.L49+64
 1153 0474 1A61     	 str r2,[r3,#16]
 461:ServerTDMA.c  **** 
 462:ServerTDMA.c  **** 	tmrComputeData.interval		= ((SUPERFRAME_DURATION_SD * 3) * SYMBOL_TIME) * 1000;
 1154              	 .loc 3 462 0
 1155 0476 184B     	 ldr r3,.L49+68
 1156 0478 4FF41062 	 mov r2,#2304
 1157 047c 9A60     	 str r2,[r3,#8]
 463:ServerTDMA.c  **** 	tmrComputeData.mode			= SYS_TIMER_INTERVAL_MODE;
 1158              	 .loc 3 463 0
 1159 047e 164B     	 ldr r3,.L49+68
 1160 0480 0022     	 movs r2,#0
 1161 0482 1A73     	 strb r2,[r3,#12]
 464:ServerTDMA.c  **** 	tmrComputeData.handler		= tmr_tdma_server_statistics;
 1162              	 .loc 3 464 0
 1163 0484 144B     	 ldr r3,.L49+68
 1164 0486 154A     	 ldr r2,.L49+72
 1165 0488 1A61     	 str r2,[r3,#16]
 465:ServerTDMA.c  **** 	
 466:ServerTDMA.c  **** 	SYS_TimerStart(&tmrBeaconInterval);
 1166              	 .loc 3 466 0
 1167 048a 1148     	 ldr r0,.L49+60
 1168 048c 144B     	 ldr r3,.L49+76
 1169 048e 9847     	 blx r3
 1170              	.LVL33:
 467:ServerTDMA.c  **** #endif
 468:ServerTDMA.c  **** #else
 469:ServerTDMA.c  **** 	connected					= false;
 470:ServerTDMA.c  **** 	i_am_collab_dev				= false;
 471:ServerTDMA.c  **** 	i_am_collab_slot			= 0;
 472:ServerTDMA.c  **** 	i_am_collab_turn			= 0;
 473:ServerTDMA.c  **** 
 474:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
 475:ServerTDMA.c  **** 	NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 476:ServerTDMA.c  **** 
 477:ServerTDMA.c  **** 	msgFrame.frameType			= MSG_STATE_DATA;
 478:ServerTDMA.c  **** 
 479:ServerTDMA.c  **** 	msgReq.dstAddr				= BROADCAST;
 480:ServerTDMA.c  **** 	msgReq.dstEndpoint			= APP_DATA_ENDPOINT;
 481:ServerTDMA.c  **** 	msgReq.srcEndpoint			= APP_DATA_ENDPOINT;
 482:ServerTDMA.c  **** 	msgReq.options				= NWK_OPT_LINK_LOCAL;
 483:ServerTDMA.c  **** 	msgReq.data					= (uint8_t *)&msgFrame;
 484:ServerTDMA.c  **** 	msgReq.size					= sizeof(MsgState_t) + sizeof(AppMessageData_t);
 485:ServerTDMA.c  **** 	msgReq.confirm				= tdma_job_conf;
 486:ServerTDMA.c  **** 
 487:ServerTDMA.c  **** 	msgFrameCollab.frameType	= MSG_STATE_ENCODED_DATA;
 488:ServerTDMA.c  **** 	// collab.coefficients must be populated with solver_encode_messages() method before call send Fra
 489:ServerTDMA.c  **** 	// collab.data_vector must be populated with solver_encode_messages() method before call send Fram
 490:ServerTDMA.c  **** 
 491:ServerTDMA.c  **** 	msgReqCollab.dstAddr		= APP_PAN_ADDR;
 492:ServerTDMA.c  **** 	msgReqCollab.dstEndpoint	= APP_DATA_ENDPOINT;
 493:ServerTDMA.c  **** 	msgReqCollab.srcEndpoint	= APP_DATA_ENDPOINT;
 494:ServerTDMA.c  **** 	msgReqCollab.options		= NWK_OPT_LINK_LOCAL;
 495:ServerTDMA.c  **** 	msgReqCollab.data			= (uint8_t *) &msgFrameCollab;
 496:ServerTDMA.c  **** 	msgReqCollab.size			= sizeof(MsgState_t) + sizeof(AppMessageCollab_t);
 497:ServerTDMA.c  **** 	msgReqCollab.confirm		= tdma_job_conf;
 498:ServerTDMA.c  **** 
 499:ServerTDMA.c  **** 	/*
 500:ServerTDMA.c  **** 	 * Configure interrupts callback functions
 501:ServerTDMA.c  **** 	 * overflow interrupt, compare 1,2,3 interrupts
 502:ServerTDMA.c  **** 	 */
 503:ServerTDMA.c  **** 	macsc_set_cmp1_int_cb(tdma_client_turn);		// Wake-up, wait beacon (synchronize)
 504:ServerTDMA.c  **** 	macsc_set_cmp2_int_cb(tdma_client_job);			// Do job & Sleep
 505:ServerTDMA.c  **** 	macsc_set_cmp3_int_cb(tdma_collaborate_fase);	// Do Collaborate
 506:ServerTDMA.c  **** 
 507:ServerTDMA.c  **** 	/*
 508:ServerTDMA.c  **** 	 * Configure MACSC to generate compare interrupts from channels 1,2,3
 509:ServerTDMA.c  **** 	 * Set compare mode to absolute,set compare value.
 510:ServerTDMA.c  **** 	 */
 511:ServerTDMA.c  **** 	macsc_enable_auto_ts();
 512:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC1);
 513:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, BEACON_INTERVAL_BI - TDMA_FIRST_SLOT, MACSC_CC1);
 514:ServerTDMA.c  **** 	
 515:ServerTDMA.c  **** 	macsc_enable_cmp_int(MACSC_CC2);
 516:ServerTDMA.c  **** 	macsc_use_cmp(MACSC_RELATIVE_CMP, TDMA_FIRST_SLOT * APP_ADDR, MACSC_CC2);
 517:ServerTDMA.c  **** #endif
 518:ServerTDMA.c  **** }
 1171              	 .loc 3 518 0
 1172 0490 00BF     	 nop
 1173 0492 80BD     	 pop {r7,pc}
 1174              	.L50:
 1175              	 .align 2
 1176              	.L49:
 1177 0494 00000000 	 .word NWK_SetAddr
 1178 0498 00000000 	 .word NWK_SetPanId
 1179 049c 00000000 	 .word PHY_SetChannel
 1180 04a0 00000000 	 .word PHY_SetRxState
 1181 04a4 00000000 	 .word PHY_RandomReq
 1182 04a8 00000000 	 .word srand
 1183 04ac 00000000 	 .word tmrBlinkData
 1184 04b0 00000000 	 .word tmrBlinkDataHandler
 1185 04b4 00000000 	 .word msgFrameConnection
 1186 04b8 00000000 	 .word msgReqConnection
 1187 04bc 00000000 	 .word server_turn
 1188 04c0 00000000 	 .word appDataInd
 1189 04c4 00000000 	 .word NWK_OpenEndpoint
 1190 04c8 00000000 	 .word msgFrame
 1191 04cc 00000000 	 .word msgReq
 1192 04d0 00000000 	 .word tmrBeaconInterval
 1193 04d4 00000000 	 .word tmr_tdma_server_beacon
 1194 04d8 00000000 	 .word tmrComputeData
 1195 04dc 00000000 	 .word tmr_tdma_server_statistics
 1196 04e0 00000000 	 .word SYS_TimerStart
 1197              	 .cfi_endproc
 1198              	.LFE238:
 1200              	 .align 1
 1201              	 .syntax unified
 1202              	 .thumb
 1203              	 .thumb_func
 1204              	 .fpu softvfp
 1206              	APP_TaskHandler:
 1207              	.LFB239:
 519:ServerTDMA.c  **** /*************************************************************************//**
 520:ServerTDMA.c  **** *****************************************************************************/
 521:ServerTDMA.c  **** static void APP_TaskHandler(void)
 522:ServerTDMA.c  **** {
 1208              	 .loc 3 522 0
 1209              	 .cfi_startproc
 1210              	 
 1211              	 
 1212 04e4 80B5     	 push {r7,lr}
 1213              	.LCFI50:
 1214              	 .cfi_def_cfa_offset 8
 1215              	 .cfi_offset 7,-8
 1216              	 .cfi_offset 14,-4
 1217 04e6 00AF     	 add r7,sp,#0
 1218              	.LCFI51:
 1219              	 .cfi_def_cfa_register 7
 523:ServerTDMA.c  **** 	switch (appState)
 1220              	 .loc 3 523 0
 1221 04e8 0F4B     	 ldr r3,.L57
 1222 04ea 1B78     	 ldrb r3,[r3]
 1223 04ec DBB2     	 uxtb r3,r3
 1224 04ee 032B     	 cmp r3,#3
 1225 04f0 07D0     	 beq .L53
 1226 04f2 0F2B     	 cmp r3,#15
 1227 04f4 02D0     	 beq .L54
 1228 04f6 002B     	 cmp r3,#0
 1229 04f8 09D0     	 beq .L55
 524:ServerTDMA.c  **** 	{
 525:ServerTDMA.c  **** #if (APP_COORDINATOR)
 526:ServerTDMA.c  **** 		case APP_STATE_SERVER_STATISTICS:
 527:ServerTDMA.c  **** 		{
 528:ServerTDMA.c  **** 			server_statistics();
 529:ServerTDMA.c  **** 			break;
 530:ServerTDMA.c  **** 		}
 531:ServerTDMA.c  **** #endif
 532:ServerTDMA.c  **** 		case APP_STATE_SEND:
 533:ServerTDMA.c  **** 		{
 534:ServerTDMA.c  **** 			appSendData();
 535:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_BUSY_DATA;
 536:ServerTDMA.c  **** 			break;
 537:ServerTDMA.c  **** 		}
 538:ServerTDMA.c  **** #if (APP_ENDDEVICE)
 539:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_SEND:
 540:ServerTDMA.c  **** 		{
 541:ServerTDMA.c  **** 			NWK_WakeupReq();
 542:ServerTDMA.c  **** #if (LED_COUNT > 0)
 543:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 544:ServerTDMA.c  **** #endif
 545:ServerTDMA.c  **** 			appState			= APP_STATE_SEND;
 546:ServerTDMA.c  **** 			break;
 547:ServerTDMA.c  **** 		}
 548:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_COLLAB:
 549:ServerTDMA.c  **** 		{
 550:ServerTDMA.c  **** 			NWK_WakeupReq();
 551:ServerTDMA.c  **** #if (LED_COUNT > 0)
 552:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 553:ServerTDMA.c  **** #endif
 554:ServerTDMA.c  **** 			appState			= APP_STATE_DO_COMPRESS;
 555:ServerTDMA.c  **** 			break;
 556:ServerTDMA.c  **** 		}
 557:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_SEND_COLLAB:
 558:ServerTDMA.c  **** 		{
 559:ServerTDMA.c  **** 			NWK_WakeupReq();
 560:ServerTDMA.c  **** #if (LED_COUNT > 0)
 561:ServerTDMA.c  **** 			LED_On(LED_NETWORK);
 562:ServerTDMA.c  **** #endif
 563:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_COLLAB;
 564:ServerTDMA.c  **** 			break;
 565:ServerTDMA.c  **** 		}
 566:ServerTDMA.c  **** 		case APP_STATE_WAKEUP_AND_WAIT:
 567:ServerTDMA.c  **** 		{
 568:ServerTDMA.c  **** 			NWK_WakeupReq();
 569:ServerTDMA.c  **** #if (LED_COUNT > 0)
 570:ServerTDMA.c  **** 	LED_On(LED_NETWORK);
 571:ServerTDMA.c  **** #endif
 572:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 573:ServerTDMA.c  **** 			break;
 574:ServerTDMA.c  **** 		}
 575:ServerTDMA.c  **** 		case APP_STATE_SEND_PREPARE:
 576:ServerTDMA.c  **** 		{
 577:ServerTDMA.c  **** 			appSendPrepare();
 578:ServerTDMA.c  **** 			if(i_am_collab_dev)
 579:ServerTDMA.c  **** 			{
 580:ServerTDMA.c  **** 				LED_On(LED_BLINK);
 581:ServerTDMA.c  **** 				appState		= APP_STATE_RECEIVE_COLLAB;
 582:ServerTDMA.c  **** 			}
 583:ServerTDMA.c  **** 			else
 584:ServerTDMA.c  **** 			{
 585:ServerTDMA.c  **** 				appState		= APP_STATE_SLEEP_PREPARE;
 586:ServerTDMA.c  **** 			}
 587:ServerTDMA.c  **** 			break;
 588:ServerTDMA.c  **** 		}
 589:ServerTDMA.c  **** 		case APP_STATE_DO_COMPRESS:
 590:ServerTDMA.c  **** 		{
 591:ServerTDMA.c  **** 			appCollabPrepare();
 592:ServerTDMA.c  **** 			appState			= APP_STATE_SLEEP_PREPARE;
 593:ServerTDMA.c  **** 			break;
 594:ServerTDMA.c  **** 		}
 595:ServerTDMA.c  **** 		case APP_STATE_SEND_COLLAB:
 596:ServerTDMA.c  **** 		{
 597:ServerTDMA.c  **** 			appSendCollab();
 598:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_BUSY_COLLAB;
 599:ServerTDMA.c  **** 			break;
 600:ServerTDMA.c  **** 		}
 601:ServerTDMA.c  **** 		case APP_STATE_SLEEP_PREPARE:
 602:ServerTDMA.c  **** 		{
 603:ServerTDMA.c  **** 			if(!NWK_Busy())
 604:ServerTDMA.c  **** 			{
 605:ServerTDMA.c  **** 				irqflags_t flags = cpu_irq_save();
 606:ServerTDMA.c  **** 				NWK_SleepReq();
 607:ServerTDMA.c  **** 				appState		= APP_STATE_SLEEP;
 608:ServerTDMA.c  **** 				cpu_irq_restore(flags);
 609:ServerTDMA.c  **** 			}
 610:ServerTDMA.c  **** 			break;
 611:ServerTDMA.c  **** 		}
 612:ServerTDMA.c  **** 		case APP_STATE_SLEEP:
 613:ServerTDMA.c  **** 		{
 614:ServerTDMA.c  **** #if (LED_COUNT > 0)
 615:ServerTDMA.c  **** 	LED_Off(LED_NETWORK);
 616:ServerTDMA.c  **** 	LED_Off(LED_DATA);
 617:ServerTDMA.c  **** 	LED_Off(LED_BLINK);
 618:ServerTDMA.c  **** #endif
 619:ServerTDMA.c  **** 			sleep_enable();
 620:ServerTDMA.c  **** 			sleep_enter();
 621:ServerTDMA.c  **** 			sleep_disable();
 622:ServerTDMA.c  **** 			break;
 623:ServerTDMA.c  **** 		}
 624:ServerTDMA.c  **** #endif
 625:ServerTDMA.c  **** 		case APP_STATE_INITIAL:
 626:ServerTDMA.c  **** 		{
 627:ServerTDMA.c  **** 			energy_init();
 628:ServerTDMA.c  **** 			solver_init();
 629:ServerTDMA.c  **** 			appInit();
 630:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 631:ServerTDMA.c  **** 			break;
 632:ServerTDMA.c  **** 		}
 633:ServerTDMA.c  **** 		default:
 634:ServerTDMA.c  **** 		{
 635:ServerTDMA.c  **** 			break;
 1230              	 .loc 3 635 0
 1231 04fa 12E0     	 b .L56
 1232              	.L54:
 528:ServerTDMA.c  **** 			break;
 1233              	 .loc 3 528 0
 1234 04fc FFF744FE 	 bl server_statistics
 529:ServerTDMA.c  **** 		}
 1235              	 .loc 3 529 0
 1236 0500 0FE0     	 b .L56
 1237              	.L53:
 534:ServerTDMA.c  **** 			appState			= APP_STATE_SEND_BUSY_DATA;
 1238              	 .loc 3 534 0
 1239 0502 FFF7CFFE 	 bl appSendData
 535:ServerTDMA.c  **** 			break;
 1240              	 .loc 3 535 0
 1241 0506 084B     	 ldr r3,.L57
 1242 0508 0522     	 movs r2,#5
 1243 050a 1A70     	 strb r2,[r3]
 536:ServerTDMA.c  **** 		}
 1244              	 .loc 3 536 0
 1245 050c 09E0     	 b .L56
 1246              	.L55:
 627:ServerTDMA.c  **** 			solver_init();
 1247              	 .loc 3 627 0
 1248 050e 074B     	 ldr r3,.L57+4
 1249 0510 9847     	 blx r3
 1250              	.LVL34:
 628:ServerTDMA.c  **** 			appInit();
 1251              	 .loc 3 628 0
 1252 0512 074B     	 ldr r3,.L57+8
 1253 0514 9847     	 blx r3
 1254              	.LVL35:
 629:ServerTDMA.c  **** 			appState			= APP_STATE_IDLE;
 1255              	 .loc 3 629 0
 1256 0516 FFF749FF 	 bl appInit
 630:ServerTDMA.c  **** 			break;
 1257              	 .loc 3 630 0
 1258 051a 034B     	 ldr r3,.L57
 1259 051c 0122     	 movs r2,#1
 1260 051e 1A70     	 strb r2,[r3]
 631:ServerTDMA.c  **** 		}
 1261              	 .loc 3 631 0
 1262 0520 00BF     	 nop
 1263              	.L56:
 636:ServerTDMA.c  **** 		}
 637:ServerTDMA.c  **** 	}
 638:ServerTDMA.c  **** }
 1264              	 .loc 3 638 0
 1265 0522 00BF     	 nop
 1266 0524 80BD     	 pop {r7,pc}
 1267              	.L58:
 1268 0526 00BF     	 .align 2
 1269              	.L57:
 1270 0528 00000000 	 .word appState
 1271 052c 00000000 	 .word energy_init
 1272 0530 00000000 	 .word solver_init
 1273              	 .cfi_endproc
 1274              	.LFE239:
 1276              	 .align 1
 1277              	 .global main
 1278              	 .syntax unified
 1279              	 .thumb
 1280              	 .thumb_func
 1281              	 .fpu softvfp
 1283              	main:
 1284              	.LFB240:
 639:ServerTDMA.c  **** 
 640:ServerTDMA.c  **** /*****************************************************************************
 641:ServerTDMA.c  **** *****************************************************************************/
 642:ServerTDMA.c  **** int main(void)
 643:ServerTDMA.c  **** {
 1285              	 .loc 3 643 0
 1286              	 .cfi_startproc
 1287              	 
 1288              	 
 1289 0534 80B5     	 push {r7,lr}
 1290              	.LCFI52:
 1291              	 .cfi_def_cfa_offset 8
 1292              	 .cfi_offset 7,-8
 1293              	 .cfi_offset 14,-4
 1294 0536 00AF     	 add r7,sp,#0
 1295              	.LCFI53:
 1296              	 .cfi_def_cfa_register 7
 644:ServerTDMA.c  **** 	sysclk_init();
 1297              	 .loc 3 644 0
 1298 0538 0B4B     	 ldr r3,.L61
 1299 053a 9847     	 blx r3
 1300              	.LVL36:
 645:ServerTDMA.c  **** 	board_init();
 1301              	 .loc 3 645 0
 1302 053c 0B4B     	 ldr r3,.L61+4
 1303 053e 9847     	 blx r3
 1304              	.LVL37:
 646:ServerTDMA.c  **** 
 647:ServerTDMA.c  **** 	SYS_Init();
 1305              	 .loc 3 647 0
 1306 0540 0B4B     	 ldr r3,.L61+8
 1307 0542 9847     	 blx r3
 1308              	.LVL38:
 648:ServerTDMA.c  **** 	// Disable CSMA/CA
 649:ServerTDMA.c  **** 	// Disable auto ACK
 650:ServerTDMA.c  **** 	PHY_SetTdmaMode(true);
 1309              	 .loc 3 650 0
 1310 0544 0120     	 movs r0,#1
 1311 0546 0B4B     	 ldr r3,.L61+12
 1312 0548 9847     	 blx r3
 1313              	.LVL39:
 651:ServerTDMA.c  **** 	sm_init();
 1314              	 .loc 3 651 0
 1315 054a 0B4B     	 ldr r3,.L61+16
 1316 054c 9847     	 blx r3
 1317              	.LVL40:
 652:ServerTDMA.c  **** 
 653:ServerTDMA.c  **** 	// Initialize interrupt vector table support.
 654:ServerTDMA.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
 655:ServerTDMA.c  **** 	irq_initialize_vectors();
 656:ServerTDMA.c  **** #endif
 657:ServerTDMA.c  **** 	cpu_irq_enable();
 1318              	 .loc 3 657 0
 1319 054e 0B4B     	 ldr r3,.L61+20
 1320 0550 0122     	 movs r2,#1
 1321 0552 1A70     	 strb r2,[r3]
 1322              	.LBB95:
 1323              	.LBB96:
 1324              	 .file 4 "../../../platform/thirdparty/CMSIS/include/core_cmInstr.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @date     07. February 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  28:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   Access to dedicated instructions
  31:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   @{
  32:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** */
  33:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  34:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  37:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif
  40:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  41:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  42:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
  43:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  44:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  46:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __NOP                             __nop
  47:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  48:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  49:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  51:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  54:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  57:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  59:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  64:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  65:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
  66:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  67:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  69:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SEV                             __sev
  70:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  72:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  74:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  78:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  80:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  83:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  86:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  88:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  89:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  91:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  94:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  96:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 101:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 103:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 104:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __REV                             __rev
 105:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 106:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 109:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 111:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 113:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   rev16 r0, r0
 117:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 118:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 127:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 128:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 130:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   revsh r0, r0
 131:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 132:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 133:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 135:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 137:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 139:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Rotated value
 142:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 143:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ROR                             __ror
 144:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 145:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 148:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 150:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 152:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 154:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 155:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 157:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 158:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 165:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 167:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 168:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 170:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 175:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 178:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 180:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 182:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 185:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 187:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 192:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 195:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 196:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 197:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 199:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 200:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 202:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 207:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 208:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 209:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 211:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 212:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 214:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 219:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 220:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 221:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 223:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 224:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 226:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 228:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 229:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 231:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates a signed value.
 235:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 236:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 239:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 240:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 250:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 251:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __USAT                            __usat
 252:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 253:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 254:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 256:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 261:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLZ                             __clz
 262:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 263:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 265:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 266:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 267:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 270:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 272:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 273:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* TI CCS specific functions */
 275:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 278:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 282:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
 283:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 284:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 286:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 288:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("nop");
 289:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 292:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
 296:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 297:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 299:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 301:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 302:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
 304:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 308:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 310:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 312:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 313:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 314:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
 315:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 316:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 318:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 320:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("sev");
 321:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 322:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 323:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 324:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 326:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 330:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 332:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("isb");
 333:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 334:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 335:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 336:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 338:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 341:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 343:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 345:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 346:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 347:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 349:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 352:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 354:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dmb");
 1325              	 .loc 4 354 0
 1326              	 .syntax unified
 1327              	
 1328 0554 BFF35F8F 	 dmb
 1329              	
 1330              	 .thumb
 1331              	 .syntax unified
 1332              	.LBE96:
 1333              	.LBE95:
 1334              	.LBB97:
 1335              	.LBB98:
 1336              	 .file 5 "../../../platform/thirdparty/CMSIS/include/core_cmFunc.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @date     19. January 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  28:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  29:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  30:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   @{
  31:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  32:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  33:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  34:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ARM armcc specific functions */
  35:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  36:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  37:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  38:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
  39:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  40:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  41:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  42:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  43:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Control Register
  44:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  45:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the Control Register.
  46:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  47:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Control Register value
  48:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  49:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  50:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  51:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  52:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regControl);
  53:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  54:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  55:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Control Register
  57:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  58:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function writes the given value to the Control Register.
  59:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  60:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  61:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  63:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  64:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  65:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regControl = control;
  66:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  67:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  68:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  69:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get IPSR Register
  70:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  72:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  73:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               IPSR Register value
  74:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  75:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  76:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  77:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  78:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regIPSR);
  79:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  80:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  82:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get APSR Register
  83:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  84:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the APSR Register.
  85:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  86:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               APSR Register value
  87:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  88:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  89:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  90:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  91:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regAPSR);
  92:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  93:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  94:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  95:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get xPSR Register
  96:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  98:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               xPSR Register value
 100:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 101:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 102:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 103:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 104:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regXPSR);
 105:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 106:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 108:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 109:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 110:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 111:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 112:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               PSP Register value
 113:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 115:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 117:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regProcessStackPointer);
 118:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 122:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 124:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 126:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 127:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 128:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 129:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 130:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 131:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 132:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 133:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 135:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 136:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 137:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 138:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               MSP Register value
 139:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 140:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 141:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 142:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 143:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regMainStackPointer);
 144:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 145:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 147:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 148:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 149:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 150:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 151:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 152:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 153:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 154:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 155:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 156:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 157:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 158:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 159:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Priority Mask
 161:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 163:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 164:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Priority Mask value
 165:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 166:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 167:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 168:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 169:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regPriMask);
 170:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 171:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 173:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Priority Mask
 174:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 175:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 176:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 178:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 179:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 180:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 181:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 182:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regPriMask = (priMask);
 183:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 184:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 185:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 186:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 187:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable FIQ
 189:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 191:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 192:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 193:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 194:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 195:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 196:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Disable FIQ
 197:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 198:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 199:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 200:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 201:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 202:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 203:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Base Priority
 205:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 206:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 207:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 208:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Base Priority register value
 209:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 210:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 211:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 212:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 213:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regBasePri);
 214:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 215:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 217:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Base Priority
 218:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 219:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 220:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 221:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 222:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 223:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 224:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 225:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 226:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 227:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 228:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 229:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 230:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Fault Mask
 231:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 233:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Fault Mask register value
 235:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 236:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 237:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 238:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 239:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regFaultMask);
 240:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 241:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Fault Mask
 244:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 246:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 248:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 249:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 250:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 251:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 252:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 253:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 254:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 255:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 256:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 257:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 259:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 260:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get FPSCR
 261:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 262:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 263:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 264:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 265:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 266:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 267:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 268:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 269:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 270:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regfpscr);
 271:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #else
 272:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****    return(0);
 273:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 274:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 275:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 277:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set FPSCR
 278:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 280:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 281:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 282:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 283:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 284:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 285:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 286:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 287:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regfpscr = (fpscr);
 288:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 289:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 292:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 293:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 295:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* IAR iccarm specific functions */
 296:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 297:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_iar.h>
 298:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 299:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 300:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 301:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* TI CCS specific functions */
 302:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_ccs.h>
 304:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 306:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 307:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* GNU gcc specific functions */
 308:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 309:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 310:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 311:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 312:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 313:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 314:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 315:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 316:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 1337              	 .loc 5 316 0
 1338              	 .syntax unified
 1339              	
 1340 0558 62B6     	 cpsie i
 1341              	
 1342              	 .thumb
 1343              	 .syntax unified
 1344              	.LBE98:
 1345              	.LBE97:
 658:ServerTDMA.c  **** 
 659:ServerTDMA.c  **** #if APP_COORDINATOR
 660:ServerTDMA.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
 661:ServerTDMA.c  **** 	stdio_usb_init();
 1346              	 .loc 3 661 0
 1347 055a 094B     	 ldr r3,.L61+24
 1348 055c 9847     	 blx r3
 1349              	.LVL41:
 1350              	.L60:
 662:ServerTDMA.c  **** #else
 663:ServerTDMA.c  **** 	const usart_serial_options_t usart_serial_options =
 664:ServerTDMA.c  **** 	{
 665:ServerTDMA.c  **** 		.baudrate     = USART_HOST_BAUDRATE,
 666:ServerTDMA.c  **** 		.charlength   = USART_HOST_CHAR_LENGTH,
 667:ServerTDMA.c  **** 		.paritytype   = USART_HOST_PARITY,
 668:ServerTDMA.c  **** 		.stopbits     = USART_HOST_STOP_BITS
 669:ServerTDMA.c  **** 	};
 670:ServerTDMA.c  **** 
 671:ServerTDMA.c  **** 	stdio_serial_init(USART_HOST, &usart_serial_options);
 672:ServerTDMA.c  **** 	usart_double_baud_enable(USART_HOST);
 673:ServerTDMA.c  **** 	usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
 674:ServerTDMA.c  **** 
 675:ServerTDMA.c  **** #endif
 676:ServerTDMA.c  **** #endif
 677:ServerTDMA.c  **** 	for(;;)
 678:ServerTDMA.c  **** 	{
 679:ServerTDMA.c  **** 		SYS_TaskHandler();
 1351              	 .loc 3 679 0 discriminator 1
 1352 055e 094B     	 ldr r3,.L61+28
 1353 0560 9847     	 blx r3
 1354              	.LVL42:
 680:ServerTDMA.c  **** 		APP_TaskHandler();
 1355              	 .loc 3 680 0 discriminator 1
 1356 0562 FFF7BFFF 	 bl APP_TaskHandler
 679:ServerTDMA.c  **** 		APP_TaskHandler();
 1357              	 .loc 3 679 0 discriminator 1
 1358 0566 FAE7     	 b .L60
 1359              	.L62:
 1360              	 .align 2
 1361              	.L61:
 1362 0568 00000000 	 .word sysclk_init
 1363 056c 00000000 	 .word board_init
 1364 0570 00000000 	 .word SYS_Init
 1365 0574 00000000 	 .word PHY_SetTdmaMode
 1366 0578 00000000 	 .word sm_init
 1367 057c 00000000 	 .word g_interrupt_enabled
 1368 0580 00000000 	 .word stdio_usb_init
 1369 0584 00000000 	 .word SYS_TaskHandler
 1370              	 .cfi_endproc
 1371              	.LFE240:
 1373              	.Letext0:
 1374              	 .file 6 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1375              	 .file 7 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 1376              	 .file 8 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 1377              	 .file 9 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
 1378              	 .file 10 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 1379              	 .file 11 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdlib.h"
 1380              	 .file 12 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1381              	 .file 13 "../../../platform/sam/utils/cmsis/sam4l/include/sam4lc4b.h"
 1382              	 .file 14 "../../../platform/thirdparty/CMSIS/include/core_cm4.h"
 1383              	 .file 15 "../../../platform/sam/utils/cmsis/sam4l/source/templates/system_sam4l.h"
 1384              	 .file 16 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_gpio.h"
 1385              	 .file 17 "../../../platform/common/utils/interrupt/interrupt_sam_nvic.h"
 1386              	 .file 18 "../../../platform/sam/utils/compiler.h"
 1387              	 .file 19 "../../../platform/common/services/usb/usb_protocol.h"
 1388              	 .file 20 "../../../platform/common/services/usb/udc/udi.h"
 1389              	 .file 21 "../../../platform/common/services/usb/udc/udc_desc.h"
 1390              	 .file 22 "../../../platform/common/services/usb/udc/udd.h"
 1391              	 .file 23 "../../../platform/common/services/usb/class/cdc/device/udi_cdc.h"
 1392              	 .file 24 "../../../platform/common/utils/stdio/stdio_usb/stdio_usb.h"
 1393              	 .file 25 "../../../stack/LwMesh/TDMA/nwk/inc/nwkRx.h"
 1394              	 .file 26 "../../../stack/LwMesh/TDMA/nwk/inc/nwkDataReq.h"
 1395              	 .file 27 "../../../stack/LwMesh/TDMA/nwk/inc/nwk.h"
 1396              	 .file 28 "../../../stack/LwMesh/TDMA/sys/inc/sysTimer.h"
 1397              	 .file 29 "../../../platform/common/services/sleepmgr/sam4l/sleepmgr.h"
 1398              	 .file 30 "Solver.h"
 1399              	 .file 31 "Energy.h"
 1400              	 .file 32 "../../../platform/common/services/clock/sam4l/sysclk.h"
 1401              	 .file 33 "../../../platform/common/boards/board.h"
 1402              	 .file 34 "../../../stack/LwMesh/TDMA/sys/inc/sys.h"
 1403              	 .file 35 "../../../stack/LwMesh/TDMA/phy/AT86RF233/inc/phy.h"
 1404              	 .file 36 "../../../stack/LwMesh/TDMA/services/sleep_mgr/sleep_mgr.h"
 1405              	 .file 37 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 ServerTDMA.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text:00000000 $t
    {standard input}:33     .text:00000000 ioport_set_pin_level
    {standard input}:178    .text:00000086 ioport_toggle_pin_level
    {standard input}:260    .bss.tmrBeaconInterval:00000000 $d
    {standard input}:263    .bss.tmrBeaconInterval:00000000 tmrBeaconInterval
    {standard input}:266    .bss.tmrComputeData:00000000 $d
    {standard input}:269    .bss.tmrComputeData:00000000 tmrComputeData
    {standard input}:274    .bss.appState:00000000 appState
    {standard input}:275    .bss.appState:00000000 $d
    {standard input}:277    .bss.tmrBlinkData:00000000 $d
    {standard input}:280    .bss.tmrBlinkData:00000000 tmrBlinkData
    {standard input}:283    .bss.msgReq:00000000 $d
    {standard input}:286    .bss.msgReq:00000000 msgReq
    {standard input}:289    .bss.msgFrame:00000000 $d
    {standard input}:292    .bss.msgFrame:00000000 msgFrame
    {standard input}:295    .bss.msgReqConnection:00000000 $d
    {standard input}:298    .bss.msgReqConnection:00000000 msgReqConnection
    {standard input}:301    .bss.msgFrameConnection:00000000 $d
    {standard input}:304    .bss.msgFrameConnection:00000000 msgFrameConnection
    {standard input}:307    .data.server_turn:00000000 $d
    {standard input}:310    .data.server_turn:00000000 server_turn
    {standard input}:313    .bss.statistics_buffer:00000000 $d
    {standard input}:316    .bss.statistics_buffer:00000000 statistics_buffer
    {standard input}:319    .bss.aux_buffer:00000000 $d
    {standard input}:322    .bss.aux_buffer:00000000 aux_buffer
    {standard input}:331    .text:000000ca tmrBlinkDataHandler
    {standard input}:368    .rodata:00000000 $d
    {standard input}:378    .text:000000e2 toHexBuffer
    {standard input}:456    .text:0000013c $d
    {standard input}:461    .text:00000144 $t
    {standard input}:467    .text:00000144 tmr_tdma_server_beacon
    {standard input}:507    .text:00000160 $d
    {standard input}:513    .text:0000016c $t
    {standard input}:519    .text:0000016c tmr_tdma_server_statistics
    {standard input}:558    .text:00000184 $d
    {standard input}:588    .text:00000188 $t
    {standard input}:594    .text:00000188 server_statistics
    {standard input}:770    .text:00000268 $d
    {standard input}:799    .text:000002a4 $t
    {standard input}:805    .text:000002a4 appSendData
    {standard input}:905    .text:0000031c $d
    {standard input}:924    .text:0000035c $t
    {standard input}:930    .text:0000035c appDataInd
    {standard input}:996    .text:0000039c $d
    {standard input}:1003   .text:000003ac $t
    {standard input}:1009   .text:000003ac appInit
    {standard input}:1177   .text:00000494 $d
    {standard input}:1200   .text:000004e4 $t
    {standard input}:1206   .text:000004e4 APP_TaskHandler
    {standard input}:1270   .text:00000528 $d
    {standard input}:1276   .text:00000534 $t
    {standard input}:1283   .text:00000534 main
    {standard input}:1362   .text:00000568 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
sprintf
SYS_TimerStart
solver_solve_system
solver_get_n_received
solver_get_n_colaborative
printf
solver_get_data
energy_get_statistics
energy_prepare_next_turn
solver_prepare_next_turn
energy_get_collab_vector
energy_get_connected_vector
NWK_DataReq
energy_receive_statistics
solver_received_data_frame
NWK_SetAddr
NWK_SetPanId
PHY_SetChannel
PHY_SetRxState
PHY_RandomReq
srand
NWK_OpenEndpoint
energy_init
solver_init
sysclk_init
board_init
SYS_Init
PHY_SetTdmaMode
sm_init
g_interrupt_enabled
stdio_usb_init
SYS_TaskHandler
