# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/ec67/hdl" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/70cf/hdl" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/58e2/hdl" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/979d/hdl/verilog" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/b2d0/hdl/verilog" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/85a3" --include "../../../../OV5640_TFT.srcs/sources_1/bd/OV5640_TFT/ipshared/8713/hdl" --include "D:/Vivado2018/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../OV5640_TFT.srcs/sim_1/new/math_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
