#Timing report of worst 3 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b.inpad[0] (.input clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b.inpad[0] (.input)                                              0.000     0.000
c.in[0] (.names)                                                 1.338     1.338
c.out[0] (.names)                                                0.261     1.599
out:c.outpad[0] (.output)                                        1.338     2.937
data arrival time                                                          2.937

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.937
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.937


#Path 2
Startpoint: d.Q[0] (.latch clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
d.clk[0] (.latch)                                                1.338     1.338
d.Q[0] (.latch) [clock-to-output]                                0.124     1.462
out:d.outpad[0] (.output)                                        1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 3
Startpoint: b.inpad[0] (.input clocked by clk)
Endpoint  : d.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b.inpad[0] (.input)                                              0.000     0.000
c.in[0] (.names)                                                 1.338     1.338
c.out[0] (.names)                                                0.261     1.599
d.D[0] (.latch)                                                  1.338     2.937
data arrival time                                                          2.937

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
d.clk[0] (.latch)                                                1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -2.937
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.665


#End of timing report
