Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/alu_/testbench_isim_beh.exe -prj E:/alu_/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/alu_/alu.v" into library work
WARNING:HDLCompiler:751 - "E:/alu_/alu.v" Line 27: Redeclaration of ansi port C is not allowed
Analyzing Verilog file "E:/alu_/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\testbench_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable E:/alu_/testbench_isim_beh.exe
Fuse Memory Usage: 26992 KB
Fuse CPU Usage: 343 ms
