// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Jan 28 02:52:11 2020
// Host        : DESKTOP-8MTJ33M running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/VasanthSadhasivan/CalPoly/CPE333/OTTER/OTTER_RISC_V_ARCH/otter/otter.sim/sim_1/impl/timing/xsim/SIM_time_impl.v
// Design      : OTTER_Wrapper_Programmable
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD34
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD35
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD36
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD37
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD38
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD39
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD40
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD41
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD42
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD43
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD44
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module CathodeDriver
   (Q,
    ANODES_OBUF,
    CLK,
    \CATHODES_reg[0]_0 );
  output [6:0]Q;
  output [3:0]ANODES_OBUF;
  input CLK;
  input [15:0]\CATHODES_reg[0]_0 ;

  wire \ANODES[2]_i_1_n_0 ;
  wire [3:0]ANODES_OBUF;
  wire \CATHODES[0]_i_2_n_0 ;
  wire \CATHODES[0]_i_3_n_0 ;
  wire \CATHODES[0]_i_4_n_0 ;
  wire \CATHODES[0]_i_5_n_0 ;
  wire \CATHODES[1]_i_2_n_0 ;
  wire \CATHODES[1]_i_3_n_0 ;
  wire \CATHODES[1]_i_4_n_0 ;
  wire \CATHODES[1]_i_5_n_0 ;
  wire \CATHODES[2]_i_2_n_0 ;
  wire \CATHODES[2]_i_3_n_0 ;
  wire \CATHODES[2]_i_4_n_0 ;
  wire \CATHODES[2]_i_5_n_0 ;
  wire \CATHODES[3]_i_2_n_0 ;
  wire \CATHODES[3]_i_3_n_0 ;
  wire \CATHODES[3]_i_4_n_0 ;
  wire \CATHODES[3]_i_5_n_0 ;
  wire \CATHODES[4]_i_2_n_0 ;
  wire \CATHODES[4]_i_3_n_0 ;
  wire \CATHODES[4]_i_4_n_0 ;
  wire \CATHODES[4]_i_5_n_0 ;
  wire \CATHODES[5]_i_2_n_0 ;
  wire \CATHODES[5]_i_3_n_0 ;
  wire \CATHODES[5]_i_4_n_0 ;
  wire \CATHODES[5]_i_5_n_0 ;
  wire \CATHODES[6]_i_2_n_0 ;
  wire \CATHODES[6]_i_3_n_0 ;
  wire \CATHODES[6]_i_4_n_0 ;
  wire \CATHODES[6]_i_5_n_0 ;
  wire [15:0]\CATHODES_reg[0]_0 ;
  wire \CATHODES_reg[0]_i_1_n_0 ;
  wire \CATHODES_reg[1]_i_1_n_0 ;
  wire \CATHODES_reg[2]_i_1_n_0 ;
  wire \CATHODES_reg[3]_i_1_n_0 ;
  wire \CATHODES_reg[4]_i_1_n_0 ;
  wire \CATHODES_reg[5]_i_1_n_0 ;
  wire \CATHODES_reg[6]_i_1_n_0 ;
  wire CLK;
  wire [6:0]Q;
  wire clear;
  wire \clk_div_counter[0]_i_3_n_0 ;
  wire \clk_div_counter[0]_i_4_n_0 ;
  wire \clk_div_counter[0]_i_5_n_0 ;
  wire \clk_div_counter[0]_i_7_n_0 ;
  wire [19:0]clk_div_counter_reg;
  wire \clk_div_counter_reg[0]_i_10_n_0 ;
  wire \clk_div_counter_reg[0]_i_10_n_4 ;
  wire \clk_div_counter_reg[0]_i_10_n_5 ;
  wire \clk_div_counter_reg[0]_i_10_n_6 ;
  wire \clk_div_counter_reg[0]_i_10_n_7 ;
  wire \clk_div_counter_reg[0]_i_11_n_0 ;
  wire \clk_div_counter_reg[0]_i_11_n_4 ;
  wire \clk_div_counter_reg[0]_i_11_n_5 ;
  wire \clk_div_counter_reg[0]_i_11_n_6 ;
  wire \clk_div_counter_reg[0]_i_11_n_7 ;
  wire \clk_div_counter_reg[0]_i_2_n_0 ;
  wire \clk_div_counter_reg[0]_i_2_n_4 ;
  wire \clk_div_counter_reg[0]_i_2_n_5 ;
  wire \clk_div_counter_reg[0]_i_2_n_6 ;
  wire \clk_div_counter_reg[0]_i_2_n_7 ;
  wire \clk_div_counter_reg[0]_i_6_n_0 ;
  wire \clk_div_counter_reg[0]_i_6_n_4 ;
  wire \clk_div_counter_reg[0]_i_6_n_5 ;
  wire \clk_div_counter_reg[0]_i_6_n_6 ;
  wire \clk_div_counter_reg[0]_i_6_n_7 ;
  wire \clk_div_counter_reg[0]_i_8_n_5 ;
  wire \clk_div_counter_reg[0]_i_8_n_6 ;
  wire \clk_div_counter_reg[0]_i_8_n_7 ;
  wire \clk_div_counter_reg[0]_i_9_n_0 ;
  wire \clk_div_counter_reg[0]_i_9_n_4 ;
  wire \clk_div_counter_reg[0]_i_9_n_5 ;
  wire \clk_div_counter_reg[0]_i_9_n_6 ;
  wire \clk_div_counter_reg[0]_i_9_n_7 ;
  wire \clk_div_counter_reg[12]_i_1_n_0 ;
  wire \clk_div_counter_reg[12]_i_1_n_4 ;
  wire \clk_div_counter_reg[12]_i_1_n_5 ;
  wire \clk_div_counter_reg[12]_i_1_n_6 ;
  wire \clk_div_counter_reg[12]_i_1_n_7 ;
  wire \clk_div_counter_reg[16]_i_1_n_4 ;
  wire \clk_div_counter_reg[16]_i_1_n_5 ;
  wire \clk_div_counter_reg[16]_i_1_n_6 ;
  wire \clk_div_counter_reg[16]_i_1_n_7 ;
  wire \clk_div_counter_reg[4]_i_1_n_0 ;
  wire \clk_div_counter_reg[4]_i_1_n_4 ;
  wire \clk_div_counter_reg[4]_i_1_n_5 ;
  wire \clk_div_counter_reg[4]_i_1_n_6 ;
  wire \clk_div_counter_reg[4]_i_1_n_7 ;
  wire \clk_div_counter_reg[8]_i_1_n_0 ;
  wire \clk_div_counter_reg[8]_i_1_n_4 ;
  wire \clk_div_counter_reg[8]_i_1_n_5 ;
  wire \clk_div_counter_reg[8]_i_1_n_6 ;
  wire \clk_div_counter_reg[8]_i_1_n_7 ;
  wire [1:0]r_disp_digit;
  wire \r_disp_digit[0]_i_1_n_0 ;
  wire \r_disp_digit[1]_i_1_n_0 ;
  wire s_clk_500;
  wire s_clk_500_i_1_n_0;
  wire [2:0]\NLW_clk_div_counter_reg[0]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[0]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_div_counter_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_div_counter_reg[0]_i_8_O_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[0]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_div_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_div_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \ANODES[2]_i_1 
       (.I0(r_disp_digit[1]),
        .O(\ANODES[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[0] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(r_disp_digit[1]),
        .Q(ANODES_OBUF[0]),
        .S(r_disp_digit[0]));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[1] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(r_disp_digit[1]),
        .Q(ANODES_OBUF[1]),
        .S(\r_disp_digit[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[2] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\ANODES[2]_i_1_n_0 ),
        .Q(ANODES_OBUF[2]),
        .S(r_disp_digit[0]));
  FDSE #(
    .INIT(1'b1)) 
    \ANODES_reg[3] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\ANODES[2]_i_1_n_0 ),
        .Q(ANODES_OBUF[3]),
        .S(\r_disp_digit[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \CATHODES[0]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [8]),
        .I2(\CATHODES_reg[0]_0 [10]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[0]_i_4_n_0 ),
        .O(\CATHODES[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4025FFFF40250000)) 
    \CATHODES[0]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [14]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[0]_i_5_n_0 ),
        .O(\CATHODES[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2043)) 
    \CATHODES[0]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4025)) 
    \CATHODES[0]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [4]),
        .I2(\CATHODES_reg[0]_0 [6]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5190FFFF51900000)) 
    \CATHODES[1]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[1]_i_4_n_0 ),
        .O(\CATHODES[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5910FFFF59100000)) 
    \CATHODES[1]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [12]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[1]_i_5_n_0 ),
        .O(\CATHODES[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0B82)) 
    \CATHODES[1]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [2]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5190)) 
    \CATHODES[1]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \CATHODES[2]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [9]),
        .I2(\CATHODES_reg[0]_0 [10]),
        .I3(\CATHODES_reg[0]_0 [8]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[2]_i_4_n_0 ),
        .O(\CATHODES[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5710FFFF57100000)) 
    \CATHODES[2]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [13]),
        .I2(\CATHODES_reg[0]_0 [14]),
        .I3(\CATHODES_reg[0]_0 [12]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[2]_i_5_n_0 ),
        .O(\CATHODES[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h223A)) 
    \CATHODES[2]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5710)) 
    \CATHODES[2]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [5]),
        .I2(\CATHODES_reg[0]_0 [6]),
        .I3(\CATHODES_reg[0]_0 [4]),
        .O(\CATHODES[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC234FFFFC2340000)) 
    \CATHODES[3]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[3]_i_4_n_0 ),
        .O(\CATHODES[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC234FFFFC2340000)) 
    \CATHODES[3]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [12]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[3]_i_5_n_0 ),
        .O(\CATHODES[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8692)) 
    \CATHODES[3]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [3]),
        .O(\CATHODES[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hC234)) 
    \CATHODES[3]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \CATHODES[4]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [8]),
        .I2(\CATHODES_reg[0]_0 [9]),
        .I3(\CATHODES_reg[0]_0 [10]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[4]_i_4_n_0 ),
        .O(\CATHODES[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA210FFFFA2100000)) 
    \CATHODES[4]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [14]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[4]_i_5_n_0 ),
        .O(\CATHODES[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD004)) 
    \CATHODES[4]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [2]),
        .O(\CATHODES[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA210)) 
    \CATHODES[4]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [4]),
        .I2(\CATHODES_reg[0]_0 [5]),
        .I3(\CATHODES_reg[0]_0 [6]),
        .O(\CATHODES[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9E80FFFF9E800000)) 
    \CATHODES[5]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [9]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [10]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[5]_i_4_n_0 ),
        .O(\CATHODES[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB680FFFFB6800000)) 
    \CATHODES[5]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [12]),
        .I2(\CATHODES_reg[0]_0 [13]),
        .I3(\CATHODES_reg[0]_0 [14]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[5]_i_5_n_0 ),
        .O(\CATHODES[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD680)) 
    \CATHODES[5]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [1]),
        .I2(\CATHODES_reg[0]_0 [3]),
        .I3(\CATHODES_reg[0]_0 [2]),
        .O(\CATHODES[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9E80)) 
    \CATHODES[5]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [5]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [6]),
        .O(\CATHODES[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \CATHODES[6]_i_2 
       (.I0(\CATHODES_reg[0]_0 [11]),
        .I1(\CATHODES_reg[0]_0 [10]),
        .I2(\CATHODES_reg[0]_0 [8]),
        .I3(\CATHODES_reg[0]_0 [9]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[6]_i_4_n_0 ),
        .O(\CATHODES[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2094FFFF20940000)) 
    \CATHODES[6]_i_3 
       (.I0(\CATHODES_reg[0]_0 [15]),
        .I1(\CATHODES_reg[0]_0 [14]),
        .I2(\CATHODES_reg[0]_0 [12]),
        .I3(\CATHODES_reg[0]_0 [13]),
        .I4(r_disp_digit[1]),
        .I5(\CATHODES[6]_i_5_n_0 ),
        .O(\CATHODES[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0892)) 
    \CATHODES[6]_i_4 
       (.I0(\CATHODES_reg[0]_0 [0]),
        .I1(\CATHODES_reg[0]_0 [3]),
        .I2(\CATHODES_reg[0]_0 [2]),
        .I3(\CATHODES_reg[0]_0 [1]),
        .O(\CATHODES[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2094)) 
    \CATHODES[6]_i_5 
       (.I0(\CATHODES_reg[0]_0 [7]),
        .I1(\CATHODES_reg[0]_0 [6]),
        .I2(\CATHODES_reg[0]_0 [4]),
        .I3(\CATHODES_reg[0]_0 [5]),
        .O(\CATHODES[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[0] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[0]_i_1 
       (.I0(\CATHODES[0]_i_2_n_0 ),
        .I1(\CATHODES[0]_i_3_n_0 ),
        .O(\CATHODES_reg[0]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[1] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[1]_i_1 
       (.I0(\CATHODES[1]_i_2_n_0 ),
        .I1(\CATHODES[1]_i_3_n_0 ),
        .O(\CATHODES_reg[1]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[2] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[2]_i_1 
       (.I0(\CATHODES[2]_i_2_n_0 ),
        .I1(\CATHODES[2]_i_3_n_0 ),
        .O(\CATHODES_reg[2]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[3] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[3]_i_1 
       (.I0(\CATHODES[3]_i_2_n_0 ),
        .I1(\CATHODES[3]_i_3_n_0 ),
        .O(\CATHODES_reg[3]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[4] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[4]_i_1 
       (.I0(\CATHODES[4]_i_2_n_0 ),
        .I1(\CATHODES[4]_i_3_n_0 ),
        .O(\CATHODES_reg[4]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[5] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[5]_i_1 
       (.I0(\CATHODES[5]_i_2_n_0 ),
        .I1(\CATHODES[5]_i_3_n_0 ),
        .O(\CATHODES_reg[5]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  FDRE #(
    .INIT(1'b0)) 
    \CATHODES_reg[6] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\CATHODES_reg[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  MUXF7 \CATHODES_reg[6]_i_1 
       (.I0(\CATHODES[6]_i_2_n_0 ),
        .I1(\CATHODES[6]_i_3_n_0 ),
        .O(\CATHODES_reg[6]_i_1_n_0 ),
        .S(r_disp_digit[0]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \clk_div_counter[0]_i_1 
       (.I0(\clk_div_counter[0]_i_3_n_0 ),
        .I1(\clk_div_counter[0]_i_4_n_0 ),
        .I2(\clk_div_counter[0]_i_5_n_0 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_7 ),
        .I4(\clk_div_counter_reg[0]_i_6_n_6 ),
        .O(clear));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \clk_div_counter[0]_i_3 
       (.I0(\clk_div_counter_reg[0]_i_8_n_7 ),
        .I1(\clk_div_counter_reg[0]_i_8_n_6 ),
        .I2(\clk_div_counter_reg[0]_i_9_n_5 ),
        .I3(\clk_div_counter_reg[0]_i_9_n_4 ),
        .I4(\clk_div_counter_reg[0]_i_8_n_5 ),
        .I5(clk_div_counter_reg[0]),
        .O(\clk_div_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \clk_div_counter[0]_i_4 
       (.I0(\clk_div_counter_reg[0]_i_10_n_7 ),
        .I1(\clk_div_counter_reg[0]_i_10_n_6 ),
        .I2(\clk_div_counter_reg[0]_i_6_n_5 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_4 ),
        .I4(\clk_div_counter_reg[0]_i_10_n_4 ),
        .I5(\clk_div_counter_reg[0]_i_10_n_5 ),
        .O(\clk_div_counter[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \clk_div_counter[0]_i_5 
       (.I0(\clk_div_counter_reg[0]_i_11_n_5 ),
        .I1(\clk_div_counter_reg[0]_i_11_n_4 ),
        .I2(\clk_div_counter_reg[0]_i_11_n_7 ),
        .I3(\clk_div_counter_reg[0]_i_11_n_6 ),
        .I4(\clk_div_counter_reg[0]_i_9_n_6 ),
        .I5(\clk_div_counter_reg[0]_i_9_n_7 ),
        .O(\clk_div_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_div_counter[0]_i_7 
       (.I0(clk_div_counter_reg[0]),
        .O(\clk_div_counter[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[0]_i_2_n_7 ),
        .Q(clk_div_counter_reg[0]),
        .R(clear));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_10 
       (.CI(\clk_div_counter_reg[0]_i_6_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_10_n_0 ,\NLW_clk_div_counter_reg[0]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[0]_i_10_n_4 ,\clk_div_counter_reg[0]_i_10_n_5 ,\clk_div_counter_reg[0]_i_10_n_6 ,\clk_div_counter_reg[0]_i_10_n_7 }),
        .S(clk_div_counter_reg[8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_11 
       (.CI(\clk_div_counter_reg[0]_i_10_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_11_n_0 ,\NLW_clk_div_counter_reg[0]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[0]_i_11_n_4 ,\clk_div_counter_reg[0]_i_11_n_5 ,\clk_div_counter_reg[0]_i_11_n_6 ,\clk_div_counter_reg[0]_i_11_n_7 }),
        .S(clk_div_counter_reg[12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\clk_div_counter_reg[0]_i_2_n_0 ,\NLW_clk_div_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clk_div_counter_reg[0]_i_2_n_4 ,\clk_div_counter_reg[0]_i_2_n_5 ,\clk_div_counter_reg[0]_i_2_n_6 ,\clk_div_counter_reg[0]_i_2_n_7 }),
        .S({clk_div_counter_reg[3:1],\clk_div_counter[0]_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\clk_div_counter_reg[0]_i_6_n_0 ,\NLW_clk_div_counter_reg[0]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(clk_div_counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[0]_i_6_n_4 ,\clk_div_counter_reg[0]_i_6_n_5 ,\clk_div_counter_reg[0]_i_6_n_6 ,\clk_div_counter_reg[0]_i_6_n_7 }),
        .S(clk_div_counter_reg[4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_8 
       (.CI(\clk_div_counter_reg[0]_i_9_n_0 ),
        .CO(\NLW_clk_div_counter_reg[0]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clk_div_counter_reg[0]_i_8_O_UNCONNECTED [3],\clk_div_counter_reg[0]_i_8_n_5 ,\clk_div_counter_reg[0]_i_8_n_6 ,\clk_div_counter_reg[0]_i_8_n_7 }),
        .S({1'b0,clk_div_counter_reg[19:17]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[0]_i_9 
       (.CI(\clk_div_counter_reg[0]_i_11_n_0 ),
        .CO({\clk_div_counter_reg[0]_i_9_n_0 ,\NLW_clk_div_counter_reg[0]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[0]_i_9_n_4 ,\clk_div_counter_reg[0]_i_9_n_5 ,\clk_div_counter_reg[0]_i_9_n_6 ,\clk_div_counter_reg[0]_i_9_n_7 }),
        .S(clk_div_counter_reg[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[8]_i_1_n_5 ),
        .Q(clk_div_counter_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[8]_i_1_n_4 ),
        .Q(clk_div_counter_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[12]_i_1_n_7 ),
        .Q(clk_div_counter_reg[12]),
        .R(clear));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[12]_i_1 
       (.CI(\clk_div_counter_reg[8]_i_1_n_0 ),
        .CO({\clk_div_counter_reg[12]_i_1_n_0 ,\NLW_clk_div_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[12]_i_1_n_4 ,\clk_div_counter_reg[12]_i_1_n_5 ,\clk_div_counter_reg[12]_i_1_n_6 ,\clk_div_counter_reg[12]_i_1_n_7 }),
        .S(clk_div_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[12]_i_1_n_6 ),
        .Q(clk_div_counter_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[12]_i_1_n_5 ),
        .Q(clk_div_counter_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[12]_i_1_n_4 ),
        .Q(clk_div_counter_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[16]_i_1_n_7 ),
        .Q(clk_div_counter_reg[16]),
        .R(clear));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[16]_i_1 
       (.CI(\clk_div_counter_reg[12]_i_1_n_0 ),
        .CO(\NLW_clk_div_counter_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[16]_i_1_n_4 ,\clk_div_counter_reg[16]_i_1_n_5 ,\clk_div_counter_reg[16]_i_1_n_6 ,\clk_div_counter_reg[16]_i_1_n_7 }),
        .S(clk_div_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[16]_i_1_n_6 ),
        .Q(clk_div_counter_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[16]_i_1_n_5 ),
        .Q(clk_div_counter_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[16]_i_1_n_4 ),
        .Q(clk_div_counter_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[0]_i_2_n_6 ),
        .Q(clk_div_counter_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[0]_i_2_n_5 ),
        .Q(clk_div_counter_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[0]_i_2_n_4 ),
        .Q(clk_div_counter_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[4]_i_1_n_7 ),
        .Q(clk_div_counter_reg[4]),
        .R(clear));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[4]_i_1 
       (.CI(\clk_div_counter_reg[0]_i_2_n_0 ),
        .CO({\clk_div_counter_reg[4]_i_1_n_0 ,\NLW_clk_div_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[4]_i_1_n_4 ,\clk_div_counter_reg[4]_i_1_n_5 ,\clk_div_counter_reg[4]_i_1_n_6 ,\clk_div_counter_reg[4]_i_1_n_7 }),
        .S(clk_div_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[4]_i_1_n_6 ),
        .Q(clk_div_counter_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[4]_i_1_n_5 ),
        .Q(clk_div_counter_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[4]_i_1_n_4 ),
        .Q(clk_div_counter_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[8]_i_1_n_7 ),
        .Q(clk_div_counter_reg[8]),
        .R(clear));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \clk_div_counter_reg[8]_i_1 
       (.CI(\clk_div_counter_reg[4]_i_1_n_0 ),
        .CO({\clk_div_counter_reg[8]_i_1_n_0 ,\NLW_clk_div_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_counter_reg[8]_i_1_n_4 ,\clk_div_counter_reg[8]_i_1_n_5 ,\clk_div_counter_reg[8]_i_1_n_6 ,\clk_div_counter_reg[8]_i_1_n_7 }),
        .S(clk_div_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\clk_div_counter_reg[8]_i_1_n_6 ),
        .Q(clk_div_counter_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \r_disp_digit[0]_i_1 
       (.I0(r_disp_digit[0]),
        .O(\r_disp_digit[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_disp_digit[1]_i_1 
       (.I0(r_disp_digit[0]),
        .I1(r_disp_digit[1]),
        .O(\r_disp_digit[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_disp_digit_reg[0] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\r_disp_digit[0]_i_1_n_0 ),
        .Q(r_disp_digit[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_disp_digit_reg[1] 
       (.C(s_clk_500),
        .CE(1'b1),
        .D(\r_disp_digit[1]_i_1_n_0 ),
        .Q(r_disp_digit[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000080)) 
    s_clk_500_i_1
       (.I0(\clk_div_counter[0]_i_3_n_0 ),
        .I1(\clk_div_counter[0]_i_4_n_0 ),
        .I2(\clk_div_counter[0]_i_5_n_0 ),
        .I3(\clk_div_counter_reg[0]_i_6_n_7 ),
        .I4(\clk_div_counter_reg[0]_i_6_n_6 ),
        .I5(s_clk_500),
        .O(s_clk_500_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_clk_500_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_clk_500_i_1_n_0),
        .Q(s_clk_500),
        .R(1'b0));
endmodule

module Mult2to1
   (D,
    U_immed_decode,
    Data10,
    \decode_to_execute_reg[172] ,
    alu_srcA_decode);
  output [19:0]D;
  input [19:0]U_immed_decode;
  input [19:0]Data10;
  input \decode_to_execute_reg[172] ;
  input alu_srcA_decode;

  wire [19:0]D;
  wire [19:0]Data10;
  wire [19:0]U_immed_decode;
  wire alu_srcA_decode;
  wire \decode_to_execute_reg[172] ;

  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[172]_i_1 
       (.I0(U_immed_decode[0]),
        .I1(Data10[0]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[173]_i_1 
       (.I0(U_immed_decode[1]),
        .I1(Data10[1]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[174]_i_1 
       (.I0(U_immed_decode[2]),
        .I1(Data10[2]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[175]_i_1 
       (.I0(U_immed_decode[3]),
        .I1(Data10[3]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[176]_i_1 
       (.I0(U_immed_decode[4]),
        .I1(Data10[4]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[177]_i_1 
       (.I0(U_immed_decode[5]),
        .I1(Data10[5]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[178]_i_1 
       (.I0(U_immed_decode[6]),
        .I1(Data10[6]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[179]_i_1 
       (.I0(U_immed_decode[7]),
        .I1(Data10[7]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[180]_i_1 
       (.I0(U_immed_decode[8]),
        .I1(Data10[8]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[181]_i_1 
       (.I0(U_immed_decode[9]),
        .I1(Data10[9]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[182]_i_1 
       (.I0(U_immed_decode[10]),
        .I1(Data10[10]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[183]_i_1 
       (.I0(U_immed_decode[11]),
        .I1(Data10[11]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[184]_i_1 
       (.I0(U_immed_decode[12]),
        .I1(Data10[12]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[185]_i_1 
       (.I0(U_immed_decode[13]),
        .I1(Data10[13]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[186]_i_1 
       (.I0(U_immed_decode[14]),
        .I1(Data10[14]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[187]_i_1 
       (.I0(U_immed_decode[15]),
        .I1(Data10[15]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[188]_i_1 
       (.I0(U_immed_decode[16]),
        .I1(Data10[16]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[189]_i_1 
       (.I0(U_immed_decode[17]),
        .I1(Data10[17]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[190]_i_1 
       (.I0(U_immed_decode[18]),
        .I1(Data10[18]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \decode_to_execute[191]_i_1 
       (.I0(U_immed_decode[19]),
        .I1(Data10[19]),
        .I2(\decode_to_execute_reg[172] ),
        .I3(alu_srcA_decode),
        .O(D[19]));
endmodule

module Mult4to1
   (D,
    B_decode,
    \decode_to_execute_reg[132] ,
    \decode_to_execute_reg[138] ,
    Data20,
    alu_srcB_decode,
    \decode_to_execute_reg[139] );
  output [31:0]D;
  input [25:0]B_decode;
  input [53:0]\decode_to_execute_reg[132] ;
  input \decode_to_execute_reg[138] ;
  input [5:0]Data20;
  input [1:0]alu_srcB_decode;
  input \decode_to_execute_reg[139] ;

  wire [25:0]B_decode;
  wire [31:0]D;
  wire [5:0]Data20;
  wire [1:0]alu_srcB_decode;
  wire \decode_to_execute[159]_i_2_n_0 ;
  wire \decode_to_execute[159]_i_4_n_0 ;
  wire \decode_to_execute[159]_i_5_n_0 ;
  wire \decode_to_execute[159]_i_6_n_0 ;
  wire \decode_to_execute[159]_i_7_n_0 ;
  wire \decode_to_execute[159]_i_8_n_0 ;
  wire [53:0]\decode_to_execute_reg[132] ;
  wire \decode_to_execute_reg[138] ;
  wire \decode_to_execute_reg[139] ;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \decode_to_execute[128]_i_1 
       (.I0(\decode_to_execute_reg[132] [32]),
        .I1(B_decode[0]),
        .I2(\decode_to_execute_reg[132] [0]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [49]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \decode_to_execute[129]_i_1 
       (.I0(\decode_to_execute_reg[132] [33]),
        .I1(B_decode[1]),
        .I2(\decode_to_execute_reg[132] [1]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [50]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \decode_to_execute[130]_i_1 
       (.I0(\decode_to_execute_reg[132] [34]),
        .I1(B_decode[2]),
        .I2(\decode_to_execute_reg[132] [2]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [51]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \decode_to_execute[131]_i_1 
       (.I0(\decode_to_execute_reg[132] [35]),
        .I1(B_decode[3]),
        .I2(\decode_to_execute_reg[132] [3]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [52]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \decode_to_execute[132]_i_1 
       (.I0(\decode_to_execute_reg[132] [36]),
        .I1(B_decode[4]),
        .I2(\decode_to_execute_reg[132] [4]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [53]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[133]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[0]),
        .I2(\decode_to_execute_reg[132] [5]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [37]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[134]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[1]),
        .I2(\decode_to_execute_reg[132] [6]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [38]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[135]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[2]),
        .I2(\decode_to_execute_reg[132] [7]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [39]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[136]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[3]),
        .I2(\decode_to_execute_reg[132] [8]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [40]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[137]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[4]),
        .I2(\decode_to_execute_reg[132] [9]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [41]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF0FFFF44F0000044)) 
    \decode_to_execute[138]_i_1 
       (.I0(\decode_to_execute_reg[138] ),
        .I1(Data20[5]),
        .I2(\decode_to_execute_reg[132] [10]),
        .I3(alu_srcB_decode[0]),
        .I4(alu_srcB_decode[1]),
        .I5(\decode_to_execute_reg[132] [42]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[139]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[5]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [11]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[140]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[6]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [12]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[141]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[7]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [13]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[142]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[8]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [14]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[143]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[9]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [15]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[144]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[10]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [16]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[145]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[11]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [17]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[146]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[12]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [18]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[147]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[13]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [19]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[148]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[14]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [20]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[149]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[15]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [21]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[150]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[16]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [22]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[151]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[17]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [23]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[152]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[18]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [24]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[153]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[19]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [25]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[154]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[20]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [26]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[155]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[21]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [27]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[156]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[22]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [28]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[157]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[23]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [29]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[158]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[24]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [30]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAFFEA)) 
    \decode_to_execute[159]_i_1 
       (.I0(\decode_to_execute[159]_i_2_n_0 ),
        .I1(B_decode[25]),
        .I2(\decode_to_execute[159]_i_4_n_0 ),
        .I3(\decode_to_execute_reg[132] [31]),
        .I4(\decode_to_execute[159]_i_5_n_0 ),
        .I5(\decode_to_execute[159]_i_6_n_0 ),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \decode_to_execute[159]_i_2 
       (.I0(\decode_to_execute_reg[132] [43]),
        .I1(\decode_to_execute[159]_i_7_n_0 ),
        .O(\decode_to_execute[159]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFE2)) 
    \decode_to_execute[159]_i_4 
       (.I0(\decode_to_execute_reg[132] [44]),
        .I1(\decode_to_execute_reg[132] [46]),
        .I2(\decode_to_execute_reg[132] [47]),
        .I3(\decode_to_execute_reg[139] ),
        .I4(\decode_to_execute_reg[132] [45]),
        .I5(\decode_to_execute_reg[132] [48]),
        .O(\decode_to_execute[159]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \decode_to_execute[159]_i_5 
       (.I0(\decode_to_execute_reg[132] [48]),
        .I1(\decode_to_execute_reg[132] [45]),
        .I2(\decode_to_execute_reg[139] ),
        .I3(\decode_to_execute_reg[132] [47]),
        .I4(\decode_to_execute_reg[132] [46]),
        .I5(\decode_to_execute_reg[132] [44]),
        .O(\decode_to_execute[159]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \decode_to_execute[159]_i_6 
       (.I0(\decode_to_execute_reg[132] [43]),
        .I1(\decode_to_execute[159]_i_8_n_0 ),
        .O(\decode_to_execute[159]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000005)) 
    \decode_to_execute[159]_i_7 
       (.I0(\decode_to_execute_reg[132] [44]),
        .I1(\decode_to_execute_reg[132] [46]),
        .I2(\decode_to_execute_reg[132] [47]),
        .I3(\decode_to_execute_reg[139] ),
        .I4(\decode_to_execute_reg[132] [45]),
        .I5(\decode_to_execute_reg[132] [48]),
        .O(\decode_to_execute[159]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \decode_to_execute[159]_i_8 
       (.I0(\decode_to_execute_reg[139] ),
        .I1(\decode_to_execute_reg[132] [48]),
        .I2(\decode_to_execute_reg[132] [47]),
        .I3(\decode_to_execute_reg[132] [46]),
        .I4(\decode_to_execute_reg[132] [44]),
        .I5(\decode_to_execute_reg[132] [45]),
        .O(\decode_to_execute[159]_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "Mult4to1" *) 
module Mult4to1_0
   (D,
    Q,
    next_pc_fetch,
    \PC_COUNT_reg[0] );
  output [31:0]D;
  input [97:0]Q;
  input [30:0]next_pc_fetch;
  input [0:0]\PC_COUNT_reg[0] ;

  wire [31:0]D;
  wire [0:0]\PC_COUNT_reg[0] ;
  wire [97:0]Q;
  wire [30:0]next_pc_fetch;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[0]_i_1 
       (.I0(Q[66]),
        .I1(\PC_COUNT_reg[0] ),
        .I2(Q[32]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[10]_i_1 
       (.I0(Q[76]),
        .I1(next_pc_fetch[9]),
        .I2(Q[42]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[11]_i_1 
       (.I0(Q[77]),
        .I1(next_pc_fetch[10]),
        .I2(Q[43]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[12]_i_1 
       (.I0(Q[78]),
        .I1(next_pc_fetch[11]),
        .I2(Q[44]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[13]_i_1 
       (.I0(Q[79]),
        .I1(next_pc_fetch[12]),
        .I2(Q[45]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[14]_i_1 
       (.I0(Q[80]),
        .I1(next_pc_fetch[13]),
        .I2(Q[46]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[15]_i_1 
       (.I0(Q[81]),
        .I1(next_pc_fetch[14]),
        .I2(Q[47]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[16]_i_1 
       (.I0(Q[82]),
        .I1(next_pc_fetch[15]),
        .I2(Q[48]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[17]_i_1 
       (.I0(Q[83]),
        .I1(next_pc_fetch[16]),
        .I2(Q[49]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[18]_i_1 
       (.I0(Q[84]),
        .I1(next_pc_fetch[17]),
        .I2(Q[50]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[19]_i_1 
       (.I0(Q[85]),
        .I1(next_pc_fetch[18]),
        .I2(Q[51]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[1]_i_1 
       (.I0(Q[67]),
        .I1(next_pc_fetch[0]),
        .I2(Q[33]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[20]_i_1 
       (.I0(Q[86]),
        .I1(next_pc_fetch[19]),
        .I2(Q[52]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[21]_i_1 
       (.I0(Q[87]),
        .I1(next_pc_fetch[20]),
        .I2(Q[53]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[22]_i_1 
       (.I0(Q[88]),
        .I1(next_pc_fetch[21]),
        .I2(Q[54]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[23]_i_1 
       (.I0(Q[89]),
        .I1(next_pc_fetch[22]),
        .I2(Q[55]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[24]_i_1 
       (.I0(Q[90]),
        .I1(next_pc_fetch[23]),
        .I2(Q[56]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[25]_i_1 
       (.I0(Q[91]),
        .I1(next_pc_fetch[24]),
        .I2(Q[57]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[26]_i_1 
       (.I0(Q[92]),
        .I1(next_pc_fetch[25]),
        .I2(Q[58]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[27]_i_1 
       (.I0(Q[93]),
        .I1(next_pc_fetch[26]),
        .I2(Q[59]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[28]_i_1 
       (.I0(Q[94]),
        .I1(next_pc_fetch[27]),
        .I2(Q[60]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[29]_i_1 
       (.I0(Q[95]),
        .I1(next_pc_fetch[28]),
        .I2(Q[61]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[2]_i_1 
       (.I0(Q[68]),
        .I1(next_pc_fetch[1]),
        .I2(Q[34]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[30]_i_1 
       (.I0(Q[96]),
        .I1(next_pc_fetch[29]),
        .I2(Q[62]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[31]_i_3 
       (.I0(Q[97]),
        .I1(next_pc_fetch[30]),
        .I2(Q[63]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[3]_i_1 
       (.I0(Q[69]),
        .I1(next_pc_fetch[2]),
        .I2(Q[35]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[4]_i_1 
       (.I0(Q[70]),
        .I1(next_pc_fetch[3]),
        .I2(Q[36]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[5]_i_1 
       (.I0(Q[71]),
        .I1(next_pc_fetch[4]),
        .I2(Q[37]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[6]_i_1 
       (.I0(Q[72]),
        .I1(next_pc_fetch[5]),
        .I2(Q[38]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[7]_i_1 
       (.I0(Q[73]),
        .I1(next_pc_fetch[6]),
        .I2(Q[39]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[8]_i_1 
       (.I0(Q[74]),
        .I1(next_pc_fetch[7]),
        .I2(Q[40]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \PC_COUNT[9]_i_1 
       (.I0(Q[75]),
        .I1(next_pc_fetch[8]),
        .I2(Q[41]),
        .I3(Q[64]),
        .I4(Q[65]),
        .I5(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Mult4to1" *) 
module Mult4to1_1
   (WriteData,
    In10,
    Q,
    rf_wr_sel_writeback);
  output [31:0]WriteData;
  input [30:0]In10;
  input [64:0]Q;
  input [1:0]rf_wr_sel_writeback;

  wire [30:0]In10;
  wire [64:0]Q;
  wire [31:0]WriteData;
  wire [1:0]rf_wr_sel_writeback;

  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_2
       (.I0(In10[0]),
        .I1(Q[2]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[34]),
        .O(WriteData[1]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[33]),
        .O(WriteData[0]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_4
       (.I0(In10[2]),
        .I1(Q[4]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[36]),
        .O(WriteData[3]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_5
       (.I0(In10[1]),
        .I1(Q[3]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[35]),
        .O(WriteData[2]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_6
       (.I0(In10[4]),
        .I1(Q[6]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[38]),
        .O(WriteData[5]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_0_5_i_7
       (.I0(In10[3]),
        .I1(Q[5]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[37]),
        .O(WriteData[4]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_1
       (.I0(In10[12]),
        .I1(Q[14]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[46]),
        .O(WriteData[13]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_2
       (.I0(In10[11]),
        .I1(Q[13]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[45]),
        .O(WriteData[12]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_3
       (.I0(In10[14]),
        .I1(Q[16]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[48]),
        .O(WriteData[15]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_4
       (.I0(In10[13]),
        .I1(Q[15]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[47]),
        .O(WriteData[14]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_5
       (.I0(In10[16]),
        .I1(Q[18]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[50]),
        .O(WriteData[17]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_12_17_i_6
       (.I0(In10[15]),
        .I1(Q[17]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[49]),
        .O(WriteData[16]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_1
       (.I0(In10[18]),
        .I1(Q[20]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[52]),
        .O(WriteData[19]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_2
       (.I0(In10[17]),
        .I1(Q[19]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[51]),
        .O(WriteData[18]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_3
       (.I0(In10[20]),
        .I1(Q[22]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[54]),
        .O(WriteData[21]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_4
       (.I0(In10[19]),
        .I1(Q[21]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[53]),
        .O(WriteData[20]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_5
       (.I0(In10[22]),
        .I1(Q[24]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[56]),
        .O(WriteData[23]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_18_23_i_6
       (.I0(In10[21]),
        .I1(Q[23]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[55]),
        .O(WriteData[22]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_1
       (.I0(In10[24]),
        .I1(Q[26]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[58]),
        .O(WriteData[25]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_2
       (.I0(In10[23]),
        .I1(Q[25]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[57]),
        .O(WriteData[24]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_3
       (.I0(In10[26]),
        .I1(Q[28]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[60]),
        .O(WriteData[27]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_4
       (.I0(In10[25]),
        .I1(Q[27]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[59]),
        .O(WriteData[26]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_5
       (.I0(In10[28]),
        .I1(Q[30]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[62]),
        .O(WriteData[29]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_24_29_i_6
       (.I0(In10[27]),
        .I1(Q[29]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[61]),
        .O(WriteData[28]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_30_31_i_1
       (.I0(In10[30]),
        .I1(Q[32]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[64]),
        .O(WriteData[31]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_30_31_i_2
       (.I0(In10[29]),
        .I1(Q[31]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[63]),
        .O(WriteData[30]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_1
       (.I0(In10[6]),
        .I1(Q[8]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[40]),
        .O(WriteData[7]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_2
       (.I0(In10[5]),
        .I1(Q[7]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[39]),
        .O(WriteData[6]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_3
       (.I0(In10[8]),
        .I1(Q[10]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[42]),
        .O(WriteData[9]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_4
       (.I0(In10[7]),
        .I1(Q[9]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[41]),
        .O(WriteData[8]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_5
       (.I0(In10[10]),
        .I1(Q[12]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[44]),
        .O(WriteData[11]));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    RF_reg_r1_0_31_6_11_i_6
       (.I0(In10[9]),
        .I1(Q[11]),
        .I2(rf_wr_sel_writeback[0]),
        .I3(rf_wr_sel_writeback[1]),
        .I4(Q[43]),
        .O(WriteData[10]));
endmodule

module OTTER_MCU
   (IOBUS_out,
    E,
    \execute_to_memory_reg[224]_0 ,
    Q,
    memory_reg_mux_sel_reg_3,
    memory_reg_mux_sel_reg_3_0,
    memory_reg_mux_sel_reg_3_1,
    memory_reg_mux_sel_reg_3_2,
    memory_reg_mux_sel_reg_3_3,
    memory_reg_mux_sel_reg_3_4,
    memory_reg_mux_sel_reg_3_5,
    memory_reg_mux_sel_reg_3_6,
    memory_reg_mux_sel_reg_3_7,
    memory_reg_mux_sel_reg_3_8,
    memory_reg_mux_sel_reg_3_9,
    memory_reg_mux_sel_reg_3_10,
    memory_reg_mux_sel_reg_3_11,
    memory_reg_mux_sel_reg_3_12,
    memory_reg_mux_sel_reg_3_13,
    memory_reg_mux_sel_reg_3_14,
    memory_reg_mux_sel_reg_3_15,
    memory_reg_mux_sel_reg_3_16,
    memory_reg_mux_sel_reg_3_17,
    memory_reg_mux_sel_reg_3_18,
    memory_reg_mux_sel_reg_3_19,
    memory_reg_mux_sel_reg_3_20,
    memory_reg_mux_sel_reg_3_21,
    memory_reg_mux_sel_reg_3_22,
    memory_reg_mux_sel_reg_3_23,
    memory_reg_mux_sel_reg_3_24,
    memory_reg_mux_sel_reg_3_25,
    memory_reg_mux_sel_reg_3_26,
    memory_reg_mux_sel_reg_3_27,
    memory_reg_mux_sel_reg_3_28,
    memory_reg_mux_sel_reg_3_29,
    memory_reg_mux_sel_reg_3_30,
    stx,
    s_prog_mcu_reset,
    sclk_BUFG,
    data2,
    S,
    \ioIn_buffer_reg[23] ,
    \ioIn_buffer_reg[27] ,
    \ioIn_buffer_reg[31] ,
    SWITCHES_IBUF,
    \ioIn_buffer_reg[0] ,
    \ioIn_buffer_reg[3] ,
    \ioIn_buffer_reg[7] ,
    \ioIn_buffer_reg[11] ,
    \ioIn_buffer_reg[15] ,
    SR,
    \memory_to_writeback[64]_i_3 ,
    \memory_to_writeback[64]_i_3_0 ,
    \memory_to_writeback[65]_i_3 ,
    \memory_to_writeback[66]_i_3 ,
    \memory_to_writeback[67]_i_3 ,
    \memory_to_writeback[68]_i_3 ,
    \memory_to_writeback[69]_i_3 ,
    \memory_to_writeback[70]_i_3 ,
    \memory_to_writeback[71]_i_4 ,
    \memory_to_writeback[64]_i_2 ,
    \memory_to_writeback[65]_i_2 ,
    \memory_to_writeback[66]_i_2 ,
    \memory_to_writeback[67]_i_2 ,
    \memory_to_writeback[68]_i_2 ,
    \memory_to_writeback[69]_i_2 ,
    \memory_to_writeback[70]_i_2 ,
    \memory_to_writeback[79]_i_3 ,
    \memory_to_writeback[80]_i_3 ,
    \memory_to_writeback[81]_i_3 ,
    \memory_to_writeback[82]_i_3 ,
    \memory_to_writeback[83]_i_3 ,
    \memory_to_writeback[84]_i_3 ,
    \memory_to_writeback[85]_i_3 ,
    \memory_to_writeback[86]_i_3 ,
    \memory_to_writeback[71]_i_4_0 ,
    \memory_to_writeback[64]_i_3_1 ,
    \memory_to_writeback[65]_i_3_0 ,
    \memory_to_writeback[66]_i_3_0 ,
    \memory_to_writeback[67]_i_3_0 ,
    \memory_to_writeback[68]_i_3_0 ,
    \memory_to_writeback[69]_i_3_0 ,
    \memory_to_writeback[70]_i_3_0 ,
    \memory_to_writeback[78]_i_9 ,
    s_reset,
    srx);
  output [15:0]IOBUS_out;
  output [0:0]E;
  output [0:0]\execute_to_memory_reg[224]_0 ;
  output [0:0]Q;
  output memory_reg_mux_sel_reg_3;
  output memory_reg_mux_sel_reg_3_0;
  output memory_reg_mux_sel_reg_3_1;
  output memory_reg_mux_sel_reg_3_2;
  output memory_reg_mux_sel_reg_3_3;
  output memory_reg_mux_sel_reg_3_4;
  output memory_reg_mux_sel_reg_3_5;
  output memory_reg_mux_sel_reg_3_6;
  output memory_reg_mux_sel_reg_3_7;
  output memory_reg_mux_sel_reg_3_8;
  output memory_reg_mux_sel_reg_3_9;
  output memory_reg_mux_sel_reg_3_10;
  output memory_reg_mux_sel_reg_3_11;
  output memory_reg_mux_sel_reg_3_12;
  output memory_reg_mux_sel_reg_3_13;
  output memory_reg_mux_sel_reg_3_14;
  output memory_reg_mux_sel_reg_3_15;
  output memory_reg_mux_sel_reg_3_16;
  output memory_reg_mux_sel_reg_3_17;
  output memory_reg_mux_sel_reg_3_18;
  output memory_reg_mux_sel_reg_3_19;
  output memory_reg_mux_sel_reg_3_20;
  output memory_reg_mux_sel_reg_3_21;
  output memory_reg_mux_sel_reg_3_22;
  output memory_reg_mux_sel_reg_3_23;
  output memory_reg_mux_sel_reg_3_24;
  output memory_reg_mux_sel_reg_3_25;
  output memory_reg_mux_sel_reg_3_26;
  output memory_reg_mux_sel_reg_3_27;
  output memory_reg_mux_sel_reg_3_28;
  output memory_reg_mux_sel_reg_3_29;
  output memory_reg_mux_sel_reg_3_30;
  output stx;
  output s_prog_mcu_reset;
  input sclk_BUFG;
  input [31:0]data2;
  input [3:0]S;
  input [3:0]\ioIn_buffer_reg[23] ;
  input [3:0]\ioIn_buffer_reg[27] ;
  input [3:0]\ioIn_buffer_reg[31] ;
  input [15:0]SWITCHES_IBUF;
  input \ioIn_buffer_reg[0] ;
  input [2:0]\ioIn_buffer_reg[3] ;
  input [3:0]\ioIn_buffer_reg[7] ;
  input [3:0]\ioIn_buffer_reg[11] ;
  input [3:0]\ioIn_buffer_reg[15] ;
  input [0:0]SR;
  input \memory_to_writeback[64]_i_3 ;
  input \memory_to_writeback[64]_i_3_0 ;
  input \memory_to_writeback[65]_i_3 ;
  input \memory_to_writeback[66]_i_3 ;
  input \memory_to_writeback[67]_i_3 ;
  input \memory_to_writeback[68]_i_3 ;
  input \memory_to_writeback[69]_i_3 ;
  input \memory_to_writeback[70]_i_3 ;
  input \memory_to_writeback[71]_i_4 ;
  input \memory_to_writeback[64]_i_2 ;
  input \memory_to_writeback[65]_i_2 ;
  input \memory_to_writeback[66]_i_2 ;
  input \memory_to_writeback[67]_i_2 ;
  input \memory_to_writeback[68]_i_2 ;
  input \memory_to_writeback[69]_i_2 ;
  input \memory_to_writeback[70]_i_2 ;
  input \memory_to_writeback[79]_i_3 ;
  input \memory_to_writeback[80]_i_3 ;
  input \memory_to_writeback[81]_i_3 ;
  input \memory_to_writeback[82]_i_3 ;
  input \memory_to_writeback[83]_i_3 ;
  input \memory_to_writeback[84]_i_3 ;
  input \memory_to_writeback[85]_i_3 ;
  input \memory_to_writeback[86]_i_3 ;
  input \memory_to_writeback[71]_i_4_0 ;
  input \memory_to_writeback[64]_i_3_1 ;
  input \memory_to_writeback[65]_i_3_0 ;
  input \memory_to_writeback[66]_i_3_0 ;
  input \memory_to_writeback[67]_i_3_0 ;
  input \memory_to_writeback[68]_i_3_0 ;
  input \memory_to_writeback[69]_i_3_0 ;
  input \memory_to_writeback[70]_i_3_0 ;
  input \memory_to_writeback[78]_i_9 ;
  input s_reset;
  input srx;

  wire [31:0]\ALU/data0 ;
  wire \ALU/data8 ;
  wire \ALU/data9 ;
  wire [31:0]A_execute;
  wire [31:0]B_decode;
  wire [31:0]Data10;
  wire [31:0]Data20;
  wire [0:0]E;
  wire [15:0]IOBUS_addr;
  wire [15:0]IOBUS_out;
  wire [31:2]IR_pre_fetch;
  wire [31:0]I_immed_execute;
  wire \PC_COUNT[4]_i_3_n_0 ;
  wire \PC_COUNT_reg[12]_i_2_n_0 ;
  wire \PC_COUNT_reg[16]_i_2_n_0 ;
  wire \PC_COUNT_reg[20]_i_2_n_0 ;
  wire \PC_COUNT_reg[24]_i_2_n_0 ;
  wire \PC_COUNT_reg[28]_i_2_n_0 ;
  wire \PC_COUNT_reg[4]_i_2_n_0 ;
  wire \PC_COUNT_reg[8]_i_2_n_0 ;
  wire PC_n_0;
  wire PC_n_33;
  wire PC_n_34;
  wire PC_n_35;
  wire PC_n_36;
  wire PC_n_37;
  wire PC_n_38;
  wire PC_n_39;
  wire PC_n_40;
  wire PC_n_41;
  wire PC_n_42;
  wire PC_n_43;
  wire PC_n_44;
  wire PC_n_45;
  wire PC_n_46;
  wire PC_n_47;
  wire PC_n_48;
  wire PC_n_49;
  wire PC_n_50;
  wire PC_n_51;
  wire PC_n_52;
  wire PC_n_53;
  wire [0:0]Q;
  wire RF_n_1;
  wire RF_n_10;
  wire RF_n_11;
  wire RF_n_12;
  wire RF_n_13;
  wire RF_n_2;
  wire RF_n_3;
  wire RF_n_4;
  wire RF_n_5;
  wire RF_n_6;
  wire RF_n_7;
  wire RF_n_78;
  wire RF_n_8;
  wire RF_n_9;
  wire RF_reg_r1_0_31_0_5_i_10_n_0;
  wire RF_reg_r1_0_31_0_5_i_8_n_0;
  wire RF_reg_r1_0_31_0_5_i_8_n_4;
  wire RF_reg_r1_0_31_0_5_i_8_n_5;
  wire RF_reg_r1_0_31_0_5_i_8_n_6;
  wire RF_reg_r1_0_31_0_5_i_8_n_7;
  wire RF_reg_r1_0_31_0_5_i_9_n_0;
  wire RF_reg_r1_0_31_0_5_i_9_n_4;
  wire RF_reg_r1_0_31_0_5_i_9_n_5;
  wire RF_reg_r1_0_31_0_5_i_9_n_6;
  wire RF_reg_r1_0_31_0_5_i_9_n_7;
  wire RF_reg_r1_0_31_12_17_i_7_n_0;
  wire RF_reg_r1_0_31_12_17_i_7_n_4;
  wire RF_reg_r1_0_31_12_17_i_7_n_5;
  wire RF_reg_r1_0_31_12_17_i_7_n_6;
  wire RF_reg_r1_0_31_12_17_i_7_n_7;
  wire RF_reg_r1_0_31_12_17_i_8_n_0;
  wire RF_reg_r1_0_31_12_17_i_8_n_4;
  wire RF_reg_r1_0_31_12_17_i_8_n_5;
  wire RF_reg_r1_0_31_12_17_i_8_n_6;
  wire RF_reg_r1_0_31_12_17_i_8_n_7;
  wire RF_reg_r1_0_31_18_23_i_7_n_0;
  wire RF_reg_r1_0_31_18_23_i_7_n_4;
  wire RF_reg_r1_0_31_18_23_i_7_n_5;
  wire RF_reg_r1_0_31_18_23_i_7_n_6;
  wire RF_reg_r1_0_31_18_23_i_7_n_7;
  wire RF_reg_r1_0_31_24_29_i_7_n_0;
  wire RF_reg_r1_0_31_24_29_i_7_n_4;
  wire RF_reg_r1_0_31_24_29_i_7_n_5;
  wire RF_reg_r1_0_31_24_29_i_7_n_6;
  wire RF_reg_r1_0_31_24_29_i_7_n_7;
  wire RF_reg_r1_0_31_24_29_i_8_n_5;
  wire RF_reg_r1_0_31_24_29_i_8_n_6;
  wire RF_reg_r1_0_31_24_29_i_8_n_7;
  wire RF_reg_r1_0_31_6_11_i_7_n_0;
  wire RF_reg_r1_0_31_6_11_i_7_n_4;
  wire RF_reg_r1_0_31_6_11_i_7_n_5;
  wire RF_reg_r1_0_31_6_11_i_7_n_6;
  wire RF_reg_r1_0_31_6_11_i_7_n_7;
  wire [3:0]S;
  wire [0:0]SR;
  wire [15:0]SWITCHES_IBUF;
  wire [31:12]U_immed_decode;
  wire [31:12]aluAin_decode;
  wire [31:0]aluAin_execute;
  wire [31:0]aluBin_decode;
  wire [31:0]aluBin_execute;
  wire [0:0]aluResult_execute;
  wire [31:0]aluResult_memory;
  wire [31:0]aluResult_writeback;
  wire [1:0]alu_fun_decode;
  wire [1:0]alu_fun_execute;
  wire alu_srcA_decode;
  wire [1:0]alu_srcB_decode;
  wire [31:0]branch_pc_execute;
  wire [31:1]branch_pc_memory;
  wire [31:0]data2;
  wire \decode_to_execute[230]_i_3_n_0 ;
  wire \decode_to_execute[231]_i_2_n_0 ;
  wire \decode_to_execute_reg_n_0_[100] ;
  wire \decode_to_execute_reg_n_0_[101] ;
  wire \decode_to_execute_reg_n_0_[102] ;
  wire \decode_to_execute_reg_n_0_[103] ;
  wire \decode_to_execute_reg_n_0_[104] ;
  wire \decode_to_execute_reg_n_0_[105] ;
  wire \decode_to_execute_reg_n_0_[106] ;
  wire \decode_to_execute_reg_n_0_[107] ;
  wire \decode_to_execute_reg_n_0_[108] ;
  wire \decode_to_execute_reg_n_0_[109] ;
  wire \decode_to_execute_reg_n_0_[10] ;
  wire \decode_to_execute_reg_n_0_[110] ;
  wire \decode_to_execute_reg_n_0_[111] ;
  wire \decode_to_execute_reg_n_0_[112] ;
  wire \decode_to_execute_reg_n_0_[113] ;
  wire \decode_to_execute_reg_n_0_[114] ;
  wire \decode_to_execute_reg_n_0_[115] ;
  wire \decode_to_execute_reg_n_0_[116] ;
  wire \decode_to_execute_reg_n_0_[117] ;
  wire \decode_to_execute_reg_n_0_[118] ;
  wire \decode_to_execute_reg_n_0_[119] ;
  wire \decode_to_execute_reg_n_0_[11] ;
  wire \decode_to_execute_reg_n_0_[120] ;
  wire \decode_to_execute_reg_n_0_[121] ;
  wire \decode_to_execute_reg_n_0_[122] ;
  wire \decode_to_execute_reg_n_0_[123] ;
  wire \decode_to_execute_reg_n_0_[124] ;
  wire \decode_to_execute_reg_n_0_[125] ;
  wire \decode_to_execute_reg_n_0_[126] ;
  wire \decode_to_execute_reg_n_0_[127] ;
  wire \decode_to_execute_reg_n_0_[12] ;
  wire \decode_to_execute_reg_n_0_[13] ;
  wire \decode_to_execute_reg_n_0_[14] ;
  wire \decode_to_execute_reg_n_0_[15] ;
  wire \decode_to_execute_reg_n_0_[16] ;
  wire \decode_to_execute_reg_n_0_[17] ;
  wire \decode_to_execute_reg_n_0_[18] ;
  wire \decode_to_execute_reg_n_0_[192] ;
  wire \decode_to_execute_reg_n_0_[193] ;
  wire \decode_to_execute_reg_n_0_[194] ;
  wire \decode_to_execute_reg_n_0_[195] ;
  wire \decode_to_execute_reg_n_0_[196] ;
  wire \decode_to_execute_reg_n_0_[197] ;
  wire \decode_to_execute_reg_n_0_[198] ;
  wire \decode_to_execute_reg_n_0_[19] ;
  wire \decode_to_execute_reg_n_0_[1] ;
  wire \decode_to_execute_reg_n_0_[204] ;
  wire \decode_to_execute_reg_n_0_[205] ;
  wire \decode_to_execute_reg_n_0_[206] ;
  wire \decode_to_execute_reg_n_0_[207] ;
  wire \decode_to_execute_reg_n_0_[208] ;
  wire \decode_to_execute_reg_n_0_[209] ;
  wire \decode_to_execute_reg_n_0_[20] ;
  wire \decode_to_execute_reg_n_0_[210] ;
  wire \decode_to_execute_reg_n_0_[211] ;
  wire \decode_to_execute_reg_n_0_[21] ;
  wire \decode_to_execute_reg_n_0_[225] ;
  wire \decode_to_execute_reg_n_0_[226] ;
  wire \decode_to_execute_reg_n_0_[229] ;
  wire \decode_to_execute_reg_n_0_[22] ;
  wire \decode_to_execute_reg_n_0_[230] ;
  wire \decode_to_execute_reg_n_0_[23] ;
  wire \decode_to_execute_reg_n_0_[24] ;
  wire \decode_to_execute_reg_n_0_[25] ;
  wire \decode_to_execute_reg_n_0_[26] ;
  wire \decode_to_execute_reg_n_0_[27] ;
  wire \decode_to_execute_reg_n_0_[28] ;
  wire \decode_to_execute_reg_n_0_[29] ;
  wire \decode_to_execute_reg_n_0_[2] ;
  wire \decode_to_execute_reg_n_0_[30] ;
  wire \decode_to_execute_reg_n_0_[31] ;
  wire \decode_to_execute_reg_n_0_[3] ;
  wire \decode_to_execute_reg_n_0_[4] ;
  wire \decode_to_execute_reg_n_0_[5] ;
  wire \decode_to_execute_reg_n_0_[6] ;
  wire \decode_to_execute_reg_n_0_[7] ;
  wire \decode_to_execute_reg_n_0_[8] ;
  wire \decode_to_execute_reg_n_0_[96] ;
  wire \decode_to_execute_reg_n_0_[97] ;
  wire \decode_to_execute_reg_n_0_[98] ;
  wire \decode_to_execute_reg_n_0_[99] ;
  wire \decode_to_execute_reg_n_0_[9] ;
  wire dependency_reason1;
  wire dependency_reason_reg_n_0;
  wire [31:0]dout2_memory;
  wire [31:0]dout2_writeback;
  wire \execute_to_memory[128]_i_10_n_0 ;
  wire \execute_to_memory[128]_i_11_n_0 ;
  wire \execute_to_memory[128]_i_12_n_0 ;
  wire \execute_to_memory[128]_i_13_n_0 ;
  wire \execute_to_memory[128]_i_14_n_0 ;
  wire \execute_to_memory[128]_i_16_n_0 ;
  wire \execute_to_memory[128]_i_17_n_0 ;
  wire \execute_to_memory[128]_i_18_n_0 ;
  wire \execute_to_memory[128]_i_19_n_0 ;
  wire \execute_to_memory[128]_i_20_n_0 ;
  wire \execute_to_memory[128]_i_21_n_0 ;
  wire \execute_to_memory[128]_i_22_n_0 ;
  wire \execute_to_memory[128]_i_23_n_0 ;
  wire \execute_to_memory[128]_i_24_n_0 ;
  wire \execute_to_memory[128]_i_25_n_0 ;
  wire \execute_to_memory[128]_i_26_n_0 ;
  wire \execute_to_memory[128]_i_27_n_0 ;
  wire \execute_to_memory[128]_i_29_n_0 ;
  wire \execute_to_memory[128]_i_30_n_0 ;
  wire \execute_to_memory[128]_i_31_n_0 ;
  wire \execute_to_memory[128]_i_32_n_0 ;
  wire \execute_to_memory[128]_i_33_n_0 ;
  wire \execute_to_memory[128]_i_34_n_0 ;
  wire \execute_to_memory[128]_i_35_n_0 ;
  wire \execute_to_memory[128]_i_36_n_0 ;
  wire \execute_to_memory[128]_i_38_n_0 ;
  wire \execute_to_memory[128]_i_39_n_0 ;
  wire \execute_to_memory[128]_i_40_n_0 ;
  wire \execute_to_memory[128]_i_41_n_0 ;
  wire \execute_to_memory[128]_i_42_n_0 ;
  wire \execute_to_memory[128]_i_43_n_0 ;
  wire \execute_to_memory[128]_i_44_n_0 ;
  wire \execute_to_memory[128]_i_45_n_0 ;
  wire \execute_to_memory[128]_i_47_n_0 ;
  wire \execute_to_memory[128]_i_48_n_0 ;
  wire \execute_to_memory[128]_i_49_n_0 ;
  wire \execute_to_memory[128]_i_4_n_0 ;
  wire \execute_to_memory[128]_i_50_n_0 ;
  wire \execute_to_memory[128]_i_51_n_0 ;
  wire \execute_to_memory[128]_i_52_n_0 ;
  wire \execute_to_memory[128]_i_53_n_0 ;
  wire \execute_to_memory[128]_i_54_n_0 ;
  wire \execute_to_memory[128]_i_56_n_0 ;
  wire \execute_to_memory[128]_i_57_n_0 ;
  wire \execute_to_memory[128]_i_58_n_0 ;
  wire \execute_to_memory[128]_i_59_n_0 ;
  wire \execute_to_memory[128]_i_60_n_0 ;
  wire \execute_to_memory[128]_i_61_n_0 ;
  wire \execute_to_memory[128]_i_62_n_0 ;
  wire \execute_to_memory[128]_i_63_n_0 ;
  wire \execute_to_memory[128]_i_64_n_0 ;
  wire \execute_to_memory[128]_i_65_n_0 ;
  wire \execute_to_memory[128]_i_66_n_0 ;
  wire \execute_to_memory[128]_i_67_n_0 ;
  wire \execute_to_memory[128]_i_68_n_0 ;
  wire \execute_to_memory[128]_i_69_n_0 ;
  wire \execute_to_memory[128]_i_70_n_0 ;
  wire \execute_to_memory[128]_i_71_n_0 ;
  wire \execute_to_memory[128]_i_72_n_0 ;
  wire \execute_to_memory[128]_i_73_n_0 ;
  wire \execute_to_memory[128]_i_74_n_0 ;
  wire \execute_to_memory[128]_i_75_n_0 ;
  wire \execute_to_memory[128]_i_76_n_0 ;
  wire \execute_to_memory[128]_i_77_n_0 ;
  wire \execute_to_memory[128]_i_78_n_0 ;
  wire \execute_to_memory[128]_i_79_n_0 ;
  wire \execute_to_memory[128]_i_7_n_0 ;
  wire \execute_to_memory[128]_i_8_n_0 ;
  wire \execute_to_memory[128]_i_9_n_0 ;
  wire \execute_to_memory[129]_i_1_n_0 ;
  wire \execute_to_memory[129]_i_2_n_0 ;
  wire \execute_to_memory[130]_i_1_n_0 ;
  wire \execute_to_memory[130]_i_2_n_0 ;
  wire \execute_to_memory[131]_i_1_n_0 ;
  wire \execute_to_memory[131]_i_2_n_0 ;
  wire \execute_to_memory[132]_i_1_n_0 ;
  wire \execute_to_memory[132]_i_2_n_0 ;
  wire \execute_to_memory[133]_i_1_n_0 ;
  wire \execute_to_memory[133]_i_2_n_0 ;
  wire \execute_to_memory[134]_i_1_n_0 ;
  wire \execute_to_memory[134]_i_2_n_0 ;
  wire \execute_to_memory[135]_i_1_n_0 ;
  wire \execute_to_memory[135]_i_2_n_0 ;
  wire \execute_to_memory[135]_i_4_n_0 ;
  wire \execute_to_memory[135]_i_5_n_0 ;
  wire \execute_to_memory[135]_i_6_n_0 ;
  wire \execute_to_memory[135]_i_7_n_0 ;
  wire \execute_to_memory[135]_i_8_n_0 ;
  wire \execute_to_memory[136]_i_1_n_0 ;
  wire \execute_to_memory[136]_i_2_n_0 ;
  wire \execute_to_memory[136]_i_3_n_0 ;
  wire \execute_to_memory[137]_i_1_n_0 ;
  wire \execute_to_memory[137]_i_2_n_0 ;
  wire \execute_to_memory[137]_i_3_n_0 ;
  wire \execute_to_memory[138]_i_1_n_0 ;
  wire \execute_to_memory[138]_i_2_n_0 ;
  wire \execute_to_memory[138]_i_3_n_0 ;
  wire \execute_to_memory[139]_i_1_n_0 ;
  wire \execute_to_memory[139]_i_2_n_0 ;
  wire \execute_to_memory[139]_i_4_n_0 ;
  wire \execute_to_memory[139]_i_5_n_0 ;
  wire \execute_to_memory[139]_i_6_n_0 ;
  wire \execute_to_memory[139]_i_7_n_0 ;
  wire \execute_to_memory[139]_i_8_n_0 ;
  wire \execute_to_memory[140]_i_1_n_0 ;
  wire \execute_to_memory[140]_i_2_n_0 ;
  wire \execute_to_memory[140]_i_3_n_0 ;
  wire \execute_to_memory[141]_i_1_n_0 ;
  wire \execute_to_memory[141]_i_2_n_0 ;
  wire \execute_to_memory[141]_i_3_n_0 ;
  wire \execute_to_memory[142]_i_1_n_0 ;
  wire \execute_to_memory[142]_i_2_n_0 ;
  wire \execute_to_memory[142]_i_3_n_0 ;
  wire \execute_to_memory[143]_i_1_n_0 ;
  wire \execute_to_memory[143]_i_2_n_0 ;
  wire \execute_to_memory[143]_i_4_n_0 ;
  wire \execute_to_memory[143]_i_5_n_0 ;
  wire \execute_to_memory[143]_i_6_n_0 ;
  wire \execute_to_memory[143]_i_7_n_0 ;
  wire \execute_to_memory[143]_i_8_n_0 ;
  wire \execute_to_memory[143]_i_9_n_0 ;
  wire \execute_to_memory[144]_i_1_n_0 ;
  wire \execute_to_memory[144]_i_2_n_0 ;
  wire \execute_to_memory[144]_i_3_n_0 ;
  wire \execute_to_memory[144]_i_4_n_0 ;
  wire \execute_to_memory[145]_i_1_n_0 ;
  wire \execute_to_memory[145]_i_2_n_0 ;
  wire \execute_to_memory[145]_i_3_n_0 ;
  wire \execute_to_memory[145]_i_4_n_0 ;
  wire \execute_to_memory[146]_i_1_n_0 ;
  wire \execute_to_memory[146]_i_2_n_0 ;
  wire \execute_to_memory[146]_i_3_n_0 ;
  wire \execute_to_memory[146]_i_4_n_0 ;
  wire \execute_to_memory[147]_i_1_n_0 ;
  wire \execute_to_memory[147]_i_2_n_0 ;
  wire \execute_to_memory[147]_i_4_n_0 ;
  wire \execute_to_memory[147]_i_5_n_0 ;
  wire \execute_to_memory[147]_i_6_n_0 ;
  wire \execute_to_memory[147]_i_7_n_0 ;
  wire \execute_to_memory[147]_i_8_n_0 ;
  wire \execute_to_memory[148]_i_1_n_0 ;
  wire \execute_to_memory[148]_i_2_n_0 ;
  wire \execute_to_memory[148]_i_3_n_0 ;
  wire \execute_to_memory[149]_i_1_n_0 ;
  wire \execute_to_memory[149]_i_2_n_0 ;
  wire \execute_to_memory[149]_i_3_n_0 ;
  wire \execute_to_memory[150]_i_1_n_0 ;
  wire \execute_to_memory[150]_i_2_n_0 ;
  wire \execute_to_memory[150]_i_3_n_0 ;
  wire \execute_to_memory[151]_i_1_n_0 ;
  wire \execute_to_memory[151]_i_2_n_0 ;
  wire \execute_to_memory[151]_i_4_n_0 ;
  wire \execute_to_memory[151]_i_5_n_0 ;
  wire \execute_to_memory[151]_i_6_n_0 ;
  wire \execute_to_memory[151]_i_7_n_0 ;
  wire \execute_to_memory[151]_i_8_n_0 ;
  wire \execute_to_memory[152]_i_1_n_0 ;
  wire \execute_to_memory[152]_i_2_n_0 ;
  wire \execute_to_memory[152]_i_3_n_0 ;
  wire \execute_to_memory[153]_i_1_n_0 ;
  wire \execute_to_memory[153]_i_2_n_0 ;
  wire \execute_to_memory[153]_i_3_n_0 ;
  wire \execute_to_memory[154]_i_1_n_0 ;
  wire \execute_to_memory[154]_i_2_n_0 ;
  wire \execute_to_memory[154]_i_3_n_0 ;
  wire \execute_to_memory[155]_i_1_n_0 ;
  wire \execute_to_memory[155]_i_2_n_0 ;
  wire \execute_to_memory[155]_i_4_n_0 ;
  wire \execute_to_memory[155]_i_5_n_0 ;
  wire \execute_to_memory[155]_i_6_n_0 ;
  wire \execute_to_memory[155]_i_7_n_0 ;
  wire \execute_to_memory[155]_i_8_n_0 ;
  wire \execute_to_memory[156]_i_1_n_0 ;
  wire \execute_to_memory[156]_i_2_n_0 ;
  wire \execute_to_memory[156]_i_3_n_0 ;
  wire \execute_to_memory[157]_i_1_n_0 ;
  wire \execute_to_memory[157]_i_2_n_0 ;
  wire \execute_to_memory[157]_i_3_n_0 ;
  wire \execute_to_memory[158]_i_1_n_0 ;
  wire \execute_to_memory[158]_i_2_n_0 ;
  wire \execute_to_memory[158]_i_3_n_0 ;
  wire \execute_to_memory[159]_i_10_n_0 ;
  wire \execute_to_memory[159]_i_11_n_0 ;
  wire \execute_to_memory[159]_i_12_n_0 ;
  wire \execute_to_memory[159]_i_13_n_0 ;
  wire \execute_to_memory[159]_i_14_n_0 ;
  wire \execute_to_memory[159]_i_15_n_0 ;
  wire \execute_to_memory[159]_i_16_n_0 ;
  wire \execute_to_memory[159]_i_1_n_0 ;
  wire \execute_to_memory[159]_i_2_n_0 ;
  wire \execute_to_memory[159]_i_3_n_0 ;
  wire \execute_to_memory[159]_i_5_n_0 ;
  wire \execute_to_memory[159]_i_6_n_0 ;
  wire \execute_to_memory[159]_i_7_n_0 ;
  wire \execute_to_memory[159]_i_8_n_0 ;
  wire \execute_to_memory[159]_i_9_n_0 ;
  wire \execute_to_memory[233]_i_2_n_0 ;
  wire \execute_to_memory[233]_i_3_n_0 ;
  wire \execute_to_memory[233]_i_4_n_0 ;
  wire \execute_to_memory[233]_i_5_n_0 ;
  wire \execute_to_memory[237]_i_2_n_0 ;
  wire \execute_to_memory[237]_i_3_n_0 ;
  wire \execute_to_memory[237]_i_4_n_0 ;
  wire \execute_to_memory[237]_i_5_n_0 ;
  wire \execute_to_memory[241]_i_2_n_0 ;
  wire \execute_to_memory[241]_i_3_n_0 ;
  wire \execute_to_memory[241]_i_4_n_0 ;
  wire \execute_to_memory[241]_i_5_n_0 ;
  wire \execute_to_memory[245]_i_2_n_0 ;
  wire \execute_to_memory[245]_i_3_n_0 ;
  wire \execute_to_memory[245]_i_4_n_0 ;
  wire \execute_to_memory[245]_i_5_n_0 ;
  wire \execute_to_memory[249]_i_2_n_0 ;
  wire \execute_to_memory[249]_i_3_n_0 ;
  wire \execute_to_memory[249]_i_4_n_0 ;
  wire \execute_to_memory[249]_i_5_n_0 ;
  wire \execute_to_memory[253]_i_2_n_0 ;
  wire \execute_to_memory[253]_i_3_n_0 ;
  wire \execute_to_memory[253]_i_4_n_0 ;
  wire \execute_to_memory[253]_i_5_n_0 ;
  wire \execute_to_memory[257]_i_2_n_0 ;
  wire \execute_to_memory[257]_i_3_n_0 ;
  wire \execute_to_memory[257]_i_4_n_0 ;
  wire \execute_to_memory[257]_i_5_n_0 ;
  wire \execute_to_memory[261]_i_2_n_0 ;
  wire \execute_to_memory[261]_i_3_n_0 ;
  wire \execute_to_memory[261]_i_4_n_0 ;
  wire \execute_to_memory[261]_i_5_n_0 ;
  wire \execute_to_memory[39]_i_2_n_0 ;
  wire \execute_to_memory[39]_i_3_n_0 ;
  wire \execute_to_memory[39]_i_4_n_0 ;
  wire \execute_to_memory[39]_i_5_n_0 ;
  wire \execute_to_memory[43]_i_2_n_0 ;
  wire \execute_to_memory[43]_i_3_n_0 ;
  wire \execute_to_memory[43]_i_4_n_0 ;
  wire \execute_to_memory[43]_i_5_n_0 ;
  wire \execute_to_memory[47]_i_2_n_0 ;
  wire \execute_to_memory[47]_i_3_n_0 ;
  wire \execute_to_memory[47]_i_4_n_0 ;
  wire \execute_to_memory[47]_i_5_n_0 ;
  wire \execute_to_memory[47]_i_6_n_0 ;
  wire \execute_to_memory[51]_i_2_n_0 ;
  wire \execute_to_memory[51]_i_3_n_0 ;
  wire \execute_to_memory[51]_i_4_n_0 ;
  wire \execute_to_memory[51]_i_5_n_0 ;
  wire \execute_to_memory[55]_i_2_n_0 ;
  wire \execute_to_memory[55]_i_3_n_0 ;
  wire \execute_to_memory[55]_i_4_n_0 ;
  wire \execute_to_memory[55]_i_5_n_0 ;
  wire \execute_to_memory[59]_i_2_n_0 ;
  wire \execute_to_memory[59]_i_3_n_0 ;
  wire \execute_to_memory[59]_i_4_n_0 ;
  wire \execute_to_memory[59]_i_5_n_0 ;
  wire \execute_to_memory[63]_i_2_n_0 ;
  wire \execute_to_memory[63]_i_3_n_0 ;
  wire \execute_to_memory[63]_i_4_n_0 ;
  wire \execute_to_memory[63]_i_5_n_0 ;
  wire \execute_to_memory[64]_i_2_n_0 ;
  wire \execute_to_memory[64]_i_3_n_0 ;
  wire \execute_to_memory[64]_i_4_n_0 ;
  wire \execute_to_memory[67]_i_2_n_0 ;
  wire \execute_to_memory[67]_i_3_n_0 ;
  wire \execute_to_memory[67]_i_4_n_0 ;
  wire \execute_to_memory[71]_i_2_n_0 ;
  wire \execute_to_memory[71]_i_3_n_0 ;
  wire \execute_to_memory[71]_i_4_n_0 ;
  wire \execute_to_memory[71]_i_5_n_0 ;
  wire \execute_to_memory[75]_i_2_n_0 ;
  wire \execute_to_memory[75]_i_3_n_0 ;
  wire \execute_to_memory[75]_i_4_n_0 ;
  wire \execute_to_memory[75]_i_5_n_0 ;
  wire \execute_to_memory[79]_i_2_n_0 ;
  wire \execute_to_memory[79]_i_3_n_0 ;
  wire \execute_to_memory[79]_i_4_n_0 ;
  wire \execute_to_memory[79]_i_5_n_0 ;
  wire \execute_to_memory[83]_i_2_n_0 ;
  wire \execute_to_memory[83]_i_3_n_0 ;
  wire \execute_to_memory[83]_i_4_n_0 ;
  wire \execute_to_memory[83]_i_5_n_0 ;
  wire \execute_to_memory[87]_i_2_n_0 ;
  wire \execute_to_memory[87]_i_3_n_0 ;
  wire \execute_to_memory[87]_i_4_n_0 ;
  wire \execute_to_memory[87]_i_5_n_0 ;
  wire \execute_to_memory[87]_i_6_n_0 ;
  wire \execute_to_memory[91]_i_2_n_0 ;
  wire \execute_to_memory[91]_i_3_n_0 ;
  wire \execute_to_memory[91]_i_4_n_0 ;
  wire \execute_to_memory[91]_i_5_n_0 ;
  wire \execute_to_memory[95]_i_2_n_0 ;
  wire \execute_to_memory[95]_i_3_n_0 ;
  wire \execute_to_memory[95]_i_4_n_0 ;
  wire \execute_to_memory[95]_i_5_n_0 ;
  wire \execute_to_memory_reg[128]_i_15_n_0 ;
  wire \execute_to_memory_reg[128]_i_28_n_0 ;
  wire \execute_to_memory_reg[128]_i_37_n_0 ;
  wire \execute_to_memory_reg[128]_i_46_n_0 ;
  wire \execute_to_memory_reg[128]_i_55_n_0 ;
  wire \execute_to_memory_reg[128]_i_5_n_0 ;
  wire \execute_to_memory_reg[128]_i_6_n_0 ;
  wire \execute_to_memory_reg[135]_i_3_n_0 ;
  wire \execute_to_memory_reg[139]_i_3_n_0 ;
  wire \execute_to_memory_reg[143]_i_3_n_0 ;
  wire \execute_to_memory_reg[147]_i_3_n_0 ;
  wire \execute_to_memory_reg[151]_i_3_n_0 ;
  wire \execute_to_memory_reg[155]_i_3_n_0 ;
  wire \execute_to_memory_reg[192]_srl2_n_0 ;
  wire [0:0]\execute_to_memory_reg[224]_0 ;
  wire \execute_to_memory_reg[226]_srl2_n_0 ;
  wire \execute_to_memory_reg[227]_srl2_n_0 ;
  wire \execute_to_memory_reg[233]_i_1_n_0 ;
  wire \execute_to_memory_reg[237]_i_1_n_0 ;
  wire \execute_to_memory_reg[241]_i_1_n_0 ;
  wire \execute_to_memory_reg[245]_i_1_n_0 ;
  wire \execute_to_memory_reg[249]_i_1_n_0 ;
  wire \execute_to_memory_reg[253]_i_1_n_0 ;
  wire \execute_to_memory_reg[257]_i_1_n_0 ;
  wire \execute_to_memory_reg[39]_i_1_n_0 ;
  wire \execute_to_memory_reg[43]_i_1_n_0 ;
  wire \execute_to_memory_reg[47]_i_1_n_0 ;
  wire \execute_to_memory_reg[51]_i_1_n_0 ;
  wire \execute_to_memory_reg[55]_i_1_n_0 ;
  wire \execute_to_memory_reg[59]_i_1_n_0 ;
  wire \execute_to_memory_reg[64]_i_1_n_0 ;
  wire \execute_to_memory_reg[67]_i_1_n_0 ;
  wire \execute_to_memory_reg[71]_i_1_n_0 ;
  wire \execute_to_memory_reg[75]_i_1_n_0 ;
  wire \execute_to_memory_reg[79]_i_1_n_0 ;
  wire \execute_to_memory_reg[83]_i_1_n_0 ;
  wire \execute_to_memory_reg[87]_i_1_n_0 ;
  wire \execute_to_memory_reg[91]_i_1_n_0 ;
  wire \execute_to_memory_reg_n_0_[0] ;
  wire \execute_to_memory_reg_n_0_[100] ;
  wire \execute_to_memory_reg_n_0_[101] ;
  wire \execute_to_memory_reg_n_0_[102] ;
  wire \execute_to_memory_reg_n_0_[103] ;
  wire \execute_to_memory_reg_n_0_[104] ;
  wire \execute_to_memory_reg_n_0_[105] ;
  wire \execute_to_memory_reg_n_0_[106] ;
  wire \execute_to_memory_reg_n_0_[107] ;
  wire \execute_to_memory_reg_n_0_[108] ;
  wire \execute_to_memory_reg_n_0_[109] ;
  wire \execute_to_memory_reg_n_0_[10] ;
  wire \execute_to_memory_reg_n_0_[110] ;
  wire \execute_to_memory_reg_n_0_[111] ;
  wire \execute_to_memory_reg_n_0_[112] ;
  wire \execute_to_memory_reg_n_0_[113] ;
  wire \execute_to_memory_reg_n_0_[114] ;
  wire \execute_to_memory_reg_n_0_[115] ;
  wire \execute_to_memory_reg_n_0_[116] ;
  wire \execute_to_memory_reg_n_0_[117] ;
  wire \execute_to_memory_reg_n_0_[118] ;
  wire \execute_to_memory_reg_n_0_[119] ;
  wire \execute_to_memory_reg_n_0_[11] ;
  wire \execute_to_memory_reg_n_0_[120] ;
  wire \execute_to_memory_reg_n_0_[121] ;
  wire \execute_to_memory_reg_n_0_[122] ;
  wire \execute_to_memory_reg_n_0_[123] ;
  wire \execute_to_memory_reg_n_0_[124] ;
  wire \execute_to_memory_reg_n_0_[125] ;
  wire \execute_to_memory_reg_n_0_[126] ;
  wire \execute_to_memory_reg_n_0_[127] ;
  wire \execute_to_memory_reg_n_0_[12] ;
  wire \execute_to_memory_reg_n_0_[13] ;
  wire \execute_to_memory_reg_n_0_[14] ;
  wire \execute_to_memory_reg_n_0_[15] ;
  wire \execute_to_memory_reg_n_0_[160] ;
  wire \execute_to_memory_reg_n_0_[161] ;
  wire \execute_to_memory_reg_n_0_[162] ;
  wire \execute_to_memory_reg_n_0_[163] ;
  wire \execute_to_memory_reg_n_0_[164] ;
  wire \execute_to_memory_reg_n_0_[165] ;
  wire \execute_to_memory_reg_n_0_[166] ;
  wire \execute_to_memory_reg_n_0_[16] ;
  wire \execute_to_memory_reg_n_0_[172] ;
  wire \execute_to_memory_reg_n_0_[173] ;
  wire \execute_to_memory_reg_n_0_[174] ;
  wire \execute_to_memory_reg_n_0_[17] ;
  wire \execute_to_memory_reg_n_0_[18] ;
  wire \execute_to_memory_reg_n_0_[19] ;
  wire \execute_to_memory_reg_n_0_[1] ;
  wire \execute_to_memory_reg_n_0_[20] ;
  wire \execute_to_memory_reg_n_0_[21] ;
  wire \execute_to_memory_reg_n_0_[22] ;
  wire \execute_to_memory_reg_n_0_[23] ;
  wire \execute_to_memory_reg_n_0_[24] ;
  wire \execute_to_memory_reg_n_0_[25] ;
  wire \execute_to_memory_reg_n_0_[26] ;
  wire \execute_to_memory_reg_n_0_[27] ;
  wire \execute_to_memory_reg_n_0_[28] ;
  wire \execute_to_memory_reg_n_0_[29] ;
  wire \execute_to_memory_reg_n_0_[2] ;
  wire \execute_to_memory_reg_n_0_[30] ;
  wire \execute_to_memory_reg_n_0_[31] ;
  wire \execute_to_memory_reg_n_0_[3] ;
  wire \execute_to_memory_reg_n_0_[4] ;
  wire \execute_to_memory_reg_n_0_[5] ;
  wire \execute_to_memory_reg_n_0_[6] ;
  wire \execute_to_memory_reg_n_0_[7] ;
  wire \execute_to_memory_reg_n_0_[8] ;
  wire \execute_to_memory_reg_n_0_[96] ;
  wire \execute_to_memory_reg_n_0_[97] ;
  wire \execute_to_memory_reg_n_0_[98] ;
  wire \execute_to_memory_reg_n_0_[99] ;
  wire \execute_to_memory_reg_n_0_[9] ;
  wire \fetch_to_decode[38]_i_3_n_0 ;
  wire \fetch_to_decode_reg_n_0_[0] ;
  wire \fetch_to_decode_reg_n_0_[10] ;
  wire \fetch_to_decode_reg_n_0_[11] ;
  wire \fetch_to_decode_reg_n_0_[12] ;
  wire \fetch_to_decode_reg_n_0_[13] ;
  wire \fetch_to_decode_reg_n_0_[14] ;
  wire \fetch_to_decode_reg_n_0_[15] ;
  wire \fetch_to_decode_reg_n_0_[16] ;
  wire \fetch_to_decode_reg_n_0_[17] ;
  wire \fetch_to_decode_reg_n_0_[18] ;
  wire \fetch_to_decode_reg_n_0_[19] ;
  wire \fetch_to_decode_reg_n_0_[1] ;
  wire \fetch_to_decode_reg_n_0_[20] ;
  wire \fetch_to_decode_reg_n_0_[21] ;
  wire \fetch_to_decode_reg_n_0_[22] ;
  wire \fetch_to_decode_reg_n_0_[23] ;
  wire \fetch_to_decode_reg_n_0_[24] ;
  wire \fetch_to_decode_reg_n_0_[25] ;
  wire \fetch_to_decode_reg_n_0_[26] ;
  wire \fetch_to_decode_reg_n_0_[27] ;
  wire \fetch_to_decode_reg_n_0_[28] ;
  wire \fetch_to_decode_reg_n_0_[29] ;
  wire \fetch_to_decode_reg_n_0_[2] ;
  wire \fetch_to_decode_reg_n_0_[30] ;
  wire \fetch_to_decode_reg_n_0_[31] ;
  wire \fetch_to_decode_reg_n_0_[32] ;
  wire \fetch_to_decode_reg_n_0_[33] ;
  wire \fetch_to_decode_reg_n_0_[34] ;
  wire \fetch_to_decode_reg_n_0_[35] ;
  wire \fetch_to_decode_reg_n_0_[36] ;
  wire \fetch_to_decode_reg_n_0_[37] ;
  wire \fetch_to_decode_reg_n_0_[38] ;
  wire \fetch_to_decode_reg_n_0_[3] ;
  wire \fetch_to_decode_reg_n_0_[4] ;
  wire \fetch_to_decode_reg_n_0_[5] ;
  wire \fetch_to_decode_reg_n_0_[6] ;
  wire \fetch_to_decode_reg_n_0_[7] ;
  wire \fetch_to_decode_reg_n_0_[8] ;
  wire \fetch_to_decode_reg_n_0_[9] ;
  wire [14:0]ioIn_buffer;
  wire \ioIn_buffer_reg[0] ;
  wire [3:0]\ioIn_buffer_reg[11] ;
  wire [3:0]\ioIn_buffer_reg[15] ;
  wire [3:0]\ioIn_buffer_reg[23] ;
  wire [3:0]\ioIn_buffer_reg[27] ;
  wire [3:0]\ioIn_buffer_reg[31] ;
  wire [2:0]\ioIn_buffer_reg[3] ;
  wire [3:0]\ioIn_buffer_reg[7] ;
  wire [31:0]jalr_pc_execute;
  wire [31:0]jalr_pc_memory;
  wire [31:0]jump_pc_execute;
  wire [31:0]jump_pc_memory;
  wire memRead1_fetch;
  wire memRead1_fetch_i_2_n_0;
  wire memRead2_decode;
  wire memWrite_decode;
  wire memWrite_memory;
  wire [1:1]mem_size_after_memory;
  wire memory_n_109;
  wire memory_n_110;
  wire memory_n_111;
  wire memory_n_112;
  wire memory_n_113;
  wire memory_n_114;
  wire memory_n_115;
  wire memory_n_116;
  wire memory_n_117;
  wire memory_n_118;
  wire memory_n_119;
  wire memory_n_120;
  wire memory_n_121;
  wire memory_n_122;
  wire memory_n_123;
  wire memory_n_124;
  wire memory_n_125;
  wire memory_n_126;
  wire memory_n_127;
  wire memory_n_128;
  wire memory_n_129;
  wire memory_n_130;
  wire memory_n_131;
  wire memory_n_132;
  wire memory_n_133;
  wire memory_n_134;
  wire memory_n_135;
  wire memory_n_137;
  wire memory_n_138;
  wire memory_n_15;
  wire memory_n_16;
  wire memory_reg_mux_sel_reg_3;
  wire memory_reg_mux_sel_reg_3_0;
  wire memory_reg_mux_sel_reg_3_1;
  wire memory_reg_mux_sel_reg_3_10;
  wire memory_reg_mux_sel_reg_3_11;
  wire memory_reg_mux_sel_reg_3_12;
  wire memory_reg_mux_sel_reg_3_13;
  wire memory_reg_mux_sel_reg_3_14;
  wire memory_reg_mux_sel_reg_3_15;
  wire memory_reg_mux_sel_reg_3_16;
  wire memory_reg_mux_sel_reg_3_17;
  wire memory_reg_mux_sel_reg_3_18;
  wire memory_reg_mux_sel_reg_3_19;
  wire memory_reg_mux_sel_reg_3_2;
  wire memory_reg_mux_sel_reg_3_20;
  wire memory_reg_mux_sel_reg_3_21;
  wire memory_reg_mux_sel_reg_3_22;
  wire memory_reg_mux_sel_reg_3_23;
  wire memory_reg_mux_sel_reg_3_24;
  wire memory_reg_mux_sel_reg_3_25;
  wire memory_reg_mux_sel_reg_3_26;
  wire memory_reg_mux_sel_reg_3_27;
  wire memory_reg_mux_sel_reg_3_28;
  wire memory_reg_mux_sel_reg_3_29;
  wire memory_reg_mux_sel_reg_3_3;
  wire memory_reg_mux_sel_reg_3_30;
  wire memory_reg_mux_sel_reg_3_4;
  wire memory_reg_mux_sel_reg_3_5;
  wire memory_reg_mux_sel_reg_3_6;
  wire memory_reg_mux_sel_reg_3_7;
  wire memory_reg_mux_sel_reg_3_8;
  wire memory_reg_mux_sel_reg_3_9;
  wire \memory_to_writeback[64]_i_2 ;
  wire \memory_to_writeback[64]_i_3 ;
  wire \memory_to_writeback[64]_i_3_0 ;
  wire \memory_to_writeback[64]_i_3_1 ;
  wire \memory_to_writeback[65]_i_2 ;
  wire \memory_to_writeback[65]_i_3 ;
  wire \memory_to_writeback[65]_i_3_0 ;
  wire \memory_to_writeback[66]_i_2 ;
  wire \memory_to_writeback[66]_i_3 ;
  wire \memory_to_writeback[66]_i_3_0 ;
  wire \memory_to_writeback[67]_i_2 ;
  wire \memory_to_writeback[67]_i_3 ;
  wire \memory_to_writeback[67]_i_3_0 ;
  wire \memory_to_writeback[68]_i_2 ;
  wire \memory_to_writeback[68]_i_3 ;
  wire \memory_to_writeback[68]_i_3_0 ;
  wire \memory_to_writeback[69]_i_2 ;
  wire \memory_to_writeback[69]_i_3 ;
  wire \memory_to_writeback[69]_i_3_0 ;
  wire \memory_to_writeback[70]_i_2 ;
  wire \memory_to_writeback[70]_i_3 ;
  wire \memory_to_writeback[70]_i_3_0 ;
  wire \memory_to_writeback[71]_i_4 ;
  wire \memory_to_writeback[71]_i_4_0 ;
  wire \memory_to_writeback[78]_i_9 ;
  wire \memory_to_writeback[79]_i_3 ;
  wire \memory_to_writeback[80]_i_3 ;
  wire \memory_to_writeback[81]_i_3 ;
  wire \memory_to_writeback[82]_i_3 ;
  wire \memory_to_writeback[83]_i_3 ;
  wire \memory_to_writeback[84]_i_3 ;
  wire \memory_to_writeback[85]_i_3 ;
  wire \memory_to_writeback[86]_i_3 ;
  wire \memory_to_writeback_reg_n_0_[0] ;
  wire \memory_to_writeback_reg_n_0_[100] ;
  wire \memory_to_writeback_reg_n_0_[101] ;
  wire \memory_to_writeback_reg_n_0_[102] ;
  wire \memory_to_writeback_reg_n_0_[10] ;
  wire \memory_to_writeback_reg_n_0_[11] ;
  wire \memory_to_writeback_reg_n_0_[12] ;
  wire \memory_to_writeback_reg_n_0_[13] ;
  wire \memory_to_writeback_reg_n_0_[14] ;
  wire \memory_to_writeback_reg_n_0_[15] ;
  wire \memory_to_writeback_reg_n_0_[16] ;
  wire \memory_to_writeback_reg_n_0_[17] ;
  wire \memory_to_writeback_reg_n_0_[18] ;
  wire \memory_to_writeback_reg_n_0_[19] ;
  wire \memory_to_writeback_reg_n_0_[1] ;
  wire \memory_to_writeback_reg_n_0_[20] ;
  wire \memory_to_writeback_reg_n_0_[21] ;
  wire \memory_to_writeback_reg_n_0_[22] ;
  wire \memory_to_writeback_reg_n_0_[23] ;
  wire \memory_to_writeback_reg_n_0_[24] ;
  wire \memory_to_writeback_reg_n_0_[25] ;
  wire \memory_to_writeback_reg_n_0_[26] ;
  wire \memory_to_writeback_reg_n_0_[27] ;
  wire \memory_to_writeback_reg_n_0_[28] ;
  wire \memory_to_writeback_reg_n_0_[29] ;
  wire \memory_to_writeback_reg_n_0_[2] ;
  wire \memory_to_writeback_reg_n_0_[30] ;
  wire \memory_to_writeback_reg_n_0_[31] ;
  wire \memory_to_writeback_reg_n_0_[3] ;
  wire \memory_to_writeback_reg_n_0_[4] ;
  wire \memory_to_writeback_reg_n_0_[5] ;
  wire \memory_to_writeback_reg_n_0_[6] ;
  wire \memory_to_writeback_reg_n_0_[7] ;
  wire \memory_to_writeback_reg_n_0_[8] ;
  wire \memory_to_writeback_reg_n_0_[96] ;
  wire \memory_to_writeback_reg_n_0_[97] ;
  wire \memory_to_writeback_reg_n_0_[98] ;
  wire \memory_to_writeback_reg_n_0_[99] ;
  wire \memory_to_writeback_reg_n_0_[9] ;
  wire [31:1]next_pc_fetch;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in1_in;
  wire [4:0]p_0_in2_in;
  wire [4:0]p_0_in3_in;
  wire [7:0]p_12_in;
  wire [6:0]p_13_in;
  wire [7:0]p_14_in;
  wire [7:0]p_15_in;
  wire [23:16]p_2_out;
  wire [1:0]pcSource_decode;
  wire [1:0]pcSource_memory;
  wire [1:0]pcSource_writeback;
  wire pcWrite_fetch;
  wire [31:0]pc_delayed_fetch;
  wire [31:0]pc_fetch;
  wire [31:0]pc_value_fetch;
  wire pc_write_cont;
  wire pc_write_cont_i_1_n_0;
  wire pc_write_cont_reg_n_0;
  wire programmer_n_10;
  wire programmer_n_100;
  wire programmer_n_101;
  wire programmer_n_102;
  wire programmer_n_103;
  wire programmer_n_104;
  wire programmer_n_105;
  wire programmer_n_106;
  wire programmer_n_107;
  wire programmer_n_108;
  wire programmer_n_109;
  wire programmer_n_11;
  wire programmer_n_110;
  wire programmer_n_111;
  wire programmer_n_112;
  wire programmer_n_113;
  wire programmer_n_114;
  wire programmer_n_115;
  wire programmer_n_116;
  wire programmer_n_117;
  wire programmer_n_118;
  wire programmer_n_119;
  wire programmer_n_12;
  wire programmer_n_120;
  wire programmer_n_121;
  wire programmer_n_122;
  wire programmer_n_123;
  wire programmer_n_124;
  wire programmer_n_125;
  wire programmer_n_126;
  wire programmer_n_127;
  wire programmer_n_128;
  wire programmer_n_129;
  wire programmer_n_13;
  wire programmer_n_130;
  wire programmer_n_131;
  wire programmer_n_132;
  wire programmer_n_133;
  wire programmer_n_134;
  wire programmer_n_14;
  wire programmer_n_15;
  wire programmer_n_16;
  wire programmer_n_166;
  wire programmer_n_167;
  wire programmer_n_168;
  wire programmer_n_169;
  wire programmer_n_17;
  wire programmer_n_170;
  wire programmer_n_171;
  wire programmer_n_172;
  wire programmer_n_173;
  wire programmer_n_174;
  wire programmer_n_175;
  wire programmer_n_18;
  wire programmer_n_184;
  wire programmer_n_185;
  wire programmer_n_186;
  wire programmer_n_187;
  wire programmer_n_188;
  wire programmer_n_189;
  wire programmer_n_19;
  wire programmer_n_190;
  wire programmer_n_191;
  wire programmer_n_2;
  wire programmer_n_20;
  wire programmer_n_37;
  wire programmer_n_38;
  wire programmer_n_39;
  wire programmer_n_40;
  wire programmer_n_41;
  wire programmer_n_42;
  wire programmer_n_43;
  wire programmer_n_44;
  wire programmer_n_45;
  wire programmer_n_46;
  wire programmer_n_47;
  wire programmer_n_48;
  wire programmer_n_49;
  wire programmer_n_5;
  wire programmer_n_50;
  wire programmer_n_51;
  wire programmer_n_52;
  wire programmer_n_54;
  wire programmer_n_55;
  wire programmer_n_56;
  wire programmer_n_57;
  wire programmer_n_58;
  wire programmer_n_59;
  wire programmer_n_6;
  wire programmer_n_60;
  wire programmer_n_61;
  wire programmer_n_62;
  wire programmer_n_63;
  wire programmer_n_64;
  wire programmer_n_65;
  wire programmer_n_66;
  wire programmer_n_67;
  wire programmer_n_68;
  wire programmer_n_69;
  wire programmer_n_7;
  wire programmer_n_70;
  wire programmer_n_71;
  wire programmer_n_72;
  wire programmer_n_73;
  wire programmer_n_74;
  wire programmer_n_75;
  wire programmer_n_76;
  wire programmer_n_77;
  wire programmer_n_78;
  wire programmer_n_79;
  wire programmer_n_8;
  wire programmer_n_80;
  wire programmer_n_81;
  wire programmer_n_82;
  wire programmer_n_83;
  wire programmer_n_84;
  wire programmer_n_85;
  wire programmer_n_86;
  wire programmer_n_87;
  wire programmer_n_88;
  wire programmer_n_89;
  wire programmer_n_9;
  wire programmer_n_90;
  wire programmer_n_91;
  wire programmer_n_92;
  wire programmer_n_93;
  wire programmer_n_94;
  wire programmer_n_95;
  wire programmer_n_96;
  wire programmer_n_97;
  wire programmer_n_98;
  wire programmer_n_99;
  wire regWrite_decode;
  wire regWrite_writeback;
  wire [1:0]rf_wr_sel_decode;
  wire [1:0]rf_wr_sel_writeback;
  wire s_prog_mcu_reset;
  wire [0:0]s_prog_ram_addr;
  wire s_prog_ram_we;
  wire s_reset;
  wire sclk_BUFG;
  wire srx;
  wire [32:0]stall;
  wire [32:1]stall0;
  wire \stall[0]_i_10_n_0 ;
  wire \stall[0]_i_2_n_0 ;
  wire \stall[0]_i_3_n_0 ;
  wire \stall[0]_i_4_n_0 ;
  wire \stall[0]_i_5_n_0 ;
  wire \stall[0]_i_6_n_0 ;
  wire \stall[0]_i_7_n_0 ;
  wire \stall[0]_i_8_n_0 ;
  wire \stall[0]_i_9_n_0 ;
  wire \stall[10]_i_1_n_0 ;
  wire \stall[11]_i_1_n_0 ;
  wire \stall[12]_i_1_n_0 ;
  wire \stall[12]_i_3_n_0 ;
  wire \stall[12]_i_4_n_0 ;
  wire \stall[12]_i_5_n_0 ;
  wire \stall[12]_i_6_n_0 ;
  wire \stall[13]_i_1_n_0 ;
  wire \stall[14]_i_1_n_0 ;
  wire \stall[15]_i_1_n_0 ;
  wire \stall[16]_i_1_n_0 ;
  wire \stall[16]_i_3_n_0 ;
  wire \stall[16]_i_4_n_0 ;
  wire \stall[16]_i_5_n_0 ;
  wire \stall[16]_i_6_n_0 ;
  wire \stall[17]_i_1_n_0 ;
  wire \stall[18]_i_1_n_0 ;
  wire \stall[19]_i_1_n_0 ;
  wire \stall[1]_i_2_n_0 ;
  wire \stall[20]_i_1_n_0 ;
  wire \stall[20]_i_3_n_0 ;
  wire \stall[20]_i_4_n_0 ;
  wire \stall[20]_i_5_n_0 ;
  wire \stall[20]_i_6_n_0 ;
  wire \stall[21]_i_1_n_0 ;
  wire \stall[22]_i_1_n_0 ;
  wire \stall[23]_i_1_n_0 ;
  wire \stall[24]_i_1_n_0 ;
  wire \stall[24]_i_3_n_0 ;
  wire \stall[24]_i_4_n_0 ;
  wire \stall[24]_i_5_n_0 ;
  wire \stall[24]_i_6_n_0 ;
  wire \stall[25]_i_1_n_0 ;
  wire \stall[26]_i_1_n_0 ;
  wire \stall[27]_i_1_n_0 ;
  wire \stall[28]_i_1_n_0 ;
  wire \stall[28]_i_3_n_0 ;
  wire \stall[28]_i_4_n_0 ;
  wire \stall[28]_i_5_n_0 ;
  wire \stall[28]_i_6_n_0 ;
  wire \stall[29]_i_1_n_0 ;
  wire \stall[2]_i_1_n_0 ;
  wire \stall[30]_i_1_n_0 ;
  wire \stall[31]_i_1_n_0 ;
  wire \stall[32]_i_2_n_0 ;
  wire \stall[32]_i_4_n_0 ;
  wire \stall[32]_i_5_n_0 ;
  wire \stall[32]_i_6_n_0 ;
  wire \stall[32]_i_7_n_0 ;
  wire \stall[3]_i_1_n_0 ;
  wire \stall[4]_i_1_n_0 ;
  wire \stall[4]_i_3_n_0 ;
  wire \stall[4]_i_4_n_0 ;
  wire \stall[4]_i_5_n_0 ;
  wire \stall[4]_i_6_n_0 ;
  wire \stall[5]_i_1_n_0 ;
  wire \stall[6]_i_1_n_0 ;
  wire \stall[7]_i_1_n_0 ;
  wire \stall[8]_i_1_n_0 ;
  wire \stall[8]_i_3_n_0 ;
  wire \stall[8]_i_4_n_0 ;
  wire \stall[8]_i_5_n_0 ;
  wire \stall[8]_i_6_n_0 ;
  wire \stall[9]_i_1_n_0 ;
  wire \stall_reg[12]_i_2_n_0 ;
  wire \stall_reg[16]_i_2_n_0 ;
  wire \stall_reg[20]_i_2_n_0 ;
  wire \stall_reg[24]_i_2_n_0 ;
  wire \stall_reg[28]_i_2_n_0 ;
  wire \stall_reg[4]_i_2_n_0 ;
  wire \stall_reg[8]_i_2_n_0 ;
  wire stx;
  wire [31:0]wd_writeback;
  wire [2:0]\NLW_PC_COUNT_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_PC_COUNT_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_COUNT_reg[31]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_PC_COUNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]NLW_RF_reg_r1_0_31_0_5_i_8_CO_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_0_5_i_9_CO_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_RF_reg_r1_0_31_24_29_i_8_CO_UNCONNECTED;
  wire [3:3]NLW_RF_reg_r1_0_31_24_29_i_8_O_UNCONNECTED;
  wire [2:0]NLW_RF_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_15_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_28_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_28_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_37_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_46_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_46_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_55_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_55_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[128]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[128]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[135]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[139]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[143]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[147]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[151]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[155]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[159]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[233]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[237]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[241]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[245]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[249]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[253]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[257]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[261]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[39]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[43]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[47]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[51]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[55]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[59]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[63]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[64]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[67]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_to_memory_reg[67]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[71]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[75]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[79]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[83]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[87]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_execute_to_memory_reg[91]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_execute_to_memory_reg[95]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_stall_reg[32]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_stall_reg[8]_i_2_CO_UNCONNECTED ;

  Mult2to1 ALUAinput
       (.D(aluAin_decode),
        .Data10(Data10[31:12]),
        .U_immed_decode(U_immed_decode),
        .alu_srcA_decode(alu_srcA_decode),
        .\decode_to_execute_reg[172] (RF_n_13));
  Mult4to1 ALUBinput
       (.B_decode({B_decode[31:11],B_decode[4:0]}),
        .D(aluBin_decode),
        .Data20(Data20[10:5]),
        .alu_srcB_decode(alu_srcB_decode),
        .\decode_to_execute_reg[132] ({p_0_in3_in,\fetch_to_decode_reg_n_0_[38] ,\fetch_to_decode_reg_n_0_[37] ,\fetch_to_decode_reg_n_0_[36] ,\fetch_to_decode_reg_n_0_[35] ,\fetch_to_decode_reg_n_0_[34] ,U_immed_decode[31:20],\fetch_to_decode_reg_n_0_[31] ,\fetch_to_decode_reg_n_0_[30] ,\fetch_to_decode_reg_n_0_[29] ,\fetch_to_decode_reg_n_0_[28] ,\fetch_to_decode_reg_n_0_[27] ,\fetch_to_decode_reg_n_0_[26] ,\fetch_to_decode_reg_n_0_[25] ,\fetch_to_decode_reg_n_0_[24] ,\fetch_to_decode_reg_n_0_[23] ,\fetch_to_decode_reg_n_0_[22] ,\fetch_to_decode_reg_n_0_[21] ,\fetch_to_decode_reg_n_0_[20] ,\fetch_to_decode_reg_n_0_[19] ,\fetch_to_decode_reg_n_0_[18] ,\fetch_to_decode_reg_n_0_[17] ,\fetch_to_decode_reg_n_0_[16] ,\fetch_to_decode_reg_n_0_[15] ,\fetch_to_decode_reg_n_0_[14] ,\fetch_to_decode_reg_n_0_[13] ,\fetch_to_decode_reg_n_0_[12] ,\fetch_to_decode_reg_n_0_[11] ,\fetch_to_decode_reg_n_0_[10] ,\fetch_to_decode_reg_n_0_[9] ,\fetch_to_decode_reg_n_0_[8] ,\fetch_to_decode_reg_n_0_[7] ,\fetch_to_decode_reg_n_0_[6] ,\fetch_to_decode_reg_n_0_[5] ,\fetch_to_decode_reg_n_0_[4] ,\fetch_to_decode_reg_n_0_[3] ,\fetch_to_decode_reg_n_0_[2] ,\fetch_to_decode_reg_n_0_[1] ,\fetch_to_decode_reg_n_0_[0] }),
        .\decode_to_execute_reg[138] (RF_n_78),
        .\decode_to_execute_reg[139] (PC_n_48));
  ProgCount PC
       (.D(pc_value_fetch),
        .E(pcWrite_fetch),
        .Q(pc_fetch),
        .SR(SR),
        .\decode_to_execute_reg[192] (PC_n_52),
        .\decode_to_execute_reg[198] (PC_n_53),
        .\fetch_to_decode[38]_i_27_0 ({\fetch_to_decode_reg_n_0_[38] ,\fetch_to_decode_reg_n_0_[36] ,\fetch_to_decode_reg_n_0_[33] ,\fetch_to_decode_reg_n_0_[32] }),
        .\fetch_to_decode[38]_i_27_1 ({\fetch_to_decode_reg_n_0_[37] ,\fetch_to_decode_reg_n_0_[35] ,\fetch_to_decode_reg_n_0_[34] }),
        .\fetch_to_decode[38]_i_27_2 ({\execute_to_memory_reg_n_0_[166] ,\execute_to_memory_reg_n_0_[165] ,\execute_to_memory_reg_n_0_[164] ,\execute_to_memory_reg_n_0_[163] ,\execute_to_memory_reg_n_0_[162] ,\execute_to_memory_reg_n_0_[161] ,\execute_to_memory_reg_n_0_[160] }),
        .\fetch_to_decode[38]_i_53_0 ({\memory_to_writeback_reg_n_0_[102] ,\memory_to_writeback_reg_n_0_[101] ,\memory_to_writeback_reg_n_0_[100] ,\memory_to_writeback_reg_n_0_[99] ,\memory_to_writeback_reg_n_0_[98] ,\memory_to_writeback_reg_n_0_[97] ,\memory_to_writeback_reg_n_0_[96] }),
        .\fetch_to_decode[38]_i_53_1 ({\decode_to_execute_reg_n_0_[198] ,\decode_to_execute_reg_n_0_[197] ,\decode_to_execute_reg_n_0_[196] ,\decode_to_execute_reg_n_0_[195] ,\decode_to_execute_reg_n_0_[194] ,\decode_to_execute_reg_n_0_[193] ,\decode_to_execute_reg_n_0_[192] }),
        .\fetch_to_decode_reg[32] (PC_n_48),
        .\fetch_to_decode_reg[35] (PC_n_49),
        .\fetch_to_decode_reg[36] (PC_n_50),
        .memRead1_fetch(memRead1_fetch),
        .memRead1_fetch_reg(PC_n_0),
        .memRead1_fetch_reg_0(PC_n_33),
        .memRead1_fetch_reg_1(PC_n_34),
        .memRead1_fetch_reg_10(PC_n_43),
        .memRead1_fetch_reg_11(PC_n_44),
        .memRead1_fetch_reg_12(PC_n_45),
        .memRead1_fetch_reg_13(PC_n_46),
        .memRead1_fetch_reg_14(PC_n_47),
        .memRead1_fetch_reg_2(PC_n_35),
        .memRead1_fetch_reg_3(PC_n_36),
        .memRead1_fetch_reg_4(PC_n_37),
        .memRead1_fetch_reg_5(PC_n_38),
        .memRead1_fetch_reg_6(PC_n_39),
        .memRead1_fetch_reg_7(PC_n_40),
        .memRead1_fetch_reg_8(PC_n_41),
        .memRead1_fetch_reg_9(PC_n_42),
        .\memory_to_writeback_reg[96] (PC_n_51),
        .sclk_BUFG(sclk_BUFG));
  LUT1 #(
    .INIT(2'h1)) 
    \PC_COUNT[4]_i_3 
       (.I0(pc_fetch[2]),
        .O(\PC_COUNT[4]_i_3_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[12]_i_2 
       (.CI(\PC_COUNT_reg[8]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[12]_i_2_n_0 ,\NLW_PC_COUNT_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[12:9]),
        .S(pc_fetch[12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[16]_i_2 
       (.CI(\PC_COUNT_reg[12]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[16]_i_2_n_0 ,\NLW_PC_COUNT_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[16:13]),
        .S(pc_fetch[16:13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[20]_i_2 
       (.CI(\PC_COUNT_reg[16]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[20]_i_2_n_0 ,\NLW_PC_COUNT_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[20:17]),
        .S(pc_fetch[20:17]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[24]_i_2 
       (.CI(\PC_COUNT_reg[20]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[24]_i_2_n_0 ,\NLW_PC_COUNT_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[24:21]),
        .S(pc_fetch[24:21]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[28]_i_2 
       (.CI(\PC_COUNT_reg[24]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[28]_i_2_n_0 ,\NLW_PC_COUNT_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[28:25]),
        .S(pc_fetch[28:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[31]_i_5 
       (.CI(\PC_COUNT_reg[28]_i_2_n_0 ),
        .CO(\NLW_PC_COUNT_reg[31]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PC_COUNT_reg[31]_i_5_O_UNCONNECTED [3],next_pc_fetch[31:29]}),
        .S({1'b0,pc_fetch[31:29]}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \PC_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\PC_COUNT_reg[4]_i_2_n_0 ,\NLW_PC_COUNT_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pc_fetch[2],1'b0}),
        .O(next_pc_fetch[4:1]),
        .S({pc_fetch[4:3],\PC_COUNT[4]_i_3_n_0 ,pc_fetch[1]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \PC_COUNT_reg[8]_i_2 
       (.CI(\PC_COUNT_reg[4]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[8]_i_2_n_0 ,\NLW_PC_COUNT_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_pc_fetch[8:5]),
        .S(pc_fetch[8:5]));
  Mult4to1_0 PCdatasrc
       (.D(pc_value_fetch),
        .\PC_COUNT_reg[0] (pc_fetch[0]),
        .Q({jalr_pc_memory,pcSource_memory,jump_pc_memory,branch_pc_memory,\execute_to_memory_reg_n_0_[0] }),
        .next_pc_fetch(next_pc_fetch));
  OTTER_registerFile RF
       (.B_decode({B_decode[31:11],B_decode[4:0]}),
        .D({pcSource_decode[1],RF_n_1,RF_n_2,RF_n_3,RF_n_4,RF_n_5,RF_n_6,RF_n_7,RF_n_8,RF_n_9,RF_n_10,RF_n_11,RF_n_12}),
        .Data10(Data10),
        .Data20(Data20),
        .Q(p_0_in),
        .U_immed_decode(U_immed_decode[19:12]),
        .WriteData(wd_writeback),
        .alu_srcA_decode(alu_srcA_decode),
        .\decode_to_execute_reg[230] ({\fetch_to_decode_reg_n_0_[36] ,\fetch_to_decode_reg_n_0_[35] ,\fetch_to_decode_reg_n_0_[34] ,U_immed_decode[24:20]}),
        .\decode_to_execute_reg[230]_0 (\decode_to_execute[230]_i_3_n_0 ),
        .\fetch_to_decode_reg[50] (RF_n_13),
        .\fetch_to_decode_reg[55] (RF_n_78),
        .regWrite_writeback(regWrite_writeback),
        .sclk_BUFG(sclk_BUFG));
  LUT1 #(
    .INIT(2'h1)) 
    RF_reg_r1_0_31_0_5_i_10
       (.I0(\memory_to_writeback_reg_n_0_[2] ),
        .O(RF_reg_r1_0_31_0_5_i_10_n_0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_0_5_i_8
       (.CI(1'b0),
        .CO({RF_reg_r1_0_31_0_5_i_8_n_0,NLW_RF_reg_r1_0_31_0_5_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\memory_to_writeback_reg_n_0_[2] ,1'b0}),
        .O({RF_reg_r1_0_31_0_5_i_8_n_4,RF_reg_r1_0_31_0_5_i_8_n_5,RF_reg_r1_0_31_0_5_i_8_n_6,RF_reg_r1_0_31_0_5_i_8_n_7}),
        .S({\memory_to_writeback_reg_n_0_[4] ,\memory_to_writeback_reg_n_0_[3] ,RF_reg_r1_0_31_0_5_i_10_n_0,\memory_to_writeback_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_0_5_i_9
       (.CI(RF_reg_r1_0_31_0_5_i_8_n_0),
        .CO({RF_reg_r1_0_31_0_5_i_9_n_0,NLW_RF_reg_r1_0_31_0_5_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_0_5_i_9_n_4,RF_reg_r1_0_31_0_5_i_9_n_5,RF_reg_r1_0_31_0_5_i_9_n_6,RF_reg_r1_0_31_0_5_i_9_n_7}),
        .S({\memory_to_writeback_reg_n_0_[8] ,\memory_to_writeback_reg_n_0_[7] ,\memory_to_writeback_reg_n_0_[6] ,\memory_to_writeback_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_12_17_i_7
       (.CI(RF_reg_r1_0_31_6_11_i_7_n_0),
        .CO({RF_reg_r1_0_31_12_17_i_7_n_0,NLW_RF_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_12_17_i_7_n_4,RF_reg_r1_0_31_12_17_i_7_n_5,RF_reg_r1_0_31_12_17_i_7_n_6,RF_reg_r1_0_31_12_17_i_7_n_7}),
        .S({\memory_to_writeback_reg_n_0_[16] ,\memory_to_writeback_reg_n_0_[15] ,\memory_to_writeback_reg_n_0_[14] ,\memory_to_writeback_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_12_17_i_8
       (.CI(RF_reg_r1_0_31_12_17_i_7_n_0),
        .CO({RF_reg_r1_0_31_12_17_i_8_n_0,NLW_RF_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_12_17_i_8_n_4,RF_reg_r1_0_31_12_17_i_8_n_5,RF_reg_r1_0_31_12_17_i_8_n_6,RF_reg_r1_0_31_12_17_i_8_n_7}),
        .S({\memory_to_writeback_reg_n_0_[20] ,\memory_to_writeback_reg_n_0_[19] ,\memory_to_writeback_reg_n_0_[18] ,\memory_to_writeback_reg_n_0_[17] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_18_23_i_7
       (.CI(RF_reg_r1_0_31_12_17_i_8_n_0),
        .CO({RF_reg_r1_0_31_18_23_i_7_n_0,NLW_RF_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_18_23_i_7_n_4,RF_reg_r1_0_31_18_23_i_7_n_5,RF_reg_r1_0_31_18_23_i_7_n_6,RF_reg_r1_0_31_18_23_i_7_n_7}),
        .S({\memory_to_writeback_reg_n_0_[24] ,\memory_to_writeback_reg_n_0_[23] ,\memory_to_writeback_reg_n_0_[22] ,\memory_to_writeback_reg_n_0_[21] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_24_29_i_7
       (.CI(RF_reg_r1_0_31_18_23_i_7_n_0),
        .CO({RF_reg_r1_0_31_24_29_i_7_n_0,NLW_RF_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_24_29_i_7_n_4,RF_reg_r1_0_31_24_29_i_7_n_5,RF_reg_r1_0_31_24_29_i_7_n_6,RF_reg_r1_0_31_24_29_i_7_n_7}),
        .S({\memory_to_writeback_reg_n_0_[28] ,\memory_to_writeback_reg_n_0_[27] ,\memory_to_writeback_reg_n_0_[26] ,\memory_to_writeback_reg_n_0_[25] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_24_29_i_8
       (.CI(RF_reg_r1_0_31_24_29_i_7_n_0),
        .CO(NLW_RF_reg_r1_0_31_24_29_i_8_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_RF_reg_r1_0_31_24_29_i_8_O_UNCONNECTED[3],RF_reg_r1_0_31_24_29_i_8_n_5,RF_reg_r1_0_31_24_29_i_8_n_6,RF_reg_r1_0_31_24_29_i_8_n_7}),
        .S({1'b0,\memory_to_writeback_reg_n_0_[31] ,\memory_to_writeback_reg_n_0_[30] ,\memory_to_writeback_reg_n_0_[29] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 RF_reg_r1_0_31_6_11_i_7
       (.CI(RF_reg_r1_0_31_0_5_i_9_n_0),
        .CO({RF_reg_r1_0_31_6_11_i_7_n_0,NLW_RF_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({RF_reg_r1_0_31_6_11_i_7_n_4,RF_reg_r1_0_31_6_11_i_7_n_5,RF_reg_r1_0_31_6_11_i_7_n_6,RF_reg_r1_0_31_6_11_i_7_n_7}),
        .S({\memory_to_writeback_reg_n_0_[12] ,\memory_to_writeback_reg_n_0_[11] ,\memory_to_writeback_reg_n_0_[10] ,\memory_to_writeback_reg_n_0_[9] }));
  LUT6 #(
    .INIT(64'h0000000008000051)) 
    \decode_to_execute[138]_i_2 
       (.I0(\fetch_to_decode_reg_n_0_[35] ),
        .I1(\fetch_to_decode_reg_n_0_[34] ),
        .I2(\fetch_to_decode_reg_n_0_[36] ),
        .I3(\fetch_to_decode_reg_n_0_[37] ),
        .I4(\fetch_to_decode_reg_n_0_[38] ),
        .I5(PC_n_48),
        .O(alu_srcB_decode[0]));
  LUT6 #(
    .INIT(64'h0001000000000100)) 
    \decode_to_execute[138]_i_3 
       (.I0(\fetch_to_decode_reg_n_0_[38] ),
        .I1(\fetch_to_decode_reg_n_0_[35] ),
        .I2(PC_n_48),
        .I3(\fetch_to_decode_reg_n_0_[37] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[34] ),
        .O(alu_srcB_decode[1]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \decode_to_execute[191]_i_2 
       (.I0(\fetch_to_decode_reg_n_0_[38] ),
        .I1(\fetch_to_decode_reg_n_0_[35] ),
        .I2(\fetch_to_decode_reg_n_0_[32] ),
        .I3(\fetch_to_decode_reg_n_0_[33] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[34] ),
        .O(alu_srcA_decode));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \decode_to_execute[225]_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[37] ),
        .I1(\fetch_to_decode_reg_n_0_[35] ),
        .I2(PC_n_48),
        .I3(\fetch_to_decode_reg_n_0_[34] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[38] ),
        .O(memWrite_decode));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \decode_to_execute[226]_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[37] ),
        .I1(\fetch_to_decode_reg_n_0_[35] ),
        .I2(PC_n_48),
        .I3(\fetch_to_decode_reg_n_0_[34] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[38] ),
        .O(memRead2_decode));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \decode_to_execute[229]_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[38] ),
        .I1(\fetch_to_decode_reg_n_0_[37] ),
        .I2(\fetch_to_decode_reg_n_0_[32] ),
        .I3(\fetch_to_decode_reg_n_0_[33] ),
        .I4(\fetch_to_decode_reg_n_0_[34] ),
        .I5(\fetch_to_decode_reg_n_0_[36] ),
        .O(pcSource_decode[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \decode_to_execute[230]_i_3 
       (.I0(\fetch_to_decode_reg_n_0_[33] ),
        .I1(\fetch_to_decode_reg_n_0_[32] ),
        .I2(\fetch_to_decode_reg_n_0_[37] ),
        .I3(\fetch_to_decode_reg_n_0_[38] ),
        .O(\decode_to_execute[230]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20A22080)) 
    \decode_to_execute[231]_i_1 
       (.I0(\decode_to_execute[231]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg_n_0_[34] ),
        .I2(\fetch_to_decode_reg_n_0_[37] ),
        .I3(\fetch_to_decode_reg_n_0_[38] ),
        .I4(U_immed_decode[12]),
        .O(alu_fun_decode[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \decode_to_execute[231]_i_2 
       (.I0(\fetch_to_decode_reg_n_0_[35] ),
        .I1(\fetch_to_decode_reg_n_0_[36] ),
        .I2(\fetch_to_decode_reg_n_0_[33] ),
        .I3(\fetch_to_decode_reg_n_0_[32] ),
        .O(\decode_to_execute[231]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \decode_to_execute[232]_i_1 
       (.I0(PC_n_48),
        .I1(\fetch_to_decode_reg_n_0_[36] ),
        .I2(\fetch_to_decode_reg_n_0_[35] ),
        .I3(\fetch_to_decode_reg_n_0_[38] ),
        .I4(\fetch_to_decode_reg_n_0_[34] ),
        .I5(U_immed_decode[13]),
        .O(alu_fun_decode[1]));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[0] ),
        .Q(branch_pc_execute[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[100] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[4]),
        .Q(\decode_to_execute_reg_n_0_[100] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[101] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[5]),
        .Q(\decode_to_execute_reg_n_0_[101] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[102] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[6]),
        .Q(\decode_to_execute_reg_n_0_[102] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[103] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[7]),
        .Q(\decode_to_execute_reg_n_0_[103] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[104] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[8]),
        .Q(\decode_to_execute_reg_n_0_[104] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[105] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[9]),
        .Q(\decode_to_execute_reg_n_0_[105] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[106] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[10]),
        .Q(\decode_to_execute_reg_n_0_[106] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[107] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[11]),
        .Q(\decode_to_execute_reg_n_0_[107] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[108] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[12]),
        .Q(\decode_to_execute_reg_n_0_[108] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[109] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[13]),
        .Q(\decode_to_execute_reg_n_0_[109] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[10] ),
        .Q(\decode_to_execute_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[110] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[14]),
        .Q(\decode_to_execute_reg_n_0_[110] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[111] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[15]),
        .Q(\decode_to_execute_reg_n_0_[111] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[112] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[16]),
        .Q(\decode_to_execute_reg_n_0_[112] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[113] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[17]),
        .Q(\decode_to_execute_reg_n_0_[113] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[114] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[18]),
        .Q(\decode_to_execute_reg_n_0_[114] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[115] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[19]),
        .Q(\decode_to_execute_reg_n_0_[115] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[116] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[20]),
        .Q(\decode_to_execute_reg_n_0_[116] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[117] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[21]),
        .Q(\decode_to_execute_reg_n_0_[117] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[118] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[22]),
        .Q(\decode_to_execute_reg_n_0_[118] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[119] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[23]),
        .Q(\decode_to_execute_reg_n_0_[119] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[11] ),
        .Q(\decode_to_execute_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[120] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[24]),
        .Q(\decode_to_execute_reg_n_0_[120] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[121] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[25]),
        .Q(\decode_to_execute_reg_n_0_[121] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[122] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[26]),
        .Q(\decode_to_execute_reg_n_0_[122] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[123] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[27]),
        .Q(\decode_to_execute_reg_n_0_[123] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[124] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[28]),
        .Q(\decode_to_execute_reg_n_0_[124] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[125] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[29]),
        .Q(\decode_to_execute_reg_n_0_[125] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[126] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[30]),
        .Q(\decode_to_execute_reg_n_0_[126] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[127] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[31]),
        .Q(\decode_to_execute_reg_n_0_[127] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[128] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[0]),
        .Q(aluBin_execute[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[129] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[1]),
        .Q(aluBin_execute[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[12] ),
        .Q(\decode_to_execute_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[130] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[2]),
        .Q(aluBin_execute[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[131] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[3]),
        .Q(aluBin_execute[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[132] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[4]),
        .Q(aluBin_execute[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[133] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[5]),
        .Q(aluBin_execute[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[134] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[6]),
        .Q(aluBin_execute[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[135] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[7]),
        .Q(aluBin_execute[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[136] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[8]),
        .Q(aluBin_execute[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[137] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[9]),
        .Q(aluBin_execute[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[138] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[10]),
        .Q(aluBin_execute[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[139] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[11]),
        .Q(aluBin_execute[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[13] ),
        .Q(\decode_to_execute_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[140] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[12]),
        .Q(aluBin_execute[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[141] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[13]),
        .Q(aluBin_execute[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[142] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[14]),
        .Q(aluBin_execute[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[143] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[15]),
        .Q(aluBin_execute[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[144] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[16]),
        .Q(aluBin_execute[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[145] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[17]),
        .Q(aluBin_execute[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[146] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[18]),
        .Q(aluBin_execute[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[147] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[19]),
        .Q(aluBin_execute[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[148] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[20]),
        .Q(aluBin_execute[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[149] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[21]),
        .Q(aluBin_execute[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[14] ),
        .Q(\decode_to_execute_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[150] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[22]),
        .Q(aluBin_execute[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[151] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[23]),
        .Q(aluBin_execute[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[152] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[24]),
        .Q(aluBin_execute[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[153] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[25]),
        .Q(aluBin_execute[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[154] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[26]),
        .Q(aluBin_execute[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[155] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[27]),
        .Q(aluBin_execute[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[156] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[28]),
        .Q(aluBin_execute[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[157] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[29]),
        .Q(aluBin_execute[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[158] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[30]),
        .Q(aluBin_execute[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[159] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluBin_decode[31]),
        .Q(aluBin_execute[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[15] ),
        .Q(\decode_to_execute_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[160] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_12),
        .Q(aluAin_execute[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[161] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_11),
        .Q(aluAin_execute[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[162] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_10),
        .Q(aluAin_execute[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[163] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_9),
        .Q(aluAin_execute[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[164] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_8),
        .Q(aluAin_execute[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[165] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_7),
        .Q(aluAin_execute[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[166] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_6),
        .Q(aluAin_execute[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[167] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_5),
        .Q(aluAin_execute[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[168] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_4),
        .Q(aluAin_execute[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[169] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_3),
        .Q(aluAin_execute[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[16] ),
        .Q(\decode_to_execute_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[170] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_2),
        .Q(aluAin_execute[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[171] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(RF_n_1),
        .Q(aluAin_execute[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[172] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[12]),
        .Q(aluAin_execute[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[173] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[13]),
        .Q(aluAin_execute[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[174] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[14]),
        .Q(aluAin_execute[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[175] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[15]),
        .Q(aluAin_execute[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[176] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[16]),
        .Q(aluAin_execute[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[177] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[17]),
        .Q(aluAin_execute[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[178] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[18]),
        .Q(aluAin_execute[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[179] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[19]),
        .Q(aluAin_execute[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[17] ),
        .Q(\decode_to_execute_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[180] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[20]),
        .Q(aluAin_execute[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[181] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[21]),
        .Q(aluAin_execute[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[182] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[22]),
        .Q(aluAin_execute[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[183] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[23]),
        .Q(aluAin_execute[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[184] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[24]),
        .Q(aluAin_execute[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[185] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[25]),
        .Q(aluAin_execute[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[186] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[26]),
        .Q(aluAin_execute[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[187] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[27]),
        .Q(aluAin_execute[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[188] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[28]),
        .Q(aluAin_execute[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[189] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[29]),
        .Q(aluAin_execute[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[18] ),
        .Q(\decode_to_execute_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[190] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[30]),
        .Q(aluAin_execute[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[191] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluAin_decode[31]),
        .Q(aluAin_execute[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[192] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[32] ),
        .Q(\decode_to_execute_reg_n_0_[192] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[193] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[33] ),
        .Q(\decode_to_execute_reg_n_0_[193] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[194] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[34] ),
        .Q(\decode_to_execute_reg_n_0_[194] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[195] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[35] ),
        .Q(\decode_to_execute_reg_n_0_[195] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[196] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[36] ),
        .Q(\decode_to_execute_reg_n_0_[196] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[197] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[37] ),
        .Q(\decode_to_execute_reg_n_0_[197] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[198] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[38] ),
        .Q(\decode_to_execute_reg_n_0_[198] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[199] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in3_in[0]),
        .Q(p_0_in2_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[19] ),
        .Q(\decode_to_execute_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[1] ),
        .Q(\decode_to_execute_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[200] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in3_in[1]),
        .Q(p_0_in2_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[201] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in3_in[2]),
        .Q(p_0_in2_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[202] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in3_in[3]),
        .Q(p_0_in2_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[203] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in3_in[4]),
        .Q(p_0_in2_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[204] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[12]),
        .Q(\decode_to_execute_reg_n_0_[204] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[205] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[13]),
        .Q(\decode_to_execute_reg_n_0_[205] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[206] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[14]),
        .Q(\decode_to_execute_reg_n_0_[206] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[207] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[15]),
        .Q(\decode_to_execute_reg_n_0_[207] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[208] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[16]),
        .Q(\decode_to_execute_reg_n_0_[208] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[209] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[17]),
        .Q(\decode_to_execute_reg_n_0_[209] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[20] ),
        .Q(\decode_to_execute_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[210] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[18]),
        .Q(\decode_to_execute_reg_n_0_[210] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[211] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[19]),
        .Q(\decode_to_execute_reg_n_0_[211] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[21] ),
        .Q(\decode_to_execute_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[225] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memWrite_decode),
        .Q(\decode_to_execute_reg_n_0_[225] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[226] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memRead2_decode),
        .Q(\decode_to_execute_reg_n_0_[226] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[229] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pcSource_decode[0]),
        .Q(\decode_to_execute_reg_n_0_[229] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[22] ),
        .Q(\decode_to_execute_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[230] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pcSource_decode[1]),
        .Q(\decode_to_execute_reg_n_0_[230] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[231] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(alu_fun_decode[0]),
        .Q(alu_fun_execute[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[232] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(alu_fun_decode[1]),
        .Q(alu_fun_execute[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[23] ),
        .Q(\decode_to_execute_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[24] ),
        .Q(\decode_to_execute_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[25] ),
        .Q(\decode_to_execute_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[26] ),
        .Q(\decode_to_execute_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[27] ),
        .Q(\decode_to_execute_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[28] ),
        .Q(\decode_to_execute_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[29] ),
        .Q(\decode_to_execute_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[2] ),
        .Q(\decode_to_execute_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[30] ),
        .Q(\decode_to_execute_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[31] ),
        .Q(\decode_to_execute_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[32] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[20]),
        .Q(I_immed_execute[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[33] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[21]),
        .Q(I_immed_execute[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[34] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[22]),
        .Q(I_immed_execute[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[35] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[23]),
        .Q(I_immed_execute[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[36] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[24]),
        .Q(I_immed_execute[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[37] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[25]),
        .Q(I_immed_execute[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[38] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[26]),
        .Q(I_immed_execute[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[39] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[27]),
        .Q(I_immed_execute[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[3] ),
        .Q(\decode_to_execute_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[40] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[28]),
        .Q(I_immed_execute[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[41] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[29]),
        .Q(I_immed_execute[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[42] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[30]),
        .Q(I_immed_execute[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[4] ),
        .Q(\decode_to_execute_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[5] ),
        .Q(\decode_to_execute_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[63] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(U_immed_decode[31]),
        .Q(I_immed_execute[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[64] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[0]),
        .Q(A_execute[0]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[65] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[1]),
        .Q(A_execute[1]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[66] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[2]),
        .Q(A_execute[2]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[67] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[3]),
        .Q(A_execute[3]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[68] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[4]),
        .Q(A_execute[4]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[69] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[5]),
        .Q(A_execute[5]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[6] ),
        .Q(\decode_to_execute_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[70] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[6]),
        .Q(A_execute[6]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[71] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[7]),
        .Q(A_execute[7]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[72] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[8]),
        .Q(A_execute[8]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[73] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[9]),
        .Q(A_execute[9]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[74] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[10]),
        .Q(A_execute[10]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[75] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[11]),
        .Q(A_execute[11]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[76] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[12]),
        .Q(A_execute[12]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[77] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[13]),
        .Q(A_execute[13]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[78] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[14]),
        .Q(A_execute[14]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[79] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[15]),
        .Q(A_execute[15]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[7] ),
        .Q(\decode_to_execute_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[80] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[16]),
        .Q(A_execute[16]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[81] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[17]),
        .Q(A_execute[17]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[82] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[18]),
        .Q(A_execute[18]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[83] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[19]),
        .Q(A_execute[19]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[84] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[20]),
        .Q(A_execute[20]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[85] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[21]),
        .Q(A_execute[21]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[86] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[22]),
        .Q(A_execute[22]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[87] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[23]),
        .Q(A_execute[23]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[88] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[24]),
        .Q(A_execute[24]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[89] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[25]),
        .Q(A_execute[25]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[8] ),
        .Q(\decode_to_execute_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[90] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[26]),
        .Q(A_execute[26]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[91] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[27]),
        .Q(A_execute[27]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[92] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[28]),
        .Q(A_execute[28]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[93] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[29]),
        .Q(A_execute[29]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[94] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[30]),
        .Q(A_execute[30]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[95] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data10[31]),
        .Q(A_execute[31]),
        .R(RF_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[96] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[0]),
        .Q(\decode_to_execute_reg_n_0_[96] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[97] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[1]),
        .Q(\decode_to_execute_reg_n_0_[97] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[98] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[2]),
        .Q(\decode_to_execute_reg_n_0_[98] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[99] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(Data20[3]),
        .Q(\decode_to_execute_reg_n_0_[99] ),
        .R(RF_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \decode_to_execute_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\fetch_to_decode_reg_n_0_[9] ),
        .Q(\decode_to_execute_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    dependency_reason_i_2
       (.I0(\stall[0]_i_2_n_0 ),
        .I1(stall[0]),
        .I2(pc_write_cont_reg_n_0),
        .O(pc_write_cont));
  FDRE #(
    .INIT(1'b0)) 
    dependency_reason_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_15),
        .Q(dependency_reason_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[128]_i_1 
       (.I0(\ALU/data9 ),
        .I1(\ALU/data8 ),
        .I2(alu_fun_execute[1]),
        .I3(\execute_to_memory[128]_i_4_n_0 ),
        .I4(alu_fun_execute[0]),
        .I5(\ALU/data0 [0]),
        .O(aluResult_execute));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_10 
       (.I0(aluBin_execute[24]),
        .I1(aluAin_execute[24]),
        .I2(aluAin_execute[25]),
        .I3(aluBin_execute[25]),
        .O(\execute_to_memory[128]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_11 
       (.I0(aluBin_execute[30]),
        .I1(aluAin_execute[30]),
        .I2(aluBin_execute[31]),
        .I3(aluAin_execute[31]),
        .O(\execute_to_memory[128]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_12 
       (.I0(aluBin_execute[28]),
        .I1(aluAin_execute[28]),
        .I2(aluBin_execute[29]),
        .I3(aluAin_execute[29]),
        .O(\execute_to_memory[128]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_13 
       (.I0(aluBin_execute[26]),
        .I1(aluAin_execute[26]),
        .I2(aluBin_execute[27]),
        .I3(aluAin_execute[27]),
        .O(\execute_to_memory[128]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_14 
       (.I0(aluBin_execute[24]),
        .I1(aluAin_execute[24]),
        .I2(aluBin_execute[25]),
        .I3(aluAin_execute[25]),
        .O(\execute_to_memory[128]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_16 
       (.I0(aluBin_execute[30]),
        .I1(aluAin_execute[30]),
        .I2(aluBin_execute[31]),
        .I3(aluAin_execute[31]),
        .O(\execute_to_memory[128]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_17 
       (.I0(aluBin_execute[28]),
        .I1(aluAin_execute[28]),
        .I2(aluAin_execute[29]),
        .I3(aluBin_execute[29]),
        .O(\execute_to_memory[128]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_18 
       (.I0(aluBin_execute[26]),
        .I1(aluAin_execute[26]),
        .I2(aluAin_execute[27]),
        .I3(aluBin_execute[27]),
        .O(\execute_to_memory[128]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_19 
       (.I0(aluBin_execute[24]),
        .I1(aluAin_execute[24]),
        .I2(aluAin_execute[25]),
        .I3(aluBin_execute[25]),
        .O(\execute_to_memory[128]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_20 
       (.I0(aluBin_execute[30]),
        .I1(aluAin_execute[30]),
        .I2(aluBin_execute[31]),
        .I3(aluAin_execute[31]),
        .O(\execute_to_memory[128]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_21 
       (.I0(aluBin_execute[28]),
        .I1(aluAin_execute[28]),
        .I2(aluBin_execute[29]),
        .I3(aluAin_execute[29]),
        .O(\execute_to_memory[128]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_22 
       (.I0(aluBin_execute[26]),
        .I1(aluAin_execute[26]),
        .I2(aluBin_execute[27]),
        .I3(aluAin_execute[27]),
        .O(\execute_to_memory[128]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_23 
       (.I0(aluBin_execute[24]),
        .I1(aluAin_execute[24]),
        .I2(aluBin_execute[25]),
        .I3(aluAin_execute[25]),
        .O(\execute_to_memory[128]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[128]_i_24 
       (.I0(aluAin_execute[3]),
        .I1(aluBin_execute[3]),
        .O(\execute_to_memory[128]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[128]_i_25 
       (.I0(aluAin_execute[2]),
        .I1(aluBin_execute[2]),
        .O(\execute_to_memory[128]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[128]_i_26 
       (.I0(aluAin_execute[1]),
        .I1(aluBin_execute[1]),
        .O(\execute_to_memory[128]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[128]_i_27 
       (.I0(aluAin_execute[0]),
        .I1(aluBin_execute[0]),
        .O(\execute_to_memory[128]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_29 
       (.I0(aluBin_execute[22]),
        .I1(aluAin_execute[22]),
        .I2(aluAin_execute[23]),
        .I3(aluBin_execute[23]),
        .O(\execute_to_memory[128]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_30 
       (.I0(aluBin_execute[20]),
        .I1(aluAin_execute[20]),
        .I2(aluAin_execute[21]),
        .I3(aluBin_execute[21]),
        .O(\execute_to_memory[128]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_31 
       (.I0(aluBin_execute[18]),
        .I1(aluAin_execute[18]),
        .I2(aluAin_execute[19]),
        .I3(aluBin_execute[19]),
        .O(\execute_to_memory[128]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_32 
       (.I0(aluBin_execute[16]),
        .I1(aluAin_execute[16]),
        .I2(aluAin_execute[17]),
        .I3(aluBin_execute[17]),
        .O(\execute_to_memory[128]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_33 
       (.I0(aluBin_execute[22]),
        .I1(aluAin_execute[22]),
        .I2(aluBin_execute[23]),
        .I3(aluAin_execute[23]),
        .O(\execute_to_memory[128]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_34 
       (.I0(aluBin_execute[20]),
        .I1(aluAin_execute[20]),
        .I2(aluBin_execute[21]),
        .I3(aluAin_execute[21]),
        .O(\execute_to_memory[128]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_35 
       (.I0(aluBin_execute[18]),
        .I1(aluAin_execute[18]),
        .I2(aluBin_execute[19]),
        .I3(aluAin_execute[19]),
        .O(\execute_to_memory[128]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_36 
       (.I0(aluBin_execute[16]),
        .I1(aluAin_execute[16]),
        .I2(aluBin_execute[17]),
        .I3(aluAin_execute[17]),
        .O(\execute_to_memory[128]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_38 
       (.I0(aluBin_execute[22]),
        .I1(aluAin_execute[22]),
        .I2(aluAin_execute[23]),
        .I3(aluBin_execute[23]),
        .O(\execute_to_memory[128]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_39 
       (.I0(aluBin_execute[20]),
        .I1(aluAin_execute[20]),
        .I2(aluAin_execute[21]),
        .I3(aluBin_execute[21]),
        .O(\execute_to_memory[128]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \execute_to_memory[128]_i_4 
       (.I0(aluBin_execute[1]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[0]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(aluBin_execute[0]),
        .O(\execute_to_memory[128]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_40 
       (.I0(aluBin_execute[18]),
        .I1(aluAin_execute[18]),
        .I2(aluAin_execute[19]),
        .I3(aluBin_execute[19]),
        .O(\execute_to_memory[128]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_41 
       (.I0(aluBin_execute[16]),
        .I1(aluAin_execute[16]),
        .I2(aluAin_execute[17]),
        .I3(aluBin_execute[17]),
        .O(\execute_to_memory[128]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_42 
       (.I0(aluBin_execute[22]),
        .I1(aluAin_execute[22]),
        .I2(aluBin_execute[23]),
        .I3(aluAin_execute[23]),
        .O(\execute_to_memory[128]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_43 
       (.I0(aluBin_execute[20]),
        .I1(aluAin_execute[20]),
        .I2(aluBin_execute[21]),
        .I3(aluAin_execute[21]),
        .O(\execute_to_memory[128]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_44 
       (.I0(aluBin_execute[18]),
        .I1(aluAin_execute[18]),
        .I2(aluBin_execute[19]),
        .I3(aluAin_execute[19]),
        .O(\execute_to_memory[128]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_45 
       (.I0(aluBin_execute[16]),
        .I1(aluAin_execute[16]),
        .I2(aluBin_execute[17]),
        .I3(aluAin_execute[17]),
        .O(\execute_to_memory[128]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_47 
       (.I0(aluBin_execute[14]),
        .I1(aluAin_execute[14]),
        .I2(aluAin_execute[15]),
        .I3(aluBin_execute[15]),
        .O(\execute_to_memory[128]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_48 
       (.I0(aluBin_execute[12]),
        .I1(aluAin_execute[12]),
        .I2(aluAin_execute[13]),
        .I3(aluBin_execute[13]),
        .O(\execute_to_memory[128]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_49 
       (.I0(aluBin_execute[10]),
        .I1(aluAin_execute[10]),
        .I2(aluAin_execute[11]),
        .I3(aluBin_execute[11]),
        .O(\execute_to_memory[128]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_50 
       (.I0(aluBin_execute[8]),
        .I1(aluAin_execute[8]),
        .I2(aluAin_execute[9]),
        .I3(aluBin_execute[9]),
        .O(\execute_to_memory[128]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_51 
       (.I0(aluBin_execute[14]),
        .I1(aluAin_execute[14]),
        .I2(aluBin_execute[15]),
        .I3(aluAin_execute[15]),
        .O(\execute_to_memory[128]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_52 
       (.I0(aluBin_execute[12]),
        .I1(aluAin_execute[12]),
        .I2(aluBin_execute[13]),
        .I3(aluAin_execute[13]),
        .O(\execute_to_memory[128]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_53 
       (.I0(aluBin_execute[10]),
        .I1(aluAin_execute[10]),
        .I2(aluBin_execute[11]),
        .I3(aluAin_execute[11]),
        .O(\execute_to_memory[128]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_54 
       (.I0(aluBin_execute[8]),
        .I1(aluAin_execute[8]),
        .I2(aluBin_execute[9]),
        .I3(aluAin_execute[9]),
        .O(\execute_to_memory[128]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_56 
       (.I0(aluBin_execute[14]),
        .I1(aluAin_execute[14]),
        .I2(aluAin_execute[15]),
        .I3(aluBin_execute[15]),
        .O(\execute_to_memory[128]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_57 
       (.I0(aluBin_execute[12]),
        .I1(aluAin_execute[12]),
        .I2(aluAin_execute[13]),
        .I3(aluBin_execute[13]),
        .O(\execute_to_memory[128]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_58 
       (.I0(aluBin_execute[10]),
        .I1(aluAin_execute[10]),
        .I2(aluAin_execute[11]),
        .I3(aluBin_execute[11]),
        .O(\execute_to_memory[128]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_59 
       (.I0(aluBin_execute[8]),
        .I1(aluAin_execute[8]),
        .I2(aluAin_execute[9]),
        .I3(aluBin_execute[9]),
        .O(\execute_to_memory[128]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_60 
       (.I0(aluBin_execute[14]),
        .I1(aluAin_execute[14]),
        .I2(aluBin_execute[15]),
        .I3(aluAin_execute[15]),
        .O(\execute_to_memory[128]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_61 
       (.I0(aluBin_execute[12]),
        .I1(aluAin_execute[12]),
        .I2(aluBin_execute[13]),
        .I3(aluAin_execute[13]),
        .O(\execute_to_memory[128]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_62 
       (.I0(aluBin_execute[10]),
        .I1(aluAin_execute[10]),
        .I2(aluBin_execute[11]),
        .I3(aluAin_execute[11]),
        .O(\execute_to_memory[128]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_63 
       (.I0(aluBin_execute[8]),
        .I1(aluAin_execute[8]),
        .I2(aluBin_execute[9]),
        .I3(aluAin_execute[9]),
        .O(\execute_to_memory[128]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_64 
       (.I0(aluBin_execute[6]),
        .I1(aluAin_execute[6]),
        .I2(aluAin_execute[7]),
        .I3(aluBin_execute[7]),
        .O(\execute_to_memory[128]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_65 
       (.I0(aluBin_execute[4]),
        .I1(aluAin_execute[4]),
        .I2(aluAin_execute[5]),
        .I3(aluBin_execute[5]),
        .O(\execute_to_memory[128]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_66 
       (.I0(aluBin_execute[2]),
        .I1(aluAin_execute[2]),
        .I2(aluAin_execute[3]),
        .I3(aluBin_execute[3]),
        .O(\execute_to_memory[128]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_67 
       (.I0(aluBin_execute[0]),
        .I1(aluAin_execute[0]),
        .I2(aluAin_execute[1]),
        .I3(aluBin_execute[1]),
        .O(\execute_to_memory[128]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_68 
       (.I0(aluBin_execute[6]),
        .I1(aluAin_execute[6]),
        .I2(aluBin_execute[7]),
        .I3(aluAin_execute[7]),
        .O(\execute_to_memory[128]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_69 
       (.I0(aluBin_execute[4]),
        .I1(aluAin_execute[4]),
        .I2(aluBin_execute[5]),
        .I3(aluAin_execute[5]),
        .O(\execute_to_memory[128]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_7 
       (.I0(aluBin_execute[30]),
        .I1(aluAin_execute[30]),
        .I2(aluAin_execute[31]),
        .I3(aluBin_execute[31]),
        .O(\execute_to_memory[128]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_70 
       (.I0(aluBin_execute[2]),
        .I1(aluAin_execute[2]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[3]),
        .O(\execute_to_memory[128]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_71 
       (.I0(aluBin_execute[0]),
        .I1(aluAin_execute[0]),
        .I2(aluBin_execute[1]),
        .I3(aluAin_execute[1]),
        .O(\execute_to_memory[128]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_72 
       (.I0(aluBin_execute[6]),
        .I1(aluAin_execute[6]),
        .I2(aluAin_execute[7]),
        .I3(aluBin_execute[7]),
        .O(\execute_to_memory[128]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_73 
       (.I0(aluBin_execute[4]),
        .I1(aluAin_execute[4]),
        .I2(aluAin_execute[5]),
        .I3(aluBin_execute[5]),
        .O(\execute_to_memory[128]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_74 
       (.I0(aluBin_execute[2]),
        .I1(aluAin_execute[2]),
        .I2(aluAin_execute[3]),
        .I3(aluBin_execute[3]),
        .O(\execute_to_memory[128]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_75 
       (.I0(aluBin_execute[0]),
        .I1(aluAin_execute[0]),
        .I2(aluAin_execute[1]),
        .I3(aluBin_execute[1]),
        .O(\execute_to_memory[128]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_76 
       (.I0(aluBin_execute[6]),
        .I1(aluAin_execute[6]),
        .I2(aluBin_execute[7]),
        .I3(aluAin_execute[7]),
        .O(\execute_to_memory[128]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_77 
       (.I0(aluBin_execute[4]),
        .I1(aluAin_execute[4]),
        .I2(aluBin_execute[5]),
        .I3(aluAin_execute[5]),
        .O(\execute_to_memory[128]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_78 
       (.I0(aluBin_execute[2]),
        .I1(aluAin_execute[2]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[3]),
        .O(\execute_to_memory[128]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_to_memory[128]_i_79 
       (.I0(aluBin_execute[0]),
        .I1(aluAin_execute[0]),
        .I2(aluBin_execute[1]),
        .I3(aluAin_execute[1]),
        .O(\execute_to_memory[128]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_8 
       (.I0(aluBin_execute[28]),
        .I1(aluAin_execute[28]),
        .I2(aluAin_execute[29]),
        .I3(aluBin_execute[29]),
        .O(\execute_to_memory[128]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \execute_to_memory[128]_i_9 
       (.I0(aluBin_execute[26]),
        .I1(aluAin_execute[26]),
        .I2(aluAin_execute[27]),
        .I3(aluBin_execute[27]),
        .O(\execute_to_memory[128]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[129]_i_1 
       (.I0(\execute_to_memory[129]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[130]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [1]),
        .O(\execute_to_memory[129]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \execute_to_memory[129]_i_2 
       (.I0(aluBin_execute[2]),
        .I1(aluBin_execute[4]),
        .I2(aluAin_execute[0]),
        .I3(aluBin_execute[3]),
        .I4(aluBin_execute[1]),
        .O(\execute_to_memory[129]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[130]_i_1 
       (.I0(\execute_to_memory[130]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[131]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [2]),
        .O(\execute_to_memory[130]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \execute_to_memory[130]_i_2 
       (.I0(aluBin_execute[2]),
        .I1(aluBin_execute[4]),
        .I2(aluAin_execute[1]),
        .I3(aluBin_execute[3]),
        .I4(aluBin_execute[1]),
        .O(\execute_to_memory[130]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[131]_i_1 
       (.I0(\execute_to_memory[131]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[132]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [3]),
        .O(\execute_to_memory[131]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \execute_to_memory[131]_i_2 
       (.I0(aluAin_execute[0]),
        .I1(aluBin_execute[1]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[2]),
        .I4(aluBin_execute[4]),
        .I5(aluBin_execute[2]),
        .O(\execute_to_memory[131]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[132]_i_1 
       (.I0(\execute_to_memory[132]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[133]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [4]),
        .O(\execute_to_memory[132]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \execute_to_memory[132]_i_2 
       (.I0(aluAin_execute[1]),
        .I1(aluBin_execute[1]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[3]),
        .I4(aluBin_execute[4]),
        .I5(aluBin_execute[2]),
        .O(\execute_to_memory[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[133]_i_1 
       (.I0(\execute_to_memory[133]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[134]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [5]),
        .O(\execute_to_memory[133]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \execute_to_memory[133]_i_2 
       (.I0(aluBin_execute[3]),
        .I1(aluAin_execute[2]),
        .I2(aluBin_execute[4]),
        .I3(aluBin_execute[2]),
        .I4(aluBin_execute[1]),
        .I5(\execute_to_memory[135]_i_4_n_0 ),
        .O(\execute_to_memory[133]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[134]_i_1 
       (.I0(\execute_to_memory[134]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[135]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [6]),
        .O(\execute_to_memory[134]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \execute_to_memory[134]_i_2 
       (.I0(aluBin_execute[3]),
        .I1(aluAin_execute[3]),
        .I2(aluBin_execute[4]),
        .I3(aluBin_execute[2]),
        .I4(aluBin_execute[1]),
        .I5(\execute_to_memory[136]_i_3_n_0 ),
        .O(\execute_to_memory[134]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[135]_i_1 
       (.I0(\execute_to_memory[135]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[136]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [7]),
        .O(\execute_to_memory[135]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[135]_i_2 
       (.I0(\execute_to_memory[135]_i_4_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[137]_i_3_n_0 ),
        .O(\execute_to_memory[135]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \execute_to_memory[135]_i_4 
       (.I0(aluAin_execute[0]),
        .I1(aluBin_execute[2]),
        .I2(aluBin_execute[4]),
        .I3(aluAin_execute[4]),
        .I4(aluBin_execute[3]),
        .O(\execute_to_memory[135]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[135]_i_5 
       (.I0(aluAin_execute[7]),
        .I1(aluBin_execute[7]),
        .O(\execute_to_memory[135]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[135]_i_6 
       (.I0(aluAin_execute[6]),
        .I1(aluBin_execute[6]),
        .O(\execute_to_memory[135]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[135]_i_7 
       (.I0(aluAin_execute[5]),
        .I1(aluBin_execute[5]),
        .O(\execute_to_memory[135]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[135]_i_8 
       (.I0(aluAin_execute[4]),
        .I1(aluBin_execute[4]),
        .O(\execute_to_memory[135]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[136]_i_1 
       (.I0(\execute_to_memory[136]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[137]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [8]),
        .O(\execute_to_memory[136]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[136]_i_2 
       (.I0(\execute_to_memory[136]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[138]_i_3_n_0 ),
        .O(\execute_to_memory[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \execute_to_memory[136]_i_3 
       (.I0(aluAin_execute[1]),
        .I1(aluBin_execute[2]),
        .I2(aluBin_execute[4]),
        .I3(aluAin_execute[5]),
        .I4(aluBin_execute[3]),
        .O(\execute_to_memory[136]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[137]_i_1 
       (.I0(\execute_to_memory[137]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[138]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [9]),
        .O(\execute_to_memory[137]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[137]_i_2 
       (.I0(\execute_to_memory[137]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[139]_i_4_n_0 ),
        .O(\execute_to_memory[137]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \execute_to_memory[137]_i_3 
       (.I0(aluAin_execute[2]),
        .I1(aluBin_execute[2]),
        .I2(aluBin_execute[4]),
        .I3(aluAin_execute[6]),
        .I4(aluBin_execute[3]),
        .O(\execute_to_memory[137]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[138]_i_1 
       (.I0(\execute_to_memory[138]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[139]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [10]),
        .O(\execute_to_memory[138]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[138]_i_2 
       (.I0(\execute_to_memory[138]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[140]_i_3_n_0 ),
        .O(\execute_to_memory[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \execute_to_memory[138]_i_3 
       (.I0(aluAin_execute[3]),
        .I1(aluBin_execute[2]),
        .I2(aluBin_execute[4]),
        .I3(aluAin_execute[7]),
        .I4(aluBin_execute[3]),
        .O(\execute_to_memory[138]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[139]_i_1 
       (.I0(\execute_to_memory[139]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[140]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [11]),
        .O(\execute_to_memory[139]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[139]_i_2 
       (.I0(\execute_to_memory[139]_i_4_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[141]_i_3_n_0 ),
        .O(\execute_to_memory[139]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \execute_to_memory[139]_i_4 
       (.I0(aluAin_execute[4]),
        .I1(aluBin_execute[2]),
        .I2(aluAin_execute[0]),
        .I3(aluBin_execute[3]),
        .I4(aluAin_execute[8]),
        .I5(aluBin_execute[4]),
        .O(\execute_to_memory[139]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[139]_i_5 
       (.I0(aluAin_execute[11]),
        .I1(aluBin_execute[11]),
        .O(\execute_to_memory[139]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[139]_i_6 
       (.I0(aluAin_execute[10]),
        .I1(aluBin_execute[10]),
        .O(\execute_to_memory[139]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[139]_i_7 
       (.I0(aluAin_execute[9]),
        .I1(aluBin_execute[9]),
        .O(\execute_to_memory[139]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[139]_i_8 
       (.I0(aluAin_execute[8]),
        .I1(aluBin_execute[8]),
        .O(\execute_to_memory[139]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[140]_i_1 
       (.I0(\execute_to_memory[140]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[141]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [12]),
        .O(\execute_to_memory[140]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[140]_i_2 
       (.I0(\execute_to_memory[140]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[142]_i_3_n_0 ),
        .O(\execute_to_memory[140]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \execute_to_memory[140]_i_3 
       (.I0(aluAin_execute[5]),
        .I1(aluBin_execute[2]),
        .I2(aluAin_execute[1]),
        .I3(aluBin_execute[3]),
        .I4(aluAin_execute[9]),
        .I5(aluBin_execute[4]),
        .O(\execute_to_memory[140]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[141]_i_1 
       (.I0(\execute_to_memory[141]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[142]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [13]),
        .O(\execute_to_memory[141]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[141]_i_2 
       (.I0(\execute_to_memory[141]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[143]_i_4_n_0 ),
        .O(\execute_to_memory[141]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \execute_to_memory[141]_i_3 
       (.I0(aluAin_execute[6]),
        .I1(aluBin_execute[2]),
        .I2(aluAin_execute[2]),
        .I3(aluBin_execute[3]),
        .I4(aluAin_execute[10]),
        .I5(aluBin_execute[4]),
        .O(\execute_to_memory[141]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[142]_i_1 
       (.I0(\execute_to_memory[142]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[143]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [14]),
        .O(\execute_to_memory[142]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[142]_i_2 
       (.I0(\execute_to_memory[142]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[144]_i_3_n_0 ),
        .O(\execute_to_memory[142]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \execute_to_memory[142]_i_3 
       (.I0(aluAin_execute[7]),
        .I1(aluBin_execute[2]),
        .I2(aluAin_execute[3]),
        .I3(aluBin_execute[3]),
        .I4(aluAin_execute[11]),
        .I5(aluBin_execute[4]),
        .O(\execute_to_memory[142]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[143]_i_1 
       (.I0(\execute_to_memory[143]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[144]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [15]),
        .O(\execute_to_memory[143]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[143]_i_2 
       (.I0(\execute_to_memory[143]_i_4_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[145]_i_3_n_0 ),
        .O(\execute_to_memory[143]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[143]_i_4 
       (.I0(aluAin_execute[0]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[8]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[143]_i_9_n_0 ),
        .O(\execute_to_memory[143]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[143]_i_5 
       (.I0(aluAin_execute[15]),
        .I1(aluBin_execute[15]),
        .O(\execute_to_memory[143]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[143]_i_6 
       (.I0(aluAin_execute[14]),
        .I1(aluBin_execute[14]),
        .O(\execute_to_memory[143]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[143]_i_7 
       (.I0(aluAin_execute[13]),
        .I1(aluBin_execute[13]),
        .O(\execute_to_memory[143]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[143]_i_8 
       (.I0(aluAin_execute[12]),
        .I1(aluBin_execute[12]),
        .O(\execute_to_memory[143]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \execute_to_memory[143]_i_9 
       (.I0(aluAin_execute[4]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[12]),
        .I3(aluBin_execute[4]),
        .O(\execute_to_memory[143]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[144]_i_1 
       (.I0(\execute_to_memory[144]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[145]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [16]),
        .O(\execute_to_memory[144]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[144]_i_2 
       (.I0(\execute_to_memory[144]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[146]_i_3_n_0 ),
        .O(\execute_to_memory[144]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[144]_i_3 
       (.I0(aluAin_execute[1]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[9]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[144]_i_4_n_0 ),
        .O(\execute_to_memory[144]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \execute_to_memory[144]_i_4 
       (.I0(aluAin_execute[5]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[13]),
        .I3(aluBin_execute[4]),
        .O(\execute_to_memory[144]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[145]_i_1 
       (.I0(\execute_to_memory[145]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[146]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [17]),
        .O(\execute_to_memory[145]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[145]_i_2 
       (.I0(\execute_to_memory[145]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[147]_i_4_n_0 ),
        .O(\execute_to_memory[145]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[145]_i_3 
       (.I0(aluAin_execute[2]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[10]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[145]_i_4_n_0 ),
        .O(\execute_to_memory[145]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \execute_to_memory[145]_i_4 
       (.I0(aluAin_execute[6]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[14]),
        .I3(aluBin_execute[4]),
        .O(\execute_to_memory[145]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[146]_i_1 
       (.I0(\execute_to_memory[146]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[147]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [18]),
        .O(\execute_to_memory[146]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[146]_i_2 
       (.I0(\execute_to_memory[146]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[148]_i_3_n_0 ),
        .O(\execute_to_memory[146]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[146]_i_3 
       (.I0(aluAin_execute[3]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[11]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[146]_i_4_n_0 ),
        .O(\execute_to_memory[146]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \execute_to_memory[146]_i_4 
       (.I0(aluAin_execute[7]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[15]),
        .I3(aluBin_execute[4]),
        .O(\execute_to_memory[146]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[147]_i_1 
       (.I0(\execute_to_memory[147]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[148]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [19]),
        .O(\execute_to_memory[147]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[147]_i_2 
       (.I0(\execute_to_memory[147]_i_4_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[149]_i_3_n_0 ),
        .O(\execute_to_memory[147]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[147]_i_4 
       (.I0(aluAin_execute[4]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[12]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[151]_i_4_n_0 ),
        .O(\execute_to_memory[147]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[147]_i_5 
       (.I0(aluAin_execute[19]),
        .I1(aluBin_execute[19]),
        .O(\execute_to_memory[147]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[147]_i_6 
       (.I0(aluAin_execute[18]),
        .I1(aluBin_execute[18]),
        .O(\execute_to_memory[147]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[147]_i_7 
       (.I0(aluAin_execute[17]),
        .I1(aluBin_execute[17]),
        .O(\execute_to_memory[147]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[147]_i_8 
       (.I0(aluAin_execute[16]),
        .I1(aluBin_execute[16]),
        .O(\execute_to_memory[147]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[148]_i_1 
       (.I0(\execute_to_memory[148]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[149]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [20]),
        .O(\execute_to_memory[148]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_to_memory[148]_i_2 
       (.I0(\execute_to_memory[148]_i_3_n_0 ),
        .I1(aluBin_execute[1]),
        .I2(\execute_to_memory[150]_i_3_n_0 ),
        .O(\execute_to_memory[148]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[148]_i_3 
       (.I0(aluAin_execute[5]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[13]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[152]_i_3_n_0 ),
        .O(\execute_to_memory[148]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[149]_i_1 
       (.I0(\execute_to_memory[149]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[150]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [21]),
        .O(\execute_to_memory[149]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \execute_to_memory[149]_i_2 
       (.I0(\execute_to_memory[151]_i_4_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[155]_i_4_n_0 ),
        .I3(\execute_to_memory[149]_i_3_n_0 ),
        .I4(aluBin_execute[1]),
        .O(\execute_to_memory[149]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[149]_i_3 
       (.I0(aluAin_execute[6]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[14]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[153]_i_3_n_0 ),
        .O(\execute_to_memory[149]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[150]_i_1 
       (.I0(\execute_to_memory[150]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[151]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [22]),
        .O(\execute_to_memory[150]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \execute_to_memory[150]_i_2 
       (.I0(\execute_to_memory[152]_i_3_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[156]_i_3_n_0 ),
        .I3(\execute_to_memory[150]_i_3_n_0 ),
        .I4(aluBin_execute[1]),
        .O(\execute_to_memory[150]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \execute_to_memory[150]_i_3 
       (.I0(aluAin_execute[7]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[15]),
        .I3(aluBin_execute[4]),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[154]_i_3_n_0 ),
        .O(\execute_to_memory[150]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[151]_i_1 
       (.I0(\execute_to_memory[151]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[152]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [23]),
        .O(\execute_to_memory[151]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[151]_i_2 
       (.I0(\execute_to_memory[151]_i_4_n_0 ),
        .I1(\execute_to_memory[155]_i_4_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[153]_i_3_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[157]_i_3_n_0 ),
        .O(\execute_to_memory[151]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[151]_i_4 
       (.I0(aluAin_execute[8]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[0]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[16]),
        .O(\execute_to_memory[151]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[151]_i_5 
       (.I0(aluAin_execute[23]),
        .I1(aluBin_execute[23]),
        .O(\execute_to_memory[151]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[151]_i_6 
       (.I0(aluAin_execute[22]),
        .I1(aluBin_execute[22]),
        .O(\execute_to_memory[151]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[151]_i_7 
       (.I0(aluAin_execute[21]),
        .I1(aluBin_execute[21]),
        .O(\execute_to_memory[151]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[151]_i_8 
       (.I0(aluAin_execute[20]),
        .I1(aluBin_execute[20]),
        .O(\execute_to_memory[151]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[152]_i_1 
       (.I0(\execute_to_memory[152]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[153]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [24]),
        .O(\execute_to_memory[152]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[152]_i_2 
       (.I0(\execute_to_memory[152]_i_3_n_0 ),
        .I1(\execute_to_memory[156]_i_3_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[154]_i_3_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[158]_i_3_n_0 ),
        .O(\execute_to_memory[152]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[152]_i_3 
       (.I0(aluAin_execute[9]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[1]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[17]),
        .O(\execute_to_memory[152]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[153]_i_1 
       (.I0(\execute_to_memory[153]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[154]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [25]),
        .O(\execute_to_memory[153]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[153]_i_2 
       (.I0(\execute_to_memory[153]_i_3_n_0 ),
        .I1(\execute_to_memory[157]_i_3_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[155]_i_4_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[159]_i_5_n_0 ),
        .O(\execute_to_memory[153]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[153]_i_3 
       (.I0(aluAin_execute[10]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[2]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[18]),
        .O(\execute_to_memory[153]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[154]_i_1 
       (.I0(\execute_to_memory[154]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[155]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [26]),
        .O(\execute_to_memory[154]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[154]_i_2 
       (.I0(\execute_to_memory[154]_i_3_n_0 ),
        .I1(\execute_to_memory[158]_i_3_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[156]_i_3_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[159]_i_9_n_0 ),
        .O(\execute_to_memory[154]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[154]_i_3 
       (.I0(aluAin_execute[11]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[3]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[19]),
        .O(\execute_to_memory[154]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[155]_i_1 
       (.I0(\execute_to_memory[155]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[156]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [27]),
        .O(\execute_to_memory[155]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[155]_i_2 
       (.I0(\execute_to_memory[155]_i_4_n_0 ),
        .I1(\execute_to_memory[159]_i_5_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[157]_i_3_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[159]_i_7_n_0 ),
        .O(\execute_to_memory[155]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[155]_i_4 
       (.I0(aluAin_execute[12]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[4]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[20]),
        .O(\execute_to_memory[155]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[155]_i_5 
       (.I0(aluAin_execute[27]),
        .I1(aluBin_execute[27]),
        .O(\execute_to_memory[155]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[155]_i_6 
       (.I0(aluAin_execute[26]),
        .I1(aluBin_execute[26]),
        .O(\execute_to_memory[155]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[155]_i_7 
       (.I0(aluAin_execute[25]),
        .I1(aluBin_execute[25]),
        .O(\execute_to_memory[155]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[155]_i_8 
       (.I0(aluAin_execute[24]),
        .I1(aluBin_execute[24]),
        .O(\execute_to_memory[155]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[156]_i_1 
       (.I0(\execute_to_memory[156]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[157]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [28]),
        .O(\execute_to_memory[156]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[156]_i_2 
       (.I0(\execute_to_memory[156]_i_3_n_0 ),
        .I1(\execute_to_memory[159]_i_9_n_0 ),
        .I2(aluBin_execute[1]),
        .I3(\execute_to_memory[158]_i_3_n_0 ),
        .I4(aluBin_execute[2]),
        .I5(\execute_to_memory[159]_i_11_n_0 ),
        .O(\execute_to_memory[156]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[156]_i_3 
       (.I0(aluAin_execute[13]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[5]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[21]),
        .O(\execute_to_memory[156]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[157]_i_1 
       (.I0(\execute_to_memory[157]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[158]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [29]),
        .O(\execute_to_memory[157]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \execute_to_memory[157]_i_2 
       (.I0(\execute_to_memory[157]_i_3_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[159]_i_7_n_0 ),
        .I3(\execute_to_memory[159]_i_5_n_0 ),
        .I4(\execute_to_memory[159]_i_6_n_0 ),
        .I5(aluBin_execute[1]),
        .O(\execute_to_memory[157]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[157]_i_3 
       (.I0(aluAin_execute[14]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[6]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[22]),
        .O(\execute_to_memory[157]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[158]_i_1 
       (.I0(\execute_to_memory[158]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[159]_i_2_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [30]),
        .O(\execute_to_memory[158]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \execute_to_memory[158]_i_2 
       (.I0(\execute_to_memory[158]_i_3_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[159]_i_11_n_0 ),
        .I3(\execute_to_memory[159]_i_9_n_0 ),
        .I4(\execute_to_memory[159]_i_10_n_0 ),
        .I5(aluBin_execute[1]),
        .O(\execute_to_memory[158]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \execute_to_memory[158]_i_3 
       (.I0(aluAin_execute[15]),
        .I1(aluBin_execute[3]),
        .I2(aluAin_execute[7]),
        .I3(aluBin_execute[4]),
        .I4(aluAin_execute[23]),
        .O(\execute_to_memory[158]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_to_memory[159]_i_1 
       (.I0(\execute_to_memory[159]_i_2_n_0 ),
        .I1(aluBin_execute[0]),
        .I2(\execute_to_memory[159]_i_3_n_0 ),
        .I3(alu_fun_execute[0]),
        .I4(\ALU/data0 [31]),
        .O(\execute_to_memory[159]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_10 
       (.I0(aluAin_execute[5]),
        .I1(aluAin_execute[21]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[13]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[29]),
        .O(\execute_to_memory[159]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_11 
       (.I0(aluAin_execute[3]),
        .I1(aluAin_execute[19]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[11]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[27]),
        .O(\execute_to_memory[159]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_12 
       (.I0(aluAin_execute[7]),
        .I1(aluAin_execute[23]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[15]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[31]),
        .O(\execute_to_memory[159]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[159]_i_13 
       (.I0(aluAin_execute[31]),
        .I1(aluBin_execute[31]),
        .O(\execute_to_memory[159]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[159]_i_14 
       (.I0(aluAin_execute[30]),
        .I1(aluBin_execute[30]),
        .O(\execute_to_memory[159]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[159]_i_15 
       (.I0(aluAin_execute[29]),
        .I1(aluBin_execute[29]),
        .O(\execute_to_memory[159]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[159]_i_16 
       (.I0(aluAin_execute[28]),
        .I1(aluBin_execute[28]),
        .O(\execute_to_memory[159]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \execute_to_memory[159]_i_2 
       (.I0(\execute_to_memory[159]_i_5_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[159]_i_6_n_0 ),
        .I3(aluBin_execute[1]),
        .I4(\execute_to_memory[159]_i_7_n_0 ),
        .I5(\execute_to_memory[159]_i_8_n_0 ),
        .O(\execute_to_memory[159]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \execute_to_memory[159]_i_3 
       (.I0(\execute_to_memory[159]_i_9_n_0 ),
        .I1(aluBin_execute[2]),
        .I2(\execute_to_memory[159]_i_10_n_0 ),
        .I3(aluBin_execute[1]),
        .I4(\execute_to_memory[159]_i_11_n_0 ),
        .I5(\execute_to_memory[159]_i_12_n_0 ),
        .O(\execute_to_memory[159]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_5 
       (.I0(aluAin_execute[0]),
        .I1(aluAin_execute[16]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[8]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[24]),
        .O(\execute_to_memory[159]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_6 
       (.I0(aluAin_execute[4]),
        .I1(aluAin_execute[20]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[12]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[28]),
        .O(\execute_to_memory[159]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_7 
       (.I0(aluAin_execute[2]),
        .I1(aluAin_execute[18]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[10]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[26]),
        .O(\execute_to_memory[159]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_8 
       (.I0(aluAin_execute[6]),
        .I1(aluAin_execute[22]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[14]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[30]),
        .O(\execute_to_memory[159]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_to_memory[159]_i_9 
       (.I0(aluAin_execute[1]),
        .I1(aluAin_execute[17]),
        .I2(aluBin_execute[3]),
        .I3(aluAin_execute[9]),
        .I4(aluBin_execute[4]),
        .I5(aluAin_execute[25]),
        .O(\execute_to_memory[159]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[233]_i_2 
       (.I0(I_immed_execute[3]),
        .I1(A_execute[3]),
        .O(\execute_to_memory[233]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[233]_i_3 
       (.I0(I_immed_execute[2]),
        .I1(A_execute[2]),
        .O(\execute_to_memory[233]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[233]_i_4 
       (.I0(I_immed_execute[1]),
        .I1(A_execute[1]),
        .O(\execute_to_memory[233]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[233]_i_5 
       (.I0(I_immed_execute[0]),
        .I1(A_execute[0]),
        .O(\execute_to_memory[233]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[237]_i_2 
       (.I0(I_immed_execute[7]),
        .I1(A_execute[7]),
        .O(\execute_to_memory[237]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[237]_i_3 
       (.I0(I_immed_execute[6]),
        .I1(A_execute[6]),
        .O(\execute_to_memory[237]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[237]_i_4 
       (.I0(I_immed_execute[5]),
        .I1(A_execute[5]),
        .O(\execute_to_memory[237]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[237]_i_5 
       (.I0(I_immed_execute[4]),
        .I1(A_execute[4]),
        .O(\execute_to_memory[237]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[241]_i_2 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[11]),
        .O(\execute_to_memory[241]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[241]_i_3 
       (.I0(I_immed_execute[10]),
        .I1(A_execute[10]),
        .O(\execute_to_memory[241]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[241]_i_4 
       (.I0(I_immed_execute[9]),
        .I1(A_execute[9]),
        .O(\execute_to_memory[241]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[241]_i_5 
       (.I0(I_immed_execute[8]),
        .I1(A_execute[8]),
        .O(\execute_to_memory[241]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[245]_i_2 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[15]),
        .O(\execute_to_memory[245]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[245]_i_3 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[14]),
        .O(\execute_to_memory[245]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[245]_i_4 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[13]),
        .O(\execute_to_memory[245]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[245]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[12]),
        .O(\execute_to_memory[245]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[249]_i_2 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[19]),
        .O(\execute_to_memory[249]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[249]_i_3 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[18]),
        .O(\execute_to_memory[249]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[249]_i_4 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[17]),
        .O(\execute_to_memory[249]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[249]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[16]),
        .O(\execute_to_memory[249]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[253]_i_2 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[23]),
        .O(\execute_to_memory[253]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[253]_i_3 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[22]),
        .O(\execute_to_memory[253]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[253]_i_4 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[21]),
        .O(\execute_to_memory[253]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[253]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[20]),
        .O(\execute_to_memory[253]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[257]_i_2 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[27]),
        .O(\execute_to_memory[257]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[257]_i_3 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[26]),
        .O(\execute_to_memory[257]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[257]_i_4 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[25]),
        .O(\execute_to_memory[257]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[257]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[24]),
        .O(\execute_to_memory[257]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[261]_i_2 
       (.I0(A_execute[31]),
        .I1(I_immed_execute[31]),
        .O(\execute_to_memory[261]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[261]_i_3 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[30]),
        .O(\execute_to_memory[261]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[261]_i_4 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[29]),
        .O(\execute_to_memory[261]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[261]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(A_execute[28]),
        .O(\execute_to_memory[261]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[39]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[7] ),
        .I1(I_immed_execute[7]),
        .O(\execute_to_memory[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[39]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[6] ),
        .I1(I_immed_execute[6]),
        .O(\execute_to_memory[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[39]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[5] ),
        .I1(I_immed_execute[5]),
        .O(\execute_to_memory[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[39]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[4] ),
        .I1(p_0_in2_in[4]),
        .O(\execute_to_memory[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[43]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[11] ),
        .I1(p_0_in2_in[0]),
        .O(\execute_to_memory[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[43]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[10] ),
        .I1(I_immed_execute[10]),
        .O(\execute_to_memory[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[43]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[9] ),
        .I1(I_immed_execute[9]),
        .O(\execute_to_memory[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[43]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[8] ),
        .I1(I_immed_execute[8]),
        .O(\execute_to_memory[43]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_to_memory[47]_i_2 
       (.I0(I_immed_execute[31]),
        .O(\execute_to_memory[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[47]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[14] ),
        .I1(\decode_to_execute_reg_n_0_[15] ),
        .O(\execute_to_memory[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[47]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[13] ),
        .I1(\decode_to_execute_reg_n_0_[14] ),
        .O(\execute_to_memory[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[47]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(\decode_to_execute_reg_n_0_[13] ),
        .O(\execute_to_memory[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[47]_i_6 
       (.I0(I_immed_execute[31]),
        .I1(\decode_to_execute_reg_n_0_[12] ),
        .O(\execute_to_memory[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[51]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[18] ),
        .I1(\decode_to_execute_reg_n_0_[19] ),
        .O(\execute_to_memory[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[51]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[17] ),
        .I1(\decode_to_execute_reg_n_0_[18] ),
        .O(\execute_to_memory[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[51]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[16] ),
        .I1(\decode_to_execute_reg_n_0_[17] ),
        .O(\execute_to_memory[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[51]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[15] ),
        .I1(\decode_to_execute_reg_n_0_[16] ),
        .O(\execute_to_memory[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[55]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[22] ),
        .I1(\decode_to_execute_reg_n_0_[23] ),
        .O(\execute_to_memory[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[55]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[21] ),
        .I1(\decode_to_execute_reg_n_0_[22] ),
        .O(\execute_to_memory[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[55]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[20] ),
        .I1(\decode_to_execute_reg_n_0_[21] ),
        .O(\execute_to_memory[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[55]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[19] ),
        .I1(\decode_to_execute_reg_n_0_[20] ),
        .O(\execute_to_memory[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[59]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[26] ),
        .I1(\decode_to_execute_reg_n_0_[27] ),
        .O(\execute_to_memory[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[59]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[25] ),
        .I1(\decode_to_execute_reg_n_0_[26] ),
        .O(\execute_to_memory[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[59]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[24] ),
        .I1(\decode_to_execute_reg_n_0_[25] ),
        .O(\execute_to_memory[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[59]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[23] ),
        .I1(\decode_to_execute_reg_n_0_[24] ),
        .O(\execute_to_memory[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[63]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[30] ),
        .I1(\decode_to_execute_reg_n_0_[31] ),
        .O(\execute_to_memory[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[63]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[29] ),
        .I1(\decode_to_execute_reg_n_0_[30] ),
        .O(\execute_to_memory[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[63]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[28] ),
        .I1(\decode_to_execute_reg_n_0_[29] ),
        .O(\execute_to_memory[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[63]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[27] ),
        .I1(\decode_to_execute_reg_n_0_[28] ),
        .O(\execute_to_memory[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[64]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[3] ),
        .I1(p_0_in2_in[3]),
        .O(\execute_to_memory[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[64]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[2] ),
        .I1(p_0_in2_in[2]),
        .O(\execute_to_memory[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[64]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[1] ),
        .I1(p_0_in2_in[1]),
        .O(\execute_to_memory[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[67]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[3] ),
        .I1(I_immed_execute[3]),
        .O(\execute_to_memory[67]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[67]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[2] ),
        .I1(I_immed_execute[2]),
        .O(\execute_to_memory[67]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[67]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[1] ),
        .I1(I_immed_execute[1]),
        .O(\execute_to_memory[67]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[71]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[7] ),
        .I1(I_immed_execute[7]),
        .O(\execute_to_memory[71]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[71]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[6] ),
        .I1(I_immed_execute[6]),
        .O(\execute_to_memory[71]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[71]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[5] ),
        .I1(I_immed_execute[5]),
        .O(\execute_to_memory[71]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[71]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[4] ),
        .I1(I_immed_execute[4]),
        .O(\execute_to_memory[71]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[75]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[11] ),
        .I1(I_immed_execute[0]),
        .O(\execute_to_memory[75]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[75]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[10] ),
        .I1(I_immed_execute[10]),
        .O(\execute_to_memory[75]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[75]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[9] ),
        .I1(I_immed_execute[9]),
        .O(\execute_to_memory[75]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[75]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[8] ),
        .I1(I_immed_execute[8]),
        .O(\execute_to_memory[75]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[79]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[15] ),
        .I1(\decode_to_execute_reg_n_0_[207] ),
        .O(\execute_to_memory[79]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[79]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[14] ),
        .I1(\decode_to_execute_reg_n_0_[206] ),
        .O(\execute_to_memory[79]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[79]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[13] ),
        .I1(\decode_to_execute_reg_n_0_[205] ),
        .O(\execute_to_memory[79]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[79]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[12] ),
        .I1(\decode_to_execute_reg_n_0_[204] ),
        .O(\execute_to_memory[79]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[83]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[19] ),
        .I1(\decode_to_execute_reg_n_0_[211] ),
        .O(\execute_to_memory[83]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[83]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[18] ),
        .I1(\decode_to_execute_reg_n_0_[210] ),
        .O(\execute_to_memory[83]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[83]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[17] ),
        .I1(\decode_to_execute_reg_n_0_[209] ),
        .O(\execute_to_memory[83]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[83]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[16] ),
        .I1(\decode_to_execute_reg_n_0_[208] ),
        .O(\execute_to_memory[83]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_to_memory[87]_i_2 
       (.I0(I_immed_execute[31]),
        .O(\execute_to_memory[87]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[87]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[22] ),
        .I1(\decode_to_execute_reg_n_0_[23] ),
        .O(\execute_to_memory[87]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[87]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[21] ),
        .I1(\decode_to_execute_reg_n_0_[22] ),
        .O(\execute_to_memory[87]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[87]_i_5 
       (.I0(I_immed_execute[31]),
        .I1(\decode_to_execute_reg_n_0_[21] ),
        .O(\execute_to_memory[87]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_to_memory[87]_i_6 
       (.I0(I_immed_execute[31]),
        .I1(\decode_to_execute_reg_n_0_[20] ),
        .O(\execute_to_memory[87]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[91]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[26] ),
        .I1(\decode_to_execute_reg_n_0_[27] ),
        .O(\execute_to_memory[91]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[91]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[25] ),
        .I1(\decode_to_execute_reg_n_0_[26] ),
        .O(\execute_to_memory[91]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[91]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[24] ),
        .I1(\decode_to_execute_reg_n_0_[25] ),
        .O(\execute_to_memory[91]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[91]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[23] ),
        .I1(\decode_to_execute_reg_n_0_[24] ),
        .O(\execute_to_memory[91]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[95]_i_2 
       (.I0(\decode_to_execute_reg_n_0_[30] ),
        .I1(\decode_to_execute_reg_n_0_[31] ),
        .O(\execute_to_memory[95]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[95]_i_3 
       (.I0(\decode_to_execute_reg_n_0_[29] ),
        .I1(\decode_to_execute_reg_n_0_[30] ),
        .O(\execute_to_memory[95]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[95]_i_4 
       (.I0(\decode_to_execute_reg_n_0_[28] ),
        .I1(\decode_to_execute_reg_n_0_[29] ),
        .O(\execute_to_memory[95]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_to_memory[95]_i_5 
       (.I0(\decode_to_execute_reg_n_0_[27] ),
        .I1(\decode_to_execute_reg_n_0_[28] ),
        .O(\execute_to_memory[95]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[0]),
        .Q(\execute_to_memory_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[100] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[100] ),
        .Q(\execute_to_memory_reg_n_0_[100] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[101] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[101] ),
        .Q(\execute_to_memory_reg_n_0_[101] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[102] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[102] ),
        .Q(\execute_to_memory_reg_n_0_[102] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[103] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[103] ),
        .Q(\execute_to_memory_reg_n_0_[103] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[104] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[104] ),
        .Q(\execute_to_memory_reg_n_0_[104] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[105] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[105] ),
        .Q(\execute_to_memory_reg_n_0_[105] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[106] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[106] ),
        .Q(\execute_to_memory_reg_n_0_[106] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[107] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[107] ),
        .Q(\execute_to_memory_reg_n_0_[107] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[108] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[108] ),
        .Q(\execute_to_memory_reg_n_0_[108] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[109] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[109] ),
        .Q(\execute_to_memory_reg_n_0_[109] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[10] ),
        .Q(\execute_to_memory_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[110] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[110] ),
        .Q(\execute_to_memory_reg_n_0_[110] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[111] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[111] ),
        .Q(\execute_to_memory_reg_n_0_[111] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[112] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[112] ),
        .Q(\execute_to_memory_reg_n_0_[112] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[113] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[113] ),
        .Q(\execute_to_memory_reg_n_0_[113] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[114] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[114] ),
        .Q(\execute_to_memory_reg_n_0_[114] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[115] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[115] ),
        .Q(\execute_to_memory_reg_n_0_[115] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[116] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[116] ),
        .Q(\execute_to_memory_reg_n_0_[116] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[117] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[117] ),
        .Q(\execute_to_memory_reg_n_0_[117] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[118] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[118] ),
        .Q(\execute_to_memory_reg_n_0_[118] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[119] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[119] ),
        .Q(\execute_to_memory_reg_n_0_[119] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[11] ),
        .Q(\execute_to_memory_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[120] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[120] ),
        .Q(\execute_to_memory_reg_n_0_[120] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[121] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[121] ),
        .Q(\execute_to_memory_reg_n_0_[121] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[122] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[122] ),
        .Q(\execute_to_memory_reg_n_0_[122] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[123] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[123] ),
        .Q(\execute_to_memory_reg_n_0_[123] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[124] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[124] ),
        .Q(\execute_to_memory_reg_n_0_[124] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[125] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[125] ),
        .Q(\execute_to_memory_reg_n_0_[125] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[126] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[126] ),
        .Q(\execute_to_memory_reg_n_0_[126] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[127] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[127] ),
        .Q(\execute_to_memory_reg_n_0_[127] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[128] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_execute),
        .Q(aluResult_memory[0]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_15 
       (.CI(\execute_to_memory_reg[128]_i_37_n_0 ),
        .CO({\execute_to_memory_reg[128]_i_15_n_0 ,\NLW_execute_to_memory_reg[128]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_38_n_0 ,\execute_to_memory[128]_i_39_n_0 ,\execute_to_memory[128]_i_40_n_0 ,\execute_to_memory[128]_i_41_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_15_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_42_n_0 ,\execute_to_memory[128]_i_43_n_0 ,\execute_to_memory[128]_i_44_n_0 ,\execute_to_memory[128]_i_45_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_2 
       (.CI(\execute_to_memory_reg[128]_i_6_n_0 ),
        .CO({\ALU/data9 ,\NLW_execute_to_memory_reg[128]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_7_n_0 ,\execute_to_memory[128]_i_8_n_0 ,\execute_to_memory[128]_i_9_n_0 ,\execute_to_memory[128]_i_10_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_2_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_11_n_0 ,\execute_to_memory[128]_i_12_n_0 ,\execute_to_memory[128]_i_13_n_0 ,\execute_to_memory[128]_i_14_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_28 
       (.CI(\execute_to_memory_reg[128]_i_46_n_0 ),
        .CO({\execute_to_memory_reg[128]_i_28_n_0 ,\NLW_execute_to_memory_reg[128]_i_28_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_47_n_0 ,\execute_to_memory[128]_i_48_n_0 ,\execute_to_memory[128]_i_49_n_0 ,\execute_to_memory[128]_i_50_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_28_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_51_n_0 ,\execute_to_memory[128]_i_52_n_0 ,\execute_to_memory[128]_i_53_n_0 ,\execute_to_memory[128]_i_54_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_3 
       (.CI(\execute_to_memory_reg[128]_i_15_n_0 ),
        .CO({\ALU/data8 ,\NLW_execute_to_memory_reg[128]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_16_n_0 ,\execute_to_memory[128]_i_17_n_0 ,\execute_to_memory[128]_i_18_n_0 ,\execute_to_memory[128]_i_19_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_3_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_20_n_0 ,\execute_to_memory[128]_i_21_n_0 ,\execute_to_memory[128]_i_22_n_0 ,\execute_to_memory[128]_i_23_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_37 
       (.CI(\execute_to_memory_reg[128]_i_55_n_0 ),
        .CO({\execute_to_memory_reg[128]_i_37_n_0 ,\NLW_execute_to_memory_reg[128]_i_37_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_56_n_0 ,\execute_to_memory[128]_i_57_n_0 ,\execute_to_memory[128]_i_58_n_0 ,\execute_to_memory[128]_i_59_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_37_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_60_n_0 ,\execute_to_memory[128]_i_61_n_0 ,\execute_to_memory[128]_i_62_n_0 ,\execute_to_memory[128]_i_63_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_46 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[128]_i_46_n_0 ,\NLW_execute_to_memory_reg[128]_i_46_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_64_n_0 ,\execute_to_memory[128]_i_65_n_0 ,\execute_to_memory[128]_i_66_n_0 ,\execute_to_memory[128]_i_67_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_46_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_68_n_0 ,\execute_to_memory[128]_i_69_n_0 ,\execute_to_memory[128]_i_70_n_0 ,\execute_to_memory[128]_i_71_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_5 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[128]_i_5_n_0 ,\NLW_execute_to_memory_reg[128]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[3:0]),
        .O(\ALU/data0 [3:0]),
        .S({\execute_to_memory[128]_i_24_n_0 ,\execute_to_memory[128]_i_25_n_0 ,\execute_to_memory[128]_i_26_n_0 ,\execute_to_memory[128]_i_27_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_55 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[128]_i_55_n_0 ,\NLW_execute_to_memory_reg[128]_i_55_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_72_n_0 ,\execute_to_memory[128]_i_73_n_0 ,\execute_to_memory[128]_i_74_n_0 ,\execute_to_memory[128]_i_75_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_55_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_76_n_0 ,\execute_to_memory[128]_i_77_n_0 ,\execute_to_memory[128]_i_78_n_0 ,\execute_to_memory[128]_i_79_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[128]_i_6 
       (.CI(\execute_to_memory_reg[128]_i_28_n_0 ),
        .CO({\execute_to_memory_reg[128]_i_6_n_0 ,\NLW_execute_to_memory_reg[128]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\execute_to_memory[128]_i_29_n_0 ,\execute_to_memory[128]_i_30_n_0 ,\execute_to_memory[128]_i_31_n_0 ,\execute_to_memory[128]_i_32_n_0 }),
        .O(\NLW_execute_to_memory_reg[128]_i_6_O_UNCONNECTED [3:0]),
        .S({\execute_to_memory[128]_i_33_n_0 ,\execute_to_memory[128]_i_34_n_0 ,\execute_to_memory[128]_i_35_n_0 ,\execute_to_memory[128]_i_36_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[129] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[129]_i_1_n_0 ),
        .Q(aluResult_memory[1]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[12] ),
        .Q(\execute_to_memory_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[130] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[130]_i_1_n_0 ),
        .Q(aluResult_memory[2]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[131] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[131]_i_1_n_0 ),
        .Q(aluResult_memory[3]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[132] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[132]_i_1_n_0 ),
        .Q(aluResult_memory[4]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[133] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[133]_i_1_n_0 ),
        .Q(aluResult_memory[5]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[134] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[134]_i_1_n_0 ),
        .Q(aluResult_memory[6]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[135] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[135]_i_1_n_0 ),
        .Q(aluResult_memory[7]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[135]_i_3 
       (.CI(\execute_to_memory_reg[128]_i_5_n_0 ),
        .CO({\execute_to_memory_reg[135]_i_3_n_0 ,\NLW_execute_to_memory_reg[135]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[7:4]),
        .O(\ALU/data0 [7:4]),
        .S({\execute_to_memory[135]_i_5_n_0 ,\execute_to_memory[135]_i_6_n_0 ,\execute_to_memory[135]_i_7_n_0 ,\execute_to_memory[135]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[136] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[136]_i_1_n_0 ),
        .Q(aluResult_memory[8]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[137] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[137]_i_1_n_0 ),
        .Q(aluResult_memory[9]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[138] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[138]_i_1_n_0 ),
        .Q(aluResult_memory[10]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[139] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[139]_i_1_n_0 ),
        .Q(aluResult_memory[11]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[139]_i_3 
       (.CI(\execute_to_memory_reg[135]_i_3_n_0 ),
        .CO({\execute_to_memory_reg[139]_i_3_n_0 ,\NLW_execute_to_memory_reg[139]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[11:8]),
        .O(\ALU/data0 [11:8]),
        .S({\execute_to_memory[139]_i_5_n_0 ,\execute_to_memory[139]_i_6_n_0 ,\execute_to_memory[139]_i_7_n_0 ,\execute_to_memory[139]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[13] ),
        .Q(\execute_to_memory_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[140] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[140]_i_1_n_0 ),
        .Q(aluResult_memory[12]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[141] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[141]_i_1_n_0 ),
        .Q(aluResult_memory[13]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[142] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[142]_i_1_n_0 ),
        .Q(aluResult_memory[14]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[143] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[143]_i_1_n_0 ),
        .Q(aluResult_memory[15]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[143]_i_3 
       (.CI(\execute_to_memory_reg[139]_i_3_n_0 ),
        .CO({\execute_to_memory_reg[143]_i_3_n_0 ,\NLW_execute_to_memory_reg[143]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[15:12]),
        .O(\ALU/data0 [15:12]),
        .S({\execute_to_memory[143]_i_5_n_0 ,\execute_to_memory[143]_i_6_n_0 ,\execute_to_memory[143]_i_7_n_0 ,\execute_to_memory[143]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[144] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[144]_i_1_n_0 ),
        .Q(aluResult_memory[16]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[145] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[145]_i_1_n_0 ),
        .Q(aluResult_memory[17]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[146] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[146]_i_1_n_0 ),
        .Q(aluResult_memory[18]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[147] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[147]_i_1_n_0 ),
        .Q(aluResult_memory[19]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[147]_i_3 
       (.CI(\execute_to_memory_reg[143]_i_3_n_0 ),
        .CO({\execute_to_memory_reg[147]_i_3_n_0 ,\NLW_execute_to_memory_reg[147]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[19:16]),
        .O(\ALU/data0 [19:16]),
        .S({\execute_to_memory[147]_i_5_n_0 ,\execute_to_memory[147]_i_6_n_0 ,\execute_to_memory[147]_i_7_n_0 ,\execute_to_memory[147]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[148] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[148]_i_1_n_0 ),
        .Q(aluResult_memory[20]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[149] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[149]_i_1_n_0 ),
        .Q(aluResult_memory[21]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[14] ),
        .Q(\execute_to_memory_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[150] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[150]_i_1_n_0 ),
        .Q(aluResult_memory[22]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[151] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[151]_i_1_n_0 ),
        .Q(aluResult_memory[23]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[151]_i_3 
       (.CI(\execute_to_memory_reg[147]_i_3_n_0 ),
        .CO({\execute_to_memory_reg[151]_i_3_n_0 ,\NLW_execute_to_memory_reg[151]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[23:20]),
        .O(\ALU/data0 [23:20]),
        .S({\execute_to_memory[151]_i_5_n_0 ,\execute_to_memory[151]_i_6_n_0 ,\execute_to_memory[151]_i_7_n_0 ,\execute_to_memory[151]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[152] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[152]_i_1_n_0 ),
        .Q(aluResult_memory[24]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[153] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[153]_i_1_n_0 ),
        .Q(aluResult_memory[25]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[154] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[154]_i_1_n_0 ),
        .Q(aluResult_memory[26]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[155] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[155]_i_1_n_0 ),
        .Q(aluResult_memory[27]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[155]_i_3 
       (.CI(\execute_to_memory_reg[151]_i_3_n_0 ),
        .CO({\execute_to_memory_reg[155]_i_3_n_0 ,\NLW_execute_to_memory_reg[155]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(aluAin_execute[27:24]),
        .O(\ALU/data0 [27:24]),
        .S({\execute_to_memory[155]_i_5_n_0 ,\execute_to_memory[155]_i_6_n_0 ,\execute_to_memory[155]_i_7_n_0 ,\execute_to_memory[155]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[156] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[156]_i_1_n_0 ),
        .Q(aluResult_memory[28]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[157] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[157]_i_1_n_0 ),
        .Q(aluResult_memory[29]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[158] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[158]_i_1_n_0 ),
        .Q(aluResult_memory[30]),
        .R(alu_fun_execute[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[159] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory[159]_i_1_n_0 ),
        .Q(aluResult_memory[31]),
        .R(alu_fun_execute[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[159]_i_4 
       (.CI(\execute_to_memory_reg[155]_i_3_n_0 ),
        .CO(\NLW_execute_to_memory_reg[159]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,aluAin_execute[30:28]}),
        .O(\ALU/data0 [31:28]),
        .S({\execute_to_memory[159]_i_13_n_0 ,\execute_to_memory[159]_i_14_n_0 ,\execute_to_memory[159]_i_15_n_0 ,\execute_to_memory[159]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[15] ),
        .Q(\execute_to_memory_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[160] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[192] ),
        .Q(\execute_to_memory_reg_n_0_[160] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[161] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[193] ),
        .Q(\execute_to_memory_reg_n_0_[161] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[162] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[194] ),
        .Q(\execute_to_memory_reg_n_0_[162] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[163] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[195] ),
        .Q(\execute_to_memory_reg_n_0_[163] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[164] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[196] ),
        .Q(\execute_to_memory_reg_n_0_[164] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[165] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[197] ),
        .Q(\execute_to_memory_reg_n_0_[165] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[166] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[198] ),
        .Q(\execute_to_memory_reg_n_0_[166] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[167] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in2_in[0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[168] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in2_in[1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[169] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in2_in[2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[16] ),
        .Q(\execute_to_memory_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[170] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in2_in[3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[171] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in2_in[4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[172] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[204] ),
        .Q(\execute_to_memory_reg_n_0_[172] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[173] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[205] ),
        .Q(\execute_to_memory_reg_n_0_[173] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[174] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[206] ),
        .Q(\execute_to_memory_reg_n_0_[174] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[17] ),
        .Q(\execute_to_memory_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[18] ),
        .Q(\execute_to_memory_reg_n_0_[18] ),
        .R(1'b0));
  (* srl_bus_name = "\MCU/execute_to_memory_reg " *) 
  (* srl_name = "\MCU/execute_to_memory_reg[192]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \execute_to_memory_reg[192]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sclk_BUFG),
        .D(regWrite_decode),
        .Q(\execute_to_memory_reg[192]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \execute_to_memory_reg[192]_srl2_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[36] ),
        .I1(\fetch_to_decode_reg_n_0_[34] ),
        .I2(\fetch_to_decode_reg_n_0_[33] ),
        .I3(\fetch_to_decode_reg_n_0_[32] ),
        .I4(\fetch_to_decode_reg_n_0_[35] ),
        .I5(\fetch_to_decode_reg_n_0_[37] ),
        .O(regWrite_decode));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[19] ),
        .Q(\execute_to_memory_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[1] ),
        .Q(\execute_to_memory_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[20] ),
        .Q(\execute_to_memory_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[21] ),
        .Q(\execute_to_memory_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[224] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[225] ),
        .Q(memWrite_memory),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[225] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[226] ),
        .Q(Q),
        .R(1'b0));
  (* srl_bus_name = "\MCU/execute_to_memory_reg " *) 
  (* srl_name = "\MCU/execute_to_memory_reg[226]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \execute_to_memory_reg[226]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sclk_BUFG),
        .D(rf_wr_sel_decode[0]),
        .Q(\execute_to_memory_reg[226]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFDFFE)) 
    \execute_to_memory_reg[226]_srl2_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[38] ),
        .I1(PC_n_48),
        .I2(\fetch_to_decode_reg_n_0_[37] ),
        .I3(\fetch_to_decode_reg_n_0_[34] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[35] ),
        .O(rf_wr_sel_decode[0]));
  (* srl_bus_name = "\MCU/execute_to_memory_reg " *) 
  (* srl_name = "\MCU/execute_to_memory_reg[227]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \execute_to_memory_reg[227]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sclk_BUFG),
        .D(rf_wr_sel_decode[1]),
        .Q(\execute_to_memory_reg[227]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFF7F7FF)) 
    \execute_to_memory_reg[227]_srl2_i_1 
       (.I0(\fetch_to_decode_reg_n_0_[38] ),
        .I1(\fetch_to_decode_reg_n_0_[37] ),
        .I2(PC_n_48),
        .I3(\fetch_to_decode_reg_n_0_[34] ),
        .I4(\fetch_to_decode_reg_n_0_[36] ),
        .I5(\fetch_to_decode_reg_n_0_[35] ),
        .O(rf_wr_sel_decode[1]));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[228] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[229] ),
        .Q(pcSource_memory[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[229] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[230] ),
        .Q(pcSource_memory[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[22] ),
        .Q(\execute_to_memory_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[230] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[0]),
        .Q(jalr_pc_memory[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[231] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[1]),
        .Q(jalr_pc_memory[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[232] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[2]),
        .Q(jalr_pc_memory[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[233] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[3]),
        .Q(jalr_pc_memory[3]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[233]_i_1 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[233]_i_1_n_0 ,\NLW_execute_to_memory_reg[233]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_immed_execute[3:0]),
        .O(jalr_pc_execute[3:0]),
        .S({\execute_to_memory[233]_i_2_n_0 ,\execute_to_memory[233]_i_3_n_0 ,\execute_to_memory[233]_i_4_n_0 ,\execute_to_memory[233]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[234] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[4]),
        .Q(jalr_pc_memory[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[235] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[5]),
        .Q(jalr_pc_memory[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[236] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[6]),
        .Q(jalr_pc_memory[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[237] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[7]),
        .Q(jalr_pc_memory[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[237]_i_1 
       (.CI(\execute_to_memory_reg[233]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[237]_i_1_n_0 ,\NLW_execute_to_memory_reg[237]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(I_immed_execute[7:4]),
        .O(jalr_pc_execute[7:4]),
        .S({\execute_to_memory[237]_i_2_n_0 ,\execute_to_memory[237]_i_3_n_0 ,\execute_to_memory[237]_i_4_n_0 ,\execute_to_memory[237]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[238] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[8]),
        .Q(jalr_pc_memory[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[239] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[9]),
        .Q(jalr_pc_memory[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[23] ),
        .Q(\execute_to_memory_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[240] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[10]),
        .Q(jalr_pc_memory[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[241] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[11]),
        .Q(jalr_pc_memory[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[241]_i_1 
       (.CI(\execute_to_memory_reg[237]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[241]_i_1_n_0 ,\NLW_execute_to_memory_reg[241]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({I_immed_execute[31],I_immed_execute[10:8]}),
        .O(jalr_pc_execute[11:8]),
        .S({\execute_to_memory[241]_i_2_n_0 ,\execute_to_memory[241]_i_3_n_0 ,\execute_to_memory[241]_i_4_n_0 ,\execute_to_memory[241]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[242] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[12]),
        .Q(jalr_pc_memory[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[243] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[13]),
        .Q(jalr_pc_memory[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[244] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[14]),
        .Q(jalr_pc_memory[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[245] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[15]),
        .Q(jalr_pc_memory[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[245]_i_1 
       (.CI(\execute_to_memory_reg[241]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[245]_i_1_n_0 ,\NLW_execute_to_memory_reg[245]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({I_immed_execute[31],I_immed_execute[31],I_immed_execute[31],I_immed_execute[31]}),
        .O(jalr_pc_execute[15:12]),
        .S({\execute_to_memory[245]_i_2_n_0 ,\execute_to_memory[245]_i_3_n_0 ,\execute_to_memory[245]_i_4_n_0 ,\execute_to_memory[245]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[246] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[16]),
        .Q(jalr_pc_memory[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[247] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[17]),
        .Q(jalr_pc_memory[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[248] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[18]),
        .Q(jalr_pc_memory[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[249] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[19]),
        .Q(jalr_pc_memory[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[249]_i_1 
       (.CI(\execute_to_memory_reg[245]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[249]_i_1_n_0 ,\NLW_execute_to_memory_reg[249]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({I_immed_execute[31],I_immed_execute[31],I_immed_execute[31],I_immed_execute[31]}),
        .O(jalr_pc_execute[19:16]),
        .S({\execute_to_memory[249]_i_2_n_0 ,\execute_to_memory[249]_i_3_n_0 ,\execute_to_memory[249]_i_4_n_0 ,\execute_to_memory[249]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[24] ),
        .Q(\execute_to_memory_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[250] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[20]),
        .Q(jalr_pc_memory[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[251] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[21]),
        .Q(jalr_pc_memory[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[252] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[22]),
        .Q(jalr_pc_memory[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[253] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[23]),
        .Q(jalr_pc_memory[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[253]_i_1 
       (.CI(\execute_to_memory_reg[249]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[253]_i_1_n_0 ,\NLW_execute_to_memory_reg[253]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({I_immed_execute[31],I_immed_execute[31],I_immed_execute[31],I_immed_execute[31]}),
        .O(jalr_pc_execute[23:20]),
        .S({\execute_to_memory[253]_i_2_n_0 ,\execute_to_memory[253]_i_3_n_0 ,\execute_to_memory[253]_i_4_n_0 ,\execute_to_memory[253]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[254] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[24]),
        .Q(jalr_pc_memory[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[255] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[25]),
        .Q(jalr_pc_memory[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[256] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[26]),
        .Q(jalr_pc_memory[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[257] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[27]),
        .Q(jalr_pc_memory[27]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[257]_i_1 
       (.CI(\execute_to_memory_reg[253]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[257]_i_1_n_0 ,\NLW_execute_to_memory_reg[257]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({I_immed_execute[31],I_immed_execute[31],I_immed_execute[31],I_immed_execute[31]}),
        .O(jalr_pc_execute[27:24]),
        .S({\execute_to_memory[257]_i_2_n_0 ,\execute_to_memory[257]_i_3_n_0 ,\execute_to_memory[257]_i_4_n_0 ,\execute_to_memory[257]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[258] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[28]),
        .Q(jalr_pc_memory[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[259] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[29]),
        .Q(jalr_pc_memory[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[25] ),
        .Q(\execute_to_memory_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[260] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[30]),
        .Q(jalr_pc_memory[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[261] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jalr_pc_execute[31]),
        .Q(jalr_pc_memory[31]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[261]_i_1 
       (.CI(\execute_to_memory_reg[257]_i_1_n_0 ),
        .CO(\NLW_execute_to_memory_reg[261]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,I_immed_execute[31],I_immed_execute[31],I_immed_execute[31]}),
        .O(jalr_pc_execute[31:28]),
        .S({\execute_to_memory[261]_i_2_n_0 ,\execute_to_memory[261]_i_3_n_0 ,\execute_to_memory[261]_i_4_n_0 ,\execute_to_memory[261]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[26] ),
        .Q(\execute_to_memory_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[27] ),
        .Q(\execute_to_memory_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[28] ),
        .Q(\execute_to_memory_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[29] ),
        .Q(\execute_to_memory_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[2] ),
        .Q(\execute_to_memory_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[30] ),
        .Q(\execute_to_memory_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[31] ),
        .Q(\execute_to_memory_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[33] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[1]),
        .Q(branch_pc_memory[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[34] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[2]),
        .Q(branch_pc_memory[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[35] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[3]),
        .Q(branch_pc_memory[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[36] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[4]),
        .Q(branch_pc_memory[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[37] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[5]),
        .Q(branch_pc_memory[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[38] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[6]),
        .Q(branch_pc_memory[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[39] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[7]),
        .Q(branch_pc_memory[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[39]_i_1 
       (.CI(\execute_to_memory_reg[64]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[39]_i_1_n_0 ,\NLW_execute_to_memory_reg[39]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[7] ,\decode_to_execute_reg_n_0_[6] ,\decode_to_execute_reg_n_0_[5] ,\decode_to_execute_reg_n_0_[4] }),
        .O(branch_pc_execute[7:4]),
        .S({\execute_to_memory[39]_i_2_n_0 ,\execute_to_memory[39]_i_3_n_0 ,\execute_to_memory[39]_i_4_n_0 ,\execute_to_memory[39]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[3] ),
        .Q(\execute_to_memory_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[40] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[8]),
        .Q(branch_pc_memory[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[41] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[9]),
        .Q(branch_pc_memory[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[42] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[10]),
        .Q(branch_pc_memory[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[43] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[11]),
        .Q(branch_pc_memory[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[43]_i_1 
       (.CI(\execute_to_memory_reg[39]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[43]_i_1_n_0 ,\NLW_execute_to_memory_reg[43]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[11] ,\decode_to_execute_reg_n_0_[10] ,\decode_to_execute_reg_n_0_[9] ,\decode_to_execute_reg_n_0_[8] }),
        .O(branch_pc_execute[11:8]),
        .S({\execute_to_memory[43]_i_2_n_0 ,\execute_to_memory[43]_i_3_n_0 ,\execute_to_memory[43]_i_4_n_0 ,\execute_to_memory[43]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[44] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[12]),
        .Q(branch_pc_memory[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[45] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[13]),
        .Q(branch_pc_memory[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[46] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[14]),
        .Q(branch_pc_memory[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[47] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[15]),
        .Q(branch_pc_memory[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[47]_i_1 
       (.CI(\execute_to_memory_reg[43]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[47]_i_1_n_0 ,\NLW_execute_to_memory_reg[47]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[14] ,\decode_to_execute_reg_n_0_[13] ,\execute_to_memory[47]_i_2_n_0 ,I_immed_execute[31]}),
        .O(branch_pc_execute[15:12]),
        .S({\execute_to_memory[47]_i_3_n_0 ,\execute_to_memory[47]_i_4_n_0 ,\execute_to_memory[47]_i_5_n_0 ,\execute_to_memory[47]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[48] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[16]),
        .Q(branch_pc_memory[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[49] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[17]),
        .Q(branch_pc_memory[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[4] ),
        .Q(\execute_to_memory_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[50] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[18]),
        .Q(branch_pc_memory[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[51] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[19]),
        .Q(branch_pc_memory[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[51]_i_1 
       (.CI(\execute_to_memory_reg[47]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[51]_i_1_n_0 ,\NLW_execute_to_memory_reg[51]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[18] ,\decode_to_execute_reg_n_0_[17] ,\decode_to_execute_reg_n_0_[16] ,\decode_to_execute_reg_n_0_[15] }),
        .O(branch_pc_execute[19:16]),
        .S({\execute_to_memory[51]_i_2_n_0 ,\execute_to_memory[51]_i_3_n_0 ,\execute_to_memory[51]_i_4_n_0 ,\execute_to_memory[51]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[52] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[20]),
        .Q(branch_pc_memory[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[53] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[21]),
        .Q(branch_pc_memory[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[54] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[22]),
        .Q(branch_pc_memory[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[55] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[23]),
        .Q(branch_pc_memory[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[55]_i_1 
       (.CI(\execute_to_memory_reg[51]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[55]_i_1_n_0 ,\NLW_execute_to_memory_reg[55]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[22] ,\decode_to_execute_reg_n_0_[21] ,\decode_to_execute_reg_n_0_[20] ,\decode_to_execute_reg_n_0_[19] }),
        .O(branch_pc_execute[23:20]),
        .S({\execute_to_memory[55]_i_2_n_0 ,\execute_to_memory[55]_i_3_n_0 ,\execute_to_memory[55]_i_4_n_0 ,\execute_to_memory[55]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[56] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[24]),
        .Q(branch_pc_memory[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[57] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[25]),
        .Q(branch_pc_memory[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[58] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[26]),
        .Q(branch_pc_memory[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[59] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[27]),
        .Q(branch_pc_memory[27]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[59]_i_1 
       (.CI(\execute_to_memory_reg[55]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[59]_i_1_n_0 ,\NLW_execute_to_memory_reg[59]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[26] ,\decode_to_execute_reg_n_0_[25] ,\decode_to_execute_reg_n_0_[24] ,\decode_to_execute_reg_n_0_[23] }),
        .O(branch_pc_execute[27:24]),
        .S({\execute_to_memory[59]_i_2_n_0 ,\execute_to_memory[59]_i_3_n_0 ,\execute_to_memory[59]_i_4_n_0 ,\execute_to_memory[59]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[5] ),
        .Q(\execute_to_memory_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[60] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[28]),
        .Q(branch_pc_memory[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[61] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[29]),
        .Q(branch_pc_memory[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[62] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[30]),
        .Q(branch_pc_memory[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[63] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(branch_pc_execute[31]),
        .Q(branch_pc_memory[31]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[63]_i_1 
       (.CI(\execute_to_memory_reg[59]_i_1_n_0 ),
        .CO(\NLW_execute_to_memory_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\decode_to_execute_reg_n_0_[29] ,\decode_to_execute_reg_n_0_[28] ,\decode_to_execute_reg_n_0_[27] }),
        .O(branch_pc_execute[31:28]),
        .S({\execute_to_memory[63]_i_2_n_0 ,\execute_to_memory[63]_i_3_n_0 ,\execute_to_memory[63]_i_4_n_0 ,\execute_to_memory[63]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[64] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[0]),
        .Q(jump_pc_memory[0]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \execute_to_memory_reg[64]_i_1 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[64]_i_1_n_0 ,\NLW_execute_to_memory_reg[64]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[3] ,\decode_to_execute_reg_n_0_[2] ,\decode_to_execute_reg_n_0_[1] ,1'b0}),
        .O({branch_pc_execute[3:1],jump_pc_execute[0]}),
        .S({\execute_to_memory[64]_i_2_n_0 ,\execute_to_memory[64]_i_3_n_0 ,\execute_to_memory[64]_i_4_n_0 ,branch_pc_execute[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[65] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[1]),
        .Q(jump_pc_memory[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[66] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[2]),
        .Q(jump_pc_memory[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[67] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[3]),
        .Q(jump_pc_memory[3]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \execute_to_memory_reg[67]_i_1 
       (.CI(1'b0),
        .CO({\execute_to_memory_reg[67]_i_1_n_0 ,\NLW_execute_to_memory_reg[67]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[3] ,\decode_to_execute_reg_n_0_[2] ,\decode_to_execute_reg_n_0_[1] ,1'b0}),
        .O({jump_pc_execute[3:1],\NLW_execute_to_memory_reg[67]_i_1_O_UNCONNECTED [0]}),
        .S({\execute_to_memory[67]_i_2_n_0 ,\execute_to_memory[67]_i_3_n_0 ,\execute_to_memory[67]_i_4_n_0 ,branch_pc_execute[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[68] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[4]),
        .Q(jump_pc_memory[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[69] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[5]),
        .Q(jump_pc_memory[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[6] ),
        .Q(\execute_to_memory_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[70] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[6]),
        .Q(jump_pc_memory[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[71] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[7]),
        .Q(jump_pc_memory[7]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[71]_i_1 
       (.CI(\execute_to_memory_reg[67]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[71]_i_1_n_0 ,\NLW_execute_to_memory_reg[71]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[7] ,\decode_to_execute_reg_n_0_[6] ,\decode_to_execute_reg_n_0_[5] ,\decode_to_execute_reg_n_0_[4] }),
        .O(jump_pc_execute[7:4]),
        .S({\execute_to_memory[71]_i_2_n_0 ,\execute_to_memory[71]_i_3_n_0 ,\execute_to_memory[71]_i_4_n_0 ,\execute_to_memory[71]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[72] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[8]),
        .Q(jump_pc_memory[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[73] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[9]),
        .Q(jump_pc_memory[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[74] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[10]),
        .Q(jump_pc_memory[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[75] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[11]),
        .Q(jump_pc_memory[11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[75]_i_1 
       (.CI(\execute_to_memory_reg[71]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[75]_i_1_n_0 ,\NLW_execute_to_memory_reg[75]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[11] ,\decode_to_execute_reg_n_0_[10] ,\decode_to_execute_reg_n_0_[9] ,\decode_to_execute_reg_n_0_[8] }),
        .O(jump_pc_execute[11:8]),
        .S({\execute_to_memory[75]_i_2_n_0 ,\execute_to_memory[75]_i_3_n_0 ,\execute_to_memory[75]_i_4_n_0 ,\execute_to_memory[75]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[76] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[12]),
        .Q(jump_pc_memory[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[77] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[13]),
        .Q(jump_pc_memory[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[78] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[14]),
        .Q(jump_pc_memory[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[79] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[15]),
        .Q(jump_pc_memory[15]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[79]_i_1 
       (.CI(\execute_to_memory_reg[75]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[79]_i_1_n_0 ,\NLW_execute_to_memory_reg[79]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[15] ,\decode_to_execute_reg_n_0_[14] ,\decode_to_execute_reg_n_0_[13] ,\decode_to_execute_reg_n_0_[12] }),
        .O(jump_pc_execute[15:12]),
        .S({\execute_to_memory[79]_i_2_n_0 ,\execute_to_memory[79]_i_3_n_0 ,\execute_to_memory[79]_i_4_n_0 ,\execute_to_memory[79]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[7] ),
        .Q(\execute_to_memory_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[80] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[16]),
        .Q(jump_pc_memory[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[81] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[17]),
        .Q(jump_pc_memory[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[82] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[18]),
        .Q(jump_pc_memory[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[83] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[19]),
        .Q(jump_pc_memory[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[83]_i_1 
       (.CI(\execute_to_memory_reg[79]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[83]_i_1_n_0 ,\NLW_execute_to_memory_reg[83]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[19] ,\decode_to_execute_reg_n_0_[18] ,\decode_to_execute_reg_n_0_[17] ,\decode_to_execute_reg_n_0_[16] }),
        .O(jump_pc_execute[19:16]),
        .S({\execute_to_memory[83]_i_2_n_0 ,\execute_to_memory[83]_i_3_n_0 ,\execute_to_memory[83]_i_4_n_0 ,\execute_to_memory[83]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[84] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[20]),
        .Q(jump_pc_memory[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[85] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[21]),
        .Q(jump_pc_memory[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[86] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[22]),
        .Q(jump_pc_memory[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[87] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[23]),
        .Q(jump_pc_memory[23]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[87]_i_1 
       (.CI(\execute_to_memory_reg[83]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[87]_i_1_n_0 ,\NLW_execute_to_memory_reg[87]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[22] ,\decode_to_execute_reg_n_0_[21] ,\execute_to_memory[87]_i_2_n_0 ,I_immed_execute[31]}),
        .O(jump_pc_execute[23:20]),
        .S({\execute_to_memory[87]_i_3_n_0 ,\execute_to_memory[87]_i_4_n_0 ,\execute_to_memory[87]_i_5_n_0 ,\execute_to_memory[87]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[88] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[24]),
        .Q(jump_pc_memory[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[89] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[25]),
        .Q(jump_pc_memory[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[8] ),
        .Q(\execute_to_memory_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[90] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[26]),
        .Q(jump_pc_memory[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[91] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[27]),
        .Q(jump_pc_memory[27]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[91]_i_1 
       (.CI(\execute_to_memory_reg[87]_i_1_n_0 ),
        .CO({\execute_to_memory_reg[91]_i_1_n_0 ,\NLW_execute_to_memory_reg[91]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute_reg_n_0_[26] ,\decode_to_execute_reg_n_0_[25] ,\decode_to_execute_reg_n_0_[24] ,\decode_to_execute_reg_n_0_[23] }),
        .O(jump_pc_execute[27:24]),
        .S({\execute_to_memory[91]_i_2_n_0 ,\execute_to_memory[91]_i_3_n_0 ,\execute_to_memory[91]_i_4_n_0 ,\execute_to_memory[91]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[92] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[28]),
        .Q(jump_pc_memory[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[93] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[29]),
        .Q(jump_pc_memory[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[94] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[30]),
        .Q(jump_pc_memory[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[95] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(jump_pc_execute[31]),
        .Q(jump_pc_memory[31]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \execute_to_memory_reg[95]_i_1 
       (.CI(\execute_to_memory_reg[91]_i_1_n_0 ),
        .CO(\NLW_execute_to_memory_reg[95]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\decode_to_execute_reg_n_0_[29] ,\decode_to_execute_reg_n_0_[28] ,\decode_to_execute_reg_n_0_[27] }),
        .O(jump_pc_execute[31:28]),
        .S({\execute_to_memory[95]_i_2_n_0 ,\execute_to_memory[95]_i_3_n_0 ,\execute_to_memory[95]_i_4_n_0 ,\execute_to_memory[95]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[96] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[96] ),
        .Q(\execute_to_memory_reg_n_0_[96] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[97] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[97] ),
        .Q(\execute_to_memory_reg_n_0_[97] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[98] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[98] ),
        .Q(\execute_to_memory_reg_n_0_[98] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[99] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[99] ),
        .Q(\execute_to_memory_reg_n_0_[99] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \execute_to_memory_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\decode_to_execute_reg_n_0_[9] ),
        .Q(\execute_to_memory_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \fetch_to_decode[38]_i_3 
       (.I0(pcSource_writeback[1]),
        .I1(pcSource_writeback[0]),
        .I2(stall[0]),
        .I3(\stall[0]_i_2_n_0 ),
        .O(\fetch_to_decode[38]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[0]),
        .Q(\fetch_to_decode_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[10]),
        .Q(\fetch_to_decode_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[11]),
        .Q(\fetch_to_decode_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[12]),
        .Q(\fetch_to_decode_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[13]),
        .Q(\fetch_to_decode_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[14]),
        .Q(\fetch_to_decode_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[15]),
        .Q(\fetch_to_decode_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[16]),
        .Q(\fetch_to_decode_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[17]),
        .Q(\fetch_to_decode_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[18]),
        .Q(\fetch_to_decode_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[19]),
        .Q(\fetch_to_decode_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[1]),
        .Q(\fetch_to_decode_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[20]),
        .Q(\fetch_to_decode_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[21]),
        .Q(\fetch_to_decode_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[22]),
        .Q(\fetch_to_decode_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[23]),
        .Q(\fetch_to_decode_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[24]),
        .Q(\fetch_to_decode_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[25]),
        .Q(\fetch_to_decode_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[26]),
        .Q(\fetch_to_decode_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[27]),
        .Q(\fetch_to_decode_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[28]),
        .Q(\fetch_to_decode_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[29]),
        .Q(\fetch_to_decode_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[2]),
        .Q(\fetch_to_decode_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[30]),
        .Q(\fetch_to_decode_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[31]),
        .Q(\fetch_to_decode_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[32] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_133),
        .Q(\fetch_to_decode_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[33] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_132),
        .Q(\fetch_to_decode_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[34] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[2]),
        .Q(\fetch_to_decode_reg_n_0_[34] ),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[35] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[3]),
        .Q(\fetch_to_decode_reg_n_0_[35] ),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[36] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_131),
        .Q(\fetch_to_decode_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[37] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[5]),
        .Q(\fetch_to_decode_reg_n_0_[37] ),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[38] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_16),
        .Q(\fetch_to_decode_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[39] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[7]),
        .Q(p_0_in3_in[0]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[3]),
        .Q(\fetch_to_decode_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[40] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[8]),
        .Q(p_0_in3_in[1]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[41] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[9]),
        .Q(p_0_in3_in[2]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[42] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[10]),
        .Q(p_0_in3_in[3]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[43] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[11]),
        .Q(p_0_in3_in[4]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[44] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[12]),
        .Q(U_immed_decode[12]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[45] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[13]),
        .Q(U_immed_decode[13]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[46] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[14]),
        .Q(U_immed_decode[14]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[47] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[15]),
        .Q(U_immed_decode[15]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[48] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[16]),
        .Q(U_immed_decode[16]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[49] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[17]),
        .Q(U_immed_decode[17]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[4]),
        .Q(\fetch_to_decode_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[50] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[18]),
        .Q(U_immed_decode[18]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[51] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[19]),
        .Q(U_immed_decode[19]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[52] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[20]),
        .Q(U_immed_decode[20]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[53] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[21]),
        .Q(U_immed_decode[21]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[54] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[22]),
        .Q(U_immed_decode[22]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[55] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[23]),
        .Q(U_immed_decode[23]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[56] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[24]),
        .Q(U_immed_decode[24]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[57] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[25]),
        .Q(U_immed_decode[25]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[58] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[26]),
        .Q(U_immed_decode[26]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[59] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[27]),
        .Q(U_immed_decode[27]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[5]),
        .Q(\fetch_to_decode_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[60] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[28]),
        .Q(U_immed_decode[28]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[61] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[29]),
        .Q(U_immed_decode[29]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[62] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[30]),
        .Q(U_immed_decode[30]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[63] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IR_pre_fetch[31]),
        .Q(U_immed_decode[31]),
        .R(memory_n_134));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[6]),
        .Q(\fetch_to_decode_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[7]),
        .Q(\fetch_to_decode_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[8]),
        .Q(\fetch_to_decode_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fetch_to_decode_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_delayed_fetch[9]),
        .Q(\fetch_to_decode_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    memRead1_fetch_i_2
       (.I0(\stall[0]_i_2_n_0 ),
        .I1(stall[0]),
        .I2(pc_write_cont_reg_n_0),
        .O(memRead1_fetch_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    memRead1_fetch_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_135),
        .Q(memRead1_fetch),
        .R(1'b0));
  OTTER_mem_byte memory
       (.D(dout2_memory[15]),
        .DIADI({programmer_n_168,programmer_n_169,programmer_n_170,programmer_n_171,programmer_n_172,programmer_n_173,programmer_n_174,programmer_n_175,p_2_out,programmer_n_184,programmer_n_185,programmer_n_186,programmer_n_187,programmer_n_188,programmer_n_189,programmer_n_190,programmer_n_191,IOBUS_out[7:0]}),
        .E(pcWrite_fetch),
        .IOBUS_addr(IOBUS_addr),
        .PC_COUNT(pc_fetch[15:2]),
        .\PC_COUNT[31]_i_4_0 ({memory_n_137,memory_n_138}),
        .\PC_COUNT_reg[31] (pc_write_cont_reg_n_0),
        .Q({Q,\execute_to_memory_reg_n_0_[174] ,\execute_to_memory_reg_n_0_[172] ,p_0_in1_in,aluResult_memory[0]}),
        .WEA({programmer_n_55,programmer_n_56,programmer_n_57,programmer_n_58}),
        .\decode_to_execute_reg[203] (memory_n_134),
        .dependency_reason1(dependency_reason1),
        .dependency_reason_i_6_0(p_0_in),
        .dependency_reason_reg(memory_n_15),
        .dependency_reason_reg_0(dependency_reason_reg_n_0),
        .\execute_to_memory_reg[172] (memory_n_110),
        .\execute_to_memory_reg[172]_0 (memory_n_112),
        .\execute_to_memory_reg[174] (memory_n_109),
        .\fetch_to_decode[63]_i_4_0 (p_0_in3_in),
        .\fetch_to_decode_reg[34] (p_0_in2_in),
        .\fetch_to_decode_reg[34]_0 (PC_n_49),
        .\fetch_to_decode_reg[34]_1 (PC_n_52),
        .\fetch_to_decode_reg[34]_2 (PC_n_51),
        .\fetch_to_decode_reg[34]_3 (PC_n_53),
        .\fetch_to_decode_reg[34]_4 (PC_n_50),
        .\ioIn_buffer_reg[0]_0 (programmer_n_37),
        .\ioIn_buffer_reg[10]_0 (programmer_n_47),
        .\ioIn_buffer_reg[11]_0 (programmer_n_48),
        .\ioIn_buffer_reg[12]_0 (programmer_n_49),
        .\ioIn_buffer_reg[13]_0 (programmer_n_50),
        .\ioIn_buffer_reg[14]_0 (ioIn_buffer),
        .\ioIn_buffer_reg[14]_1 (programmer_n_51),
        .\ioIn_buffer_reg[15]_0 (programmer_n_54),
        .\ioIn_buffer_reg[15]_1 (programmer_n_52),
        .\ioIn_buffer_reg[16]_0 (memory_n_115),
        .\ioIn_buffer_reg[16]_1 (programmer_n_5),
        .\ioIn_buffer_reg[17]_0 (memory_n_116),
        .\ioIn_buffer_reg[17]_1 (programmer_n_6),
        .\ioIn_buffer_reg[18]_0 (memory_n_117),
        .\ioIn_buffer_reg[18]_1 (programmer_n_7),
        .\ioIn_buffer_reg[19]_0 (memory_n_118),
        .\ioIn_buffer_reg[19]_1 (programmer_n_8),
        .\ioIn_buffer_reg[1]_0 (programmer_n_38),
        .\ioIn_buffer_reg[20]_0 (memory_n_119),
        .\ioIn_buffer_reg[20]_1 (programmer_n_9),
        .\ioIn_buffer_reg[21]_0 (memory_n_120),
        .\ioIn_buffer_reg[21]_1 (programmer_n_10),
        .\ioIn_buffer_reg[22]_0 (memory_n_121),
        .\ioIn_buffer_reg[22]_1 (programmer_n_11),
        .\ioIn_buffer_reg[23]_0 (memory_n_122),
        .\ioIn_buffer_reg[23]_1 (programmer_n_12),
        .\ioIn_buffer_reg[24]_0 (memory_n_123),
        .\ioIn_buffer_reg[24]_1 (programmer_n_13),
        .\ioIn_buffer_reg[25]_0 (memory_n_124),
        .\ioIn_buffer_reg[25]_1 (programmer_n_14),
        .\ioIn_buffer_reg[26]_0 (memory_n_125),
        .\ioIn_buffer_reg[26]_1 (programmer_n_15),
        .\ioIn_buffer_reg[27]_0 (memory_n_126),
        .\ioIn_buffer_reg[27]_1 (programmer_n_16),
        .\ioIn_buffer_reg[28]_0 (memory_n_127),
        .\ioIn_buffer_reg[28]_1 (programmer_n_17),
        .\ioIn_buffer_reg[29]_0 (memory_n_128),
        .\ioIn_buffer_reg[29]_1 (programmer_n_18),
        .\ioIn_buffer_reg[2]_0 (programmer_n_39),
        .\ioIn_buffer_reg[30]_0 (memory_n_129),
        .\ioIn_buffer_reg[30]_1 (programmer_n_19),
        .\ioIn_buffer_reg[31]_0 (memory_n_130),
        .\ioIn_buffer_reg[31]_1 (programmer_n_20),
        .\ioIn_buffer_reg[3]_0 (programmer_n_40),
        .\ioIn_buffer_reg[4]_0 (programmer_n_41),
        .\ioIn_buffer_reg[5]_0 (programmer_n_42),
        .\ioIn_buffer_reg[6]_0 (programmer_n_43),
        .\ioIn_buffer_reg[7]_0 (programmer_n_44),
        .\ioIn_buffer_reg[8]_0 (programmer_n_45),
        .\ioIn_buffer_reg[9]_0 (programmer_n_46),
        .memRead1_fetch(memRead1_fetch),
        .memRead1_fetch_reg(memory_n_135),
        .memRead1_fetch_reg_0(memRead1_fetch_i_2_n_0),
        .mem_size_after_memory(mem_size_after_memory),
        .memory_reg_bram_10_0(programmer_n_69),
        .memory_reg_bram_10_1(PC_n_34),
        .memory_reg_bram_10_2({programmer_n_65,programmer_n_66,programmer_n_67,programmer_n_68}),
        .memory_reg_bram_11_0(programmer_n_74),
        .memory_reg_bram_11_1(PC_n_36),
        .memory_reg_bram_11_2({programmer_n_70,programmer_n_71,programmer_n_72,programmer_n_73}),
        .memory_reg_bram_12_0(programmer_n_79),
        .memory_reg_bram_12_1(PC_n_37),
        .memory_reg_bram_12_2({programmer_n_75,programmer_n_76,programmer_n_77,programmer_n_78}),
        .memory_reg_bram_13_0(programmer_n_84),
        .memory_reg_bram_13_1(PC_n_38),
        .memory_reg_bram_13_2({programmer_n_80,programmer_n_81,programmer_n_82,programmer_n_83}),
        .memory_reg_bram_14_0(programmer_n_89),
        .memory_reg_bram_14_1(PC_n_40),
        .memory_reg_bram_14_2({programmer_n_85,programmer_n_86,programmer_n_87,programmer_n_88}),
        .memory_reg_bram_15_0(programmer_n_94),
        .memory_reg_bram_15_1(PC_n_39),
        .memory_reg_bram_15_2({programmer_n_90,programmer_n_91,programmer_n_92,programmer_n_93}),
        .memory_reg_bram_16_0(programmer_n_99),
        .memory_reg_bram_16_1(PC_n_41),
        .memory_reg_bram_16_2({programmer_n_95,programmer_n_96,programmer_n_97,programmer_n_98}),
        .memory_reg_bram_17_0(programmer_n_104),
        .memory_reg_bram_17_1(PC_n_42),
        .memory_reg_bram_17_2({programmer_n_100,programmer_n_101,programmer_n_102,programmer_n_103}),
        .memory_reg_bram_18_0(programmer_n_109),
        .memory_reg_bram_18_1(PC_n_44),
        .memory_reg_bram_18_2({programmer_n_105,programmer_n_106,programmer_n_107,programmer_n_108}),
        .memory_reg_bram_19_0(programmer_n_114),
        .memory_reg_bram_19_1(PC_n_43),
        .memory_reg_bram_19_2({programmer_n_110,programmer_n_111,programmer_n_112,programmer_n_113}),
        .memory_reg_bram_20_0(programmer_n_119),
        .memory_reg_bram_20_1(PC_n_47),
        .memory_reg_bram_20_2({programmer_n_115,programmer_n_116,programmer_n_117,programmer_n_118}),
        .memory_reg_bram_21_0(programmer_n_124),
        .memory_reg_bram_21_1(PC_n_45),
        .memory_reg_bram_21_2({programmer_n_120,programmer_n_121,programmer_n_122,programmer_n_123}),
        .memory_reg_bram_22_0(programmer_n_129),
        .memory_reg_bram_22_1(PC_n_46),
        .memory_reg_bram_22_2({programmer_n_125,programmer_n_126,programmer_n_127,programmer_n_128}),
        .memory_reg_bram_23_0(programmer_n_134),
        .memory_reg_bram_23_1(PC_n_35),
        .memory_reg_bram_23_2({programmer_n_130,programmer_n_131,programmer_n_132,programmer_n_133}),
        .memory_reg_bram_8_0(programmer_n_59),
        .memory_reg_bram_8_1(PC_n_0),
        .memory_reg_bram_9_0(programmer_n_64),
        .memory_reg_bram_9_1(PC_n_33),
        .memory_reg_bram_9_2({programmer_n_60,programmer_n_61,programmer_n_62,programmer_n_63}),
        .memory_reg_mux_sel_reg_3_0(memory_reg_mux_sel_reg_3),
        .memory_reg_mux_sel_reg_3_1(memory_reg_mux_sel_reg_3_0),
        .memory_reg_mux_sel_reg_3_10(memory_reg_mux_sel_reg_3_9),
        .memory_reg_mux_sel_reg_3_11(memory_reg_mux_sel_reg_3_10),
        .memory_reg_mux_sel_reg_3_12(memory_reg_mux_sel_reg_3_11),
        .memory_reg_mux_sel_reg_3_13(memory_reg_mux_sel_reg_3_12),
        .memory_reg_mux_sel_reg_3_14(memory_reg_mux_sel_reg_3_13),
        .memory_reg_mux_sel_reg_3_15(memory_reg_mux_sel_reg_3_14),
        .memory_reg_mux_sel_reg_3_16(memory_reg_mux_sel_reg_3_15),
        .memory_reg_mux_sel_reg_3_17(memory_reg_mux_sel_reg_3_16),
        .memory_reg_mux_sel_reg_3_18(memory_reg_mux_sel_reg_3_17),
        .memory_reg_mux_sel_reg_3_19(memory_reg_mux_sel_reg_3_18),
        .memory_reg_mux_sel_reg_3_2(memory_reg_mux_sel_reg_3_1),
        .memory_reg_mux_sel_reg_3_20(memory_reg_mux_sel_reg_3_19),
        .memory_reg_mux_sel_reg_3_21(memory_reg_mux_sel_reg_3_20),
        .memory_reg_mux_sel_reg_3_22(memory_reg_mux_sel_reg_3_21),
        .memory_reg_mux_sel_reg_3_23(memory_reg_mux_sel_reg_3_22),
        .memory_reg_mux_sel_reg_3_24(memory_reg_mux_sel_reg_3_23),
        .memory_reg_mux_sel_reg_3_25(memory_reg_mux_sel_reg_3_24),
        .memory_reg_mux_sel_reg_3_26(memory_reg_mux_sel_reg_3_25),
        .memory_reg_mux_sel_reg_3_27(memory_reg_mux_sel_reg_3_26),
        .memory_reg_mux_sel_reg_3_28(memory_reg_mux_sel_reg_3_27),
        .memory_reg_mux_sel_reg_3_29(memory_reg_mux_sel_reg_3_28),
        .memory_reg_mux_sel_reg_3_3(memory_reg_mux_sel_reg_3_2),
        .memory_reg_mux_sel_reg_3_30(memory_reg_mux_sel_reg_3_29),
        .memory_reg_mux_sel_reg_3_31(memory_reg_mux_sel_reg_3_30),
        .memory_reg_mux_sel_reg_3_4(memory_reg_mux_sel_reg_3_3),
        .memory_reg_mux_sel_reg_3_5(memory_reg_mux_sel_reg_3_4),
        .memory_reg_mux_sel_reg_3_6(memory_reg_mux_sel_reg_3_5),
        .memory_reg_mux_sel_reg_3_7(memory_reg_mux_sel_reg_3_6),
        .memory_reg_mux_sel_reg_3_8(memory_reg_mux_sel_reg_3_7),
        .memory_reg_mux_sel_reg_3_9(memory_reg_mux_sel_reg_3_8),
        .memory_reg_mux_sel_reg_7_0(memory_n_16),
        .memory_reg_mux_sel_reg_7_1({IR_pre_fetch[31:7],IR_pre_fetch[5],IR_pre_fetch[3:2]}),
        .memory_reg_mux_sel_reg_7_2({memory_n_131,memory_n_132,memory_n_133}),
        .\memory_to_writeback[64]_i_2 (\memory_to_writeback[64]_i_2 ),
        .\memory_to_writeback[64]_i_3 (\memory_to_writeback[64]_i_3 ),
        .\memory_to_writeback[64]_i_3_0 (\memory_to_writeback[64]_i_3_0 ),
        .\memory_to_writeback[64]_i_3_1 (\memory_to_writeback[64]_i_3_1 ),
        .\memory_to_writeback[65]_i_2 (\memory_to_writeback[65]_i_2 ),
        .\memory_to_writeback[65]_i_3 (\memory_to_writeback[65]_i_3 ),
        .\memory_to_writeback[65]_i_3_0 (\memory_to_writeback[65]_i_3_0 ),
        .\memory_to_writeback[66]_i_2 (\memory_to_writeback[66]_i_2 ),
        .\memory_to_writeback[66]_i_3 (\memory_to_writeback[66]_i_3 ),
        .\memory_to_writeback[66]_i_3_0 (\memory_to_writeback[66]_i_3_0 ),
        .\memory_to_writeback[67]_i_2 (\memory_to_writeback[67]_i_2 ),
        .\memory_to_writeback[67]_i_3 (\memory_to_writeback[67]_i_3 ),
        .\memory_to_writeback[67]_i_3_0 (\memory_to_writeback[67]_i_3_0 ),
        .\memory_to_writeback[68]_i_2 (\memory_to_writeback[68]_i_2 ),
        .\memory_to_writeback[68]_i_3 (\memory_to_writeback[68]_i_3 ),
        .\memory_to_writeback[68]_i_3_0 (\memory_to_writeback[68]_i_3_0 ),
        .\memory_to_writeback[69]_i_2 (\memory_to_writeback[69]_i_2 ),
        .\memory_to_writeback[69]_i_3 (\memory_to_writeback[69]_i_3 ),
        .\memory_to_writeback[69]_i_3_0 (\memory_to_writeback[69]_i_3_0 ),
        .\memory_to_writeback[70]_i_2 (\memory_to_writeback[70]_i_2 ),
        .\memory_to_writeback[70]_i_3 (\memory_to_writeback[70]_i_3 ),
        .\memory_to_writeback[70]_i_3_0 (\memory_to_writeback[70]_i_3_0 ),
        .\memory_to_writeback[71]_i_4 (\memory_to_writeback[71]_i_4 ),
        .\memory_to_writeback[71]_i_4_0 (\memory_to_writeback[71]_i_4_0 ),
        .\memory_to_writeback[78]_i_9 (\memory_to_writeback[78]_i_9 ),
        .\memory_to_writeback[79]_i_3_0 (\memory_to_writeback[79]_i_3 ),
        .\memory_to_writeback[80]_i_3 (\memory_to_writeback[80]_i_3 ),
        .\memory_to_writeback[81]_i_3 (\memory_to_writeback[81]_i_3 ),
        .\memory_to_writeback[82]_i_3 (\memory_to_writeback[82]_i_3 ),
        .\memory_to_writeback[83]_i_3 (\memory_to_writeback[83]_i_3 ),
        .\memory_to_writeback[84]_i_3 (\memory_to_writeback[84]_i_3 ),
        .\memory_to_writeback[85]_i_3 (\memory_to_writeback[85]_i_3 ),
        .\memory_to_writeback[86]_i_3 (\memory_to_writeback[86]_i_3 ),
        .\memory_to_writeback_reg[79] (programmer_n_167),
        .\memory_to_writeback_reg[79]_0 (programmer_n_166),
        .\memory_to_writeback_reg[79]_1 (programmer_n_2),
        .\memory_to_writeback_reg[95]_i_12 (p_13_in),
        .p_12_in(p_12_in),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .pc_write_cont(pc_write_cont),
        .\r_ram_addr_reg[0] (memory_n_111),
        .\r_ram_addr_reg[0]_0 (memory_n_113),
        .\r_ram_addr_reg[0]_1 (memory_n_114),
        .ram_addr(s_prog_ram_addr),
        .s_prog_ram_we(s_prog_ram_we),
        .sclk_BUFG(sclk_BUFG),
        .\stall_reg[0] (stall[0]),
        .\stall_reg[0]_0 (\stall[0]_i_2_n_0 ),
        .\stall_reg[1] (\stall[1]_i_2_n_0 ),
        .\stall_reg[32] (\fetch_to_decode[38]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[0] ),
        .Q(\memory_to_writeback_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[100] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[164] ),
        .Q(\memory_to_writeback_reg_n_0_[100] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[101] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[165] ),
        .Q(\memory_to_writeback_reg_n_0_[101] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[102] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[166] ),
        .Q(\memory_to_writeback_reg_n_0_[102] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[103] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in1_in[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[104] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in1_in[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[105] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in1_in[2]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[106] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in1_in[3]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[107] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(p_0_in1_in[4]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[10] ),
        .Q(\memory_to_writeback_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[11] ),
        .Q(\memory_to_writeback_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[128]__0 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg[192]_srl2_n_0 ),
        .Q(regWrite_writeback),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[129]__0 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg[226]_srl2_n_0 ),
        .Q(rf_wr_sel_writeback[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[12] ),
        .Q(\memory_to_writeback_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[130]__0 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg[227]_srl2_n_0 ),
        .Q(rf_wr_sel_writeback[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[131] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pcSource_memory[0]),
        .Q(pcSource_writeback[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[132] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pcSource_memory[1]),
        .Q(pcSource_writeback[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[13] ),
        .Q(\memory_to_writeback_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[14] ),
        .Q(\memory_to_writeback_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[15] ),
        .Q(\memory_to_writeback_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[16] ),
        .Q(\memory_to_writeback_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[17] ),
        .Q(\memory_to_writeback_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[18] ),
        .Q(\memory_to_writeback_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[19] ),
        .Q(\memory_to_writeback_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[1] ),
        .Q(\memory_to_writeback_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[20] ),
        .Q(\memory_to_writeback_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[21] ),
        .Q(\memory_to_writeback_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[22] ),
        .Q(\memory_to_writeback_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[23] ),
        .Q(\memory_to_writeback_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[24] ),
        .Q(\memory_to_writeback_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[25] ),
        .Q(\memory_to_writeback_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[26] ),
        .Q(\memory_to_writeback_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[27] ),
        .Q(\memory_to_writeback_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[28] ),
        .Q(\memory_to_writeback_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[29] ),
        .Q(\memory_to_writeback_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[2] ),
        .Q(\memory_to_writeback_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[30] ),
        .Q(\memory_to_writeback_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[31] ),
        .Q(\memory_to_writeback_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[32] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[0]),
        .Q(aluResult_writeback[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[33] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[1]),
        .Q(aluResult_writeback[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[34] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[2]),
        .Q(aluResult_writeback[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[35] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[3]),
        .Q(aluResult_writeback[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[36] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[4]),
        .Q(aluResult_writeback[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[37] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[5]),
        .Q(aluResult_writeback[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[38] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[6]),
        .Q(aluResult_writeback[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[39] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[7]),
        .Q(aluResult_writeback[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[3] ),
        .Q(\memory_to_writeback_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[40] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[8]),
        .Q(aluResult_writeback[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[41] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[9]),
        .Q(aluResult_writeback[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[42] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[10]),
        .Q(aluResult_writeback[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[43] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[11]),
        .Q(aluResult_writeback[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[44] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[12]),
        .Q(aluResult_writeback[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[45] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[13]),
        .Q(aluResult_writeback[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[46] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[14]),
        .Q(aluResult_writeback[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[47] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[15]),
        .Q(aluResult_writeback[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[48] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[16]),
        .Q(aluResult_writeback[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[49] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[17]),
        .Q(aluResult_writeback[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[4] ),
        .Q(\memory_to_writeback_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[50] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[18]),
        .Q(aluResult_writeback[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[51] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[19]),
        .Q(aluResult_writeback[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[52] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[20]),
        .Q(aluResult_writeback[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[53] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[21]),
        .Q(aluResult_writeback[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[54] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[22]),
        .Q(aluResult_writeback[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[55] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[23]),
        .Q(aluResult_writeback[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[56] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[24]),
        .Q(aluResult_writeback[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[57] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[25]),
        .Q(aluResult_writeback[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[58] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[26]),
        .Q(aluResult_writeback[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[59] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[27]),
        .Q(aluResult_writeback[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[5] ),
        .Q(\memory_to_writeback_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[60] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[28]),
        .Q(aluResult_writeback[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[61] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[29]),
        .Q(aluResult_writeback[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[62] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[30]),
        .Q(aluResult_writeback[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[63] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(aluResult_memory[31]),
        .Q(aluResult_writeback[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[64] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[0]),
        .Q(dout2_writeback[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[65] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[1]),
        .Q(dout2_writeback[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[66] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[2]),
        .Q(dout2_writeback[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[67] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[3]),
        .Q(dout2_writeback[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[68] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[4]),
        .Q(dout2_writeback[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[69] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[5]),
        .Q(dout2_writeback[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[6] ),
        .Q(\memory_to_writeback_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[70] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[6]),
        .Q(dout2_writeback[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[71] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[7]),
        .Q(dout2_writeback[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[72] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[8]),
        .Q(dout2_writeback[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[73] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[9]),
        .Q(dout2_writeback[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[74] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[10]),
        .Q(dout2_writeback[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[75] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[11]),
        .Q(dout2_writeback[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[76] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[12]),
        .Q(dout2_writeback[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[77] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[13]),
        .Q(dout2_writeback[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[78] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[14]),
        .Q(dout2_writeback[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[79] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[15]),
        .Q(dout2_writeback[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[7] ),
        .Q(\memory_to_writeback_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[80] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[16]),
        .Q(dout2_writeback[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[81] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[17]),
        .Q(dout2_writeback[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[82] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[18]),
        .Q(dout2_writeback[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[83] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[19]),
        .Q(dout2_writeback[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[84] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[20]),
        .Q(dout2_writeback[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[85] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[21]),
        .Q(dout2_writeback[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[86] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[22]),
        .Q(dout2_writeback[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[87] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[23]),
        .Q(dout2_writeback[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[88] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[24]),
        .Q(dout2_writeback[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[89] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[25]),
        .Q(dout2_writeback[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[8] ),
        .Q(\memory_to_writeback_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[90] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[26]),
        .Q(dout2_writeback[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[91] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[27]),
        .Q(dout2_writeback[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[92] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[28]),
        .Q(dout2_writeback[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[93] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[29]),
        .Q(dout2_writeback[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[94] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[30]),
        .Q(dout2_writeback[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[95] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(dout2_memory[31]),
        .Q(dout2_writeback[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[96] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[160] ),
        .Q(\memory_to_writeback_reg_n_0_[96] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[97] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[161] ),
        .Q(\memory_to_writeback_reg_n_0_[97] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[98] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[162] ),
        .Q(\memory_to_writeback_reg_n_0_[98] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[99] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[163] ),
        .Q(\memory_to_writeback_reg_n_0_[99] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\execute_to_memory_reg_n_0_[9] ),
        .Q(\memory_to_writeback_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[0] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[0]),
        .Q(pc_delayed_fetch[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[10] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[10]),
        .Q(pc_delayed_fetch[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[11] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[11]),
        .Q(pc_delayed_fetch[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[12] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[12]),
        .Q(pc_delayed_fetch[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[13] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[13]),
        .Q(pc_delayed_fetch[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[14] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[14]),
        .Q(pc_delayed_fetch[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[15] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[15]),
        .Q(pc_delayed_fetch[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[16] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[16]),
        .Q(pc_delayed_fetch[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[17] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[17]),
        .Q(pc_delayed_fetch[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[18] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[18]),
        .Q(pc_delayed_fetch[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[19] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[19]),
        .Q(pc_delayed_fetch[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[1] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[1]),
        .Q(pc_delayed_fetch[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[20] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[20]),
        .Q(pc_delayed_fetch[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[21] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[21]),
        .Q(pc_delayed_fetch[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[22] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[22]),
        .Q(pc_delayed_fetch[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[23] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[23]),
        .Q(pc_delayed_fetch[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[24] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[24]),
        .Q(pc_delayed_fetch[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[25] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[25]),
        .Q(pc_delayed_fetch[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[26] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[26]),
        .Q(pc_delayed_fetch[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[27] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[27]),
        .Q(pc_delayed_fetch[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[28] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[28]),
        .Q(pc_delayed_fetch[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[29] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[29]),
        .Q(pc_delayed_fetch[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[2] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[2]),
        .Q(pc_delayed_fetch[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[30] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[30]),
        .Q(pc_delayed_fetch[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[31] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[31]),
        .Q(pc_delayed_fetch[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[3] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[3]),
        .Q(pc_delayed_fetch[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[4] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[4]),
        .Q(pc_delayed_fetch[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[5] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[5]),
        .Q(pc_delayed_fetch[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[6] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[6]),
        .Q(pc_delayed_fetch[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[7] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[7]),
        .Q(pc_delayed_fetch[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[8] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[8]),
        .Q(pc_delayed_fetch[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_delayed_fetch_reg[9] 
       (.C(sclk_BUFG),
        .CE(pcWrite_fetch),
        .D(pc_fetch[9]),
        .Q(pc_delayed_fetch[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    pc_write_cont_i_1
       (.I0(stall[0]),
        .I1(\stall[0]_i_2_n_0 ),
        .I2(pc_write_cont_reg_n_0),
        .O(pc_write_cont_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    pc_write_cont_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(pc_write_cont_i_1_n_0),
        .Q(pc_write_cont_reg_n_0),
        .R(dependency_reason1));
  programmer programmer
       (.D(aluResult_memory[31:1]),
        .DIADI({programmer_n_168,programmer_n_169,programmer_n_170,programmer_n_171,programmer_n_172,programmer_n_173,programmer_n_174,programmer_n_175,p_2_out,programmer_n_184,programmer_n_185,programmer_n_186,programmer_n_187,programmer_n_188,programmer_n_189,programmer_n_190,programmer_n_191,IOBUS_out[7:0]}),
        .E(E),
        .Q({Q,memWrite_memory,\execute_to_memory_reg_n_0_[174] ,\execute_to_memory_reg_n_0_[173] ,\execute_to_memory_reg_n_0_[172] ,aluResult_memory[0],\execute_to_memory_reg_n_0_[127] ,\execute_to_memory_reg_n_0_[126] ,\execute_to_memory_reg_n_0_[125] ,\execute_to_memory_reg_n_0_[124] ,\execute_to_memory_reg_n_0_[123] ,\execute_to_memory_reg_n_0_[122] ,\execute_to_memory_reg_n_0_[121] ,\execute_to_memory_reg_n_0_[120] ,\execute_to_memory_reg_n_0_[119] ,\execute_to_memory_reg_n_0_[118] ,\execute_to_memory_reg_n_0_[117] ,\execute_to_memory_reg_n_0_[116] ,\execute_to_memory_reg_n_0_[115] ,\execute_to_memory_reg_n_0_[114] ,\execute_to_memory_reg_n_0_[113] ,\execute_to_memory_reg_n_0_[112] ,\execute_to_memory_reg_n_0_[111] ,\execute_to_memory_reg_n_0_[110] ,\execute_to_memory_reg_n_0_[109] ,\execute_to_memory_reg_n_0_[108] ,\execute_to_memory_reg_n_0_[107] ,\execute_to_memory_reg_n_0_[106] ,\execute_to_memory_reg_n_0_[105] ,\execute_to_memory_reg_n_0_[104] ,\execute_to_memory_reg_n_0_[103] ,\execute_to_memory_reg_n_0_[102] ,\execute_to_memory_reg_n_0_[101] ,\execute_to_memory_reg_n_0_[100] ,\execute_to_memory_reg_n_0_[99] ,\execute_to_memory_reg_n_0_[98] ,\execute_to_memory_reg_n_0_[97] ,\execute_to_memory_reg_n_0_[96] }),
        .S(S),
        .SWITCHES_IBUF(SWITCHES_IBUF),
        .WEA({programmer_n_55,programmer_n_56,programmer_n_57,programmer_n_58}),
        .data2(data2),
        .\execute_to_memory_reg[129] (programmer_n_167),
        .\execute_to_memory_reg[140] (programmer_n_64),
        .\execute_to_memory_reg[140]_0 (programmer_n_124),
        .\execute_to_memory_reg[172] (programmer_n_166),
        .\execute_to_memory_reg[173] ({dout2_memory[31:16],dout2_memory[14:0]}),
        .\execute_to_memory_reg[224] (\execute_to_memory_reg[224]_0 ),
        .\execute_to_memory_reg[225] (programmer_n_54),
        .\ioIn_buffer_reg[0] (\ioIn_buffer_reg[0] ),
        .\ioIn_buffer_reg[11] (\ioIn_buffer_reg[11] ),
        .\ioIn_buffer_reg[15] (\ioIn_buffer_reg[15] ),
        .\ioIn_buffer_reg[23] (\ioIn_buffer_reg[23] ),
        .\ioIn_buffer_reg[27] (\ioIn_buffer_reg[27] ),
        .\ioIn_buffer_reg[31] (\ioIn_buffer_reg[31] ),
        .\ioIn_buffer_reg[3] (\ioIn_buffer_reg[3] ),
        .\ioIn_buffer_reg[7] (\ioIn_buffer_reg[7] ),
        .mem_size_after_memory(mem_size_after_memory),
        .\memory_to_writeback_reg[71] (memory_n_113),
        .\memory_to_writeback_reg[78] (ioIn_buffer),
        .\memory_to_writeback_reg[78]_0 (p_13_in),
        .\memory_to_writeback_reg[79] (memory_n_111),
        .\memory_to_writeback_reg[80] (memory_n_115),
        .\memory_to_writeback_reg[81] (memory_n_116),
        .\memory_to_writeback_reg[82] (memory_n_117),
        .\memory_to_writeback_reg[83] (memory_n_118),
        .\memory_to_writeback_reg[84] (memory_n_119),
        .\memory_to_writeback_reg[85] (memory_n_120),
        .\memory_to_writeback_reg[86] (memory_n_121),
        .\memory_to_writeback_reg[87] (memory_n_114),
        .\memory_to_writeback_reg[87]_0 (memory_n_110),
        .\memory_to_writeback_reg[87]_1 (memory_n_122),
        .\memory_to_writeback_reg[88] (memory_n_123),
        .\memory_to_writeback_reg[89] (memory_n_124),
        .\memory_to_writeback_reg[90] (memory_n_125),
        .\memory_to_writeback_reg[91] (memory_n_126),
        .\memory_to_writeback_reg[92] (memory_n_127),
        .\memory_to_writeback_reg[93] (memory_n_128),
        .\memory_to_writeback_reg[94] (memory_n_129),
        .\memory_to_writeback_reg[95] (memory_n_109),
        .\memory_to_writeback_reg[95]_0 (memory_n_112),
        .\memory_to_writeback_reg[95]_1 (memory_n_130),
        .p_12_in(p_12_in),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .\r_CLKCNT_reg[0] (programmer_n_37),
        .\r_CLKCNT_reg[10] (programmer_n_47),
        .\r_CLKCNT_reg[11] (programmer_n_48),
        .\r_CLKCNT_reg[12] (programmer_n_49),
        .\r_CLKCNT_reg[13] (programmer_n_50),
        .\r_CLKCNT_reg[14] (programmer_n_51),
        .\r_CLKCNT_reg[15] (programmer_n_52),
        .\r_CLKCNT_reg[1] (programmer_n_38),
        .\r_CLKCNT_reg[2] (programmer_n_39),
        .\r_CLKCNT_reg[3] (programmer_n_40),
        .\r_CLKCNT_reg[48] (programmer_n_5),
        .\r_CLKCNT_reg[49] (programmer_n_6),
        .\r_CLKCNT_reg[4] (programmer_n_41),
        .\r_CLKCNT_reg[50] (programmer_n_7),
        .\r_CLKCNT_reg[51] (programmer_n_8),
        .\r_CLKCNT_reg[52] (programmer_n_9),
        .\r_CLKCNT_reg[53] (programmer_n_10),
        .\r_CLKCNT_reg[54] (programmer_n_11),
        .\r_CLKCNT_reg[55] (programmer_n_12),
        .\r_CLKCNT_reg[56] (programmer_n_13),
        .\r_CLKCNT_reg[57] (programmer_n_14),
        .\r_CLKCNT_reg[58] (programmer_n_15),
        .\r_CLKCNT_reg[59] (programmer_n_16),
        .\r_CLKCNT_reg[5] (programmer_n_42),
        .\r_CLKCNT_reg[60] (programmer_n_17),
        .\r_CLKCNT_reg[61] (programmer_n_18),
        .\r_CLKCNT_reg[62] (programmer_n_19),
        .\r_CLKCNT_reg[63] (programmer_n_20),
        .\r_CLKCNT_reg[6] (programmer_n_43),
        .\r_CLKCNT_reg[7] (programmer_n_44),
        .\r_CLKCNT_reg[8] (programmer_n_45),
        .\r_CLKCNT_reg[9] (programmer_n_46),
        .\r_ram_addr_reg[0]_0 ({programmer_n_60,programmer_n_61,programmer_n_62,programmer_n_63}),
        .\r_ram_addr_reg[0]_1 ({programmer_n_65,programmer_n_66,programmer_n_67,programmer_n_68}),
        .\r_ram_addr_reg[0]_10 ({programmer_n_110,programmer_n_111,programmer_n_112,programmer_n_113}),
        .\r_ram_addr_reg[0]_11 ({programmer_n_115,programmer_n_116,programmer_n_117,programmer_n_118}),
        .\r_ram_addr_reg[0]_12 ({programmer_n_120,programmer_n_121,programmer_n_122,programmer_n_123}),
        .\r_ram_addr_reg[0]_13 ({programmer_n_125,programmer_n_126,programmer_n_127,programmer_n_128}),
        .\r_ram_addr_reg[0]_14 ({programmer_n_130,programmer_n_131,programmer_n_132,programmer_n_133}),
        .\r_ram_addr_reg[0]_2 ({programmer_n_70,programmer_n_71,programmer_n_72,programmer_n_73}),
        .\r_ram_addr_reg[0]_3 ({programmer_n_75,programmer_n_76,programmer_n_77,programmer_n_78}),
        .\r_ram_addr_reg[0]_4 ({programmer_n_80,programmer_n_81,programmer_n_82,programmer_n_83}),
        .\r_ram_addr_reg[0]_5 ({programmer_n_85,programmer_n_86,programmer_n_87,programmer_n_88}),
        .\r_ram_addr_reg[0]_6 ({programmer_n_90,programmer_n_91,programmer_n_92,programmer_n_93}),
        .\r_ram_addr_reg[0]_7 ({programmer_n_95,programmer_n_96,programmer_n_97,programmer_n_98}),
        .\r_ram_addr_reg[0]_8 ({programmer_n_100,programmer_n_101,programmer_n_102,programmer_n_103}),
        .\r_ram_addr_reg[0]_9 ({programmer_n_105,programmer_n_106,programmer_n_107,programmer_n_108}),
        .\r_ram_addr_reg[13]_0 (programmer_n_59),
        .\r_ram_addr_reg[13]_1 (programmer_n_69),
        .\r_ram_addr_reg[13]_2 (programmer_n_74),
        .\r_ram_addr_reg[13]_3 (programmer_n_84),
        .\r_ram_addr_reg[13]_4 (programmer_n_104),
        .\r_ram_addr_reg[13]_5 (programmer_n_119),
        .\r_ram_addr_reg[13]_6 (programmer_n_129),
        .\r_ram_addr_reg[13]_7 (programmer_n_134),
        .\r_ram_addr_reg[14]_0 (programmer_n_79),
        .\r_ram_addr_reg[14]_1 (programmer_n_109),
        .\r_ram_addr_reg[14]_2 (programmer_n_114),
        .\r_ram_addr_reg[15]_0 (IOBUS_addr),
        .\r_ram_addr_reg[15]_1 (programmer_n_89),
        .\r_ram_addr_reg[15]_2 (programmer_n_94),
        .\r_ram_addr_reg[15]_3 (programmer_n_99),
        .\r_ram_addr_reg[28]_0 (programmer_n_2),
        .\r_rx_word_reg[10] (IOBUS_out[10]),
        .\r_rx_word_reg[11] (IOBUS_out[11]),
        .\r_rx_word_reg[12] (IOBUS_out[12]),
        .\r_rx_word_reg[13] (IOBUS_out[13]),
        .\r_rx_word_reg[14] (IOBUS_out[14]),
        .\r_rx_word_reg[15] (IOBUS_out[15]),
        .\r_rx_word_reg[8] (IOBUS_out[8]),
        .\r_rx_word_reg[9] (IOBUS_out[9]),
        .ram_addr(s_prog_ram_addr),
        .s_prog_mcu_reset(s_prog_mcu_reset),
        .s_prog_ram_we(s_prog_ram_we),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG),
        .srx(srx),
        .stx(stx));
  Mult4to1_1 regWriteback
       (.In10({RF_reg_r1_0_31_24_29_i_8_n_5,RF_reg_r1_0_31_24_29_i_8_n_6,RF_reg_r1_0_31_24_29_i_8_n_7,RF_reg_r1_0_31_24_29_i_7_n_4,RF_reg_r1_0_31_24_29_i_7_n_5,RF_reg_r1_0_31_24_29_i_7_n_6,RF_reg_r1_0_31_24_29_i_7_n_7,RF_reg_r1_0_31_18_23_i_7_n_4,RF_reg_r1_0_31_18_23_i_7_n_5,RF_reg_r1_0_31_18_23_i_7_n_6,RF_reg_r1_0_31_18_23_i_7_n_7,RF_reg_r1_0_31_12_17_i_8_n_4,RF_reg_r1_0_31_12_17_i_8_n_5,RF_reg_r1_0_31_12_17_i_8_n_6,RF_reg_r1_0_31_12_17_i_8_n_7,RF_reg_r1_0_31_12_17_i_7_n_4,RF_reg_r1_0_31_12_17_i_7_n_5,RF_reg_r1_0_31_12_17_i_7_n_6,RF_reg_r1_0_31_12_17_i_7_n_7,RF_reg_r1_0_31_6_11_i_7_n_4,RF_reg_r1_0_31_6_11_i_7_n_5,RF_reg_r1_0_31_6_11_i_7_n_6,RF_reg_r1_0_31_6_11_i_7_n_7,RF_reg_r1_0_31_0_5_i_9_n_4,RF_reg_r1_0_31_0_5_i_9_n_5,RF_reg_r1_0_31_0_5_i_9_n_6,RF_reg_r1_0_31_0_5_i_9_n_7,RF_reg_r1_0_31_0_5_i_8_n_4,RF_reg_r1_0_31_0_5_i_8_n_5,RF_reg_r1_0_31_0_5_i_8_n_6,RF_reg_r1_0_31_0_5_i_8_n_7}),
        .Q({dout2_writeback,aluResult_writeback,\memory_to_writeback_reg_n_0_[0] }),
        .WriteData(wd_writeback),
        .rf_wr_sel_writeback(rf_wr_sel_writeback));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stall[0]_i_10 
       (.I0(stall[1]),
        .I1(stall[8]),
        .I2(stall[9]),
        .I3(stall[13]),
        .O(\stall[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \stall[0]_i_2 
       (.I0(\stall[0]_i_3_n_0 ),
        .I1(\stall[0]_i_4_n_0 ),
        .I2(\stall[0]_i_5_n_0 ),
        .I3(\stall[0]_i_6_n_0 ),
        .O(\stall[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stall[0]_i_3 
       (.I0(stall[17]),
        .I1(stall[4]),
        .I2(stall[14]),
        .I3(stall[2]),
        .I4(\stall[0]_i_7_n_0 ),
        .O(\stall[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \stall[0]_i_4 
       (.I0(stall[19]),
        .I1(stall[3]),
        .I2(stall[20]),
        .I3(stall[18]),
        .I4(\stall[0]_i_8_n_0 ),
        .O(\stall[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stall[0]_i_5 
       (.I0(stall[25]),
        .I1(stall[21]),
        .I2(stall[30]),
        .I3(stall[10]),
        .I4(\stall[0]_i_9_n_0 ),
        .O(\stall[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stall[0]_i_6 
       (.I0(stall[29]),
        .I1(stall[7]),
        .I2(stall[28]),
        .I3(stall[16]),
        .I4(\stall[0]_i_10_n_0 ),
        .O(\stall[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stall[0]_i_7 
       (.I0(stall[22]),
        .I1(stall[31]),
        .I2(stall[6]),
        .I3(stall[27]),
        .O(\stall[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stall[0]_i_8 
       (.I0(stall[12]),
        .I1(stall[32]),
        .I2(stall[11]),
        .I3(stall[23]),
        .O(\stall[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stall[0]_i_9 
       (.I0(stall[5]),
        .I1(stall[24]),
        .I2(stall[15]),
        .I3(stall[26]),
        .O(\stall[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[10]_i_1 
       (.I0(stall0[10]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[11]_i_1 
       (.I0(stall0[11]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[12]_i_1 
       (.I0(stall0[12]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[12]_i_3 
       (.I0(stall[12]),
        .O(\stall[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[12]_i_4 
       (.I0(stall[11]),
        .O(\stall[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[12]_i_5 
       (.I0(stall[10]),
        .O(\stall[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[12]_i_6 
       (.I0(stall[9]),
        .O(\stall[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[13]_i_1 
       (.I0(stall0[13]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[14]_i_1 
       (.I0(stall0[14]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[15]_i_1 
       (.I0(stall0[15]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[16]_i_1 
       (.I0(stall0[16]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[16]_i_3 
       (.I0(stall[16]),
        .O(\stall[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[16]_i_4 
       (.I0(stall[15]),
        .O(\stall[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[16]_i_5 
       (.I0(stall[14]),
        .O(\stall[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[16]_i_6 
       (.I0(stall[13]),
        .O(\stall[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[17]_i_1 
       (.I0(stall0[17]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[18]_i_1 
       (.I0(stall0[18]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[19]_i_1 
       (.I0(stall0[19]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stall[1]_i_2 
       (.I0(stall0[1]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[20]_i_1 
       (.I0(stall0[20]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[20]_i_3 
       (.I0(stall[20]),
        .O(\stall[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[20]_i_4 
       (.I0(stall[19]),
        .O(\stall[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[20]_i_5 
       (.I0(stall[18]),
        .O(\stall[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[20]_i_6 
       (.I0(stall[17]),
        .O(\stall[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[21]_i_1 
       (.I0(stall0[21]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[22]_i_1 
       (.I0(stall0[22]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[23]_i_1 
       (.I0(stall0[23]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[24]_i_1 
       (.I0(stall0[24]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[24]_i_3 
       (.I0(stall[24]),
        .O(\stall[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[24]_i_4 
       (.I0(stall[23]),
        .O(\stall[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[24]_i_5 
       (.I0(stall[22]),
        .O(\stall[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[24]_i_6 
       (.I0(stall[21]),
        .O(\stall[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stall[25]_i_1 
       (.I0(stall0[25]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[26]_i_1 
       (.I0(stall0[26]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[27]_i_1 
       (.I0(stall0[27]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[28]_i_1 
       (.I0(stall0[28]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[28]_i_3 
       (.I0(stall[28]),
        .O(\stall[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[28]_i_4 
       (.I0(stall[27]),
        .O(\stall[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[28]_i_5 
       (.I0(stall[26]),
        .O(\stall[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[28]_i_6 
       (.I0(stall[25]),
        .O(\stall[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[29]_i_1 
       (.I0(stall0[29]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[2]_i_1 
       (.I0(stall0[2]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[30]_i_1 
       (.I0(stall0[30]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[31]_i_1 
       (.I0(stall0[31]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[32]_i_2 
       (.I0(stall0[32]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[32]_i_4 
       (.I0(stall[32]),
        .O(\stall[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[32]_i_5 
       (.I0(stall[31]),
        .O(\stall[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[32]_i_6 
       (.I0(stall[30]),
        .O(\stall[32]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[32]_i_7 
       (.I0(stall[29]),
        .O(\stall[32]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[3]_i_1 
       (.I0(stall0[3]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[4]_i_1 
       (.I0(stall0[4]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[4]_i_3 
       (.I0(stall[4]),
        .O(\stall[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[4]_i_4 
       (.I0(stall[3]),
        .O(\stall[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[4]_i_5 
       (.I0(stall[2]),
        .O(\stall[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[4]_i_6 
       (.I0(stall[1]),
        .O(\stall[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[5]_i_1 
       (.I0(stall0[5]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[6]_i_1 
       (.I0(stall0[6]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[7]_i_1 
       (.I0(stall0[7]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[8]_i_1 
       (.I0(stall0[8]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[8]_i_3 
       (.I0(stall[8]),
        .O(\stall[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[8]_i_4 
       (.I0(stall[7]),
        .O(\stall[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[8]_i_5 
       (.I0(stall[6]),
        .O(\stall[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stall[8]_i_6 
       (.I0(stall[5]),
        .O(\stall[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stall[9]_i_1 
       (.I0(stall0[9]),
        .I1(\stall[0]_i_2_n_0 ),
        .O(\stall[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_138),
        .Q(stall[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[10]_i_1_n_0 ),
        .Q(stall[10]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[11]_i_1_n_0 ),
        .Q(stall[11]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[12]_i_1_n_0 ),
        .Q(stall[12]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[12]_i_2 
       (.CI(\stall_reg[8]_i_2_n_0 ),
        .CO({\stall_reg[12]_i_2_n_0 ,\NLW_stall_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[12:9]),
        .O(stall0[12:9]),
        .S({\stall[12]_i_3_n_0 ,\stall[12]_i_4_n_0 ,\stall[12]_i_5_n_0 ,\stall[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[13]_i_1_n_0 ),
        .Q(stall[13]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[14]_i_1_n_0 ),
        .Q(stall[14]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[15]_i_1_n_0 ),
        .Q(stall[15]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[16]_i_1_n_0 ),
        .Q(stall[16]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[16]_i_2 
       (.CI(\stall_reg[12]_i_2_n_0 ),
        .CO({\stall_reg[16]_i_2_n_0 ,\NLW_stall_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[16:13]),
        .O(stall0[16:13]),
        .S({\stall[16]_i_3_n_0 ,\stall[16]_i_4_n_0 ,\stall[16]_i_5_n_0 ,\stall[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[17]_i_1_n_0 ),
        .Q(stall[17]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[18]_i_1_n_0 ),
        .Q(stall[18]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[19]_i_1_n_0 ),
        .Q(stall[19]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memory_n_137),
        .Q(stall[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[20]_i_1_n_0 ),
        .Q(stall[20]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[20]_i_2 
       (.CI(\stall_reg[16]_i_2_n_0 ),
        .CO({\stall_reg[20]_i_2_n_0 ,\NLW_stall_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[20:17]),
        .O(stall0[20:17]),
        .S({\stall[20]_i_3_n_0 ,\stall[20]_i_4_n_0 ,\stall[20]_i_5_n_0 ,\stall[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[21]_i_1_n_0 ),
        .Q(stall[21]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[22]_i_1_n_0 ),
        .Q(stall[22]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[23]_i_1_n_0 ),
        .Q(stall[23]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[24]_i_1_n_0 ),
        .Q(stall[24]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[24]_i_2 
       (.CI(\stall_reg[20]_i_2_n_0 ),
        .CO({\stall_reg[24]_i_2_n_0 ,\NLW_stall_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[24:21]),
        .O(stall0[24:21]),
        .S({\stall[24]_i_3_n_0 ,\stall[24]_i_4_n_0 ,\stall[24]_i_5_n_0 ,\stall[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[25]_i_1_n_0 ),
        .Q(stall[25]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[26]_i_1_n_0 ),
        .Q(stall[26]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[27]_i_1_n_0 ),
        .Q(stall[27]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[28]_i_1_n_0 ),
        .Q(stall[28]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[28]_i_2 
       (.CI(\stall_reg[24]_i_2_n_0 ),
        .CO({\stall_reg[28]_i_2_n_0 ,\NLW_stall_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[28:25]),
        .O(stall0[28:25]),
        .S({\stall[28]_i_3_n_0 ,\stall[28]_i_4_n_0 ,\stall[28]_i_5_n_0 ,\stall[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[29]_i_1_n_0 ),
        .Q(stall[29]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[2]_i_1_n_0 ),
        .Q(stall[2]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[30]_i_1_n_0 ),
        .Q(stall[30]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[31]_i_1_n_0 ),
        .Q(stall[31]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[32] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[32]_i_2_n_0 ),
        .Q(stall[32]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[32]_i_3 
       (.CI(\stall_reg[28]_i_2_n_0 ),
        .CO(\NLW_stall_reg[32]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,stall[31:29]}),
        .O(stall0[32:29]),
        .S({\stall[32]_i_4_n_0 ,\stall[32]_i_5_n_0 ,\stall[32]_i_6_n_0 ,\stall[32]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[3]_i_1_n_0 ),
        .Q(stall[3]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[4]_i_1_n_0 ),
        .Q(stall[4]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\stall_reg[4]_i_2_n_0 ,\NLW_stall_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(stall[0]),
        .DI(stall[4:1]),
        .O(stall0[4:1]),
        .S({\stall[4]_i_3_n_0 ,\stall[4]_i_4_n_0 ,\stall[4]_i_5_n_0 ,\stall[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[5]_i_1_n_0 ),
        .Q(stall[5]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[6]_i_1_n_0 ),
        .Q(stall[6]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[7]_i_1_n_0 ),
        .Q(stall[7]),
        .R(dependency_reason1));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[8]_i_1_n_0 ),
        .Q(stall[8]),
        .R(dependency_reason1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \stall_reg[8]_i_2 
       (.CI(\stall_reg[4]_i_2_n_0 ),
        .CO({\stall_reg[8]_i_2_n_0 ,\NLW_stall_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(stall[8:5]),
        .O(stall0[8:5]),
        .S({\stall[8]_i_3_n_0 ,\stall[8]_i_4_n_0 ,\stall[8]_i_5_n_0 ,\stall[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \stall_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\stall[9]_i_1_n_0 ),
        .Q(stall[9]),
        .R(dependency_reason1));
endmodule

(* CLKCNTHI_AD = "289406980" *) (* CLKCNTLO_AD = "289406976" *) (* ECO_CHECKSUM = "2f9a8b8c" *) 
(* LEDS_AD = "285736960" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) (* SSEG_AD = "285999104" *) (* SWITCHES_AD = "285212672" *) 
(* NotValidForBitStream *)
module OTTER_Wrapper_Programmable
   (CLK,
    BTNL,
    BTNC,
    SWITCHES,
    RX,
    TX,
    LEDS,
    CATHODES,
    ANODES);
  input CLK;
  input BTNL;
  input BTNC;
  input [15:0]SWITCHES;
  input RX;
  output TX;
  output [15:0]LEDS;
  output [7:0]CATHODES;
  output [3:0]ANODES;

  wire [3:0]ANODES;
  wire [3:0]ANODES_OBUF;
  wire BTNC;
  wire BTNC_IBUF;
  wire [7:0]CATHODES;
  wire [6:0]CATHODES_OBUF;
  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [15:0]IOBUS_out;
  wire [15:0]LEDS;
  wire [15:0]LEDS_OBUF;
  wire MCU_n_16;
  wire MCU_n_17;
  wire MCU_n_19;
  wire MCU_n_20;
  wire MCU_n_21;
  wire MCU_n_22;
  wire MCU_n_23;
  wire MCU_n_24;
  wire MCU_n_25;
  wire MCU_n_26;
  wire MCU_n_27;
  wire MCU_n_28;
  wire MCU_n_29;
  wire MCU_n_30;
  wire MCU_n_31;
  wire MCU_n_32;
  wire MCU_n_33;
  wire MCU_n_34;
  wire MCU_n_35;
  wire MCU_n_36;
  wire MCU_n_37;
  wire MCU_n_38;
  wire MCU_n_39;
  wire MCU_n_40;
  wire MCU_n_41;
  wire MCU_n_42;
  wire MCU_n_43;
  wire MCU_n_44;
  wire MCU_n_45;
  wire MCU_n_46;
  wire MCU_n_47;
  wire MCU_n_48;
  wire MCU_n_49;
  wire MCU_n_50;
  wire RESET;
  wire RX;
  wire RX_IBUF;
  wire [15:0]SWITCHES;
  wire [15:0]SWITCHES_IBUF;
  wire TX;
  wire TX_OBUF;
  wire [31:0]data2;
  wire memRead2_memory;
  wire \memory_to_writeback_reg[64]_i_6_n_0 ;
  wire \memory_to_writeback_reg[65]_i_6_n_0 ;
  wire \memory_to_writeback_reg[66]_i_6_n_0 ;
  wire \memory_to_writeback_reg[67]_i_6_n_0 ;
  wire \memory_to_writeback_reg[68]_i_6_n_0 ;
  wire \memory_to_writeback_reg[69]_i_6_n_0 ;
  wire \memory_to_writeback_reg[70]_i_6_n_0 ;
  wire \memory_to_writeback_reg[71]_i_8_n_0 ;
  wire \memory_to_writeback_reg[72]_i_6_n_0 ;
  wire \memory_to_writeback_reg[73]_i_6_n_0 ;
  wire \memory_to_writeback_reg[74]_i_6_n_0 ;
  wire \memory_to_writeback_reg[75]_i_6_n_0 ;
  wire \memory_to_writeback_reg[76]_i_6_n_0 ;
  wire \memory_to_writeback_reg[77]_i_6_n_0 ;
  wire \memory_to_writeback_reg[78]_i_15_n_0 ;
  wire \memory_to_writeback_reg[79]_i_9_n_0 ;
  wire \memory_to_writeback_reg[80]_i_8_n_0 ;
  wire \memory_to_writeback_reg[81]_i_8_n_0 ;
  wire \memory_to_writeback_reg[82]_i_8_n_0 ;
  wire \memory_to_writeback_reg[83]_i_8_n_0 ;
  wire \memory_to_writeback_reg[84]_i_8_n_0 ;
  wire \memory_to_writeback_reg[85]_i_8_n_0 ;
  wire \memory_to_writeback_reg[86]_i_8_n_0 ;
  wire \memory_to_writeback_reg[87]_i_10_n_0 ;
  wire \memory_to_writeback_reg[88]_i_7_n_0 ;
  wire \memory_to_writeback_reg[89]_i_7_n_0 ;
  wire \memory_to_writeback_reg[90]_i_7_n_0 ;
  wire \memory_to_writeback_reg[91]_i_7_n_0 ;
  wire \memory_to_writeback_reg[92]_i_7_n_0 ;
  wire \memory_to_writeback_reg[93]_i_7_n_0 ;
  wire \memory_to_writeback_reg[94]_i_7_n_0 ;
  wire \memory_to_writeback_reg[95]_i_12_n_0 ;
  wire \memory_to_writeback_reg[95]_i_13_n_0 ;
  wire [0:0]p_0_in;
  wire \r_CLKCNT[0]_i_2_n_0 ;
  wire \r_CLKCNT_reg[0]_i_1_n_0 ;
  wire \r_CLKCNT_reg[0]_i_1_n_4 ;
  wire \r_CLKCNT_reg[0]_i_1_n_5 ;
  wire \r_CLKCNT_reg[0]_i_1_n_6 ;
  wire \r_CLKCNT_reg[0]_i_1_n_7 ;
  wire \r_CLKCNT_reg[12]_i_1_n_0 ;
  wire \r_CLKCNT_reg[12]_i_1_n_4 ;
  wire \r_CLKCNT_reg[12]_i_1_n_5 ;
  wire \r_CLKCNT_reg[12]_i_1_n_6 ;
  wire \r_CLKCNT_reg[12]_i_1_n_7 ;
  wire \r_CLKCNT_reg[16]_i_1_n_0 ;
  wire \r_CLKCNT_reg[16]_i_1_n_4 ;
  wire \r_CLKCNT_reg[16]_i_1_n_5 ;
  wire \r_CLKCNT_reg[16]_i_1_n_6 ;
  wire \r_CLKCNT_reg[16]_i_1_n_7 ;
  wire \r_CLKCNT_reg[20]_i_1_n_0 ;
  wire \r_CLKCNT_reg[20]_i_1_n_4 ;
  wire \r_CLKCNT_reg[20]_i_1_n_5 ;
  wire \r_CLKCNT_reg[20]_i_1_n_6 ;
  wire \r_CLKCNT_reg[20]_i_1_n_7 ;
  wire \r_CLKCNT_reg[24]_i_1_n_0 ;
  wire \r_CLKCNT_reg[24]_i_1_n_4 ;
  wire \r_CLKCNT_reg[24]_i_1_n_5 ;
  wire \r_CLKCNT_reg[24]_i_1_n_6 ;
  wire \r_CLKCNT_reg[24]_i_1_n_7 ;
  wire \r_CLKCNT_reg[28]_i_1_n_0 ;
  wire \r_CLKCNT_reg[28]_i_1_n_4 ;
  wire \r_CLKCNT_reg[28]_i_1_n_5 ;
  wire \r_CLKCNT_reg[28]_i_1_n_6 ;
  wire \r_CLKCNT_reg[28]_i_1_n_7 ;
  wire \r_CLKCNT_reg[32]_i_1_n_0 ;
  wire \r_CLKCNT_reg[32]_i_1_n_4 ;
  wire \r_CLKCNT_reg[32]_i_1_n_5 ;
  wire \r_CLKCNT_reg[32]_i_1_n_6 ;
  wire \r_CLKCNT_reg[32]_i_1_n_7 ;
  wire \r_CLKCNT_reg[36]_i_1_n_0 ;
  wire \r_CLKCNT_reg[36]_i_1_n_4 ;
  wire \r_CLKCNT_reg[36]_i_1_n_5 ;
  wire \r_CLKCNT_reg[36]_i_1_n_6 ;
  wire \r_CLKCNT_reg[36]_i_1_n_7 ;
  wire \r_CLKCNT_reg[40]_i_1_n_0 ;
  wire \r_CLKCNT_reg[40]_i_1_n_4 ;
  wire \r_CLKCNT_reg[40]_i_1_n_5 ;
  wire \r_CLKCNT_reg[40]_i_1_n_6 ;
  wire \r_CLKCNT_reg[40]_i_1_n_7 ;
  wire \r_CLKCNT_reg[44]_i_1_n_0 ;
  wire \r_CLKCNT_reg[44]_i_1_n_4 ;
  wire \r_CLKCNT_reg[44]_i_1_n_5 ;
  wire \r_CLKCNT_reg[44]_i_1_n_6 ;
  wire \r_CLKCNT_reg[44]_i_1_n_7 ;
  wire \r_CLKCNT_reg[48]_i_1_n_0 ;
  wire \r_CLKCNT_reg[48]_i_1_n_4 ;
  wire \r_CLKCNT_reg[48]_i_1_n_5 ;
  wire \r_CLKCNT_reg[48]_i_1_n_6 ;
  wire \r_CLKCNT_reg[48]_i_1_n_7 ;
  wire \r_CLKCNT_reg[4]_i_1_n_0 ;
  wire \r_CLKCNT_reg[4]_i_1_n_4 ;
  wire \r_CLKCNT_reg[4]_i_1_n_5 ;
  wire \r_CLKCNT_reg[4]_i_1_n_6 ;
  wire \r_CLKCNT_reg[4]_i_1_n_7 ;
  wire \r_CLKCNT_reg[52]_i_1_n_0 ;
  wire \r_CLKCNT_reg[52]_i_1_n_4 ;
  wire \r_CLKCNT_reg[52]_i_1_n_5 ;
  wire \r_CLKCNT_reg[52]_i_1_n_6 ;
  wire \r_CLKCNT_reg[52]_i_1_n_7 ;
  wire \r_CLKCNT_reg[56]_i_1_n_0 ;
  wire \r_CLKCNT_reg[56]_i_1_n_4 ;
  wire \r_CLKCNT_reg[56]_i_1_n_5 ;
  wire \r_CLKCNT_reg[56]_i_1_n_6 ;
  wire \r_CLKCNT_reg[56]_i_1_n_7 ;
  wire \r_CLKCNT_reg[60]_i_1_n_4 ;
  wire \r_CLKCNT_reg[60]_i_1_n_5 ;
  wire \r_CLKCNT_reg[60]_i_1_n_6 ;
  wire \r_CLKCNT_reg[60]_i_1_n_7 ;
  wire \r_CLKCNT_reg[8]_i_1_n_0 ;
  wire \r_CLKCNT_reg[8]_i_1_n_4 ;
  wire \r_CLKCNT_reg[8]_i_1_n_5 ;
  wire \r_CLKCNT_reg[8]_i_1_n_6 ;
  wire \r_CLKCNT_reg[8]_i_1_n_7 ;
  wire \r_CLKCNT_reg_n_0_[0] ;
  wire \r_CLKCNT_reg_n_0_[10] ;
  wire \r_CLKCNT_reg_n_0_[11] ;
  wire \r_CLKCNT_reg_n_0_[12] ;
  wire \r_CLKCNT_reg_n_0_[13] ;
  wire \r_CLKCNT_reg_n_0_[14] ;
  wire \r_CLKCNT_reg_n_0_[15] ;
  wire \r_CLKCNT_reg_n_0_[16] ;
  wire \r_CLKCNT_reg_n_0_[17] ;
  wire \r_CLKCNT_reg_n_0_[18] ;
  wire \r_CLKCNT_reg_n_0_[19] ;
  wire \r_CLKCNT_reg_n_0_[1] ;
  wire \r_CLKCNT_reg_n_0_[20] ;
  wire \r_CLKCNT_reg_n_0_[21] ;
  wire \r_CLKCNT_reg_n_0_[22] ;
  wire \r_CLKCNT_reg_n_0_[23] ;
  wire \r_CLKCNT_reg_n_0_[24] ;
  wire \r_CLKCNT_reg_n_0_[25] ;
  wire \r_CLKCNT_reg_n_0_[26] ;
  wire \r_CLKCNT_reg_n_0_[27] ;
  wire \r_CLKCNT_reg_n_0_[28] ;
  wire \r_CLKCNT_reg_n_0_[29] ;
  wire \r_CLKCNT_reg_n_0_[2] ;
  wire \r_CLKCNT_reg_n_0_[30] ;
  wire \r_CLKCNT_reg_n_0_[31] ;
  wire \r_CLKCNT_reg_n_0_[3] ;
  wire \r_CLKCNT_reg_n_0_[4] ;
  wire \r_CLKCNT_reg_n_0_[5] ;
  wire \r_CLKCNT_reg_n_0_[6] ;
  wire \r_CLKCNT_reg_n_0_[7] ;
  wire \r_CLKCNT_reg_n_0_[8] ;
  wire \r_CLKCNT_reg_n_0_[9] ;
  wire \r_SSEG_reg_n_0_[0] ;
  wire \r_SSEG_reg_n_0_[10] ;
  wire \r_SSEG_reg_n_0_[11] ;
  wire \r_SSEG_reg_n_0_[13] ;
  wire \r_SSEG_reg_n_0_[14] ;
  wire \r_SSEG_reg_n_0_[15] ;
  wire \r_SSEG_reg_n_0_[1] ;
  wire \r_SSEG_reg_n_0_[2] ;
  wire \r_SSEG_reg_n_0_[3] ;
  wire \r_SSEG_reg_n_0_[4] ;
  wire \r_SSEG_reg_n_0_[5] ;
  wire \r_SSEG_reg_n_0_[6] ;
  wire \r_SSEG_reg_n_0_[7] ;
  wire \r_SSEG_reg_n_0_[8] ;
  wire \r_SSEG_reg_n_0_[9] ;
  wire s_prog_mcu_reset;
  wire s_reset;
  wire sclk;
  wire sclk_BUFG;
  wire sclk_i_1_n_0;
  wire [2:0]\NLW_r_CLKCNT_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[32]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[36]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[40]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[44]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[48]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[52]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_CLKCNT_reg[60]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_CLKCNT_reg[8]_i_1_CO_UNCONNECTED ;

initial begin
 $sdf_annotate("SIM_time_impl.sdf",,,,"tool_control");
end
  OBUF \ANODES_OBUF[0]_inst 
       (.I(ANODES_OBUF[0]),
        .O(ANODES[0]));
  OBUF \ANODES_OBUF[1]_inst 
       (.I(ANODES_OBUF[1]),
        .O(ANODES[1]));
  OBUF \ANODES_OBUF[2]_inst 
       (.I(ANODES_OBUF[2]),
        .O(ANODES[2]));
  OBUF \ANODES_OBUF[3]_inst 
       (.I(ANODES_OBUF[3]),
        .O(ANODES[3]));
  IBUF BTNC_IBUF_inst
       (.I(BTNC),
        .O(BTNC_IBUF));
  OBUF \CATHODES_OBUF[0]_inst 
       (.I(CATHODES_OBUF[0]),
        .O(CATHODES[0]));
  OBUF \CATHODES_OBUF[1]_inst 
       (.I(CATHODES_OBUF[1]),
        .O(CATHODES[1]));
  OBUF \CATHODES_OBUF[2]_inst 
       (.I(CATHODES_OBUF[2]),
        .O(CATHODES[2]));
  OBUF \CATHODES_OBUF[3]_inst 
       (.I(CATHODES_OBUF[3]),
        .O(CATHODES[3]));
  OBUF \CATHODES_OBUF[4]_inst 
       (.I(CATHODES_OBUF[4]),
        .O(CATHODES[4]));
  OBUF \CATHODES_OBUF[5]_inst 
       (.I(CATHODES_OBUF[5]),
        .O(CATHODES[5]));
  OBUF \CATHODES_OBUF[6]_inst 
       (.I(CATHODES_OBUF[6]),
        .O(CATHODES[6]));
  OBUF \CATHODES_OBUF[7]_inst 
       (.I(1'b1),
        .O(CATHODES[7]));
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  debounce_one_shot DB_R
       (.BTNC_IBUF(BTNC_IBUF),
        .SR(RESET),
        .s_prog_mcu_reset(s_prog_mcu_reset),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG));
  OBUF \LEDS_OBUF[0]_inst 
       (.I(LEDS_OBUF[0]),
        .O(LEDS[0]));
  OBUF \LEDS_OBUF[10]_inst 
       (.I(LEDS_OBUF[10]),
        .O(LEDS[10]));
  OBUF \LEDS_OBUF[11]_inst 
       (.I(LEDS_OBUF[11]),
        .O(LEDS[11]));
  OBUF \LEDS_OBUF[12]_inst 
       (.I(LEDS_OBUF[12]),
        .O(LEDS[12]));
  OBUF \LEDS_OBUF[13]_inst 
       (.I(LEDS_OBUF[13]),
        .O(LEDS[13]));
  OBUF \LEDS_OBUF[14]_inst 
       (.I(LEDS_OBUF[14]),
        .O(LEDS[14]));
  OBUF \LEDS_OBUF[15]_inst 
       (.I(LEDS_OBUF[15]),
        .O(LEDS[15]));
  OBUF \LEDS_OBUF[1]_inst 
       (.I(LEDS_OBUF[1]),
        .O(LEDS[1]));
  OBUF \LEDS_OBUF[2]_inst 
       (.I(LEDS_OBUF[2]),
        .O(LEDS[2]));
  OBUF \LEDS_OBUF[3]_inst 
       (.I(LEDS_OBUF[3]),
        .O(LEDS[3]));
  OBUF \LEDS_OBUF[4]_inst 
       (.I(LEDS_OBUF[4]),
        .O(LEDS[4]));
  OBUF \LEDS_OBUF[5]_inst 
       (.I(LEDS_OBUF[5]),
        .O(LEDS[5]));
  OBUF \LEDS_OBUF[6]_inst 
       (.I(LEDS_OBUF[6]),
        .O(LEDS[6]));
  OBUF \LEDS_OBUF[7]_inst 
       (.I(LEDS_OBUF[7]),
        .O(LEDS[7]));
  OBUF \LEDS_OBUF[8]_inst 
       (.I(LEDS_OBUF[8]),
        .O(LEDS[8]));
  OBUF \LEDS_OBUF[9]_inst 
       (.I(LEDS_OBUF[9]),
        .O(LEDS[9]));
  OTTER_MCU MCU
       (.E(MCU_n_16),
        .IOBUS_out(IOBUS_out),
        .Q(memRead2_memory),
        .S({\r_CLKCNT_reg_n_0_[19] ,\r_CLKCNT_reg_n_0_[18] ,\r_CLKCNT_reg_n_0_[17] ,\r_CLKCNT_reg_n_0_[16] }),
        .SR(RESET),
        .SWITCHES_IBUF(SWITCHES_IBUF),
        .data2(data2),
        .\execute_to_memory_reg[224]_0 (MCU_n_17),
        .\ioIn_buffer_reg[0] (\r_CLKCNT_reg_n_0_[0] ),
        .\ioIn_buffer_reg[11] ({\r_CLKCNT_reg_n_0_[11] ,\r_CLKCNT_reg_n_0_[10] ,\r_CLKCNT_reg_n_0_[9] ,\r_CLKCNT_reg_n_0_[8] }),
        .\ioIn_buffer_reg[15] ({\r_CLKCNT_reg_n_0_[15] ,\r_CLKCNT_reg_n_0_[14] ,\r_CLKCNT_reg_n_0_[13] ,\r_CLKCNT_reg_n_0_[12] }),
        .\ioIn_buffer_reg[23] ({\r_CLKCNT_reg_n_0_[23] ,\r_CLKCNT_reg_n_0_[22] ,\r_CLKCNT_reg_n_0_[21] ,\r_CLKCNT_reg_n_0_[20] }),
        .\ioIn_buffer_reg[27] ({\r_CLKCNT_reg_n_0_[27] ,\r_CLKCNT_reg_n_0_[26] ,\r_CLKCNT_reg_n_0_[25] ,\r_CLKCNT_reg_n_0_[24] }),
        .\ioIn_buffer_reg[31] ({\r_CLKCNT_reg_n_0_[31] ,\r_CLKCNT_reg_n_0_[30] ,\r_CLKCNT_reg_n_0_[29] ,\r_CLKCNT_reg_n_0_[28] }),
        .\ioIn_buffer_reg[3] ({\r_CLKCNT_reg_n_0_[3] ,\r_CLKCNT_reg_n_0_[2] ,\r_CLKCNT_reg_n_0_[1] }),
        .\ioIn_buffer_reg[7] ({\r_CLKCNT_reg_n_0_[7] ,\r_CLKCNT_reg_n_0_[6] ,\r_CLKCNT_reg_n_0_[5] ,\r_CLKCNT_reg_n_0_[4] }),
        .memory_reg_mux_sel_reg_3(MCU_n_19),
        .memory_reg_mux_sel_reg_3_0(MCU_n_20),
        .memory_reg_mux_sel_reg_3_1(MCU_n_21),
        .memory_reg_mux_sel_reg_3_10(MCU_n_30),
        .memory_reg_mux_sel_reg_3_11(MCU_n_31),
        .memory_reg_mux_sel_reg_3_12(MCU_n_32),
        .memory_reg_mux_sel_reg_3_13(MCU_n_33),
        .memory_reg_mux_sel_reg_3_14(MCU_n_34),
        .memory_reg_mux_sel_reg_3_15(MCU_n_35),
        .memory_reg_mux_sel_reg_3_16(MCU_n_36),
        .memory_reg_mux_sel_reg_3_17(MCU_n_37),
        .memory_reg_mux_sel_reg_3_18(MCU_n_38),
        .memory_reg_mux_sel_reg_3_19(MCU_n_39),
        .memory_reg_mux_sel_reg_3_2(MCU_n_22),
        .memory_reg_mux_sel_reg_3_20(MCU_n_40),
        .memory_reg_mux_sel_reg_3_21(MCU_n_41),
        .memory_reg_mux_sel_reg_3_22(MCU_n_42),
        .memory_reg_mux_sel_reg_3_23(MCU_n_43),
        .memory_reg_mux_sel_reg_3_24(MCU_n_44),
        .memory_reg_mux_sel_reg_3_25(MCU_n_45),
        .memory_reg_mux_sel_reg_3_26(MCU_n_46),
        .memory_reg_mux_sel_reg_3_27(MCU_n_47),
        .memory_reg_mux_sel_reg_3_28(MCU_n_48),
        .memory_reg_mux_sel_reg_3_29(MCU_n_49),
        .memory_reg_mux_sel_reg_3_3(MCU_n_23),
        .memory_reg_mux_sel_reg_3_30(MCU_n_50),
        .memory_reg_mux_sel_reg_3_4(MCU_n_24),
        .memory_reg_mux_sel_reg_3_5(MCU_n_25),
        .memory_reg_mux_sel_reg_3_6(MCU_n_26),
        .memory_reg_mux_sel_reg_3_7(MCU_n_27),
        .memory_reg_mux_sel_reg_3_8(MCU_n_28),
        .memory_reg_mux_sel_reg_3_9(MCU_n_29),
        .\memory_to_writeback[64]_i_2 (\memory_to_writeback_reg[72]_i_6_n_0 ),
        .\memory_to_writeback[64]_i_3 (\memory_to_writeback_reg[95]_i_12_n_0 ),
        .\memory_to_writeback[64]_i_3_0 (\memory_to_writeback_reg[64]_i_6_n_0 ),
        .\memory_to_writeback[64]_i_3_1 (\memory_to_writeback_reg[88]_i_7_n_0 ),
        .\memory_to_writeback[65]_i_2 (\memory_to_writeback_reg[73]_i_6_n_0 ),
        .\memory_to_writeback[65]_i_3 (\memory_to_writeback_reg[65]_i_6_n_0 ),
        .\memory_to_writeback[65]_i_3_0 (\memory_to_writeback_reg[89]_i_7_n_0 ),
        .\memory_to_writeback[66]_i_2 (\memory_to_writeback_reg[74]_i_6_n_0 ),
        .\memory_to_writeback[66]_i_3 (\memory_to_writeback_reg[66]_i_6_n_0 ),
        .\memory_to_writeback[66]_i_3_0 (\memory_to_writeback_reg[90]_i_7_n_0 ),
        .\memory_to_writeback[67]_i_2 (\memory_to_writeback_reg[75]_i_6_n_0 ),
        .\memory_to_writeback[67]_i_3 (\memory_to_writeback_reg[67]_i_6_n_0 ),
        .\memory_to_writeback[67]_i_3_0 (\memory_to_writeback_reg[91]_i_7_n_0 ),
        .\memory_to_writeback[68]_i_2 (\memory_to_writeback_reg[76]_i_6_n_0 ),
        .\memory_to_writeback[68]_i_3 (\memory_to_writeback_reg[68]_i_6_n_0 ),
        .\memory_to_writeback[68]_i_3_0 (\memory_to_writeback_reg[92]_i_7_n_0 ),
        .\memory_to_writeback[69]_i_2 (\memory_to_writeback_reg[77]_i_6_n_0 ),
        .\memory_to_writeback[69]_i_3 (\memory_to_writeback_reg[69]_i_6_n_0 ),
        .\memory_to_writeback[69]_i_3_0 (\memory_to_writeback_reg[93]_i_7_n_0 ),
        .\memory_to_writeback[70]_i_2 (\memory_to_writeback_reg[78]_i_15_n_0 ),
        .\memory_to_writeback[70]_i_3 (\memory_to_writeback_reg[70]_i_6_n_0 ),
        .\memory_to_writeback[70]_i_3_0 (\memory_to_writeback_reg[94]_i_7_n_0 ),
        .\memory_to_writeback[71]_i_4 (\memory_to_writeback_reg[71]_i_8_n_0 ),
        .\memory_to_writeback[71]_i_4_0 (\memory_to_writeback_reg[87]_i_10_n_0 ),
        .\memory_to_writeback[78]_i_9 (\memory_to_writeback_reg[95]_i_13_n_0 ),
        .\memory_to_writeback[79]_i_3 (\memory_to_writeback_reg[79]_i_9_n_0 ),
        .\memory_to_writeback[80]_i_3 (\memory_to_writeback_reg[80]_i_8_n_0 ),
        .\memory_to_writeback[81]_i_3 (\memory_to_writeback_reg[81]_i_8_n_0 ),
        .\memory_to_writeback[82]_i_3 (\memory_to_writeback_reg[82]_i_8_n_0 ),
        .\memory_to_writeback[83]_i_3 (\memory_to_writeback_reg[83]_i_8_n_0 ),
        .\memory_to_writeback[84]_i_3 (\memory_to_writeback_reg[84]_i_8_n_0 ),
        .\memory_to_writeback[85]_i_3 (\memory_to_writeback_reg[85]_i_8_n_0 ),
        .\memory_to_writeback[86]_i_3 (\memory_to_writeback_reg[86]_i_8_n_0 ),
        .s_prog_mcu_reset(s_prog_mcu_reset),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG),
        .srx(RX_IBUF),
        .stx(TX_OBUF));
  IBUF RX_IBUF_inst
       (.I(RX),
        .O(RX_IBUF));
  SevSegDisp SSG_DISP
       (.ANODES_OBUF(ANODES_OBUF),
        .\CATHODES_reg[0] ({\r_SSEG_reg_n_0_[15] ,\r_SSEG_reg_n_0_[14] ,\r_SSEG_reg_n_0_[13] ,p_0_in,\r_SSEG_reg_n_0_[11] ,\r_SSEG_reg_n_0_[10] ,\r_SSEG_reg_n_0_[9] ,\r_SSEG_reg_n_0_[8] ,\r_SSEG_reg_n_0_[7] ,\r_SSEG_reg_n_0_[6] ,\r_SSEG_reg_n_0_[5] ,\r_SSEG_reg_n_0_[4] ,\r_SSEG_reg_n_0_[3] ,\r_SSEG_reg_n_0_[2] ,\r_SSEG_reg_n_0_[1] ,\r_SSEG_reg_n_0_[0] }),
        .CLK(CLK_IBUF_BUFG),
        .Q(CATHODES_OBUF));
  IBUF \SWITCHES_IBUF[0]_inst 
       (.I(SWITCHES[0]),
        .O(SWITCHES_IBUF[0]));
  IBUF \SWITCHES_IBUF[10]_inst 
       (.I(SWITCHES[10]),
        .O(SWITCHES_IBUF[10]));
  IBUF \SWITCHES_IBUF[11]_inst 
       (.I(SWITCHES[11]),
        .O(SWITCHES_IBUF[11]));
  IBUF \SWITCHES_IBUF[12]_inst 
       (.I(SWITCHES[12]),
        .O(SWITCHES_IBUF[12]));
  IBUF \SWITCHES_IBUF[13]_inst 
       (.I(SWITCHES[13]),
        .O(SWITCHES_IBUF[13]));
  IBUF \SWITCHES_IBUF[14]_inst 
       (.I(SWITCHES[14]),
        .O(SWITCHES_IBUF[14]));
  IBUF \SWITCHES_IBUF[15]_inst 
       (.I(SWITCHES[15]),
        .O(SWITCHES_IBUF[15]));
  IBUF \SWITCHES_IBUF[1]_inst 
       (.I(SWITCHES[1]),
        .O(SWITCHES_IBUF[1]));
  IBUF \SWITCHES_IBUF[2]_inst 
       (.I(SWITCHES[2]),
        .O(SWITCHES_IBUF[2]));
  IBUF \SWITCHES_IBUF[3]_inst 
       (.I(SWITCHES[3]),
        .O(SWITCHES_IBUF[3]));
  IBUF \SWITCHES_IBUF[4]_inst 
       (.I(SWITCHES[4]),
        .O(SWITCHES_IBUF[4]));
  IBUF \SWITCHES_IBUF[5]_inst 
       (.I(SWITCHES[5]),
        .O(SWITCHES_IBUF[5]));
  IBUF \SWITCHES_IBUF[6]_inst 
       (.I(SWITCHES[6]),
        .O(SWITCHES_IBUF[6]));
  IBUF \SWITCHES_IBUF[7]_inst 
       (.I(SWITCHES[7]),
        .O(SWITCHES_IBUF[7]));
  IBUF \SWITCHES_IBUF[8]_inst 
       (.I(SWITCHES[8]),
        .O(SWITCHES_IBUF[8]));
  IBUF \SWITCHES_IBUF[9]_inst 
       (.I(SWITCHES[9]),
        .O(SWITCHES_IBUF[9]));
  OBUF TX_OBUF_inst
       (.I(TX_OBUF),
        .O(TX));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[64]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_19),
        .Q(\memory_to_writeback_reg[64]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[65]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_20),
        .Q(\memory_to_writeback_reg[65]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[66]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_21),
        .Q(\memory_to_writeback_reg[66]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[67]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_22),
        .Q(\memory_to_writeback_reg[67]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[68]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_23),
        .Q(\memory_to_writeback_reg[68]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[69]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_24),
        .Q(\memory_to_writeback_reg[69]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[70]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_25),
        .Q(\memory_to_writeback_reg[70]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[71]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_26),
        .Q(\memory_to_writeback_reg[71]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[72]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_27),
        .Q(\memory_to_writeback_reg[72]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[73]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_28),
        .Q(\memory_to_writeback_reg[73]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[74]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_29),
        .Q(\memory_to_writeback_reg[74]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[75]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_30),
        .Q(\memory_to_writeback_reg[75]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[76]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_31),
        .Q(\memory_to_writeback_reg[76]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[77]_i_6 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_32),
        .Q(\memory_to_writeback_reg[77]_i_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[78]_i_15 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_33),
        .Q(\memory_to_writeback_reg[78]_i_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[79]_i_9 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_34),
        .Q(\memory_to_writeback_reg[79]_i_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[80]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_35),
        .Q(\memory_to_writeback_reg[80]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[81]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_36),
        .Q(\memory_to_writeback_reg[81]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[82]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_37),
        .Q(\memory_to_writeback_reg[82]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[83]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_38),
        .Q(\memory_to_writeback_reg[83]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[84]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_39),
        .Q(\memory_to_writeback_reg[84]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[85]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_40),
        .Q(\memory_to_writeback_reg[85]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[86]_i_8 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_41),
        .Q(\memory_to_writeback_reg[86]_i_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[87]_i_10 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_42),
        .Q(\memory_to_writeback_reg[87]_i_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[88]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_43),
        .Q(\memory_to_writeback_reg[88]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[89]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_44),
        .Q(\memory_to_writeback_reg[89]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[90]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_45),
        .Q(\memory_to_writeback_reg[90]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[91]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_46),
        .Q(\memory_to_writeback_reg[91]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[92]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_47),
        .Q(\memory_to_writeback_reg[92]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[93]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_48),
        .Q(\memory_to_writeback_reg[93]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[94]_i_7 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_49),
        .Q(\memory_to_writeback_reg[94]_i_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \memory_to_writeback_reg[95]_i_12 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(memRead2_memory),
        .Q(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \memory_to_writeback_reg[95]_i_13 
       (.C(sclk_BUFG),
        .CE(\memory_to_writeback_reg[95]_i_12_n_0 ),
        .D(MCU_n_50),
        .Q(\memory_to_writeback_reg[95]_i_13_n_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_CLKCNT[0]_i_2 
       (.I0(\r_CLKCNT_reg_n_0_[0] ),
        .O(\r_CLKCNT[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[0]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[0] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\r_CLKCNT_reg[0]_i_1_n_0 ,\NLW_r_CLKCNT_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\r_CLKCNT_reg[0]_i_1_n_4 ,\r_CLKCNT_reg[0]_i_1_n_5 ,\r_CLKCNT_reg[0]_i_1_n_6 ,\r_CLKCNT_reg[0]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[3] ,\r_CLKCNT_reg_n_0_[2] ,\r_CLKCNT_reg_n_0_[1] ,\r_CLKCNT[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[10] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[8]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[11] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[8]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[12] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[12]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[12] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[12]_i_1 
       (.CI(\r_CLKCNT_reg[8]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[12]_i_1_n_0 ,\NLW_r_CLKCNT_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[12]_i_1_n_4 ,\r_CLKCNT_reg[12]_i_1_n_5 ,\r_CLKCNT_reg[12]_i_1_n_6 ,\r_CLKCNT_reg[12]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[15] ,\r_CLKCNT_reg_n_0_[14] ,\r_CLKCNT_reg_n_0_[13] ,\r_CLKCNT_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[13] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[12]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[14] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[12]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[15] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[12]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[16] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[16]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[16] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[16]_i_1 
       (.CI(\r_CLKCNT_reg[12]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[16]_i_1_n_0 ,\NLW_r_CLKCNT_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[16]_i_1_n_4 ,\r_CLKCNT_reg[16]_i_1_n_5 ,\r_CLKCNT_reg[16]_i_1_n_6 ,\r_CLKCNT_reg[16]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[19] ,\r_CLKCNT_reg_n_0_[18] ,\r_CLKCNT_reg_n_0_[17] ,\r_CLKCNT_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[17] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[16]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[18] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[16]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[19] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[16]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[0]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[20] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[20]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[20] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[20]_i_1 
       (.CI(\r_CLKCNT_reg[16]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[20]_i_1_n_0 ,\NLW_r_CLKCNT_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[20]_i_1_n_4 ,\r_CLKCNT_reg[20]_i_1_n_5 ,\r_CLKCNT_reg[20]_i_1_n_6 ,\r_CLKCNT_reg[20]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[23] ,\r_CLKCNT_reg_n_0_[22] ,\r_CLKCNT_reg_n_0_[21] ,\r_CLKCNT_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[21] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[20]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[22] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[20]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[23] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[20]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[24] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[24]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[24] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[24]_i_1 
       (.CI(\r_CLKCNT_reg[20]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[24]_i_1_n_0 ,\NLW_r_CLKCNT_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[24]_i_1_n_4 ,\r_CLKCNT_reg[24]_i_1_n_5 ,\r_CLKCNT_reg[24]_i_1_n_6 ,\r_CLKCNT_reg[24]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[27] ,\r_CLKCNT_reg_n_0_[26] ,\r_CLKCNT_reg_n_0_[25] ,\r_CLKCNT_reg_n_0_[24] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[25] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[24]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[26] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[24]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[27] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[24]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[28] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[28]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[28] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[28]_i_1 
       (.CI(\r_CLKCNT_reg[24]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[28]_i_1_n_0 ,\NLW_r_CLKCNT_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[28]_i_1_n_4 ,\r_CLKCNT_reg[28]_i_1_n_5 ,\r_CLKCNT_reg[28]_i_1_n_6 ,\r_CLKCNT_reg[28]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[31] ,\r_CLKCNT_reg_n_0_[30] ,\r_CLKCNT_reg_n_0_[29] ,\r_CLKCNT_reg_n_0_[28] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[29] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[28]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[0]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[30] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[28]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[31] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[28]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[32] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[32]_i_1_n_7 ),
        .Q(data2[0]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[32]_i_1 
       (.CI(\r_CLKCNT_reg[28]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[32]_i_1_n_0 ,\NLW_r_CLKCNT_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[32]_i_1_n_4 ,\r_CLKCNT_reg[32]_i_1_n_5 ,\r_CLKCNT_reg[32]_i_1_n_6 ,\r_CLKCNT_reg[32]_i_1_n_7 }),
        .S(data2[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[33] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[32]_i_1_n_6 ),
        .Q(data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[34] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[32]_i_1_n_5 ),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[35] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[32]_i_1_n_4 ),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[36] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[36]_i_1_n_7 ),
        .Q(data2[4]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[36]_i_1 
       (.CI(\r_CLKCNT_reg[32]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[36]_i_1_n_0 ,\NLW_r_CLKCNT_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[36]_i_1_n_4 ,\r_CLKCNT_reg[36]_i_1_n_5 ,\r_CLKCNT_reg[36]_i_1_n_6 ,\r_CLKCNT_reg[36]_i_1_n_7 }),
        .S(data2[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[37] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[36]_i_1_n_6 ),
        .Q(data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[38] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[36]_i_1_n_5 ),
        .Q(data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[39] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[36]_i_1_n_4 ),
        .Q(data2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[0]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[40] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[40]_i_1_n_7 ),
        .Q(data2[8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[40]_i_1 
       (.CI(\r_CLKCNT_reg[36]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[40]_i_1_n_0 ,\NLW_r_CLKCNT_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[40]_i_1_n_4 ,\r_CLKCNT_reg[40]_i_1_n_5 ,\r_CLKCNT_reg[40]_i_1_n_6 ,\r_CLKCNT_reg[40]_i_1_n_7 }),
        .S(data2[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[41] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[40]_i_1_n_6 ),
        .Q(data2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[42] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[40]_i_1_n_5 ),
        .Q(data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[43] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[40]_i_1_n_4 ),
        .Q(data2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[44] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[44]_i_1_n_7 ),
        .Q(data2[12]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[44]_i_1 
       (.CI(\r_CLKCNT_reg[40]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[44]_i_1_n_0 ,\NLW_r_CLKCNT_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[44]_i_1_n_4 ,\r_CLKCNT_reg[44]_i_1_n_5 ,\r_CLKCNT_reg[44]_i_1_n_6 ,\r_CLKCNT_reg[44]_i_1_n_7 }),
        .S(data2[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[45] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[44]_i_1_n_6 ),
        .Q(data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[46] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[44]_i_1_n_5 ),
        .Q(data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[47] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[44]_i_1_n_4 ),
        .Q(data2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[48] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[48]_i_1_n_7 ),
        .Q(data2[16]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[48]_i_1 
       (.CI(\r_CLKCNT_reg[44]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[48]_i_1_n_0 ,\NLW_r_CLKCNT_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[48]_i_1_n_4 ,\r_CLKCNT_reg[48]_i_1_n_5 ,\r_CLKCNT_reg[48]_i_1_n_6 ,\r_CLKCNT_reg[48]_i_1_n_7 }),
        .S(data2[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[49] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[48]_i_1_n_6 ),
        .Q(data2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[4]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[4] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[4]_i_1 
       (.CI(\r_CLKCNT_reg[0]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[4]_i_1_n_0 ,\NLW_r_CLKCNT_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[4]_i_1_n_4 ,\r_CLKCNT_reg[4]_i_1_n_5 ,\r_CLKCNT_reg[4]_i_1_n_6 ,\r_CLKCNT_reg[4]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[7] ,\r_CLKCNT_reg_n_0_[6] ,\r_CLKCNT_reg_n_0_[5] ,\r_CLKCNT_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[50] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[48]_i_1_n_5 ),
        .Q(data2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[51] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[48]_i_1_n_4 ),
        .Q(data2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[52] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[52]_i_1_n_7 ),
        .Q(data2[20]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[52]_i_1 
       (.CI(\r_CLKCNT_reg[48]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[52]_i_1_n_0 ,\NLW_r_CLKCNT_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[52]_i_1_n_4 ,\r_CLKCNT_reg[52]_i_1_n_5 ,\r_CLKCNT_reg[52]_i_1_n_6 ,\r_CLKCNT_reg[52]_i_1_n_7 }),
        .S(data2[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[53] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[52]_i_1_n_6 ),
        .Q(data2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[54] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[52]_i_1_n_5 ),
        .Q(data2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[55] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[52]_i_1_n_4 ),
        .Q(data2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[56] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[56]_i_1_n_7 ),
        .Q(data2[24]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[56]_i_1 
       (.CI(\r_CLKCNT_reg[52]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[56]_i_1_n_0 ,\NLW_r_CLKCNT_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[56]_i_1_n_4 ,\r_CLKCNT_reg[56]_i_1_n_5 ,\r_CLKCNT_reg[56]_i_1_n_6 ,\r_CLKCNT_reg[56]_i_1_n_7 }),
        .S(data2[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[57] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[56]_i_1_n_6 ),
        .Q(data2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[58] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[56]_i_1_n_5 ),
        .Q(data2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[59] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[56]_i_1_n_4 ),
        .Q(data2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[4]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[60] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[60]_i_1_n_7 ),
        .Q(data2[28]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[60]_i_1 
       (.CI(\r_CLKCNT_reg[56]_i_1_n_0 ),
        .CO(\NLW_r_CLKCNT_reg[60]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[60]_i_1_n_4 ,\r_CLKCNT_reg[60]_i_1_n_5 ,\r_CLKCNT_reg[60]_i_1_n_6 ,\r_CLKCNT_reg[60]_i_1_n_7 }),
        .S(data2[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[61] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[60]_i_1_n_6 ),
        .Q(data2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[62] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[60]_i_1_n_5 ),
        .Q(data2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[63] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[60]_i_1_n_4 ),
        .Q(data2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[4]_i_1_n_5 ),
        .Q(\r_CLKCNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[4]_i_1_n_4 ),
        .Q(\r_CLKCNT_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[8] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[8]_i_1_n_7 ),
        .Q(\r_CLKCNT_reg_n_0_[8] ),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_CLKCNT_reg[8]_i_1 
       (.CI(\r_CLKCNT_reg[4]_i_1_n_0 ),
        .CO({\r_CLKCNT_reg[8]_i_1_n_0 ,\NLW_r_CLKCNT_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_CLKCNT_reg[8]_i_1_n_4 ,\r_CLKCNT_reg[8]_i_1_n_5 ,\r_CLKCNT_reg[8]_i_1_n_6 ,\r_CLKCNT_reg[8]_i_1_n_7 }),
        .S({\r_CLKCNT_reg_n_0_[11] ,\r_CLKCNT_reg_n_0_[10] ,\r_CLKCNT_reg_n_0_[9] ,\r_CLKCNT_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \r_CLKCNT_reg[9] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_CLKCNT_reg[8]_i_1_n_6 ),
        .Q(\r_CLKCNT_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[0] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[0]),
        .Q(LEDS_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[10] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[10]),
        .Q(LEDS_OBUF[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[11] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[11]),
        .Q(LEDS_OBUF[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[12] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[12]),
        .Q(LEDS_OBUF[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[13] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[13]),
        .Q(LEDS_OBUF[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[14] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[14]),
        .Q(LEDS_OBUF[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[15] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[15]),
        .Q(LEDS_OBUF[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[1] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[1]),
        .Q(LEDS_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[2] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[2]),
        .Q(LEDS_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[3] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[3]),
        .Q(LEDS_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[4] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[4]),
        .Q(LEDS_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[5] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[5]),
        .Q(LEDS_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[6] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[6]),
        .Q(LEDS_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[7] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[7]),
        .Q(LEDS_OBUF[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[8] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[8]),
        .Q(LEDS_OBUF[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_LEDS_reg[9] 
       (.C(sclk_BUFG),
        .CE(MCU_n_17),
        .D(IOBUS_out[9]),
        .Q(LEDS_OBUF[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[0] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[0]),
        .Q(\r_SSEG_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[10] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[10]),
        .Q(\r_SSEG_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[11] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[11]),
        .Q(\r_SSEG_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[12] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[12]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[13] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[13]),
        .Q(\r_SSEG_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[14] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[14]),
        .Q(\r_SSEG_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[15] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[15]),
        .Q(\r_SSEG_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[1] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[1]),
        .Q(\r_SSEG_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[2] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[2]),
        .Q(\r_SSEG_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[3] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[3]),
        .Q(\r_SSEG_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[4] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[4]),
        .Q(\r_SSEG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[5] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[5]),
        .Q(\r_SSEG_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[6] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[6]),
        .Q(\r_SSEG_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[7] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[7]),
        .Q(\r_SSEG_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[8] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[8]),
        .Q(\r_SSEG_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SSEG_reg[9] 
       (.C(sclk_BUFG),
        .CE(MCU_n_16),
        .D(IOBUS_out[9]),
        .Q(\r_SSEG_reg_n_0_[9] ),
        .R(1'b0));
  BUFG sclk_BUFG_inst
       (.I(sclk),
        .O(sclk_BUFG));
  LUT1 #(
    .INIT(2'h1)) 
    sclk_i_1
       (.I0(sclk),
        .O(sclk_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sclk_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(sclk_i_1_n_0),
        .Q(sclk),
        .R(1'b0));
endmodule

module OTTER_mem_byte
   (\ioIn_buffer_reg[14]_0 ,
    dependency_reason_reg,
    memory_reg_mux_sel_reg_7_0,
    memory_reg_mux_sel_reg_7_1,
    p_12_in,
    memory_reg_mux_sel_reg_3_0,
    memory_reg_mux_sel_reg_3_1,
    memory_reg_mux_sel_reg_3_2,
    memory_reg_mux_sel_reg_3_3,
    memory_reg_mux_sel_reg_3_4,
    memory_reg_mux_sel_reg_3_5,
    memory_reg_mux_sel_reg_3_6,
    memory_reg_mux_sel_reg_3_7,
    \memory_to_writeback_reg[95]_i_12 ,
    memory_reg_mux_sel_reg_3_8,
    memory_reg_mux_sel_reg_3_9,
    memory_reg_mux_sel_reg_3_10,
    memory_reg_mux_sel_reg_3_11,
    memory_reg_mux_sel_reg_3_12,
    memory_reg_mux_sel_reg_3_13,
    memory_reg_mux_sel_reg_3_14,
    memory_reg_mux_sel_reg_3_15,
    p_14_in,
    memory_reg_mux_sel_reg_3_16,
    memory_reg_mux_sel_reg_3_17,
    memory_reg_mux_sel_reg_3_18,
    memory_reg_mux_sel_reg_3_19,
    memory_reg_mux_sel_reg_3_20,
    memory_reg_mux_sel_reg_3_21,
    memory_reg_mux_sel_reg_3_22,
    memory_reg_mux_sel_reg_3_23,
    p_15_in,
    memory_reg_mux_sel_reg_3_24,
    memory_reg_mux_sel_reg_3_25,
    memory_reg_mux_sel_reg_3_26,
    memory_reg_mux_sel_reg_3_27,
    memory_reg_mux_sel_reg_3_28,
    memory_reg_mux_sel_reg_3_29,
    memory_reg_mux_sel_reg_3_30,
    memory_reg_mux_sel_reg_3_31,
    D,
    \execute_to_memory_reg[174] ,
    \execute_to_memory_reg[172] ,
    \r_ram_addr_reg[0] ,
    \execute_to_memory_reg[172]_0 ,
    \r_ram_addr_reg[0]_0 ,
    \r_ram_addr_reg[0]_1 ,
    \ioIn_buffer_reg[16]_0 ,
    \ioIn_buffer_reg[17]_0 ,
    \ioIn_buffer_reg[18]_0 ,
    \ioIn_buffer_reg[19]_0 ,
    \ioIn_buffer_reg[20]_0 ,
    \ioIn_buffer_reg[21]_0 ,
    \ioIn_buffer_reg[22]_0 ,
    \ioIn_buffer_reg[23]_0 ,
    \ioIn_buffer_reg[24]_0 ,
    \ioIn_buffer_reg[25]_0 ,
    \ioIn_buffer_reg[26]_0 ,
    \ioIn_buffer_reg[27]_0 ,
    \ioIn_buffer_reg[28]_0 ,
    \ioIn_buffer_reg[29]_0 ,
    \ioIn_buffer_reg[30]_0 ,
    \ioIn_buffer_reg[31]_0 ,
    memory_reg_mux_sel_reg_7_2,
    \decode_to_execute_reg[203] ,
    memRead1_fetch_reg,
    dependency_reason1,
    \PC_COUNT[31]_i_4_0 ,
    E,
    IOBUS_addr,
    sclk_BUFG,
    memRead1_fetch,
    PC_COUNT,
    memory_reg_bram_8_0,
    memory_reg_bram_8_1,
    DIADI,
    WEA,
    memory_reg_bram_9_0,
    memory_reg_bram_9_1,
    memory_reg_bram_9_2,
    memory_reg_bram_10_0,
    memory_reg_bram_10_1,
    memory_reg_bram_10_2,
    memory_reg_bram_11_0,
    memory_reg_bram_11_1,
    memory_reg_bram_11_2,
    memory_reg_bram_12_0,
    memory_reg_bram_12_1,
    memory_reg_bram_12_2,
    memory_reg_bram_13_0,
    memory_reg_bram_13_1,
    memory_reg_bram_13_2,
    memory_reg_bram_14_0,
    memory_reg_bram_14_1,
    memory_reg_bram_14_2,
    memory_reg_bram_15_0,
    memory_reg_bram_15_1,
    memory_reg_bram_15_2,
    memory_reg_bram_16_0,
    memory_reg_bram_16_1,
    memory_reg_bram_16_2,
    memory_reg_bram_17_0,
    memory_reg_bram_17_1,
    memory_reg_bram_17_2,
    memory_reg_bram_18_0,
    memory_reg_bram_18_1,
    memory_reg_bram_18_2,
    memory_reg_bram_19_0,
    memory_reg_bram_19_1,
    memory_reg_bram_19_2,
    memory_reg_bram_20_0,
    memory_reg_bram_20_1,
    memory_reg_bram_20_2,
    memory_reg_bram_21_0,
    memory_reg_bram_21_1,
    memory_reg_bram_21_2,
    memory_reg_bram_22_0,
    memory_reg_bram_22_1,
    memory_reg_bram_22_2,
    memory_reg_bram_23_0,
    memory_reg_bram_23_1,
    memory_reg_bram_23_2,
    Q,
    \ioIn_buffer_reg[31]_1 ,
    \ioIn_buffer_reg[30]_1 ,
    \ioIn_buffer_reg[29]_1 ,
    \ioIn_buffer_reg[28]_1 ,
    \ioIn_buffer_reg[27]_1 ,
    \ioIn_buffer_reg[26]_1 ,
    \ioIn_buffer_reg[25]_1 ,
    \ioIn_buffer_reg[24]_1 ,
    \ioIn_buffer_reg[23]_1 ,
    \ioIn_buffer_reg[22]_1 ,
    \ioIn_buffer_reg[21]_1 ,
    \ioIn_buffer_reg[20]_1 ,
    \ioIn_buffer_reg[19]_1 ,
    \ioIn_buffer_reg[18]_1 ,
    \ioIn_buffer_reg[17]_1 ,
    \ioIn_buffer_reg[16]_1 ,
    \ioIn_buffer_reg[15]_0 ,
    \ioIn_buffer_reg[15]_1 ,
    \ioIn_buffer_reg[14]_1 ,
    \ioIn_buffer_reg[13]_0 ,
    \ioIn_buffer_reg[12]_0 ,
    \ioIn_buffer_reg[11]_0 ,
    \ioIn_buffer_reg[10]_0 ,
    \ioIn_buffer_reg[9]_0 ,
    \ioIn_buffer_reg[8]_0 ,
    \ioIn_buffer_reg[7]_0 ,
    \ioIn_buffer_reg[6]_0 ,
    \ioIn_buffer_reg[5]_0 ,
    \ioIn_buffer_reg[4]_0 ,
    \ioIn_buffer_reg[3]_0 ,
    \ioIn_buffer_reg[2]_0 ,
    \ioIn_buffer_reg[1]_0 ,
    \ioIn_buffer_reg[0]_0 ,
    pc_write_cont,
    dependency_reason_reg_0,
    \fetch_to_decode_reg[34] ,
    dependency_reason_i_6_0,
    \fetch_to_decode[63]_i_4_0 ,
    \memory_to_writeback[64]_i_3 ,
    \memory_to_writeback[64]_i_3_0 ,
    \memory_to_writeback[65]_i_3 ,
    \memory_to_writeback[66]_i_3 ,
    \memory_to_writeback[67]_i_3 ,
    \memory_to_writeback[68]_i_3 ,
    \memory_to_writeback[69]_i_3 ,
    \memory_to_writeback[70]_i_3 ,
    \memory_to_writeback[71]_i_4 ,
    \memory_to_writeback[64]_i_2 ,
    \memory_to_writeback[65]_i_2 ,
    \memory_to_writeback[66]_i_2 ,
    \memory_to_writeback[67]_i_2 ,
    \memory_to_writeback[68]_i_2 ,
    \memory_to_writeback[69]_i_2 ,
    \memory_to_writeback[70]_i_2 ,
    \memory_to_writeback[79]_i_3_0 ,
    \memory_to_writeback[80]_i_3 ,
    \memory_to_writeback[81]_i_3 ,
    \memory_to_writeback[82]_i_3 ,
    \memory_to_writeback[83]_i_3 ,
    \memory_to_writeback[84]_i_3 ,
    \memory_to_writeback[85]_i_3 ,
    \memory_to_writeback[86]_i_3 ,
    \memory_to_writeback[71]_i_4_0 ,
    \memory_to_writeback[64]_i_3_1 ,
    \memory_to_writeback[65]_i_3_0 ,
    \memory_to_writeback[66]_i_3_0 ,
    \memory_to_writeback[67]_i_3_0 ,
    \memory_to_writeback[68]_i_3_0 ,
    \memory_to_writeback[69]_i_3_0 ,
    \memory_to_writeback[70]_i_3_0 ,
    \memory_to_writeback[78]_i_9 ,
    \memory_to_writeback_reg[79] ,
    mem_size_after_memory,
    s_prog_ram_we,
    \memory_to_writeback_reg[79]_0 ,
    \memory_to_writeback_reg[79]_1 ,
    ram_addr,
    memRead1_fetch_reg_0,
    \stall_reg[32] ,
    \stall_reg[1] ,
    \PC_COUNT_reg[31] ,
    \stall_reg[0] ,
    \stall_reg[0]_0 ,
    \fetch_to_decode_reg[34]_0 ,
    \fetch_to_decode_reg[34]_1 ,
    \fetch_to_decode_reg[34]_2 ,
    \fetch_to_decode_reg[34]_3 ,
    \fetch_to_decode_reg[34]_4 );
  output [14:0]\ioIn_buffer_reg[14]_0 ;
  output dependency_reason_reg;
  output memory_reg_mux_sel_reg_7_0;
  output [27:0]memory_reg_mux_sel_reg_7_1;
  output [7:0]p_12_in;
  output memory_reg_mux_sel_reg_3_0;
  output memory_reg_mux_sel_reg_3_1;
  output memory_reg_mux_sel_reg_3_2;
  output memory_reg_mux_sel_reg_3_3;
  output memory_reg_mux_sel_reg_3_4;
  output memory_reg_mux_sel_reg_3_5;
  output memory_reg_mux_sel_reg_3_6;
  output memory_reg_mux_sel_reg_3_7;
  output [6:0]\memory_to_writeback_reg[95]_i_12 ;
  output memory_reg_mux_sel_reg_3_8;
  output memory_reg_mux_sel_reg_3_9;
  output memory_reg_mux_sel_reg_3_10;
  output memory_reg_mux_sel_reg_3_11;
  output memory_reg_mux_sel_reg_3_12;
  output memory_reg_mux_sel_reg_3_13;
  output memory_reg_mux_sel_reg_3_14;
  output memory_reg_mux_sel_reg_3_15;
  output [7:0]p_14_in;
  output memory_reg_mux_sel_reg_3_16;
  output memory_reg_mux_sel_reg_3_17;
  output memory_reg_mux_sel_reg_3_18;
  output memory_reg_mux_sel_reg_3_19;
  output memory_reg_mux_sel_reg_3_20;
  output memory_reg_mux_sel_reg_3_21;
  output memory_reg_mux_sel_reg_3_22;
  output memory_reg_mux_sel_reg_3_23;
  output [7:0]p_15_in;
  output memory_reg_mux_sel_reg_3_24;
  output memory_reg_mux_sel_reg_3_25;
  output memory_reg_mux_sel_reg_3_26;
  output memory_reg_mux_sel_reg_3_27;
  output memory_reg_mux_sel_reg_3_28;
  output memory_reg_mux_sel_reg_3_29;
  output memory_reg_mux_sel_reg_3_30;
  output memory_reg_mux_sel_reg_3_31;
  output [0:0]D;
  output \execute_to_memory_reg[174] ;
  output \execute_to_memory_reg[172] ;
  output \r_ram_addr_reg[0] ;
  output \execute_to_memory_reg[172]_0 ;
  output \r_ram_addr_reg[0]_0 ;
  output \r_ram_addr_reg[0]_1 ;
  output \ioIn_buffer_reg[16]_0 ;
  output \ioIn_buffer_reg[17]_0 ;
  output \ioIn_buffer_reg[18]_0 ;
  output \ioIn_buffer_reg[19]_0 ;
  output \ioIn_buffer_reg[20]_0 ;
  output \ioIn_buffer_reg[21]_0 ;
  output \ioIn_buffer_reg[22]_0 ;
  output \ioIn_buffer_reg[23]_0 ;
  output \ioIn_buffer_reg[24]_0 ;
  output \ioIn_buffer_reg[25]_0 ;
  output \ioIn_buffer_reg[26]_0 ;
  output \ioIn_buffer_reg[27]_0 ;
  output \ioIn_buffer_reg[28]_0 ;
  output \ioIn_buffer_reg[29]_0 ;
  output \ioIn_buffer_reg[30]_0 ;
  output \ioIn_buffer_reg[31]_0 ;
  output [2:0]memory_reg_mux_sel_reg_7_2;
  output \decode_to_execute_reg[203] ;
  output memRead1_fetch_reg;
  output dependency_reason1;
  output [1:0]\PC_COUNT[31]_i_4_0 ;
  output [0:0]E;
  input [15:0]IOBUS_addr;
  input sclk_BUFG;
  input memRead1_fetch;
  input [13:0]PC_COUNT;
  input memory_reg_bram_8_0;
  input memory_reg_bram_8_1;
  input [31:0]DIADI;
  input [3:0]WEA;
  input memory_reg_bram_9_0;
  input memory_reg_bram_9_1;
  input [3:0]memory_reg_bram_9_2;
  input memory_reg_bram_10_0;
  input memory_reg_bram_10_1;
  input [3:0]memory_reg_bram_10_2;
  input memory_reg_bram_11_0;
  input memory_reg_bram_11_1;
  input [3:0]memory_reg_bram_11_2;
  input memory_reg_bram_12_0;
  input memory_reg_bram_12_1;
  input [3:0]memory_reg_bram_12_2;
  input memory_reg_bram_13_0;
  input memory_reg_bram_13_1;
  input [3:0]memory_reg_bram_13_2;
  input memory_reg_bram_14_0;
  input memory_reg_bram_14_1;
  input [3:0]memory_reg_bram_14_2;
  input memory_reg_bram_15_0;
  input memory_reg_bram_15_1;
  input [3:0]memory_reg_bram_15_2;
  input memory_reg_bram_16_0;
  input memory_reg_bram_16_1;
  input [3:0]memory_reg_bram_16_2;
  input memory_reg_bram_17_0;
  input memory_reg_bram_17_1;
  input [3:0]memory_reg_bram_17_2;
  input memory_reg_bram_18_0;
  input memory_reg_bram_18_1;
  input [3:0]memory_reg_bram_18_2;
  input memory_reg_bram_19_0;
  input memory_reg_bram_19_1;
  input [3:0]memory_reg_bram_19_2;
  input memory_reg_bram_20_0;
  input memory_reg_bram_20_1;
  input [3:0]memory_reg_bram_20_2;
  input memory_reg_bram_21_0;
  input memory_reg_bram_21_1;
  input [3:0]memory_reg_bram_21_2;
  input memory_reg_bram_22_0;
  input memory_reg_bram_22_1;
  input [3:0]memory_reg_bram_22_2;
  input memory_reg_bram_23_0;
  input memory_reg_bram_23_1;
  input [3:0]memory_reg_bram_23_2;
  input [8:0]Q;
  input \ioIn_buffer_reg[31]_1 ;
  input \ioIn_buffer_reg[30]_1 ;
  input \ioIn_buffer_reg[29]_1 ;
  input \ioIn_buffer_reg[28]_1 ;
  input \ioIn_buffer_reg[27]_1 ;
  input \ioIn_buffer_reg[26]_1 ;
  input \ioIn_buffer_reg[25]_1 ;
  input \ioIn_buffer_reg[24]_1 ;
  input \ioIn_buffer_reg[23]_1 ;
  input \ioIn_buffer_reg[22]_1 ;
  input \ioIn_buffer_reg[21]_1 ;
  input \ioIn_buffer_reg[20]_1 ;
  input \ioIn_buffer_reg[19]_1 ;
  input \ioIn_buffer_reg[18]_1 ;
  input \ioIn_buffer_reg[17]_1 ;
  input \ioIn_buffer_reg[16]_1 ;
  input \ioIn_buffer_reg[15]_0 ;
  input \ioIn_buffer_reg[15]_1 ;
  input \ioIn_buffer_reg[14]_1 ;
  input \ioIn_buffer_reg[13]_0 ;
  input \ioIn_buffer_reg[12]_0 ;
  input \ioIn_buffer_reg[11]_0 ;
  input \ioIn_buffer_reg[10]_0 ;
  input \ioIn_buffer_reg[9]_0 ;
  input \ioIn_buffer_reg[8]_0 ;
  input \ioIn_buffer_reg[7]_0 ;
  input \ioIn_buffer_reg[6]_0 ;
  input \ioIn_buffer_reg[5]_0 ;
  input \ioIn_buffer_reg[4]_0 ;
  input \ioIn_buffer_reg[3]_0 ;
  input \ioIn_buffer_reg[2]_0 ;
  input \ioIn_buffer_reg[1]_0 ;
  input \ioIn_buffer_reg[0]_0 ;
  input pc_write_cont;
  input dependency_reason_reg_0;
  input [4:0]\fetch_to_decode_reg[34] ;
  input [4:0]dependency_reason_i_6_0;
  input [4:0]\fetch_to_decode[63]_i_4_0 ;
  input \memory_to_writeback[64]_i_3 ;
  input \memory_to_writeback[64]_i_3_0 ;
  input \memory_to_writeback[65]_i_3 ;
  input \memory_to_writeback[66]_i_3 ;
  input \memory_to_writeback[67]_i_3 ;
  input \memory_to_writeback[68]_i_3 ;
  input \memory_to_writeback[69]_i_3 ;
  input \memory_to_writeback[70]_i_3 ;
  input \memory_to_writeback[71]_i_4 ;
  input \memory_to_writeback[64]_i_2 ;
  input \memory_to_writeback[65]_i_2 ;
  input \memory_to_writeback[66]_i_2 ;
  input \memory_to_writeback[67]_i_2 ;
  input \memory_to_writeback[68]_i_2 ;
  input \memory_to_writeback[69]_i_2 ;
  input \memory_to_writeback[70]_i_2 ;
  input \memory_to_writeback[79]_i_3_0 ;
  input \memory_to_writeback[80]_i_3 ;
  input \memory_to_writeback[81]_i_3 ;
  input \memory_to_writeback[82]_i_3 ;
  input \memory_to_writeback[83]_i_3 ;
  input \memory_to_writeback[84]_i_3 ;
  input \memory_to_writeback[85]_i_3 ;
  input \memory_to_writeback[86]_i_3 ;
  input \memory_to_writeback[71]_i_4_0 ;
  input \memory_to_writeback[64]_i_3_1 ;
  input \memory_to_writeback[65]_i_3_0 ;
  input \memory_to_writeback[66]_i_3_0 ;
  input \memory_to_writeback[67]_i_3_0 ;
  input \memory_to_writeback[68]_i_3_0 ;
  input \memory_to_writeback[69]_i_3_0 ;
  input \memory_to_writeback[70]_i_3_0 ;
  input \memory_to_writeback[78]_i_9 ;
  input \memory_to_writeback_reg[79] ;
  input [0:0]mem_size_after_memory;
  input s_prog_ram_we;
  input \memory_to_writeback_reg[79]_0 ;
  input \memory_to_writeback_reg[79]_1 ;
  input [0:0]ram_addr;
  input memRead1_fetch_reg_0;
  input \stall_reg[32] ;
  input \stall_reg[1] ;
  input \PC_COUNT_reg[31] ;
  input [0:0]\stall_reg[0] ;
  input \stall_reg[0]_0 ;
  input \fetch_to_decode_reg[34]_0 ;
  input \fetch_to_decode_reg[34]_1 ;
  input \fetch_to_decode_reg[34]_2 ;
  input \fetch_to_decode_reg[34]_3 ;
  input \fetch_to_decode_reg[34]_4 ;

  wire [0:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire [15:0]IOBUS_addr;
  wire [6:0]IR_pre_fetch;
  wire [13:0]PC_COUNT;
  wire \PC_COUNT[31]_i_10_n_0 ;
  wire \PC_COUNT[31]_i_11_n_0 ;
  wire \PC_COUNT[31]_i_12_n_0 ;
  wire \PC_COUNT[31]_i_13_n_0 ;
  wire \PC_COUNT[31]_i_14_n_0 ;
  wire \PC_COUNT[31]_i_15_n_0 ;
  wire \PC_COUNT[31]_i_16_n_0 ;
  wire [1:0]\PC_COUNT[31]_i_4_0 ;
  wire \PC_COUNT[31]_i_6_n_0 ;
  wire \PC_COUNT[31]_i_7_n_0 ;
  wire \PC_COUNT[31]_i_8_n_0 ;
  wire \PC_COUNT[31]_i_9_n_0 ;
  wire \PC_COUNT_reg[31] ;
  wire [8:0]Q;
  wire [3:0]WEA;
  wire \decode_to_execute_reg[203] ;
  wire dependency_reason;
  wire dependency_reason1;
  wire dependency_reason_i_10_n_0;
  wire dependency_reason_i_11_n_0;
  wire dependency_reason_i_12_n_0;
  wire dependency_reason_i_3_n_0;
  wire dependency_reason_i_4_n_0;
  wire dependency_reason_i_5_n_0;
  wire [4:0]dependency_reason_i_6_0;
  wire dependency_reason_i_6_n_0;
  wire dependency_reason_i_7_n_0;
  wire dependency_reason_i_8_n_0;
  wire dependency_reason_i_9_n_0;
  wire dependency_reason_reg;
  wire dependency_reason_reg_0;
  wire \execute_to_memory_reg[172] ;
  wire \execute_to_memory_reg[172]_0 ;
  wire \execute_to_memory_reg[174] ;
  wire \fetch_to_decode[32]_i_5_n_0 ;
  wire \fetch_to_decode[32]_i_6_n_0 ;
  wire \fetch_to_decode[32]_i_7_n_0 ;
  wire \fetch_to_decode[32]_i_8_n_0 ;
  wire \fetch_to_decode[33]_i_5_n_0 ;
  wire \fetch_to_decode[33]_i_6_n_0 ;
  wire \fetch_to_decode[33]_i_7_n_0 ;
  wire \fetch_to_decode[33]_i_8_n_0 ;
  wire \fetch_to_decode[34]_i_4_n_0 ;
  wire \fetch_to_decode[34]_i_5_n_0 ;
  wire \fetch_to_decode[34]_i_6_n_0 ;
  wire \fetch_to_decode[34]_i_7_n_0 ;
  wire \fetch_to_decode[35]_i_4_n_0 ;
  wire \fetch_to_decode[35]_i_5_n_0 ;
  wire \fetch_to_decode[35]_i_6_n_0 ;
  wire \fetch_to_decode[35]_i_7_n_0 ;
  wire \fetch_to_decode[36]_i_5_n_0 ;
  wire \fetch_to_decode[36]_i_6_n_0 ;
  wire \fetch_to_decode[36]_i_7_n_0 ;
  wire \fetch_to_decode[36]_i_8_n_0 ;
  wire \fetch_to_decode[37]_i_4_n_0 ;
  wire \fetch_to_decode[37]_i_5_n_0 ;
  wire \fetch_to_decode[37]_i_6_n_0 ;
  wire \fetch_to_decode[37]_i_7_n_0 ;
  wire \fetch_to_decode[38]_i_10_n_0 ;
  wire \fetch_to_decode[38]_i_11_n_0 ;
  wire \fetch_to_decode[38]_i_12_n_0 ;
  wire \fetch_to_decode[38]_i_13_n_0 ;
  wire \fetch_to_decode[38]_i_14_n_0 ;
  wire \fetch_to_decode[38]_i_15_n_0 ;
  wire \fetch_to_decode[38]_i_16_n_0 ;
  wire \fetch_to_decode[38]_i_17_n_0 ;
  wire \fetch_to_decode[38]_i_18_n_0 ;
  wire \fetch_to_decode[38]_i_19_n_0 ;
  wire \fetch_to_decode[38]_i_20_n_0 ;
  wire \fetch_to_decode[38]_i_21_n_0 ;
  wire \fetch_to_decode[38]_i_22_n_0 ;
  wire \fetch_to_decode[38]_i_28_n_0 ;
  wire \fetch_to_decode[38]_i_29_n_0 ;
  wire \fetch_to_decode[38]_i_30_n_0 ;
  wire \fetch_to_decode[38]_i_31_n_0 ;
  wire \fetch_to_decode[38]_i_32_n_0 ;
  wire \fetch_to_decode[38]_i_33_n_0 ;
  wire \fetch_to_decode[38]_i_34_n_0 ;
  wire \fetch_to_decode[38]_i_35_n_0 ;
  wire \fetch_to_decode[38]_i_36_n_0 ;
  wire \fetch_to_decode[38]_i_37_n_0 ;
  wire \fetch_to_decode[38]_i_38_n_0 ;
  wire \fetch_to_decode[38]_i_39_n_0 ;
  wire \fetch_to_decode[38]_i_40_n_0 ;
  wire \fetch_to_decode[38]_i_41_n_0 ;
  wire \fetch_to_decode[38]_i_42_n_0 ;
  wire \fetch_to_decode[38]_i_43_n_0 ;
  wire \fetch_to_decode[38]_i_44_n_0 ;
  wire \fetch_to_decode[38]_i_45_n_0 ;
  wire \fetch_to_decode[38]_i_46_n_0 ;
  wire \fetch_to_decode[38]_i_47_n_0 ;
  wire \fetch_to_decode[38]_i_48_n_0 ;
  wire \fetch_to_decode[38]_i_49_n_0 ;
  wire \fetch_to_decode[38]_i_4_n_0 ;
  wire \fetch_to_decode[38]_i_50_n_0 ;
  wire \fetch_to_decode[38]_i_56_n_0 ;
  wire \fetch_to_decode[38]_i_5_n_0 ;
  wire \fetch_to_decode[38]_i_6_n_0 ;
  wire \fetch_to_decode[38]_i_7_n_0 ;
  wire \fetch_to_decode[39]_i_4_n_0 ;
  wire \fetch_to_decode[39]_i_5_n_0 ;
  wire \fetch_to_decode[39]_i_6_n_0 ;
  wire \fetch_to_decode[39]_i_7_n_0 ;
  wire \fetch_to_decode[40]_i_4_n_0 ;
  wire \fetch_to_decode[40]_i_5_n_0 ;
  wire \fetch_to_decode[40]_i_6_n_0 ;
  wire \fetch_to_decode[40]_i_7_n_0 ;
  wire \fetch_to_decode[41]_i_4_n_0 ;
  wire \fetch_to_decode[41]_i_5_n_0 ;
  wire \fetch_to_decode[41]_i_6_n_0 ;
  wire \fetch_to_decode[41]_i_7_n_0 ;
  wire \fetch_to_decode[42]_i_4_n_0 ;
  wire \fetch_to_decode[42]_i_5_n_0 ;
  wire \fetch_to_decode[42]_i_6_n_0 ;
  wire \fetch_to_decode[42]_i_7_n_0 ;
  wire \fetch_to_decode[43]_i_4_n_0 ;
  wire \fetch_to_decode[43]_i_5_n_0 ;
  wire \fetch_to_decode[43]_i_6_n_0 ;
  wire \fetch_to_decode[43]_i_7_n_0 ;
  wire \fetch_to_decode[44]_i_4_n_0 ;
  wire \fetch_to_decode[44]_i_5_n_0 ;
  wire \fetch_to_decode[44]_i_6_n_0 ;
  wire \fetch_to_decode[44]_i_7_n_0 ;
  wire \fetch_to_decode[45]_i_4_n_0 ;
  wire \fetch_to_decode[45]_i_5_n_0 ;
  wire \fetch_to_decode[45]_i_6_n_0 ;
  wire \fetch_to_decode[45]_i_7_n_0 ;
  wire \fetch_to_decode[46]_i_4_n_0 ;
  wire \fetch_to_decode[46]_i_5_n_0 ;
  wire \fetch_to_decode[46]_i_6_n_0 ;
  wire \fetch_to_decode[46]_i_7_n_0 ;
  wire \fetch_to_decode[47]_i_4_n_0 ;
  wire \fetch_to_decode[47]_i_5_n_0 ;
  wire \fetch_to_decode[47]_i_6_n_0 ;
  wire \fetch_to_decode[47]_i_7_n_0 ;
  wire \fetch_to_decode[48]_i_4_n_0 ;
  wire \fetch_to_decode[48]_i_5_n_0 ;
  wire \fetch_to_decode[48]_i_6_n_0 ;
  wire \fetch_to_decode[48]_i_7_n_0 ;
  wire \fetch_to_decode[49]_i_4_n_0 ;
  wire \fetch_to_decode[49]_i_5_n_0 ;
  wire \fetch_to_decode[49]_i_6_n_0 ;
  wire \fetch_to_decode[49]_i_7_n_0 ;
  wire \fetch_to_decode[50]_i_4_n_0 ;
  wire \fetch_to_decode[50]_i_5_n_0 ;
  wire \fetch_to_decode[50]_i_6_n_0 ;
  wire \fetch_to_decode[50]_i_7_n_0 ;
  wire \fetch_to_decode[51]_i_4_n_0 ;
  wire \fetch_to_decode[51]_i_5_n_0 ;
  wire \fetch_to_decode[51]_i_6_n_0 ;
  wire \fetch_to_decode[51]_i_7_n_0 ;
  wire \fetch_to_decode[52]_i_4_n_0 ;
  wire \fetch_to_decode[52]_i_5_n_0 ;
  wire \fetch_to_decode[52]_i_6_n_0 ;
  wire \fetch_to_decode[52]_i_7_n_0 ;
  wire \fetch_to_decode[53]_i_4_n_0 ;
  wire \fetch_to_decode[53]_i_5_n_0 ;
  wire \fetch_to_decode[53]_i_6_n_0 ;
  wire \fetch_to_decode[53]_i_7_n_0 ;
  wire \fetch_to_decode[54]_i_4_n_0 ;
  wire \fetch_to_decode[54]_i_5_n_0 ;
  wire \fetch_to_decode[54]_i_6_n_0 ;
  wire \fetch_to_decode[54]_i_7_n_0 ;
  wire \fetch_to_decode[55]_i_4_n_0 ;
  wire \fetch_to_decode[55]_i_5_n_0 ;
  wire \fetch_to_decode[55]_i_6_n_0 ;
  wire \fetch_to_decode[55]_i_7_n_0 ;
  wire \fetch_to_decode[56]_i_4_n_0 ;
  wire \fetch_to_decode[56]_i_5_n_0 ;
  wire \fetch_to_decode[56]_i_6_n_0 ;
  wire \fetch_to_decode[56]_i_7_n_0 ;
  wire \fetch_to_decode[57]_i_4_n_0 ;
  wire \fetch_to_decode[57]_i_5_n_0 ;
  wire \fetch_to_decode[57]_i_6_n_0 ;
  wire \fetch_to_decode[57]_i_7_n_0 ;
  wire \fetch_to_decode[58]_i_4_n_0 ;
  wire \fetch_to_decode[58]_i_5_n_0 ;
  wire \fetch_to_decode[58]_i_6_n_0 ;
  wire \fetch_to_decode[58]_i_7_n_0 ;
  wire \fetch_to_decode[59]_i_4_n_0 ;
  wire \fetch_to_decode[59]_i_5_n_0 ;
  wire \fetch_to_decode[59]_i_6_n_0 ;
  wire \fetch_to_decode[59]_i_7_n_0 ;
  wire \fetch_to_decode[60]_i_4_n_0 ;
  wire \fetch_to_decode[60]_i_5_n_0 ;
  wire \fetch_to_decode[60]_i_6_n_0 ;
  wire \fetch_to_decode[60]_i_7_n_0 ;
  wire \fetch_to_decode[61]_i_4_n_0 ;
  wire \fetch_to_decode[61]_i_5_n_0 ;
  wire \fetch_to_decode[61]_i_6_n_0 ;
  wire \fetch_to_decode[61]_i_7_n_0 ;
  wire \fetch_to_decode[62]_i_4_n_0 ;
  wire \fetch_to_decode[62]_i_5_n_0 ;
  wire \fetch_to_decode[62]_i_6_n_0 ;
  wire \fetch_to_decode[62]_i_7_n_0 ;
  wire \fetch_to_decode[63]_i_10_n_0 ;
  wire \fetch_to_decode[63]_i_11_n_0 ;
  wire \fetch_to_decode[63]_i_12_n_0 ;
  wire \fetch_to_decode[63]_i_13_n_0 ;
  wire \fetch_to_decode[63]_i_14_n_0 ;
  wire \fetch_to_decode[63]_i_15_n_0 ;
  wire \fetch_to_decode[63]_i_16_n_0 ;
  wire \fetch_to_decode[63]_i_17_n_0 ;
  wire \fetch_to_decode[63]_i_3_n_0 ;
  wire [4:0]\fetch_to_decode[63]_i_4_0 ;
  wire \fetch_to_decode[63]_i_4_n_0 ;
  wire \fetch_to_decode[63]_i_7_n_0 ;
  wire \fetch_to_decode[63]_i_8_n_0 ;
  wire \fetch_to_decode[63]_i_9_n_0 ;
  wire \fetch_to_decode_reg[32]_i_3_n_0 ;
  wire \fetch_to_decode_reg[32]_i_4_n_0 ;
  wire \fetch_to_decode_reg[33]_i_3_n_0 ;
  wire \fetch_to_decode_reg[33]_i_4_n_0 ;
  wire [4:0]\fetch_to_decode_reg[34] ;
  wire \fetch_to_decode_reg[34]_0 ;
  wire \fetch_to_decode_reg[34]_1 ;
  wire \fetch_to_decode_reg[34]_2 ;
  wire \fetch_to_decode_reg[34]_3 ;
  wire \fetch_to_decode_reg[34]_4 ;
  wire \fetch_to_decode_reg[34]_i_2_n_0 ;
  wire \fetch_to_decode_reg[34]_i_3_n_0 ;
  wire \fetch_to_decode_reg[35]_i_2_n_0 ;
  wire \fetch_to_decode_reg[35]_i_3_n_0 ;
  wire \fetch_to_decode_reg[36]_i_3_n_0 ;
  wire \fetch_to_decode_reg[36]_i_4_n_0 ;
  wire \fetch_to_decode_reg[37]_i_2_n_0 ;
  wire \fetch_to_decode_reg[37]_i_3_n_0 ;
  wire \fetch_to_decode_reg[38]_i_8_n_0 ;
  wire \fetch_to_decode_reg[38]_i_9_n_0 ;
  wire \fetch_to_decode_reg[39]_i_2_n_0 ;
  wire \fetch_to_decode_reg[39]_i_3_n_0 ;
  wire \fetch_to_decode_reg[40]_i_2_n_0 ;
  wire \fetch_to_decode_reg[40]_i_3_n_0 ;
  wire \fetch_to_decode_reg[41]_i_2_n_0 ;
  wire \fetch_to_decode_reg[41]_i_3_n_0 ;
  wire \fetch_to_decode_reg[42]_i_2_n_0 ;
  wire \fetch_to_decode_reg[42]_i_3_n_0 ;
  wire \fetch_to_decode_reg[43]_i_2_n_0 ;
  wire \fetch_to_decode_reg[43]_i_3_n_0 ;
  wire \fetch_to_decode_reg[44]_i_2_n_0 ;
  wire \fetch_to_decode_reg[44]_i_3_n_0 ;
  wire \fetch_to_decode_reg[45]_i_2_n_0 ;
  wire \fetch_to_decode_reg[45]_i_3_n_0 ;
  wire \fetch_to_decode_reg[46]_i_2_n_0 ;
  wire \fetch_to_decode_reg[46]_i_3_n_0 ;
  wire \fetch_to_decode_reg[47]_i_2_n_0 ;
  wire \fetch_to_decode_reg[47]_i_3_n_0 ;
  wire \fetch_to_decode_reg[48]_i_2_n_0 ;
  wire \fetch_to_decode_reg[48]_i_3_n_0 ;
  wire \fetch_to_decode_reg[49]_i_2_n_0 ;
  wire \fetch_to_decode_reg[49]_i_3_n_0 ;
  wire \fetch_to_decode_reg[50]_i_2_n_0 ;
  wire \fetch_to_decode_reg[50]_i_3_n_0 ;
  wire \fetch_to_decode_reg[51]_i_2_n_0 ;
  wire \fetch_to_decode_reg[51]_i_3_n_0 ;
  wire \fetch_to_decode_reg[52]_i_2_n_0 ;
  wire \fetch_to_decode_reg[52]_i_3_n_0 ;
  wire \fetch_to_decode_reg[53]_i_2_n_0 ;
  wire \fetch_to_decode_reg[53]_i_3_n_0 ;
  wire \fetch_to_decode_reg[54]_i_2_n_0 ;
  wire \fetch_to_decode_reg[54]_i_3_n_0 ;
  wire \fetch_to_decode_reg[55]_i_2_n_0 ;
  wire \fetch_to_decode_reg[55]_i_3_n_0 ;
  wire \fetch_to_decode_reg[56]_i_2_n_0 ;
  wire \fetch_to_decode_reg[56]_i_3_n_0 ;
  wire \fetch_to_decode_reg[57]_i_2_n_0 ;
  wire \fetch_to_decode_reg[57]_i_3_n_0 ;
  wire \fetch_to_decode_reg[58]_i_2_n_0 ;
  wire \fetch_to_decode_reg[58]_i_3_n_0 ;
  wire \fetch_to_decode_reg[59]_i_2_n_0 ;
  wire \fetch_to_decode_reg[59]_i_3_n_0 ;
  wire \fetch_to_decode_reg[60]_i_2_n_0 ;
  wire \fetch_to_decode_reg[60]_i_3_n_0 ;
  wire \fetch_to_decode_reg[61]_i_2_n_0 ;
  wire \fetch_to_decode_reg[61]_i_3_n_0 ;
  wire \fetch_to_decode_reg[62]_i_2_n_0 ;
  wire \fetch_to_decode_reg[62]_i_3_n_0 ;
  wire \fetch_to_decode_reg[63]_i_5_n_0 ;
  wire \fetch_to_decode_reg[63]_i_6_n_0 ;
  wire [31:15]ioIn_buffer;
  wire \ioIn_buffer_reg[0]_0 ;
  wire \ioIn_buffer_reg[10]_0 ;
  wire \ioIn_buffer_reg[11]_0 ;
  wire \ioIn_buffer_reg[12]_0 ;
  wire \ioIn_buffer_reg[13]_0 ;
  wire [14:0]\ioIn_buffer_reg[14]_0 ;
  wire \ioIn_buffer_reg[14]_1 ;
  wire \ioIn_buffer_reg[15]_0 ;
  wire \ioIn_buffer_reg[15]_1 ;
  wire \ioIn_buffer_reg[16]_0 ;
  wire \ioIn_buffer_reg[16]_1 ;
  wire \ioIn_buffer_reg[17]_0 ;
  wire \ioIn_buffer_reg[17]_1 ;
  wire \ioIn_buffer_reg[18]_0 ;
  wire \ioIn_buffer_reg[18]_1 ;
  wire \ioIn_buffer_reg[19]_0 ;
  wire \ioIn_buffer_reg[19]_1 ;
  wire \ioIn_buffer_reg[1]_0 ;
  wire \ioIn_buffer_reg[20]_0 ;
  wire \ioIn_buffer_reg[20]_1 ;
  wire \ioIn_buffer_reg[21]_0 ;
  wire \ioIn_buffer_reg[21]_1 ;
  wire \ioIn_buffer_reg[22]_0 ;
  wire \ioIn_buffer_reg[22]_1 ;
  wire \ioIn_buffer_reg[23]_0 ;
  wire \ioIn_buffer_reg[23]_1 ;
  wire \ioIn_buffer_reg[24]_0 ;
  wire \ioIn_buffer_reg[24]_1 ;
  wire \ioIn_buffer_reg[25]_0 ;
  wire \ioIn_buffer_reg[25]_1 ;
  wire \ioIn_buffer_reg[26]_0 ;
  wire \ioIn_buffer_reg[26]_1 ;
  wire \ioIn_buffer_reg[27]_0 ;
  wire \ioIn_buffer_reg[27]_1 ;
  wire \ioIn_buffer_reg[28]_0 ;
  wire \ioIn_buffer_reg[28]_1 ;
  wire \ioIn_buffer_reg[29]_0 ;
  wire \ioIn_buffer_reg[29]_1 ;
  wire \ioIn_buffer_reg[2]_0 ;
  wire \ioIn_buffer_reg[30]_0 ;
  wire \ioIn_buffer_reg[30]_1 ;
  wire \ioIn_buffer_reg[31]_0 ;
  wire \ioIn_buffer_reg[31]_1 ;
  wire \ioIn_buffer_reg[3]_0 ;
  wire \ioIn_buffer_reg[4]_0 ;
  wire \ioIn_buffer_reg[5]_0 ;
  wire \ioIn_buffer_reg[6]_0 ;
  wire \ioIn_buffer_reg[7]_0 ;
  wire \ioIn_buffer_reg[8]_0 ;
  wire \ioIn_buffer_reg[9]_0 ;
  wire memRead1_fetch;
  wire memRead1_fetch_reg;
  wire memRead1_fetch_reg_0;
  wire [0:0]mem_size_after_memory;
  wire memory_reg_bram_10_0;
  wire memory_reg_bram_10_1;
  wire [3:0]memory_reg_bram_10_2;
  wire memory_reg_bram_10_n_10;
  wire memory_reg_bram_10_n_11;
  wire memory_reg_bram_10_n_12;
  wire memory_reg_bram_10_n_13;
  wire memory_reg_bram_10_n_14;
  wire memory_reg_bram_10_n_15;
  wire memory_reg_bram_10_n_16;
  wire memory_reg_bram_10_n_17;
  wire memory_reg_bram_10_n_18;
  wire memory_reg_bram_10_n_19;
  wire memory_reg_bram_10_n_20;
  wire memory_reg_bram_10_n_21;
  wire memory_reg_bram_10_n_22;
  wire memory_reg_bram_10_n_23;
  wire memory_reg_bram_10_n_24;
  wire memory_reg_bram_10_n_25;
  wire memory_reg_bram_10_n_26;
  wire memory_reg_bram_10_n_27;
  wire memory_reg_bram_10_n_28;
  wire memory_reg_bram_10_n_29;
  wire memory_reg_bram_10_n_30;
  wire memory_reg_bram_10_n_31;
  wire memory_reg_bram_10_n_32;
  wire memory_reg_bram_10_n_33;
  wire memory_reg_bram_10_n_34;
  wire memory_reg_bram_10_n_35;
  wire memory_reg_bram_10_n_36;
  wire memory_reg_bram_10_n_37;
  wire memory_reg_bram_10_n_38;
  wire memory_reg_bram_10_n_39;
  wire memory_reg_bram_10_n_4;
  wire memory_reg_bram_10_n_40;
  wire memory_reg_bram_10_n_41;
  wire memory_reg_bram_10_n_42;
  wire memory_reg_bram_10_n_43;
  wire memory_reg_bram_10_n_44;
  wire memory_reg_bram_10_n_45;
  wire memory_reg_bram_10_n_46;
  wire memory_reg_bram_10_n_47;
  wire memory_reg_bram_10_n_48;
  wire memory_reg_bram_10_n_49;
  wire memory_reg_bram_10_n_5;
  wire memory_reg_bram_10_n_50;
  wire memory_reg_bram_10_n_51;
  wire memory_reg_bram_10_n_52;
  wire memory_reg_bram_10_n_53;
  wire memory_reg_bram_10_n_54;
  wire memory_reg_bram_10_n_55;
  wire memory_reg_bram_10_n_56;
  wire memory_reg_bram_10_n_57;
  wire memory_reg_bram_10_n_58;
  wire memory_reg_bram_10_n_59;
  wire memory_reg_bram_10_n_6;
  wire memory_reg_bram_10_n_60;
  wire memory_reg_bram_10_n_61;
  wire memory_reg_bram_10_n_62;
  wire memory_reg_bram_10_n_63;
  wire memory_reg_bram_10_n_64;
  wire memory_reg_bram_10_n_65;
  wire memory_reg_bram_10_n_66;
  wire memory_reg_bram_10_n_67;
  wire memory_reg_bram_10_n_7;
  wire memory_reg_bram_10_n_8;
  wire memory_reg_bram_10_n_9;
  wire memory_reg_bram_11_0;
  wire memory_reg_bram_11_1;
  wire [3:0]memory_reg_bram_11_2;
  wire memory_reg_bram_11_n_10;
  wire memory_reg_bram_11_n_11;
  wire memory_reg_bram_11_n_12;
  wire memory_reg_bram_11_n_13;
  wire memory_reg_bram_11_n_14;
  wire memory_reg_bram_11_n_15;
  wire memory_reg_bram_11_n_16;
  wire memory_reg_bram_11_n_17;
  wire memory_reg_bram_11_n_18;
  wire memory_reg_bram_11_n_19;
  wire memory_reg_bram_11_n_20;
  wire memory_reg_bram_11_n_21;
  wire memory_reg_bram_11_n_22;
  wire memory_reg_bram_11_n_23;
  wire memory_reg_bram_11_n_24;
  wire memory_reg_bram_11_n_25;
  wire memory_reg_bram_11_n_26;
  wire memory_reg_bram_11_n_27;
  wire memory_reg_bram_11_n_28;
  wire memory_reg_bram_11_n_29;
  wire memory_reg_bram_11_n_30;
  wire memory_reg_bram_11_n_31;
  wire memory_reg_bram_11_n_32;
  wire memory_reg_bram_11_n_33;
  wire memory_reg_bram_11_n_34;
  wire memory_reg_bram_11_n_35;
  wire memory_reg_bram_11_n_36;
  wire memory_reg_bram_11_n_37;
  wire memory_reg_bram_11_n_38;
  wire memory_reg_bram_11_n_39;
  wire memory_reg_bram_11_n_4;
  wire memory_reg_bram_11_n_40;
  wire memory_reg_bram_11_n_41;
  wire memory_reg_bram_11_n_42;
  wire memory_reg_bram_11_n_43;
  wire memory_reg_bram_11_n_44;
  wire memory_reg_bram_11_n_45;
  wire memory_reg_bram_11_n_46;
  wire memory_reg_bram_11_n_47;
  wire memory_reg_bram_11_n_48;
  wire memory_reg_bram_11_n_49;
  wire memory_reg_bram_11_n_5;
  wire memory_reg_bram_11_n_50;
  wire memory_reg_bram_11_n_51;
  wire memory_reg_bram_11_n_52;
  wire memory_reg_bram_11_n_53;
  wire memory_reg_bram_11_n_54;
  wire memory_reg_bram_11_n_55;
  wire memory_reg_bram_11_n_56;
  wire memory_reg_bram_11_n_57;
  wire memory_reg_bram_11_n_58;
  wire memory_reg_bram_11_n_59;
  wire memory_reg_bram_11_n_6;
  wire memory_reg_bram_11_n_60;
  wire memory_reg_bram_11_n_61;
  wire memory_reg_bram_11_n_62;
  wire memory_reg_bram_11_n_63;
  wire memory_reg_bram_11_n_64;
  wire memory_reg_bram_11_n_65;
  wire memory_reg_bram_11_n_66;
  wire memory_reg_bram_11_n_67;
  wire memory_reg_bram_11_n_7;
  wire memory_reg_bram_11_n_8;
  wire memory_reg_bram_11_n_9;
  wire memory_reg_bram_12_0;
  wire memory_reg_bram_12_1;
  wire [3:0]memory_reg_bram_12_2;
  wire memory_reg_bram_12_n_10;
  wire memory_reg_bram_12_n_11;
  wire memory_reg_bram_12_n_12;
  wire memory_reg_bram_12_n_13;
  wire memory_reg_bram_12_n_14;
  wire memory_reg_bram_12_n_15;
  wire memory_reg_bram_12_n_16;
  wire memory_reg_bram_12_n_17;
  wire memory_reg_bram_12_n_18;
  wire memory_reg_bram_12_n_19;
  wire memory_reg_bram_12_n_20;
  wire memory_reg_bram_12_n_21;
  wire memory_reg_bram_12_n_22;
  wire memory_reg_bram_12_n_23;
  wire memory_reg_bram_12_n_24;
  wire memory_reg_bram_12_n_25;
  wire memory_reg_bram_12_n_26;
  wire memory_reg_bram_12_n_27;
  wire memory_reg_bram_12_n_28;
  wire memory_reg_bram_12_n_29;
  wire memory_reg_bram_12_n_30;
  wire memory_reg_bram_12_n_31;
  wire memory_reg_bram_12_n_32;
  wire memory_reg_bram_12_n_33;
  wire memory_reg_bram_12_n_34;
  wire memory_reg_bram_12_n_35;
  wire memory_reg_bram_12_n_36;
  wire memory_reg_bram_12_n_37;
  wire memory_reg_bram_12_n_38;
  wire memory_reg_bram_12_n_39;
  wire memory_reg_bram_12_n_4;
  wire memory_reg_bram_12_n_40;
  wire memory_reg_bram_12_n_41;
  wire memory_reg_bram_12_n_42;
  wire memory_reg_bram_12_n_43;
  wire memory_reg_bram_12_n_44;
  wire memory_reg_bram_12_n_45;
  wire memory_reg_bram_12_n_46;
  wire memory_reg_bram_12_n_47;
  wire memory_reg_bram_12_n_48;
  wire memory_reg_bram_12_n_49;
  wire memory_reg_bram_12_n_5;
  wire memory_reg_bram_12_n_50;
  wire memory_reg_bram_12_n_51;
  wire memory_reg_bram_12_n_52;
  wire memory_reg_bram_12_n_53;
  wire memory_reg_bram_12_n_54;
  wire memory_reg_bram_12_n_55;
  wire memory_reg_bram_12_n_56;
  wire memory_reg_bram_12_n_57;
  wire memory_reg_bram_12_n_58;
  wire memory_reg_bram_12_n_59;
  wire memory_reg_bram_12_n_6;
  wire memory_reg_bram_12_n_60;
  wire memory_reg_bram_12_n_61;
  wire memory_reg_bram_12_n_62;
  wire memory_reg_bram_12_n_63;
  wire memory_reg_bram_12_n_64;
  wire memory_reg_bram_12_n_65;
  wire memory_reg_bram_12_n_66;
  wire memory_reg_bram_12_n_67;
  wire memory_reg_bram_12_n_7;
  wire memory_reg_bram_12_n_8;
  wire memory_reg_bram_12_n_9;
  wire memory_reg_bram_13_0;
  wire memory_reg_bram_13_1;
  wire [3:0]memory_reg_bram_13_2;
  wire memory_reg_bram_13_n_10;
  wire memory_reg_bram_13_n_11;
  wire memory_reg_bram_13_n_12;
  wire memory_reg_bram_13_n_13;
  wire memory_reg_bram_13_n_14;
  wire memory_reg_bram_13_n_15;
  wire memory_reg_bram_13_n_16;
  wire memory_reg_bram_13_n_17;
  wire memory_reg_bram_13_n_18;
  wire memory_reg_bram_13_n_19;
  wire memory_reg_bram_13_n_20;
  wire memory_reg_bram_13_n_21;
  wire memory_reg_bram_13_n_22;
  wire memory_reg_bram_13_n_23;
  wire memory_reg_bram_13_n_24;
  wire memory_reg_bram_13_n_25;
  wire memory_reg_bram_13_n_26;
  wire memory_reg_bram_13_n_27;
  wire memory_reg_bram_13_n_28;
  wire memory_reg_bram_13_n_29;
  wire memory_reg_bram_13_n_30;
  wire memory_reg_bram_13_n_31;
  wire memory_reg_bram_13_n_32;
  wire memory_reg_bram_13_n_33;
  wire memory_reg_bram_13_n_34;
  wire memory_reg_bram_13_n_35;
  wire memory_reg_bram_13_n_36;
  wire memory_reg_bram_13_n_37;
  wire memory_reg_bram_13_n_38;
  wire memory_reg_bram_13_n_39;
  wire memory_reg_bram_13_n_4;
  wire memory_reg_bram_13_n_40;
  wire memory_reg_bram_13_n_41;
  wire memory_reg_bram_13_n_42;
  wire memory_reg_bram_13_n_43;
  wire memory_reg_bram_13_n_44;
  wire memory_reg_bram_13_n_45;
  wire memory_reg_bram_13_n_46;
  wire memory_reg_bram_13_n_47;
  wire memory_reg_bram_13_n_48;
  wire memory_reg_bram_13_n_49;
  wire memory_reg_bram_13_n_5;
  wire memory_reg_bram_13_n_50;
  wire memory_reg_bram_13_n_51;
  wire memory_reg_bram_13_n_52;
  wire memory_reg_bram_13_n_53;
  wire memory_reg_bram_13_n_54;
  wire memory_reg_bram_13_n_55;
  wire memory_reg_bram_13_n_56;
  wire memory_reg_bram_13_n_57;
  wire memory_reg_bram_13_n_58;
  wire memory_reg_bram_13_n_59;
  wire memory_reg_bram_13_n_6;
  wire memory_reg_bram_13_n_60;
  wire memory_reg_bram_13_n_61;
  wire memory_reg_bram_13_n_62;
  wire memory_reg_bram_13_n_63;
  wire memory_reg_bram_13_n_64;
  wire memory_reg_bram_13_n_65;
  wire memory_reg_bram_13_n_66;
  wire memory_reg_bram_13_n_67;
  wire memory_reg_bram_13_n_7;
  wire memory_reg_bram_13_n_8;
  wire memory_reg_bram_13_n_9;
  wire memory_reg_bram_14_0;
  wire memory_reg_bram_14_1;
  wire [3:0]memory_reg_bram_14_2;
  wire memory_reg_bram_14_n_10;
  wire memory_reg_bram_14_n_11;
  wire memory_reg_bram_14_n_12;
  wire memory_reg_bram_14_n_13;
  wire memory_reg_bram_14_n_14;
  wire memory_reg_bram_14_n_15;
  wire memory_reg_bram_14_n_16;
  wire memory_reg_bram_14_n_17;
  wire memory_reg_bram_14_n_18;
  wire memory_reg_bram_14_n_19;
  wire memory_reg_bram_14_n_20;
  wire memory_reg_bram_14_n_21;
  wire memory_reg_bram_14_n_22;
  wire memory_reg_bram_14_n_23;
  wire memory_reg_bram_14_n_24;
  wire memory_reg_bram_14_n_25;
  wire memory_reg_bram_14_n_26;
  wire memory_reg_bram_14_n_27;
  wire memory_reg_bram_14_n_28;
  wire memory_reg_bram_14_n_29;
  wire memory_reg_bram_14_n_30;
  wire memory_reg_bram_14_n_31;
  wire memory_reg_bram_14_n_32;
  wire memory_reg_bram_14_n_33;
  wire memory_reg_bram_14_n_34;
  wire memory_reg_bram_14_n_35;
  wire memory_reg_bram_14_n_36;
  wire memory_reg_bram_14_n_37;
  wire memory_reg_bram_14_n_38;
  wire memory_reg_bram_14_n_39;
  wire memory_reg_bram_14_n_4;
  wire memory_reg_bram_14_n_40;
  wire memory_reg_bram_14_n_41;
  wire memory_reg_bram_14_n_42;
  wire memory_reg_bram_14_n_43;
  wire memory_reg_bram_14_n_44;
  wire memory_reg_bram_14_n_45;
  wire memory_reg_bram_14_n_46;
  wire memory_reg_bram_14_n_47;
  wire memory_reg_bram_14_n_48;
  wire memory_reg_bram_14_n_49;
  wire memory_reg_bram_14_n_5;
  wire memory_reg_bram_14_n_50;
  wire memory_reg_bram_14_n_51;
  wire memory_reg_bram_14_n_52;
  wire memory_reg_bram_14_n_53;
  wire memory_reg_bram_14_n_54;
  wire memory_reg_bram_14_n_55;
  wire memory_reg_bram_14_n_56;
  wire memory_reg_bram_14_n_57;
  wire memory_reg_bram_14_n_58;
  wire memory_reg_bram_14_n_59;
  wire memory_reg_bram_14_n_6;
  wire memory_reg_bram_14_n_60;
  wire memory_reg_bram_14_n_61;
  wire memory_reg_bram_14_n_62;
  wire memory_reg_bram_14_n_63;
  wire memory_reg_bram_14_n_64;
  wire memory_reg_bram_14_n_65;
  wire memory_reg_bram_14_n_66;
  wire memory_reg_bram_14_n_67;
  wire memory_reg_bram_14_n_7;
  wire memory_reg_bram_14_n_8;
  wire memory_reg_bram_14_n_9;
  wire memory_reg_bram_15_0;
  wire memory_reg_bram_15_1;
  wire [3:0]memory_reg_bram_15_2;
  wire memory_reg_bram_15_n_10;
  wire memory_reg_bram_15_n_11;
  wire memory_reg_bram_15_n_12;
  wire memory_reg_bram_15_n_13;
  wire memory_reg_bram_15_n_14;
  wire memory_reg_bram_15_n_15;
  wire memory_reg_bram_15_n_16;
  wire memory_reg_bram_15_n_17;
  wire memory_reg_bram_15_n_18;
  wire memory_reg_bram_15_n_19;
  wire memory_reg_bram_15_n_20;
  wire memory_reg_bram_15_n_21;
  wire memory_reg_bram_15_n_22;
  wire memory_reg_bram_15_n_23;
  wire memory_reg_bram_15_n_24;
  wire memory_reg_bram_15_n_25;
  wire memory_reg_bram_15_n_26;
  wire memory_reg_bram_15_n_27;
  wire memory_reg_bram_15_n_28;
  wire memory_reg_bram_15_n_29;
  wire memory_reg_bram_15_n_30;
  wire memory_reg_bram_15_n_31;
  wire memory_reg_bram_15_n_32;
  wire memory_reg_bram_15_n_33;
  wire memory_reg_bram_15_n_34;
  wire memory_reg_bram_15_n_35;
  wire memory_reg_bram_15_n_36;
  wire memory_reg_bram_15_n_37;
  wire memory_reg_bram_15_n_38;
  wire memory_reg_bram_15_n_39;
  wire memory_reg_bram_15_n_4;
  wire memory_reg_bram_15_n_40;
  wire memory_reg_bram_15_n_41;
  wire memory_reg_bram_15_n_42;
  wire memory_reg_bram_15_n_43;
  wire memory_reg_bram_15_n_44;
  wire memory_reg_bram_15_n_45;
  wire memory_reg_bram_15_n_46;
  wire memory_reg_bram_15_n_47;
  wire memory_reg_bram_15_n_48;
  wire memory_reg_bram_15_n_49;
  wire memory_reg_bram_15_n_5;
  wire memory_reg_bram_15_n_50;
  wire memory_reg_bram_15_n_51;
  wire memory_reg_bram_15_n_52;
  wire memory_reg_bram_15_n_53;
  wire memory_reg_bram_15_n_54;
  wire memory_reg_bram_15_n_55;
  wire memory_reg_bram_15_n_56;
  wire memory_reg_bram_15_n_57;
  wire memory_reg_bram_15_n_58;
  wire memory_reg_bram_15_n_59;
  wire memory_reg_bram_15_n_6;
  wire memory_reg_bram_15_n_60;
  wire memory_reg_bram_15_n_61;
  wire memory_reg_bram_15_n_62;
  wire memory_reg_bram_15_n_63;
  wire memory_reg_bram_15_n_64;
  wire memory_reg_bram_15_n_65;
  wire memory_reg_bram_15_n_66;
  wire memory_reg_bram_15_n_67;
  wire memory_reg_bram_15_n_7;
  wire memory_reg_bram_15_n_8;
  wire memory_reg_bram_15_n_9;
  wire memory_reg_bram_16_0;
  wire memory_reg_bram_16_1;
  wire [3:0]memory_reg_bram_16_2;
  wire memory_reg_bram_16_n_10;
  wire memory_reg_bram_16_n_11;
  wire memory_reg_bram_16_n_12;
  wire memory_reg_bram_16_n_13;
  wire memory_reg_bram_16_n_14;
  wire memory_reg_bram_16_n_15;
  wire memory_reg_bram_16_n_16;
  wire memory_reg_bram_16_n_17;
  wire memory_reg_bram_16_n_18;
  wire memory_reg_bram_16_n_19;
  wire memory_reg_bram_16_n_20;
  wire memory_reg_bram_16_n_21;
  wire memory_reg_bram_16_n_22;
  wire memory_reg_bram_16_n_23;
  wire memory_reg_bram_16_n_24;
  wire memory_reg_bram_16_n_25;
  wire memory_reg_bram_16_n_26;
  wire memory_reg_bram_16_n_27;
  wire memory_reg_bram_16_n_28;
  wire memory_reg_bram_16_n_29;
  wire memory_reg_bram_16_n_30;
  wire memory_reg_bram_16_n_31;
  wire memory_reg_bram_16_n_32;
  wire memory_reg_bram_16_n_33;
  wire memory_reg_bram_16_n_34;
  wire memory_reg_bram_16_n_35;
  wire memory_reg_bram_16_n_36;
  wire memory_reg_bram_16_n_37;
  wire memory_reg_bram_16_n_38;
  wire memory_reg_bram_16_n_39;
  wire memory_reg_bram_16_n_4;
  wire memory_reg_bram_16_n_40;
  wire memory_reg_bram_16_n_41;
  wire memory_reg_bram_16_n_42;
  wire memory_reg_bram_16_n_43;
  wire memory_reg_bram_16_n_44;
  wire memory_reg_bram_16_n_45;
  wire memory_reg_bram_16_n_46;
  wire memory_reg_bram_16_n_47;
  wire memory_reg_bram_16_n_48;
  wire memory_reg_bram_16_n_49;
  wire memory_reg_bram_16_n_5;
  wire memory_reg_bram_16_n_50;
  wire memory_reg_bram_16_n_51;
  wire memory_reg_bram_16_n_52;
  wire memory_reg_bram_16_n_53;
  wire memory_reg_bram_16_n_54;
  wire memory_reg_bram_16_n_55;
  wire memory_reg_bram_16_n_56;
  wire memory_reg_bram_16_n_57;
  wire memory_reg_bram_16_n_58;
  wire memory_reg_bram_16_n_59;
  wire memory_reg_bram_16_n_6;
  wire memory_reg_bram_16_n_60;
  wire memory_reg_bram_16_n_61;
  wire memory_reg_bram_16_n_62;
  wire memory_reg_bram_16_n_63;
  wire memory_reg_bram_16_n_64;
  wire memory_reg_bram_16_n_65;
  wire memory_reg_bram_16_n_66;
  wire memory_reg_bram_16_n_67;
  wire memory_reg_bram_16_n_7;
  wire memory_reg_bram_16_n_8;
  wire memory_reg_bram_16_n_9;
  wire memory_reg_bram_17_0;
  wire memory_reg_bram_17_1;
  wire [3:0]memory_reg_bram_17_2;
  wire memory_reg_bram_17_n_10;
  wire memory_reg_bram_17_n_11;
  wire memory_reg_bram_17_n_12;
  wire memory_reg_bram_17_n_13;
  wire memory_reg_bram_17_n_14;
  wire memory_reg_bram_17_n_15;
  wire memory_reg_bram_17_n_16;
  wire memory_reg_bram_17_n_17;
  wire memory_reg_bram_17_n_18;
  wire memory_reg_bram_17_n_19;
  wire memory_reg_bram_17_n_20;
  wire memory_reg_bram_17_n_21;
  wire memory_reg_bram_17_n_22;
  wire memory_reg_bram_17_n_23;
  wire memory_reg_bram_17_n_24;
  wire memory_reg_bram_17_n_25;
  wire memory_reg_bram_17_n_26;
  wire memory_reg_bram_17_n_27;
  wire memory_reg_bram_17_n_28;
  wire memory_reg_bram_17_n_29;
  wire memory_reg_bram_17_n_30;
  wire memory_reg_bram_17_n_31;
  wire memory_reg_bram_17_n_32;
  wire memory_reg_bram_17_n_33;
  wire memory_reg_bram_17_n_34;
  wire memory_reg_bram_17_n_35;
  wire memory_reg_bram_17_n_36;
  wire memory_reg_bram_17_n_37;
  wire memory_reg_bram_17_n_38;
  wire memory_reg_bram_17_n_39;
  wire memory_reg_bram_17_n_4;
  wire memory_reg_bram_17_n_40;
  wire memory_reg_bram_17_n_41;
  wire memory_reg_bram_17_n_42;
  wire memory_reg_bram_17_n_43;
  wire memory_reg_bram_17_n_44;
  wire memory_reg_bram_17_n_45;
  wire memory_reg_bram_17_n_46;
  wire memory_reg_bram_17_n_47;
  wire memory_reg_bram_17_n_48;
  wire memory_reg_bram_17_n_49;
  wire memory_reg_bram_17_n_5;
  wire memory_reg_bram_17_n_50;
  wire memory_reg_bram_17_n_51;
  wire memory_reg_bram_17_n_52;
  wire memory_reg_bram_17_n_53;
  wire memory_reg_bram_17_n_54;
  wire memory_reg_bram_17_n_55;
  wire memory_reg_bram_17_n_56;
  wire memory_reg_bram_17_n_57;
  wire memory_reg_bram_17_n_58;
  wire memory_reg_bram_17_n_59;
  wire memory_reg_bram_17_n_6;
  wire memory_reg_bram_17_n_60;
  wire memory_reg_bram_17_n_61;
  wire memory_reg_bram_17_n_62;
  wire memory_reg_bram_17_n_63;
  wire memory_reg_bram_17_n_64;
  wire memory_reg_bram_17_n_65;
  wire memory_reg_bram_17_n_66;
  wire memory_reg_bram_17_n_67;
  wire memory_reg_bram_17_n_7;
  wire memory_reg_bram_17_n_8;
  wire memory_reg_bram_17_n_9;
  wire memory_reg_bram_18_0;
  wire memory_reg_bram_18_1;
  wire [3:0]memory_reg_bram_18_2;
  wire memory_reg_bram_18_n_10;
  wire memory_reg_bram_18_n_11;
  wire memory_reg_bram_18_n_12;
  wire memory_reg_bram_18_n_13;
  wire memory_reg_bram_18_n_14;
  wire memory_reg_bram_18_n_15;
  wire memory_reg_bram_18_n_16;
  wire memory_reg_bram_18_n_17;
  wire memory_reg_bram_18_n_18;
  wire memory_reg_bram_18_n_19;
  wire memory_reg_bram_18_n_20;
  wire memory_reg_bram_18_n_21;
  wire memory_reg_bram_18_n_22;
  wire memory_reg_bram_18_n_23;
  wire memory_reg_bram_18_n_24;
  wire memory_reg_bram_18_n_25;
  wire memory_reg_bram_18_n_26;
  wire memory_reg_bram_18_n_27;
  wire memory_reg_bram_18_n_28;
  wire memory_reg_bram_18_n_29;
  wire memory_reg_bram_18_n_30;
  wire memory_reg_bram_18_n_31;
  wire memory_reg_bram_18_n_32;
  wire memory_reg_bram_18_n_33;
  wire memory_reg_bram_18_n_34;
  wire memory_reg_bram_18_n_35;
  wire memory_reg_bram_18_n_36;
  wire memory_reg_bram_18_n_37;
  wire memory_reg_bram_18_n_38;
  wire memory_reg_bram_18_n_39;
  wire memory_reg_bram_18_n_4;
  wire memory_reg_bram_18_n_40;
  wire memory_reg_bram_18_n_41;
  wire memory_reg_bram_18_n_42;
  wire memory_reg_bram_18_n_43;
  wire memory_reg_bram_18_n_44;
  wire memory_reg_bram_18_n_45;
  wire memory_reg_bram_18_n_46;
  wire memory_reg_bram_18_n_47;
  wire memory_reg_bram_18_n_48;
  wire memory_reg_bram_18_n_49;
  wire memory_reg_bram_18_n_5;
  wire memory_reg_bram_18_n_50;
  wire memory_reg_bram_18_n_51;
  wire memory_reg_bram_18_n_52;
  wire memory_reg_bram_18_n_53;
  wire memory_reg_bram_18_n_54;
  wire memory_reg_bram_18_n_55;
  wire memory_reg_bram_18_n_56;
  wire memory_reg_bram_18_n_57;
  wire memory_reg_bram_18_n_58;
  wire memory_reg_bram_18_n_59;
  wire memory_reg_bram_18_n_6;
  wire memory_reg_bram_18_n_60;
  wire memory_reg_bram_18_n_61;
  wire memory_reg_bram_18_n_62;
  wire memory_reg_bram_18_n_63;
  wire memory_reg_bram_18_n_64;
  wire memory_reg_bram_18_n_65;
  wire memory_reg_bram_18_n_66;
  wire memory_reg_bram_18_n_67;
  wire memory_reg_bram_18_n_7;
  wire memory_reg_bram_18_n_8;
  wire memory_reg_bram_18_n_9;
  wire memory_reg_bram_19_0;
  wire memory_reg_bram_19_1;
  wire [3:0]memory_reg_bram_19_2;
  wire memory_reg_bram_19_n_10;
  wire memory_reg_bram_19_n_11;
  wire memory_reg_bram_19_n_12;
  wire memory_reg_bram_19_n_13;
  wire memory_reg_bram_19_n_14;
  wire memory_reg_bram_19_n_15;
  wire memory_reg_bram_19_n_16;
  wire memory_reg_bram_19_n_17;
  wire memory_reg_bram_19_n_18;
  wire memory_reg_bram_19_n_19;
  wire memory_reg_bram_19_n_20;
  wire memory_reg_bram_19_n_21;
  wire memory_reg_bram_19_n_22;
  wire memory_reg_bram_19_n_23;
  wire memory_reg_bram_19_n_24;
  wire memory_reg_bram_19_n_25;
  wire memory_reg_bram_19_n_26;
  wire memory_reg_bram_19_n_27;
  wire memory_reg_bram_19_n_28;
  wire memory_reg_bram_19_n_29;
  wire memory_reg_bram_19_n_30;
  wire memory_reg_bram_19_n_31;
  wire memory_reg_bram_19_n_32;
  wire memory_reg_bram_19_n_33;
  wire memory_reg_bram_19_n_34;
  wire memory_reg_bram_19_n_35;
  wire memory_reg_bram_19_n_36;
  wire memory_reg_bram_19_n_37;
  wire memory_reg_bram_19_n_38;
  wire memory_reg_bram_19_n_39;
  wire memory_reg_bram_19_n_4;
  wire memory_reg_bram_19_n_40;
  wire memory_reg_bram_19_n_41;
  wire memory_reg_bram_19_n_42;
  wire memory_reg_bram_19_n_43;
  wire memory_reg_bram_19_n_44;
  wire memory_reg_bram_19_n_45;
  wire memory_reg_bram_19_n_46;
  wire memory_reg_bram_19_n_47;
  wire memory_reg_bram_19_n_48;
  wire memory_reg_bram_19_n_49;
  wire memory_reg_bram_19_n_5;
  wire memory_reg_bram_19_n_50;
  wire memory_reg_bram_19_n_51;
  wire memory_reg_bram_19_n_52;
  wire memory_reg_bram_19_n_53;
  wire memory_reg_bram_19_n_54;
  wire memory_reg_bram_19_n_55;
  wire memory_reg_bram_19_n_56;
  wire memory_reg_bram_19_n_57;
  wire memory_reg_bram_19_n_58;
  wire memory_reg_bram_19_n_59;
  wire memory_reg_bram_19_n_6;
  wire memory_reg_bram_19_n_60;
  wire memory_reg_bram_19_n_61;
  wire memory_reg_bram_19_n_62;
  wire memory_reg_bram_19_n_63;
  wire memory_reg_bram_19_n_64;
  wire memory_reg_bram_19_n_65;
  wire memory_reg_bram_19_n_66;
  wire memory_reg_bram_19_n_67;
  wire memory_reg_bram_19_n_7;
  wire memory_reg_bram_19_n_8;
  wire memory_reg_bram_19_n_9;
  wire memory_reg_bram_20_0;
  wire memory_reg_bram_20_1;
  wire [3:0]memory_reg_bram_20_2;
  wire memory_reg_bram_20_n_10;
  wire memory_reg_bram_20_n_11;
  wire memory_reg_bram_20_n_12;
  wire memory_reg_bram_20_n_13;
  wire memory_reg_bram_20_n_14;
  wire memory_reg_bram_20_n_15;
  wire memory_reg_bram_20_n_16;
  wire memory_reg_bram_20_n_17;
  wire memory_reg_bram_20_n_18;
  wire memory_reg_bram_20_n_19;
  wire memory_reg_bram_20_n_20;
  wire memory_reg_bram_20_n_21;
  wire memory_reg_bram_20_n_22;
  wire memory_reg_bram_20_n_23;
  wire memory_reg_bram_20_n_24;
  wire memory_reg_bram_20_n_25;
  wire memory_reg_bram_20_n_26;
  wire memory_reg_bram_20_n_27;
  wire memory_reg_bram_20_n_28;
  wire memory_reg_bram_20_n_29;
  wire memory_reg_bram_20_n_30;
  wire memory_reg_bram_20_n_31;
  wire memory_reg_bram_20_n_32;
  wire memory_reg_bram_20_n_33;
  wire memory_reg_bram_20_n_34;
  wire memory_reg_bram_20_n_35;
  wire memory_reg_bram_20_n_36;
  wire memory_reg_bram_20_n_37;
  wire memory_reg_bram_20_n_38;
  wire memory_reg_bram_20_n_39;
  wire memory_reg_bram_20_n_4;
  wire memory_reg_bram_20_n_40;
  wire memory_reg_bram_20_n_41;
  wire memory_reg_bram_20_n_42;
  wire memory_reg_bram_20_n_43;
  wire memory_reg_bram_20_n_44;
  wire memory_reg_bram_20_n_45;
  wire memory_reg_bram_20_n_46;
  wire memory_reg_bram_20_n_47;
  wire memory_reg_bram_20_n_48;
  wire memory_reg_bram_20_n_49;
  wire memory_reg_bram_20_n_5;
  wire memory_reg_bram_20_n_50;
  wire memory_reg_bram_20_n_51;
  wire memory_reg_bram_20_n_52;
  wire memory_reg_bram_20_n_53;
  wire memory_reg_bram_20_n_54;
  wire memory_reg_bram_20_n_55;
  wire memory_reg_bram_20_n_56;
  wire memory_reg_bram_20_n_57;
  wire memory_reg_bram_20_n_58;
  wire memory_reg_bram_20_n_59;
  wire memory_reg_bram_20_n_6;
  wire memory_reg_bram_20_n_60;
  wire memory_reg_bram_20_n_61;
  wire memory_reg_bram_20_n_62;
  wire memory_reg_bram_20_n_63;
  wire memory_reg_bram_20_n_64;
  wire memory_reg_bram_20_n_65;
  wire memory_reg_bram_20_n_66;
  wire memory_reg_bram_20_n_67;
  wire memory_reg_bram_20_n_7;
  wire memory_reg_bram_20_n_8;
  wire memory_reg_bram_20_n_9;
  wire memory_reg_bram_21_0;
  wire memory_reg_bram_21_1;
  wire [3:0]memory_reg_bram_21_2;
  wire memory_reg_bram_21_n_10;
  wire memory_reg_bram_21_n_11;
  wire memory_reg_bram_21_n_12;
  wire memory_reg_bram_21_n_13;
  wire memory_reg_bram_21_n_14;
  wire memory_reg_bram_21_n_15;
  wire memory_reg_bram_21_n_16;
  wire memory_reg_bram_21_n_17;
  wire memory_reg_bram_21_n_18;
  wire memory_reg_bram_21_n_19;
  wire memory_reg_bram_21_n_20;
  wire memory_reg_bram_21_n_21;
  wire memory_reg_bram_21_n_22;
  wire memory_reg_bram_21_n_23;
  wire memory_reg_bram_21_n_24;
  wire memory_reg_bram_21_n_25;
  wire memory_reg_bram_21_n_26;
  wire memory_reg_bram_21_n_27;
  wire memory_reg_bram_21_n_28;
  wire memory_reg_bram_21_n_29;
  wire memory_reg_bram_21_n_30;
  wire memory_reg_bram_21_n_31;
  wire memory_reg_bram_21_n_32;
  wire memory_reg_bram_21_n_33;
  wire memory_reg_bram_21_n_34;
  wire memory_reg_bram_21_n_35;
  wire memory_reg_bram_21_n_36;
  wire memory_reg_bram_21_n_37;
  wire memory_reg_bram_21_n_38;
  wire memory_reg_bram_21_n_39;
  wire memory_reg_bram_21_n_4;
  wire memory_reg_bram_21_n_40;
  wire memory_reg_bram_21_n_41;
  wire memory_reg_bram_21_n_42;
  wire memory_reg_bram_21_n_43;
  wire memory_reg_bram_21_n_44;
  wire memory_reg_bram_21_n_45;
  wire memory_reg_bram_21_n_46;
  wire memory_reg_bram_21_n_47;
  wire memory_reg_bram_21_n_48;
  wire memory_reg_bram_21_n_49;
  wire memory_reg_bram_21_n_5;
  wire memory_reg_bram_21_n_50;
  wire memory_reg_bram_21_n_51;
  wire memory_reg_bram_21_n_52;
  wire memory_reg_bram_21_n_53;
  wire memory_reg_bram_21_n_54;
  wire memory_reg_bram_21_n_55;
  wire memory_reg_bram_21_n_56;
  wire memory_reg_bram_21_n_57;
  wire memory_reg_bram_21_n_58;
  wire memory_reg_bram_21_n_59;
  wire memory_reg_bram_21_n_6;
  wire memory_reg_bram_21_n_60;
  wire memory_reg_bram_21_n_61;
  wire memory_reg_bram_21_n_62;
  wire memory_reg_bram_21_n_63;
  wire memory_reg_bram_21_n_64;
  wire memory_reg_bram_21_n_65;
  wire memory_reg_bram_21_n_66;
  wire memory_reg_bram_21_n_67;
  wire memory_reg_bram_21_n_7;
  wire memory_reg_bram_21_n_8;
  wire memory_reg_bram_21_n_9;
  wire memory_reg_bram_22_0;
  wire memory_reg_bram_22_1;
  wire [3:0]memory_reg_bram_22_2;
  wire memory_reg_bram_22_n_10;
  wire memory_reg_bram_22_n_11;
  wire memory_reg_bram_22_n_12;
  wire memory_reg_bram_22_n_13;
  wire memory_reg_bram_22_n_14;
  wire memory_reg_bram_22_n_15;
  wire memory_reg_bram_22_n_16;
  wire memory_reg_bram_22_n_17;
  wire memory_reg_bram_22_n_18;
  wire memory_reg_bram_22_n_19;
  wire memory_reg_bram_22_n_20;
  wire memory_reg_bram_22_n_21;
  wire memory_reg_bram_22_n_22;
  wire memory_reg_bram_22_n_23;
  wire memory_reg_bram_22_n_24;
  wire memory_reg_bram_22_n_25;
  wire memory_reg_bram_22_n_26;
  wire memory_reg_bram_22_n_27;
  wire memory_reg_bram_22_n_28;
  wire memory_reg_bram_22_n_29;
  wire memory_reg_bram_22_n_30;
  wire memory_reg_bram_22_n_31;
  wire memory_reg_bram_22_n_32;
  wire memory_reg_bram_22_n_33;
  wire memory_reg_bram_22_n_34;
  wire memory_reg_bram_22_n_35;
  wire memory_reg_bram_22_n_36;
  wire memory_reg_bram_22_n_37;
  wire memory_reg_bram_22_n_38;
  wire memory_reg_bram_22_n_39;
  wire memory_reg_bram_22_n_4;
  wire memory_reg_bram_22_n_40;
  wire memory_reg_bram_22_n_41;
  wire memory_reg_bram_22_n_42;
  wire memory_reg_bram_22_n_43;
  wire memory_reg_bram_22_n_44;
  wire memory_reg_bram_22_n_45;
  wire memory_reg_bram_22_n_46;
  wire memory_reg_bram_22_n_47;
  wire memory_reg_bram_22_n_48;
  wire memory_reg_bram_22_n_49;
  wire memory_reg_bram_22_n_5;
  wire memory_reg_bram_22_n_50;
  wire memory_reg_bram_22_n_51;
  wire memory_reg_bram_22_n_52;
  wire memory_reg_bram_22_n_53;
  wire memory_reg_bram_22_n_54;
  wire memory_reg_bram_22_n_55;
  wire memory_reg_bram_22_n_56;
  wire memory_reg_bram_22_n_57;
  wire memory_reg_bram_22_n_58;
  wire memory_reg_bram_22_n_59;
  wire memory_reg_bram_22_n_6;
  wire memory_reg_bram_22_n_60;
  wire memory_reg_bram_22_n_61;
  wire memory_reg_bram_22_n_62;
  wire memory_reg_bram_22_n_63;
  wire memory_reg_bram_22_n_64;
  wire memory_reg_bram_22_n_65;
  wire memory_reg_bram_22_n_66;
  wire memory_reg_bram_22_n_67;
  wire memory_reg_bram_22_n_7;
  wire memory_reg_bram_22_n_8;
  wire memory_reg_bram_22_n_9;
  wire memory_reg_bram_23_0;
  wire memory_reg_bram_23_1;
  wire [3:0]memory_reg_bram_23_2;
  wire memory_reg_bram_23_n_10;
  wire memory_reg_bram_23_n_11;
  wire memory_reg_bram_23_n_12;
  wire memory_reg_bram_23_n_13;
  wire memory_reg_bram_23_n_14;
  wire memory_reg_bram_23_n_15;
  wire memory_reg_bram_23_n_16;
  wire memory_reg_bram_23_n_17;
  wire memory_reg_bram_23_n_18;
  wire memory_reg_bram_23_n_19;
  wire memory_reg_bram_23_n_20;
  wire memory_reg_bram_23_n_21;
  wire memory_reg_bram_23_n_22;
  wire memory_reg_bram_23_n_23;
  wire memory_reg_bram_23_n_24;
  wire memory_reg_bram_23_n_25;
  wire memory_reg_bram_23_n_26;
  wire memory_reg_bram_23_n_27;
  wire memory_reg_bram_23_n_28;
  wire memory_reg_bram_23_n_29;
  wire memory_reg_bram_23_n_30;
  wire memory_reg_bram_23_n_31;
  wire memory_reg_bram_23_n_32;
  wire memory_reg_bram_23_n_33;
  wire memory_reg_bram_23_n_34;
  wire memory_reg_bram_23_n_35;
  wire memory_reg_bram_23_n_36;
  wire memory_reg_bram_23_n_37;
  wire memory_reg_bram_23_n_38;
  wire memory_reg_bram_23_n_39;
  wire memory_reg_bram_23_n_4;
  wire memory_reg_bram_23_n_40;
  wire memory_reg_bram_23_n_41;
  wire memory_reg_bram_23_n_42;
  wire memory_reg_bram_23_n_43;
  wire memory_reg_bram_23_n_44;
  wire memory_reg_bram_23_n_45;
  wire memory_reg_bram_23_n_46;
  wire memory_reg_bram_23_n_47;
  wire memory_reg_bram_23_n_48;
  wire memory_reg_bram_23_n_49;
  wire memory_reg_bram_23_n_5;
  wire memory_reg_bram_23_n_50;
  wire memory_reg_bram_23_n_51;
  wire memory_reg_bram_23_n_52;
  wire memory_reg_bram_23_n_53;
  wire memory_reg_bram_23_n_54;
  wire memory_reg_bram_23_n_55;
  wire memory_reg_bram_23_n_56;
  wire memory_reg_bram_23_n_57;
  wire memory_reg_bram_23_n_58;
  wire memory_reg_bram_23_n_59;
  wire memory_reg_bram_23_n_6;
  wire memory_reg_bram_23_n_60;
  wire memory_reg_bram_23_n_61;
  wire memory_reg_bram_23_n_62;
  wire memory_reg_bram_23_n_63;
  wire memory_reg_bram_23_n_64;
  wire memory_reg_bram_23_n_65;
  wire memory_reg_bram_23_n_66;
  wire memory_reg_bram_23_n_67;
  wire memory_reg_bram_23_n_7;
  wire memory_reg_bram_23_n_8;
  wire memory_reg_bram_23_n_9;
  wire memory_reg_bram_8_0;
  wire memory_reg_bram_8_1;
  wire memory_reg_bram_8_n_10;
  wire memory_reg_bram_8_n_11;
  wire memory_reg_bram_8_n_12;
  wire memory_reg_bram_8_n_13;
  wire memory_reg_bram_8_n_14;
  wire memory_reg_bram_8_n_15;
  wire memory_reg_bram_8_n_16;
  wire memory_reg_bram_8_n_17;
  wire memory_reg_bram_8_n_18;
  wire memory_reg_bram_8_n_19;
  wire memory_reg_bram_8_n_20;
  wire memory_reg_bram_8_n_21;
  wire memory_reg_bram_8_n_22;
  wire memory_reg_bram_8_n_23;
  wire memory_reg_bram_8_n_24;
  wire memory_reg_bram_8_n_25;
  wire memory_reg_bram_8_n_26;
  wire memory_reg_bram_8_n_27;
  wire memory_reg_bram_8_n_28;
  wire memory_reg_bram_8_n_29;
  wire memory_reg_bram_8_n_30;
  wire memory_reg_bram_8_n_31;
  wire memory_reg_bram_8_n_32;
  wire memory_reg_bram_8_n_33;
  wire memory_reg_bram_8_n_34;
  wire memory_reg_bram_8_n_35;
  wire memory_reg_bram_8_n_36;
  wire memory_reg_bram_8_n_37;
  wire memory_reg_bram_8_n_38;
  wire memory_reg_bram_8_n_39;
  wire memory_reg_bram_8_n_4;
  wire memory_reg_bram_8_n_40;
  wire memory_reg_bram_8_n_41;
  wire memory_reg_bram_8_n_42;
  wire memory_reg_bram_8_n_43;
  wire memory_reg_bram_8_n_44;
  wire memory_reg_bram_8_n_45;
  wire memory_reg_bram_8_n_46;
  wire memory_reg_bram_8_n_47;
  wire memory_reg_bram_8_n_48;
  wire memory_reg_bram_8_n_49;
  wire memory_reg_bram_8_n_5;
  wire memory_reg_bram_8_n_50;
  wire memory_reg_bram_8_n_51;
  wire memory_reg_bram_8_n_52;
  wire memory_reg_bram_8_n_53;
  wire memory_reg_bram_8_n_54;
  wire memory_reg_bram_8_n_55;
  wire memory_reg_bram_8_n_56;
  wire memory_reg_bram_8_n_57;
  wire memory_reg_bram_8_n_58;
  wire memory_reg_bram_8_n_59;
  wire memory_reg_bram_8_n_6;
  wire memory_reg_bram_8_n_60;
  wire memory_reg_bram_8_n_61;
  wire memory_reg_bram_8_n_62;
  wire memory_reg_bram_8_n_63;
  wire memory_reg_bram_8_n_64;
  wire memory_reg_bram_8_n_65;
  wire memory_reg_bram_8_n_66;
  wire memory_reg_bram_8_n_67;
  wire memory_reg_bram_8_n_7;
  wire memory_reg_bram_8_n_8;
  wire memory_reg_bram_8_n_9;
  wire memory_reg_bram_9_0;
  wire memory_reg_bram_9_1;
  wire [3:0]memory_reg_bram_9_2;
  wire memory_reg_bram_9_n_10;
  wire memory_reg_bram_9_n_11;
  wire memory_reg_bram_9_n_12;
  wire memory_reg_bram_9_n_13;
  wire memory_reg_bram_9_n_14;
  wire memory_reg_bram_9_n_15;
  wire memory_reg_bram_9_n_16;
  wire memory_reg_bram_9_n_17;
  wire memory_reg_bram_9_n_18;
  wire memory_reg_bram_9_n_19;
  wire memory_reg_bram_9_n_20;
  wire memory_reg_bram_9_n_21;
  wire memory_reg_bram_9_n_22;
  wire memory_reg_bram_9_n_23;
  wire memory_reg_bram_9_n_24;
  wire memory_reg_bram_9_n_25;
  wire memory_reg_bram_9_n_26;
  wire memory_reg_bram_9_n_27;
  wire memory_reg_bram_9_n_28;
  wire memory_reg_bram_9_n_29;
  wire memory_reg_bram_9_n_30;
  wire memory_reg_bram_9_n_31;
  wire memory_reg_bram_9_n_32;
  wire memory_reg_bram_9_n_33;
  wire memory_reg_bram_9_n_34;
  wire memory_reg_bram_9_n_35;
  wire memory_reg_bram_9_n_36;
  wire memory_reg_bram_9_n_37;
  wire memory_reg_bram_9_n_38;
  wire memory_reg_bram_9_n_39;
  wire memory_reg_bram_9_n_4;
  wire memory_reg_bram_9_n_40;
  wire memory_reg_bram_9_n_41;
  wire memory_reg_bram_9_n_42;
  wire memory_reg_bram_9_n_43;
  wire memory_reg_bram_9_n_44;
  wire memory_reg_bram_9_n_45;
  wire memory_reg_bram_9_n_46;
  wire memory_reg_bram_9_n_47;
  wire memory_reg_bram_9_n_48;
  wire memory_reg_bram_9_n_49;
  wire memory_reg_bram_9_n_5;
  wire memory_reg_bram_9_n_50;
  wire memory_reg_bram_9_n_51;
  wire memory_reg_bram_9_n_52;
  wire memory_reg_bram_9_n_53;
  wire memory_reg_bram_9_n_54;
  wire memory_reg_bram_9_n_55;
  wire memory_reg_bram_9_n_56;
  wire memory_reg_bram_9_n_57;
  wire memory_reg_bram_9_n_58;
  wire memory_reg_bram_9_n_59;
  wire memory_reg_bram_9_n_6;
  wire memory_reg_bram_9_n_60;
  wire memory_reg_bram_9_n_61;
  wire memory_reg_bram_9_n_62;
  wire memory_reg_bram_9_n_63;
  wire memory_reg_bram_9_n_64;
  wire memory_reg_bram_9_n_65;
  wire memory_reg_bram_9_n_66;
  wire memory_reg_bram_9_n_67;
  wire memory_reg_bram_9_n_7;
  wire memory_reg_bram_9_n_8;
  wire memory_reg_bram_9_n_9;
  wire memory_reg_mux_sel_reg_0_n_0;
  wire memory_reg_mux_sel_reg_1_n_0;
  wire memory_reg_mux_sel_reg_2_n_0;
  wire memory_reg_mux_sel_reg_3_0;
  wire memory_reg_mux_sel_reg_3_1;
  wire memory_reg_mux_sel_reg_3_10;
  wire memory_reg_mux_sel_reg_3_11;
  wire memory_reg_mux_sel_reg_3_12;
  wire memory_reg_mux_sel_reg_3_13;
  wire memory_reg_mux_sel_reg_3_14;
  wire memory_reg_mux_sel_reg_3_15;
  wire memory_reg_mux_sel_reg_3_16;
  wire memory_reg_mux_sel_reg_3_17;
  wire memory_reg_mux_sel_reg_3_18;
  wire memory_reg_mux_sel_reg_3_19;
  wire memory_reg_mux_sel_reg_3_2;
  wire memory_reg_mux_sel_reg_3_20;
  wire memory_reg_mux_sel_reg_3_21;
  wire memory_reg_mux_sel_reg_3_22;
  wire memory_reg_mux_sel_reg_3_23;
  wire memory_reg_mux_sel_reg_3_24;
  wire memory_reg_mux_sel_reg_3_25;
  wire memory_reg_mux_sel_reg_3_26;
  wire memory_reg_mux_sel_reg_3_27;
  wire memory_reg_mux_sel_reg_3_28;
  wire memory_reg_mux_sel_reg_3_29;
  wire memory_reg_mux_sel_reg_3_3;
  wire memory_reg_mux_sel_reg_3_30;
  wire memory_reg_mux_sel_reg_3_31;
  wire memory_reg_mux_sel_reg_3_4;
  wire memory_reg_mux_sel_reg_3_5;
  wire memory_reg_mux_sel_reg_3_6;
  wire memory_reg_mux_sel_reg_3_7;
  wire memory_reg_mux_sel_reg_3_8;
  wire memory_reg_mux_sel_reg_3_9;
  wire memory_reg_mux_sel_reg_3_n_0;
  wire memory_reg_mux_sel_reg_4_n_0;
  wire memory_reg_mux_sel_reg_5_n_0;
  wire memory_reg_mux_sel_reg_6_n_0;
  wire memory_reg_mux_sel_reg_7_0;
  wire [27:0]memory_reg_mux_sel_reg_7_1;
  wire [2:0]memory_reg_mux_sel_reg_7_2;
  wire memory_reg_mux_sel_reg_7_n_0;
  wire \memory_to_writeback[64]_i_10_n_0 ;
  wire \memory_to_writeback[64]_i_11_n_0 ;
  wire \memory_to_writeback[64]_i_12_n_0 ;
  wire \memory_to_writeback[64]_i_2 ;
  wire \memory_to_writeback[64]_i_3 ;
  wire \memory_to_writeback[64]_i_3_0 ;
  wire \memory_to_writeback[64]_i_3_1 ;
  wire \memory_to_writeback[64]_i_9_n_0 ;
  wire \memory_to_writeback[65]_i_10_n_0 ;
  wire \memory_to_writeback[65]_i_11_n_0 ;
  wire \memory_to_writeback[65]_i_12_n_0 ;
  wire \memory_to_writeback[65]_i_2 ;
  wire \memory_to_writeback[65]_i_3 ;
  wire \memory_to_writeback[65]_i_3_0 ;
  wire \memory_to_writeback[65]_i_9_n_0 ;
  wire \memory_to_writeback[66]_i_10_n_0 ;
  wire \memory_to_writeback[66]_i_11_n_0 ;
  wire \memory_to_writeback[66]_i_12_n_0 ;
  wire \memory_to_writeback[66]_i_2 ;
  wire \memory_to_writeback[66]_i_3 ;
  wire \memory_to_writeback[66]_i_3_0 ;
  wire \memory_to_writeback[66]_i_9_n_0 ;
  wire \memory_to_writeback[67]_i_10_n_0 ;
  wire \memory_to_writeback[67]_i_11_n_0 ;
  wire \memory_to_writeback[67]_i_12_n_0 ;
  wire \memory_to_writeback[67]_i_2 ;
  wire \memory_to_writeback[67]_i_3 ;
  wire \memory_to_writeback[67]_i_3_0 ;
  wire \memory_to_writeback[67]_i_9_n_0 ;
  wire \memory_to_writeback[68]_i_10_n_0 ;
  wire \memory_to_writeback[68]_i_11_n_0 ;
  wire \memory_to_writeback[68]_i_12_n_0 ;
  wire \memory_to_writeback[68]_i_2 ;
  wire \memory_to_writeback[68]_i_3 ;
  wire \memory_to_writeback[68]_i_3_0 ;
  wire \memory_to_writeback[68]_i_9_n_0 ;
  wire \memory_to_writeback[69]_i_10_n_0 ;
  wire \memory_to_writeback[69]_i_11_n_0 ;
  wire \memory_to_writeback[69]_i_12_n_0 ;
  wire \memory_to_writeback[69]_i_2 ;
  wire \memory_to_writeback[69]_i_3 ;
  wire \memory_to_writeback[69]_i_3_0 ;
  wire \memory_to_writeback[69]_i_9_n_0 ;
  wire \memory_to_writeback[70]_i_10_n_0 ;
  wire \memory_to_writeback[70]_i_11_n_0 ;
  wire \memory_to_writeback[70]_i_12_n_0 ;
  wire \memory_to_writeback[70]_i_2 ;
  wire \memory_to_writeback[70]_i_3 ;
  wire \memory_to_writeback[70]_i_3_0 ;
  wire \memory_to_writeback[70]_i_9_n_0 ;
  wire \memory_to_writeback[71]_i_11_n_0 ;
  wire \memory_to_writeback[71]_i_12_n_0 ;
  wire \memory_to_writeback[71]_i_13_n_0 ;
  wire \memory_to_writeback[71]_i_14_n_0 ;
  wire \memory_to_writeback[71]_i_4 ;
  wire \memory_to_writeback[71]_i_4_0 ;
  wire \memory_to_writeback[72]_i_10_n_0 ;
  wire \memory_to_writeback[72]_i_11_n_0 ;
  wire \memory_to_writeback[72]_i_12_n_0 ;
  wire \memory_to_writeback[72]_i_9_n_0 ;
  wire \memory_to_writeback[73]_i_10_n_0 ;
  wire \memory_to_writeback[73]_i_11_n_0 ;
  wire \memory_to_writeback[73]_i_12_n_0 ;
  wire \memory_to_writeback[73]_i_9_n_0 ;
  wire \memory_to_writeback[74]_i_10_n_0 ;
  wire \memory_to_writeback[74]_i_11_n_0 ;
  wire \memory_to_writeback[74]_i_12_n_0 ;
  wire \memory_to_writeback[74]_i_9_n_0 ;
  wire \memory_to_writeback[75]_i_10_n_0 ;
  wire \memory_to_writeback[75]_i_11_n_0 ;
  wire \memory_to_writeback[75]_i_12_n_0 ;
  wire \memory_to_writeback[75]_i_9_n_0 ;
  wire \memory_to_writeback[76]_i_10_n_0 ;
  wire \memory_to_writeback[76]_i_11_n_0 ;
  wire \memory_to_writeback[76]_i_12_n_0 ;
  wire \memory_to_writeback[76]_i_9_n_0 ;
  wire \memory_to_writeback[77]_i_10_n_0 ;
  wire \memory_to_writeback[77]_i_11_n_0 ;
  wire \memory_to_writeback[77]_i_12_n_0 ;
  wire \memory_to_writeback[77]_i_9_n_0 ;
  wire \memory_to_writeback[78]_i_18_n_0 ;
  wire \memory_to_writeback[78]_i_19_n_0 ;
  wire \memory_to_writeback[78]_i_20_n_0 ;
  wire \memory_to_writeback[78]_i_21_n_0 ;
  wire \memory_to_writeback[78]_i_9 ;
  wire \memory_to_writeback[79]_i_12_n_0 ;
  wire \memory_to_writeback[79]_i_13_n_0 ;
  wire \memory_to_writeback[79]_i_14_n_0 ;
  wire \memory_to_writeback[79]_i_15_n_0 ;
  wire \memory_to_writeback[79]_i_3_0 ;
  wire \memory_to_writeback[79]_i_3_n_0 ;
  wire \memory_to_writeback[79]_i_4_n_0 ;
  wire \memory_to_writeback[80]_i_11_n_0 ;
  wire \memory_to_writeback[80]_i_12_n_0 ;
  wire \memory_to_writeback[80]_i_13_n_0 ;
  wire \memory_to_writeback[80]_i_14_n_0 ;
  wire \memory_to_writeback[80]_i_3 ;
  wire \memory_to_writeback[81]_i_11_n_0 ;
  wire \memory_to_writeback[81]_i_12_n_0 ;
  wire \memory_to_writeback[81]_i_13_n_0 ;
  wire \memory_to_writeback[81]_i_14_n_0 ;
  wire \memory_to_writeback[81]_i_3 ;
  wire \memory_to_writeback[82]_i_11_n_0 ;
  wire \memory_to_writeback[82]_i_12_n_0 ;
  wire \memory_to_writeback[82]_i_13_n_0 ;
  wire \memory_to_writeback[82]_i_14_n_0 ;
  wire \memory_to_writeback[82]_i_3 ;
  wire \memory_to_writeback[83]_i_11_n_0 ;
  wire \memory_to_writeback[83]_i_12_n_0 ;
  wire \memory_to_writeback[83]_i_13_n_0 ;
  wire \memory_to_writeback[83]_i_14_n_0 ;
  wire \memory_to_writeback[83]_i_3 ;
  wire \memory_to_writeback[84]_i_11_n_0 ;
  wire \memory_to_writeback[84]_i_12_n_0 ;
  wire \memory_to_writeback[84]_i_13_n_0 ;
  wire \memory_to_writeback[84]_i_14_n_0 ;
  wire \memory_to_writeback[84]_i_3 ;
  wire \memory_to_writeback[85]_i_11_n_0 ;
  wire \memory_to_writeback[85]_i_12_n_0 ;
  wire \memory_to_writeback[85]_i_13_n_0 ;
  wire \memory_to_writeback[85]_i_14_n_0 ;
  wire \memory_to_writeback[85]_i_3 ;
  wire \memory_to_writeback[86]_i_11_n_0 ;
  wire \memory_to_writeback[86]_i_12_n_0 ;
  wire \memory_to_writeback[86]_i_13_n_0 ;
  wire \memory_to_writeback[86]_i_14_n_0 ;
  wire \memory_to_writeback[86]_i_3 ;
  wire \memory_to_writeback[87]_i_13_n_0 ;
  wire \memory_to_writeback[87]_i_14_n_0 ;
  wire \memory_to_writeback[87]_i_15_n_0 ;
  wire \memory_to_writeback[87]_i_16_n_0 ;
  wire \memory_to_writeback[88]_i_10_n_0 ;
  wire \memory_to_writeback[88]_i_11_n_0 ;
  wire \memory_to_writeback[88]_i_12_n_0 ;
  wire \memory_to_writeback[88]_i_13_n_0 ;
  wire \memory_to_writeback[89]_i_10_n_0 ;
  wire \memory_to_writeback[89]_i_11_n_0 ;
  wire \memory_to_writeback[89]_i_12_n_0 ;
  wire \memory_to_writeback[89]_i_13_n_0 ;
  wire \memory_to_writeback[90]_i_10_n_0 ;
  wire \memory_to_writeback[90]_i_11_n_0 ;
  wire \memory_to_writeback[90]_i_12_n_0 ;
  wire \memory_to_writeback[90]_i_13_n_0 ;
  wire \memory_to_writeback[91]_i_10_n_0 ;
  wire \memory_to_writeback[91]_i_11_n_0 ;
  wire \memory_to_writeback[91]_i_12_n_0 ;
  wire \memory_to_writeback[91]_i_13_n_0 ;
  wire \memory_to_writeback[92]_i_10_n_0 ;
  wire \memory_to_writeback[92]_i_11_n_0 ;
  wire \memory_to_writeback[92]_i_12_n_0 ;
  wire \memory_to_writeback[92]_i_13_n_0 ;
  wire \memory_to_writeback[93]_i_10_n_0 ;
  wire \memory_to_writeback[93]_i_11_n_0 ;
  wire \memory_to_writeback[93]_i_12_n_0 ;
  wire \memory_to_writeback[93]_i_13_n_0 ;
  wire \memory_to_writeback[94]_i_10_n_0 ;
  wire \memory_to_writeback[94]_i_11_n_0 ;
  wire \memory_to_writeback[94]_i_12_n_0 ;
  wire \memory_to_writeback[94]_i_13_n_0 ;
  wire \memory_to_writeback[95]_i_10_n_0 ;
  wire \memory_to_writeback[95]_i_16_n_0 ;
  wire \memory_to_writeback[95]_i_17_n_0 ;
  wire \memory_to_writeback[95]_i_18_n_0 ;
  wire \memory_to_writeback[95]_i_19_n_0 ;
  wire \memory_to_writeback_reg[64]_i_7_n_0 ;
  wire \memory_to_writeback_reg[64]_i_8_n_0 ;
  wire \memory_to_writeback_reg[65]_i_7_n_0 ;
  wire \memory_to_writeback_reg[65]_i_8_n_0 ;
  wire \memory_to_writeback_reg[66]_i_7_n_0 ;
  wire \memory_to_writeback_reg[66]_i_8_n_0 ;
  wire \memory_to_writeback_reg[67]_i_7_n_0 ;
  wire \memory_to_writeback_reg[67]_i_8_n_0 ;
  wire \memory_to_writeback_reg[68]_i_7_n_0 ;
  wire \memory_to_writeback_reg[68]_i_8_n_0 ;
  wire \memory_to_writeback_reg[69]_i_7_n_0 ;
  wire \memory_to_writeback_reg[69]_i_8_n_0 ;
  wire \memory_to_writeback_reg[70]_i_7_n_0 ;
  wire \memory_to_writeback_reg[70]_i_8_n_0 ;
  wire \memory_to_writeback_reg[71]_i_10_n_0 ;
  wire \memory_to_writeback_reg[71]_i_9_n_0 ;
  wire \memory_to_writeback_reg[72]_i_7_n_0 ;
  wire \memory_to_writeback_reg[72]_i_8_n_0 ;
  wire \memory_to_writeback_reg[73]_i_7_n_0 ;
  wire \memory_to_writeback_reg[73]_i_8_n_0 ;
  wire \memory_to_writeback_reg[74]_i_7_n_0 ;
  wire \memory_to_writeback_reg[74]_i_8_n_0 ;
  wire \memory_to_writeback_reg[75]_i_7_n_0 ;
  wire \memory_to_writeback_reg[75]_i_8_n_0 ;
  wire \memory_to_writeback_reg[76]_i_7_n_0 ;
  wire \memory_to_writeback_reg[76]_i_8_n_0 ;
  wire \memory_to_writeback_reg[77]_i_7_n_0 ;
  wire \memory_to_writeback_reg[77]_i_8_n_0 ;
  wire \memory_to_writeback_reg[78]_i_16_n_0 ;
  wire \memory_to_writeback_reg[78]_i_17_n_0 ;
  wire \memory_to_writeback_reg[79] ;
  wire \memory_to_writeback_reg[79]_0 ;
  wire \memory_to_writeback_reg[79]_1 ;
  wire \memory_to_writeback_reg[79]_i_10_n_0 ;
  wire \memory_to_writeback_reg[79]_i_11_n_0 ;
  wire \memory_to_writeback_reg[80]_i_10_n_0 ;
  wire \memory_to_writeback_reg[80]_i_9_n_0 ;
  wire \memory_to_writeback_reg[81]_i_10_n_0 ;
  wire \memory_to_writeback_reg[81]_i_9_n_0 ;
  wire \memory_to_writeback_reg[82]_i_10_n_0 ;
  wire \memory_to_writeback_reg[82]_i_9_n_0 ;
  wire \memory_to_writeback_reg[83]_i_10_n_0 ;
  wire \memory_to_writeback_reg[83]_i_9_n_0 ;
  wire \memory_to_writeback_reg[84]_i_10_n_0 ;
  wire \memory_to_writeback_reg[84]_i_9_n_0 ;
  wire \memory_to_writeback_reg[85]_i_10_n_0 ;
  wire \memory_to_writeback_reg[85]_i_9_n_0 ;
  wire \memory_to_writeback_reg[86]_i_10_n_0 ;
  wire \memory_to_writeback_reg[86]_i_9_n_0 ;
  wire \memory_to_writeback_reg[87]_i_11_n_0 ;
  wire \memory_to_writeback_reg[87]_i_12_n_0 ;
  wire \memory_to_writeback_reg[88]_i_8_n_0 ;
  wire \memory_to_writeback_reg[88]_i_9_n_0 ;
  wire \memory_to_writeback_reg[89]_i_8_n_0 ;
  wire \memory_to_writeback_reg[89]_i_9_n_0 ;
  wire \memory_to_writeback_reg[90]_i_8_n_0 ;
  wire \memory_to_writeback_reg[90]_i_9_n_0 ;
  wire \memory_to_writeback_reg[91]_i_8_n_0 ;
  wire \memory_to_writeback_reg[91]_i_9_n_0 ;
  wire \memory_to_writeback_reg[92]_i_8_n_0 ;
  wire \memory_to_writeback_reg[92]_i_9_n_0 ;
  wire \memory_to_writeback_reg[93]_i_8_n_0 ;
  wire \memory_to_writeback_reg[93]_i_9_n_0 ;
  wire \memory_to_writeback_reg[94]_i_8_n_0 ;
  wire \memory_to_writeback_reg[94]_i_9_n_0 ;
  wire [6:0]\memory_to_writeback_reg[95]_i_12 ;
  wire \memory_to_writeback_reg[95]_i_14_n_0 ;
  wire \memory_to_writeback_reg[95]_i_15_n_0 ;
  wire [7:0]p_12_in;
  wire [7:7]p_13_in;
  wire [7:0]p_14_in;
  wire [7:0]p_15_in;
  wire pc_write_cont;
  wire \r_ram_addr_reg[0] ;
  wire \r_ram_addr_reg[0]_0 ;
  wire \r_ram_addr_reg[0]_1 ;
  wire [0:0]ram_addr;
  wire s_prog_ram_we;
  wire sclk_BUFG;
  wire \stall[1]_i_3_n_0 ;
  wire \stall[1]_i_4_n_0 ;
  wire [0:0]\stall_reg[0] ;
  wire \stall_reg[0]_0 ;
  wire \stall_reg[1] ;
  wire \stall_reg[32] ;
  wire NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_16_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_16_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_16_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_16_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_16_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_17_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_17_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_17_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_17_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_17_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_18_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_18_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_18_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_18_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_18_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_19_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_19_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_19_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_19_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_19_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_20_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_20_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_20_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_20_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_20_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_21_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_21_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_21_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_21_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_21_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_22_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_22_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_22_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_22_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_22_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_23_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_23_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_23_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_23_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_23_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \PC_COUNT[31]_i_10 
       (.I0(dependency_reason_i_6_0[0]),
        .I1(memory_reg_mux_sel_reg_7_1[11]),
        .I2(memory_reg_mux_sel_reg_7_1[13]),
        .I3(dependency_reason_i_6_0[2]),
        .I4(memory_reg_mux_sel_reg_7_1[12]),
        .I5(dependency_reason_i_6_0[1]),
        .O(\PC_COUNT[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_COUNT[31]_i_11 
       (.I0(memory_reg_mux_sel_reg_7_1[14]),
        .I1(dependency_reason_i_6_0[3]),
        .O(\PC_COUNT[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \PC_COUNT[31]_i_12 
       (.I0(\fetch_to_decode_reg[51]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[51]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[51]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [4]),
        .O(\PC_COUNT[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \PC_COUNT[31]_i_13 
       (.I0(\fetch_to_decode_reg[34] [0]),
        .I1(memory_reg_mux_sel_reg_7_1[11]),
        .I2(memory_reg_mux_sel_reg_7_1[12]),
        .I3(\fetch_to_decode_reg[34] [1]),
        .I4(memory_reg_mux_sel_reg_7_1[13]),
        .I5(\fetch_to_decode_reg[34] [2]),
        .O(\PC_COUNT[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_COUNT[31]_i_14 
       (.I0(memory_reg_mux_sel_reg_7_1[14]),
        .I1(\fetch_to_decode_reg[34] [3]),
        .O(\PC_COUNT[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \PC_COUNT[31]_i_15 
       (.I0(memory_reg_mux_sel_reg_7_1[12]),
        .I1(Q[2]),
        .I2(memory_reg_mux_sel_reg_7_1[13]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(memory_reg_mux_sel_reg_7_1[11]),
        .O(\PC_COUNT[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \PC_COUNT[31]_i_16 
       (.I0(memory_reg_mux_sel_reg_7_1[14]),
        .I1(Q[4]),
        .O(\PC_COUNT[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PC_COUNT[31]_i_2 
       (.I0(\PC_COUNT_reg[31] ),
        .I1(dependency_reason),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000F222F2F2)) 
    \PC_COUNT[31]_i_4 
       (.I0(\fetch_to_decode[38]_i_4_n_0 ),
        .I1(\fetch_to_decode[38]_i_5_n_0 ),
        .I2(\PC_COUNT[31]_i_6_n_0 ),
        .I3(\PC_COUNT[31]_i_7_n_0 ),
        .I4(\PC_COUNT[31]_i_8_n_0 ),
        .I5(\fetch_to_decode[38]_i_7_n_0 ),
        .O(dependency_reason));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \PC_COUNT[31]_i_6 
       (.I0(memory_reg_mux_sel_reg_7_1[15]),
        .I1(memory_reg_mux_sel_reg_7_1[12]),
        .I2(memory_reg_mux_sel_reg_7_1[11]),
        .I3(memory_reg_mux_sel_reg_7_1[14]),
        .I4(memory_reg_mux_sel_reg_7_1[13]),
        .O(\PC_COUNT[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \PC_COUNT[31]_i_7 
       (.I0(\PC_COUNT[31]_i_9_n_0 ),
        .I1(\PC_COUNT[31]_i_10_n_0 ),
        .I2(\PC_COUNT[31]_i_11_n_0 ),
        .I3(\PC_COUNT[31]_i_12_n_0 ),
        .I4(\PC_COUNT[31]_i_13_n_0 ),
        .I5(\PC_COUNT[31]_i_14_n_0 ),
        .O(\PC_COUNT[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE0EE0EEEEEEEE)) 
    \PC_COUNT[31]_i_8 
       (.I0(\fetch_to_decode[38]_i_20_n_0 ),
        .I1(\fetch_to_decode[38]_i_21_n_0 ),
        .I2(Q[5]),
        .I3(memory_reg_mux_sel_reg_7_1[15]),
        .I4(\PC_COUNT[31]_i_15_n_0 ),
        .I5(\PC_COUNT[31]_i_16_n_0 ),
        .O(\PC_COUNT[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \PC_COUNT[31]_i_9 
       (.I0(\fetch_to_decode_reg[51]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[51]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[51]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[4]),
        .O(\PC_COUNT[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04444444)) 
    dependency_reason_i_1
       (.I0(pc_write_cont),
        .I1(dependency_reason_reg_0),
        .I2(dependency_reason_i_3_n_0),
        .I3(\stall[1]_i_4_n_0 ),
        .I4(memory_reg_mux_sel_reg_7_0),
        .I5(dependency_reason),
        .O(dependency_reason_reg));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    dependency_reason_i_10
       (.I0(\fetch_to_decode_reg[55]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[55]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[55]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[3]),
        .O(dependency_reason_i_10_n_0));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    dependency_reason_i_11
       (.I0(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[56]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[56]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[4]),
        .O(dependency_reason_i_11_n_0));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    dependency_reason_i_12
       (.I0(\fetch_to_decode_reg[52]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[52]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[52]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[0]),
        .O(dependency_reason_i_12_n_0));
  LUT6 #(
    .INIT(64'h555555555555DDDF)) 
    dependency_reason_i_3
       (.I0(\stall[1]_i_3_n_0 ),
        .I1(\fetch_to_decode[38]_i_7_n_0 ),
        .I2(\fetch_to_decode[38]_i_6_n_0 ),
        .I3(dependency_reason_i_4_n_0),
        .I4(\stall_reg[32] ),
        .I5(IR_pre_fetch[4]),
        .O(dependency_reason_i_3_n_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    dependency_reason_i_4
       (.I0(dependency_reason_i_5_n_0),
        .I1(\fetch_to_decode[38]_i_13_n_0 ),
        .I2(\fetch_to_decode[38]_i_12_n_0 ),
        .I3(dependency_reason_i_6_n_0),
        .I4(\fetch_to_decode[38]_i_17_n_0 ),
        .I5(dependency_reason_i_7_n_0),
        .O(dependency_reason_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    dependency_reason_i_5
       (.I0(\fetch_to_decode[63]_i_4_0 [3]),
        .I1(memory_reg_mux_sel_reg_7_1[19]),
        .I2(\fetch_to_decode[38]_i_40_n_0 ),
        .I3(dependency_reason_i_8_n_0),
        .I4(\fetch_to_decode[38]_i_39_n_0 ),
        .I5(\fetch_to_decode[63]_i_9_n_0 ),
        .O(dependency_reason_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    dependency_reason_i_6
       (.I0(dependency_reason_i_9_n_0),
        .I1(memory_reg_mux_sel_reg_7_1[18]),
        .I2(dependency_reason_i_6_0[2]),
        .I3(dependency_reason_i_10_n_0),
        .I4(dependency_reason_i_11_n_0),
        .I5(dependency_reason_i_12_n_0),
        .O(dependency_reason_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFECFFFF)) 
    dependency_reason_i_7
       (.I0(IR_pre_fetch[6]),
        .I1(memory_reg_mux_sel_reg_7_1[1]),
        .I2(IR_pre_fetch[4]),
        .I3(\fetch_to_decode[38]_i_56_n_0 ),
        .I4(memory_reg_mux_sel_reg_7_1[2]),
        .I5(memory_reg_mux_sel_reg_7_1[0]),
        .O(dependency_reason_i_7_n_0));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    dependency_reason_i_8
       (.I0(\fetch_to_decode_reg[54]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[54]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[54]_i_7_n_0 ),
        .I5(\fetch_to_decode[63]_i_4_0 [2]),
        .O(dependency_reason_i_8_n_0));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    dependency_reason_i_9
       (.I0(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[53]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[53]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[1]),
        .O(dependency_reason_i_9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_to_decode[32]_i_1 
       (.I0(IR_pre_fetch[0]),
        .I1(\decode_to_execute_reg[203] ),
        .O(memory_reg_mux_sel_reg_7_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[32]_i_5 
       (.I0(memory_reg_bram_11_n_67),
        .I1(memory_reg_bram_10_n_67),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_67),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_67),
        .O(\fetch_to_decode[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[32]_i_6 
       (.I0(memory_reg_bram_15_n_67),
        .I1(memory_reg_bram_14_n_67),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_67),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_67),
        .O(\fetch_to_decode[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[32]_i_7 
       (.I0(memory_reg_bram_19_n_67),
        .I1(memory_reg_bram_18_n_67),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_67),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_67),
        .O(\fetch_to_decode[32]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[32]_i_8 
       (.I0(memory_reg_bram_23_n_67),
        .I1(memory_reg_bram_22_n_67),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_67),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_67),
        .O(\fetch_to_decode[32]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_to_decode[33]_i_1 
       (.I0(IR_pre_fetch[1]),
        .I1(\decode_to_execute_reg[203] ),
        .O(memory_reg_mux_sel_reg_7_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[33]_i_5 
       (.I0(memory_reg_bram_11_n_66),
        .I1(memory_reg_bram_10_n_66),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_66),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_66),
        .O(\fetch_to_decode[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[33]_i_6 
       (.I0(memory_reg_bram_15_n_66),
        .I1(memory_reg_bram_14_n_66),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_66),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_66),
        .O(\fetch_to_decode[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[33]_i_7 
       (.I0(memory_reg_bram_19_n_66),
        .I1(memory_reg_bram_18_n_66),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_66),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_66),
        .O(\fetch_to_decode[33]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[33]_i_8 
       (.I0(memory_reg_bram_23_n_66),
        .I1(memory_reg_bram_22_n_66),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_66),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_66),
        .O(\fetch_to_decode[33]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[34]_i_4 
       (.I0(memory_reg_bram_11_n_65),
        .I1(memory_reg_bram_10_n_65),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_65),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_65),
        .O(\fetch_to_decode[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[34]_i_5 
       (.I0(memory_reg_bram_15_n_65),
        .I1(memory_reg_bram_14_n_65),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_65),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_65),
        .O(\fetch_to_decode[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[34]_i_6 
       (.I0(memory_reg_bram_19_n_65),
        .I1(memory_reg_bram_18_n_65),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_65),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_65),
        .O(\fetch_to_decode[34]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[34]_i_7 
       (.I0(memory_reg_bram_23_n_65),
        .I1(memory_reg_bram_22_n_65),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_65),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_65),
        .O(\fetch_to_decode[34]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[35]_i_4 
       (.I0(memory_reg_bram_11_n_64),
        .I1(memory_reg_bram_10_n_64),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_64),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_64),
        .O(\fetch_to_decode[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[35]_i_5 
       (.I0(memory_reg_bram_15_n_64),
        .I1(memory_reg_bram_14_n_64),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_64),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_64),
        .O(\fetch_to_decode[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[35]_i_6 
       (.I0(memory_reg_bram_19_n_64),
        .I1(memory_reg_bram_18_n_64),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_64),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_64),
        .O(\fetch_to_decode[35]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[35]_i_7 
       (.I0(memory_reg_bram_23_n_64),
        .I1(memory_reg_bram_22_n_64),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_64),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_64),
        .O(\fetch_to_decode[35]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEEFE)) 
    \fetch_to_decode[36]_i_1 
       (.I0(IR_pre_fetch[4]),
        .I1(\stall_reg[32] ),
        .I2(\fetch_to_decode[38]_i_4_n_0 ),
        .I3(\fetch_to_decode[38]_i_5_n_0 ),
        .I4(\fetch_to_decode[38]_i_6_n_0 ),
        .I5(\fetch_to_decode[38]_i_7_n_0 ),
        .O(memory_reg_mux_sel_reg_7_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[36]_i_5 
       (.I0(memory_reg_bram_11_n_63),
        .I1(memory_reg_bram_10_n_63),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_63),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_63),
        .O(\fetch_to_decode[36]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[36]_i_6 
       (.I0(memory_reg_bram_15_n_63),
        .I1(memory_reg_bram_14_n_63),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_63),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_63),
        .O(\fetch_to_decode[36]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[36]_i_7 
       (.I0(memory_reg_bram_19_n_63),
        .I1(memory_reg_bram_18_n_63),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_63),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_63),
        .O(\fetch_to_decode[36]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[36]_i_8 
       (.I0(memory_reg_bram_23_n_63),
        .I1(memory_reg_bram_22_n_63),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_63),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_63),
        .O(\fetch_to_decode[36]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[37]_i_4 
       (.I0(memory_reg_bram_11_n_62),
        .I1(memory_reg_bram_10_n_62),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_62),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_62),
        .O(\fetch_to_decode[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[37]_i_5 
       (.I0(memory_reg_bram_15_n_62),
        .I1(memory_reg_bram_14_n_62),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_62),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_62),
        .O(\fetch_to_decode[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[37]_i_6 
       (.I0(memory_reg_bram_19_n_62),
        .I1(memory_reg_bram_18_n_62),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_62),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_62),
        .O(\fetch_to_decode[37]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[37]_i_7 
       (.I0(memory_reg_bram_23_n_62),
        .I1(memory_reg_bram_22_n_62),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_62),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_62),
        .O(\fetch_to_decode[37]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200002202)) 
    \fetch_to_decode[38]_i_1 
       (.I0(IR_pre_fetch[6]),
        .I1(\stall_reg[32] ),
        .I2(\fetch_to_decode[38]_i_4_n_0 ),
        .I3(\fetch_to_decode[38]_i_5_n_0 ),
        .I4(\fetch_to_decode[38]_i_6_n_0 ),
        .I5(\fetch_to_decode[38]_i_7_n_0 ),
        .O(memory_reg_mux_sel_reg_7_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \fetch_to_decode[38]_i_10 
       (.I0(dependency_reason_i_6_0[2]),
        .I1(memory_reg_mux_sel_reg_7_1[18]),
        .I2(dependency_reason_i_6_0[1]),
        .I3(memory_reg_mux_sel_reg_7_1[17]),
        .O(\fetch_to_decode[38]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fetch_to_decode[38]_i_11 
       (.I0(dependency_reason_i_6_0[0]),
        .I1(memory_reg_mux_sel_reg_7_1[16]),
        .I2(memory_reg_mux_sel_reg_7_1[20]),
        .I3(dependency_reason_i_6_0[4]),
        .I4(memory_reg_mux_sel_reg_7_1[19]),
        .I5(dependency_reason_i_6_0[3]),
        .O(\fetch_to_decode[38]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \fetch_to_decode[38]_i_12 
       (.I0(\fetch_to_decode[38]_i_33_n_0 ),
        .I1(\fetch_to_decode_reg[34] [0]),
        .I2(memory_reg_mux_sel_reg_7_1[16]),
        .I3(\fetch_to_decode[38]_i_34_n_0 ),
        .I4(\fetch_to_decode[38]_i_35_n_0 ),
        .I5(\fetch_to_decode[63]_i_7_n_0 ),
        .O(\fetch_to_decode[38]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \fetch_to_decode[38]_i_13 
       (.I0(Q[4]),
        .I1(memory_reg_mux_sel_reg_7_1[19]),
        .I2(\fetch_to_decode[38]_i_36_n_0 ),
        .I3(\fetch_to_decode[38]_i_37_n_0 ),
        .I4(\fetch_to_decode[38]_i_38_n_0 ),
        .I5(\fetch_to_decode[63]_i_11_n_0 ),
        .O(\fetch_to_decode[38]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fetch_to_decode[38]_i_14 
       (.I0(memory_reg_mux_sel_reg_7_1[19]),
        .I1(\fetch_to_decode[63]_i_4_0 [3]),
        .O(\fetch_to_decode[38]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6FFFFF6)) 
    \fetch_to_decode[38]_i_15 
       (.I0(\fetch_to_decode[63]_i_4_0 [4]),
        .I1(memory_reg_mux_sel_reg_7_1[20]),
        .I2(\fetch_to_decode[38]_i_39_n_0 ),
        .I3(\fetch_to_decode[63]_i_4_0 [2]),
        .I4(memory_reg_mux_sel_reg_7_1[18]),
        .I5(\fetch_to_decode[38]_i_40_n_0 ),
        .O(\fetch_to_decode[38]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \fetch_to_decode[38]_i_16 
       (.I0(IR_pre_fetch[0]),
        .I1(IR_pre_fetch[1]),
        .I2(memory_reg_mux_sel_reg_7_1[2]),
        .O(\fetch_to_decode[38]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \fetch_to_decode[38]_i_17 
       (.I0(memory_reg_mux_sel_reg_7_1[19]),
        .I1(memory_reg_mux_sel_reg_7_1[16]),
        .I2(memory_reg_mux_sel_reg_7_1[17]),
        .I3(memory_reg_mux_sel_reg_7_1[18]),
        .I4(memory_reg_mux_sel_reg_7_1[20]),
        .O(\fetch_to_decode[38]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \fetch_to_decode[38]_i_18 
       (.I0(dependency_reason_i_6_0[3]),
        .I1(memory_reg_mux_sel_reg_7_1[14]),
        .I2(\fetch_to_decode[38]_i_41_n_0 ),
        .I3(\fetch_to_decode[38]_i_42_n_0 ),
        .I4(\fetch_to_decode[38]_i_43_n_0 ),
        .I5(\PC_COUNT[31]_i_9_n_0 ),
        .O(\fetch_to_decode[38]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \fetch_to_decode[38]_i_19 
       (.I0(\fetch_to_decode_reg[34] [3]),
        .I1(memory_reg_mux_sel_reg_7_1[14]),
        .I2(\fetch_to_decode[38]_i_44_n_0 ),
        .I3(\fetch_to_decode[38]_i_45_n_0 ),
        .I4(\fetch_to_decode[38]_i_46_n_0 ),
        .I5(\PC_COUNT[31]_i_12_n_0 ),
        .O(\fetch_to_decode[38]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fetch_to_decode[38]_i_20 
       (.I0(\fetch_to_decode[63]_i_4_0 [0]),
        .I1(memory_reg_mux_sel_reg_7_1[11]),
        .I2(memory_reg_mux_sel_reg_7_1[14]),
        .I3(\fetch_to_decode[63]_i_4_0 [3]),
        .I4(memory_reg_mux_sel_reg_7_1[15]),
        .I5(\fetch_to_decode[63]_i_4_0 [4]),
        .O(\fetch_to_decode[38]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fetch_to_decode[38]_i_21 
       (.I0(\fetch_to_decode[63]_i_4_0 [2]),
        .I1(memory_reg_mux_sel_reg_7_1[13]),
        .I2(\fetch_to_decode[63]_i_4_0 [1]),
        .I3(memory_reg_mux_sel_reg_7_1[12]),
        .O(\fetch_to_decode[38]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \fetch_to_decode[38]_i_22 
       (.I0(Q[4]),
        .I1(memory_reg_mux_sel_reg_7_1[14]),
        .I2(\fetch_to_decode[38]_i_47_n_0 ),
        .I3(\fetch_to_decode[38]_i_48_n_0 ),
        .I4(\fetch_to_decode[38]_i_49_n_0 ),
        .I5(\fetch_to_decode[38]_i_50_n_0 ),
        .O(\fetch_to_decode[38]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000028000000200)) 
    \fetch_to_decode[38]_i_28 
       (.I0(memory_reg_mux_sel_reg_7_1[0]),
        .I1(IR_pre_fetch[6]),
        .I2(memory_reg_mux_sel_reg_7_1[1]),
        .I3(IR_pre_fetch[4]),
        .I4(\fetch_to_decode[38]_i_56_n_0 ),
        .I5(memory_reg_mux_sel_reg_7_1[2]),
        .O(\fetch_to_decode[38]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[38]_i_29 
       (.I0(memory_reg_bram_11_n_61),
        .I1(memory_reg_bram_10_n_61),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_61),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_61),
        .O(\fetch_to_decode[38]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[38]_i_30 
       (.I0(memory_reg_bram_15_n_61),
        .I1(memory_reg_bram_14_n_61),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_61),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_61),
        .O(\fetch_to_decode[38]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[38]_i_31 
       (.I0(memory_reg_bram_19_n_61),
        .I1(memory_reg_bram_18_n_61),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_61),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_61),
        .O(\fetch_to_decode[38]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[38]_i_32 
       (.I0(memory_reg_bram_23_n_61),
        .I1(memory_reg_bram_22_n_61),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_61),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_61),
        .O(\fetch_to_decode[38]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_33 
       (.I0(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[56]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[56]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [4]),
        .O(\fetch_to_decode[38]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_34 
       (.I0(\fetch_to_decode_reg[54]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[54]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[54]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [2]),
        .O(\fetch_to_decode[38]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_35 
       (.I0(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[53]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[53]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [1]),
        .O(\fetch_to_decode[38]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_36 
       (.I0(\fetch_to_decode_reg[52]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[52]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[52]_i_7_n_0 ),
        .I5(Q[1]),
        .O(\fetch_to_decode[38]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_37 
       (.I0(\fetch_to_decode_reg[54]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[54]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[54]_i_7_n_0 ),
        .I5(Q[3]),
        .O(\fetch_to_decode[38]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_38 
       (.I0(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[53]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[53]_i_7_n_0 ),
        .I5(Q[2]),
        .O(\fetch_to_decode[38]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_39 
       (.I0(\fetch_to_decode_reg[52]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[52]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[52]_i_7_n_0 ),
        .I5(\fetch_to_decode[63]_i_4_0 [0]),
        .O(\fetch_to_decode[38]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \fetch_to_decode[38]_i_4 
       (.I0(\fetch_to_decode[38]_i_10_n_0 ),
        .I1(\fetch_to_decode[38]_i_11_n_0 ),
        .I2(\fetch_to_decode[38]_i_12_n_0 ),
        .I3(\fetch_to_decode[38]_i_13_n_0 ),
        .I4(\fetch_to_decode[38]_i_14_n_0 ),
        .I5(\fetch_to_decode[38]_i_15_n_0 ),
        .O(\fetch_to_decode[38]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_40 
       (.I0(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[53]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[53]_i_7_n_0 ),
        .I5(\fetch_to_decode[63]_i_4_0 [1]),
        .O(\fetch_to_decode[38]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_41 
       (.I0(\fetch_to_decode_reg[47]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[47]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[47]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[0]),
        .O(\fetch_to_decode[38]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_42 
       (.I0(\fetch_to_decode_reg[49]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[49]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[49]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[2]),
        .O(\fetch_to_decode[38]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_43 
       (.I0(\fetch_to_decode_reg[48]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[48]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[48]_i_7_n_0 ),
        .I5(dependency_reason_i_6_0[1]),
        .O(\fetch_to_decode[38]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_44 
       (.I0(\fetch_to_decode_reg[47]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[47]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[47]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [0]),
        .O(\fetch_to_decode[38]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_45 
       (.I0(\fetch_to_decode_reg[48]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[48]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[48]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [1]),
        .O(\fetch_to_decode[38]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_46 
       (.I0(\fetch_to_decode_reg[49]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[49]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[49]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [2]),
        .O(\fetch_to_decode[38]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_47 
       (.I0(\fetch_to_decode_reg[48]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[48]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[48]_i_7_n_0 ),
        .I5(Q[2]),
        .O(\fetch_to_decode[38]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_48 
       (.I0(\fetch_to_decode_reg[49]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[49]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[49]_i_7_n_0 ),
        .I5(Q[3]),
        .O(\fetch_to_decode[38]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_49 
       (.I0(\fetch_to_decode_reg[47]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[47]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[47]_i_7_n_0 ),
        .I5(Q[1]),
        .O(\fetch_to_decode[38]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFF0)) 
    \fetch_to_decode[38]_i_5 
       (.I0(IR_pre_fetch[6]),
        .I1(memory_reg_mux_sel_reg_7_1[1]),
        .I2(memory_reg_mux_sel_reg_7_1[0]),
        .I3(\fetch_to_decode[38]_i_16_n_0 ),
        .I4(\stall[1]_i_3_n_0 ),
        .I5(\fetch_to_decode[38]_i_17_n_0 ),
        .O(\fetch_to_decode[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[38]_i_50 
       (.I0(\fetch_to_decode_reg[51]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[51]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[51]_i_7_n_0 ),
        .I5(Q[5]),
        .O(\fetch_to_decode[38]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \fetch_to_decode[38]_i_56 
       (.I0(\fetch_to_decode_reg[33]_i_3_n_0 ),
        .I1(\fetch_to_decode_reg[33]_i_4_n_0 ),
        .I2(\fetch_to_decode_reg[32]_i_3_n_0 ),
        .I3(memory_reg_mux_sel_reg_7_n_0),
        .I4(\fetch_to_decode_reg[32]_i_4_n_0 ),
        .O(\fetch_to_decode[38]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8A8AA)) 
    \fetch_to_decode[38]_i_6 
       (.I0(\PC_COUNT[31]_i_6_n_0 ),
        .I1(\fetch_to_decode[38]_i_18_n_0 ),
        .I2(\fetch_to_decode[38]_i_19_n_0 ),
        .I3(\fetch_to_decode[38]_i_20_n_0 ),
        .I4(\fetch_to_decode[38]_i_21_n_0 ),
        .I5(\fetch_to_decode[38]_i_22_n_0 ),
        .O(\fetch_to_decode[38]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \fetch_to_decode[38]_i_7 
       (.I0(\fetch_to_decode_reg[34]_0 ),
        .I1(\fetch_to_decode_reg[34]_1 ),
        .I2(\fetch_to_decode_reg[34]_2 ),
        .I3(\fetch_to_decode_reg[34]_3 ),
        .I4(\fetch_to_decode_reg[34]_4 ),
        .I5(\fetch_to_decode[38]_i_28_n_0 ),
        .O(\fetch_to_decode[38]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[39]_i_4 
       (.I0(memory_reg_bram_11_n_60),
        .I1(memory_reg_bram_10_n_60),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_60),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_60),
        .O(\fetch_to_decode[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[39]_i_5 
       (.I0(memory_reg_bram_15_n_60),
        .I1(memory_reg_bram_14_n_60),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_60),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_60),
        .O(\fetch_to_decode[39]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[39]_i_6 
       (.I0(memory_reg_bram_19_n_60),
        .I1(memory_reg_bram_18_n_60),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_60),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_60),
        .O(\fetch_to_decode[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[39]_i_7 
       (.I0(memory_reg_bram_23_n_60),
        .I1(memory_reg_bram_22_n_60),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_60),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_60),
        .O(\fetch_to_decode[39]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[40]_i_4 
       (.I0(memory_reg_bram_11_n_59),
        .I1(memory_reg_bram_10_n_59),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_59),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_59),
        .O(\fetch_to_decode[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[40]_i_5 
       (.I0(memory_reg_bram_15_n_59),
        .I1(memory_reg_bram_14_n_59),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_59),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_59),
        .O(\fetch_to_decode[40]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[40]_i_6 
       (.I0(memory_reg_bram_19_n_59),
        .I1(memory_reg_bram_18_n_59),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_59),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_59),
        .O(\fetch_to_decode[40]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[40]_i_7 
       (.I0(memory_reg_bram_23_n_59),
        .I1(memory_reg_bram_22_n_59),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_59),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_59),
        .O(\fetch_to_decode[40]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[41]_i_4 
       (.I0(memory_reg_bram_11_n_58),
        .I1(memory_reg_bram_10_n_58),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_58),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_58),
        .O(\fetch_to_decode[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[41]_i_5 
       (.I0(memory_reg_bram_15_n_58),
        .I1(memory_reg_bram_14_n_58),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_58),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_58),
        .O(\fetch_to_decode[41]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[41]_i_6 
       (.I0(memory_reg_bram_19_n_58),
        .I1(memory_reg_bram_18_n_58),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_58),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_58),
        .O(\fetch_to_decode[41]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[41]_i_7 
       (.I0(memory_reg_bram_23_n_58),
        .I1(memory_reg_bram_22_n_58),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_58),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_58),
        .O(\fetch_to_decode[41]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[42]_i_4 
       (.I0(memory_reg_bram_11_n_57),
        .I1(memory_reg_bram_10_n_57),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_57),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_57),
        .O(\fetch_to_decode[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[42]_i_5 
       (.I0(memory_reg_bram_15_n_57),
        .I1(memory_reg_bram_14_n_57),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_57),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_57),
        .O(\fetch_to_decode[42]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[42]_i_6 
       (.I0(memory_reg_bram_19_n_57),
        .I1(memory_reg_bram_18_n_57),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_57),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_57),
        .O(\fetch_to_decode[42]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[42]_i_7 
       (.I0(memory_reg_bram_23_n_57),
        .I1(memory_reg_bram_22_n_57),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_57),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_57),
        .O(\fetch_to_decode[42]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[43]_i_4 
       (.I0(memory_reg_bram_11_n_56),
        .I1(memory_reg_bram_10_n_56),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_56),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_56),
        .O(\fetch_to_decode[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[43]_i_5 
       (.I0(memory_reg_bram_15_n_56),
        .I1(memory_reg_bram_14_n_56),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_56),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_56),
        .O(\fetch_to_decode[43]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[43]_i_6 
       (.I0(memory_reg_bram_19_n_56),
        .I1(memory_reg_bram_18_n_56),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_56),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_56),
        .O(\fetch_to_decode[43]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[43]_i_7 
       (.I0(memory_reg_bram_23_n_56),
        .I1(memory_reg_bram_22_n_56),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_56),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_56),
        .O(\fetch_to_decode[43]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[44]_i_4 
       (.I0(memory_reg_bram_11_n_55),
        .I1(memory_reg_bram_10_n_55),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_55),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_55),
        .O(\fetch_to_decode[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[44]_i_5 
       (.I0(memory_reg_bram_15_n_55),
        .I1(memory_reg_bram_14_n_55),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_55),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_55),
        .O(\fetch_to_decode[44]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[44]_i_6 
       (.I0(memory_reg_bram_19_n_55),
        .I1(memory_reg_bram_18_n_55),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_55),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_55),
        .O(\fetch_to_decode[44]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[44]_i_7 
       (.I0(memory_reg_bram_23_n_55),
        .I1(memory_reg_bram_22_n_55),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_55),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_55),
        .O(\fetch_to_decode[44]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[45]_i_4 
       (.I0(memory_reg_bram_11_n_54),
        .I1(memory_reg_bram_10_n_54),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_54),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_54),
        .O(\fetch_to_decode[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[45]_i_5 
       (.I0(memory_reg_bram_15_n_54),
        .I1(memory_reg_bram_14_n_54),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_54),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_54),
        .O(\fetch_to_decode[45]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[45]_i_6 
       (.I0(memory_reg_bram_19_n_54),
        .I1(memory_reg_bram_18_n_54),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_54),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_54),
        .O(\fetch_to_decode[45]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[45]_i_7 
       (.I0(memory_reg_bram_23_n_54),
        .I1(memory_reg_bram_22_n_54),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_54),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_54),
        .O(\fetch_to_decode[45]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[46]_i_4 
       (.I0(memory_reg_bram_11_n_53),
        .I1(memory_reg_bram_10_n_53),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_53),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_53),
        .O(\fetch_to_decode[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[46]_i_5 
       (.I0(memory_reg_bram_15_n_53),
        .I1(memory_reg_bram_14_n_53),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_53),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_53),
        .O(\fetch_to_decode[46]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[46]_i_6 
       (.I0(memory_reg_bram_19_n_53),
        .I1(memory_reg_bram_18_n_53),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_53),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_53),
        .O(\fetch_to_decode[46]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[46]_i_7 
       (.I0(memory_reg_bram_23_n_53),
        .I1(memory_reg_bram_22_n_53),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_53),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_53),
        .O(\fetch_to_decode[46]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[47]_i_4 
       (.I0(memory_reg_bram_11_n_52),
        .I1(memory_reg_bram_10_n_52),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_52),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_52),
        .O(\fetch_to_decode[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[47]_i_5 
       (.I0(memory_reg_bram_15_n_52),
        .I1(memory_reg_bram_14_n_52),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_52),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_52),
        .O(\fetch_to_decode[47]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[47]_i_6 
       (.I0(memory_reg_bram_19_n_52),
        .I1(memory_reg_bram_18_n_52),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_52),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_52),
        .O(\fetch_to_decode[47]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[47]_i_7 
       (.I0(memory_reg_bram_23_n_52),
        .I1(memory_reg_bram_22_n_52),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_52),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_52),
        .O(\fetch_to_decode[47]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[48]_i_4 
       (.I0(memory_reg_bram_11_n_51),
        .I1(memory_reg_bram_10_n_51),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_51),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_51),
        .O(\fetch_to_decode[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[48]_i_5 
       (.I0(memory_reg_bram_15_n_51),
        .I1(memory_reg_bram_14_n_51),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_51),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_51),
        .O(\fetch_to_decode[48]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[48]_i_6 
       (.I0(memory_reg_bram_19_n_51),
        .I1(memory_reg_bram_18_n_51),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_51),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_51),
        .O(\fetch_to_decode[48]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[48]_i_7 
       (.I0(memory_reg_bram_23_n_51),
        .I1(memory_reg_bram_22_n_51),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_51),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_51),
        .O(\fetch_to_decode[48]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[49]_i_4 
       (.I0(memory_reg_bram_11_n_50),
        .I1(memory_reg_bram_10_n_50),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_50),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_50),
        .O(\fetch_to_decode[49]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[49]_i_5 
       (.I0(memory_reg_bram_15_n_50),
        .I1(memory_reg_bram_14_n_50),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_50),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_50),
        .O(\fetch_to_decode[49]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[49]_i_6 
       (.I0(memory_reg_bram_19_n_50),
        .I1(memory_reg_bram_18_n_50),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_50),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_50),
        .O(\fetch_to_decode[49]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[49]_i_7 
       (.I0(memory_reg_bram_23_n_50),
        .I1(memory_reg_bram_22_n_50),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_50),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_50),
        .O(\fetch_to_decode[49]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[50]_i_4 
       (.I0(memory_reg_bram_11_n_49),
        .I1(memory_reg_bram_10_n_49),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_49),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_49),
        .O(\fetch_to_decode[50]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[50]_i_5 
       (.I0(memory_reg_bram_15_n_49),
        .I1(memory_reg_bram_14_n_49),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_49),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_49),
        .O(\fetch_to_decode[50]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[50]_i_6 
       (.I0(memory_reg_bram_19_n_49),
        .I1(memory_reg_bram_18_n_49),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_49),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_49),
        .O(\fetch_to_decode[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[50]_i_7 
       (.I0(memory_reg_bram_23_n_49),
        .I1(memory_reg_bram_22_n_49),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_49),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_49),
        .O(\fetch_to_decode[50]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[51]_i_4 
       (.I0(memory_reg_bram_11_n_48),
        .I1(memory_reg_bram_10_n_48),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_48),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_48),
        .O(\fetch_to_decode[51]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[51]_i_5 
       (.I0(memory_reg_bram_15_n_48),
        .I1(memory_reg_bram_14_n_48),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_48),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_48),
        .O(\fetch_to_decode[51]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[51]_i_6 
       (.I0(memory_reg_bram_19_n_48),
        .I1(memory_reg_bram_18_n_48),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_48),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_48),
        .O(\fetch_to_decode[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[51]_i_7 
       (.I0(memory_reg_bram_23_n_48),
        .I1(memory_reg_bram_22_n_48),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_48),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_48),
        .O(\fetch_to_decode[51]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[52]_i_4 
       (.I0(memory_reg_bram_11_n_47),
        .I1(memory_reg_bram_10_n_47),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_47),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_47),
        .O(\fetch_to_decode[52]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[52]_i_5 
       (.I0(memory_reg_bram_15_n_47),
        .I1(memory_reg_bram_14_n_47),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_47),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_47),
        .O(\fetch_to_decode[52]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[52]_i_6 
       (.I0(memory_reg_bram_19_n_47),
        .I1(memory_reg_bram_18_n_47),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_47),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_47),
        .O(\fetch_to_decode[52]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[52]_i_7 
       (.I0(memory_reg_bram_23_n_47),
        .I1(memory_reg_bram_22_n_47),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_47),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_47),
        .O(\fetch_to_decode[52]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[53]_i_4 
       (.I0(memory_reg_bram_11_n_46),
        .I1(memory_reg_bram_10_n_46),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_46),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_46),
        .O(\fetch_to_decode[53]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[53]_i_5 
       (.I0(memory_reg_bram_15_n_46),
        .I1(memory_reg_bram_14_n_46),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_46),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_46),
        .O(\fetch_to_decode[53]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[53]_i_6 
       (.I0(memory_reg_bram_19_n_46),
        .I1(memory_reg_bram_18_n_46),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_46),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_46),
        .O(\fetch_to_decode[53]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[53]_i_7 
       (.I0(memory_reg_bram_23_n_46),
        .I1(memory_reg_bram_22_n_46),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_46),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_46),
        .O(\fetch_to_decode[53]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[54]_i_4 
       (.I0(memory_reg_bram_11_n_45),
        .I1(memory_reg_bram_10_n_45),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_45),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_45),
        .O(\fetch_to_decode[54]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[54]_i_5 
       (.I0(memory_reg_bram_15_n_45),
        .I1(memory_reg_bram_14_n_45),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_45),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_45),
        .O(\fetch_to_decode[54]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[54]_i_6 
       (.I0(memory_reg_bram_19_n_45),
        .I1(memory_reg_bram_18_n_45),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_45),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_45),
        .O(\fetch_to_decode[54]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[54]_i_7 
       (.I0(memory_reg_bram_23_n_45),
        .I1(memory_reg_bram_22_n_45),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_45),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_45),
        .O(\fetch_to_decode[54]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[55]_i_4 
       (.I0(memory_reg_bram_11_n_44),
        .I1(memory_reg_bram_10_n_44),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_44),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_44),
        .O(\fetch_to_decode[55]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[55]_i_5 
       (.I0(memory_reg_bram_15_n_44),
        .I1(memory_reg_bram_14_n_44),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_44),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_44),
        .O(\fetch_to_decode[55]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[55]_i_6 
       (.I0(memory_reg_bram_19_n_44),
        .I1(memory_reg_bram_18_n_44),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_44),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_44),
        .O(\fetch_to_decode[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[55]_i_7 
       (.I0(memory_reg_bram_23_n_44),
        .I1(memory_reg_bram_22_n_44),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_44),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_44),
        .O(\fetch_to_decode[55]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[56]_i_4 
       (.I0(memory_reg_bram_11_n_43),
        .I1(memory_reg_bram_10_n_43),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_43),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_43),
        .O(\fetch_to_decode[56]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[56]_i_5 
       (.I0(memory_reg_bram_15_n_43),
        .I1(memory_reg_bram_14_n_43),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_43),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_43),
        .O(\fetch_to_decode[56]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[56]_i_6 
       (.I0(memory_reg_bram_19_n_43),
        .I1(memory_reg_bram_18_n_43),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_43),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_43),
        .O(\fetch_to_decode[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[56]_i_7 
       (.I0(memory_reg_bram_23_n_43),
        .I1(memory_reg_bram_22_n_43),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_43),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_43),
        .O(\fetch_to_decode[56]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[57]_i_4 
       (.I0(memory_reg_bram_11_n_42),
        .I1(memory_reg_bram_10_n_42),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_42),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_42),
        .O(\fetch_to_decode[57]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[57]_i_5 
       (.I0(memory_reg_bram_15_n_42),
        .I1(memory_reg_bram_14_n_42),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_42),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_42),
        .O(\fetch_to_decode[57]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[57]_i_6 
       (.I0(memory_reg_bram_19_n_42),
        .I1(memory_reg_bram_18_n_42),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_42),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_42),
        .O(\fetch_to_decode[57]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[57]_i_7 
       (.I0(memory_reg_bram_23_n_42),
        .I1(memory_reg_bram_22_n_42),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_42),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_42),
        .O(\fetch_to_decode[57]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[58]_i_4 
       (.I0(memory_reg_bram_11_n_41),
        .I1(memory_reg_bram_10_n_41),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_41),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_41),
        .O(\fetch_to_decode[58]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[58]_i_5 
       (.I0(memory_reg_bram_15_n_41),
        .I1(memory_reg_bram_14_n_41),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_41),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_41),
        .O(\fetch_to_decode[58]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[58]_i_6 
       (.I0(memory_reg_bram_19_n_41),
        .I1(memory_reg_bram_18_n_41),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_41),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_41),
        .O(\fetch_to_decode[58]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[58]_i_7 
       (.I0(memory_reg_bram_23_n_41),
        .I1(memory_reg_bram_22_n_41),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_41),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_41),
        .O(\fetch_to_decode[58]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[59]_i_4 
       (.I0(memory_reg_bram_11_n_40),
        .I1(memory_reg_bram_10_n_40),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_40),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_40),
        .O(\fetch_to_decode[59]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[59]_i_5 
       (.I0(memory_reg_bram_15_n_40),
        .I1(memory_reg_bram_14_n_40),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_40),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_40),
        .O(\fetch_to_decode[59]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[59]_i_6 
       (.I0(memory_reg_bram_19_n_40),
        .I1(memory_reg_bram_18_n_40),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_40),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_40),
        .O(\fetch_to_decode[59]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[59]_i_7 
       (.I0(memory_reg_bram_23_n_40),
        .I1(memory_reg_bram_22_n_40),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_40),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_40),
        .O(\fetch_to_decode[59]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[60]_i_4 
       (.I0(memory_reg_bram_11_n_39),
        .I1(memory_reg_bram_10_n_39),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_39),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_39),
        .O(\fetch_to_decode[60]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[60]_i_5 
       (.I0(memory_reg_bram_15_n_39),
        .I1(memory_reg_bram_14_n_39),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_39),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_39),
        .O(\fetch_to_decode[60]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[60]_i_6 
       (.I0(memory_reg_bram_19_n_39),
        .I1(memory_reg_bram_18_n_39),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_39),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_39),
        .O(\fetch_to_decode[60]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[60]_i_7 
       (.I0(memory_reg_bram_23_n_39),
        .I1(memory_reg_bram_22_n_39),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_39),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_39),
        .O(\fetch_to_decode[60]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[61]_i_4 
       (.I0(memory_reg_bram_11_n_38),
        .I1(memory_reg_bram_10_n_38),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_38),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_38),
        .O(\fetch_to_decode[61]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[61]_i_5 
       (.I0(memory_reg_bram_15_n_38),
        .I1(memory_reg_bram_14_n_38),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_38),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_38),
        .O(\fetch_to_decode[61]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[61]_i_6 
       (.I0(memory_reg_bram_19_n_38),
        .I1(memory_reg_bram_18_n_38),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_38),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_38),
        .O(\fetch_to_decode[61]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[61]_i_7 
       (.I0(memory_reg_bram_23_n_38),
        .I1(memory_reg_bram_22_n_38),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_38),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_38),
        .O(\fetch_to_decode[61]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[62]_i_4 
       (.I0(memory_reg_bram_11_n_37),
        .I1(memory_reg_bram_10_n_37),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_37),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_37),
        .O(\fetch_to_decode[62]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[62]_i_5 
       (.I0(memory_reg_bram_15_n_37),
        .I1(memory_reg_bram_14_n_37),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_37),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_37),
        .O(\fetch_to_decode[62]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[62]_i_6 
       (.I0(memory_reg_bram_19_n_37),
        .I1(memory_reg_bram_18_n_37),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_37),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_37),
        .O(\fetch_to_decode[62]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[62]_i_7 
       (.I0(memory_reg_bram_23_n_37),
        .I1(memory_reg_bram_22_n_37),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_37),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_37),
        .O(\fetch_to_decode[62]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454544)) 
    \fetch_to_decode[63]_i_1 
       (.I0(\fetch_to_decode[38]_i_7_n_0 ),
        .I1(\fetch_to_decode[38]_i_6_n_0 ),
        .I2(\fetch_to_decode[38]_i_5_n_0 ),
        .I3(\fetch_to_decode[63]_i_3_n_0 ),
        .I4(\fetch_to_decode[63]_i_4_n_0 ),
        .I5(\stall_reg[32] ),
        .O(\decode_to_execute_reg[203] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fetch_to_decode[63]_i_10 
       (.I0(memory_reg_mux_sel_reg_7_1[17]),
        .I1(\fetch_to_decode[63]_i_4_0 [1]),
        .I2(memory_reg_mux_sel_reg_7_1[18]),
        .I3(\fetch_to_decode[63]_i_4_0 [2]),
        .I4(\fetch_to_decode[63]_i_4_0 [0]),
        .I5(memory_reg_mux_sel_reg_7_1[16]),
        .O(\fetch_to_decode[63]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[63]_i_11 
       (.I0(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[56]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[56]_i_7_n_0 ),
        .I5(Q[5]),
        .O(\fetch_to_decode[63]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \fetch_to_decode[63]_i_12 
       (.I0(Q[1]),
        .I1(memory_reg_mux_sel_reg_7_1[16]),
        .I2(memory_reg_mux_sel_reg_7_1[18]),
        .I3(Q[3]),
        .I4(memory_reg_mux_sel_reg_7_1[17]),
        .I5(Q[2]),
        .O(\fetch_to_decode[63]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fetch_to_decode[63]_i_13 
       (.I0(memory_reg_mux_sel_reg_7_1[19]),
        .I1(Q[4]),
        .O(\fetch_to_decode[63]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[63]_i_14 
       (.I0(memory_reg_bram_11_n_36),
        .I1(memory_reg_bram_10_n_36),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_9_n_36),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_8_n_36),
        .O(\fetch_to_decode[63]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[63]_i_15 
       (.I0(memory_reg_bram_15_n_36),
        .I1(memory_reg_bram_14_n_36),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_13_n_36),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_12_n_36),
        .O(\fetch_to_decode[63]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[63]_i_16 
       (.I0(memory_reg_bram_19_n_36),
        .I1(memory_reg_bram_18_n_36),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_17_n_36),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_16_n_36),
        .O(\fetch_to_decode[63]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fetch_to_decode[63]_i_17 
       (.I0(memory_reg_bram_23_n_36),
        .I1(memory_reg_bram_22_n_36),
        .I2(memory_reg_mux_sel_reg_5_n_0),
        .I3(memory_reg_bram_21_n_36),
        .I4(memory_reg_mux_sel_reg_4_n_0),
        .I5(memory_reg_bram_20_n_36),
        .O(\fetch_to_decode[63]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4004FFFF40044004)) 
    \fetch_to_decode[63]_i_3 
       (.I0(\fetch_to_decode[63]_i_7_n_0 ),
        .I1(\fetch_to_decode[63]_i_8_n_0 ),
        .I2(\fetch_to_decode_reg[34] [4]),
        .I3(memory_reg_mux_sel_reg_7_1[20]),
        .I4(\fetch_to_decode[38]_i_11_n_0 ),
        .I5(\fetch_to_decode[38]_i_10_n_0 ),
        .O(\fetch_to_decode[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \fetch_to_decode[63]_i_4 
       (.I0(\fetch_to_decode[63]_i_9_n_0 ),
        .I1(\fetch_to_decode[63]_i_10_n_0 ),
        .I2(\fetch_to_decode[38]_i_14_n_0 ),
        .I3(\fetch_to_decode[63]_i_11_n_0 ),
        .I4(\fetch_to_decode[63]_i_12_n_0 ),
        .I5(\fetch_to_decode[63]_i_13_n_0 ),
        .O(\fetch_to_decode[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[63]_i_7 
       (.I0(\fetch_to_decode_reg[55]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[55]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[55]_i_7_n_0 ),
        .I5(\fetch_to_decode_reg[34] [3]),
        .O(\fetch_to_decode[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fetch_to_decode[63]_i_8 
       (.I0(\fetch_to_decode_reg[34] [0]),
        .I1(memory_reg_mux_sel_reg_7_1[16]),
        .I2(memory_reg_mux_sel_reg_7_1[18]),
        .I3(\fetch_to_decode_reg[34] [2]),
        .I4(memory_reg_mux_sel_reg_7_1[17]),
        .I5(\fetch_to_decode_reg[34] [1]),
        .O(\fetch_to_decode[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \fetch_to_decode[63]_i_9 
       (.I0(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_n_0),
        .I2(\fetch_to_decode[56]_i_6_n_0 ),
        .I3(memory_reg_mux_sel_reg_6_n_0),
        .I4(\fetch_to_decode[56]_i_7_n_0 ),
        .I5(\fetch_to_decode[63]_i_4_0 [4]),
        .O(\fetch_to_decode[63]_i_9_n_0 ));
  MUXF8 \fetch_to_decode_reg[32]_i_2 
       (.I0(\fetch_to_decode_reg[32]_i_3_n_0 ),
        .I1(\fetch_to_decode_reg[32]_i_4_n_0 ),
        .O(IR_pre_fetch[0]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[32]_i_3 
       (.I0(\fetch_to_decode[32]_i_5_n_0 ),
        .I1(\fetch_to_decode[32]_i_6_n_0 ),
        .O(\fetch_to_decode_reg[32]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[32]_i_4 
       (.I0(\fetch_to_decode[32]_i_7_n_0 ),
        .I1(\fetch_to_decode[32]_i_8_n_0 ),
        .O(\fetch_to_decode_reg[32]_i_4_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[33]_i_2 
       (.I0(\fetch_to_decode_reg[33]_i_3_n_0 ),
        .I1(\fetch_to_decode_reg[33]_i_4_n_0 ),
        .O(IR_pre_fetch[1]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[33]_i_3 
       (.I0(\fetch_to_decode[33]_i_5_n_0 ),
        .I1(\fetch_to_decode[33]_i_6_n_0 ),
        .O(\fetch_to_decode_reg[33]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[33]_i_4 
       (.I0(\fetch_to_decode[33]_i_7_n_0 ),
        .I1(\fetch_to_decode[33]_i_8_n_0 ),
        .O(\fetch_to_decode_reg[33]_i_4_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[34]_i_1 
       (.I0(\fetch_to_decode_reg[34]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[34]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[0]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[34]_i_2 
       (.I0(\fetch_to_decode[34]_i_4_n_0 ),
        .I1(\fetch_to_decode[34]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[34]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[34]_i_3 
       (.I0(\fetch_to_decode[34]_i_6_n_0 ),
        .I1(\fetch_to_decode[34]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[34]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[35]_i_1 
       (.I0(\fetch_to_decode_reg[35]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[35]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[1]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[35]_i_2 
       (.I0(\fetch_to_decode[35]_i_4_n_0 ),
        .I1(\fetch_to_decode[35]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[35]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[35]_i_3 
       (.I0(\fetch_to_decode[35]_i_6_n_0 ),
        .I1(\fetch_to_decode[35]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[35]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[36]_i_2 
       (.I0(\fetch_to_decode_reg[36]_i_3_n_0 ),
        .I1(\fetch_to_decode_reg[36]_i_4_n_0 ),
        .O(IR_pre_fetch[4]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[36]_i_3 
       (.I0(\fetch_to_decode[36]_i_5_n_0 ),
        .I1(\fetch_to_decode[36]_i_6_n_0 ),
        .O(\fetch_to_decode_reg[36]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[36]_i_4 
       (.I0(\fetch_to_decode[36]_i_7_n_0 ),
        .I1(\fetch_to_decode[36]_i_8_n_0 ),
        .O(\fetch_to_decode_reg[36]_i_4_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[37]_i_1 
       (.I0(\fetch_to_decode_reg[37]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[37]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[2]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[37]_i_2 
       (.I0(\fetch_to_decode[37]_i_4_n_0 ),
        .I1(\fetch_to_decode[37]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[37]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[37]_i_3 
       (.I0(\fetch_to_decode[37]_i_6_n_0 ),
        .I1(\fetch_to_decode[37]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[37]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[38]_i_2 
       (.I0(\fetch_to_decode_reg[38]_i_8_n_0 ),
        .I1(\fetch_to_decode_reg[38]_i_9_n_0 ),
        .O(IR_pre_fetch[6]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[38]_i_8 
       (.I0(\fetch_to_decode[38]_i_29_n_0 ),
        .I1(\fetch_to_decode[38]_i_30_n_0 ),
        .O(\fetch_to_decode_reg[38]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[38]_i_9 
       (.I0(\fetch_to_decode[38]_i_31_n_0 ),
        .I1(\fetch_to_decode[38]_i_32_n_0 ),
        .O(\fetch_to_decode_reg[38]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[39]_i_1 
       (.I0(\fetch_to_decode_reg[39]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[39]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[3]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[39]_i_2 
       (.I0(\fetch_to_decode[39]_i_4_n_0 ),
        .I1(\fetch_to_decode[39]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[39]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[39]_i_3 
       (.I0(\fetch_to_decode[39]_i_6_n_0 ),
        .I1(\fetch_to_decode[39]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[39]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[40]_i_1 
       (.I0(\fetch_to_decode_reg[40]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[40]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[4]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[40]_i_2 
       (.I0(\fetch_to_decode[40]_i_4_n_0 ),
        .I1(\fetch_to_decode[40]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[40]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[40]_i_3 
       (.I0(\fetch_to_decode[40]_i_6_n_0 ),
        .I1(\fetch_to_decode[40]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[40]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[41]_i_1 
       (.I0(\fetch_to_decode_reg[41]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[41]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[5]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[41]_i_2 
       (.I0(\fetch_to_decode[41]_i_4_n_0 ),
        .I1(\fetch_to_decode[41]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[41]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[41]_i_3 
       (.I0(\fetch_to_decode[41]_i_6_n_0 ),
        .I1(\fetch_to_decode[41]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[41]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[42]_i_1 
       (.I0(\fetch_to_decode_reg[42]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[42]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[6]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[42]_i_2 
       (.I0(\fetch_to_decode[42]_i_4_n_0 ),
        .I1(\fetch_to_decode[42]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[42]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[42]_i_3 
       (.I0(\fetch_to_decode[42]_i_6_n_0 ),
        .I1(\fetch_to_decode[42]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[42]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[43]_i_1 
       (.I0(\fetch_to_decode_reg[43]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[43]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[7]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[43]_i_2 
       (.I0(\fetch_to_decode[43]_i_4_n_0 ),
        .I1(\fetch_to_decode[43]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[43]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[43]_i_3 
       (.I0(\fetch_to_decode[43]_i_6_n_0 ),
        .I1(\fetch_to_decode[43]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[43]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[44]_i_1 
       (.I0(\fetch_to_decode_reg[44]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[44]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[8]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[44]_i_2 
       (.I0(\fetch_to_decode[44]_i_4_n_0 ),
        .I1(\fetch_to_decode[44]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[44]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[44]_i_3 
       (.I0(\fetch_to_decode[44]_i_6_n_0 ),
        .I1(\fetch_to_decode[44]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[44]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[45]_i_1 
       (.I0(\fetch_to_decode_reg[45]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[45]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[9]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[45]_i_2 
       (.I0(\fetch_to_decode[45]_i_4_n_0 ),
        .I1(\fetch_to_decode[45]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[45]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[45]_i_3 
       (.I0(\fetch_to_decode[45]_i_6_n_0 ),
        .I1(\fetch_to_decode[45]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[45]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[46]_i_1 
       (.I0(\fetch_to_decode_reg[46]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[46]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[10]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[46]_i_2 
       (.I0(\fetch_to_decode[46]_i_4_n_0 ),
        .I1(\fetch_to_decode[46]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[46]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[46]_i_3 
       (.I0(\fetch_to_decode[46]_i_6_n_0 ),
        .I1(\fetch_to_decode[46]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[46]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[47]_i_1 
       (.I0(\fetch_to_decode_reg[47]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[47]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[11]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[47]_i_2 
       (.I0(\fetch_to_decode[47]_i_4_n_0 ),
        .I1(\fetch_to_decode[47]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[47]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[47]_i_3 
       (.I0(\fetch_to_decode[47]_i_6_n_0 ),
        .I1(\fetch_to_decode[47]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[47]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[48]_i_1 
       (.I0(\fetch_to_decode_reg[48]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[48]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[12]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[48]_i_2 
       (.I0(\fetch_to_decode[48]_i_4_n_0 ),
        .I1(\fetch_to_decode[48]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[48]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[48]_i_3 
       (.I0(\fetch_to_decode[48]_i_6_n_0 ),
        .I1(\fetch_to_decode[48]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[48]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[49]_i_1 
       (.I0(\fetch_to_decode_reg[49]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[49]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[13]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[49]_i_2 
       (.I0(\fetch_to_decode[49]_i_4_n_0 ),
        .I1(\fetch_to_decode[49]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[49]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[49]_i_3 
       (.I0(\fetch_to_decode[49]_i_6_n_0 ),
        .I1(\fetch_to_decode[49]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[49]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[50]_i_1 
       (.I0(\fetch_to_decode_reg[50]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[50]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[14]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[50]_i_2 
       (.I0(\fetch_to_decode[50]_i_4_n_0 ),
        .I1(\fetch_to_decode[50]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[50]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[50]_i_3 
       (.I0(\fetch_to_decode[50]_i_6_n_0 ),
        .I1(\fetch_to_decode[50]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[50]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[51]_i_1 
       (.I0(\fetch_to_decode_reg[51]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[51]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[15]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[51]_i_2 
       (.I0(\fetch_to_decode[51]_i_4_n_0 ),
        .I1(\fetch_to_decode[51]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[51]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[51]_i_3 
       (.I0(\fetch_to_decode[51]_i_6_n_0 ),
        .I1(\fetch_to_decode[51]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[51]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[52]_i_1 
       (.I0(\fetch_to_decode_reg[52]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[52]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[16]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[52]_i_2 
       (.I0(\fetch_to_decode[52]_i_4_n_0 ),
        .I1(\fetch_to_decode[52]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[52]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[52]_i_3 
       (.I0(\fetch_to_decode[52]_i_6_n_0 ),
        .I1(\fetch_to_decode[52]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[52]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[53]_i_1 
       (.I0(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[53]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[17]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[53]_i_2 
       (.I0(\fetch_to_decode[53]_i_4_n_0 ),
        .I1(\fetch_to_decode[53]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[53]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[53]_i_3 
       (.I0(\fetch_to_decode[53]_i_6_n_0 ),
        .I1(\fetch_to_decode[53]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[53]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[54]_i_1 
       (.I0(\fetch_to_decode_reg[54]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[54]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[18]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[54]_i_2 
       (.I0(\fetch_to_decode[54]_i_4_n_0 ),
        .I1(\fetch_to_decode[54]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[54]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[54]_i_3 
       (.I0(\fetch_to_decode[54]_i_6_n_0 ),
        .I1(\fetch_to_decode[54]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[54]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[55]_i_1 
       (.I0(\fetch_to_decode_reg[55]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[55]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[19]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[55]_i_2 
       (.I0(\fetch_to_decode[55]_i_4_n_0 ),
        .I1(\fetch_to_decode[55]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[55]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[55]_i_3 
       (.I0(\fetch_to_decode[55]_i_6_n_0 ),
        .I1(\fetch_to_decode[55]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[55]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[56]_i_1 
       (.I0(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[56]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[20]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[56]_i_2 
       (.I0(\fetch_to_decode[56]_i_4_n_0 ),
        .I1(\fetch_to_decode[56]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[56]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[56]_i_3 
       (.I0(\fetch_to_decode[56]_i_6_n_0 ),
        .I1(\fetch_to_decode[56]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[56]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[57]_i_1 
       (.I0(\fetch_to_decode_reg[57]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[57]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[21]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[57]_i_2 
       (.I0(\fetch_to_decode[57]_i_4_n_0 ),
        .I1(\fetch_to_decode[57]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[57]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[57]_i_3 
       (.I0(\fetch_to_decode[57]_i_6_n_0 ),
        .I1(\fetch_to_decode[57]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[57]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[58]_i_1 
       (.I0(\fetch_to_decode_reg[58]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[58]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[22]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[58]_i_2 
       (.I0(\fetch_to_decode[58]_i_4_n_0 ),
        .I1(\fetch_to_decode[58]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[58]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[58]_i_3 
       (.I0(\fetch_to_decode[58]_i_6_n_0 ),
        .I1(\fetch_to_decode[58]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[58]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[59]_i_1 
       (.I0(\fetch_to_decode_reg[59]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[59]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[23]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[59]_i_2 
       (.I0(\fetch_to_decode[59]_i_4_n_0 ),
        .I1(\fetch_to_decode[59]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[59]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[59]_i_3 
       (.I0(\fetch_to_decode[59]_i_6_n_0 ),
        .I1(\fetch_to_decode[59]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[59]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[60]_i_1 
       (.I0(\fetch_to_decode_reg[60]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[60]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[24]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[60]_i_2 
       (.I0(\fetch_to_decode[60]_i_4_n_0 ),
        .I1(\fetch_to_decode[60]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[60]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[60]_i_3 
       (.I0(\fetch_to_decode[60]_i_6_n_0 ),
        .I1(\fetch_to_decode[60]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[60]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[61]_i_1 
       (.I0(\fetch_to_decode_reg[61]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[61]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[25]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[61]_i_2 
       (.I0(\fetch_to_decode[61]_i_4_n_0 ),
        .I1(\fetch_to_decode[61]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[61]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[61]_i_3 
       (.I0(\fetch_to_decode[61]_i_6_n_0 ),
        .I1(\fetch_to_decode[61]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[61]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[62]_i_1 
       (.I0(\fetch_to_decode_reg[62]_i_2_n_0 ),
        .I1(\fetch_to_decode_reg[62]_i_3_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[26]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[62]_i_2 
       (.I0(\fetch_to_decode[62]_i_4_n_0 ),
        .I1(\fetch_to_decode[62]_i_5_n_0 ),
        .O(\fetch_to_decode_reg[62]_i_2_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[62]_i_3 
       (.I0(\fetch_to_decode[62]_i_6_n_0 ),
        .I1(\fetch_to_decode[62]_i_7_n_0 ),
        .O(\fetch_to_decode_reg[62]_i_3_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF8 \fetch_to_decode_reg[63]_i_2 
       (.I0(\fetch_to_decode_reg[63]_i_5_n_0 ),
        .I1(\fetch_to_decode_reg[63]_i_6_n_0 ),
        .O(memory_reg_mux_sel_reg_7_1[27]),
        .S(memory_reg_mux_sel_reg_7_n_0));
  MUXF7 \fetch_to_decode_reg[63]_i_5 
       (.I0(\fetch_to_decode[63]_i_14_n_0 ),
        .I1(\fetch_to_decode[63]_i_15_n_0 ),
        .O(\fetch_to_decode_reg[63]_i_5_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  MUXF7 \fetch_to_decode_reg[63]_i_6 
       (.I0(\fetch_to_decode[63]_i_16_n_0 ),
        .I1(\fetch_to_decode[63]_i_17_n_0 ),
        .O(\fetch_to_decode_reg[63]_i_6_n_0 ),
        .S(memory_reg_mux_sel_reg_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[0] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[0]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [0]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[10] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[10]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [10]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[11] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[11]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [11]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[12] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[12]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [12]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[13] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[13]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [13]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[14] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[14]_1 ),
        .Q(\ioIn_buffer_reg[14]_0 [14]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[15] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[15]_1 ),
        .Q(ioIn_buffer[15]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[16] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[16]_1 ),
        .Q(ioIn_buffer[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[17] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[17]_1 ),
        .Q(ioIn_buffer[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[18] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[18]_1 ),
        .Q(ioIn_buffer[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[19] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[19]_1 ),
        .Q(ioIn_buffer[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[1] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[1]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [1]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[20] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[20]_1 ),
        .Q(ioIn_buffer[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[21] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[21]_1 ),
        .Q(ioIn_buffer[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[22] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[22]_1 ),
        .Q(ioIn_buffer[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[23] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[23]_1 ),
        .Q(ioIn_buffer[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[24] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[24]_1 ),
        .Q(ioIn_buffer[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[25] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[25]_1 ),
        .Q(ioIn_buffer[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[26] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[26]_1 ),
        .Q(ioIn_buffer[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[27] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[27]_1 ),
        .Q(ioIn_buffer[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[28] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[28]_1 ),
        .Q(ioIn_buffer[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[29] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[29]_1 ),
        .Q(ioIn_buffer[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[2] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[2]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [2]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[30] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[30]_1 ),
        .Q(ioIn_buffer[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[31] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[31]_1 ),
        .Q(ioIn_buffer[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[3] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[3]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [3]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[4] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[4]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [4]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[5] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[5]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [5]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[6] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[6]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [6]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[7] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[7]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [7]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[8] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[8]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [8]),
        .R(\ioIn_buffer_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ioIn_buffer_reg[9] 
       (.C(sclk_BUFG),
        .CE(Q[8]),
        .D(\ioIn_buffer_reg[9]_0 ),
        .Q(\ioIn_buffer_reg[14]_0 [9]),
        .R(\ioIn_buffer_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    memRead1_fetch_i_1
       (.I0(memRead1_fetch),
        .I1(memory_reg_mux_sel_reg_7_0),
        .I2(\stall[1]_i_4_n_0 ),
        .I3(dependency_reason_i_3_n_0),
        .I4(memRead1_fetch_reg_0),
        .I5(dependency_reason),
        .O(memRead1_fetch_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "2048" *) 
  (* bram_addr_end = "3071" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_10
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_10_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_10_n_4,memory_reg_bram_10_n_5,memory_reg_bram_10_n_6,memory_reg_bram_10_n_7,memory_reg_bram_10_n_8,memory_reg_bram_10_n_9,memory_reg_bram_10_n_10,memory_reg_bram_10_n_11,memory_reg_bram_10_n_12,memory_reg_bram_10_n_13,memory_reg_bram_10_n_14,memory_reg_bram_10_n_15,memory_reg_bram_10_n_16,memory_reg_bram_10_n_17,memory_reg_bram_10_n_18,memory_reg_bram_10_n_19,memory_reg_bram_10_n_20,memory_reg_bram_10_n_21,memory_reg_bram_10_n_22,memory_reg_bram_10_n_23,memory_reg_bram_10_n_24,memory_reg_bram_10_n_25,memory_reg_bram_10_n_26,memory_reg_bram_10_n_27,memory_reg_bram_10_n_28,memory_reg_bram_10_n_29,memory_reg_bram_10_n_30,memory_reg_bram_10_n_31,memory_reg_bram_10_n_32,memory_reg_bram_10_n_33,memory_reg_bram_10_n_34,memory_reg_bram_10_n_35}),
        .DOBDO({memory_reg_bram_10_n_36,memory_reg_bram_10_n_37,memory_reg_bram_10_n_38,memory_reg_bram_10_n_39,memory_reg_bram_10_n_40,memory_reg_bram_10_n_41,memory_reg_bram_10_n_42,memory_reg_bram_10_n_43,memory_reg_bram_10_n_44,memory_reg_bram_10_n_45,memory_reg_bram_10_n_46,memory_reg_bram_10_n_47,memory_reg_bram_10_n_48,memory_reg_bram_10_n_49,memory_reg_bram_10_n_50,memory_reg_bram_10_n_51,memory_reg_bram_10_n_52,memory_reg_bram_10_n_53,memory_reg_bram_10_n_54,memory_reg_bram_10_n_55,memory_reg_bram_10_n_56,memory_reg_bram_10_n_57,memory_reg_bram_10_n_58,memory_reg_bram_10_n_59,memory_reg_bram_10_n_60,memory_reg_bram_10_n_61,memory_reg_bram_10_n_62,memory_reg_bram_10_n_63,memory_reg_bram_10_n_64,memory_reg_bram_10_n_65,memory_reg_bram_10_n_66,memory_reg_bram_10_n_67}),
        .DOPADOP(NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_10_0),
        .ENBWREN(memory_reg_bram_10_1),
        .INJECTDBITERR(NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_10_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_10_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "3072" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_11
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_11_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_11_n_4,memory_reg_bram_11_n_5,memory_reg_bram_11_n_6,memory_reg_bram_11_n_7,memory_reg_bram_11_n_8,memory_reg_bram_11_n_9,memory_reg_bram_11_n_10,memory_reg_bram_11_n_11,memory_reg_bram_11_n_12,memory_reg_bram_11_n_13,memory_reg_bram_11_n_14,memory_reg_bram_11_n_15,memory_reg_bram_11_n_16,memory_reg_bram_11_n_17,memory_reg_bram_11_n_18,memory_reg_bram_11_n_19,memory_reg_bram_11_n_20,memory_reg_bram_11_n_21,memory_reg_bram_11_n_22,memory_reg_bram_11_n_23,memory_reg_bram_11_n_24,memory_reg_bram_11_n_25,memory_reg_bram_11_n_26,memory_reg_bram_11_n_27,memory_reg_bram_11_n_28,memory_reg_bram_11_n_29,memory_reg_bram_11_n_30,memory_reg_bram_11_n_31,memory_reg_bram_11_n_32,memory_reg_bram_11_n_33,memory_reg_bram_11_n_34,memory_reg_bram_11_n_35}),
        .DOBDO({memory_reg_bram_11_n_36,memory_reg_bram_11_n_37,memory_reg_bram_11_n_38,memory_reg_bram_11_n_39,memory_reg_bram_11_n_40,memory_reg_bram_11_n_41,memory_reg_bram_11_n_42,memory_reg_bram_11_n_43,memory_reg_bram_11_n_44,memory_reg_bram_11_n_45,memory_reg_bram_11_n_46,memory_reg_bram_11_n_47,memory_reg_bram_11_n_48,memory_reg_bram_11_n_49,memory_reg_bram_11_n_50,memory_reg_bram_11_n_51,memory_reg_bram_11_n_52,memory_reg_bram_11_n_53,memory_reg_bram_11_n_54,memory_reg_bram_11_n_55,memory_reg_bram_11_n_56,memory_reg_bram_11_n_57,memory_reg_bram_11_n_58,memory_reg_bram_11_n_59,memory_reg_bram_11_n_60,memory_reg_bram_11_n_61,memory_reg_bram_11_n_62,memory_reg_bram_11_n_63,memory_reg_bram_11_n_64,memory_reg_bram_11_n_65,memory_reg_bram_11_n_66,memory_reg_bram_11_n_67}),
        .DOPADOP(NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_11_0),
        .ENBWREN(memory_reg_bram_11_1),
        .INJECTDBITERR(NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_11_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_11_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "5119" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_12
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_12_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_12_n_4,memory_reg_bram_12_n_5,memory_reg_bram_12_n_6,memory_reg_bram_12_n_7,memory_reg_bram_12_n_8,memory_reg_bram_12_n_9,memory_reg_bram_12_n_10,memory_reg_bram_12_n_11,memory_reg_bram_12_n_12,memory_reg_bram_12_n_13,memory_reg_bram_12_n_14,memory_reg_bram_12_n_15,memory_reg_bram_12_n_16,memory_reg_bram_12_n_17,memory_reg_bram_12_n_18,memory_reg_bram_12_n_19,memory_reg_bram_12_n_20,memory_reg_bram_12_n_21,memory_reg_bram_12_n_22,memory_reg_bram_12_n_23,memory_reg_bram_12_n_24,memory_reg_bram_12_n_25,memory_reg_bram_12_n_26,memory_reg_bram_12_n_27,memory_reg_bram_12_n_28,memory_reg_bram_12_n_29,memory_reg_bram_12_n_30,memory_reg_bram_12_n_31,memory_reg_bram_12_n_32,memory_reg_bram_12_n_33,memory_reg_bram_12_n_34,memory_reg_bram_12_n_35}),
        .DOBDO({memory_reg_bram_12_n_36,memory_reg_bram_12_n_37,memory_reg_bram_12_n_38,memory_reg_bram_12_n_39,memory_reg_bram_12_n_40,memory_reg_bram_12_n_41,memory_reg_bram_12_n_42,memory_reg_bram_12_n_43,memory_reg_bram_12_n_44,memory_reg_bram_12_n_45,memory_reg_bram_12_n_46,memory_reg_bram_12_n_47,memory_reg_bram_12_n_48,memory_reg_bram_12_n_49,memory_reg_bram_12_n_50,memory_reg_bram_12_n_51,memory_reg_bram_12_n_52,memory_reg_bram_12_n_53,memory_reg_bram_12_n_54,memory_reg_bram_12_n_55,memory_reg_bram_12_n_56,memory_reg_bram_12_n_57,memory_reg_bram_12_n_58,memory_reg_bram_12_n_59,memory_reg_bram_12_n_60,memory_reg_bram_12_n_61,memory_reg_bram_12_n_62,memory_reg_bram_12_n_63,memory_reg_bram_12_n_64,memory_reg_bram_12_n_65,memory_reg_bram_12_n_66,memory_reg_bram_12_n_67}),
        .DOPADOP(NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_12_0),
        .ENBWREN(memory_reg_bram_12_1),
        .INJECTDBITERR(NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_12_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_12_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "5120" *) 
  (* bram_addr_end = "6143" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_13
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_13_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_13_n_4,memory_reg_bram_13_n_5,memory_reg_bram_13_n_6,memory_reg_bram_13_n_7,memory_reg_bram_13_n_8,memory_reg_bram_13_n_9,memory_reg_bram_13_n_10,memory_reg_bram_13_n_11,memory_reg_bram_13_n_12,memory_reg_bram_13_n_13,memory_reg_bram_13_n_14,memory_reg_bram_13_n_15,memory_reg_bram_13_n_16,memory_reg_bram_13_n_17,memory_reg_bram_13_n_18,memory_reg_bram_13_n_19,memory_reg_bram_13_n_20,memory_reg_bram_13_n_21,memory_reg_bram_13_n_22,memory_reg_bram_13_n_23,memory_reg_bram_13_n_24,memory_reg_bram_13_n_25,memory_reg_bram_13_n_26,memory_reg_bram_13_n_27,memory_reg_bram_13_n_28,memory_reg_bram_13_n_29,memory_reg_bram_13_n_30,memory_reg_bram_13_n_31,memory_reg_bram_13_n_32,memory_reg_bram_13_n_33,memory_reg_bram_13_n_34,memory_reg_bram_13_n_35}),
        .DOBDO({memory_reg_bram_13_n_36,memory_reg_bram_13_n_37,memory_reg_bram_13_n_38,memory_reg_bram_13_n_39,memory_reg_bram_13_n_40,memory_reg_bram_13_n_41,memory_reg_bram_13_n_42,memory_reg_bram_13_n_43,memory_reg_bram_13_n_44,memory_reg_bram_13_n_45,memory_reg_bram_13_n_46,memory_reg_bram_13_n_47,memory_reg_bram_13_n_48,memory_reg_bram_13_n_49,memory_reg_bram_13_n_50,memory_reg_bram_13_n_51,memory_reg_bram_13_n_52,memory_reg_bram_13_n_53,memory_reg_bram_13_n_54,memory_reg_bram_13_n_55,memory_reg_bram_13_n_56,memory_reg_bram_13_n_57,memory_reg_bram_13_n_58,memory_reg_bram_13_n_59,memory_reg_bram_13_n_60,memory_reg_bram_13_n_61,memory_reg_bram_13_n_62,memory_reg_bram_13_n_63,memory_reg_bram_13_n_64,memory_reg_bram_13_n_65,memory_reg_bram_13_n_66,memory_reg_bram_13_n_67}),
        .DOPADOP(NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_13_0),
        .ENBWREN(memory_reg_bram_13_1),
        .INJECTDBITERR(NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_13_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_13_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "6144" *) 
  (* bram_addr_end = "7167" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_14
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_14_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_14_n_4,memory_reg_bram_14_n_5,memory_reg_bram_14_n_6,memory_reg_bram_14_n_7,memory_reg_bram_14_n_8,memory_reg_bram_14_n_9,memory_reg_bram_14_n_10,memory_reg_bram_14_n_11,memory_reg_bram_14_n_12,memory_reg_bram_14_n_13,memory_reg_bram_14_n_14,memory_reg_bram_14_n_15,memory_reg_bram_14_n_16,memory_reg_bram_14_n_17,memory_reg_bram_14_n_18,memory_reg_bram_14_n_19,memory_reg_bram_14_n_20,memory_reg_bram_14_n_21,memory_reg_bram_14_n_22,memory_reg_bram_14_n_23,memory_reg_bram_14_n_24,memory_reg_bram_14_n_25,memory_reg_bram_14_n_26,memory_reg_bram_14_n_27,memory_reg_bram_14_n_28,memory_reg_bram_14_n_29,memory_reg_bram_14_n_30,memory_reg_bram_14_n_31,memory_reg_bram_14_n_32,memory_reg_bram_14_n_33,memory_reg_bram_14_n_34,memory_reg_bram_14_n_35}),
        .DOBDO({memory_reg_bram_14_n_36,memory_reg_bram_14_n_37,memory_reg_bram_14_n_38,memory_reg_bram_14_n_39,memory_reg_bram_14_n_40,memory_reg_bram_14_n_41,memory_reg_bram_14_n_42,memory_reg_bram_14_n_43,memory_reg_bram_14_n_44,memory_reg_bram_14_n_45,memory_reg_bram_14_n_46,memory_reg_bram_14_n_47,memory_reg_bram_14_n_48,memory_reg_bram_14_n_49,memory_reg_bram_14_n_50,memory_reg_bram_14_n_51,memory_reg_bram_14_n_52,memory_reg_bram_14_n_53,memory_reg_bram_14_n_54,memory_reg_bram_14_n_55,memory_reg_bram_14_n_56,memory_reg_bram_14_n_57,memory_reg_bram_14_n_58,memory_reg_bram_14_n_59,memory_reg_bram_14_n_60,memory_reg_bram_14_n_61,memory_reg_bram_14_n_62,memory_reg_bram_14_n_63,memory_reg_bram_14_n_64,memory_reg_bram_14_n_65,memory_reg_bram_14_n_66,memory_reg_bram_14_n_67}),
        .DOPADOP(NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_14_0),
        .ENBWREN(memory_reg_bram_14_1),
        .INJECTDBITERR(NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_14_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_14_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "7168" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_15
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_15_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_15_n_4,memory_reg_bram_15_n_5,memory_reg_bram_15_n_6,memory_reg_bram_15_n_7,memory_reg_bram_15_n_8,memory_reg_bram_15_n_9,memory_reg_bram_15_n_10,memory_reg_bram_15_n_11,memory_reg_bram_15_n_12,memory_reg_bram_15_n_13,memory_reg_bram_15_n_14,memory_reg_bram_15_n_15,memory_reg_bram_15_n_16,memory_reg_bram_15_n_17,memory_reg_bram_15_n_18,memory_reg_bram_15_n_19,memory_reg_bram_15_n_20,memory_reg_bram_15_n_21,memory_reg_bram_15_n_22,memory_reg_bram_15_n_23,memory_reg_bram_15_n_24,memory_reg_bram_15_n_25,memory_reg_bram_15_n_26,memory_reg_bram_15_n_27,memory_reg_bram_15_n_28,memory_reg_bram_15_n_29,memory_reg_bram_15_n_30,memory_reg_bram_15_n_31,memory_reg_bram_15_n_32,memory_reg_bram_15_n_33,memory_reg_bram_15_n_34,memory_reg_bram_15_n_35}),
        .DOBDO({memory_reg_bram_15_n_36,memory_reg_bram_15_n_37,memory_reg_bram_15_n_38,memory_reg_bram_15_n_39,memory_reg_bram_15_n_40,memory_reg_bram_15_n_41,memory_reg_bram_15_n_42,memory_reg_bram_15_n_43,memory_reg_bram_15_n_44,memory_reg_bram_15_n_45,memory_reg_bram_15_n_46,memory_reg_bram_15_n_47,memory_reg_bram_15_n_48,memory_reg_bram_15_n_49,memory_reg_bram_15_n_50,memory_reg_bram_15_n_51,memory_reg_bram_15_n_52,memory_reg_bram_15_n_53,memory_reg_bram_15_n_54,memory_reg_bram_15_n_55,memory_reg_bram_15_n_56,memory_reg_bram_15_n_57,memory_reg_bram_15_n_58,memory_reg_bram_15_n_59,memory_reg_bram_15_n_60,memory_reg_bram_15_n_61,memory_reg_bram_15_n_62,memory_reg_bram_15_n_63,memory_reg_bram_15_n_64,memory_reg_bram_15_n_65,memory_reg_bram_15_n_66,memory_reg_bram_15_n_67}),
        .DOPADOP(NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_15_0),
        .ENBWREN(memory_reg_bram_15_1),
        .INJECTDBITERR(NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_15_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_15_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "9215" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_16
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_16_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_16_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_16_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_16_n_4,memory_reg_bram_16_n_5,memory_reg_bram_16_n_6,memory_reg_bram_16_n_7,memory_reg_bram_16_n_8,memory_reg_bram_16_n_9,memory_reg_bram_16_n_10,memory_reg_bram_16_n_11,memory_reg_bram_16_n_12,memory_reg_bram_16_n_13,memory_reg_bram_16_n_14,memory_reg_bram_16_n_15,memory_reg_bram_16_n_16,memory_reg_bram_16_n_17,memory_reg_bram_16_n_18,memory_reg_bram_16_n_19,memory_reg_bram_16_n_20,memory_reg_bram_16_n_21,memory_reg_bram_16_n_22,memory_reg_bram_16_n_23,memory_reg_bram_16_n_24,memory_reg_bram_16_n_25,memory_reg_bram_16_n_26,memory_reg_bram_16_n_27,memory_reg_bram_16_n_28,memory_reg_bram_16_n_29,memory_reg_bram_16_n_30,memory_reg_bram_16_n_31,memory_reg_bram_16_n_32,memory_reg_bram_16_n_33,memory_reg_bram_16_n_34,memory_reg_bram_16_n_35}),
        .DOBDO({memory_reg_bram_16_n_36,memory_reg_bram_16_n_37,memory_reg_bram_16_n_38,memory_reg_bram_16_n_39,memory_reg_bram_16_n_40,memory_reg_bram_16_n_41,memory_reg_bram_16_n_42,memory_reg_bram_16_n_43,memory_reg_bram_16_n_44,memory_reg_bram_16_n_45,memory_reg_bram_16_n_46,memory_reg_bram_16_n_47,memory_reg_bram_16_n_48,memory_reg_bram_16_n_49,memory_reg_bram_16_n_50,memory_reg_bram_16_n_51,memory_reg_bram_16_n_52,memory_reg_bram_16_n_53,memory_reg_bram_16_n_54,memory_reg_bram_16_n_55,memory_reg_bram_16_n_56,memory_reg_bram_16_n_57,memory_reg_bram_16_n_58,memory_reg_bram_16_n_59,memory_reg_bram_16_n_60,memory_reg_bram_16_n_61,memory_reg_bram_16_n_62,memory_reg_bram_16_n_63,memory_reg_bram_16_n_64,memory_reg_bram_16_n_65,memory_reg_bram_16_n_66,memory_reg_bram_16_n_67}),
        .DOPADOP(NLW_memory_reg_bram_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_16_0),
        .ENBWREN(memory_reg_bram_16_1),
        .INJECTDBITERR(NLW_memory_reg_bram_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_16_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_16_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "9216" *) 
  (* bram_addr_end = "10239" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_17
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_17_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_17_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_17_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_17_n_4,memory_reg_bram_17_n_5,memory_reg_bram_17_n_6,memory_reg_bram_17_n_7,memory_reg_bram_17_n_8,memory_reg_bram_17_n_9,memory_reg_bram_17_n_10,memory_reg_bram_17_n_11,memory_reg_bram_17_n_12,memory_reg_bram_17_n_13,memory_reg_bram_17_n_14,memory_reg_bram_17_n_15,memory_reg_bram_17_n_16,memory_reg_bram_17_n_17,memory_reg_bram_17_n_18,memory_reg_bram_17_n_19,memory_reg_bram_17_n_20,memory_reg_bram_17_n_21,memory_reg_bram_17_n_22,memory_reg_bram_17_n_23,memory_reg_bram_17_n_24,memory_reg_bram_17_n_25,memory_reg_bram_17_n_26,memory_reg_bram_17_n_27,memory_reg_bram_17_n_28,memory_reg_bram_17_n_29,memory_reg_bram_17_n_30,memory_reg_bram_17_n_31,memory_reg_bram_17_n_32,memory_reg_bram_17_n_33,memory_reg_bram_17_n_34,memory_reg_bram_17_n_35}),
        .DOBDO({memory_reg_bram_17_n_36,memory_reg_bram_17_n_37,memory_reg_bram_17_n_38,memory_reg_bram_17_n_39,memory_reg_bram_17_n_40,memory_reg_bram_17_n_41,memory_reg_bram_17_n_42,memory_reg_bram_17_n_43,memory_reg_bram_17_n_44,memory_reg_bram_17_n_45,memory_reg_bram_17_n_46,memory_reg_bram_17_n_47,memory_reg_bram_17_n_48,memory_reg_bram_17_n_49,memory_reg_bram_17_n_50,memory_reg_bram_17_n_51,memory_reg_bram_17_n_52,memory_reg_bram_17_n_53,memory_reg_bram_17_n_54,memory_reg_bram_17_n_55,memory_reg_bram_17_n_56,memory_reg_bram_17_n_57,memory_reg_bram_17_n_58,memory_reg_bram_17_n_59,memory_reg_bram_17_n_60,memory_reg_bram_17_n_61,memory_reg_bram_17_n_62,memory_reg_bram_17_n_63,memory_reg_bram_17_n_64,memory_reg_bram_17_n_65,memory_reg_bram_17_n_66,memory_reg_bram_17_n_67}),
        .DOPADOP(NLW_memory_reg_bram_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_17_0),
        .ENBWREN(memory_reg_bram_17_1),
        .INJECTDBITERR(NLW_memory_reg_bram_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_17_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_17_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "10240" *) 
  (* bram_addr_end = "11263" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_18
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_18_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_18_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_18_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_18_n_4,memory_reg_bram_18_n_5,memory_reg_bram_18_n_6,memory_reg_bram_18_n_7,memory_reg_bram_18_n_8,memory_reg_bram_18_n_9,memory_reg_bram_18_n_10,memory_reg_bram_18_n_11,memory_reg_bram_18_n_12,memory_reg_bram_18_n_13,memory_reg_bram_18_n_14,memory_reg_bram_18_n_15,memory_reg_bram_18_n_16,memory_reg_bram_18_n_17,memory_reg_bram_18_n_18,memory_reg_bram_18_n_19,memory_reg_bram_18_n_20,memory_reg_bram_18_n_21,memory_reg_bram_18_n_22,memory_reg_bram_18_n_23,memory_reg_bram_18_n_24,memory_reg_bram_18_n_25,memory_reg_bram_18_n_26,memory_reg_bram_18_n_27,memory_reg_bram_18_n_28,memory_reg_bram_18_n_29,memory_reg_bram_18_n_30,memory_reg_bram_18_n_31,memory_reg_bram_18_n_32,memory_reg_bram_18_n_33,memory_reg_bram_18_n_34,memory_reg_bram_18_n_35}),
        .DOBDO({memory_reg_bram_18_n_36,memory_reg_bram_18_n_37,memory_reg_bram_18_n_38,memory_reg_bram_18_n_39,memory_reg_bram_18_n_40,memory_reg_bram_18_n_41,memory_reg_bram_18_n_42,memory_reg_bram_18_n_43,memory_reg_bram_18_n_44,memory_reg_bram_18_n_45,memory_reg_bram_18_n_46,memory_reg_bram_18_n_47,memory_reg_bram_18_n_48,memory_reg_bram_18_n_49,memory_reg_bram_18_n_50,memory_reg_bram_18_n_51,memory_reg_bram_18_n_52,memory_reg_bram_18_n_53,memory_reg_bram_18_n_54,memory_reg_bram_18_n_55,memory_reg_bram_18_n_56,memory_reg_bram_18_n_57,memory_reg_bram_18_n_58,memory_reg_bram_18_n_59,memory_reg_bram_18_n_60,memory_reg_bram_18_n_61,memory_reg_bram_18_n_62,memory_reg_bram_18_n_63,memory_reg_bram_18_n_64,memory_reg_bram_18_n_65,memory_reg_bram_18_n_66,memory_reg_bram_18_n_67}),
        .DOPADOP(NLW_memory_reg_bram_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_18_0),
        .ENBWREN(memory_reg_bram_18_1),
        .INJECTDBITERR(NLW_memory_reg_bram_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_18_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_18_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "11264" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_19
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_19_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_19_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_19_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_19_n_4,memory_reg_bram_19_n_5,memory_reg_bram_19_n_6,memory_reg_bram_19_n_7,memory_reg_bram_19_n_8,memory_reg_bram_19_n_9,memory_reg_bram_19_n_10,memory_reg_bram_19_n_11,memory_reg_bram_19_n_12,memory_reg_bram_19_n_13,memory_reg_bram_19_n_14,memory_reg_bram_19_n_15,memory_reg_bram_19_n_16,memory_reg_bram_19_n_17,memory_reg_bram_19_n_18,memory_reg_bram_19_n_19,memory_reg_bram_19_n_20,memory_reg_bram_19_n_21,memory_reg_bram_19_n_22,memory_reg_bram_19_n_23,memory_reg_bram_19_n_24,memory_reg_bram_19_n_25,memory_reg_bram_19_n_26,memory_reg_bram_19_n_27,memory_reg_bram_19_n_28,memory_reg_bram_19_n_29,memory_reg_bram_19_n_30,memory_reg_bram_19_n_31,memory_reg_bram_19_n_32,memory_reg_bram_19_n_33,memory_reg_bram_19_n_34,memory_reg_bram_19_n_35}),
        .DOBDO({memory_reg_bram_19_n_36,memory_reg_bram_19_n_37,memory_reg_bram_19_n_38,memory_reg_bram_19_n_39,memory_reg_bram_19_n_40,memory_reg_bram_19_n_41,memory_reg_bram_19_n_42,memory_reg_bram_19_n_43,memory_reg_bram_19_n_44,memory_reg_bram_19_n_45,memory_reg_bram_19_n_46,memory_reg_bram_19_n_47,memory_reg_bram_19_n_48,memory_reg_bram_19_n_49,memory_reg_bram_19_n_50,memory_reg_bram_19_n_51,memory_reg_bram_19_n_52,memory_reg_bram_19_n_53,memory_reg_bram_19_n_54,memory_reg_bram_19_n_55,memory_reg_bram_19_n_56,memory_reg_bram_19_n_57,memory_reg_bram_19_n_58,memory_reg_bram_19_n_59,memory_reg_bram_19_n_60,memory_reg_bram_19_n_61,memory_reg_bram_19_n_62,memory_reg_bram_19_n_63,memory_reg_bram_19_n_64,memory_reg_bram_19_n_65,memory_reg_bram_19_n_66,memory_reg_bram_19_n_67}),
        .DOPADOP(NLW_memory_reg_bram_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_19_0),
        .ENBWREN(memory_reg_bram_19_1),
        .INJECTDBITERR(NLW_memory_reg_bram_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_19_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_19_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "13311" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_20
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_20_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_20_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_20_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_20_n_4,memory_reg_bram_20_n_5,memory_reg_bram_20_n_6,memory_reg_bram_20_n_7,memory_reg_bram_20_n_8,memory_reg_bram_20_n_9,memory_reg_bram_20_n_10,memory_reg_bram_20_n_11,memory_reg_bram_20_n_12,memory_reg_bram_20_n_13,memory_reg_bram_20_n_14,memory_reg_bram_20_n_15,memory_reg_bram_20_n_16,memory_reg_bram_20_n_17,memory_reg_bram_20_n_18,memory_reg_bram_20_n_19,memory_reg_bram_20_n_20,memory_reg_bram_20_n_21,memory_reg_bram_20_n_22,memory_reg_bram_20_n_23,memory_reg_bram_20_n_24,memory_reg_bram_20_n_25,memory_reg_bram_20_n_26,memory_reg_bram_20_n_27,memory_reg_bram_20_n_28,memory_reg_bram_20_n_29,memory_reg_bram_20_n_30,memory_reg_bram_20_n_31,memory_reg_bram_20_n_32,memory_reg_bram_20_n_33,memory_reg_bram_20_n_34,memory_reg_bram_20_n_35}),
        .DOBDO({memory_reg_bram_20_n_36,memory_reg_bram_20_n_37,memory_reg_bram_20_n_38,memory_reg_bram_20_n_39,memory_reg_bram_20_n_40,memory_reg_bram_20_n_41,memory_reg_bram_20_n_42,memory_reg_bram_20_n_43,memory_reg_bram_20_n_44,memory_reg_bram_20_n_45,memory_reg_bram_20_n_46,memory_reg_bram_20_n_47,memory_reg_bram_20_n_48,memory_reg_bram_20_n_49,memory_reg_bram_20_n_50,memory_reg_bram_20_n_51,memory_reg_bram_20_n_52,memory_reg_bram_20_n_53,memory_reg_bram_20_n_54,memory_reg_bram_20_n_55,memory_reg_bram_20_n_56,memory_reg_bram_20_n_57,memory_reg_bram_20_n_58,memory_reg_bram_20_n_59,memory_reg_bram_20_n_60,memory_reg_bram_20_n_61,memory_reg_bram_20_n_62,memory_reg_bram_20_n_63,memory_reg_bram_20_n_64,memory_reg_bram_20_n_65,memory_reg_bram_20_n_66,memory_reg_bram_20_n_67}),
        .DOPADOP(NLW_memory_reg_bram_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_20_0),
        .ENBWREN(memory_reg_bram_20_1),
        .INJECTDBITERR(NLW_memory_reg_bram_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_20_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_20_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "13312" *) 
  (* bram_addr_end = "14335" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_21
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_21_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_21_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_21_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_21_n_4,memory_reg_bram_21_n_5,memory_reg_bram_21_n_6,memory_reg_bram_21_n_7,memory_reg_bram_21_n_8,memory_reg_bram_21_n_9,memory_reg_bram_21_n_10,memory_reg_bram_21_n_11,memory_reg_bram_21_n_12,memory_reg_bram_21_n_13,memory_reg_bram_21_n_14,memory_reg_bram_21_n_15,memory_reg_bram_21_n_16,memory_reg_bram_21_n_17,memory_reg_bram_21_n_18,memory_reg_bram_21_n_19,memory_reg_bram_21_n_20,memory_reg_bram_21_n_21,memory_reg_bram_21_n_22,memory_reg_bram_21_n_23,memory_reg_bram_21_n_24,memory_reg_bram_21_n_25,memory_reg_bram_21_n_26,memory_reg_bram_21_n_27,memory_reg_bram_21_n_28,memory_reg_bram_21_n_29,memory_reg_bram_21_n_30,memory_reg_bram_21_n_31,memory_reg_bram_21_n_32,memory_reg_bram_21_n_33,memory_reg_bram_21_n_34,memory_reg_bram_21_n_35}),
        .DOBDO({memory_reg_bram_21_n_36,memory_reg_bram_21_n_37,memory_reg_bram_21_n_38,memory_reg_bram_21_n_39,memory_reg_bram_21_n_40,memory_reg_bram_21_n_41,memory_reg_bram_21_n_42,memory_reg_bram_21_n_43,memory_reg_bram_21_n_44,memory_reg_bram_21_n_45,memory_reg_bram_21_n_46,memory_reg_bram_21_n_47,memory_reg_bram_21_n_48,memory_reg_bram_21_n_49,memory_reg_bram_21_n_50,memory_reg_bram_21_n_51,memory_reg_bram_21_n_52,memory_reg_bram_21_n_53,memory_reg_bram_21_n_54,memory_reg_bram_21_n_55,memory_reg_bram_21_n_56,memory_reg_bram_21_n_57,memory_reg_bram_21_n_58,memory_reg_bram_21_n_59,memory_reg_bram_21_n_60,memory_reg_bram_21_n_61,memory_reg_bram_21_n_62,memory_reg_bram_21_n_63,memory_reg_bram_21_n_64,memory_reg_bram_21_n_65,memory_reg_bram_21_n_66,memory_reg_bram_21_n_67}),
        .DOPADOP(NLW_memory_reg_bram_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_21_0),
        .ENBWREN(memory_reg_bram_21_1),
        .INJECTDBITERR(NLW_memory_reg_bram_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_21_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_21_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "14336" *) 
  (* bram_addr_end = "15359" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_22
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_22_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_22_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_22_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_22_n_4,memory_reg_bram_22_n_5,memory_reg_bram_22_n_6,memory_reg_bram_22_n_7,memory_reg_bram_22_n_8,memory_reg_bram_22_n_9,memory_reg_bram_22_n_10,memory_reg_bram_22_n_11,memory_reg_bram_22_n_12,memory_reg_bram_22_n_13,memory_reg_bram_22_n_14,memory_reg_bram_22_n_15,memory_reg_bram_22_n_16,memory_reg_bram_22_n_17,memory_reg_bram_22_n_18,memory_reg_bram_22_n_19,memory_reg_bram_22_n_20,memory_reg_bram_22_n_21,memory_reg_bram_22_n_22,memory_reg_bram_22_n_23,memory_reg_bram_22_n_24,memory_reg_bram_22_n_25,memory_reg_bram_22_n_26,memory_reg_bram_22_n_27,memory_reg_bram_22_n_28,memory_reg_bram_22_n_29,memory_reg_bram_22_n_30,memory_reg_bram_22_n_31,memory_reg_bram_22_n_32,memory_reg_bram_22_n_33,memory_reg_bram_22_n_34,memory_reg_bram_22_n_35}),
        .DOBDO({memory_reg_bram_22_n_36,memory_reg_bram_22_n_37,memory_reg_bram_22_n_38,memory_reg_bram_22_n_39,memory_reg_bram_22_n_40,memory_reg_bram_22_n_41,memory_reg_bram_22_n_42,memory_reg_bram_22_n_43,memory_reg_bram_22_n_44,memory_reg_bram_22_n_45,memory_reg_bram_22_n_46,memory_reg_bram_22_n_47,memory_reg_bram_22_n_48,memory_reg_bram_22_n_49,memory_reg_bram_22_n_50,memory_reg_bram_22_n_51,memory_reg_bram_22_n_52,memory_reg_bram_22_n_53,memory_reg_bram_22_n_54,memory_reg_bram_22_n_55,memory_reg_bram_22_n_56,memory_reg_bram_22_n_57,memory_reg_bram_22_n_58,memory_reg_bram_22_n_59,memory_reg_bram_22_n_60,memory_reg_bram_22_n_61,memory_reg_bram_22_n_62,memory_reg_bram_22_n_63,memory_reg_bram_22_n_64,memory_reg_bram_22_n_65,memory_reg_bram_22_n_66,memory_reg_bram_22_n_67}),
        .DOPADOP(NLW_memory_reg_bram_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_22_0),
        .ENBWREN(memory_reg_bram_22_1),
        .INJECTDBITERR(NLW_memory_reg_bram_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_22_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_22_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "15360" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_23
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_23_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_23_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_23_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_23_n_4,memory_reg_bram_23_n_5,memory_reg_bram_23_n_6,memory_reg_bram_23_n_7,memory_reg_bram_23_n_8,memory_reg_bram_23_n_9,memory_reg_bram_23_n_10,memory_reg_bram_23_n_11,memory_reg_bram_23_n_12,memory_reg_bram_23_n_13,memory_reg_bram_23_n_14,memory_reg_bram_23_n_15,memory_reg_bram_23_n_16,memory_reg_bram_23_n_17,memory_reg_bram_23_n_18,memory_reg_bram_23_n_19,memory_reg_bram_23_n_20,memory_reg_bram_23_n_21,memory_reg_bram_23_n_22,memory_reg_bram_23_n_23,memory_reg_bram_23_n_24,memory_reg_bram_23_n_25,memory_reg_bram_23_n_26,memory_reg_bram_23_n_27,memory_reg_bram_23_n_28,memory_reg_bram_23_n_29,memory_reg_bram_23_n_30,memory_reg_bram_23_n_31,memory_reg_bram_23_n_32,memory_reg_bram_23_n_33,memory_reg_bram_23_n_34,memory_reg_bram_23_n_35}),
        .DOBDO({memory_reg_bram_23_n_36,memory_reg_bram_23_n_37,memory_reg_bram_23_n_38,memory_reg_bram_23_n_39,memory_reg_bram_23_n_40,memory_reg_bram_23_n_41,memory_reg_bram_23_n_42,memory_reg_bram_23_n_43,memory_reg_bram_23_n_44,memory_reg_bram_23_n_45,memory_reg_bram_23_n_46,memory_reg_bram_23_n_47,memory_reg_bram_23_n_48,memory_reg_bram_23_n_49,memory_reg_bram_23_n_50,memory_reg_bram_23_n_51,memory_reg_bram_23_n_52,memory_reg_bram_23_n_53,memory_reg_bram_23_n_54,memory_reg_bram_23_n_55,memory_reg_bram_23_n_56,memory_reg_bram_23_n_57,memory_reg_bram_23_n_58,memory_reg_bram_23_n_59,memory_reg_bram_23_n_60,memory_reg_bram_23_n_61,memory_reg_bram_23_n_62,memory_reg_bram_23_n_63,memory_reg_bram_23_n_64,memory_reg_bram_23_n_65,memory_reg_bram_23_n_66,memory_reg_bram_23_n_67}),
        .DOPADOP(NLW_memory_reg_bram_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_23_0),
        .ENBWREN(memory_reg_bram_23_1),
        .INJECTDBITERR(NLW_memory_reg_bram_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_23_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_23_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00151513FF1FF06F00A620230FF00513014080E7000000970000051311080637),
    .INIT_01(256'h00000000000000000000000000000000000000000000806700A6202300150513),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_8
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_8_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_8_n_4,memory_reg_bram_8_n_5,memory_reg_bram_8_n_6,memory_reg_bram_8_n_7,memory_reg_bram_8_n_8,memory_reg_bram_8_n_9,memory_reg_bram_8_n_10,memory_reg_bram_8_n_11,memory_reg_bram_8_n_12,memory_reg_bram_8_n_13,memory_reg_bram_8_n_14,memory_reg_bram_8_n_15,memory_reg_bram_8_n_16,memory_reg_bram_8_n_17,memory_reg_bram_8_n_18,memory_reg_bram_8_n_19,memory_reg_bram_8_n_20,memory_reg_bram_8_n_21,memory_reg_bram_8_n_22,memory_reg_bram_8_n_23,memory_reg_bram_8_n_24,memory_reg_bram_8_n_25,memory_reg_bram_8_n_26,memory_reg_bram_8_n_27,memory_reg_bram_8_n_28,memory_reg_bram_8_n_29,memory_reg_bram_8_n_30,memory_reg_bram_8_n_31,memory_reg_bram_8_n_32,memory_reg_bram_8_n_33,memory_reg_bram_8_n_34,memory_reg_bram_8_n_35}),
        .DOBDO({memory_reg_bram_8_n_36,memory_reg_bram_8_n_37,memory_reg_bram_8_n_38,memory_reg_bram_8_n_39,memory_reg_bram_8_n_40,memory_reg_bram_8_n_41,memory_reg_bram_8_n_42,memory_reg_bram_8_n_43,memory_reg_bram_8_n_44,memory_reg_bram_8_n_45,memory_reg_bram_8_n_46,memory_reg_bram_8_n_47,memory_reg_bram_8_n_48,memory_reg_bram_8_n_49,memory_reg_bram_8_n_50,memory_reg_bram_8_n_51,memory_reg_bram_8_n_52,memory_reg_bram_8_n_53,memory_reg_bram_8_n_54,memory_reg_bram_8_n_55,memory_reg_bram_8_n_56,memory_reg_bram_8_n_57,memory_reg_bram_8_n_58,memory_reg_bram_8_n_59,memory_reg_bram_8_n_60,memory_reg_bram_8_n_61,memory_reg_bram_8_n_62,memory_reg_bram_8_n_63,memory_reg_bram_8_n_64,memory_reg_bram_8_n_65,memory_reg_bram_8_n_66,memory_reg_bram_8_n_67}),
        .DOPADOP(NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_8_0),
        .ENBWREN(memory_reg_bram_8_1),
        .INJECTDBITERR(NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_8_SBITERR_UNCONNECTED),
        .WEA(WEA),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_9
       (.ADDRARDADDR({1'b1,IOBUS_addr[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC_COUNT[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(sclk_BUFG),
        .CLKBWRCLK(sclk_BUFG),
        .DBITERR(NLW_memory_reg_bram_9_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_9_n_4,memory_reg_bram_9_n_5,memory_reg_bram_9_n_6,memory_reg_bram_9_n_7,memory_reg_bram_9_n_8,memory_reg_bram_9_n_9,memory_reg_bram_9_n_10,memory_reg_bram_9_n_11,memory_reg_bram_9_n_12,memory_reg_bram_9_n_13,memory_reg_bram_9_n_14,memory_reg_bram_9_n_15,memory_reg_bram_9_n_16,memory_reg_bram_9_n_17,memory_reg_bram_9_n_18,memory_reg_bram_9_n_19,memory_reg_bram_9_n_20,memory_reg_bram_9_n_21,memory_reg_bram_9_n_22,memory_reg_bram_9_n_23,memory_reg_bram_9_n_24,memory_reg_bram_9_n_25,memory_reg_bram_9_n_26,memory_reg_bram_9_n_27,memory_reg_bram_9_n_28,memory_reg_bram_9_n_29,memory_reg_bram_9_n_30,memory_reg_bram_9_n_31,memory_reg_bram_9_n_32,memory_reg_bram_9_n_33,memory_reg_bram_9_n_34,memory_reg_bram_9_n_35}),
        .DOBDO({memory_reg_bram_9_n_36,memory_reg_bram_9_n_37,memory_reg_bram_9_n_38,memory_reg_bram_9_n_39,memory_reg_bram_9_n_40,memory_reg_bram_9_n_41,memory_reg_bram_9_n_42,memory_reg_bram_9_n_43,memory_reg_bram_9_n_44,memory_reg_bram_9_n_45,memory_reg_bram_9_n_46,memory_reg_bram_9_n_47,memory_reg_bram_9_n_48,memory_reg_bram_9_n_49,memory_reg_bram_9_n_50,memory_reg_bram_9_n_51,memory_reg_bram_9_n_52,memory_reg_bram_9_n_53,memory_reg_bram_9_n_54,memory_reg_bram_9_n_55,memory_reg_bram_9_n_56,memory_reg_bram_9_n_57,memory_reg_bram_9_n_58,memory_reg_bram_9_n_59,memory_reg_bram_9_n_60,memory_reg_bram_9_n_61,memory_reg_bram_9_n_62,memory_reg_bram_9_n_63,memory_reg_bram_9_n_64,memory_reg_bram_9_n_65,memory_reg_bram_9_n_66,memory_reg_bram_9_n_67}),
        .DOPADOP(NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_9_0),
        .ENBWREN(memory_reg_bram_9_1),
        .INJECTDBITERR(NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_9_SBITERR_UNCONNECTED),
        .WEA(memory_reg_bram_9_2),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_0
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[12]),
        .Q(memory_reg_mux_sel_reg_0_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_1
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[13]),
        .Q(memory_reg_mux_sel_reg_1_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_2
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[14]),
        .Q(memory_reg_mux_sel_reg_2_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_3
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[15]),
        .Q(memory_reg_mux_sel_reg_3_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_4
       (.C(sclk_BUFG),
        .CE(memRead1_fetch),
        .D(PC_COUNT[10]),
        .Q(memory_reg_mux_sel_reg_4_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_5
       (.C(sclk_BUFG),
        .CE(memRead1_fetch),
        .D(PC_COUNT[11]),
        .Q(memory_reg_mux_sel_reg_5_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_6
       (.C(sclk_BUFG),
        .CE(memRead1_fetch),
        .D(PC_COUNT[12]),
        .Q(memory_reg_mux_sel_reg_6_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_reg_7
       (.C(sclk_BUFG),
        .CE(memRead1_fetch),
        .D(PC_COUNT[13]),
        .Q(memory_reg_mux_sel_reg_7_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[64]_i_10 
       (.I0(memory_reg_bram_15_n_35),
        .I1(memory_reg_bram_14_n_35),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_35),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_35),
        .O(\memory_to_writeback[64]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[64]_i_11 
       (.I0(memory_reg_bram_19_n_35),
        .I1(memory_reg_bram_18_n_35),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_35),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_35),
        .O(\memory_to_writeback[64]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[64]_i_12 
       (.I0(memory_reg_bram_23_n_35),
        .I1(memory_reg_bram_22_n_35),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_35),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_35),
        .O(\memory_to_writeback[64]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[64]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_0),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[64]_i_3_0 ),
        .O(p_12_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[64]_i_9 
       (.I0(memory_reg_bram_11_n_35),
        .I1(memory_reg_bram_10_n_35),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_35),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_35),
        .O(\memory_to_writeback[64]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[65]_i_10 
       (.I0(memory_reg_bram_15_n_34),
        .I1(memory_reg_bram_14_n_34),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_34),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_34),
        .O(\memory_to_writeback[65]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[65]_i_11 
       (.I0(memory_reg_bram_19_n_34),
        .I1(memory_reg_bram_18_n_34),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_34),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_34),
        .O(\memory_to_writeback[65]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[65]_i_12 
       (.I0(memory_reg_bram_23_n_34),
        .I1(memory_reg_bram_22_n_34),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_34),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_34),
        .O(\memory_to_writeback[65]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[65]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_1),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[65]_i_3 ),
        .O(p_12_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[65]_i_9 
       (.I0(memory_reg_bram_11_n_34),
        .I1(memory_reg_bram_10_n_34),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_34),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_34),
        .O(\memory_to_writeback[65]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[66]_i_10 
       (.I0(memory_reg_bram_15_n_33),
        .I1(memory_reg_bram_14_n_33),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_33),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_33),
        .O(\memory_to_writeback[66]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[66]_i_11 
       (.I0(memory_reg_bram_19_n_33),
        .I1(memory_reg_bram_18_n_33),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_33),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_33),
        .O(\memory_to_writeback[66]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[66]_i_12 
       (.I0(memory_reg_bram_23_n_33),
        .I1(memory_reg_bram_22_n_33),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_33),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_33),
        .O(\memory_to_writeback[66]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[66]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_2),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[66]_i_3 ),
        .O(p_12_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[66]_i_9 
       (.I0(memory_reg_bram_11_n_33),
        .I1(memory_reg_bram_10_n_33),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_33),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_33),
        .O(\memory_to_writeback[66]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[67]_i_10 
       (.I0(memory_reg_bram_15_n_32),
        .I1(memory_reg_bram_14_n_32),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_32),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_32),
        .O(\memory_to_writeback[67]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[67]_i_11 
       (.I0(memory_reg_bram_19_n_32),
        .I1(memory_reg_bram_18_n_32),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_32),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_32),
        .O(\memory_to_writeback[67]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[67]_i_12 
       (.I0(memory_reg_bram_23_n_32),
        .I1(memory_reg_bram_22_n_32),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_32),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_32),
        .O(\memory_to_writeback[67]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[67]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_3),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[67]_i_3 ),
        .O(p_12_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[67]_i_9 
       (.I0(memory_reg_bram_11_n_32),
        .I1(memory_reg_bram_10_n_32),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_32),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_32),
        .O(\memory_to_writeback[67]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[68]_i_10 
       (.I0(memory_reg_bram_15_n_31),
        .I1(memory_reg_bram_14_n_31),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_31),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_31),
        .O(\memory_to_writeback[68]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[68]_i_11 
       (.I0(memory_reg_bram_19_n_31),
        .I1(memory_reg_bram_18_n_31),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_31),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_31),
        .O(\memory_to_writeback[68]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[68]_i_12 
       (.I0(memory_reg_bram_23_n_31),
        .I1(memory_reg_bram_22_n_31),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_31),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_31),
        .O(\memory_to_writeback[68]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[68]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_4),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[68]_i_3 ),
        .O(p_12_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[68]_i_9 
       (.I0(memory_reg_bram_11_n_31),
        .I1(memory_reg_bram_10_n_31),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_31),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_31),
        .O(\memory_to_writeback[68]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[69]_i_10 
       (.I0(memory_reg_bram_15_n_30),
        .I1(memory_reg_bram_14_n_30),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_30),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_30),
        .O(\memory_to_writeback[69]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[69]_i_11 
       (.I0(memory_reg_bram_19_n_30),
        .I1(memory_reg_bram_18_n_30),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_30),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_30),
        .O(\memory_to_writeback[69]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[69]_i_12 
       (.I0(memory_reg_bram_23_n_30),
        .I1(memory_reg_bram_22_n_30),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_30),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_30),
        .O(\memory_to_writeback[69]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[69]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_5),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[69]_i_3 ),
        .O(p_12_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[69]_i_9 
       (.I0(memory_reg_bram_11_n_30),
        .I1(memory_reg_bram_10_n_30),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_30),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_30),
        .O(\memory_to_writeback[69]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[70]_i_10 
       (.I0(memory_reg_bram_15_n_29),
        .I1(memory_reg_bram_14_n_29),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_29),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_29),
        .O(\memory_to_writeback[70]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[70]_i_11 
       (.I0(memory_reg_bram_19_n_29),
        .I1(memory_reg_bram_18_n_29),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_29),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_29),
        .O(\memory_to_writeback[70]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[70]_i_12 
       (.I0(memory_reg_bram_23_n_29),
        .I1(memory_reg_bram_22_n_29),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_29),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_29),
        .O(\memory_to_writeback[70]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[70]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_6),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[70]_i_3 ),
        .O(p_12_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[70]_i_9 
       (.I0(memory_reg_bram_11_n_29),
        .I1(memory_reg_bram_10_n_29),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_29),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_29),
        .O(\memory_to_writeback[70]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[71]_i_11 
       (.I0(memory_reg_bram_11_n_28),
        .I1(memory_reg_bram_10_n_28),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_28),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_28),
        .O(\memory_to_writeback[71]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[71]_i_12 
       (.I0(memory_reg_bram_15_n_28),
        .I1(memory_reg_bram_14_n_28),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_28),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_28),
        .O(\memory_to_writeback[71]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[71]_i_13 
       (.I0(memory_reg_bram_19_n_28),
        .I1(memory_reg_bram_18_n_28),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_28),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_28),
        .O(\memory_to_writeback[71]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[71]_i_14 
       (.I0(memory_reg_bram_23_n_28),
        .I1(memory_reg_bram_22_n_28),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_28),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_28),
        .O(\memory_to_writeback[71]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \memory_to_writeback[71]_i_3 
       (.I0(p_13_in),
        .I1(ram_addr),
        .I2(Q[0]),
        .I3(s_prog_ram_we),
        .I4(p_12_in[7]),
        .O(\r_ram_addr_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[71]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_7),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[71]_i_4 ),
        .O(p_12_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[72]_i_10 
       (.I0(memory_reg_bram_15_n_27),
        .I1(memory_reg_bram_14_n_27),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_27),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_27),
        .O(\memory_to_writeback[72]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[72]_i_11 
       (.I0(memory_reg_bram_19_n_27),
        .I1(memory_reg_bram_18_n_27),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_27),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_27),
        .O(\memory_to_writeback[72]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[72]_i_12 
       (.I0(memory_reg_bram_23_n_27),
        .I1(memory_reg_bram_22_n_27),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_27),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_27),
        .O(\memory_to_writeback[72]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[72]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_8),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[64]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[72]_i_9 
       (.I0(memory_reg_bram_11_n_27),
        .I1(memory_reg_bram_10_n_27),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_27),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_27),
        .O(\memory_to_writeback[72]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[73]_i_10 
       (.I0(memory_reg_bram_15_n_26),
        .I1(memory_reg_bram_14_n_26),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_26),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_26),
        .O(\memory_to_writeback[73]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[73]_i_11 
       (.I0(memory_reg_bram_19_n_26),
        .I1(memory_reg_bram_18_n_26),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_26),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_26),
        .O(\memory_to_writeback[73]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[73]_i_12 
       (.I0(memory_reg_bram_23_n_26),
        .I1(memory_reg_bram_22_n_26),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_26),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_26),
        .O(\memory_to_writeback[73]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[73]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_9),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[65]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[73]_i_9 
       (.I0(memory_reg_bram_11_n_26),
        .I1(memory_reg_bram_10_n_26),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_26),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_26),
        .O(\memory_to_writeback[73]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[74]_i_10 
       (.I0(memory_reg_bram_15_n_25),
        .I1(memory_reg_bram_14_n_25),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_25),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_25),
        .O(\memory_to_writeback[74]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[74]_i_11 
       (.I0(memory_reg_bram_19_n_25),
        .I1(memory_reg_bram_18_n_25),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_25),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_25),
        .O(\memory_to_writeback[74]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[74]_i_12 
       (.I0(memory_reg_bram_23_n_25),
        .I1(memory_reg_bram_22_n_25),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_25),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_25),
        .O(\memory_to_writeback[74]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[74]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_10),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[66]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[74]_i_9 
       (.I0(memory_reg_bram_11_n_25),
        .I1(memory_reg_bram_10_n_25),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_25),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_25),
        .O(\memory_to_writeback[74]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[75]_i_10 
       (.I0(memory_reg_bram_15_n_24),
        .I1(memory_reg_bram_14_n_24),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_24),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_24),
        .O(\memory_to_writeback[75]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[75]_i_11 
       (.I0(memory_reg_bram_19_n_24),
        .I1(memory_reg_bram_18_n_24),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_24),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_24),
        .O(\memory_to_writeback[75]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[75]_i_12 
       (.I0(memory_reg_bram_23_n_24),
        .I1(memory_reg_bram_22_n_24),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_24),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_24),
        .O(\memory_to_writeback[75]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[75]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_11),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[67]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[75]_i_9 
       (.I0(memory_reg_bram_11_n_24),
        .I1(memory_reg_bram_10_n_24),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_24),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_24),
        .O(\memory_to_writeback[75]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[76]_i_10 
       (.I0(memory_reg_bram_15_n_23),
        .I1(memory_reg_bram_14_n_23),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_23),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_23),
        .O(\memory_to_writeback[76]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[76]_i_11 
       (.I0(memory_reg_bram_19_n_23),
        .I1(memory_reg_bram_18_n_23),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_23),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_23),
        .O(\memory_to_writeback[76]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[76]_i_12 
       (.I0(memory_reg_bram_23_n_23),
        .I1(memory_reg_bram_22_n_23),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_23),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_23),
        .O(\memory_to_writeback[76]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[76]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_12),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[68]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[76]_i_9 
       (.I0(memory_reg_bram_11_n_23),
        .I1(memory_reg_bram_10_n_23),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_23),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_23),
        .O(\memory_to_writeback[76]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[77]_i_10 
       (.I0(memory_reg_bram_15_n_22),
        .I1(memory_reg_bram_14_n_22),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_22),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_22),
        .O(\memory_to_writeback[77]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[77]_i_11 
       (.I0(memory_reg_bram_19_n_22),
        .I1(memory_reg_bram_18_n_22),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_22),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_22),
        .O(\memory_to_writeback[77]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[77]_i_12 
       (.I0(memory_reg_bram_23_n_22),
        .I1(memory_reg_bram_22_n_22),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_22),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_22),
        .O(\memory_to_writeback[77]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[77]_i_4 
       (.I0(memory_reg_mux_sel_reg_3_13),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[69]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[77]_i_9 
       (.I0(memory_reg_bram_11_n_22),
        .I1(memory_reg_bram_10_n_22),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_22),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_22),
        .O(\memory_to_writeback[77]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[78]_i_18 
       (.I0(memory_reg_bram_11_n_21),
        .I1(memory_reg_bram_10_n_21),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_21),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_21),
        .O(\memory_to_writeback[78]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[78]_i_19 
       (.I0(memory_reg_bram_15_n_21),
        .I1(memory_reg_bram_14_n_21),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_21),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_21),
        .O(\memory_to_writeback[78]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[78]_i_20 
       (.I0(memory_reg_bram_19_n_21),
        .I1(memory_reg_bram_18_n_21),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_21),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_21),
        .O(\memory_to_writeback[78]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[78]_i_21 
       (.I0(memory_reg_bram_23_n_21),
        .I1(memory_reg_bram_22_n_21),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_21),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_21),
        .O(\memory_to_writeback[78]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[78]_i_8 
       (.I0(memory_reg_mux_sel_reg_3_14),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[70]_i_2 ),
        .O(\memory_to_writeback_reg[95]_i_12 [6]));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[79]_i_1 
       (.I0(\memory_to_writeback_reg[79] ),
        .I1(mem_size_after_memory),
        .I2(\memory_to_writeback[79]_i_3_n_0 ),
        .I3(\execute_to_memory_reg[174] ),
        .I4(\execute_to_memory_reg[172] ),
        .I5(\memory_to_writeback[79]_i_4_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[79]_i_12 
       (.I0(memory_reg_bram_11_n_20),
        .I1(memory_reg_bram_10_n_20),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_20),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_20),
        .O(\memory_to_writeback[79]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[79]_i_13 
       (.I0(memory_reg_bram_15_n_20),
        .I1(memory_reg_bram_14_n_20),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_20),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_20),
        .O(\memory_to_writeback[79]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[79]_i_14 
       (.I0(memory_reg_bram_19_n_20),
        .I1(memory_reg_bram_18_n_20),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_20),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_20),
        .O(\memory_to_writeback[79]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[79]_i_15 
       (.I0(memory_reg_bram_23_n_20),
        .I1(memory_reg_bram_22_n_20),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_20),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_20),
        .O(\memory_to_writeback[79]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BEB28E82)) 
    \memory_to_writeback[79]_i_3 
       (.I0(p_13_in),
        .I1(IOBUS_addr[0]),
        .I2(IOBUS_addr[1]),
        .I3(p_14_in[7]),
        .I4(p_15_in[7]),
        .I5(\memory_to_writeback_reg[79]_0 ),
        .O(\memory_to_writeback[79]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[79]_i_4 
       (.I0(ioIn_buffer[15]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\memory_to_writeback[79]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[79]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_15),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[79]_i_3_0 ),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[80]_i_11 
       (.I0(memory_reg_bram_11_n_19),
        .I1(memory_reg_bram_10_n_19),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_19),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_19),
        .O(\memory_to_writeback[80]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[80]_i_12 
       (.I0(memory_reg_bram_15_n_19),
        .I1(memory_reg_bram_14_n_19),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_19),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_19),
        .O(\memory_to_writeback[80]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[80]_i_13 
       (.I0(memory_reg_bram_19_n_19),
        .I1(memory_reg_bram_18_n_19),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_19),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_19),
        .O(\memory_to_writeback[80]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[80]_i_14 
       (.I0(memory_reg_bram_23_n_19),
        .I1(memory_reg_bram_22_n_19),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_19),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_19),
        .O(\memory_to_writeback[80]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[80]_i_4 
       (.I0(ioIn_buffer[16]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[16]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[80]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_16),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[80]_i_3 ),
        .O(p_14_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[81]_i_11 
       (.I0(memory_reg_bram_11_n_18),
        .I1(memory_reg_bram_10_n_18),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_18),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_18),
        .O(\memory_to_writeback[81]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[81]_i_12 
       (.I0(memory_reg_bram_15_n_18),
        .I1(memory_reg_bram_14_n_18),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_18),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_18),
        .O(\memory_to_writeback[81]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[81]_i_13 
       (.I0(memory_reg_bram_19_n_18),
        .I1(memory_reg_bram_18_n_18),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_18),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_18),
        .O(\memory_to_writeback[81]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[81]_i_14 
       (.I0(memory_reg_bram_23_n_18),
        .I1(memory_reg_bram_22_n_18),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_18),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_18),
        .O(\memory_to_writeback[81]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[81]_i_4 
       (.I0(ioIn_buffer[17]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[17]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[81]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_17),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[81]_i_3 ),
        .O(p_14_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[82]_i_11 
       (.I0(memory_reg_bram_11_n_17),
        .I1(memory_reg_bram_10_n_17),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_17),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_17),
        .O(\memory_to_writeback[82]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[82]_i_12 
       (.I0(memory_reg_bram_15_n_17),
        .I1(memory_reg_bram_14_n_17),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_17),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_17),
        .O(\memory_to_writeback[82]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[82]_i_13 
       (.I0(memory_reg_bram_19_n_17),
        .I1(memory_reg_bram_18_n_17),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_17),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_17),
        .O(\memory_to_writeback[82]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[82]_i_14 
       (.I0(memory_reg_bram_23_n_17),
        .I1(memory_reg_bram_22_n_17),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_17),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_17),
        .O(\memory_to_writeback[82]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[82]_i_4 
       (.I0(ioIn_buffer[18]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[18]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[82]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_18),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[82]_i_3 ),
        .O(p_14_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[83]_i_11 
       (.I0(memory_reg_bram_11_n_16),
        .I1(memory_reg_bram_10_n_16),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_16),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_16),
        .O(\memory_to_writeback[83]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[83]_i_12 
       (.I0(memory_reg_bram_15_n_16),
        .I1(memory_reg_bram_14_n_16),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_16),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_16),
        .O(\memory_to_writeback[83]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[83]_i_13 
       (.I0(memory_reg_bram_19_n_16),
        .I1(memory_reg_bram_18_n_16),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_16),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_16),
        .O(\memory_to_writeback[83]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[83]_i_14 
       (.I0(memory_reg_bram_23_n_16),
        .I1(memory_reg_bram_22_n_16),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_16),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_16),
        .O(\memory_to_writeback[83]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[83]_i_4 
       (.I0(ioIn_buffer[19]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[19]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[83]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_19),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[83]_i_3 ),
        .O(p_14_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[84]_i_11 
       (.I0(memory_reg_bram_11_n_15),
        .I1(memory_reg_bram_10_n_15),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_15),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_15),
        .O(\memory_to_writeback[84]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[84]_i_12 
       (.I0(memory_reg_bram_15_n_15),
        .I1(memory_reg_bram_14_n_15),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_15),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_15),
        .O(\memory_to_writeback[84]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[84]_i_13 
       (.I0(memory_reg_bram_19_n_15),
        .I1(memory_reg_bram_18_n_15),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_15),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_15),
        .O(\memory_to_writeback[84]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[84]_i_14 
       (.I0(memory_reg_bram_23_n_15),
        .I1(memory_reg_bram_22_n_15),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_15),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_15),
        .O(\memory_to_writeback[84]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[84]_i_4 
       (.I0(ioIn_buffer[20]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[20]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[84]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_20),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[84]_i_3 ),
        .O(p_14_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[85]_i_11 
       (.I0(memory_reg_bram_11_n_14),
        .I1(memory_reg_bram_10_n_14),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_14),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_14),
        .O(\memory_to_writeback[85]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[85]_i_12 
       (.I0(memory_reg_bram_15_n_14),
        .I1(memory_reg_bram_14_n_14),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_14),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_14),
        .O(\memory_to_writeback[85]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[85]_i_13 
       (.I0(memory_reg_bram_19_n_14),
        .I1(memory_reg_bram_18_n_14),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_14),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_14),
        .O(\memory_to_writeback[85]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[85]_i_14 
       (.I0(memory_reg_bram_23_n_14),
        .I1(memory_reg_bram_22_n_14),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_14),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_14),
        .O(\memory_to_writeback[85]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[85]_i_4 
       (.I0(ioIn_buffer[21]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[21]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[85]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_21),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[85]_i_3 ),
        .O(p_14_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[86]_i_11 
       (.I0(memory_reg_bram_11_n_13),
        .I1(memory_reg_bram_10_n_13),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_13),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_13),
        .O(\memory_to_writeback[86]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[86]_i_12 
       (.I0(memory_reg_bram_15_n_13),
        .I1(memory_reg_bram_14_n_13),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_13),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_13),
        .O(\memory_to_writeback[86]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[86]_i_13 
       (.I0(memory_reg_bram_19_n_13),
        .I1(memory_reg_bram_18_n_13),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_13),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_13),
        .O(\memory_to_writeback[86]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[86]_i_14 
       (.I0(memory_reg_bram_23_n_13),
        .I1(memory_reg_bram_22_n_13),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_13),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_13),
        .O(\memory_to_writeback[86]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[86]_i_4 
       (.I0(ioIn_buffer[22]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[22]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[86]_i_6 
       (.I0(memory_reg_mux_sel_reg_3_22),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[86]_i_3 ),
        .O(p_14_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[87]_i_13 
       (.I0(memory_reg_bram_11_n_12),
        .I1(memory_reg_bram_10_n_12),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_12),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_12),
        .O(\memory_to_writeback[87]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[87]_i_14 
       (.I0(memory_reg_bram_15_n_12),
        .I1(memory_reg_bram_14_n_12),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_12),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_12),
        .O(\memory_to_writeback[87]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[87]_i_15 
       (.I0(memory_reg_bram_19_n_12),
        .I1(memory_reg_bram_18_n_12),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_12),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_12),
        .O(\memory_to_writeback[87]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[87]_i_16 
       (.I0(memory_reg_bram_23_n_12),
        .I1(memory_reg_bram_22_n_12),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_12),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_12),
        .O(\memory_to_writeback[87]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \memory_to_writeback[87]_i_3 
       (.I0(\r_ram_addr_reg[0] ),
        .I1(IOBUS_addr[1]),
        .I2(p_15_in[7]),
        .I3(Q[6]),
        .I4(s_prog_ram_we),
        .I5(Q[7]),
        .O(\execute_to_memory_reg[172] ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[87]_i_5 
       (.I0(ioIn_buffer[23]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \memory_to_writeback[87]_i_7 
       (.I0(p_14_in[7]),
        .I1(ram_addr),
        .I2(Q[0]),
        .I3(s_prog_ram_we),
        .I4(p_13_in),
        .O(\r_ram_addr_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[87]_i_8 
       (.I0(memory_reg_mux_sel_reg_3_23),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[71]_i_4_0 ),
        .O(p_14_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[88]_i_10 
       (.I0(memory_reg_bram_11_n_11),
        .I1(memory_reg_bram_10_n_11),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_11),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_11),
        .O(\memory_to_writeback[88]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[88]_i_11 
       (.I0(memory_reg_bram_15_n_11),
        .I1(memory_reg_bram_14_n_11),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_11),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_11),
        .O(\memory_to_writeback[88]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[88]_i_12 
       (.I0(memory_reg_bram_19_n_11),
        .I1(memory_reg_bram_18_n_11),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_11),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_11),
        .O(\memory_to_writeback[88]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[88]_i_13 
       (.I0(memory_reg_bram_23_n_11),
        .I1(memory_reg_bram_22_n_11),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_11),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_11),
        .O(\memory_to_writeback[88]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[88]_i_4 
       (.I0(ioIn_buffer[24]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[24]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[88]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_24),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[64]_i_3_1 ),
        .O(p_15_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[89]_i_10 
       (.I0(memory_reg_bram_11_n_10),
        .I1(memory_reg_bram_10_n_10),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_10),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_10),
        .O(\memory_to_writeback[89]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[89]_i_11 
       (.I0(memory_reg_bram_15_n_10),
        .I1(memory_reg_bram_14_n_10),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_10),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_10),
        .O(\memory_to_writeback[89]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[89]_i_12 
       (.I0(memory_reg_bram_19_n_10),
        .I1(memory_reg_bram_18_n_10),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_10),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_10),
        .O(\memory_to_writeback[89]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[89]_i_13 
       (.I0(memory_reg_bram_23_n_10),
        .I1(memory_reg_bram_22_n_10),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_10),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_10),
        .O(\memory_to_writeback[89]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[89]_i_4 
       (.I0(ioIn_buffer[25]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[25]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[89]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_25),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[65]_i_3_0 ),
        .O(p_15_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[90]_i_10 
       (.I0(memory_reg_bram_11_n_9),
        .I1(memory_reg_bram_10_n_9),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_9),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_9),
        .O(\memory_to_writeback[90]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[90]_i_11 
       (.I0(memory_reg_bram_15_n_9),
        .I1(memory_reg_bram_14_n_9),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_9),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_9),
        .O(\memory_to_writeback[90]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[90]_i_12 
       (.I0(memory_reg_bram_19_n_9),
        .I1(memory_reg_bram_18_n_9),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_9),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_9),
        .O(\memory_to_writeback[90]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[90]_i_13 
       (.I0(memory_reg_bram_23_n_9),
        .I1(memory_reg_bram_22_n_9),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_9),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_9),
        .O(\memory_to_writeback[90]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[90]_i_4 
       (.I0(ioIn_buffer[26]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[26]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[90]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_26),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[66]_i_3_0 ),
        .O(p_15_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[91]_i_10 
       (.I0(memory_reg_bram_11_n_8),
        .I1(memory_reg_bram_10_n_8),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_8),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_8),
        .O(\memory_to_writeback[91]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[91]_i_11 
       (.I0(memory_reg_bram_15_n_8),
        .I1(memory_reg_bram_14_n_8),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_8),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_8),
        .O(\memory_to_writeback[91]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[91]_i_12 
       (.I0(memory_reg_bram_19_n_8),
        .I1(memory_reg_bram_18_n_8),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_8),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_8),
        .O(\memory_to_writeback[91]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[91]_i_13 
       (.I0(memory_reg_bram_23_n_8),
        .I1(memory_reg_bram_22_n_8),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_8),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_8),
        .O(\memory_to_writeback[91]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[91]_i_4 
       (.I0(ioIn_buffer[27]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[27]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[91]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_27),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[67]_i_3_0 ),
        .O(p_15_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[92]_i_10 
       (.I0(memory_reg_bram_11_n_7),
        .I1(memory_reg_bram_10_n_7),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_7),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_7),
        .O(\memory_to_writeback[92]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[92]_i_11 
       (.I0(memory_reg_bram_15_n_7),
        .I1(memory_reg_bram_14_n_7),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_7),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_7),
        .O(\memory_to_writeback[92]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[92]_i_12 
       (.I0(memory_reg_bram_19_n_7),
        .I1(memory_reg_bram_18_n_7),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_7),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_7),
        .O(\memory_to_writeback[92]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[92]_i_13 
       (.I0(memory_reg_bram_23_n_7),
        .I1(memory_reg_bram_22_n_7),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_7),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_7),
        .O(\memory_to_writeback[92]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[92]_i_4 
       (.I0(ioIn_buffer[28]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[28]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[92]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_28),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[68]_i_3_0 ),
        .O(p_15_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[93]_i_10 
       (.I0(memory_reg_bram_11_n_6),
        .I1(memory_reg_bram_10_n_6),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_6),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_6),
        .O(\memory_to_writeback[93]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[93]_i_11 
       (.I0(memory_reg_bram_15_n_6),
        .I1(memory_reg_bram_14_n_6),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_6),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_6),
        .O(\memory_to_writeback[93]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[93]_i_12 
       (.I0(memory_reg_bram_19_n_6),
        .I1(memory_reg_bram_18_n_6),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_6),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_6),
        .O(\memory_to_writeback[93]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[93]_i_13 
       (.I0(memory_reg_bram_23_n_6),
        .I1(memory_reg_bram_22_n_6),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_6),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_6),
        .O(\memory_to_writeback[93]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[93]_i_4 
       (.I0(ioIn_buffer[29]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[29]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[93]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_29),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[69]_i_3_0 ),
        .O(p_15_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[94]_i_10 
       (.I0(memory_reg_bram_11_n_5),
        .I1(memory_reg_bram_10_n_5),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_5),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_5),
        .O(\memory_to_writeback[94]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[94]_i_11 
       (.I0(memory_reg_bram_15_n_5),
        .I1(memory_reg_bram_14_n_5),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_5),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_5),
        .O(\memory_to_writeback[94]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[94]_i_12 
       (.I0(memory_reg_bram_19_n_5),
        .I1(memory_reg_bram_18_n_5),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_5),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_5),
        .O(\memory_to_writeback[94]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[94]_i_13 
       (.I0(memory_reg_bram_23_n_5),
        .I1(memory_reg_bram_22_n_5),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_5),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_5),
        .O(\memory_to_writeback[94]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[94]_i_4 
       (.I0(ioIn_buffer[30]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[30]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[94]_i_5 
       (.I0(memory_reg_mux_sel_reg_3_30),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[70]_i_3_0 ),
        .O(p_15_in[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \memory_to_writeback[95]_i_10 
       (.I0(p_14_in[7]),
        .I1(IOBUS_addr[0]),
        .I2(p_15_in[7]),
        .I3(IOBUS_addr[1]),
        .I4(p_13_in),
        .O(\memory_to_writeback[95]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[95]_i_16 
       (.I0(memory_reg_bram_11_n_4),
        .I1(memory_reg_bram_10_n_4),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_9_n_4),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_8_n_4),
        .O(\memory_to_writeback[95]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[95]_i_17 
       (.I0(memory_reg_bram_15_n_4),
        .I1(memory_reg_bram_14_n_4),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_13_n_4),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_12_n_4),
        .O(\memory_to_writeback[95]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[95]_i_18 
       (.I0(memory_reg_bram_19_n_4),
        .I1(memory_reg_bram_18_n_4),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_17_n_4),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_16_n_4),
        .O(\memory_to_writeback[95]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \memory_to_writeback[95]_i_19 
       (.I0(memory_reg_bram_23_n_4),
        .I1(memory_reg_bram_22_n_4),
        .I2(memory_reg_mux_sel_reg_1_n_0),
        .I3(memory_reg_bram_21_n_4),
        .I4(memory_reg_mux_sel_reg_0_n_0),
        .I5(memory_reg_bram_20_n_4),
        .O(\memory_to_writeback[95]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1D1DFFFF1D1DFF1D)) 
    \memory_to_writeback[95]_i_4 
       (.I0(\r_ram_addr_reg[0]_0 ),
        .I1(IOBUS_addr[1]),
        .I2(\r_ram_addr_reg[0]_1 ),
        .I3(Q[7]),
        .I4(s_prog_ram_we),
        .I5(Q[6]),
        .O(\execute_to_memory_reg[174] ));
  LUT4 #(
    .INIT(16'h0008)) 
    \memory_to_writeback[95]_i_5 
       (.I0(\memory_to_writeback[95]_i_10_n_0 ),
        .I1(Q[6]),
        .I2(s_prog_ram_we),
        .I3(Q[7]),
        .O(\execute_to_memory_reg[172]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \memory_to_writeback[95]_i_6 
       (.I0(ioIn_buffer[31]),
        .I1(\memory_to_writeback_reg[79]_1 ),
        .O(\ioIn_buffer_reg[31]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_to_writeback[95]_i_7 
       (.I0(memory_reg_mux_sel_reg_3_31),
        .I1(\memory_to_writeback[64]_i_3 ),
        .I2(\memory_to_writeback[78]_i_9 ),
        .O(p_15_in[7]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \memory_to_writeback[95]_i_9 
       (.I0(p_15_in[7]),
        .I1(ram_addr),
        .I2(Q[0]),
        .I3(s_prog_ram_we),
        .I4(p_14_in[7]),
        .O(\r_ram_addr_reg[0]_1 ));
  MUXF8 \memory_to_writeback_reg[64]_i_5 
       (.I0(\memory_to_writeback_reg[64]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[64]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_0),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[64]_i_7 
       (.I0(\memory_to_writeback[64]_i_9_n_0 ),
        .I1(\memory_to_writeback[64]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[64]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[64]_i_8 
       (.I0(\memory_to_writeback[64]_i_11_n_0 ),
        .I1(\memory_to_writeback[64]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[64]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[65]_i_5 
       (.I0(\memory_to_writeback_reg[65]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[65]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_1),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[65]_i_7 
       (.I0(\memory_to_writeback[65]_i_9_n_0 ),
        .I1(\memory_to_writeback[65]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[65]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[65]_i_8 
       (.I0(\memory_to_writeback[65]_i_11_n_0 ),
        .I1(\memory_to_writeback[65]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[65]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[66]_i_5 
       (.I0(\memory_to_writeback_reg[66]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[66]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_2),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[66]_i_7 
       (.I0(\memory_to_writeback[66]_i_9_n_0 ),
        .I1(\memory_to_writeback[66]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[66]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[66]_i_8 
       (.I0(\memory_to_writeback[66]_i_11_n_0 ),
        .I1(\memory_to_writeback[66]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[66]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[67]_i_5 
       (.I0(\memory_to_writeback_reg[67]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[67]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_3),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[67]_i_7 
       (.I0(\memory_to_writeback[67]_i_9_n_0 ),
        .I1(\memory_to_writeback[67]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[67]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[67]_i_8 
       (.I0(\memory_to_writeback[67]_i_11_n_0 ),
        .I1(\memory_to_writeback[67]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[67]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[68]_i_5 
       (.I0(\memory_to_writeback_reg[68]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[68]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_4),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[68]_i_7 
       (.I0(\memory_to_writeback[68]_i_9_n_0 ),
        .I1(\memory_to_writeback[68]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[68]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[68]_i_8 
       (.I0(\memory_to_writeback[68]_i_11_n_0 ),
        .I1(\memory_to_writeback[68]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[68]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[69]_i_5 
       (.I0(\memory_to_writeback_reg[69]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[69]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_5),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[69]_i_7 
       (.I0(\memory_to_writeback[69]_i_9_n_0 ),
        .I1(\memory_to_writeback[69]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[69]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[69]_i_8 
       (.I0(\memory_to_writeback[69]_i_11_n_0 ),
        .I1(\memory_to_writeback[69]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[69]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[70]_i_5 
       (.I0(\memory_to_writeback_reg[70]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[70]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_6),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[70]_i_7 
       (.I0(\memory_to_writeback[70]_i_9_n_0 ),
        .I1(\memory_to_writeback[70]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[70]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[70]_i_8 
       (.I0(\memory_to_writeback[70]_i_11_n_0 ),
        .I1(\memory_to_writeback[70]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[70]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[71]_i_10 
       (.I0(\memory_to_writeback[71]_i_13_n_0 ),
        .I1(\memory_to_writeback[71]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[71]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[71]_i_7 
       (.I0(\memory_to_writeback_reg[71]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[71]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_7),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[71]_i_9 
       (.I0(\memory_to_writeback[71]_i_11_n_0 ),
        .I1(\memory_to_writeback[71]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[71]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[72]_i_5 
       (.I0(\memory_to_writeback_reg[72]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[72]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_8),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[72]_i_7 
       (.I0(\memory_to_writeback[72]_i_9_n_0 ),
        .I1(\memory_to_writeback[72]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[72]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[72]_i_8 
       (.I0(\memory_to_writeback[72]_i_11_n_0 ),
        .I1(\memory_to_writeback[72]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[72]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[73]_i_5 
       (.I0(\memory_to_writeback_reg[73]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[73]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_9),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[73]_i_7 
       (.I0(\memory_to_writeback[73]_i_9_n_0 ),
        .I1(\memory_to_writeback[73]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[73]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[73]_i_8 
       (.I0(\memory_to_writeback[73]_i_11_n_0 ),
        .I1(\memory_to_writeback[73]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[73]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[74]_i_5 
       (.I0(\memory_to_writeback_reg[74]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[74]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_10),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[74]_i_7 
       (.I0(\memory_to_writeback[74]_i_9_n_0 ),
        .I1(\memory_to_writeback[74]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[74]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[74]_i_8 
       (.I0(\memory_to_writeback[74]_i_11_n_0 ),
        .I1(\memory_to_writeback[74]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[74]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[75]_i_5 
       (.I0(\memory_to_writeback_reg[75]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[75]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_11),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[75]_i_7 
       (.I0(\memory_to_writeback[75]_i_9_n_0 ),
        .I1(\memory_to_writeback[75]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[75]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[75]_i_8 
       (.I0(\memory_to_writeback[75]_i_11_n_0 ),
        .I1(\memory_to_writeback[75]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[75]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[76]_i_5 
       (.I0(\memory_to_writeback_reg[76]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[76]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_12),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[76]_i_7 
       (.I0(\memory_to_writeback[76]_i_9_n_0 ),
        .I1(\memory_to_writeback[76]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[76]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[76]_i_8 
       (.I0(\memory_to_writeback[76]_i_11_n_0 ),
        .I1(\memory_to_writeback[76]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[76]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[77]_i_5 
       (.I0(\memory_to_writeback_reg[77]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[77]_i_8_n_0 ),
        .O(memory_reg_mux_sel_reg_3_13),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[77]_i_7 
       (.I0(\memory_to_writeback[77]_i_9_n_0 ),
        .I1(\memory_to_writeback[77]_i_10_n_0 ),
        .O(\memory_to_writeback_reg[77]_i_7_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[77]_i_8 
       (.I0(\memory_to_writeback[77]_i_11_n_0 ),
        .I1(\memory_to_writeback[77]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[77]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[78]_i_14 
       (.I0(\memory_to_writeback_reg[78]_i_16_n_0 ),
        .I1(\memory_to_writeback_reg[78]_i_17_n_0 ),
        .O(memory_reg_mux_sel_reg_3_14),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[78]_i_16 
       (.I0(\memory_to_writeback[78]_i_18_n_0 ),
        .I1(\memory_to_writeback[78]_i_19_n_0 ),
        .O(\memory_to_writeback_reg[78]_i_16_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[78]_i_17 
       (.I0(\memory_to_writeback[78]_i_20_n_0 ),
        .I1(\memory_to_writeback[78]_i_21_n_0 ),
        .O(\memory_to_writeback_reg[78]_i_17_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[79]_i_10 
       (.I0(\memory_to_writeback[79]_i_12_n_0 ),
        .I1(\memory_to_writeback[79]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[79]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[79]_i_11 
       (.I0(\memory_to_writeback[79]_i_14_n_0 ),
        .I1(\memory_to_writeback[79]_i_15_n_0 ),
        .O(\memory_to_writeback_reg[79]_i_11_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[79]_i_8 
       (.I0(\memory_to_writeback_reg[79]_i_10_n_0 ),
        .I1(\memory_to_writeback_reg[79]_i_11_n_0 ),
        .O(memory_reg_mux_sel_reg_3_15),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[80]_i_10 
       (.I0(\memory_to_writeback[80]_i_13_n_0 ),
        .I1(\memory_to_writeback[80]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[80]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[80]_i_7 
       (.I0(\memory_to_writeback_reg[80]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[80]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_16),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[80]_i_9 
       (.I0(\memory_to_writeback[80]_i_11_n_0 ),
        .I1(\memory_to_writeback[80]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[80]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[81]_i_10 
       (.I0(\memory_to_writeback[81]_i_13_n_0 ),
        .I1(\memory_to_writeback[81]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[81]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[81]_i_7 
       (.I0(\memory_to_writeback_reg[81]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[81]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_17),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[81]_i_9 
       (.I0(\memory_to_writeback[81]_i_11_n_0 ),
        .I1(\memory_to_writeback[81]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[81]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[82]_i_10 
       (.I0(\memory_to_writeback[82]_i_13_n_0 ),
        .I1(\memory_to_writeback[82]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[82]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[82]_i_7 
       (.I0(\memory_to_writeback_reg[82]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[82]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_18),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[82]_i_9 
       (.I0(\memory_to_writeback[82]_i_11_n_0 ),
        .I1(\memory_to_writeback[82]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[82]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[83]_i_10 
       (.I0(\memory_to_writeback[83]_i_13_n_0 ),
        .I1(\memory_to_writeback[83]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[83]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[83]_i_7 
       (.I0(\memory_to_writeback_reg[83]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[83]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_19),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[83]_i_9 
       (.I0(\memory_to_writeback[83]_i_11_n_0 ),
        .I1(\memory_to_writeback[83]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[83]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[84]_i_10 
       (.I0(\memory_to_writeback[84]_i_13_n_0 ),
        .I1(\memory_to_writeback[84]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[84]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[84]_i_7 
       (.I0(\memory_to_writeback_reg[84]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[84]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_20),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[84]_i_9 
       (.I0(\memory_to_writeback[84]_i_11_n_0 ),
        .I1(\memory_to_writeback[84]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[84]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[85]_i_10 
       (.I0(\memory_to_writeback[85]_i_13_n_0 ),
        .I1(\memory_to_writeback[85]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[85]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[85]_i_7 
       (.I0(\memory_to_writeback_reg[85]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[85]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_21),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[85]_i_9 
       (.I0(\memory_to_writeback[85]_i_11_n_0 ),
        .I1(\memory_to_writeback[85]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[85]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[86]_i_10 
       (.I0(\memory_to_writeback[86]_i_13_n_0 ),
        .I1(\memory_to_writeback[86]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[86]_i_10_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[86]_i_7 
       (.I0(\memory_to_writeback_reg[86]_i_9_n_0 ),
        .I1(\memory_to_writeback_reg[86]_i_10_n_0 ),
        .O(memory_reg_mux_sel_reg_3_22),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[86]_i_9 
       (.I0(\memory_to_writeback[86]_i_11_n_0 ),
        .I1(\memory_to_writeback[86]_i_12_n_0 ),
        .O(\memory_to_writeback_reg[86]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[87]_i_11 
       (.I0(\memory_to_writeback[87]_i_13_n_0 ),
        .I1(\memory_to_writeback[87]_i_14_n_0 ),
        .O(\memory_to_writeback_reg[87]_i_11_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[87]_i_12 
       (.I0(\memory_to_writeback[87]_i_15_n_0 ),
        .I1(\memory_to_writeback[87]_i_16_n_0 ),
        .O(\memory_to_writeback_reg[87]_i_12_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[87]_i_9 
       (.I0(\memory_to_writeback_reg[87]_i_11_n_0 ),
        .I1(\memory_to_writeback_reg[87]_i_12_n_0 ),
        .O(memory_reg_mux_sel_reg_3_23),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF8 \memory_to_writeback_reg[88]_i_6 
       (.I0(\memory_to_writeback_reg[88]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[88]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_24),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[88]_i_8 
       (.I0(\memory_to_writeback[88]_i_10_n_0 ),
        .I1(\memory_to_writeback[88]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[88]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[88]_i_9 
       (.I0(\memory_to_writeback[88]_i_12_n_0 ),
        .I1(\memory_to_writeback[88]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[88]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[89]_i_6 
       (.I0(\memory_to_writeback_reg[89]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[89]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_25),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[89]_i_8 
       (.I0(\memory_to_writeback[89]_i_10_n_0 ),
        .I1(\memory_to_writeback[89]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[89]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[89]_i_9 
       (.I0(\memory_to_writeback[89]_i_12_n_0 ),
        .I1(\memory_to_writeback[89]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[89]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[90]_i_6 
       (.I0(\memory_to_writeback_reg[90]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[90]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_26),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[90]_i_8 
       (.I0(\memory_to_writeback[90]_i_10_n_0 ),
        .I1(\memory_to_writeback[90]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[90]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[90]_i_9 
       (.I0(\memory_to_writeback[90]_i_12_n_0 ),
        .I1(\memory_to_writeback[90]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[90]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[91]_i_6 
       (.I0(\memory_to_writeback_reg[91]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[91]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_27),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[91]_i_8 
       (.I0(\memory_to_writeback[91]_i_10_n_0 ),
        .I1(\memory_to_writeback[91]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[91]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[91]_i_9 
       (.I0(\memory_to_writeback[91]_i_12_n_0 ),
        .I1(\memory_to_writeback[91]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[91]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[92]_i_6 
       (.I0(\memory_to_writeback_reg[92]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[92]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_28),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[92]_i_8 
       (.I0(\memory_to_writeback[92]_i_10_n_0 ),
        .I1(\memory_to_writeback[92]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[92]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[92]_i_9 
       (.I0(\memory_to_writeback[92]_i_12_n_0 ),
        .I1(\memory_to_writeback[92]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[92]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[93]_i_6 
       (.I0(\memory_to_writeback_reg[93]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[93]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_29),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[93]_i_8 
       (.I0(\memory_to_writeback[93]_i_10_n_0 ),
        .I1(\memory_to_writeback[93]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[93]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[93]_i_9 
       (.I0(\memory_to_writeback[93]_i_12_n_0 ),
        .I1(\memory_to_writeback[93]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[93]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[94]_i_6 
       (.I0(\memory_to_writeback_reg[94]_i_8_n_0 ),
        .I1(\memory_to_writeback_reg[94]_i_9_n_0 ),
        .O(memory_reg_mux_sel_reg_3_30),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[94]_i_8 
       (.I0(\memory_to_writeback[94]_i_10_n_0 ),
        .I1(\memory_to_writeback[94]_i_11_n_0 ),
        .O(\memory_to_writeback_reg[94]_i_8_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[94]_i_9 
       (.I0(\memory_to_writeback[94]_i_12_n_0 ),
        .I1(\memory_to_writeback[94]_i_13_n_0 ),
        .O(\memory_to_writeback_reg[94]_i_9_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF8 \memory_to_writeback_reg[95]_i_11 
       (.I0(\memory_to_writeback_reg[95]_i_14_n_0 ),
        .I1(\memory_to_writeback_reg[95]_i_15_n_0 ),
        .O(memory_reg_mux_sel_reg_3_31),
        .S(memory_reg_mux_sel_reg_3_n_0));
  MUXF7 \memory_to_writeback_reg[95]_i_14 
       (.I0(\memory_to_writeback[95]_i_16_n_0 ),
        .I1(\memory_to_writeback[95]_i_17_n_0 ),
        .O(\memory_to_writeback_reg[95]_i_14_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  MUXF7 \memory_to_writeback_reg[95]_i_15 
       (.I0(\memory_to_writeback[95]_i_18_n_0 ),
        .I1(\memory_to_writeback[95]_i_19_n_0 ),
        .O(\memory_to_writeback_reg[95]_i_15_n_0 ),
        .S(memory_reg_mux_sel_reg_2_n_0));
  LUT5 #(
    .INIT(32'hAAAFBAAF)) 
    \stall[0]_i_1 
       (.I0(dependency_reason),
        .I1(\PC_COUNT_reg[31] ),
        .I2(\stall_reg[0] ),
        .I3(\stall_reg[0]_0 ),
        .I4(dependency_reason_reg_0),
        .O(\PC_COUNT[31]_i_4_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
    \stall[1]_i_1 
       (.I0(\stall_reg[1] ),
        .I1(memory_reg_mux_sel_reg_7_2[2]),
        .I2(\stall[1]_i_3_n_0 ),
        .I3(\stall[1]_i_4_n_0 ),
        .I4(memory_reg_mux_sel_reg_7_0),
        .I5(dependency_reason),
        .O(\PC_COUNT[31]_i_4_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \stall[1]_i_3 
       (.I0(IR_pre_fetch[4]),
        .I1(memory_reg_mux_sel_reg_7_1[1]),
        .O(\stall[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \stall[1]_i_4 
       (.I0(\fetch_to_decode[38]_i_16_n_0 ),
        .I1(memory_reg_mux_sel_reg_7_1[0]),
        .I2(\stall[1]_i_3_n_0 ),
        .O(\stall[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007000)) 
    \stall[32]_i_1 
       (.I0(IR_pre_fetch[4]),
        .I1(\stall[1]_i_3_n_0 ),
        .I2(\stall[1]_i_4_n_0 ),
        .I3(IR_pre_fetch[6]),
        .I4(\stall_reg[32] ),
        .I5(dependency_reason),
        .O(dependency_reason1));
endmodule

module OTTER_registerFile
   (D,
    \fetch_to_decode_reg[50] ,
    Data10,
    Data20,
    \fetch_to_decode_reg[55] ,
    B_decode,
    alu_srcA_decode,
    \decode_to_execute_reg[230] ,
    \decode_to_execute_reg[230]_0 ,
    U_immed_decode,
    sclk_BUFG,
    WriteData,
    Q,
    regWrite_writeback);
  output [12:0]D;
  output \fetch_to_decode_reg[50] ;
  output [31:0]Data10;
  output [31:0]Data20;
  output \fetch_to_decode_reg[55] ;
  output [25:0]B_decode;
  input alu_srcA_decode;
  input [7:0]\decode_to_execute_reg[230] ;
  input \decode_to_execute_reg[230]_0 ;
  input [7:0]U_immed_decode;
  input sclk_BUFG;
  input [31:0]WriteData;
  input [4:0]Q;
  input regWrite_writeback;

  wire [25:0]B_decode;
  wire [12:0]D;
  wire [31:0]Data10;
  wire [31:0]Data20;
  wire [4:0]Q;
  wire [7:0]U_immed_decode;
  wire [31:0]WriteData;
  wire alu_srcA_decode;
  wire br_eq;
  wire br_lt;
  wire br_ltu;
  wire \decode_to_execute[230]_i_10_n_0 ;
  wire \decode_to_execute[230]_i_12_n_0 ;
  wire \decode_to_execute[230]_i_13_n_0 ;
  wire \decode_to_execute[230]_i_14_n_0 ;
  wire \decode_to_execute[230]_i_15_n_0 ;
  wire \decode_to_execute[230]_i_16_n_0 ;
  wire \decode_to_execute[230]_i_17_n_0 ;
  wire \decode_to_execute[230]_i_18_n_0 ;
  wire \decode_to_execute[230]_i_19_n_0 ;
  wire \decode_to_execute[230]_i_21_n_0 ;
  wire \decode_to_execute[230]_i_22_n_0 ;
  wire \decode_to_execute[230]_i_23_n_0 ;
  wire \decode_to_execute[230]_i_24_n_0 ;
  wire \decode_to_execute[230]_i_25_n_0 ;
  wire \decode_to_execute[230]_i_27_n_0 ;
  wire \decode_to_execute[230]_i_28_n_0 ;
  wire \decode_to_execute[230]_i_29_n_0 ;
  wire \decode_to_execute[230]_i_2_n_0 ;
  wire \decode_to_execute[230]_i_30_n_0 ;
  wire \decode_to_execute[230]_i_31_n_0 ;
  wire \decode_to_execute[230]_i_32_n_0 ;
  wire \decode_to_execute[230]_i_34_n_0 ;
  wire \decode_to_execute[230]_i_35_n_0 ;
  wire \decode_to_execute[230]_i_36_n_0 ;
  wire \decode_to_execute[230]_i_37_n_0 ;
  wire \decode_to_execute[230]_i_38_n_0 ;
  wire \decode_to_execute[230]_i_39_n_0 ;
  wire \decode_to_execute[230]_i_40_n_0 ;
  wire \decode_to_execute[230]_i_41_n_0 ;
  wire \decode_to_execute[230]_i_43_n_0 ;
  wire \decode_to_execute[230]_i_44_n_0 ;
  wire \decode_to_execute[230]_i_45_n_0 ;
  wire \decode_to_execute[230]_i_46_n_0 ;
  wire \decode_to_execute[230]_i_47_n_0 ;
  wire \decode_to_execute[230]_i_48_n_0 ;
  wire \decode_to_execute[230]_i_49_n_0 ;
  wire \decode_to_execute[230]_i_50_n_0 ;
  wire \decode_to_execute[230]_i_51_n_0 ;
  wire \decode_to_execute[230]_i_52_n_0 ;
  wire \decode_to_execute[230]_i_53_n_0 ;
  wire \decode_to_execute[230]_i_54_n_0 ;
  wire \decode_to_execute[230]_i_56_n_0 ;
  wire \decode_to_execute[230]_i_57_n_0 ;
  wire \decode_to_execute[230]_i_58_n_0 ;
  wire \decode_to_execute[230]_i_59_n_0 ;
  wire \decode_to_execute[230]_i_60_n_0 ;
  wire \decode_to_execute[230]_i_61_n_0 ;
  wire \decode_to_execute[230]_i_62_n_0 ;
  wire \decode_to_execute[230]_i_63_n_0 ;
  wire \decode_to_execute[230]_i_65_n_0 ;
  wire \decode_to_execute[230]_i_66_n_0 ;
  wire \decode_to_execute[230]_i_67_n_0 ;
  wire \decode_to_execute[230]_i_68_n_0 ;
  wire \decode_to_execute[230]_i_69_n_0 ;
  wire \decode_to_execute[230]_i_70_n_0 ;
  wire \decode_to_execute[230]_i_71_n_0 ;
  wire \decode_to_execute[230]_i_72_n_0 ;
  wire \decode_to_execute[230]_i_73_n_0 ;
  wire \decode_to_execute[230]_i_74_n_0 ;
  wire \decode_to_execute[230]_i_75_n_0 ;
  wire \decode_to_execute[230]_i_76_n_0 ;
  wire \decode_to_execute[230]_i_77_n_0 ;
  wire \decode_to_execute[230]_i_78_n_0 ;
  wire \decode_to_execute[230]_i_79_n_0 ;
  wire \decode_to_execute[230]_i_80_n_0 ;
  wire \decode_to_execute[230]_i_81_n_0 ;
  wire \decode_to_execute[230]_i_82_n_0 ;
  wire \decode_to_execute[230]_i_83_n_0 ;
  wire \decode_to_execute[230]_i_84_n_0 ;
  wire \decode_to_execute[230]_i_8_n_0 ;
  wire \decode_to_execute[230]_i_9_n_0 ;
  wire [7:0]\decode_to_execute_reg[230] ;
  wire \decode_to_execute_reg[230]_0 ;
  wire \decode_to_execute_reg[230]_i_11_n_0 ;
  wire \decode_to_execute_reg[230]_i_20_n_0 ;
  wire \decode_to_execute_reg[230]_i_26_n_0 ;
  wire \decode_to_execute_reg[230]_i_33_n_0 ;
  wire \decode_to_execute_reg[230]_i_42_n_0 ;
  wire \decode_to_execute_reg[230]_i_55_n_0 ;
  wire \decode_to_execute_reg[230]_i_64_n_0 ;
  wire \decode_to_execute_reg[230]_i_7_n_0 ;
  wire \fetch_to_decode_reg[50] ;
  wire \fetch_to_decode_reg[55] ;
  wire p_0_in;
  wire regWrite_writeback;
  wire sclk_BUFG;
  wire [1:0]NLW_RF_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_RF_reg_r2_0_31_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_11_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_20_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_20_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_26_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_42_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_42_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_55_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_55_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_64_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_64_O_UNCONNECTED ;
  wire [2:0]\NLW_decode_to_execute_reg[230]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_decode_to_execute_reg[230]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000001)) 
    Data1
       (.I0(U_immed_decode[6]),
        .I1(U_immed_decode[7]),
        .I2(U_immed_decode[3]),
        .I3(U_immed_decode[4]),
        .I4(U_immed_decode[5]),
        .O(\fetch_to_decode_reg[50] ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ RF_reg_r1_0_31_0_5
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[1:0]),
        .DIB(WriteData[3:2]),
        .DIC(WriteData[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(Data10[1:0]),
        .DOB(Data10[3:2]),
        .DOC(Data10[5:4]),
        .DOD(NLW_RF_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    RF_reg_r1_0_31_0_5_i_1
       (.I0(regWrite_writeback),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD34 RF_reg_r1_0_31_12_17
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[13:12]),
        .DIB(WriteData[15:14]),
        .DIC(WriteData[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(Data10[13:12]),
        .DOB(Data10[15:14]),
        .DOC(Data10[17:16]),
        .DOD(NLW_RF_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD35 RF_reg_r1_0_31_18_23
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[19:18]),
        .DIB(WriteData[21:20]),
        .DIC(WriteData[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(Data10[19:18]),
        .DOB(Data10[21:20]),
        .DOC(Data10[23:22]),
        .DOD(NLW_RF_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD36 RF_reg_r1_0_31_24_29
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[25:24]),
        .DIB(WriteData[27:26]),
        .DIC(WriteData[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(Data10[25:24]),
        .DOB(Data10[27:26]),
        .DOC(Data10[29:28]),
        .DOD(NLW_RF_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD37 RF_reg_r1_0_31_30_31
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(Data10[31:30]),
        .DOB(NLW_RF_reg_r1_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RF_reg_r1_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RF_reg_r1_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD38 RF_reg_r1_0_31_6_11
       (.ADDRA(U_immed_decode[7:3]),
        .ADDRB(U_immed_decode[7:3]),
        .ADDRC(U_immed_decode[7:3]),
        .ADDRD(Q),
        .DIA(WriteData[7:6]),
        .DIB(WriteData[9:8]),
        .DIC(WriteData[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(Data10[7:6]),
        .DOB(Data10[9:8]),
        .DOC(Data10[11:10]),
        .DOD(NLW_RF_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD39 RF_reg_r2_0_31_0_5
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[1:0]),
        .DIB(WriteData[3:2]),
        .DIC(WriteData[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(Data20[1:0]),
        .DOB(Data20[3:2]),
        .DOC(Data20[5:4]),
        .DOD(NLW_RF_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD40 RF_reg_r2_0_31_12_17
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[13:12]),
        .DIB(WriteData[15:14]),
        .DIC(WriteData[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(Data20[13:12]),
        .DOB(Data20[15:14]),
        .DOC(Data20[17:16]),
        .DOD(NLW_RF_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD41 RF_reg_r2_0_31_18_23
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[19:18]),
        .DIB(WriteData[21:20]),
        .DIC(WriteData[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(Data20[19:18]),
        .DOB(Data20[21:20]),
        .DOC(Data20[23:22]),
        .DOD(NLW_RF_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD42 RF_reg_r2_0_31_24_29
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[25:24]),
        .DIB(WriteData[27:26]),
        .DIC(WriteData[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(Data20[25:24]),
        .DOB(Data20[27:26]),
        .DOC(Data20[29:28]),
        .DOD(NLW_RF_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD43 RF_reg_r2_0_31_30_31
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(Data20[31:30]),
        .DOB(NLW_RF_reg_r2_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RF_reg_r2_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RF_reg_r2_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "RF" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD44 RF_reg_r2_0_31_6_11
       (.ADDRA(\decode_to_execute_reg[230] [4:0]),
        .ADDRB(\decode_to_execute_reg[230] [4:0]),
        .ADDRC(\decode_to_execute_reg[230] [4:0]),
        .ADDRD(Q),
        .DIA(WriteData[7:6]),
        .DIB(WriteData[9:8]),
        .DIC(WriteData[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(Data20[7:6]),
        .DOB(Data20[9:8]),
        .DOC(Data20[11:10]),
        .DOD(NLW_RF_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(sclk_BUFG),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \decode_to_execute[127]_i_1 
       (.I0(\decode_to_execute_reg[230] [3]),
        .I1(\decode_to_execute_reg[230] [4]),
        .I2(\decode_to_execute_reg[230] [0]),
        .I3(\decode_to_execute_reg[230] [1]),
        .I4(\decode_to_execute_reg[230] [2]),
        .O(\fetch_to_decode_reg[55] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[128]_i_2 
       (.I0(Data20[0]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[129]_i_2 
       (.I0(Data20[1]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[130]_i_2 
       (.I0(Data20[2]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[131]_i_2 
       (.I0(Data20[3]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[132]_i_2 
       (.I0(Data20[4]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[139]_i_2 
       (.I0(Data20[11]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[140]_i_2 
       (.I0(Data20[12]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[141]_i_2 
       (.I0(Data20[13]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[142]_i_2 
       (.I0(Data20[14]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[143]_i_2 
       (.I0(Data20[15]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[144]_i_2 
       (.I0(Data20[16]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[145]_i_2 
       (.I0(Data20[17]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[146]_i_2 
       (.I0(Data20[18]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[147]_i_2 
       (.I0(Data20[19]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[148]_i_2 
       (.I0(Data20[20]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[149]_i_2 
       (.I0(Data20[21]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[150]_i_2 
       (.I0(Data20[22]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[151]_i_2 
       (.I0(Data20[23]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[152]_i_2 
       (.I0(Data20[24]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[153]_i_2 
       (.I0(Data20[25]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[154]_i_2 
       (.I0(Data20[26]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[155]_i_2 
       (.I0(Data20[27]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[156]_i_2 
       (.I0(Data20[28]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[157]_i_2 
       (.I0(Data20[29]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[158]_i_2 
       (.I0(Data20[30]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \decode_to_execute[159]_i_3 
       (.I0(Data20[31]),
        .I1(\decode_to_execute_reg[230] [2]),
        .I2(\decode_to_execute_reg[230] [1]),
        .I3(\decode_to_execute_reg[230] [0]),
        .I4(\decode_to_execute_reg[230] [4]),
        .I5(\decode_to_execute_reg[230] [3]),
        .O(B_decode[25]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[160]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[0]),
        .I2(alu_srcA_decode),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[161]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[1]),
        .I2(alu_srcA_decode),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[162]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[2]),
        .I2(alu_srcA_decode),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[163]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[3]),
        .I2(alu_srcA_decode),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[164]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[4]),
        .I2(alu_srcA_decode),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[165]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[5]),
        .I2(alu_srcA_decode),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[166]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[6]),
        .I2(alu_srcA_decode),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[167]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[7]),
        .I2(alu_srcA_decode),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[168]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[8]),
        .I2(alu_srcA_decode),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[169]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[9]),
        .I2(alu_srcA_decode),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[170]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[10]),
        .I2(alu_srcA_decode),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decode_to_execute[171]_i_1 
       (.I0(\fetch_to_decode_reg[50] ),
        .I1(Data10[11]),
        .I2(alu_srcA_decode),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h00003001)) 
    \decode_to_execute[230]_i_1 
       (.I0(\decode_to_execute[230]_i_2_n_0 ),
        .I1(\decode_to_execute_reg[230] [7]),
        .I2(\decode_to_execute_reg[230] [5]),
        .I3(\decode_to_execute_reg[230] [6]),
        .I4(\decode_to_execute_reg[230]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_10 
       (.I0(Data10[24]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[24]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_32_n_0 ),
        .O(\decode_to_execute[230]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_12 
       (.I0(Data20[30]),
        .I1(Data10[30]),
        .I2(Data10[31]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[31]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_13 
       (.I0(Data20[28]),
        .I1(Data10[28]),
        .I2(Data10[29]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[29]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_14 
       (.I0(Data20[26]),
        .I1(Data10[26]),
        .I2(Data10[27]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[27]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_15 
       (.I0(Data20[24]),
        .I1(Data10[24]),
        .I2(Data10[25]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[25]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_16 
       (.I0(Data20[30]),
        .I1(Data10[30]),
        .I2(Data20[31]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[31]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_17 
       (.I0(Data20[28]),
        .I1(Data10[28]),
        .I2(Data20[29]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[29]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_18 
       (.I0(Data20[26]),
        .I1(Data10[26]),
        .I2(Data20[27]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[27]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_19 
       (.I0(Data20[24]),
        .I1(Data10[24]),
        .I2(Data20[25]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[25]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFE3ECE0E0DCD3DFD)) 
    \decode_to_execute[230]_i_2 
       (.I0(br_eq),
        .I1(U_immed_decode[1]),
        .I2(U_immed_decode[2]),
        .I3(br_ltu),
        .I4(br_lt),
        .I5(U_immed_decode[0]),
        .O(\decode_to_execute[230]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A000AFF2F0002)) 
    \decode_to_execute[230]_i_21 
       (.I0(Data20[30]),
        .I1(Data10[30]),
        .I2(Data20[31]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[31]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FF0300905509)) 
    \decode_to_execute[230]_i_22 
       (.I0(Data20[30]),
        .I1(Data10[30]),
        .I2(Data10[31]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[31]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_23 
       (.I0(Data20[28]),
        .I1(Data10[28]),
        .I2(Data20[29]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[29]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_24 
       (.I0(Data20[26]),
        .I1(Data10[26]),
        .I2(Data20[27]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[27]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_25 
       (.I0(Data20[24]),
        .I1(Data10[24]),
        .I2(Data20[25]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[25]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_27 
       (.I0(Data10[21]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[21]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_51_n_0 ),
        .O(\decode_to_execute[230]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_28 
       (.I0(Data10[18]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[18]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_52_n_0 ),
        .O(\decode_to_execute[230]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_29 
       (.I0(Data10[15]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[15]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_53_n_0 ),
        .O(\decode_to_execute[230]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_30 
       (.I0(Data10[12]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[12]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_54_n_0 ),
        .O(\decode_to_execute[230]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_31 
       (.I0(Data10[28]),
        .I1(Data20[28]),
        .I2(Data10[29]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[29]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_32 
       (.I0(Data10[25]),
        .I1(Data20[25]),
        .I2(Data10[26]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[26]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_34 
       (.I0(Data20[22]),
        .I1(Data10[22]),
        .I2(Data10[23]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[23]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_35 
       (.I0(Data20[20]),
        .I1(Data10[20]),
        .I2(Data10[21]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[21]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_36 
       (.I0(Data20[18]),
        .I1(Data10[18]),
        .I2(Data10[19]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[19]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_37 
       (.I0(Data20[16]),
        .I1(Data10[16]),
        .I2(Data10[17]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[17]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_38 
       (.I0(Data20[22]),
        .I1(Data10[22]),
        .I2(Data20[23]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[23]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_39 
       (.I0(Data20[20]),
        .I1(Data10[20]),
        .I2(Data20[21]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[21]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_40 
       (.I0(Data20[18]),
        .I1(Data10[18]),
        .I2(Data20[19]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[19]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_41 
       (.I0(Data20[16]),
        .I1(Data10[16]),
        .I2(Data20[17]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[17]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_43 
       (.I0(Data20[22]),
        .I1(Data10[22]),
        .I2(Data20[23]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[23]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_44 
       (.I0(Data20[20]),
        .I1(Data10[20]),
        .I2(Data20[21]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[21]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_45 
       (.I0(Data20[18]),
        .I1(Data10[18]),
        .I2(Data20[19]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[19]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_46 
       (.I0(Data20[16]),
        .I1(Data10[16]),
        .I2(Data20[17]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[17]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_47 
       (.I0(Data10[9]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[9]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_69_n_0 ),
        .O(\decode_to_execute[230]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_48 
       (.I0(Data10[6]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[6]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_70_n_0 ),
        .O(\decode_to_execute[230]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_49 
       (.I0(Data10[3]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[3]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_71_n_0 ),
        .O(\decode_to_execute[230]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_50 
       (.I0(Data10[0]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[0]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_72_n_0 ),
        .O(\decode_to_execute[230]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_51 
       (.I0(Data10[22]),
        .I1(Data20[22]),
        .I2(Data10[23]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[23]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_52 
       (.I0(Data10[19]),
        .I1(Data20[19]),
        .I2(Data10[20]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[20]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_53 
       (.I0(Data10[16]),
        .I1(Data20[16]),
        .I2(Data10[17]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[17]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_54 
       (.I0(Data10[13]),
        .I1(Data20[13]),
        .I2(Data10[14]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[14]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_56 
       (.I0(Data20[14]),
        .I1(Data10[14]),
        .I2(Data10[15]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[15]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_57 
       (.I0(Data20[12]),
        .I1(Data10[12]),
        .I2(Data10[13]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[13]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_58 
       (.I0(Data20[10]),
        .I1(Data10[10]),
        .I2(Data10[11]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[11]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_59 
       (.I0(Data20[8]),
        .I1(Data10[8]),
        .I2(Data10[9]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[9]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_60 
       (.I0(Data20[14]),
        .I1(Data10[14]),
        .I2(Data20[15]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[15]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_61 
       (.I0(Data20[12]),
        .I1(Data10[12]),
        .I2(Data20[13]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[13]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_62 
       (.I0(Data20[10]),
        .I1(Data10[10]),
        .I2(Data20[11]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[11]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_63 
       (.I0(Data20[8]),
        .I1(Data10[8]),
        .I2(Data20[9]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[9]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_65 
       (.I0(Data20[14]),
        .I1(Data10[14]),
        .I2(Data20[15]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[15]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_66 
       (.I0(Data20[12]),
        .I1(Data10[12]),
        .I2(Data20[13]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[13]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_67 
       (.I0(Data20[10]),
        .I1(Data10[10]),
        .I2(Data20[11]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[11]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_68 
       (.I0(Data20[8]),
        .I1(Data10[8]),
        .I2(Data20[9]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[9]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_69 
       (.I0(Data10[10]),
        .I1(Data20[10]),
        .I2(Data10[11]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[11]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_70 
       (.I0(Data10[7]),
        .I1(Data20[7]),
        .I2(Data10[8]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[8]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_71 
       (.I0(Data10[4]),
        .I1(Data20[4]),
        .I2(Data10[5]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[5]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_72 
       (.I0(Data10[1]),
        .I1(Data20[1]),
        .I2(Data10[2]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[2]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_73 
       (.I0(Data20[6]),
        .I1(Data10[6]),
        .I2(Data10[7]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[7]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_74 
       (.I0(Data20[4]),
        .I1(Data10[4]),
        .I2(Data10[5]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[5]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_75 
       (.I0(Data20[2]),
        .I1(Data10[2]),
        .I2(Data10[3]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[3]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2FAA02)) 
    \decode_to_execute[230]_i_76 
       (.I0(Data20[0]),
        .I1(Data10[0]),
        .I2(Data10[1]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[1]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_77 
       (.I0(Data20[6]),
        .I1(Data10[6]),
        .I2(Data20[7]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[7]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_78 
       (.I0(Data20[4]),
        .I1(Data10[4]),
        .I2(Data20[5]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[5]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_79 
       (.I0(Data20[2]),
        .I1(Data10[2]),
        .I2(Data20[3]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[3]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_8 
       (.I0(Data10[30]),
        .I1(Data20[30]),
        .I2(Data10[31]),
        .I3(\fetch_to_decode_reg[50] ),
        .I4(Data20[31]),
        .I5(\fetch_to_decode_reg[55] ),
        .O(\decode_to_execute[230]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_80 
       (.I0(Data20[0]),
        .I1(Data10[0]),
        .I2(Data20[1]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[1]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_81 
       (.I0(Data20[6]),
        .I1(Data10[6]),
        .I2(Data20[7]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[7]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_82 
       (.I0(Data20[4]),
        .I1(Data10[4]),
        .I2(Data20[5]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[5]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_83 
       (.I0(Data20[2]),
        .I1(Data10[2]),
        .I2(Data20[3]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[3]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    \decode_to_execute[230]_i_84 
       (.I0(Data20[0]),
        .I1(Data10[0]),
        .I2(Data20[1]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(Data10[1]),
        .I5(\fetch_to_decode_reg[50] ),
        .O(\decode_to_execute[230]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    \decode_to_execute[230]_i_9 
       (.I0(Data10[27]),
        .I1(\fetch_to_decode_reg[50] ),
        .I2(Data20[27]),
        .I3(\fetch_to_decode_reg[55] ),
        .I4(\decode_to_execute[230]_i_31_n_0 ),
        .O(\decode_to_execute[230]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_11 
       (.CI(\decode_to_execute_reg[230]_i_33_n_0 ),
        .CO({\decode_to_execute_reg[230]_i_11_n_0 ,\NLW_decode_to_execute_reg[230]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_34_n_0 ,\decode_to_execute[230]_i_35_n_0 ,\decode_to_execute[230]_i_36_n_0 ,\decode_to_execute[230]_i_37_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_11_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_38_n_0 ,\decode_to_execute[230]_i_39_n_0 ,\decode_to_execute[230]_i_40_n_0 ,\decode_to_execute[230]_i_41_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_20 
       (.CI(\decode_to_execute_reg[230]_i_42_n_0 ),
        .CO({\decode_to_execute_reg[230]_i_20_n_0 ,\NLW_decode_to_execute_reg[230]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_34_n_0 ,\decode_to_execute[230]_i_35_n_0 ,\decode_to_execute[230]_i_36_n_0 ,\decode_to_execute[230]_i_37_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_20_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_43_n_0 ,\decode_to_execute[230]_i_44_n_0 ,\decode_to_execute[230]_i_45_n_0 ,\decode_to_execute[230]_i_46_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_26 
       (.CI(1'b0),
        .CO({\decode_to_execute_reg[230]_i_26_n_0 ,\NLW_decode_to_execute_reg[230]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_decode_to_execute_reg[230]_i_26_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_47_n_0 ,\decode_to_execute[230]_i_48_n_0 ,\decode_to_execute[230]_i_49_n_0 ,\decode_to_execute[230]_i_50_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_33 
       (.CI(\decode_to_execute_reg[230]_i_55_n_0 ),
        .CO({\decode_to_execute_reg[230]_i_33_n_0 ,\NLW_decode_to_execute_reg[230]_i_33_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_56_n_0 ,\decode_to_execute[230]_i_57_n_0 ,\decode_to_execute[230]_i_58_n_0 ,\decode_to_execute[230]_i_59_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_33_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_60_n_0 ,\decode_to_execute[230]_i_61_n_0 ,\decode_to_execute[230]_i_62_n_0 ,\decode_to_execute[230]_i_63_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_4 
       (.CI(\decode_to_execute_reg[230]_i_7_n_0 ),
        .CO({\NLW_decode_to_execute_reg[230]_i_4_CO_UNCONNECTED [3],br_eq,\NLW_decode_to_execute_reg[230]_i_4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_decode_to_execute_reg[230]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\decode_to_execute[230]_i_8_n_0 ,\decode_to_execute[230]_i_9_n_0 ,\decode_to_execute[230]_i_10_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_42 
       (.CI(\decode_to_execute_reg[230]_i_64_n_0 ),
        .CO({\decode_to_execute_reg[230]_i_42_n_0 ,\NLW_decode_to_execute_reg[230]_i_42_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_56_n_0 ,\decode_to_execute[230]_i_57_n_0 ,\decode_to_execute[230]_i_58_n_0 ,\decode_to_execute[230]_i_59_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_42_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_65_n_0 ,\decode_to_execute[230]_i_66_n_0 ,\decode_to_execute[230]_i_67_n_0 ,\decode_to_execute[230]_i_68_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_5 
       (.CI(\decode_to_execute_reg[230]_i_11_n_0 ),
        .CO({br_ltu,\NLW_decode_to_execute_reg[230]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_12_n_0 ,\decode_to_execute[230]_i_13_n_0 ,\decode_to_execute[230]_i_14_n_0 ,\decode_to_execute[230]_i_15_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_5_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_16_n_0 ,\decode_to_execute[230]_i_17_n_0 ,\decode_to_execute[230]_i_18_n_0 ,\decode_to_execute[230]_i_19_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_55 
       (.CI(1'b0),
        .CO({\decode_to_execute_reg[230]_i_55_n_0 ,\NLW_decode_to_execute_reg[230]_i_55_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_73_n_0 ,\decode_to_execute[230]_i_74_n_0 ,\decode_to_execute[230]_i_75_n_0 ,\decode_to_execute[230]_i_76_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_55_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_77_n_0 ,\decode_to_execute[230]_i_78_n_0 ,\decode_to_execute[230]_i_79_n_0 ,\decode_to_execute[230]_i_80_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_6 
       (.CI(\decode_to_execute_reg[230]_i_20_n_0 ),
        .CO({br_lt,\NLW_decode_to_execute_reg[230]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_21_n_0 ,\decode_to_execute[230]_i_13_n_0 ,\decode_to_execute[230]_i_14_n_0 ,\decode_to_execute[230]_i_15_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_6_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_22_n_0 ,\decode_to_execute[230]_i_23_n_0 ,\decode_to_execute[230]_i_24_n_0 ,\decode_to_execute[230]_i_25_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_64 
       (.CI(1'b0),
        .CO({\decode_to_execute_reg[230]_i_64_n_0 ,\NLW_decode_to_execute_reg[230]_i_64_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\decode_to_execute[230]_i_73_n_0 ,\decode_to_execute[230]_i_74_n_0 ,\decode_to_execute[230]_i_75_n_0 ,\decode_to_execute[230]_i_76_n_0 }),
        .O(\NLW_decode_to_execute_reg[230]_i_64_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_81_n_0 ,\decode_to_execute[230]_i_82_n_0 ,\decode_to_execute[230]_i_83_n_0 ,\decode_to_execute[230]_i_84_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \decode_to_execute_reg[230]_i_7 
       (.CI(\decode_to_execute_reg[230]_i_26_n_0 ),
        .CO({\decode_to_execute_reg[230]_i_7_n_0 ,\NLW_decode_to_execute_reg[230]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_decode_to_execute_reg[230]_i_7_O_UNCONNECTED [3:0]),
        .S({\decode_to_execute[230]_i_27_n_0 ,\decode_to_execute[230]_i_28_n_0 ,\decode_to_execute[230]_i_29_n_0 ,\decode_to_execute[230]_i_30_n_0 }));
endmodule

module ProgCount
   (memRead1_fetch_reg,
    Q,
    memRead1_fetch_reg_0,
    memRead1_fetch_reg_1,
    memRead1_fetch_reg_2,
    memRead1_fetch_reg_3,
    memRead1_fetch_reg_4,
    memRead1_fetch_reg_5,
    memRead1_fetch_reg_6,
    memRead1_fetch_reg_7,
    memRead1_fetch_reg_8,
    memRead1_fetch_reg_9,
    memRead1_fetch_reg_10,
    memRead1_fetch_reg_11,
    memRead1_fetch_reg_12,
    memRead1_fetch_reg_13,
    memRead1_fetch_reg_14,
    \fetch_to_decode_reg[32] ,
    \fetch_to_decode_reg[35] ,
    \fetch_to_decode_reg[36] ,
    \memory_to_writeback_reg[96] ,
    \decode_to_execute_reg[192] ,
    \decode_to_execute_reg[198] ,
    memRead1_fetch,
    \fetch_to_decode[38]_i_27_0 ,
    \fetch_to_decode[38]_i_27_1 ,
    \fetch_to_decode[38]_i_53_0 ,
    \fetch_to_decode[38]_i_53_1 ,
    \fetch_to_decode[38]_i_27_2 ,
    SR,
    E,
    D,
    sclk_BUFG);
  output memRead1_fetch_reg;
  output [31:0]Q;
  output memRead1_fetch_reg_0;
  output memRead1_fetch_reg_1;
  output memRead1_fetch_reg_2;
  output memRead1_fetch_reg_3;
  output memRead1_fetch_reg_4;
  output memRead1_fetch_reg_5;
  output memRead1_fetch_reg_6;
  output memRead1_fetch_reg_7;
  output memRead1_fetch_reg_8;
  output memRead1_fetch_reg_9;
  output memRead1_fetch_reg_10;
  output memRead1_fetch_reg_11;
  output memRead1_fetch_reg_12;
  output memRead1_fetch_reg_13;
  output memRead1_fetch_reg_14;
  output \fetch_to_decode_reg[32] ;
  output \fetch_to_decode_reg[35] ;
  output \fetch_to_decode_reg[36] ;
  output \memory_to_writeback_reg[96] ;
  output \decode_to_execute_reg[192] ;
  output \decode_to_execute_reg[198] ;
  input memRead1_fetch;
  input [3:0]\fetch_to_decode[38]_i_27_0 ;
  input [2:0]\fetch_to_decode[38]_i_27_1 ;
  input [6:0]\fetch_to_decode[38]_i_53_0 ;
  input [6:0]\fetch_to_decode[38]_i_53_1 ;
  input [6:0]\fetch_to_decode[38]_i_27_2 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input sclk_BUFG;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \decode_to_execute_reg[192] ;
  wire \decode_to_execute_reg[198] ;
  wire [3:0]\fetch_to_decode[38]_i_27_0 ;
  wire [2:0]\fetch_to_decode[38]_i_27_1 ;
  wire [6:0]\fetch_to_decode[38]_i_27_2 ;
  wire \fetch_to_decode[38]_i_51_n_0 ;
  wire \fetch_to_decode[38]_i_52_n_0 ;
  wire [6:0]\fetch_to_decode[38]_i_53_0 ;
  wire [6:0]\fetch_to_decode[38]_i_53_1 ;
  wire \fetch_to_decode[38]_i_53_n_0 ;
  wire \fetch_to_decode[38]_i_54_n_0 ;
  wire \fetch_to_decode[38]_i_55_n_0 ;
  wire \fetch_to_decode[38]_i_57_n_0 ;
  wire \fetch_to_decode[38]_i_58_n_0 ;
  wire \fetch_to_decode[38]_i_59_n_0 ;
  wire \fetch_to_decode[38]_i_60_n_0 ;
  wire \fetch_to_decode_reg[32] ;
  wire \fetch_to_decode_reg[35] ;
  wire \fetch_to_decode_reg[36] ;
  wire memRead1_fetch;
  wire memRead1_fetch_reg;
  wire memRead1_fetch_reg_0;
  wire memRead1_fetch_reg_1;
  wire memRead1_fetch_reg_10;
  wire memRead1_fetch_reg_11;
  wire memRead1_fetch_reg_12;
  wire memRead1_fetch_reg_13;
  wire memRead1_fetch_reg_14;
  wire memRead1_fetch_reg_2;
  wire memRead1_fetch_reg_3;
  wire memRead1_fetch_reg_4;
  wire memRead1_fetch_reg_5;
  wire memRead1_fetch_reg_6;
  wire memRead1_fetch_reg_7;
  wire memRead1_fetch_reg_8;
  wire memRead1_fetch_reg_9;
  wire \memory_to_writeback_reg[96] ;
  wire sclk_BUFG;

  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[0] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[10] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[11] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[12] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[13] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[14] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[15] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[16] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[17] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[18] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[19] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[1] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[20] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[21] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[22] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[23] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[24] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[25] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[26] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[27] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[28] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[29] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[2] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[30] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[31] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[3] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[4] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[5] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[6] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[7] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[8] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[9] 
       (.C(sclk_BUFG),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \decode_to_execute[232]_i_2 
       (.I0(\fetch_to_decode[38]_i_27_0 [0]),
        .I1(\fetch_to_decode[38]_i_27_0 [1]),
        .O(\fetch_to_decode_reg[32] ));
  LUT6 #(
    .INIT(64'h000000000000C001)) 
    \fetch_to_decode[38]_i_23 
       (.I0(\fetch_to_decode[38]_i_27_1 [1]),
        .I1(\fetch_to_decode[38]_i_27_1 [0]),
        .I2(\fetch_to_decode[38]_i_27_0 [3]),
        .I3(\fetch_to_decode[38]_i_27_1 [2]),
        .I4(\fetch_to_decode_reg[32] ),
        .I5(\fetch_to_decode[38]_i_27_0 [2]),
        .O(\fetch_to_decode_reg[35] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \fetch_to_decode[38]_i_24 
       (.I0(\fetch_to_decode[38]_i_53_1 [0]),
        .I1(\fetch_to_decode[38]_i_53_1 [1]),
        .I2(\fetch_to_decode[38]_i_53_1 [6]),
        .I3(\fetch_to_decode[38]_i_53_1 [5]),
        .I4(\fetch_to_decode[38]_i_53_1 [4]),
        .I5(\fetch_to_decode[38]_i_53_1 [2]),
        .O(\decode_to_execute_reg[192] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \fetch_to_decode[38]_i_25 
       (.I0(\fetch_to_decode[38]_i_53_0 [0]),
        .I1(\fetch_to_decode[38]_i_53_0 [1]),
        .I2(\fetch_to_decode[38]_i_53_0 [6]),
        .I3(\fetch_to_decode[38]_i_53_0 [5]),
        .I4(\fetch_to_decode[38]_i_53_0 [4]),
        .I5(\fetch_to_decode[38]_i_53_0 [2]),
        .O(\memory_to_writeback_reg[96] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \fetch_to_decode[38]_i_26 
       (.I0(\fetch_to_decode[38]_i_53_1 [6]),
        .I1(\fetch_to_decode[38]_i_53_1 [1]),
        .I2(\fetch_to_decode[38]_i_53_1 [0]),
        .I3(\fetch_to_decode[38]_i_53_1 [5]),
        .I4(\fetch_to_decode[38]_i_53_1 [3]),
        .I5(\fetch_to_decode[38]_i_53_1 [4]),
        .O(\decode_to_execute_reg[198] ));
  LUT6 #(
    .INIT(64'h0000001000100010)) 
    \fetch_to_decode[38]_i_27 
       (.I0(\fetch_to_decode[38]_i_51_n_0 ),
        .I1(\fetch_to_decode[38]_i_52_n_0 ),
        .I2(\fetch_to_decode[38]_i_53_n_0 ),
        .I3(\fetch_to_decode[38]_i_54_n_0 ),
        .I4(\fetch_to_decode[38]_i_27_0 [2]),
        .I5(\fetch_to_decode[38]_i_55_n_0 ),
        .O(\fetch_to_decode_reg[36] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \fetch_to_decode[38]_i_51 
       (.I0(\fetch_to_decode[38]_i_27_0 [3]),
        .I1(\fetch_to_decode[38]_i_27_0 [1]),
        .I2(\fetch_to_decode[38]_i_27_0 [0]),
        .I3(\fetch_to_decode[38]_i_27_1 [2]),
        .I4(\fetch_to_decode[38]_i_27_1 [1]),
        .I5(\fetch_to_decode[38]_i_27_0 [2]),
        .O(\fetch_to_decode[38]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \fetch_to_decode[38]_i_52 
       (.I0(\fetch_to_decode[38]_i_27_2 [1]),
        .I1(\fetch_to_decode[38]_i_27_2 [0]),
        .I2(\fetch_to_decode[38]_i_27_2 [6]),
        .I3(\fetch_to_decode[38]_i_27_2 [5]),
        .I4(\fetch_to_decode[38]_i_27_2 [2]),
        .I5(\fetch_to_decode[38]_i_27_2 [4]),
        .O(\fetch_to_decode[38]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA08AAAAAAAA)) 
    \fetch_to_decode[38]_i_53 
       (.I0(\fetch_to_decode[38]_i_57_n_0 ),
        .I1(\fetch_to_decode[38]_i_53_1 [2]),
        .I2(\fetch_to_decode[38]_i_53_1 [4]),
        .I3(\fetch_to_decode[38]_i_53_1 [3]),
        .I4(\fetch_to_decode[38]_i_53_1 [5]),
        .I5(\fetch_to_decode[38]_i_58_n_0 ),
        .O(\fetch_to_decode[38]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0003000300000001)) 
    \fetch_to_decode[38]_i_54 
       (.I0(\fetch_to_decode[38]_i_27_2 [2]),
        .I1(\fetch_to_decode[38]_i_59_n_0 ),
        .I2(\fetch_to_decode[38]_i_27_2 [3]),
        .I3(\fetch_to_decode[38]_i_27_2 [6]),
        .I4(\fetch_to_decode[38]_i_27_2 [5]),
        .I5(\fetch_to_decode[38]_i_27_2 [4]),
        .O(\fetch_to_decode[38]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \fetch_to_decode[38]_i_55 
       (.I0(\fetch_to_decode[38]_i_27_0 [3]),
        .I1(\fetch_to_decode[38]_i_27_0 [1]),
        .I2(\fetch_to_decode[38]_i_27_0 [0]),
        .I3(\fetch_to_decode[38]_i_27_1 [2]),
        .I4(\fetch_to_decode[38]_i_27_1 [1]),
        .O(\fetch_to_decode[38]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF54FFFFFFFF)) 
    \fetch_to_decode[38]_i_57 
       (.I0(\fetch_to_decode[38]_i_53_0 [4]),
        .I1(\fetch_to_decode[38]_i_53_0 [5]),
        .I2(\fetch_to_decode[38]_i_53_0 [2]),
        .I3(\fetch_to_decode[38]_i_53_0 [6]),
        .I4(\fetch_to_decode[38]_i_53_0 [3]),
        .I5(\fetch_to_decode[38]_i_60_n_0 ),
        .O(\fetch_to_decode[38]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \fetch_to_decode[38]_i_58 
       (.I0(\fetch_to_decode[38]_i_53_1 [0]),
        .I1(\fetch_to_decode[38]_i_53_1 [1]),
        .I2(\fetch_to_decode[38]_i_53_1 [6]),
        .O(\fetch_to_decode[38]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \fetch_to_decode[38]_i_59 
       (.I0(\fetch_to_decode[38]_i_27_2 [1]),
        .I1(\fetch_to_decode[38]_i_27_2 [0]),
        .O(\fetch_to_decode[38]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fetch_to_decode[38]_i_60 
       (.I0(\fetch_to_decode[38]_i_53_0 [1]),
        .I1(\fetch_to_decode[38]_i_53_0 [0]),
        .O(\fetch_to_decode[38]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_10_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memRead1_fetch_reg_1));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_11_i_2
       (.I0(memRead1_fetch),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(memRead1_fetch_reg_3));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_12_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memRead1_fetch_reg_4));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_13_i_2
       (.I0(memRead1_fetch),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(memRead1_fetch_reg_5));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_14_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memRead1_fetch_reg_7));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_15_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(memRead1_fetch_reg_6));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_16_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memRead1_fetch_reg_8));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_17_i_2
       (.I0(memRead1_fetch),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(memRead1_fetch_reg_9));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_18_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memRead1_fetch_reg_11));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_19_i_2
       (.I0(memRead1_fetch),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(memRead1_fetch_reg_10));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_20_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memRead1_fetch_reg_14));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_21_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memRead1_fetch_reg_12));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_22_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memRead1_fetch_reg_13));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_23_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memRead1_fetch_reg_2));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_8_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memRead1_fetch_reg));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_9_i_2
       (.I0(memRead1_fetch),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memRead1_fetch_reg_0));
endmodule

module SevSegDisp
   (Q,
    ANODES_OBUF,
    CLK,
    \CATHODES_reg[0] );
  output [6:0]Q;
  output [3:0]ANODES_OBUF;
  input CLK;
  input [15:0]\CATHODES_reg[0] ;

  wire [3:0]ANODES_OBUF;
  wire [15:0]\CATHODES_reg[0] ;
  wire CLK;
  wire [6:0]Q;

  CathodeDriver CathMod
       (.ANODES_OBUF(ANODES_OBUF),
        .\CATHODES_reg[0]_0 (\CATHODES_reg[0] ),
        .CLK(CLK),
        .Q(Q));
endmodule

module debounce_one_shot
   (SR,
    s_reset,
    s_prog_mcu_reset,
    BTNC_IBUF,
    sclk_BUFG);
  output [0:0]SR;
  output s_reset;
  input s_prog_mcu_reset;
  input BTNC_IBUF;
  input sclk_BUFG;

  wire BTNC_IBUF;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[3]_i_5_n_0 ;
  wire \FSM_onehot_state[3]_i_6_n_0 ;
  wire \FSM_sequential_PS[0]_i_2_n_0 ;
  wire \FSM_sequential_PS[0]_i_3_n_0 ;
  wire \FSM_sequential_PS[0]_i_4_n_0 ;
  wire \FSM_sequential_PS[0]_i_5_n_0 ;
  wire \FSM_sequential_PS[0]_i_6_n_0 ;
  wire [2:0]NS;
  wire [2:0]PS;
  wire [0:0]SR;
  wire [7:0]p_0_in__0;
  wire s_count_rst__3;
  wire \s_db_count[5]_i_2_n_0 ;
  wire \s_db_count[7]_i_10_n_0 ;
  wire \s_db_count[7]_i_11_n_0 ;
  wire \s_db_count[7]_i_1_n_0 ;
  wire \s_db_count[7]_i_3_n_0 ;
  wire \s_db_count[7]_i_4_n_0 ;
  wire \s_db_count[7]_i_6_n_0 ;
  wire \s_db_count[7]_i_7_n_0 ;
  wire \s_db_count[7]_i_8_n_0 ;
  wire \s_db_count[7]_i_9_n_0 ;
  wire [7:0]s_db_count_reg;
  wire s_prog_mcu_reset;
  wire s_reset;
  wire sclk_BUFG;

  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(PS[0]),
        .I1(PS[2]),
        .I2(PS[1]),
        .I3(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(s_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(\FSM_onehot_state[3]_i_5_n_0 ),
        .I1(s_db_count_reg[5]),
        .I2(s_db_count_reg[4]),
        .I3(\FSM_onehot_state[3]_i_6_n_0 ),
        .I4(s_db_count_reg[1]),
        .I5(s_db_count_reg[7]),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[3]_i_5 
       (.I0(s_db_count_reg[6]),
        .I1(s_db_count_reg[0]),
        .O(\FSM_onehot_state[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[3]_i_6 
       (.I0(s_db_count_reg[3]),
        .I1(s_db_count_reg[2]),
        .O(\FSM_onehot_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEAAEEEA)) 
    \FSM_sequential_PS[0]_i_1 
       (.I0(\FSM_sequential_PS[0]_i_2_n_0 ),
        .I1(PS[2]),
        .I2(BTNC_IBUF),
        .I3(\FSM_sequential_PS[0]_i_3_n_0 ),
        .I4(PS[0]),
        .I5(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(NS[0]));
  LUT6 #(
    .INIT(64'h0000F40F00000FFF)) 
    \FSM_sequential_PS[0]_i_2 
       (.I0(\FSM_sequential_PS[0]_i_4_n_0 ),
        .I1(\FSM_sequential_PS[0]_i_5_n_0 ),
        .I2(PS[0]),
        .I3(BTNC_IBUF),
        .I4(PS[2]),
        .I5(PS[1]),
        .O(\FSM_sequential_PS[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_PS[0]_i_3 
       (.I0(s_db_count_reg[6]),
        .I1(s_db_count_reg[7]),
        .I2(s_db_count_reg[2]),
        .I3(s_db_count_reg[3]),
        .I4(PS[0]),
        .I5(\FSM_sequential_PS[0]_i_6_n_0 ),
        .O(\FSM_sequential_PS[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_PS[0]_i_4 
       (.I0(s_db_count_reg[2]),
        .I1(s_db_count_reg[5]),
        .I2(s_db_count_reg[7]),
        .I3(s_db_count_reg[6]),
        .O(\FSM_sequential_PS[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_PS[0]_i_5 
       (.I0(s_db_count_reg[3]),
        .I1(s_db_count_reg[0]),
        .I2(s_db_count_reg[1]),
        .I3(s_db_count_reg[4]),
        .O(\FSM_sequential_PS[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_PS[0]_i_6 
       (.I0(s_db_count_reg[0]),
        .I1(s_db_count_reg[1]),
        .I2(s_db_count_reg[4]),
        .I3(s_db_count_reg[5]),
        .O(\FSM_sequential_PS[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h30E0)) 
    \FSM_sequential_PS[1]_i_1 
       (.I0(PS[1]),
        .I1(PS[2]),
        .I2(BTNC_IBUF),
        .I3(PS[0]),
        .O(NS[1]));
  LUT5 #(
    .INIT(32'hF0554400)) 
    \FSM_sequential_PS[2]_i_1 
       (.I0(BTNC_IBUF),
        .I1(PS[1]),
        .I2(\FSM_onehot_state[3]_i_3_n_0 ),
        .I3(PS[0]),
        .I4(PS[2]),
        .O(NS[2]));
  (* FSM_ENCODED_STATES = "ST_BTN_low:001,ST_BTN_low_to_high:010,ST_BTN_high:011,ST_BTN_high_to_low:100,ST_one_shot:101,ST_init:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_PS_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(NS[0]),
        .Q(PS[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ST_BTN_low:001,ST_BTN_low_to_high:010,ST_BTN_high:011,ST_BTN_high_to_low:100,ST_one_shot:101,ST_init:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_PS_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(NS[1]),
        .Q(PS[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ST_BTN_low:001,ST_BTN_low_to_high:010,ST_BTN_high:011,ST_BTN_high_to_low:100,ST_one_shot:101,ST_init:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_PS_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(NS[2]),
        .Q(PS[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \PC_COUNT[31]_i_1 
       (.I0(s_reset),
        .I1(s_prog_mcu_reset),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s_db_count[0]_i_1 
       (.I0(s_db_count_reg[0]),
        .I1(s_count_rst__3),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \s_db_count[1]_i_1 
       (.I0(s_count_rst__3),
        .I1(s_db_count_reg[0]),
        .I2(s_db_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \s_db_count[2]_i_1 
       (.I0(s_count_rst__3),
        .I1(s_db_count_reg[0]),
        .I2(s_db_count_reg[1]),
        .I3(s_db_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \s_db_count[3]_i_1 
       (.I0(s_count_rst__3),
        .I1(s_db_count_reg[1]),
        .I2(s_db_count_reg[0]),
        .I3(s_db_count_reg[2]),
        .I4(s_db_count_reg[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \s_db_count[4]_i_1 
       (.I0(s_count_rst__3),
        .I1(s_db_count_reg[2]),
        .I2(s_db_count_reg[0]),
        .I3(s_db_count_reg[1]),
        .I4(s_db_count_reg[3]),
        .I5(s_db_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \s_db_count[5]_i_1 
       (.I0(s_count_rst__3),
        .I1(s_db_count_reg[3]),
        .I2(\s_db_count[5]_i_2_n_0 ),
        .I3(s_db_count_reg[2]),
        .I4(s_db_count_reg[4]),
        .I5(s_db_count_reg[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \s_db_count[5]_i_2 
       (.I0(s_db_count_reg[1]),
        .I1(s_db_count_reg[0]),
        .O(\s_db_count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \s_db_count[6]_i_1 
       (.I0(s_count_rst__3),
        .I1(\s_db_count[7]_i_6_n_0 ),
        .I2(s_db_count_reg[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A880200)) 
    \s_db_count[7]_i_1 
       (.I0(PS[2]),
        .I1(PS[0]),
        .I2(BTNC_IBUF),
        .I3(\s_db_count[7]_i_3_n_0 ),
        .I4(\FSM_onehot_state[3]_i_3_n_0 ),
        .I5(\s_db_count[7]_i_4_n_0 ),
        .O(\s_db_count[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_db_count[7]_i_10 
       (.I0(s_db_count_reg[0]),
        .I1(s_db_count_reg[1]),
        .O(\s_db_count[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_db_count[7]_i_11 
       (.I0(s_db_count_reg[5]),
        .I1(s_db_count_reg[4]),
        .I2(s_db_count_reg[3]),
        .I3(s_db_count_reg[2]),
        .I4(s_db_count_reg[7]),
        .I5(s_db_count_reg[6]),
        .O(\s_db_count[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \s_db_count[7]_i_2 
       (.I0(s_count_rst__3),
        .I1(\s_db_count[7]_i_6_n_0 ),
        .I2(s_db_count_reg[6]),
        .I3(s_db_count_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \s_db_count[7]_i_3 
       (.I0(s_db_count_reg[5]),
        .I1(s_db_count_reg[1]),
        .I2(\FSM_onehot_state[3]_i_5_n_0 ),
        .I3(s_db_count_reg[4]),
        .I4(\s_db_count[7]_i_7_n_0 ),
        .I5(s_db_count_reg[3]),
        .O(\s_db_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04505000)) 
    \s_db_count[7]_i_4 
       (.I0(PS[2]),
        .I1(\s_db_count[7]_i_8_n_0 ),
        .I2(PS[0]),
        .I3(BTNC_IBUF),
        .I4(PS[1]),
        .I5(s_count_rst__3),
        .O(\s_db_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEAEAEAEAEAEA)) 
    \s_db_count[7]_i_5 
       (.I0(\FSM_sequential_PS[0]_i_2_n_0 ),
        .I1(PS[2]),
        .I2(\s_db_count[7]_i_9_n_0 ),
        .I3(\s_db_count[7]_i_10_n_0 ),
        .I4(PS[0]),
        .I5(\s_db_count[7]_i_11_n_0 ),
        .O(s_count_rst__3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_db_count[7]_i_6 
       (.I0(s_db_count_reg[5]),
        .I1(s_db_count_reg[3]),
        .I2(s_db_count_reg[1]),
        .I3(s_db_count_reg[0]),
        .I4(s_db_count_reg[2]),
        .I5(s_db_count_reg[4]),
        .O(\s_db_count[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_db_count[7]_i_7 
       (.I0(s_db_count_reg[7]),
        .I1(s_db_count_reg[2]),
        .O(\s_db_count[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \s_db_count[7]_i_8 
       (.I0(s_db_count_reg[3]),
        .I1(s_db_count_reg[4]),
        .I2(s_db_count_reg[1]),
        .I3(s_db_count_reg[5]),
        .I4(\FSM_onehot_state[3]_i_5_n_0 ),
        .I5(\s_db_count[7]_i_7_n_0 ),
        .O(\s_db_count[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000001)) 
    \s_db_count[7]_i_9 
       (.I0(\FSM_sequential_PS[0]_i_6_n_0 ),
        .I1(s_db_count_reg[3]),
        .I2(s_db_count_reg[6]),
        .I3(\s_db_count[7]_i_7_n_0 ),
        .I4(PS[0]),
        .I5(BTNC_IBUF),
        .O(\s_db_count[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[0] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(s_db_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[1] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(s_db_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[2] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(s_db_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[3] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(s_db_count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[4] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(s_db_count_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[5] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(s_db_count_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[6] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(s_db_count_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_db_count_reg[7] 
       (.C(sclk_BUFG),
        .CE(\s_db_count[7]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(s_db_count_reg[7]),
        .R(1'b0));
endmodule

module programmer
   (E,
    \execute_to_memory_reg[224] ,
    \r_ram_addr_reg[28]_0 ,
    s_prog_ram_we,
    ram_addr,
    \r_CLKCNT_reg[48] ,
    \r_CLKCNT_reg[49] ,
    \r_CLKCNT_reg[50] ,
    \r_CLKCNT_reg[51] ,
    \r_CLKCNT_reg[52] ,
    \r_CLKCNT_reg[53] ,
    \r_CLKCNT_reg[54] ,
    \r_CLKCNT_reg[55] ,
    \r_CLKCNT_reg[56] ,
    \r_CLKCNT_reg[57] ,
    \r_CLKCNT_reg[58] ,
    \r_CLKCNT_reg[59] ,
    \r_CLKCNT_reg[60] ,
    \r_CLKCNT_reg[61] ,
    \r_CLKCNT_reg[62] ,
    \r_CLKCNT_reg[63] ,
    \r_ram_addr_reg[15]_0 ,
    \r_CLKCNT_reg[0] ,
    \r_CLKCNT_reg[1] ,
    \r_CLKCNT_reg[2] ,
    \r_CLKCNT_reg[3] ,
    \r_CLKCNT_reg[4] ,
    \r_CLKCNT_reg[5] ,
    \r_CLKCNT_reg[6] ,
    \r_CLKCNT_reg[7] ,
    \r_CLKCNT_reg[8] ,
    \r_CLKCNT_reg[9] ,
    \r_CLKCNT_reg[10] ,
    \r_CLKCNT_reg[11] ,
    \r_CLKCNT_reg[12] ,
    \r_CLKCNT_reg[13] ,
    \r_CLKCNT_reg[14] ,
    \r_CLKCNT_reg[15] ,
    mem_size_after_memory,
    \execute_to_memory_reg[225] ,
    WEA,
    \r_ram_addr_reg[13]_0 ,
    \r_ram_addr_reg[0]_0 ,
    \execute_to_memory_reg[140] ,
    \r_ram_addr_reg[0]_1 ,
    \r_ram_addr_reg[13]_1 ,
    \r_ram_addr_reg[0]_2 ,
    \r_ram_addr_reg[13]_2 ,
    \r_ram_addr_reg[0]_3 ,
    \r_ram_addr_reg[14]_0 ,
    \r_ram_addr_reg[0]_4 ,
    \r_ram_addr_reg[13]_3 ,
    \r_ram_addr_reg[0]_5 ,
    \r_ram_addr_reg[15]_1 ,
    \r_ram_addr_reg[0]_6 ,
    \r_ram_addr_reg[15]_2 ,
    \r_ram_addr_reg[0]_7 ,
    \r_ram_addr_reg[15]_3 ,
    \r_ram_addr_reg[0]_8 ,
    \r_ram_addr_reg[13]_4 ,
    \r_ram_addr_reg[0]_9 ,
    \r_ram_addr_reg[14]_1 ,
    \r_ram_addr_reg[0]_10 ,
    \r_ram_addr_reg[14]_2 ,
    \r_ram_addr_reg[0]_11 ,
    \r_ram_addr_reg[13]_5 ,
    \r_ram_addr_reg[0]_12 ,
    \execute_to_memory_reg[140]_0 ,
    \r_ram_addr_reg[0]_13 ,
    \r_ram_addr_reg[13]_6 ,
    \r_ram_addr_reg[0]_14 ,
    \r_ram_addr_reg[13]_7 ,
    \execute_to_memory_reg[173] ,
    \execute_to_memory_reg[172] ,
    \execute_to_memory_reg[129] ,
    DIADI,
    \r_rx_word_reg[8] ,
    \r_rx_word_reg[9] ,
    \r_rx_word_reg[10] ,
    \r_rx_word_reg[11] ,
    \r_rx_word_reg[12] ,
    \r_rx_word_reg[13] ,
    \r_rx_word_reg[14] ,
    \r_rx_word_reg[15] ,
    stx,
    s_prog_mcu_reset,
    Q,
    D,
    data2,
    S,
    \ioIn_buffer_reg[23] ,
    \ioIn_buffer_reg[27] ,
    \ioIn_buffer_reg[31] ,
    SWITCHES_IBUF,
    \ioIn_buffer_reg[0] ,
    \ioIn_buffer_reg[3] ,
    \ioIn_buffer_reg[7] ,
    \ioIn_buffer_reg[11] ,
    \ioIn_buffer_reg[15] ,
    \memory_to_writeback_reg[71] ,
    \memory_to_writeback_reg[87] ,
    \memory_to_writeback_reg[78] ,
    p_15_in,
    \memory_to_writeback_reg[95] ,
    \memory_to_writeback_reg[87]_0 ,
    \memory_to_writeback_reg[80] ,
    \memory_to_writeback_reg[81] ,
    \memory_to_writeback_reg[82] ,
    \memory_to_writeback_reg[83] ,
    \memory_to_writeback_reg[84] ,
    \memory_to_writeback_reg[85] ,
    \memory_to_writeback_reg[86] ,
    \memory_to_writeback_reg[87]_1 ,
    \memory_to_writeback_reg[95]_0 ,
    \memory_to_writeback_reg[88] ,
    \memory_to_writeback_reg[89] ,
    \memory_to_writeback_reg[90] ,
    \memory_to_writeback_reg[91] ,
    \memory_to_writeback_reg[92] ,
    \memory_to_writeback_reg[93] ,
    \memory_to_writeback_reg[94] ,
    \memory_to_writeback_reg[95]_1 ,
    p_12_in,
    p_14_in,
    \memory_to_writeback_reg[78]_0 ,
    \memory_to_writeback_reg[79] ,
    sclk_BUFG,
    s_reset,
    srx);
  output [0:0]E;
  output [0:0]\execute_to_memory_reg[224] ;
  output \r_ram_addr_reg[28]_0 ;
  output s_prog_ram_we;
  output [0:0]ram_addr;
  output \r_CLKCNT_reg[48] ;
  output \r_CLKCNT_reg[49] ;
  output \r_CLKCNT_reg[50] ;
  output \r_CLKCNT_reg[51] ;
  output \r_CLKCNT_reg[52] ;
  output \r_CLKCNT_reg[53] ;
  output \r_CLKCNT_reg[54] ;
  output \r_CLKCNT_reg[55] ;
  output \r_CLKCNT_reg[56] ;
  output \r_CLKCNT_reg[57] ;
  output \r_CLKCNT_reg[58] ;
  output \r_CLKCNT_reg[59] ;
  output \r_CLKCNT_reg[60] ;
  output \r_CLKCNT_reg[61] ;
  output \r_CLKCNT_reg[62] ;
  output \r_CLKCNT_reg[63] ;
  output [15:0]\r_ram_addr_reg[15]_0 ;
  output \r_CLKCNT_reg[0] ;
  output \r_CLKCNT_reg[1] ;
  output \r_CLKCNT_reg[2] ;
  output \r_CLKCNT_reg[3] ;
  output \r_CLKCNT_reg[4] ;
  output \r_CLKCNT_reg[5] ;
  output \r_CLKCNT_reg[6] ;
  output \r_CLKCNT_reg[7] ;
  output \r_CLKCNT_reg[8] ;
  output \r_CLKCNT_reg[9] ;
  output \r_CLKCNT_reg[10] ;
  output \r_CLKCNT_reg[11] ;
  output \r_CLKCNT_reg[12] ;
  output \r_CLKCNT_reg[13] ;
  output \r_CLKCNT_reg[14] ;
  output \r_CLKCNT_reg[15] ;
  output [0:0]mem_size_after_memory;
  output \execute_to_memory_reg[225] ;
  output [3:0]WEA;
  output \r_ram_addr_reg[13]_0 ;
  output [3:0]\r_ram_addr_reg[0]_0 ;
  output \execute_to_memory_reg[140] ;
  output [3:0]\r_ram_addr_reg[0]_1 ;
  output \r_ram_addr_reg[13]_1 ;
  output [3:0]\r_ram_addr_reg[0]_2 ;
  output \r_ram_addr_reg[13]_2 ;
  output [3:0]\r_ram_addr_reg[0]_3 ;
  output \r_ram_addr_reg[14]_0 ;
  output [3:0]\r_ram_addr_reg[0]_4 ;
  output \r_ram_addr_reg[13]_3 ;
  output [3:0]\r_ram_addr_reg[0]_5 ;
  output \r_ram_addr_reg[15]_1 ;
  output [3:0]\r_ram_addr_reg[0]_6 ;
  output \r_ram_addr_reg[15]_2 ;
  output [3:0]\r_ram_addr_reg[0]_7 ;
  output \r_ram_addr_reg[15]_3 ;
  output [3:0]\r_ram_addr_reg[0]_8 ;
  output \r_ram_addr_reg[13]_4 ;
  output [3:0]\r_ram_addr_reg[0]_9 ;
  output \r_ram_addr_reg[14]_1 ;
  output [3:0]\r_ram_addr_reg[0]_10 ;
  output \r_ram_addr_reg[14]_2 ;
  output [3:0]\r_ram_addr_reg[0]_11 ;
  output \r_ram_addr_reg[13]_5 ;
  output [3:0]\r_ram_addr_reg[0]_12 ;
  output \execute_to_memory_reg[140]_0 ;
  output [3:0]\r_ram_addr_reg[0]_13 ;
  output \r_ram_addr_reg[13]_6 ;
  output [3:0]\r_ram_addr_reg[0]_14 ;
  output \r_ram_addr_reg[13]_7 ;
  output [30:0]\execute_to_memory_reg[173] ;
  output \execute_to_memory_reg[172] ;
  output \execute_to_memory_reg[129] ;
  output [31:0]DIADI;
  output \r_rx_word_reg[8] ;
  output \r_rx_word_reg[9] ;
  output \r_rx_word_reg[10] ;
  output \r_rx_word_reg[11] ;
  output \r_rx_word_reg[12] ;
  output \r_rx_word_reg[13] ;
  output \r_rx_word_reg[14] ;
  output \r_rx_word_reg[15] ;
  output stx;
  output s_prog_mcu_reset;
  input [37:0]Q;
  input [30:0]D;
  input [31:0]data2;
  input [3:0]S;
  input [3:0]\ioIn_buffer_reg[23] ;
  input [3:0]\ioIn_buffer_reg[27] ;
  input [3:0]\ioIn_buffer_reg[31] ;
  input [15:0]SWITCHES_IBUF;
  input \ioIn_buffer_reg[0] ;
  input [2:0]\ioIn_buffer_reg[3] ;
  input [3:0]\ioIn_buffer_reg[7] ;
  input [3:0]\ioIn_buffer_reg[11] ;
  input [3:0]\ioIn_buffer_reg[15] ;
  input \memory_to_writeback_reg[71] ;
  input \memory_to_writeback_reg[87] ;
  input [14:0]\memory_to_writeback_reg[78] ;
  input [7:0]p_15_in;
  input \memory_to_writeback_reg[95] ;
  input \memory_to_writeback_reg[87]_0 ;
  input \memory_to_writeback_reg[80] ;
  input \memory_to_writeback_reg[81] ;
  input \memory_to_writeback_reg[82] ;
  input \memory_to_writeback_reg[83] ;
  input \memory_to_writeback_reg[84] ;
  input \memory_to_writeback_reg[85] ;
  input \memory_to_writeback_reg[86] ;
  input \memory_to_writeback_reg[87]_1 ;
  input \memory_to_writeback_reg[95]_0 ;
  input \memory_to_writeback_reg[88] ;
  input \memory_to_writeback_reg[89] ;
  input \memory_to_writeback_reg[90] ;
  input \memory_to_writeback_reg[91] ;
  input \memory_to_writeback_reg[92] ;
  input \memory_to_writeback_reg[93] ;
  input \memory_to_writeback_reg[94] ;
  input \memory_to_writeback_reg[95]_1 ;
  input [7:0]p_12_in;
  input [7:0]p_14_in;
  input [6:0]\memory_to_writeback_reg[78]_0 ;
  input \memory_to_writeback_reg[79] ;
  input sclk_BUFG;
  input s_reset;
  input srx;

  wire [30:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_r_state[0]_i_2_n_0 ;
  wire \FSM_sequential_r_state[0]_i_3_n_0 ;
  wire \FSM_sequential_r_state[0]_i_4_n_0 ;
  wire \FSM_sequential_r_state[0]_i_5_n_0 ;
  wire \FSM_sequential_r_state[0]_i_6_n_0 ;
  wire \FSM_sequential_r_state[0]_i_7_n_0 ;
  wire \FSM_sequential_r_state[1]_i_2_n_0 ;
  wire \FSM_sequential_r_state[1]_i_3_n_0 ;
  wire \FSM_sequential_r_state[1]_i_4_n_0 ;
  wire \FSM_sequential_r_state[1]_i_5_n_0 ;
  wire \FSM_sequential_r_state[1]_i_6_n_0 ;
  wire \FSM_sequential_r_state[1]_i_7_n_0 ;
  wire \FSM_sequential_r_state[2]_i_10_n_0 ;
  wire \FSM_sequential_r_state[2]_i_11_n_0 ;
  wire \FSM_sequential_r_state[2]_i_12_n_0 ;
  wire \FSM_sequential_r_state[2]_i_5_n_0 ;
  wire \FSM_sequential_r_state[2]_i_6_n_0 ;
  wire \FSM_sequential_r_state[2]_i_7_n_0 ;
  wire \FSM_sequential_r_state[2]_i_8_n_0 ;
  wire \FSM_sequential_r_state[2]_i_9_n_0 ;
  wire [37:0]Q;
  wire [3:0]S;
  wire [15:0]SWITCHES_IBUF;
  wire [3:0]WEA;
  wire acc_cksum;
  wire clr_cksum;
  wire [31:0]data2;
  wire \execute_to_memory_reg[129] ;
  wire \execute_to_memory_reg[140] ;
  wire \execute_to_memory_reg[140]_0 ;
  wire \execute_to_memory_reg[172] ;
  wire [30:0]\execute_to_memory_reg[173] ;
  wire [0:0]\execute_to_memory_reg[224] ;
  wire \execute_to_memory_reg[225] ;
  wire \ioIn_buffer_reg[0] ;
  wire [3:0]\ioIn_buffer_reg[11] ;
  wire [3:0]\ioIn_buffer_reg[15] ;
  wire [3:0]\ioIn_buffer_reg[23] ;
  wire [3:0]\ioIn_buffer_reg[27] ;
  wire [3:0]\ioIn_buffer_reg[31] ;
  wire [2:0]\ioIn_buffer_reg[3] ;
  wire [3:0]\ioIn_buffer_reg[7] ;
  wire [0:0]mem_size_after_memory;
  wire \memory_to_writeback_reg[71] ;
  wire [14:0]\memory_to_writeback_reg[78] ;
  wire [6:0]\memory_to_writeback_reg[78]_0 ;
  wire \memory_to_writeback_reg[79] ;
  wire \memory_to_writeback_reg[80] ;
  wire \memory_to_writeback_reg[81] ;
  wire \memory_to_writeback_reg[82] ;
  wire \memory_to_writeback_reg[83] ;
  wire \memory_to_writeback_reg[84] ;
  wire \memory_to_writeback_reg[85] ;
  wire \memory_to_writeback_reg[86] ;
  wire \memory_to_writeback_reg[87] ;
  wire \memory_to_writeback_reg[87]_0 ;
  wire \memory_to_writeback_reg[87]_1 ;
  wire \memory_to_writeback_reg[88] ;
  wire \memory_to_writeback_reg[89] ;
  wire \memory_to_writeback_reg[90] ;
  wire \memory_to_writeback_reg[91] ;
  wire \memory_to_writeback_reg[92] ;
  wire \memory_to_writeback_reg[93] ;
  wire \memory_to_writeback_reg[94] ;
  wire \memory_to_writeback_reg[95] ;
  wire \memory_to_writeback_reg[95]_0 ;
  wire \memory_to_writeback_reg[95]_1 ;
  wire [7:0]p_12_in;
  wire [7:0]p_14_in;
  wire [7:0]p_15_in;
  wire \r_CLKCNT_reg[0] ;
  wire \r_CLKCNT_reg[10] ;
  wire \r_CLKCNT_reg[11] ;
  wire \r_CLKCNT_reg[12] ;
  wire \r_CLKCNT_reg[13] ;
  wire \r_CLKCNT_reg[14] ;
  wire \r_CLKCNT_reg[15] ;
  wire \r_CLKCNT_reg[1] ;
  wire \r_CLKCNT_reg[2] ;
  wire \r_CLKCNT_reg[3] ;
  wire \r_CLKCNT_reg[48] ;
  wire \r_CLKCNT_reg[49] ;
  wire \r_CLKCNT_reg[4] ;
  wire \r_CLKCNT_reg[50] ;
  wire \r_CLKCNT_reg[51] ;
  wire \r_CLKCNT_reg[52] ;
  wire \r_CLKCNT_reg[53] ;
  wire \r_CLKCNT_reg[54] ;
  wire \r_CLKCNT_reg[55] ;
  wire \r_CLKCNT_reg[56] ;
  wire \r_CLKCNT_reg[57] ;
  wire \r_CLKCNT_reg[58] ;
  wire \r_CLKCNT_reg[59] ;
  wire \r_CLKCNT_reg[5] ;
  wire \r_CLKCNT_reg[60] ;
  wire \r_CLKCNT_reg[61] ;
  wire \r_CLKCNT_reg[62] ;
  wire \r_CLKCNT_reg[63] ;
  wire \r_CLKCNT_reg[6] ;
  wire \r_CLKCNT_reg[7] ;
  wire \r_CLKCNT_reg[8] ;
  wire \r_CLKCNT_reg[9] ;
  wire [31:0]r_cksum;
  wire [31:0]r_cksum0;
  wire [3:0]\r_ram_addr_reg[0]_0 ;
  wire [3:0]\r_ram_addr_reg[0]_1 ;
  wire [3:0]\r_ram_addr_reg[0]_10 ;
  wire [3:0]\r_ram_addr_reg[0]_11 ;
  wire [3:0]\r_ram_addr_reg[0]_12 ;
  wire [3:0]\r_ram_addr_reg[0]_13 ;
  wire [3:0]\r_ram_addr_reg[0]_14 ;
  wire [3:0]\r_ram_addr_reg[0]_2 ;
  wire [3:0]\r_ram_addr_reg[0]_3 ;
  wire [3:0]\r_ram_addr_reg[0]_4 ;
  wire [3:0]\r_ram_addr_reg[0]_5 ;
  wire [3:0]\r_ram_addr_reg[0]_6 ;
  wire [3:0]\r_ram_addr_reg[0]_7 ;
  wire [3:0]\r_ram_addr_reg[0]_8 ;
  wire [3:0]\r_ram_addr_reg[0]_9 ;
  wire \r_ram_addr_reg[13]_0 ;
  wire \r_ram_addr_reg[13]_1 ;
  wire \r_ram_addr_reg[13]_2 ;
  wire \r_ram_addr_reg[13]_3 ;
  wire \r_ram_addr_reg[13]_4 ;
  wire \r_ram_addr_reg[13]_5 ;
  wire \r_ram_addr_reg[13]_6 ;
  wire \r_ram_addr_reg[13]_7 ;
  wire \r_ram_addr_reg[14]_0 ;
  wire \r_ram_addr_reg[14]_1 ;
  wire \r_ram_addr_reg[14]_2 ;
  wire [15:0]\r_ram_addr_reg[15]_0 ;
  wire \r_ram_addr_reg[15]_1 ;
  wire \r_ram_addr_reg[15]_2 ;
  wire \r_ram_addr_reg[15]_3 ;
  wire \r_ram_addr_reg[28]_0 ;
  wire \r_rx_word_reg[10] ;
  wire \r_rx_word_reg[11] ;
  wire \r_rx_word_reg[12] ;
  wire \r_rx_word_reg[13] ;
  wire \r_rx_word_reg[14] ;
  wire \r_rx_word_reg[15] ;
  wire \r_rx_word_reg[8] ;
  wire \r_rx_word_reg[9] ;
  wire [2:0]r_state;
  wire [24:0]r_timeout_counter;
  wire [24:1]r_timeout_counter0;
  wire \r_timeout_counter[0]_i_1_n_0 ;
  wire \r_timeout_counter[24]_i_2_n_0 ;
  wire \r_timeout_counter_reg[12]_i_1_n_0 ;
  wire \r_timeout_counter_reg[16]_i_1_n_0 ;
  wire \r_timeout_counter_reg[20]_i_1_n_0 ;
  wire \r_timeout_counter_reg[4]_i_1_n_0 ;
  wire \r_timeout_counter_reg[8]_i_1_n_0 ;
  wire [31:0]r_words_remain_reg;
  wire [0:0]ram_addr;
  wire s_prog_mcu_reset;
  wire [31:1]s_prog_ram_addr;
  wire [31:0]s_prog_ram_data;
  wire s_prog_ram_we;
  wire s_reset;
  wire sclk_BUFG;
  wire srx;
  wire stx;
  wire tx_idle;
  wire uart_rx_word_n_227;
  wire uart_rx_word_n_228;
  wire uart_rx_word_n_229;
  wire uart_rx_word_n_230;
  wire uart_rx_word_n_233;
  wire uart_rx_word_n_234;
  wire uart_rx_word_n_235;
  wire uart_rx_word_n_236;
  wire uart_rx_word_n_237;
  wire uart_rx_word_n_238;
  wire uart_rx_word_n_239;
  wire uart_rx_word_n_240;
  wire uart_rx_word_n_241;
  wire uart_rx_word_n_242;
  wire uart_rx_word_n_243;
  wire uart_rx_word_n_244;
  wire uart_rx_word_n_245;
  wire uart_rx_word_n_246;
  wire uart_rx_word_n_247;
  wire uart_rx_word_n_248;
  wire uart_rx_word_n_249;
  wire uart_rx_word_n_282;
  wire uart_rx_word_n_283;
  wire uart_rx_word_n_284;
  wire uart_rx_word_n_285;
  wire uart_rx_word_n_286;
  wire uart_rx_word_n_287;
  wire uart_rx_word_n_288;
  wire uart_rx_word_n_289;
  wire uart_rx_word_n_290;
  wire uart_rx_word_n_291;
  wire uart_rx_word_n_292;
  wire uart_rx_word_n_293;
  wire uart_rx_word_n_294;
  wire uart_rx_word_n_295;
  wire uart_rx_word_n_296;
  wire uart_rx_word_n_297;
  wire uart_rx_word_n_298;
  wire uart_rx_word_n_299;
  wire uart_rx_word_n_300;
  wire uart_rx_word_n_301;
  wire uart_rx_word_n_302;
  wire uart_rx_word_n_303;
  wire uart_rx_word_n_304;
  wire uart_rx_word_n_305;
  wire uart_rx_word_n_306;
  wire uart_rx_word_n_307;
  wire uart_rx_word_n_308;
  wire uart_rx_word_n_309;
  wire uart_rx_word_n_310;
  wire uart_rx_word_n_311;
  wire uart_rx_word_n_312;
  wire uart_rx_word_n_313;
  wire uart_rx_word_n_314;
  wire uart_rx_word_n_315;
  wire uart_rx_word_n_316;
  wire uart_rx_word_n_317;
  wire uart_rx_word_n_318;
  wire uart_rx_word_n_319;
  wire uart_rx_word_n_320;
  wire uart_rx_word_n_321;
  wire uart_rx_word_n_322;
  wire uart_rx_word_n_323;
  wire uart_rx_word_n_324;
  wire uart_rx_word_n_325;
  wire uart_rx_word_n_326;
  wire uart_rx_word_n_327;
  wire uart_rx_word_n_328;
  wire uart_rx_word_n_329;
  wire uart_rx_word_n_330;
  wire uart_rx_word_n_331;
  wire uart_rx_word_n_332;
  wire uart_rx_word_n_333;
  wire uart_rx_word_n_334;
  wire uart_rx_word_n_335;
  wire uart_rx_word_n_336;
  wire uart_rx_word_n_337;
  wire uart_rx_word_n_338;
  wire uart_rx_word_n_339;
  wire uart_rx_word_n_340;
  wire uart_rx_word_n_341;
  wire uart_rx_word_n_342;
  wire uart_rx_word_n_343;
  wire uart_rx_word_n_344;
  wire uart_rx_word_n_53;
  wire uart_rx_word_n_71;
  wire uart_rx_word_n_72;
  wire [2:0]\NLW_r_timeout_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_timeout_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_timeout_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_timeout_counter_reg[24]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_timeout_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_timeout_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000010)) 
    \FSM_sequential_r_state[0]_i_2 
       (.I0(\FSM_sequential_r_state[0]_i_3_n_0 ),
        .I1(\FSM_sequential_r_state[0]_i_4_n_0 ),
        .I2(\FSM_sequential_r_state[0]_i_5_n_0 ),
        .I3(\FSM_sequential_r_state[0]_i_6_n_0 ),
        .I4(\FSM_sequential_r_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_r_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_r_state[0]_i_3 
       (.I0(r_timeout_counter[6]),
        .I1(r_timeout_counter[11]),
        .I2(r_timeout_counter[12]),
        .I3(r_timeout_counter[13]),
        .O(\FSM_sequential_r_state[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_r_state[0]_i_4 
       (.I0(r_timeout_counter[18]),
        .I1(r_timeout_counter[14]),
        .I2(r_timeout_counter[16]),
        .O(\FSM_sequential_r_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \FSM_sequential_r_state[0]_i_5 
       (.I0(r_timeout_counter[20]),
        .I1(r_timeout_counter[21]),
        .I2(r_timeout_counter[19]),
        .I3(r_timeout_counter[24]),
        .I4(r_timeout_counter[22]),
        .I5(r_timeout_counter[0]),
        .O(\FSM_sequential_r_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_r_state[0]_i_6 
       (.I0(r_timeout_counter[9]),
        .I1(r_timeout_counter[8]),
        .I2(r_timeout_counter[10]),
        .I3(r_timeout_counter[17]),
        .I4(r_timeout_counter[15]),
        .I5(r_timeout_counter[23]),
        .O(\FSM_sequential_r_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_r_state[0]_i_7 
       (.I0(r_timeout_counter[5]),
        .I1(r_timeout_counter[4]),
        .I2(r_timeout_counter[7]),
        .I3(r_timeout_counter[2]),
        .I4(r_timeout_counter[1]),
        .I5(r_timeout_counter[3]),
        .O(\FSM_sequential_r_state[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \FSM_sequential_r_state[1]_i_2 
       (.I0(\FSM_sequential_r_state[1]_i_3_n_0 ),
        .I1(r_timeout_counter[20]),
        .I2(r_timeout_counter[12]),
        .I3(r_timeout_counter[19]),
        .I4(\FSM_sequential_r_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \FSM_sequential_r_state[1]_i_3 
       (.I0(r_timeout_counter[0]),
        .I1(r_timeout_counter[14]),
        .I2(r_timeout_counter[9]),
        .I3(r_timeout_counter[21]),
        .I4(\FSM_sequential_r_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_r_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \FSM_sequential_r_state[1]_i_4 
       (.I0(\FSM_sequential_r_state[1]_i_6_n_0 ),
        .I1(\FSM_sequential_r_state[1]_i_7_n_0 ),
        .I2(r_timeout_counter[24]),
        .I3(r_timeout_counter[8]),
        .I4(r_timeout_counter[23]),
        .I5(r_timeout_counter[4]),
        .O(\FSM_sequential_r_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_r_state[1]_i_5 
       (.I0(r_timeout_counter[17]),
        .I1(r_timeout_counter[1]),
        .I2(r_timeout_counter[15]),
        .I3(r_timeout_counter[2]),
        .O(\FSM_sequential_r_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \FSM_sequential_r_state[1]_i_6 
       (.I0(r_timeout_counter[13]),
        .I1(r_timeout_counter[10]),
        .I2(r_timeout_counter[3]),
        .I3(r_timeout_counter[6]),
        .I4(r_timeout_counter[5]),
        .I5(r_timeout_counter[16]),
        .O(\FSM_sequential_r_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_r_state[1]_i_7 
       (.I0(r_timeout_counter[18]),
        .I1(r_timeout_counter[11]),
        .I2(r_timeout_counter[22]),
        .I3(r_timeout_counter[7]),
        .O(\FSM_sequential_r_state[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \FSM_sequential_r_state[2]_i_10 
       (.I0(r_words_remain_reg[26]),
        .I1(r_words_remain_reg[29]),
        .I2(r_words_remain_reg[15]),
        .I3(r_words_remain_reg[0]),
        .I4(\FSM_sequential_r_state[2]_i_12_n_0 ),
        .O(\FSM_sequential_r_state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_r_state[2]_i_11 
       (.I0(r_words_remain_reg[31]),
        .I1(r_words_remain_reg[4]),
        .I2(r_words_remain_reg[24]),
        .I3(r_words_remain_reg[22]),
        .O(\FSM_sequential_r_state[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_r_state[2]_i_12 
       (.I0(r_words_remain_reg[17]),
        .I1(r_words_remain_reg[1]),
        .I2(r_words_remain_reg[16]),
        .I3(r_words_remain_reg[14]),
        .O(\FSM_sequential_r_state[2]_i_12_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFF57)) 
    \FSM_sequential_r_state[2]_i_2 
       (.I0(\FSM_sequential_r_state[1]_i_2_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .O(\r_timeout_counter[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_r_state[2]_i_5 
       (.I0(\FSM_sequential_r_state[2]_i_7_n_0 ),
        .I1(r_words_remain_reg[13]),
        .I2(r_words_remain_reg[12]),
        .I3(r_words_remain_reg[27]),
        .I4(r_words_remain_reg[19]),
        .I5(\FSM_sequential_r_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_r_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_r_state[2]_i_6 
       (.I0(\FSM_sequential_r_state[2]_i_9_n_0 ),
        .I1(r_words_remain_reg[30]),
        .I2(r_words_remain_reg[25]),
        .I3(r_words_remain_reg[7]),
        .I4(r_words_remain_reg[6]),
        .I5(\FSM_sequential_r_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_r_state[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_r_state[2]_i_7 
       (.I0(r_words_remain_reg[9]),
        .I1(r_words_remain_reg[8]),
        .I2(r_words_remain_reg[28]),
        .I3(r_words_remain_reg[18]),
        .O(\FSM_sequential_r_state[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_r_state[2]_i_8 
       (.I0(r_words_remain_reg[3]),
        .I1(r_words_remain_reg[11]),
        .I2(r_words_remain_reg[10]),
        .I3(r_words_remain_reg[23]),
        .I4(\FSM_sequential_r_state[2]_i_11_n_0 ),
        .O(\FSM_sequential_r_state[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_r_state[2]_i_9 
       (.I0(r_words_remain_reg[21]),
        .I1(r_words_remain_reg[2]),
        .I2(r_words_remain_reg[20]),
        .I3(r_words_remain_reg[5]),
        .O(\FSM_sequential_r_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,WM_WAIT_ADDR:001,WM_WAIT_LEN:010,WM_WAIT_DATA:011,WM_DONE:101,FAILED:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_rx_word_n_228),
        .Q(r_state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:000,WM_WAIT_ADDR:001,WM_WAIT_LEN:010,WM_WAIT_DATA:011,WM_DONE:101,FAILED:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_rx_word_n_72),
        .Q(r_state[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:000,WM_WAIT_ADDR:001,WM_WAIT_LEN:010,WM_WAIT_DATA:011,WM_DONE:101,FAILED:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_state_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_rx_word_n_227),
        .Q(r_state[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[0] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[0]),
        .Q(r_cksum[0]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[10] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[10]),
        .Q(r_cksum[10]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[11] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[11]),
        .Q(r_cksum[11]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[12] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[12]),
        .Q(r_cksum[12]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[13] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[13]),
        .Q(r_cksum[13]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[14] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[14]),
        .Q(r_cksum[14]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[15] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[15]),
        .Q(r_cksum[15]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[16] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[16]),
        .Q(r_cksum[16]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[17] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[17]),
        .Q(r_cksum[17]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[18] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[18]),
        .Q(r_cksum[18]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[19] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[19]),
        .Q(r_cksum[19]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[1] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[1]),
        .Q(r_cksum[1]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[20] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[20]),
        .Q(r_cksum[20]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[21] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[21]),
        .Q(r_cksum[21]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[22] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[22]),
        .Q(r_cksum[22]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[23] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[23]),
        .Q(r_cksum[23]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[24] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[24]),
        .Q(r_cksum[24]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[25] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[25]),
        .Q(r_cksum[25]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[26] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[26]),
        .Q(r_cksum[26]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[27] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[27]),
        .Q(r_cksum[27]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[28] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[28]),
        .Q(r_cksum[28]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[29] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[29]),
        .Q(r_cksum[29]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[2] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[2]),
        .Q(r_cksum[2]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[30] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[30]),
        .Q(r_cksum[30]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[31] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[31]),
        .Q(r_cksum[31]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[3] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[3]),
        .Q(r_cksum[3]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[4] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[4]),
        .Q(r_cksum[4]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[5] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[5]),
        .Q(r_cksum[5]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[6] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[6]),
        .Q(r_cksum[6]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[7] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[7]),
        .Q(r_cksum[7]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[8] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[8]),
        .Q(r_cksum[8]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    \r_cksum_reg[9] 
       (.C(sclk_BUFG),
        .CE(acc_cksum),
        .D(r_cksum0[9]),
        .Q(r_cksum[9]),
        .R(clr_cksum));
  FDRE #(
    .INIT(1'b0)) 
    r_mcu_reset_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_rx_word_n_234),
        .Q(s_prog_mcu_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[0] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_71),
        .Q(ram_addr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[10] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_324),
        .Q(s_prog_ram_addr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[11] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_323),
        .Q(s_prog_ram_addr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[12] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_322),
        .Q(s_prog_ram_addr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[13] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_329),
        .Q(s_prog_ram_addr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[14] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_328),
        .Q(s_prog_ram_addr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[15] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_327),
        .Q(s_prog_ram_addr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[16] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_326),
        .Q(s_prog_ram_addr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[17] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_333),
        .Q(s_prog_ram_addr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[18] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_332),
        .Q(s_prog_ram_addr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[19] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_331),
        .Q(s_prog_ram_addr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[1] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_317),
        .Q(s_prog_ram_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[20] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_330),
        .Q(s_prog_ram_addr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[21] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_337),
        .Q(s_prog_ram_addr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[22] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_336),
        .Q(s_prog_ram_addr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[23] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_335),
        .Q(s_prog_ram_addr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[24] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_334),
        .Q(s_prog_ram_addr[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[25] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_341),
        .Q(s_prog_ram_addr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[26] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_340),
        .Q(s_prog_ram_addr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[27] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_339),
        .Q(s_prog_ram_addr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[28] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_338),
        .Q(s_prog_ram_addr[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[29] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_344),
        .Q(s_prog_ram_addr[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[2] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_316),
        .Q(s_prog_ram_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[30] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_343),
        .Q(s_prog_ram_addr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[31] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_342),
        .Q(s_prog_ram_addr[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[3] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_315),
        .Q(s_prog_ram_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[4] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_314),
        .Q(s_prog_ram_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[5] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_321),
        .Q(s_prog_ram_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[6] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_320),
        .Q(s_prog_ram_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[7] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_319),
        .Q(s_prog_ram_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[8] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_318),
        .Q(s_prog_ram_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_ram_addr_reg[9] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_229),
        .D(uart_rx_word_n_325),
        .Q(s_prog_ram_addr[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_timeout_counter[0]_i_1 
       (.I0(r_timeout_counter[0]),
        .O(\r_timeout_counter[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[0] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(\r_timeout_counter[0]_i_1_n_0 ),
        .Q(r_timeout_counter[0]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[10] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[10]),
        .Q(r_timeout_counter[10]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[11] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[11]),
        .Q(r_timeout_counter[11]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[12] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[12]),
        .Q(r_timeout_counter[12]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[12]_i_1 
       (.CI(\r_timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\r_timeout_counter_reg[12]_i_1_n_0 ,\NLW_r_timeout_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[12:9]),
        .S(r_timeout_counter[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[13] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[13]),
        .Q(r_timeout_counter[13]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[14] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[14]),
        .Q(r_timeout_counter[14]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[15] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[15]),
        .Q(r_timeout_counter[15]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[16] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[16]),
        .Q(r_timeout_counter[16]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[16]_i_1 
       (.CI(\r_timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\r_timeout_counter_reg[16]_i_1_n_0 ,\NLW_r_timeout_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[16:13]),
        .S(r_timeout_counter[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[17] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[17]),
        .Q(r_timeout_counter[17]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[18] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[18]),
        .Q(r_timeout_counter[18]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[19] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[19]),
        .Q(r_timeout_counter[19]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[1] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[1]),
        .Q(r_timeout_counter[1]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[20] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[20]),
        .Q(r_timeout_counter[20]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[20]_i_1 
       (.CI(\r_timeout_counter_reg[16]_i_1_n_0 ),
        .CO({\r_timeout_counter_reg[20]_i_1_n_0 ,\NLW_r_timeout_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[20:17]),
        .S(r_timeout_counter[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[21] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[21]),
        .Q(r_timeout_counter[21]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[22] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[22]),
        .Q(r_timeout_counter[22]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[23] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[23]),
        .Q(r_timeout_counter[23]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[24] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[24]),
        .Q(r_timeout_counter[24]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[24]_i_3 
       (.CI(\r_timeout_counter_reg[20]_i_1_n_0 ),
        .CO(\NLW_r_timeout_counter_reg[24]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[24:21]),
        .S(r_timeout_counter[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[2] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[2]),
        .Q(r_timeout_counter[2]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[3] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[3]),
        .Q(r_timeout_counter[3]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[4] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[4]),
        .Q(r_timeout_counter[4]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_timeout_counter_reg[4]_i_1_n_0 ,\NLW_r_timeout_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(r_timeout_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[4:1]),
        .S(r_timeout_counter[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[5] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[5]),
        .Q(r_timeout_counter[5]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[6] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[6]),
        .Q(r_timeout_counter[6]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[7] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[7]),
        .Q(r_timeout_counter[7]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[8] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[8]),
        .Q(r_timeout_counter[8]),
        .R(uart_rx_word_n_53));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_timeout_counter_reg[8]_i_1 
       (.CI(\r_timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\r_timeout_counter_reg[8]_i_1_n_0 ,\NLW_r_timeout_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(r_timeout_counter0[8:5]),
        .S(r_timeout_counter[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \r_timeout_counter_reg[9] 
       (.C(sclk_BUFG),
        .CE(\r_timeout_counter[24]_i_2_n_0 ),
        .D(r_timeout_counter0[9]),
        .Q(r_timeout_counter[9]),
        .R(uart_rx_word_n_53));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[0] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_285),
        .Q(r_words_remain_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[10] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_291),
        .Q(r_words_remain_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[11] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_290),
        .Q(r_words_remain_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[12] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_297),
        .Q(r_words_remain_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[13] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_296),
        .Q(r_words_remain_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[14] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_295),
        .Q(r_words_remain_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[15] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_294),
        .Q(r_words_remain_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[16] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_301),
        .Q(r_words_remain_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[17] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_300),
        .Q(r_words_remain_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[18] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_299),
        .Q(r_words_remain_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[19] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_298),
        .Q(r_words_remain_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[1] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_284),
        .Q(r_words_remain_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[20] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_305),
        .Q(r_words_remain_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[21] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_304),
        .Q(r_words_remain_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[22] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_303),
        .Q(r_words_remain_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[23] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_302),
        .Q(r_words_remain_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[24] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_309),
        .Q(r_words_remain_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[25] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_308),
        .Q(r_words_remain_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[26] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_307),
        .Q(r_words_remain_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[27] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_306),
        .Q(r_words_remain_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[28] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_313),
        .Q(r_words_remain_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[29] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_312),
        .Q(r_words_remain_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[2] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_283),
        .Q(r_words_remain_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[30] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_311),
        .Q(r_words_remain_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[31] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_310),
        .Q(r_words_remain_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[3] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_282),
        .Q(r_words_remain_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[4] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_289),
        .Q(r_words_remain_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[5] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_288),
        .Q(r_words_remain_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[6] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_287),
        .Q(r_words_remain_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[7] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_286),
        .Q(r_words_remain_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[8] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_293),
        .Q(r_words_remain_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_words_remain_reg[9] 
       (.C(sclk_BUFG),
        .CE(uart_rx_word_n_230),
        .D(uart_rx_word_n_292),
        .Q(r_words_remain_reg[9]),
        .R(1'b0));
  uart_rx_word uart_rx_word
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .\FSM_sequential_r_state[2]_i_3_0 (\FSM_sequential_r_state[2]_i_5_n_0 ),
        .\FSM_sequential_r_state[2]_i_3_1 (\FSM_sequential_r_state[2]_i_6_n_0 ),
        .\FSM_sequential_r_state_reg[0] (uart_rx_word_n_229),
        .\FSM_sequential_r_state_reg[0]_0 (\FSM_sequential_r_state[0]_i_2_n_0 ),
        .\FSM_sequential_r_state_reg[1] (s_prog_ram_we),
        .\FSM_sequential_r_state_reg[1]_0 (uart_rx_word_n_71),
        .\FSM_sequential_r_state_reg[1]_1 (uart_rx_word_n_72),
        .\FSM_sequential_r_state_reg[1]_10 ({uart_rx_word_n_302,uart_rx_word_n_303,uart_rx_word_n_304,uart_rx_word_n_305}),
        .\FSM_sequential_r_state_reg[1]_11 ({uart_rx_word_n_306,uart_rx_word_n_307,uart_rx_word_n_308,uart_rx_word_n_309}),
        .\FSM_sequential_r_state_reg[1]_12 ({uart_rx_word_n_310,uart_rx_word_n_311,uart_rx_word_n_312,uart_rx_word_n_313}),
        .\FSM_sequential_r_state_reg[1]_13 ({uart_rx_word_n_314,uart_rx_word_n_315,uart_rx_word_n_316,uart_rx_word_n_317}),
        .\FSM_sequential_r_state_reg[1]_14 ({uart_rx_word_n_318,uart_rx_word_n_319,uart_rx_word_n_320,uart_rx_word_n_321}),
        .\FSM_sequential_r_state_reg[1]_15 ({uart_rx_word_n_322,uart_rx_word_n_323,uart_rx_word_n_324,uart_rx_word_n_325}),
        .\FSM_sequential_r_state_reg[1]_16 ({uart_rx_word_n_326,uart_rx_word_n_327,uart_rx_word_n_328,uart_rx_word_n_329}),
        .\FSM_sequential_r_state_reg[1]_17 ({uart_rx_word_n_330,uart_rx_word_n_331,uart_rx_word_n_332,uart_rx_word_n_333}),
        .\FSM_sequential_r_state_reg[1]_18 ({uart_rx_word_n_334,uart_rx_word_n_335,uart_rx_word_n_336,uart_rx_word_n_337}),
        .\FSM_sequential_r_state_reg[1]_19 ({uart_rx_word_n_338,uart_rx_word_n_339,uart_rx_word_n_340,uart_rx_word_n_341}),
        .\FSM_sequential_r_state_reg[1]_2 (uart_rx_word_n_227),
        .\FSM_sequential_r_state_reg[1]_20 ({uart_rx_word_n_342,uart_rx_word_n_343,uart_rx_word_n_344}),
        .\FSM_sequential_r_state_reg[1]_3 (uart_rx_word_n_228),
        .\FSM_sequential_r_state_reg[1]_4 (uart_rx_word_n_230),
        .\FSM_sequential_r_state_reg[1]_5 (acc_cksum),
        .\FSM_sequential_r_state_reg[1]_6 ({uart_rx_word_n_286,uart_rx_word_n_287,uart_rx_word_n_288,uart_rx_word_n_289}),
        .\FSM_sequential_r_state_reg[1]_7 ({uart_rx_word_n_290,uart_rx_word_n_291,uart_rx_word_n_292,uart_rx_word_n_293}),
        .\FSM_sequential_r_state_reg[1]_8 ({uart_rx_word_n_294,uart_rx_word_n_295,uart_rx_word_n_296,uart_rx_word_n_297}),
        .\FSM_sequential_r_state_reg[1]_9 ({uart_rx_word_n_298,uart_rx_word_n_299,uart_rx_word_n_300,uart_rx_word_n_301}),
        .\FSM_sequential_r_state_reg[2] (uart_rx_word_n_233),
        .\FSM_sequential_r_state_reg[2]_0 (\r_timeout_counter[24]_i_2_n_0 ),
        .FSM_sequential_state_reg_0(uart_rx_word_n_53),
        .O({uart_rx_word_n_282,uart_rx_word_n_283,uart_rx_word_n_284,uart_rx_word_n_285}),
        .Q(Q),
        .S(S),
        .SR(clr_cksum),
        .SWITCHES_IBUF(SWITCHES_IBUF),
        .WEA(WEA),
        .data2(data2),
        .\execute_to_memory_reg[129] (\execute_to_memory_reg[129] ),
        .\execute_to_memory_reg[140] (\execute_to_memory_reg[140] ),
        .\execute_to_memory_reg[140]_0 (\execute_to_memory_reg[140]_0 ),
        .\execute_to_memory_reg[172] (\execute_to_memory_reg[172] ),
        .\execute_to_memory_reg[173] (mem_size_after_memory),
        .\execute_to_memory_reg[173]_0 (\execute_to_memory_reg[173] ),
        .\execute_to_memory_reg[224] (\execute_to_memory_reg[224] ),
        .\execute_to_memory_reg[225] (\execute_to_memory_reg[225] ),
        .\ioIn_buffer_reg[0] (\ioIn_buffer_reg[0] ),
        .\ioIn_buffer_reg[11] (\ioIn_buffer_reg[11] ),
        .\ioIn_buffer_reg[15] (\ioIn_buffer_reg[15] ),
        .\ioIn_buffer_reg[23] (\ioIn_buffer_reg[23] ),
        .\ioIn_buffer_reg[27] (\ioIn_buffer_reg[27] ),
        .\ioIn_buffer_reg[31] (\ioIn_buffer_reg[31] ),
        .\ioIn_buffer_reg[3] (\ioIn_buffer_reg[3] ),
        .\ioIn_buffer_reg[7] (\ioIn_buffer_reg[7] ),
        .\memory_to_writeback_reg[71] (\memory_to_writeback_reg[71] ),
        .\memory_to_writeback_reg[78] (\memory_to_writeback_reg[78] ),
        .\memory_to_writeback_reg[78]_0 (\memory_to_writeback_reg[78]_0 ),
        .\memory_to_writeback_reg[79] (\memory_to_writeback_reg[79] ),
        .\memory_to_writeback_reg[80] (\memory_to_writeback_reg[80] ),
        .\memory_to_writeback_reg[81] (\memory_to_writeback_reg[81] ),
        .\memory_to_writeback_reg[82] (\memory_to_writeback_reg[82] ),
        .\memory_to_writeback_reg[83] (\memory_to_writeback_reg[83] ),
        .\memory_to_writeback_reg[84] (\memory_to_writeback_reg[84] ),
        .\memory_to_writeback_reg[85] (\memory_to_writeback_reg[85] ),
        .\memory_to_writeback_reg[86] (\memory_to_writeback_reg[86] ),
        .\memory_to_writeback_reg[87] (\memory_to_writeback_reg[87] ),
        .\memory_to_writeback_reg[87]_0 (\memory_to_writeback_reg[87]_0 ),
        .\memory_to_writeback_reg[87]_1 (\memory_to_writeback_reg[87]_1 ),
        .\memory_to_writeback_reg[88] (\memory_to_writeback_reg[88] ),
        .\memory_to_writeback_reg[89] (\memory_to_writeback_reg[89] ),
        .\memory_to_writeback_reg[90] (\memory_to_writeback_reg[90] ),
        .\memory_to_writeback_reg[91] (\memory_to_writeback_reg[91] ),
        .\memory_to_writeback_reg[92] (\memory_to_writeback_reg[92] ),
        .\memory_to_writeback_reg[93] (\memory_to_writeback_reg[93] ),
        .\memory_to_writeback_reg[94] (\memory_to_writeback_reg[94] ),
        .\memory_to_writeback_reg[95] (\memory_to_writeback_reg[95] ),
        .\memory_to_writeback_reg[95]_0 (\memory_to_writeback_reg[95]_0 ),
        .\memory_to_writeback_reg[95]_1 (\memory_to_writeback_reg[95]_1 ),
        .p_12_in(p_12_in),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .\r_CLKCNT_reg[0] (\r_CLKCNT_reg[0] ),
        .\r_CLKCNT_reg[10] (\r_CLKCNT_reg[10] ),
        .\r_CLKCNT_reg[11] (\r_CLKCNT_reg[11] ),
        .\r_CLKCNT_reg[12] (\r_CLKCNT_reg[12] ),
        .\r_CLKCNT_reg[13] (\r_CLKCNT_reg[13] ),
        .\r_CLKCNT_reg[14] (\r_CLKCNT_reg[14] ),
        .\r_CLKCNT_reg[15] (\r_CLKCNT_reg[15] ),
        .\r_CLKCNT_reg[1] (\r_CLKCNT_reg[1] ),
        .\r_CLKCNT_reg[2] (\r_CLKCNT_reg[2] ),
        .\r_CLKCNT_reg[3] (\r_CLKCNT_reg[3] ),
        .\r_CLKCNT_reg[48] (\r_CLKCNT_reg[48] ),
        .\r_CLKCNT_reg[49] (\r_CLKCNT_reg[49] ),
        .\r_CLKCNT_reg[4] (\r_CLKCNT_reg[4] ),
        .\r_CLKCNT_reg[50] (\r_CLKCNT_reg[50] ),
        .\r_CLKCNT_reg[51] (\r_CLKCNT_reg[51] ),
        .\r_CLKCNT_reg[52] (\r_CLKCNT_reg[52] ),
        .\r_CLKCNT_reg[53] (\r_CLKCNT_reg[53] ),
        .\r_CLKCNT_reg[54] (\r_CLKCNT_reg[54] ),
        .\r_CLKCNT_reg[55] (\r_CLKCNT_reg[55] ),
        .\r_CLKCNT_reg[56] (\r_CLKCNT_reg[56] ),
        .\r_CLKCNT_reg[57] (\r_CLKCNT_reg[57] ),
        .\r_CLKCNT_reg[58] (\r_CLKCNT_reg[58] ),
        .\r_CLKCNT_reg[59] (\r_CLKCNT_reg[59] ),
        .\r_CLKCNT_reg[5] (\r_CLKCNT_reg[5] ),
        .\r_CLKCNT_reg[60] (\r_CLKCNT_reg[60] ),
        .\r_CLKCNT_reg[61] (\r_CLKCNT_reg[61] ),
        .\r_CLKCNT_reg[62] (\r_CLKCNT_reg[62] ),
        .\r_CLKCNT_reg[63] (\r_CLKCNT_reg[63] ),
        .\r_CLKCNT_reg[6] (\r_CLKCNT_reg[6] ),
        .\r_CLKCNT_reg[7] (\r_CLKCNT_reg[7] ),
        .\r_CLKCNT_reg[8] (\r_CLKCNT_reg[8] ),
        .\r_CLKCNT_reg[9] (\r_CLKCNT_reg[9] ),
        .\r_cksum_reg[10] (uart_rx_word_n_243),
        .\r_cksum_reg[11] (uart_rx_word_n_242),
        .\r_cksum_reg[20] (uart_rx_word_n_241),
        .\r_cksum_reg[21] (uart_rx_word_n_240),
        .\r_cksum_reg[22] (uart_rx_word_n_239),
        .\r_cksum_reg[23] (uart_rx_word_n_238),
        .\r_cksum_reg[24] (uart_rx_word_n_237),
        .\r_cksum_reg[25] (uart_rx_word_n_236),
        .\r_cksum_reg[26] (uart_rx_word_n_235),
        .\r_cksum_reg[31] (r_cksum),
        .\r_cksum_reg[7] ({uart_rx_word_n_246,uart_rx_word_n_247,uart_rx_word_n_248,uart_rx_word_n_249}),
        .\r_cksum_reg[8] (uart_rx_word_n_245),
        .\r_cksum_reg[9] (uart_rx_word_n_244),
        .r_mcu_reset_reg(uart_rx_word_n_234),
        .\r_ram_addr_reg[0] (\r_ram_addr_reg[0]_0 ),
        .\r_ram_addr_reg[0]_0 (\r_ram_addr_reg[0]_1 ),
        .\r_ram_addr_reg[0]_1 (\r_ram_addr_reg[0]_2 ),
        .\r_ram_addr_reg[0]_10 (\r_ram_addr_reg[0]_11 ),
        .\r_ram_addr_reg[0]_11 (\r_ram_addr_reg[0]_12 ),
        .\r_ram_addr_reg[0]_12 (\r_ram_addr_reg[0]_13 ),
        .\r_ram_addr_reg[0]_13 (\r_ram_addr_reg[0]_14 ),
        .\r_ram_addr_reg[0]_14 (ram_addr),
        .\r_ram_addr_reg[0]_2 (\r_ram_addr_reg[0]_3 ),
        .\r_ram_addr_reg[0]_3 (\r_ram_addr_reg[0]_4 ),
        .\r_ram_addr_reg[0]_4 (\r_ram_addr_reg[0]_5 ),
        .\r_ram_addr_reg[0]_5 (\r_ram_addr_reg[0]_6 ),
        .\r_ram_addr_reg[0]_6 (\r_ram_addr_reg[0]_7 ),
        .\r_ram_addr_reg[0]_7 (\r_ram_addr_reg[0]_8 ),
        .\r_ram_addr_reg[0]_8 (\r_ram_addr_reg[0]_9 ),
        .\r_ram_addr_reg[0]_9 (\r_ram_addr_reg[0]_10 ),
        .\r_ram_addr_reg[13] (\r_ram_addr_reg[13]_0 ),
        .\r_ram_addr_reg[13]_0 (\r_ram_addr_reg[13]_1 ),
        .\r_ram_addr_reg[13]_1 (\r_ram_addr_reg[13]_2 ),
        .\r_ram_addr_reg[13]_2 (\r_ram_addr_reg[13]_3 ),
        .\r_ram_addr_reg[13]_3 (\r_ram_addr_reg[13]_4 ),
        .\r_ram_addr_reg[13]_4 (\r_ram_addr_reg[13]_5 ),
        .\r_ram_addr_reg[13]_5 (\r_ram_addr_reg[13]_6 ),
        .\r_ram_addr_reg[13]_6 (\r_ram_addr_reg[13]_7 ),
        .\r_ram_addr_reg[14] (\r_ram_addr_reg[14]_0 ),
        .\r_ram_addr_reg[14]_0 (\r_ram_addr_reg[14]_1 ),
        .\r_ram_addr_reg[14]_1 (\r_ram_addr_reg[14]_2 ),
        .\r_ram_addr_reg[15] ({\r_ram_addr_reg[15]_0 [15:3],\r_ram_addr_reg[15]_0 [1:0]}),
        .\r_ram_addr_reg[15]_0 (\r_ram_addr_reg[15]_1 ),
        .\r_ram_addr_reg[15]_1 (\r_ram_addr_reg[15]_2 ),
        .\r_ram_addr_reg[15]_2 (\r_ram_addr_reg[15]_3 ),
        .\r_ram_addr_reg[28] (\r_ram_addr_reg[28]_0 ),
        .\r_ram_addr_reg[2] (\r_ram_addr_reg[15]_0 [2]),
        .\r_rx_word_reg[10]_0 (\r_rx_word_reg[10] ),
        .\r_rx_word_reg[11]_0 (\r_rx_word_reg[11] ),
        .\r_rx_word_reg[12]_0 (\r_rx_word_reg[12] ),
        .\r_rx_word_reg[13]_0 (\r_rx_word_reg[13] ),
        .\r_rx_word_reg[14]_0 (\r_rx_word_reg[14] ),
        .\r_rx_word_reg[15]_0 (\r_rx_word_reg[15] ),
        .\r_rx_word_reg[31]_0 ({s_prog_ram_data[31:27],s_prog_ram_data[19:12],s_prog_ram_data[3:0]}),
        .\r_rx_word_reg[31]_1 (r_cksum0),
        .\r_rx_word_reg[8]_0 (\r_rx_word_reg[8] ),
        .\r_rx_word_reg[9]_0 (\r_rx_word_reg[9] ),
        .r_state(r_state),
        .\r_timeout_counter_reg[24] (\FSM_sequential_r_state[1]_i_2_n_0 ),
        .\r_tx_word_reg[7] (tx_idle),
        .r_words_remain_reg(r_words_remain_reg),
        .s_prog_mcu_reset(s_prog_mcu_reset),
        .s_prog_ram_addr(s_prog_ram_addr),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG),
        .srx(srx));
  uart_tx_word uart_tx_word
       (.D({uart_rx_word_n_246,uart_rx_word_n_247,uart_rx_word_n_248,uart_rx_word_n_249}),
        .\FSM_onehot_state_reg[0]_0 (tx_idle),
        .Q({r_cksum[31:27],r_cksum[19:12],r_cksum[3:0]}),
        .r_state(r_state),
        .\r_tx_word_reg[10]_0 (uart_rx_word_n_243),
        .\r_tx_word_reg[11]_0 (uart_rx_word_n_242),
        .\r_tx_word_reg[20]_0 (uart_rx_word_n_241),
        .\r_tx_word_reg[21]_0 (uart_rx_word_n_240),
        .\r_tx_word_reg[22]_0 (uart_rx_word_n_239),
        .\r_tx_word_reg[23]_0 (uart_rx_word_n_238),
        .\r_tx_word_reg[24]_0 (uart_rx_word_n_237),
        .\r_tx_word_reg[25]_0 (uart_rx_word_n_236),
        .\r_tx_word_reg[26]_0 (uart_rx_word_n_235),
        .\r_tx_word_reg[31]_0 ({s_prog_ram_data[31:27],s_prog_ram_data[19:12],s_prog_ram_data[3:0]}),
        .\r_tx_word_reg[8]_0 (uart_rx_word_n_245),
        .\r_tx_word_reg[9]_0 (uart_rx_word_n_244),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG),
        .\sending_byte_num_reg[1]_0 (uart_rx_word_n_233),
        .stx(stx));
endmodule

module uart_rx
   (rx_byte_ready,
    FSM_sequential_state_reg,
    E,
    num_bytes_recvd,
    r_Rx_DV_reg_0,
    O,
    \timeout_counter_reg[7] ,
    \timeout_counter_reg[11] ,
    \timeout_counter_reg[15] ,
    \timeout_counter_reg[19] ,
    \timeout_counter_reg[23] ,
    FSM_sequential_state_reg_0,
    D,
    srx,
    sclk_BUFG,
    rx_ready,
    \timeout_counter_reg[23]_0 ,
    sel0,
    \timeout_counter_reg[23]_1 ,
    \r_rx_word_reg[0] ,
    \r_rx_word_reg[0]_0 ,
    s_reset);
  output rx_byte_ready;
  output FSM_sequential_state_reg;
  output [0:0]E;
  output num_bytes_recvd;
  output [0:0]r_Rx_DV_reg_0;
  output [3:0]O;
  output [3:0]\timeout_counter_reg[7] ;
  output [3:0]\timeout_counter_reg[11] ;
  output [3:0]\timeout_counter_reg[15] ;
  output [3:0]\timeout_counter_reg[19] ;
  output [3:0]\timeout_counter_reg[23] ;
  output FSM_sequential_state_reg_0;
  output [7:0]D;
  input srx;
  input sclk_BUFG;
  input rx_ready;
  input \timeout_counter_reg[23]_0 ;
  input [23:0]sel0;
  input \timeout_counter_reg[23]_1 ;
  input \r_rx_word_reg[0] ;
  input \r_rx_word_reg[0]_0 ;
  input s_reset;

  wire [7:0]D;
  wire [0:0]E;
  wire FSM_sequential_state_reg;
  wire FSM_sequential_state_reg_0;
  wire [3:0]O;
  wire num_bytes_recvd;
  wire r_Bit_Index;
  wire \r_Bit_Index[0]_i_1_n_0 ;
  wire \r_Bit_Index[0]_i_2_n_0 ;
  wire \r_Bit_Index[1]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_2__0_n_0 ;
  wire \r_Bit_Index_reg_n_0_[0] ;
  wire \r_Bit_Index_reg_n_0_[1] ;
  wire \r_Bit_Index_reg_n_0_[2] ;
  wire \r_Clock_Count[0]_i_1_n_0 ;
  wire \r_Clock_Count[1]_i_1_n_0 ;
  wire \r_Clock_Count[2]_i_1_n_0 ;
  wire \r_Clock_Count[3]_i_1_n_0 ;
  wire \r_Clock_Count[4]_i_1_n_0 ;
  wire \r_Clock_Count[4]_i_2_n_0 ;
  wire \r_Clock_Count[5]_i_1_n_0 ;
  wire \r_Clock_Count[5]_i_2_n_0 ;
  wire \r_Clock_Count[6]_i_1_n_0 ;
  wire \r_Clock_Count[7]_i_1_n_0 ;
  wire \r_Clock_Count[8]_i_1__0_n_0 ;
  wire \r_Clock_Count[8]_i_2_n_0 ;
  wire \r_Clock_Count[8]_i_3_n_0 ;
  wire \r_Clock_Count[8]_i_4_n_0 ;
  wire \r_Clock_Count[8]_i_5_n_0 ;
  wire \r_Clock_Count[8]_i_6_n_0 ;
  wire \r_Clock_Count[8]_i_7_n_0 ;
  wire \r_Clock_Count_reg_n_0_[0] ;
  wire \r_Clock_Count_reg_n_0_[1] ;
  wire \r_Clock_Count_reg_n_0_[2] ;
  wire \r_Clock_Count_reg_n_0_[3] ;
  wire \r_Clock_Count_reg_n_0_[4] ;
  wire \r_Clock_Count_reg_n_0_[5] ;
  wire \r_Clock_Count_reg_n_0_[6] ;
  wire \r_Clock_Count_reg_n_0_[7] ;
  wire \r_Clock_Count_reg_n_0_[8] ;
  wire \r_Rx_Byte[0]_i_1_n_0 ;
  wire \r_Rx_Byte[1]_i_1_n_0 ;
  wire \r_Rx_Byte[2]_i_1_n_0 ;
  wire \r_Rx_Byte[3]_i_1_n_0 ;
  wire \r_Rx_Byte[4]_i_1_n_0 ;
  wire \r_Rx_Byte[5]_i_1_n_0 ;
  wire \r_Rx_Byte[6]_i_1_n_0 ;
  wire \r_Rx_Byte[7]_i_1_n_0 ;
  wire r_Rx_DV_i_1_n_0;
  wire [0:0]r_Rx_DV_reg_0;
  wire r_Rx_Data;
  wire r_Rx_Data_R;
  wire [0:0]r_SM_Main;
  wire \r_SM_Main[0]_i_1_n_0 ;
  wire \r_SM_Main[0]_i_2_n_0 ;
  wire \r_SM_Main[1]_i_1_n_0 ;
  wire \r_SM_Main[1]_i_3_n_0 ;
  wire \r_SM_Main[1]_i_4_n_0 ;
  wire \r_SM_Main[2]_i_1_n_0 ;
  wire \r_SM_Main[2]_i_2_n_0 ;
  wire \r_SM_Main[2]_i_3_n_0 ;
  wire \r_SM_Main_reg_n_0_[0] ;
  wire \r_SM_Main_reg_n_0_[1] ;
  wire \r_SM_Main_reg_n_0_[2] ;
  wire \r_rx_word_reg[0] ;
  wire \r_rx_word_reg[0]_0 ;
  wire rx_byte_ready;
  wire rx_ready;
  wire s_reset;
  wire sclk_BUFG;
  wire [23:0]sel0;
  wire srx;
  wire \timeout_counter[0]_i_5_n_0 ;
  wire \timeout_counter[0]_i_6_n_0 ;
  wire \timeout_counter[0]_i_7_n_0 ;
  wire \timeout_counter[0]_i_8_n_0 ;
  wire \timeout_counter[0]_i_9_n_0 ;
  wire \timeout_counter[12]_i_2_n_0 ;
  wire \timeout_counter[12]_i_3_n_0 ;
  wire \timeout_counter[12]_i_4_n_0 ;
  wire \timeout_counter[12]_i_5_n_0 ;
  wire \timeout_counter[16]_i_2_n_0 ;
  wire \timeout_counter[16]_i_3_n_0 ;
  wire \timeout_counter[16]_i_4_n_0 ;
  wire \timeout_counter[16]_i_5_n_0 ;
  wire \timeout_counter[20]_i_2_n_0 ;
  wire \timeout_counter[20]_i_3_n_0 ;
  wire \timeout_counter[20]_i_4_n_0 ;
  wire \timeout_counter[20]_i_5_n_0 ;
  wire \timeout_counter[4]_i_2_n_0 ;
  wire \timeout_counter[4]_i_3_n_0 ;
  wire \timeout_counter[4]_i_4_n_0 ;
  wire \timeout_counter[4]_i_5_n_0 ;
  wire \timeout_counter[8]_i_2_n_0 ;
  wire \timeout_counter[8]_i_3_n_0 ;
  wire \timeout_counter[8]_i_4_n_0 ;
  wire \timeout_counter[8]_i_5_n_0 ;
  wire \timeout_counter_reg[0]_i_2_n_0 ;
  wire [3:0]\timeout_counter_reg[11] ;
  wire \timeout_counter_reg[12]_i_1_n_0 ;
  wire [3:0]\timeout_counter_reg[15] ;
  wire \timeout_counter_reg[16]_i_1_n_0 ;
  wire [3:0]\timeout_counter_reg[19] ;
  wire [3:0]\timeout_counter_reg[23] ;
  wire \timeout_counter_reg[23]_0 ;
  wire \timeout_counter_reg[23]_1 ;
  wire \timeout_counter_reg[4]_i_1_n_0 ;
  wire [3:0]\timeout_counter_reg[7] ;
  wire \timeout_counter_reg[8]_i_1_n_0 ;
  wire [2:0]\NLW_timeout_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timeout_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timeout_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_timeout_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timeout_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timeout_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00004000)) 
    FSM_sequential_state_i_1
       (.I0(rx_ready),
        .I1(\r_rx_word_reg[0]_0 ),
        .I2(\r_rx_word_reg[0] ),
        .I3(rx_byte_ready),
        .I4(s_reset),
        .O(FSM_sequential_state_reg_0));
  LUT6 #(
    .INIT(64'h00BA00AA00AA00AA)) 
    \num_bytes_recvd[1]_i_2 
       (.I0(rx_byte_ready),
        .I1(\timeout_counter_reg[23]_0 ),
        .I2(sel0[12]),
        .I3(rx_ready),
        .I4(sel0[15]),
        .I5(\timeout_counter_reg[23]_1 ),
        .O(num_bytes_recvd));
  LUT6 #(
    .INIT(64'h6262626262626200)) 
    \r_Bit_Index[0]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[0] ),
        .I1(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I2(\r_Bit_Index[0]_i_2_n_0 ),
        .I3(\r_SM_Main_reg_n_0_[2] ),
        .I4(\r_SM_Main_reg_n_0_[0] ),
        .I5(\r_SM_Main_reg_n_0_[1] ),
        .O(\r_Bit_Index[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \r_Bit_Index[0]_i_2 
       (.I0(\r_Bit_Index_reg_n_0_[2] ),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .O(\r_Bit_Index[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \r_Bit_Index[1]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[1] ),
        .I1(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(r_Bit_Index),
        .O(\r_Bit_Index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \r_Bit_Index[2]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[2] ),
        .I1(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index_reg_n_0_[1] ),
        .I4(r_Bit_Index),
        .O(\r_Bit_Index[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \r_Bit_Index[2]_i_2__0 
       (.I0(\r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_SM_Main_reg_n_0_[1] ),
        .I2(\r_SM_Main_reg_n_0_[0] ),
        .I3(\r_SM_Main_reg_n_0_[2] ),
        .O(\r_Bit_Index[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \r_Bit_Index[2]_i_3 
       (.I0(\r_SM_Main_reg_n_0_[1] ),
        .I1(\r_SM_Main_reg_n_0_[0] ),
        .I2(\r_SM_Main_reg_n_0_[2] ),
        .O(r_Bit_Index));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[0]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[1]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[2]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \r_Clock_Count[0]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[0] ),
        .I1(\r_Clock_Count[8]_i_5_n_0 ),
        .I2(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \r_Clock_Count[1]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[0] ),
        .I1(\r_Clock_Count_reg_n_0_[1] ),
        .I2(\r_Clock_Count[8]_i_5_n_0 ),
        .I3(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFF7800)) 
    \r_Clock_Count[2]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[0] ),
        .I1(\r_Clock_Count_reg_n_0_[1] ),
        .I2(\r_Clock_Count_reg_n_0_[2] ),
        .I3(\r_Clock_Count[8]_i_5_n_0 ),
        .I4(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F800000)) 
    \r_Clock_Count[3]_i_1 
       (.I0(\r_Clock_Count_reg_n_0_[1] ),
        .I1(\r_Clock_Count_reg_n_0_[0] ),
        .I2(\r_Clock_Count_reg_n_0_[2] ),
        .I3(\r_Clock_Count_reg_n_0_[3] ),
        .I4(\r_Clock_Count[8]_i_5_n_0 ),
        .I5(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF60)) 
    \r_Clock_Count[4]_i_1 
       (.I0(\r_Clock_Count[4]_i_2_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[4] ),
        .I2(\r_Clock_Count[8]_i_5_n_0 ),
        .I3(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \r_Clock_Count[4]_i_2 
       (.I0(\r_Clock_Count_reg_n_0_[3] ),
        .I1(\r_Clock_Count_reg_n_0_[1] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count_reg_n_0_[2] ),
        .O(\r_Clock_Count[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \r_Clock_Count[5]_i_1 
       (.I0(\r_Clock_Count[5]_i_2_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[5] ),
        .I2(\r_Clock_Count[8]_i_5_n_0 ),
        .I3(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_Clock_Count[5]_i_2 
       (.I0(\r_Clock_Count_reg_n_0_[4] ),
        .I1(\r_Clock_Count_reg_n_0_[2] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count_reg_n_0_[1] ),
        .I4(\r_Clock_Count_reg_n_0_[3] ),
        .O(\r_Clock_Count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \r_Clock_Count[6]_i_1 
       (.I0(\r_Clock_Count[8]_i_4_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[6] ),
        .I2(\r_Clock_Count[8]_i_5_n_0 ),
        .I3(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFF7800)) 
    \r_Clock_Count[7]_i_1 
       (.I0(\r_Clock_Count[8]_i_4_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[6] ),
        .I2(\r_Clock_Count_reg_n_0_[7] ),
        .I3(\r_Clock_Count[8]_i_5_n_0 ),
        .I4(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \r_Clock_Count[8]_i_1__0 
       (.I0(\r_SM_Main_reg_n_0_[2] ),
        .I1(\r_SM_Main_reg_n_0_[1] ),
        .I2(\r_SM_Main_reg_n_0_[0] ),
        .O(\r_Clock_Count[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h54555555)) 
    \r_Clock_Count[8]_i_2 
       (.I0(\r_SM_Main_reg_n_0_[2] ),
        .I1(r_SM_Main),
        .I2(\r_SM_Main_reg_n_0_[1] ),
        .I3(r_Rx_Data),
        .I4(\r_SM_Main_reg_n_0_[0] ),
        .O(\r_Clock_Count[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F800000)) 
    \r_Clock_Count[8]_i_3 
       (.I0(\r_Clock_Count_reg_n_0_[6] ),
        .I1(\r_Clock_Count[8]_i_4_n_0 ),
        .I2(\r_Clock_Count_reg_n_0_[7] ),
        .I3(\r_Clock_Count_reg_n_0_[8] ),
        .I4(\r_Clock_Count[8]_i_5_n_0 ),
        .I5(\r_Clock_Count[8]_i_6_n_0 ),
        .O(\r_Clock_Count[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \r_Clock_Count[8]_i_4 
       (.I0(\r_Clock_Count_reg_n_0_[5] ),
        .I1(\r_Clock_Count_reg_n_0_[3] ),
        .I2(\r_Clock_Count_reg_n_0_[1] ),
        .I3(\r_Clock_Count_reg_n_0_[0] ),
        .I4(\r_Clock_Count_reg_n_0_[2] ),
        .I5(\r_Clock_Count_reg_n_0_[4] ),
        .O(\r_Clock_Count[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000DFFFDFFF)) 
    \r_Clock_Count[8]_i_5 
       (.I0(\r_Clock_Count[8]_i_7_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[0] ),
        .I2(\r_Clock_Count_reg_n_0_[3] ),
        .I3(\r_Clock_Count_reg_n_0_[4] ),
        .I4(\r_SM_Main[2]_i_2_n_0 ),
        .I5(\r_SM_Main_reg_n_0_[1] ),
        .O(\r_Clock_Count[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \r_Clock_Count[8]_i_6 
       (.I0(\r_Clock_Count[8]_i_7_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[0] ),
        .I2(\r_Clock_Count_reg_n_0_[3] ),
        .I3(\r_Clock_Count_reg_n_0_[4] ),
        .I4(r_Rx_Data),
        .I5(\r_SM_Main_reg_n_0_[1] ),
        .O(\r_Clock_Count[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \r_Clock_Count[8]_i_7 
       (.I0(\r_Clock_Count_reg_n_0_[8] ),
        .I1(\r_Clock_Count_reg_n_0_[7] ),
        .I2(\r_Clock_Count_reg_n_0_[6] ),
        .I3(\r_Clock_Count_reg_n_0_[5] ),
        .I4(\r_Clock_Count_reg_n_0_[2] ),
        .I5(\r_Clock_Count_reg_n_0_[1] ),
        .O(\r_Clock_Count[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[0] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[0]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[0] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[1] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[1]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[1] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[2] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[2]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[2] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[3] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[3]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[3] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[4] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[4]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[4] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[5] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[5]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[5] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[6] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[6]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[6] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[7] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[7]_i_1_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[7] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[8] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2_n_0 ),
        .D(\r_Clock_Count[8]_i_3_n_0 ),
        .Q(\r_Clock_Count_reg_n_0_[8] ),
        .R(\r_Clock_Count[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \r_Rx_Byte[0]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[0]),
        .O(\r_Rx_Byte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \r_Rx_Byte[1]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[1]),
        .O(\r_Rx_Byte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \r_Rx_Byte[2]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[0] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[2]),
        .O(\r_Rx_Byte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \r_Rx_Byte[3]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[2] ),
        .I2(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I3(\r_Bit_Index_reg_n_0_[0] ),
        .I4(\r_Bit_Index_reg_n_0_[1] ),
        .I5(D[3]),
        .O(\r_Rx_Byte[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \r_Rx_Byte[4]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[4]),
        .O(\r_Rx_Byte[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \r_Rx_Byte[5]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[5]),
        .O(\r_Rx_Byte[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \r_Rx_Byte[6]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[0] ),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Bit_Index_reg_n_0_[2] ),
        .I4(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I5(D[6]),
        .O(\r_Rx_Byte[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \r_Rx_Byte[7]_i_1 
       (.I0(r_Rx_Data),
        .I1(\r_Bit_Index_reg_n_0_[2] ),
        .I2(\r_Bit_Index[2]_i_2__0_n_0 ),
        .I3(\r_Bit_Index_reg_n_0_[0] ),
        .I4(\r_Bit_Index_reg_n_0_[1] ),
        .I5(D[7]),
        .O(\r_Rx_Byte[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[3] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[4] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[5] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[6] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Rx_Byte_reg[7] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Rx_Byte[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF01000)) 
    r_Rx_DV_i_1
       (.I0(\r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_SM_Main_reg_n_0_[2] ),
        .I2(\r_SM_Main_reg_n_0_[1] ),
        .I3(\r_SM_Main_reg_n_0_[0] ),
        .I4(rx_byte_ready),
        .O(r_Rx_DV_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_Rx_DV_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(r_Rx_DV_i_1_n_0),
        .Q(rx_byte_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    r_Rx_Data_R_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(srx),
        .Q(r_Rx_Data_R),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    r_Rx_Data_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(r_Rx_Data_R),
        .Q(r_Rx_Data),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \r_SM_Main[0]_i_1 
       (.I0(\r_SM_Main[0]_i_2_n_0 ),
        .I1(\r_SM_Main_reg_n_0_[2] ),
        .O(\r_SM_Main[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA03FA030A030AF3)) 
    \r_SM_Main[0]_i_2 
       (.I0(r_SM_Main),
        .I1(r_Rx_Data),
        .I2(\r_SM_Main_reg_n_0_[1] ),
        .I3(\r_SM_Main_reg_n_0_[0] ),
        .I4(\r_Bit_Index[0]_i_2_n_0 ),
        .I5(\r_SM_Main[2]_i_2_n_0 ),
        .O(\r_SM_Main[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888BCCCC)) 
    \r_SM_Main[1]_i_1 
       (.I0(\r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_SM_Main_reg_n_0_[1] ),
        .I2(r_SM_Main),
        .I3(r_Rx_Data),
        .I4(\r_SM_Main_reg_n_0_[0] ),
        .I5(\r_SM_Main_reg_n_0_[2] ),
        .O(\r_SM_Main[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_SM_Main[1]_i_2 
       (.I0(\r_SM_Main[1]_i_3_n_0 ),
        .I1(\r_Clock_Count_reg_n_0_[2] ),
        .I2(\r_Clock_Count_reg_n_0_[0] ),
        .I3(\r_Clock_Count_reg_n_0_[1] ),
        .I4(\r_SM_Main[1]_i_4_n_0 ),
        .O(r_SM_Main));
  LUT6 #(
    .INIT(64'h151515FF15FF15FF)) 
    \r_SM_Main[1]_i_3 
       (.I0(\r_Clock_Count_reg_n_0_[5] ),
        .I1(\r_Clock_Count_reg_n_0_[3] ),
        .I2(\r_Clock_Count_reg_n_0_[4] ),
        .I3(\r_Clock_Count_reg_n_0_[8] ),
        .I4(\r_Clock_Count_reg_n_0_[6] ),
        .I5(\r_Clock_Count_reg_n_0_[7] ),
        .O(\r_SM_Main[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \r_SM_Main[1]_i_4 
       (.I0(\r_Clock_Count_reg_n_0_[7] ),
        .I1(\r_Clock_Count_reg_n_0_[8] ),
        .I2(\r_Clock_Count_reg_n_0_[4] ),
        .I3(\r_Clock_Count_reg_n_0_[5] ),
        .O(\r_SM_Main[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \r_SM_Main[2]_i_1 
       (.I0(\r_SM_Main_reg_n_0_[2] ),
        .I1(\r_SM_Main_reg_n_0_[0] ),
        .I2(\r_SM_Main[2]_i_2_n_0 ),
        .I3(\r_SM_Main_reg_n_0_[1] ),
        .O(\r_SM_Main[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F77)) 
    \r_SM_Main[2]_i_2 
       (.I0(\r_Clock_Count_reg_n_0_[8] ),
        .I1(\r_Clock_Count_reg_n_0_[7] ),
        .I2(\r_Clock_Count_reg_n_0_[6] ),
        .I3(\r_SM_Main[2]_i_3_n_0 ),
        .O(\r_SM_Main[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h777777777777777F)) 
    \r_SM_Main[2]_i_3 
       (.I0(\r_Clock_Count_reg_n_0_[5] ),
        .I1(\r_Clock_Count_reg_n_0_[4] ),
        .I2(\r_Clock_Count_reg_n_0_[2] ),
        .I3(\r_Clock_Count_reg_n_0_[3] ),
        .I4(\r_Clock_Count_reg_n_0_[0] ),
        .I5(\r_Clock_Count_reg_n_0_[1] ),
        .O(\r_SM_Main[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_SM_Main_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_SM_Main[0]_i_1_n_0 ),
        .Q(\r_SM_Main_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SM_Main_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_SM_Main[1]_i_1_n_0 ),
        .Q(\r_SM_Main_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_SM_Main_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_SM_Main[2]_i_1_n_0 ),
        .Q(\r_SM_Main_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \r_rx_bytes[23]_i_1 
       (.I0(rx_byte_ready),
        .I1(rx_ready),
        .O(r_Rx_DV_reg_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \r_rx_word[31]_i_1 
       (.I0(rx_ready),
        .I1(rx_byte_ready),
        .I2(\r_rx_word_reg[0] ),
        .I3(\r_rx_word_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    \timeout_counter[0]_i_1 
       (.I0(rx_ready),
        .I1(\timeout_counter_reg[23]_0 ),
        .I2(sel0[12]),
        .I3(rx_byte_ready),
        .I4(sel0[15]),
        .I5(\timeout_counter_reg[23]_1 ),
        .O(FSM_sequential_state_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout_counter[0]_i_5 
       (.I0(rx_byte_ready),
        .O(\timeout_counter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[0]_i_6 
       (.I0(sel0[3]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[0]_i_7 
       (.I0(sel0[2]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[0]_i_8 
       (.I0(sel0[1]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_counter[0]_i_9 
       (.I0(sel0[0]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[12]_i_2 
       (.I0(sel0[15]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[12]_i_3 
       (.I0(sel0[14]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[12]_i_4 
       (.I0(sel0[13]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[12]_i_5 
       (.I0(sel0[12]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[16]_i_2 
       (.I0(sel0[19]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[16]_i_3 
       (.I0(sel0[18]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[16]_i_4 
       (.I0(sel0[17]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[16]_i_5 
       (.I0(sel0[16]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[20]_i_2 
       (.I0(sel0[23]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[20]_i_3 
       (.I0(sel0[22]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[20]_i_4 
       (.I0(sel0[21]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[20]_i_5 
       (.I0(sel0[20]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[4]_i_2 
       (.I0(sel0[7]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[4]_i_3 
       (.I0(sel0[6]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[4]_i_4 
       (.I0(sel0[5]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[4]_i_5 
       (.I0(sel0[4]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[8]_i_2 
       (.I0(sel0[11]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[8]_i_3 
       (.I0(sel0[10]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[8]_i_4 
       (.I0(sel0[9]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_counter[8]_i_5 
       (.I0(sel0[8]),
        .I1(rx_byte_ready),
        .O(\timeout_counter[8]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\timeout_counter_reg[0]_i_2_n_0 ,\NLW_timeout_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\timeout_counter[0]_i_5_n_0 }),
        .O(O),
        .S({\timeout_counter[0]_i_6_n_0 ,\timeout_counter[0]_i_7_n_0 ,\timeout_counter[0]_i_8_n_0 ,\timeout_counter[0]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[12]_i_1 
       (.CI(\timeout_counter_reg[8]_i_1_n_0 ),
        .CO({\timeout_counter_reg[12]_i_1_n_0 ,\NLW_timeout_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\timeout_counter_reg[15] ),
        .S({\timeout_counter[12]_i_2_n_0 ,\timeout_counter[12]_i_3_n_0 ,\timeout_counter[12]_i_4_n_0 ,\timeout_counter[12]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[16]_i_1 
       (.CI(\timeout_counter_reg[12]_i_1_n_0 ),
        .CO({\timeout_counter_reg[16]_i_1_n_0 ,\NLW_timeout_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\timeout_counter_reg[19] ),
        .S({\timeout_counter[16]_i_2_n_0 ,\timeout_counter[16]_i_3_n_0 ,\timeout_counter[16]_i_4_n_0 ,\timeout_counter[16]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[20]_i_1 
       (.CI(\timeout_counter_reg[16]_i_1_n_0 ),
        .CO(\NLW_timeout_counter_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\timeout_counter_reg[23] ),
        .S({\timeout_counter[20]_i_2_n_0 ,\timeout_counter[20]_i_3_n_0 ,\timeout_counter[20]_i_4_n_0 ,\timeout_counter[20]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[4]_i_1 
       (.CI(\timeout_counter_reg[0]_i_2_n_0 ),
        .CO({\timeout_counter_reg[4]_i_1_n_0 ,\NLW_timeout_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\timeout_counter_reg[7] ),
        .S({\timeout_counter[4]_i_2_n_0 ,\timeout_counter[4]_i_3_n_0 ,\timeout_counter[4]_i_4_n_0 ,\timeout_counter[4]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \timeout_counter_reg[8]_i_1 
       (.CI(\timeout_counter_reg[4]_i_1_n_0 ),
        .CO({\timeout_counter_reg[8]_i_1_n_0 ,\NLW_timeout_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\timeout_counter_reg[11] ),
        .S({\timeout_counter[8]_i_2_n_0 ,\timeout_counter[8]_i_3_n_0 ,\timeout_counter[8]_i_4_n_0 ,\timeout_counter[8]_i_5_n_0 }));
endmodule

module uart_rx_word
   (E,
    \execute_to_memory_reg[224] ,
    \r_ram_addr_reg[28] ,
    \FSM_sequential_r_state_reg[1] ,
    \r_CLKCNT_reg[48] ,
    \r_CLKCNT_reg[49] ,
    \r_CLKCNT_reg[50] ,
    \r_CLKCNT_reg[51] ,
    \r_CLKCNT_reg[52] ,
    \r_CLKCNT_reg[53] ,
    \r_CLKCNT_reg[54] ,
    \r_CLKCNT_reg[55] ,
    \r_CLKCNT_reg[56] ,
    \r_CLKCNT_reg[57] ,
    \r_CLKCNT_reg[58] ,
    \r_CLKCNT_reg[59] ,
    \r_CLKCNT_reg[60] ,
    \r_CLKCNT_reg[61] ,
    \r_CLKCNT_reg[62] ,
    \r_CLKCNT_reg[63] ,
    \r_ram_addr_reg[2] ,
    \r_CLKCNT_reg[0] ,
    \r_CLKCNT_reg[1] ,
    \r_CLKCNT_reg[2] ,
    \r_CLKCNT_reg[3] ,
    \r_CLKCNT_reg[4] ,
    \r_CLKCNT_reg[5] ,
    \r_CLKCNT_reg[6] ,
    \r_CLKCNT_reg[7] ,
    \r_CLKCNT_reg[8] ,
    \r_CLKCNT_reg[9] ,
    \r_CLKCNT_reg[10] ,
    \r_CLKCNT_reg[11] ,
    \r_CLKCNT_reg[12] ,
    \r_CLKCNT_reg[13] ,
    \r_CLKCNT_reg[14] ,
    \r_CLKCNT_reg[15] ,
    \r_ram_addr_reg[15] ,
    \execute_to_memory_reg[173] ,
    FSM_sequential_state_reg_0,
    \r_rx_word_reg[31]_0 ,
    \FSM_sequential_r_state_reg[1]_0 ,
    \FSM_sequential_r_state_reg[1]_1 ,
    \execute_to_memory_reg[225] ,
    WEA,
    \r_ram_addr_reg[13] ,
    \r_ram_addr_reg[0] ,
    \execute_to_memory_reg[140] ,
    \r_ram_addr_reg[0]_0 ,
    \r_ram_addr_reg[13]_0 ,
    \r_ram_addr_reg[0]_1 ,
    \r_ram_addr_reg[13]_1 ,
    \r_ram_addr_reg[0]_2 ,
    \r_ram_addr_reg[14] ,
    \r_ram_addr_reg[0]_3 ,
    \r_ram_addr_reg[13]_2 ,
    \r_ram_addr_reg[0]_4 ,
    \r_ram_addr_reg[15]_0 ,
    \r_ram_addr_reg[0]_5 ,
    \r_ram_addr_reg[15]_1 ,
    \r_ram_addr_reg[0]_6 ,
    \r_ram_addr_reg[15]_2 ,
    \r_ram_addr_reg[0]_7 ,
    \r_ram_addr_reg[13]_3 ,
    \r_ram_addr_reg[0]_8 ,
    \r_ram_addr_reg[14]_0 ,
    \r_ram_addr_reg[0]_9 ,
    \r_ram_addr_reg[14]_1 ,
    \r_ram_addr_reg[0]_10 ,
    \r_ram_addr_reg[13]_4 ,
    \r_ram_addr_reg[0]_11 ,
    \execute_to_memory_reg[140]_0 ,
    \r_ram_addr_reg[0]_12 ,
    \r_ram_addr_reg[13]_5 ,
    \r_ram_addr_reg[0]_13 ,
    \r_ram_addr_reg[13]_6 ,
    \execute_to_memory_reg[173]_0 ,
    \execute_to_memory_reg[172] ,
    \execute_to_memory_reg[129] ,
    DIADI,
    \r_rx_word_reg[8]_0 ,
    \r_rx_word_reg[9]_0 ,
    \r_rx_word_reg[10]_0 ,
    \r_rx_word_reg[11]_0 ,
    \r_rx_word_reg[12]_0 ,
    \r_rx_word_reg[13]_0 ,
    \r_rx_word_reg[14]_0 ,
    \r_rx_word_reg[15]_0 ,
    \FSM_sequential_r_state_reg[1]_2 ,
    \FSM_sequential_r_state_reg[1]_3 ,
    \FSM_sequential_r_state_reg[0] ,
    \FSM_sequential_r_state_reg[1]_4 ,
    \FSM_sequential_r_state_reg[1]_5 ,
    SR,
    \FSM_sequential_r_state_reg[2] ,
    r_mcu_reset_reg,
    \r_cksum_reg[26] ,
    \r_cksum_reg[25] ,
    \r_cksum_reg[24] ,
    \r_cksum_reg[23] ,
    \r_cksum_reg[22] ,
    \r_cksum_reg[21] ,
    \r_cksum_reg[20] ,
    \r_cksum_reg[11] ,
    \r_cksum_reg[10] ,
    \r_cksum_reg[9] ,
    \r_cksum_reg[8] ,
    \r_cksum_reg[7] ,
    \r_rx_word_reg[31]_1 ,
    O,
    \FSM_sequential_r_state_reg[1]_6 ,
    \FSM_sequential_r_state_reg[1]_7 ,
    \FSM_sequential_r_state_reg[1]_8 ,
    \FSM_sequential_r_state_reg[1]_9 ,
    \FSM_sequential_r_state_reg[1]_10 ,
    \FSM_sequential_r_state_reg[1]_11 ,
    \FSM_sequential_r_state_reg[1]_12 ,
    \FSM_sequential_r_state_reg[1]_13 ,
    \FSM_sequential_r_state_reg[1]_14 ,
    \FSM_sequential_r_state_reg[1]_15 ,
    \FSM_sequential_r_state_reg[1]_16 ,
    \FSM_sequential_r_state_reg[1]_17 ,
    \FSM_sequential_r_state_reg[1]_18 ,
    \FSM_sequential_r_state_reg[1]_19 ,
    \FSM_sequential_r_state_reg[1]_20 ,
    srx,
    sclk_BUFG,
    s_reset,
    Q,
    s_prog_ram_addr,
    D,
    data2,
    S,
    \ioIn_buffer_reg[23] ,
    \ioIn_buffer_reg[27] ,
    \ioIn_buffer_reg[31] ,
    SWITCHES_IBUF,
    \ioIn_buffer_reg[0] ,
    \ioIn_buffer_reg[3] ,
    \ioIn_buffer_reg[7] ,
    \ioIn_buffer_reg[11] ,
    \ioIn_buffer_reg[15] ,
    \memory_to_writeback_reg[71] ,
    \memory_to_writeback_reg[87] ,
    \FSM_sequential_r_state_reg[0]_0 ,
    r_state,
    \r_timeout_counter_reg[24] ,
    r_words_remain_reg,
    \r_ram_addr_reg[0]_14 ,
    \memory_to_writeback_reg[78] ,
    p_15_in,
    \memory_to_writeback_reg[95] ,
    \memory_to_writeback_reg[87]_0 ,
    \memory_to_writeback_reg[80] ,
    \memory_to_writeback_reg[81] ,
    \memory_to_writeback_reg[82] ,
    \memory_to_writeback_reg[83] ,
    \memory_to_writeback_reg[84] ,
    \memory_to_writeback_reg[85] ,
    \memory_to_writeback_reg[86] ,
    \memory_to_writeback_reg[87]_1 ,
    \memory_to_writeback_reg[95]_0 ,
    \memory_to_writeback_reg[88] ,
    \memory_to_writeback_reg[89] ,
    \memory_to_writeback_reg[90] ,
    \memory_to_writeback_reg[91] ,
    \memory_to_writeback_reg[92] ,
    \memory_to_writeback_reg[93] ,
    \memory_to_writeback_reg[94] ,
    \memory_to_writeback_reg[95]_1 ,
    p_12_in,
    p_14_in,
    \memory_to_writeback_reg[78]_0 ,
    \memory_to_writeback_reg[79] ,
    \FSM_sequential_r_state_reg[2]_0 ,
    \r_tx_word_reg[7] ,
    \FSM_sequential_r_state[2]_i_3_0 ,
    \FSM_sequential_r_state[2]_i_3_1 ,
    s_prog_mcu_reset,
    \r_cksum_reg[31] );
  output [0:0]E;
  output [0:0]\execute_to_memory_reg[224] ;
  output \r_ram_addr_reg[28] ;
  output \FSM_sequential_r_state_reg[1] ;
  output \r_CLKCNT_reg[48] ;
  output \r_CLKCNT_reg[49] ;
  output \r_CLKCNT_reg[50] ;
  output \r_CLKCNT_reg[51] ;
  output \r_CLKCNT_reg[52] ;
  output \r_CLKCNT_reg[53] ;
  output \r_CLKCNT_reg[54] ;
  output \r_CLKCNT_reg[55] ;
  output \r_CLKCNT_reg[56] ;
  output \r_CLKCNT_reg[57] ;
  output \r_CLKCNT_reg[58] ;
  output \r_CLKCNT_reg[59] ;
  output \r_CLKCNT_reg[60] ;
  output \r_CLKCNT_reg[61] ;
  output \r_CLKCNT_reg[62] ;
  output \r_CLKCNT_reg[63] ;
  output \r_ram_addr_reg[2] ;
  output \r_CLKCNT_reg[0] ;
  output \r_CLKCNT_reg[1] ;
  output \r_CLKCNT_reg[2] ;
  output \r_CLKCNT_reg[3] ;
  output \r_CLKCNT_reg[4] ;
  output \r_CLKCNT_reg[5] ;
  output \r_CLKCNT_reg[6] ;
  output \r_CLKCNT_reg[7] ;
  output \r_CLKCNT_reg[8] ;
  output \r_CLKCNT_reg[9] ;
  output \r_CLKCNT_reg[10] ;
  output \r_CLKCNT_reg[11] ;
  output \r_CLKCNT_reg[12] ;
  output \r_CLKCNT_reg[13] ;
  output \r_CLKCNT_reg[14] ;
  output \r_CLKCNT_reg[15] ;
  output [14:0]\r_ram_addr_reg[15] ;
  output \execute_to_memory_reg[173] ;
  output FSM_sequential_state_reg_0;
  output [16:0]\r_rx_word_reg[31]_0 ;
  output \FSM_sequential_r_state_reg[1]_0 ;
  output \FSM_sequential_r_state_reg[1]_1 ;
  output \execute_to_memory_reg[225] ;
  output [3:0]WEA;
  output \r_ram_addr_reg[13] ;
  output [3:0]\r_ram_addr_reg[0] ;
  output \execute_to_memory_reg[140] ;
  output [3:0]\r_ram_addr_reg[0]_0 ;
  output \r_ram_addr_reg[13]_0 ;
  output [3:0]\r_ram_addr_reg[0]_1 ;
  output \r_ram_addr_reg[13]_1 ;
  output [3:0]\r_ram_addr_reg[0]_2 ;
  output \r_ram_addr_reg[14] ;
  output [3:0]\r_ram_addr_reg[0]_3 ;
  output \r_ram_addr_reg[13]_2 ;
  output [3:0]\r_ram_addr_reg[0]_4 ;
  output \r_ram_addr_reg[15]_0 ;
  output [3:0]\r_ram_addr_reg[0]_5 ;
  output \r_ram_addr_reg[15]_1 ;
  output [3:0]\r_ram_addr_reg[0]_6 ;
  output \r_ram_addr_reg[15]_2 ;
  output [3:0]\r_ram_addr_reg[0]_7 ;
  output \r_ram_addr_reg[13]_3 ;
  output [3:0]\r_ram_addr_reg[0]_8 ;
  output \r_ram_addr_reg[14]_0 ;
  output [3:0]\r_ram_addr_reg[0]_9 ;
  output \r_ram_addr_reg[14]_1 ;
  output [3:0]\r_ram_addr_reg[0]_10 ;
  output \r_ram_addr_reg[13]_4 ;
  output [3:0]\r_ram_addr_reg[0]_11 ;
  output \execute_to_memory_reg[140]_0 ;
  output [3:0]\r_ram_addr_reg[0]_12 ;
  output \r_ram_addr_reg[13]_5 ;
  output [3:0]\r_ram_addr_reg[0]_13 ;
  output \r_ram_addr_reg[13]_6 ;
  output [30:0]\execute_to_memory_reg[173]_0 ;
  output \execute_to_memory_reg[172] ;
  output \execute_to_memory_reg[129] ;
  output [31:0]DIADI;
  output \r_rx_word_reg[8]_0 ;
  output \r_rx_word_reg[9]_0 ;
  output \r_rx_word_reg[10]_0 ;
  output \r_rx_word_reg[11]_0 ;
  output \r_rx_word_reg[12]_0 ;
  output \r_rx_word_reg[13]_0 ;
  output \r_rx_word_reg[14]_0 ;
  output \r_rx_word_reg[15]_0 ;
  output \FSM_sequential_r_state_reg[1]_2 ;
  output \FSM_sequential_r_state_reg[1]_3 ;
  output \FSM_sequential_r_state_reg[0] ;
  output \FSM_sequential_r_state_reg[1]_4 ;
  output [0:0]\FSM_sequential_r_state_reg[1]_5 ;
  output [0:0]SR;
  output \FSM_sequential_r_state_reg[2] ;
  output r_mcu_reset_reg;
  output \r_cksum_reg[26] ;
  output \r_cksum_reg[25] ;
  output \r_cksum_reg[24] ;
  output \r_cksum_reg[23] ;
  output \r_cksum_reg[22] ;
  output \r_cksum_reg[21] ;
  output \r_cksum_reg[20] ;
  output \r_cksum_reg[11] ;
  output \r_cksum_reg[10] ;
  output \r_cksum_reg[9] ;
  output \r_cksum_reg[8] ;
  output [3:0]\r_cksum_reg[7] ;
  output [31:0]\r_rx_word_reg[31]_1 ;
  output [3:0]O;
  output [3:0]\FSM_sequential_r_state_reg[1]_6 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_7 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_8 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_9 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_10 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_11 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_12 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_13 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_14 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_15 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_16 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_17 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_18 ;
  output [3:0]\FSM_sequential_r_state_reg[1]_19 ;
  output [2:0]\FSM_sequential_r_state_reg[1]_20 ;
  input srx;
  input sclk_BUFG;
  input s_reset;
  input [37:0]Q;
  input [30:0]s_prog_ram_addr;
  input [30:0]D;
  input [31:0]data2;
  input [3:0]S;
  input [3:0]\ioIn_buffer_reg[23] ;
  input [3:0]\ioIn_buffer_reg[27] ;
  input [3:0]\ioIn_buffer_reg[31] ;
  input [15:0]SWITCHES_IBUF;
  input \ioIn_buffer_reg[0] ;
  input [2:0]\ioIn_buffer_reg[3] ;
  input [3:0]\ioIn_buffer_reg[7] ;
  input [3:0]\ioIn_buffer_reg[11] ;
  input [3:0]\ioIn_buffer_reg[15] ;
  input \memory_to_writeback_reg[71] ;
  input \memory_to_writeback_reg[87] ;
  input \FSM_sequential_r_state_reg[0]_0 ;
  input [2:0]r_state;
  input \r_timeout_counter_reg[24] ;
  input [31:0]r_words_remain_reg;
  input \r_ram_addr_reg[0]_14 ;
  input [14:0]\memory_to_writeback_reg[78] ;
  input [7:0]p_15_in;
  input \memory_to_writeback_reg[95] ;
  input \memory_to_writeback_reg[87]_0 ;
  input \memory_to_writeback_reg[80] ;
  input \memory_to_writeback_reg[81] ;
  input \memory_to_writeback_reg[82] ;
  input \memory_to_writeback_reg[83] ;
  input \memory_to_writeback_reg[84] ;
  input \memory_to_writeback_reg[85] ;
  input \memory_to_writeback_reg[86] ;
  input \memory_to_writeback_reg[87]_1 ;
  input \memory_to_writeback_reg[95]_0 ;
  input \memory_to_writeback_reg[88] ;
  input \memory_to_writeback_reg[89] ;
  input \memory_to_writeback_reg[90] ;
  input \memory_to_writeback_reg[91] ;
  input \memory_to_writeback_reg[92] ;
  input \memory_to_writeback_reg[93] ;
  input \memory_to_writeback_reg[94] ;
  input \memory_to_writeback_reg[95]_1 ;
  input [7:0]p_12_in;
  input [7:0]p_14_in;
  input [6:0]\memory_to_writeback_reg[78]_0 ;
  input \memory_to_writeback_reg[79] ;
  input \FSM_sequential_r_state_reg[2]_0 ;
  input [0:0]\r_tx_word_reg[7] ;
  input \FSM_sequential_r_state[2]_i_3_0 ;
  input \FSM_sequential_r_state[2]_i_3_1 ;
  input s_prog_mcu_reset;
  input [31:0]\r_cksum_reg[31] ;

  wire [30:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire \FSM_onehot_state[3]_i_10_n_0 ;
  wire \FSM_onehot_state[3]_i_11_n_0 ;
  wire \FSM_onehot_state[3]_i_12_n_0 ;
  wire \FSM_onehot_state[3]_i_13_n_0 ;
  wire \FSM_onehot_state[3]_i_14_n_0 ;
  wire \FSM_onehot_state[3]_i_15_n_0 ;
  wire \FSM_onehot_state[3]_i_16_n_0 ;
  wire \FSM_onehot_state[3]_i_7_n_0 ;
  wire \FSM_onehot_state[3]_i_8_n_0 ;
  wire \FSM_onehot_state[3]_i_9_n_0 ;
  wire \FSM_sequential_r_state[2]_i_3_0 ;
  wire \FSM_sequential_r_state[2]_i_3_1 ;
  wire \FSM_sequential_r_state[2]_i_3_n_0 ;
  wire \FSM_sequential_r_state[2]_i_4_n_0 ;
  wire \FSM_sequential_r_state_reg[0] ;
  wire \FSM_sequential_r_state_reg[0]_0 ;
  wire \FSM_sequential_r_state_reg[1] ;
  wire \FSM_sequential_r_state_reg[1]_0 ;
  wire \FSM_sequential_r_state_reg[1]_1 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_10 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_11 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_12 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_13 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_14 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_15 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_16 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_17 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_18 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_19 ;
  wire \FSM_sequential_r_state_reg[1]_2 ;
  wire [2:0]\FSM_sequential_r_state_reg[1]_20 ;
  wire \FSM_sequential_r_state_reg[1]_3 ;
  wire \FSM_sequential_r_state_reg[1]_4 ;
  wire [0:0]\FSM_sequential_r_state_reg[1]_5 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_6 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_7 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_8 ;
  wire [3:0]\FSM_sequential_r_state_reg[1]_9 ;
  wire \FSM_sequential_r_state_reg[2] ;
  wire \FSM_sequential_r_state_reg[2]_0 ;
  wire FSM_sequential_state_reg_0;
  wire [31:16]IOBUS_addr;
  wire [3:0]O;
  wire [37:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [15:0]SWITCHES_IBUF;
  wire [3:0]WEA;
  wire [31:0]data2;
  wire \execute_to_memory_reg[129] ;
  wire \execute_to_memory_reg[140] ;
  wire \execute_to_memory_reg[140]_0 ;
  wire \execute_to_memory_reg[172] ;
  wire \execute_to_memory_reg[173] ;
  wire [30:0]\execute_to_memory_reg[173]_0 ;
  wire [0:0]\execute_to_memory_reg[224] ;
  wire \execute_to_memory_reg[225] ;
  wire \ioIn_buffer[15]_i_10_n_0 ;
  wire \ioIn_buffer[15]_i_3_n_0 ;
  wire \ioIn_buffer[15]_i_4_n_0 ;
  wire \ioIn_buffer[15]_i_5_n_0 ;
  wire \ioIn_buffer[15]_i_6_n_0 ;
  wire \ioIn_buffer[15]_i_7_n_0 ;
  wire \ioIn_buffer[15]_i_8_n_0 ;
  wire \ioIn_buffer[15]_i_9_n_0 ;
  wire \ioIn_buffer[31]_i_10_n_0 ;
  wire \ioIn_buffer[31]_i_11_n_0 ;
  wire \ioIn_buffer[31]_i_12_n_0 ;
  wire \ioIn_buffer[31]_i_2_n_0 ;
  wire \ioIn_buffer[31]_i_3_n_0 ;
  wire \ioIn_buffer[31]_i_4_n_0 ;
  wire \ioIn_buffer[31]_i_6_n_0 ;
  wire \ioIn_buffer[31]_i_7_n_0 ;
  wire \ioIn_buffer[31]_i_8_n_0 ;
  wire \ioIn_buffer[31]_i_9_n_0 ;
  wire \ioIn_buffer_reg[0] ;
  wire [3:0]\ioIn_buffer_reg[11] ;
  wire [3:0]\ioIn_buffer_reg[15] ;
  wire [3:0]\ioIn_buffer_reg[23] ;
  wire [3:0]\ioIn_buffer_reg[27] ;
  wire [3:0]\ioIn_buffer_reg[31] ;
  wire [2:0]\ioIn_buffer_reg[3] ;
  wire [3:0]\ioIn_buffer_reg[7] ;
  wire memory_reg_bram_20_i_7_n_0;
  wire memory_reg_bram_8_i_49_n_0;
  wire memory_reg_bram_8_i_50_n_0;
  wire memory_reg_bram_8_i_51_n_0;
  wire memory_reg_bram_8_i_52_n_0;
  wire memory_reg_bram_8_i_53_n_0;
  wire memory_reg_bram_8_i_54_n_0;
  wire memory_reg_bram_8_i_55_n_0;
  wire memory_reg_bram_8_i_56_n_0;
  wire memory_reg_bram_8_i_57_n_0;
  wire memory_reg_bram_8_i_58_n_0;
  wire memory_reg_bram_8_i_59_n_0;
  wire memory_reg_bram_8_i_60_n_0;
  wire memory_reg_bram_8_i_61_n_0;
  wire memory_reg_bram_8_i_62_n_0;
  wire memory_reg_bram_8_i_63_n_0;
  wire memory_reg_bram_8_i_64_n_0;
  wire memory_reg_bram_8_i_65_n_0;
  wire memory_reg_bram_8_i_66_n_0;
  wire memory_reg_bram_8_i_68_n_0;
  wire memory_reg_bram_8_i_69_n_0;
  wire memory_reg_bram_8_i_70_n_0;
  wire memory_reg_bram_8_i_71_n_0;
  wire memory_reg_bram_8_i_73_n_0;
  wire memory_reg_bram_8_i_74_n_0;
  wire memory_reg_bram_8_i_75_n_0;
  wire memory_reg_bram_8_i_76_n_0;
  wire memory_reg_bram_8_i_77_n_0;
  wire memory_reg_bram_8_i_78_n_0;
  wire memory_reg_bram_8_i_79_n_0;
  wire memory_reg_bram_8_i_80_n_0;
  wire memory_reg_bram_8_i_81_n_0;
  wire memory_reg_bram_8_i_82_n_0;
  wire memory_reg_bram_8_i_83_n_0;
  wire memory_reg_bram_8_i_84_n_0;
  wire memory_reg_bram_8_i_85_n_0;
  wire memory_reg_bram_8_i_87_n_0;
  wire memory_reg_bram_8_i_88_n_0;
  wire memory_reg_bram_8_i_89_n_0;
  wire memory_reg_bram_8_i_90_n_0;
  wire memory_reg_bram_8_i_91_n_0;
  wire memory_reg_bram_8_i_92_n_0;
  wire \memory_to_writeback[64]_i_2_n_0 ;
  wire \memory_to_writeback[64]_i_3_n_0 ;
  wire \memory_to_writeback[65]_i_2_n_0 ;
  wire \memory_to_writeback[65]_i_3_n_0 ;
  wire \memory_to_writeback[66]_i_2_n_0 ;
  wire \memory_to_writeback[66]_i_3_n_0 ;
  wire \memory_to_writeback[67]_i_2_n_0 ;
  wire \memory_to_writeback[67]_i_3_n_0 ;
  wire \memory_to_writeback[68]_i_2_n_0 ;
  wire \memory_to_writeback[68]_i_3_n_0 ;
  wire \memory_to_writeback[69]_i_2_n_0 ;
  wire \memory_to_writeback[69]_i_3_n_0 ;
  wire \memory_to_writeback[70]_i_2_n_0 ;
  wire \memory_to_writeback[70]_i_3_n_0 ;
  wire \memory_to_writeback[71]_i_2_n_0 ;
  wire \memory_to_writeback[71]_i_4_n_0 ;
  wire \memory_to_writeback[71]_i_6_n_0 ;
  wire \memory_to_writeback[72]_i_2_n_0 ;
  wire \memory_to_writeback[72]_i_3_n_0 ;
  wire \memory_to_writeback[73]_i_2_n_0 ;
  wire \memory_to_writeback[73]_i_3_n_0 ;
  wire \memory_to_writeback[74]_i_2_n_0 ;
  wire \memory_to_writeback[74]_i_3_n_0 ;
  wire \memory_to_writeback[75]_i_2_n_0 ;
  wire \memory_to_writeback[75]_i_3_n_0 ;
  wire \memory_to_writeback[76]_i_2_n_0 ;
  wire \memory_to_writeback[76]_i_3_n_0 ;
  wire \memory_to_writeback[77]_i_2_n_0 ;
  wire \memory_to_writeback[77]_i_3_n_0 ;
  wire \memory_to_writeback[78]_i_10_n_0 ;
  wire \memory_to_writeback[78]_i_12_n_0 ;
  wire \memory_to_writeback[78]_i_13_n_0 ;
  wire \memory_to_writeback[78]_i_2_n_0 ;
  wire \memory_to_writeback[78]_i_3_n_0 ;
  wire \memory_to_writeback[78]_i_4_n_0 ;
  wire \memory_to_writeback[78]_i_5_n_0 ;
  wire \memory_to_writeback[78]_i_7_n_0 ;
  wire \memory_to_writeback[78]_i_9_n_0 ;
  wire \memory_to_writeback[79]_i_5_n_0 ;
  wire \memory_to_writeback[80]_i_2_n_0 ;
  wire \memory_to_writeback[80]_i_3_n_0 ;
  wire \memory_to_writeback[80]_i_5_n_0 ;
  wire \memory_to_writeback[81]_i_2_n_0 ;
  wire \memory_to_writeback[81]_i_3_n_0 ;
  wire \memory_to_writeback[81]_i_5_n_0 ;
  wire \memory_to_writeback[82]_i_2_n_0 ;
  wire \memory_to_writeback[82]_i_3_n_0 ;
  wire \memory_to_writeback[82]_i_5_n_0 ;
  wire \memory_to_writeback[83]_i_2_n_0 ;
  wire \memory_to_writeback[83]_i_3_n_0 ;
  wire \memory_to_writeback[83]_i_5_n_0 ;
  wire \memory_to_writeback[84]_i_2_n_0 ;
  wire \memory_to_writeback[84]_i_3_n_0 ;
  wire \memory_to_writeback[84]_i_5_n_0 ;
  wire \memory_to_writeback[85]_i_2_n_0 ;
  wire \memory_to_writeback[85]_i_3_n_0 ;
  wire \memory_to_writeback[85]_i_5_n_0 ;
  wire \memory_to_writeback[86]_i_2_n_0 ;
  wire \memory_to_writeback[86]_i_3_n_0 ;
  wire \memory_to_writeback[86]_i_5_n_0 ;
  wire \memory_to_writeback[87]_i_2_n_0 ;
  wire \memory_to_writeback[87]_i_4_n_0 ;
  wire \memory_to_writeback[87]_i_6_n_0 ;
  wire \memory_to_writeback[88]_i_2_n_0 ;
  wire \memory_to_writeback[88]_i_3_n_0 ;
  wire \memory_to_writeback[89]_i_2_n_0 ;
  wire \memory_to_writeback[89]_i_3_n_0 ;
  wire \memory_to_writeback[90]_i_2_n_0 ;
  wire \memory_to_writeback[90]_i_3_n_0 ;
  wire \memory_to_writeback[91]_i_2_n_0 ;
  wire \memory_to_writeback[91]_i_3_n_0 ;
  wire \memory_to_writeback[92]_i_2_n_0 ;
  wire \memory_to_writeback[92]_i_3_n_0 ;
  wire \memory_to_writeback[93]_i_2_n_0 ;
  wire \memory_to_writeback[93]_i_3_n_0 ;
  wire \memory_to_writeback[94]_i_2_n_0 ;
  wire \memory_to_writeback[94]_i_3_n_0 ;
  wire \memory_to_writeback[95]_i_2_n_0 ;
  wire \memory_to_writeback[95]_i_3_n_0 ;
  wire \memory_to_writeback[95]_i_8_n_0 ;
  wire \memory_to_writeback_reg[71] ;
  wire [14:0]\memory_to_writeback_reg[78] ;
  wire [6:0]\memory_to_writeback_reg[78]_0 ;
  wire \memory_to_writeback_reg[79] ;
  wire \memory_to_writeback_reg[80] ;
  wire \memory_to_writeback_reg[81] ;
  wire \memory_to_writeback_reg[82] ;
  wire \memory_to_writeback_reg[83] ;
  wire \memory_to_writeback_reg[84] ;
  wire \memory_to_writeback_reg[85] ;
  wire \memory_to_writeback_reg[86] ;
  wire \memory_to_writeback_reg[87] ;
  wire \memory_to_writeback_reg[87]_0 ;
  wire \memory_to_writeback_reg[87]_1 ;
  wire \memory_to_writeback_reg[88] ;
  wire \memory_to_writeback_reg[89] ;
  wire \memory_to_writeback_reg[90] ;
  wire \memory_to_writeback_reg[91] ;
  wire \memory_to_writeback_reg[92] ;
  wire \memory_to_writeback_reg[93] ;
  wire \memory_to_writeback_reg[94] ;
  wire \memory_to_writeback_reg[95] ;
  wire \memory_to_writeback_reg[95]_0 ;
  wire \memory_to_writeback_reg[95]_1 ;
  wire num_bytes_recvd;
  wire \num_bytes_recvd[0]_i_1_n_0 ;
  wire \num_bytes_recvd[1]_i_1_n_0 ;
  wire \num_bytes_recvd_reg_n_0_[0] ;
  wire \num_bytes_recvd_reg_n_0_[1] ;
  wire [7:0]p_12_in;
  wire [7:0]p_14_in;
  wire [7:0]p_15_in;
  wire \r_CLKCNT_reg[0] ;
  wire \r_CLKCNT_reg[10] ;
  wire \r_CLKCNT_reg[11] ;
  wire \r_CLKCNT_reg[12] ;
  wire \r_CLKCNT_reg[13] ;
  wire \r_CLKCNT_reg[14] ;
  wire \r_CLKCNT_reg[15] ;
  wire \r_CLKCNT_reg[1] ;
  wire \r_CLKCNT_reg[2] ;
  wire \r_CLKCNT_reg[3] ;
  wire \r_CLKCNT_reg[48] ;
  wire \r_CLKCNT_reg[49] ;
  wire \r_CLKCNT_reg[4] ;
  wire \r_CLKCNT_reg[50] ;
  wire \r_CLKCNT_reg[51] ;
  wire \r_CLKCNT_reg[52] ;
  wire \r_CLKCNT_reg[53] ;
  wire \r_CLKCNT_reg[54] ;
  wire \r_CLKCNT_reg[55] ;
  wire \r_CLKCNT_reg[56] ;
  wire \r_CLKCNT_reg[57] ;
  wire \r_CLKCNT_reg[58] ;
  wire \r_CLKCNT_reg[59] ;
  wire \r_CLKCNT_reg[5] ;
  wire \r_CLKCNT_reg[60] ;
  wire \r_CLKCNT_reg[61] ;
  wire \r_CLKCNT_reg[62] ;
  wire \r_CLKCNT_reg[63] ;
  wire \r_CLKCNT_reg[6] ;
  wire \r_CLKCNT_reg[7] ;
  wire \r_CLKCNT_reg[8] ;
  wire \r_CLKCNT_reg[9] ;
  wire \r_LEDS[15]_i_10_n_0 ;
  wire \r_LEDS[15]_i_11_n_0 ;
  wire \r_LEDS[15]_i_13_n_0 ;
  wire \r_LEDS[15]_i_14_n_0 ;
  wire \r_LEDS[15]_i_15_n_0 ;
  wire \r_LEDS[15]_i_16_n_0 ;
  wire \r_LEDS[15]_i_3_n_0 ;
  wire \r_LEDS[15]_i_4_n_0 ;
  wire \r_LEDS[15]_i_5_n_0 ;
  wire \r_LEDS[15]_i_6_n_0 ;
  wire \r_LEDS[15]_i_7_n_0 ;
  wire \r_LEDS[15]_i_8_n_0 ;
  wire \r_LEDS[15]_i_9_n_0 ;
  wire [7:0]r_Rx_Byte;
  wire \r_cksum[31]_i_10_n_0 ;
  wire \r_cksum[31]_i_11_n_0 ;
  wire \r_cksum[31]_i_4_n_0 ;
  wire \r_cksum[31]_i_5_n_0 ;
  wire \r_cksum[31]_i_6_n_0 ;
  wire \r_cksum[31]_i_7_n_0 ;
  wire \r_cksum[31]_i_8_n_0 ;
  wire \r_cksum[31]_i_9_n_0 ;
  wire \r_cksum_reg[10] ;
  wire \r_cksum_reg[11] ;
  wire \r_cksum_reg[20] ;
  wire \r_cksum_reg[21] ;
  wire \r_cksum_reg[22] ;
  wire \r_cksum_reg[23] ;
  wire \r_cksum_reg[24] ;
  wire \r_cksum_reg[25] ;
  wire \r_cksum_reg[26] ;
  wire [31:0]\r_cksum_reg[31] ;
  wire [3:0]\r_cksum_reg[7] ;
  wire \r_cksum_reg[8] ;
  wire \r_cksum_reg[9] ;
  wire r_mcu_reset_reg;
  wire \r_ram_addr[13]_i_2_n_0 ;
  wire \r_ram_addr[13]_i_3_n_0 ;
  wire \r_ram_addr[13]_i_4_n_0 ;
  wire \r_ram_addr[13]_i_5_n_0 ;
  wire \r_ram_addr[17]_i_2_n_0 ;
  wire \r_ram_addr[17]_i_3_n_0 ;
  wire \r_ram_addr[17]_i_4_n_0 ;
  wire \r_ram_addr[17]_i_5_n_0 ;
  wire \r_ram_addr[1]_i_2_n_0 ;
  wire \r_ram_addr[1]_i_3_n_0 ;
  wire \r_ram_addr[1]_i_4_n_0 ;
  wire \r_ram_addr[1]_i_5_n_0 ;
  wire \r_ram_addr[1]_i_6_n_0 ;
  wire \r_ram_addr[21]_i_2_n_0 ;
  wire \r_ram_addr[21]_i_3_n_0 ;
  wire \r_ram_addr[21]_i_4_n_0 ;
  wire \r_ram_addr[21]_i_5_n_0 ;
  wire \r_ram_addr[25]_i_2_n_0 ;
  wire \r_ram_addr[25]_i_3_n_0 ;
  wire \r_ram_addr[25]_i_4_n_0 ;
  wire \r_ram_addr[25]_i_5_n_0 ;
  wire \r_ram_addr[29]_i_2_n_0 ;
  wire \r_ram_addr[29]_i_3_n_0 ;
  wire \r_ram_addr[29]_i_4_n_0 ;
  wire \r_ram_addr[5]_i_2_n_0 ;
  wire \r_ram_addr[5]_i_3_n_0 ;
  wire \r_ram_addr[5]_i_4_n_0 ;
  wire \r_ram_addr[5]_i_5_n_0 ;
  wire \r_ram_addr[9]_i_2_n_0 ;
  wire \r_ram_addr[9]_i_3_n_0 ;
  wire \r_ram_addr[9]_i_4_n_0 ;
  wire \r_ram_addr[9]_i_5_n_0 ;
  wire [3:0]\r_ram_addr_reg[0] ;
  wire [3:0]\r_ram_addr_reg[0]_0 ;
  wire [3:0]\r_ram_addr_reg[0]_1 ;
  wire [3:0]\r_ram_addr_reg[0]_10 ;
  wire [3:0]\r_ram_addr_reg[0]_11 ;
  wire [3:0]\r_ram_addr_reg[0]_12 ;
  wire [3:0]\r_ram_addr_reg[0]_13 ;
  wire \r_ram_addr_reg[0]_14 ;
  wire [3:0]\r_ram_addr_reg[0]_2 ;
  wire [3:0]\r_ram_addr_reg[0]_3 ;
  wire [3:0]\r_ram_addr_reg[0]_4 ;
  wire [3:0]\r_ram_addr_reg[0]_5 ;
  wire [3:0]\r_ram_addr_reg[0]_6 ;
  wire [3:0]\r_ram_addr_reg[0]_7 ;
  wire [3:0]\r_ram_addr_reg[0]_8 ;
  wire [3:0]\r_ram_addr_reg[0]_9 ;
  wire \r_ram_addr_reg[13] ;
  wire \r_ram_addr_reg[13]_0 ;
  wire \r_ram_addr_reg[13]_1 ;
  wire \r_ram_addr_reg[13]_2 ;
  wire \r_ram_addr_reg[13]_3 ;
  wire \r_ram_addr_reg[13]_4 ;
  wire \r_ram_addr_reg[13]_5 ;
  wire \r_ram_addr_reg[13]_6 ;
  wire \r_ram_addr_reg[13]_i_1_n_0 ;
  wire \r_ram_addr_reg[14] ;
  wire \r_ram_addr_reg[14]_0 ;
  wire \r_ram_addr_reg[14]_1 ;
  wire [14:0]\r_ram_addr_reg[15] ;
  wire \r_ram_addr_reg[15]_0 ;
  wire \r_ram_addr_reg[15]_1 ;
  wire \r_ram_addr_reg[15]_2 ;
  wire \r_ram_addr_reg[17]_i_1_n_0 ;
  wire \r_ram_addr_reg[1]_i_1_n_0 ;
  wire \r_ram_addr_reg[21]_i_1_n_0 ;
  wire \r_ram_addr_reg[25]_i_1_n_0 ;
  wire \r_ram_addr_reg[28] ;
  wire \r_ram_addr_reg[2] ;
  wire \r_ram_addr_reg[5]_i_1_n_0 ;
  wire \r_ram_addr_reg[9]_i_1_n_0 ;
  wire [23:0]r_rx_bytes;
  wire r_rx_bytes_0;
  wire r_rx_word;
  wire \r_rx_word_reg[10]_0 ;
  wire \r_rx_word_reg[11]_0 ;
  wire \r_rx_word_reg[12]_0 ;
  wire \r_rx_word_reg[13]_0 ;
  wire \r_rx_word_reg[14]_0 ;
  wire \r_rx_word_reg[15]_0 ;
  wire [16:0]\r_rx_word_reg[31]_0 ;
  wire [31:0]\r_rx_word_reg[31]_1 ;
  wire \r_rx_word_reg[8]_0 ;
  wire \r_rx_word_reg[9]_0 ;
  wire [2:0]r_state;
  wire \r_timeout_counter_reg[24] ;
  wire [0:0]\r_tx_word_reg[7] ;
  wire \r_words_remain[0]_i_3_n_0 ;
  wire \r_words_remain[0]_i_4_n_0 ;
  wire \r_words_remain[0]_i_5_n_0 ;
  wire \r_words_remain[0]_i_6_n_0 ;
  wire \r_words_remain[0]_i_7_n_0 ;
  wire \r_words_remain[12]_i_2_n_0 ;
  wire \r_words_remain[12]_i_3_n_0 ;
  wire \r_words_remain[12]_i_4_n_0 ;
  wire \r_words_remain[12]_i_5_n_0 ;
  wire \r_words_remain[16]_i_2_n_0 ;
  wire \r_words_remain[16]_i_3_n_0 ;
  wire \r_words_remain[16]_i_4_n_0 ;
  wire \r_words_remain[16]_i_5_n_0 ;
  wire \r_words_remain[20]_i_2_n_0 ;
  wire \r_words_remain[20]_i_3_n_0 ;
  wire \r_words_remain[20]_i_4_n_0 ;
  wire \r_words_remain[20]_i_5_n_0 ;
  wire \r_words_remain[24]_i_2_n_0 ;
  wire \r_words_remain[24]_i_3_n_0 ;
  wire \r_words_remain[24]_i_4_n_0 ;
  wire \r_words_remain[24]_i_5_n_0 ;
  wire \r_words_remain[28]_i_2_n_0 ;
  wire \r_words_remain[28]_i_3_n_0 ;
  wire \r_words_remain[28]_i_4_n_0 ;
  wire \r_words_remain[28]_i_5_n_0 ;
  wire \r_words_remain[4]_i_2_n_0 ;
  wire \r_words_remain[4]_i_3_n_0 ;
  wire \r_words_remain[4]_i_4_n_0 ;
  wire \r_words_remain[4]_i_5_n_0 ;
  wire \r_words_remain[8]_i_2_n_0 ;
  wire \r_words_remain[8]_i_3_n_0 ;
  wire \r_words_remain[8]_i_4_n_0 ;
  wire \r_words_remain[8]_i_5_n_0 ;
  wire [31:0]r_words_remain_reg;
  wire \r_words_remain_reg[0]_i_2_n_0 ;
  wire \r_words_remain_reg[12]_i_1_n_0 ;
  wire \r_words_remain_reg[16]_i_1_n_0 ;
  wire \r_words_remain_reg[20]_i_1_n_0 ;
  wire \r_words_remain_reg[24]_i_1_n_0 ;
  wire \r_words_remain_reg[4]_i_1_n_0 ;
  wire \r_words_remain_reg[8]_i_1_n_0 ;
  wire rx_byte_ready;
  wire rx_ready;
  wire s_prog_mcu_reset;
  wire [30:0]s_prog_ram_addr;
  wire [26:4]s_prog_ram_data;
  wire s_reset;
  wire sclk_BUFG;
  wire [23:0]sel0;
  wire srx;
  wire \timeout_counter[0]_i_10_n_0 ;
  wire \timeout_counter[0]_i_11_n_0 ;
  wire \timeout_counter[0]_i_12_n_0 ;
  wire \timeout_counter[0]_i_13_n_0 ;
  wire \timeout_counter[0]_i_3_n_0 ;
  wire \timeout_counter[0]_i_4_n_0 ;
  wire uart_rx_n_1;
  wire uart_rx_n_10;
  wire uart_rx_n_11;
  wire uart_rx_n_12;
  wire uart_rx_n_13;
  wire uart_rx_n_14;
  wire uart_rx_n_15;
  wire uart_rx_n_16;
  wire uart_rx_n_17;
  wire uart_rx_n_18;
  wire uart_rx_n_19;
  wire uart_rx_n_20;
  wire uart_rx_n_21;
  wire uart_rx_n_22;
  wire uart_rx_n_23;
  wire uart_rx_n_24;
  wire uart_rx_n_25;
  wire uart_rx_n_26;
  wire uart_rx_n_27;
  wire uart_rx_n_28;
  wire uart_rx_n_29;
  wire uart_rx_n_5;
  wire uart_rx_n_6;
  wire uart_rx_n_7;
  wire uart_rx_n_8;
  wire uart_rx_n_9;
  wire [2:0]\NLW_r_ram_addr_reg[13]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[17]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[1]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[21]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_ram_addr_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_ram_addr_reg[29]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[5]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_ram_addr_reg[9]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_words_remain_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_r_words_remain_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF6996)) 
    \FSM_onehot_state[3]_i_10 
       (.I0(\r_rx_word_reg[31]_0 [0]),
        .I1(s_prog_ram_data[8]),
        .I2(\r_rx_word_reg[31]_0 [8]),
        .I3(s_prog_ram_data[24]),
        .I4(\FSM_onehot_state[3]_i_14_n_0 ),
        .O(\FSM_onehot_state[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6996)) 
    \FSM_onehot_state[3]_i_11 
       (.I0(s_prog_ram_data[6]),
        .I1(\r_rx_word_reg[31]_0 [15]),
        .I2(\r_rx_word_reg[31]_0 [6]),
        .I3(s_prog_ram_data[22]),
        .I4(\FSM_onehot_state[3]_i_15_n_0 ),
        .O(\FSM_onehot_state[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6996)) 
    \FSM_onehot_state[3]_i_12 
       (.I0(s_prog_ram_data[5]),
        .I1(\r_rx_word_reg[31]_0 [5]),
        .I2(s_prog_ram_data[21]),
        .I3(\r_rx_word_reg[31]_0 [14]),
        .I4(\FSM_onehot_state[3]_i_16_n_0 ),
        .O(\FSM_onehot_state[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \FSM_onehot_state[3]_i_13 
       (.I0(\r_rx_word_reg[31]_0 [12]),
        .I1(\r_rx_word_reg[31]_0 [3]),
        .I2(\r_rx_word_reg[31]_0 [11]),
        .I3(s_prog_ram_data[11]),
        .O(\FSM_onehot_state[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \FSM_onehot_state[3]_i_14 
       (.I0(s_prog_ram_data[25]),
        .I1(\r_rx_word_reg[31]_0 [1]),
        .I2(\r_rx_word_reg[31]_0 [9]),
        .I3(s_prog_ram_data[9]),
        .O(\FSM_onehot_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \FSM_onehot_state[3]_i_15 
       (.I0(\r_rx_word_reg[31]_0 [16]),
        .I1(s_prog_ram_data[23]),
        .I2(\r_rx_word_reg[31]_0 [7]),
        .I3(s_prog_ram_data[7]),
        .O(\FSM_onehot_state[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \FSM_onehot_state[3]_i_16 
       (.I0(\r_rx_word_reg[31]_0 [13]),
        .I1(s_prog_ram_data[4]),
        .I2(s_prog_ram_data[20]),
        .I3(\r_rx_word_reg[31]_0 [4]),
        .O(\FSM_onehot_state[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_onehot_state[3]_i_4 
       (.I0(r_state[2]),
        .I1(\r_tx_word_reg[7] ),
        .I2(r_state[1]),
        .I3(\FSM_onehot_state[3]_i_7_n_0 ),
        .I4(\FSM_onehot_state[3]_i_8_n_0 ),
        .O(\FSM_sequential_r_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFFFFF)) 
    \FSM_onehot_state[3]_i_7 
       (.I0(\r_cksum[31]_i_6_n_0 ),
        .I1(r_state[0]),
        .I2(s_prog_ram_data[9]),
        .I3(s_prog_ram_data[8]),
        .I4(r_state[1]),
        .I5(\r_tx_word_reg[7] ),
        .O(\FSM_onehot_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_state[3]_i_8 
       (.I0(rx_ready),
        .I1(\r_tx_word_reg[7] ),
        .I2(\FSM_onehot_state[3]_i_9_n_0 ),
        .I3(\FSM_onehot_state[3]_i_10_n_0 ),
        .I4(\FSM_onehot_state[3]_i_11_n_0 ),
        .I5(\FSM_onehot_state[3]_i_12_n_0 ),
        .O(\FSM_onehot_state[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6996)) 
    \FSM_onehot_state[3]_i_9 
       (.I0(s_prog_ram_data[10]),
        .I1(\r_rx_word_reg[31]_0 [10]),
        .I2(\r_rx_word_reg[31]_0 [2]),
        .I3(s_prog_ram_data[26]),
        .I4(\FSM_onehot_state[3]_i_13_n_0 ),
        .O(\FSM_onehot_state[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0700)) 
    \FSM_sequential_r_state[0]_i_1 
       (.I0(r_state[1]),
        .I1(\FSM_sequential_r_state_reg[0]_0 ),
        .I2(r_state[2]),
        .I3(\FSM_sequential_r_state[2]_i_3_n_0 ),
        .I4(r_state[0]),
        .O(\FSM_sequential_r_state_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h0014CCCC)) 
    \FSM_sequential_r_state[1]_i_1 
       (.I0(\r_timeout_counter_reg[24] ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\FSM_sequential_r_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_r_state_reg[1]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0FFF8F00)) 
    \FSM_sequential_r_state[2]_i_1 
       (.I0(r_state[1]),
        .I1(r_state[0]),
        .I2(\FSM_sequential_r_state_reg[2]_0 ),
        .I3(\FSM_sequential_r_state[2]_i_3_n_0 ),
        .I4(r_state[2]),
        .O(\FSM_sequential_r_state_reg[1]_2 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAFFFF)) 
    \FSM_sequential_r_state[2]_i_3 
       (.I0(SR),
        .I1(r_state[2]),
        .I2(\r_tx_word_reg[7] ),
        .I3(r_state[1]),
        .I4(\FSM_sequential_r_state_reg[2]_0 ),
        .I5(\FSM_sequential_r_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_r_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0440044004404440)) 
    \FSM_sequential_r_state[2]_i_4 
       (.I0(r_state[2]),
        .I1(rx_ready),
        .I2(r_state[1]),
        .I3(r_state[0]),
        .I4(\FSM_sequential_r_state[2]_i_3_0 ),
        .I5(\FSM_sequential_r_state[2]_i_3_1 ),
        .O(\FSM_sequential_r_state[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "WAIT_RX_BYTE:0,OUTPUT_WORD:1," *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_state_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_rx_n_29),
        .Q(rx_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[0]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[0]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[0] ),
        .I4(data2[0]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[10]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[10]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[11] [2]),
        .I4(data2[10]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[11]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[11]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[11] [3]),
        .I4(data2[11]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[12]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[12]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[15] [0]),
        .I4(data2[12]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[13]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[13]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[15] [1]),
        .I4(data2[13]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[14]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[14]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[15] [2]),
        .I4(data2[14]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[14] ));
  LUT2 #(
    .INIT(4'h8)) 
    \ioIn_buffer[15]_i_1 
       (.I0(\ioIn_buffer[15]_i_3_n_0 ),
        .I1(Q[37]),
        .O(\execute_to_memory_reg[225] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[15]_i_10 
       (.I0(D[29]),
        .I1(s_prog_ram_addr[29]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[28]),
        .I4(s_prog_ram_addr[28]),
        .O(\ioIn_buffer[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ioIn_buffer[15]_i_11 
       (.I0(s_prog_ram_addr[30]),
        .I1(D[30]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(IOBUS_addr[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[15]_i_2 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[15]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[15] [3]),
        .I4(data2[15]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[15] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ioIn_buffer[15]_i_3 
       (.I0(\ioIn_buffer[15]_i_7_n_0 ),
        .I1(\ioIn_buffer[15]_i_8_n_0 ),
        .I2(\ioIn_buffer[15]_i_9_n_0 ),
        .I3(\ioIn_buffer[15]_i_10_n_0 ),
        .I4(IOBUS_addr[31]),
        .O(\ioIn_buffer[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ioIn_buffer[15]_i_4 
       (.I0(IOBUS_addr[22]),
        .I1(\ioIn_buffer[31]_i_7_n_0 ),
        .I2(\r_ram_addr_reg[2] ),
        .I3(\ioIn_buffer[31]_i_6_n_0 ),
        .I4(\ioIn_buffer[31]_i_4_n_0 ),
        .O(\ioIn_buffer[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ioIn_buffer[15]_i_5 
       (.I0(IOBUS_addr[22]),
        .I1(\ioIn_buffer[31]_i_7_n_0 ),
        .I2(\r_ram_addr_reg[2] ),
        .I3(\ioIn_buffer[31]_i_6_n_0 ),
        .I4(\ioIn_buffer[31]_i_4_n_0 ),
        .O(\ioIn_buffer[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ioIn_buffer[15]_i_6 
       (.I0(\ioIn_buffer[31]_i_7_n_0 ),
        .I1(\ioIn_buffer[31]_i_6_n_0 ),
        .I2(\r_ram_addr_reg[2] ),
        .I3(IOBUS_addr[22]),
        .I4(\ioIn_buffer[31]_i_4_n_0 ),
        .O(\ioIn_buffer[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \ioIn_buffer[15]_i_7 
       (.I0(D[22]),
        .I1(s_prog_ram_addr[22]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[23]),
        .I4(s_prog_ram_addr[23]),
        .O(\ioIn_buffer[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[15]_i_8 
       (.I0(D[25]),
        .I1(s_prog_ram_addr[25]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[24]),
        .I4(s_prog_ram_addr[24]),
        .O(\ioIn_buffer[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \ioIn_buffer[15]_i_9 
       (.I0(D[26]),
        .I1(s_prog_ram_addr[26]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[27]),
        .I4(s_prog_ram_addr[27]),
        .O(\ioIn_buffer[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[16]_i_1 
       (.I0(data2[16]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(S[0]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[48] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[17]_i_1 
       (.I0(data2[17]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(S[1]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[49] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[18]_i_1 
       (.I0(data2[18]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(S[2]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[50] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[19]_i_1 
       (.I0(data2[19]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(S[3]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[1]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[1]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[3] [0]),
        .I4(data2[1]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[20]_i_1 
       (.I0(data2[20]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[23] [0]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[52] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[21]_i_1 
       (.I0(data2[21]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[23] [1]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[53] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[22]_i_1 
       (.I0(data2[22]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[23] [2]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[54] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[23]_i_1 
       (.I0(data2[23]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[23] [3]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[55] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[24]_i_1 
       (.I0(data2[24]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[27] [0]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[56] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[25]_i_1 
       (.I0(data2[25]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[27] [1]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[57] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[26]_i_1 
       (.I0(data2[26]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[27] [2]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[58] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[27]_i_1 
       (.I0(data2[27]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[27] [3]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[59] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[28]_i_1 
       (.I0(data2[28]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[31] [0]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[60] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[29]_i_1 
       (.I0(data2[29]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[31] [1]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[61] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[2]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[2]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[3] [1]),
        .I4(data2[2]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[30]_i_1 
       (.I0(data2[30]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[31] [2]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[62] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ioIn_buffer[31]_i_1 
       (.I0(data2[31]),
        .I1(\ioIn_buffer[31]_i_2_n_0 ),
        .I2(\ioIn_buffer_reg[31] [3]),
        .I3(\ioIn_buffer[31]_i_3_n_0 ),
        .O(\r_CLKCNT_reg[63] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[31]_i_10 
       (.I0(D[18]),
        .I1(s_prog_ram_addr[18]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[17]),
        .I4(s_prog_ram_addr[17]),
        .O(\ioIn_buffer[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[31]_i_11 
       (.I0(D[19]),
        .I1(s_prog_ram_addr[19]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[20]),
        .I4(s_prog_ram_addr[20]),
        .O(\ioIn_buffer[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[31]_i_12 
       (.I0(D[5]),
        .I1(s_prog_ram_addr[5]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[3]),
        .I4(s_prog_ram_addr[3]),
        .O(\ioIn_buffer[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ioIn_buffer[31]_i_2 
       (.I0(\ioIn_buffer[31]_i_4_n_0 ),
        .I1(IOBUS_addr[22]),
        .I2(\r_ram_addr_reg[2] ),
        .I3(\ioIn_buffer[31]_i_6_n_0 ),
        .I4(\ioIn_buffer[31]_i_7_n_0 ),
        .I5(\ioIn_buffer[15]_i_3_n_0 ),
        .O(\ioIn_buffer[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ioIn_buffer[31]_i_3 
       (.I0(\ioIn_buffer[31]_i_4_n_0 ),
        .I1(\ioIn_buffer[31]_i_6_n_0 ),
        .I2(\r_ram_addr_reg[2] ),
        .I3(\ioIn_buffer[31]_i_7_n_0 ),
        .I4(IOBUS_addr[22]),
        .I5(\ioIn_buffer[15]_i_3_n_0 ),
        .O(\ioIn_buffer[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ioIn_buffer[31]_i_4 
       (.I0(\r_ram_addr_reg[15] [14]),
        .I1(\r_ram_addr_reg[15] [9]),
        .I2(\r_ram_addr_reg[15] [8]),
        .I3(\ioIn_buffer[31]_i_8_n_0 ),
        .I4(\r_ram_addr_reg[15] [7]),
        .I5(\ioIn_buffer[31]_i_9_n_0 ),
        .O(\ioIn_buffer[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ioIn_buffer[31]_i_5 
       (.I0(s_prog_ram_addr[21]),
        .I1(D[21]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(IOBUS_addr[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFAEEFFEEFA)) 
    \ioIn_buffer[31]_i_6 
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(s_prog_ram_addr[0]),
        .I2(D[0]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(D[2]),
        .I5(s_prog_ram_addr[2]),
        .O(\ioIn_buffer[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ioIn_buffer[31]_i_7 
       (.I0(\ioIn_buffer[31]_i_10_n_0 ),
        .I1(\ioIn_buffer[31]_i_11_n_0 ),
        .I2(\r_LEDS[15]_i_7_n_0 ),
        .I3(\r_ram_addr_reg[15] [4]),
        .I4(\ioIn_buffer[31]_i_12_n_0 ),
        .I5(\r_ram_addr_reg[15] [6]),
        .O(\ioIn_buffer[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[31]_i_8 
       (.I0(D[12]),
        .I1(s_prog_ram_addr[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[11]),
        .I4(s_prog_ram_addr[11]),
        .O(\ioIn_buffer[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \ioIn_buffer[31]_i_9 
       (.I0(D[10]),
        .I1(s_prog_ram_addr[10]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[13]),
        .I4(s_prog_ram_addr[13]),
        .O(\ioIn_buffer[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[3]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[3]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[3] [2]),
        .I4(data2[3]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[4]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[4]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[7] [0]),
        .I4(data2[4]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[5]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[5]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[7] [1]),
        .I4(data2[5]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[6]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[6]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[7] [2]),
        .I4(data2[6]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[7]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[7]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[7] [3]),
        .I4(data2[7]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[8]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[8]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[11] [0]),
        .I4(data2[8]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ioIn_buffer[9]_i_1 
       (.I0(\ioIn_buffer[15]_i_4_n_0 ),
        .I1(SWITCHES_IBUF[9]),
        .I2(\ioIn_buffer[15]_i_5_n_0 ),
        .I3(\ioIn_buffer_reg[11] [1]),
        .I4(data2[9]),
        .I5(\ioIn_buffer[15]_i_6_n_0 ),
        .O(\r_CLKCNT_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000000A00CAC)) 
    memory_reg_bram_10_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[11]),
        .I4(D[11]),
        .I5(memory_reg_bram_8_i_49_n_0),
        .O(\r_ram_addr_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_10_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_0 ),
        .O(\r_ram_addr_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_10_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_0 ),
        .O(\r_ram_addr_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_10_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_0 ),
        .O(\r_ram_addr_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_10_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_0 ),
        .O(\r_ram_addr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h4450005044000000)) 
    memory_reg_bram_11_i_1
       (.I0(memory_reg_bram_8_i_49_n_0),
        .I1(s_prog_ram_addr[12]),
        .I2(D[12]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(s_prog_ram_addr[11]),
        .I5(D[11]),
        .O(\r_ram_addr_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_11_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_1 ),
        .O(\r_ram_addr_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_11_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_1 ),
        .O(\r_ram_addr_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_11_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_1 ),
        .O(\r_ram_addr_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_11_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_1 ),
        .O(\r_ram_addr_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    memory_reg_bram_12_i_1
       (.I0(s_prog_ram_addr[13]),
        .I1(D[13]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_ram_addr_reg[15] [11]),
        .I4(\r_ram_addr_reg[15] [14]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[14] ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_12_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14] ),
        .O(\r_ram_addr_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_12_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14] ),
        .O(\r_ram_addr_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_12_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14] ),
        .O(\r_ram_addr_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_12_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14] ),
        .O(\r_ram_addr_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'h1105000000000000)) 
    memory_reg_bram_13_i_1
       (.I0(\r_ram_addr_reg[15] [14]),
        .I1(s_prog_ram_addr[12]),
        .I2(D[12]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(\r_ram_addr_reg[15] [13]),
        .I5(\r_ram_addr_reg[15] [11]),
        .O(\r_ram_addr_reg[13]_2 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_13_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_2 ),
        .O(\r_ram_addr_reg[0]_3 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_13_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_2 ),
        .O(\r_ram_addr_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_13_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_2 ),
        .O(\r_ram_addr_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_13_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_2 ),
        .O(\r_ram_addr_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'h0053000000000000)) 
    memory_reg_bram_14_i_1
       (.I0(s_prog_ram_addr[14]),
        .I1(D[14]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_ram_addr_reg[15] [11]),
        .I4(\r_ram_addr_reg[15] [13]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_14_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_0 ),
        .O(\r_ram_addr_reg[0]_4 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_14_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_0 ),
        .O(\r_ram_addr_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_14_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_0 ),
        .O(\r_ram_addr_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_14_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_0 ),
        .O(\r_ram_addr_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'h220A000000000000)) 
    memory_reg_bram_15_i_1
       (.I0(\r_ram_addr_reg[15] [11]),
        .I1(s_prog_ram_addr[14]),
        .I2(D[14]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(\r_ram_addr_reg[15] [13]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_15_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_1 ),
        .O(\r_ram_addr_reg[0]_5 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_15_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_1 ),
        .O(\r_ram_addr_reg[0]_5 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_15_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_1 ),
        .O(\r_ram_addr_reg[0]_5 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_15_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_1 ),
        .O(\r_ram_addr_reg[0]_5 [0]));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    memory_reg_bram_16_i_1
       (.I0(s_prog_ram_addr[14]),
        .I1(D[14]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_ram_addr_reg[15] [11]),
        .I4(\r_ram_addr_reg[15] [13]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[15]_2 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_16_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_2 ),
        .O(\r_ram_addr_reg[0]_6 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_16_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_2 ),
        .O(\r_ram_addr_reg[0]_6 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_16_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_2 ),
        .O(\r_ram_addr_reg[0]_6 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_16_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[15]_2 ),
        .O(\r_ram_addr_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h1105000000000000)) 
    memory_reg_bram_17_i_1
       (.I0(\r_ram_addr_reg[15] [13]),
        .I1(s_prog_ram_addr[12]),
        .I2(D[12]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(\r_ram_addr_reg[15] [14]),
        .I5(\r_ram_addr_reg[15] [11]),
        .O(\r_ram_addr_reg[13]_3 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_17_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_3 ),
        .O(\r_ram_addr_reg[0]_7 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_17_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_3 ),
        .O(\r_ram_addr_reg[0]_7 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_17_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_3 ),
        .O(\r_ram_addr_reg[0]_7 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_17_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_3 ),
        .O(\r_ram_addr_reg[0]_7 [0]));
  LUT6 #(
    .INIT(64'h0053000000000000)) 
    memory_reg_bram_18_i_1
       (.I0(s_prog_ram_addr[13]),
        .I1(D[13]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_ram_addr_reg[15] [11]),
        .I4(\r_ram_addr_reg[15] [14]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_18_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_0 ),
        .O(\r_ram_addr_reg[0]_8 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_18_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_0 ),
        .O(\r_ram_addr_reg[0]_8 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_18_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_0 ),
        .O(\r_ram_addr_reg[0]_8 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_18_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_0 ),
        .O(\r_ram_addr_reg[0]_8 [0]));
  LUT6 #(
    .INIT(64'h220A000000000000)) 
    memory_reg_bram_19_i_1
       (.I0(\r_ram_addr_reg[15] [11]),
        .I1(s_prog_ram_addr[13]),
        .I2(D[13]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(\r_ram_addr_reg[15] [14]),
        .I5(\r_ram_addr_reg[15] [12]),
        .O(\r_ram_addr_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_19_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_1 ),
        .O(\r_ram_addr_reg[0]_9 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_19_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_1 ),
        .O(\r_ram_addr_reg[0]_9 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_19_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_1 ),
        .O(\r_ram_addr_reg[0]_9 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_19_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[14]_1 ),
        .O(\r_ram_addr_reg[0]_9 [0]));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    memory_reg_bram_20_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[11]),
        .I4(D[11]),
        .I5(memory_reg_bram_20_i_7_n_0),
        .O(\r_ram_addr_reg[13]_4 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_20_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_4 ),
        .O(\r_ram_addr_reg[0]_10 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_20_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_4 ),
        .O(\r_ram_addr_reg[0]_10 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_20_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_4 ),
        .O(\r_ram_addr_reg[0]_10 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_20_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_4 ),
        .O(\r_ram_addr_reg[0]_10 [0]));
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    memory_reg_bram_20_i_7
       (.I0(D[13]),
        .I1(s_prog_ram_addr[13]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[14]),
        .I4(s_prog_ram_addr[14]),
        .O(memory_reg_bram_20_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000000AC0CA)) 
    memory_reg_bram_21_i_1
       (.I0(D[11]),
        .I1(s_prog_ram_addr[11]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[12]),
        .I4(s_prog_ram_addr[12]),
        .I5(memory_reg_bram_20_i_7_n_0),
        .O(\execute_to_memory_reg[140]_0 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_21_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140]_0 ),
        .O(\r_ram_addr_reg[0]_11 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_21_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140]_0 ),
        .O(\r_ram_addr_reg[0]_11 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_21_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140]_0 ),
        .O(\r_ram_addr_reg[0]_11 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_21_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140]_0 ),
        .O(\r_ram_addr_reg[0]_11 [0]));
  LUT6 #(
    .INIT(64'h0000000000A00CAC)) 
    memory_reg_bram_22_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[11]),
        .I4(D[11]),
        .I5(memory_reg_bram_20_i_7_n_0),
        .O(\r_ram_addr_reg[13]_5 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_22_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_5 ),
        .O(\r_ram_addr_reg[0]_12 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_22_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_5 ),
        .O(\r_ram_addr_reg[0]_12 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_22_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_5 ),
        .O(\r_ram_addr_reg[0]_12 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_22_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_5 ),
        .O(\r_ram_addr_reg[0]_12 [0]));
  LUT6 #(
    .INIT(64'h00000000AC0CA000)) 
    memory_reg_bram_23_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[11]),
        .I4(D[11]),
        .I5(memory_reg_bram_20_i_7_n_0),
        .O(\r_ram_addr_reg[13]_6 ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_23_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_6 ),
        .O(\r_ram_addr_reg[0]_13 [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_23_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_6 ),
        .O(\r_ram_addr_reg[0]_13 [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_23_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_6 ),
        .O(\r_ram_addr_reg[0]_13 [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_23_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13]_6 ),
        .O(\r_ram_addr_reg[0]_13 [0]));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    memory_reg_bram_8_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[11]),
        .I4(D[11]),
        .I5(memory_reg_bram_8_i_49_n_0),
        .O(\r_ram_addr_reg[13] ));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_10
       (.I0(s_prog_ram_addr[3]),
        .I1(D[3]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_11
       (.I0(s_prog_ram_addr[2]),
        .I1(D[2]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_12
       (.I0(s_prog_ram_addr[1]),
        .I1(D[1]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_13
       (.I0(memory_reg_bram_8_i_50_n_0),
        .I1(memory_reg_bram_8_i_51_n_0),
        .I2(Q[34]),
        .I3(Q[31]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [16]),
        .O(DIADI[31]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_14
       (.I0(memory_reg_bram_8_i_52_n_0),
        .I1(memory_reg_bram_8_i_53_n_0),
        .I2(Q[34]),
        .I3(Q[30]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [15]),
        .O(DIADI[30]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_15
       (.I0(memory_reg_bram_8_i_54_n_0),
        .I1(memory_reg_bram_8_i_55_n_0),
        .I2(Q[34]),
        .I3(Q[29]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [14]),
        .O(DIADI[29]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_16
       (.I0(memory_reg_bram_8_i_56_n_0),
        .I1(memory_reg_bram_8_i_57_n_0),
        .I2(Q[34]),
        .I3(Q[28]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [13]),
        .O(DIADI[28]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_17
       (.I0(memory_reg_bram_8_i_58_n_0),
        .I1(memory_reg_bram_8_i_59_n_0),
        .I2(Q[34]),
        .I3(Q[27]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [12]),
        .O(DIADI[27]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_18
       (.I0(memory_reg_bram_8_i_60_n_0),
        .I1(memory_reg_bram_8_i_61_n_0),
        .I2(Q[34]),
        .I3(Q[26]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(s_prog_ram_data[26]),
        .O(DIADI[26]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_19
       (.I0(memory_reg_bram_8_i_62_n_0),
        .I1(memory_reg_bram_8_i_63_n_0),
        .I2(Q[34]),
        .I3(Q[25]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(s_prog_ram_data[25]),
        .O(DIADI[25]));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    memory_reg_bram_8_i_20
       (.I0(memory_reg_bram_8_i_64_n_0),
        .I1(memory_reg_bram_8_i_65_n_0),
        .I2(Q[34]),
        .I3(Q[24]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(s_prog_ram_data[24]),
        .O(DIADI[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    memory_reg_bram_8_i_21
       (.I0(\r_rx_word_reg[15]_0 ),
        .I1(memory_reg_bram_8_i_66_n_0),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(DIADI[7]),
        .I4(memory_reg_bram_8_i_68_n_0),
        .I5(memory_reg_bram_8_i_69_n_0),
        .O(DIADI[23]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_22
       (.I0(memory_reg_bram_8_i_70_n_0),
        .I1(memory_reg_bram_8_i_53_n_0),
        .I2(memory_reg_bram_8_i_71_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[14]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[22]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_23
       (.I0(memory_reg_bram_8_i_74_n_0),
        .I1(memory_reg_bram_8_i_55_n_0),
        .I2(memory_reg_bram_8_i_75_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[13]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[21]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_24
       (.I0(memory_reg_bram_8_i_76_n_0),
        .I1(memory_reg_bram_8_i_57_n_0),
        .I2(memory_reg_bram_8_i_77_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[12]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_25
       (.I0(memory_reg_bram_8_i_78_n_0),
        .I1(memory_reg_bram_8_i_59_n_0),
        .I2(memory_reg_bram_8_i_79_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[11]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_26
       (.I0(memory_reg_bram_8_i_80_n_0),
        .I1(memory_reg_bram_8_i_61_n_0),
        .I2(memory_reg_bram_8_i_81_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[10]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[18]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_27
       (.I0(memory_reg_bram_8_i_82_n_0),
        .I1(memory_reg_bram_8_i_63_n_0),
        .I2(memory_reg_bram_8_i_83_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[9]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    memory_reg_bram_8_i_28
       (.I0(memory_reg_bram_8_i_84_n_0),
        .I1(memory_reg_bram_8_i_65_n_0),
        .I2(memory_reg_bram_8_i_85_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(\r_rx_word_reg[8]_0 ),
        .I5(memory_reg_bram_8_i_73_n_0),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCACCCC)) 
    memory_reg_bram_8_i_29
       (.I0(\r_rx_word_reg[15]_0 ),
        .I1(DIADI[7]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(memory_reg_bram_8_i_87_n_0),
        .I5(\execute_to_memory_reg[173] ),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_3
       (.I0(s_prog_ram_addr[10]),
        .I1(D[10]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [10]));
  LUT6 #(
    .INIT(64'hFF01FE00FF03FC00)) 
    memory_reg_bram_8_i_30
       (.I0(memory_reg_bram_8_i_88_n_0),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_rx_word_reg[14]_0 ),
        .I4(DIADI[6]),
        .I5(Q[33]),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'hBBBBBBAB888888A8)) 
    memory_reg_bram_8_i_31
       (.I0(\r_rx_word_reg[13]_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\r_ram_addr_reg[15] [0]),
        .I5(DIADI[5]),
        .O(DIADI[13]));
  LUT6 #(
    .INIT(64'hFF01FE00FF03FC00)) 
    memory_reg_bram_8_i_32
       (.I0(memory_reg_bram_8_i_88_n_0),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_rx_word_reg[12]_0 ),
        .I4(DIADI[4]),
        .I5(Q[33]),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'hBBBBBBAB888888A8)) 
    memory_reg_bram_8_i_33
       (.I0(\r_rx_word_reg[11]_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\r_ram_addr_reg[15] [0]),
        .I5(DIADI[3]),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'hFF01FE00FF03FC00)) 
    memory_reg_bram_8_i_34
       (.I0(memory_reg_bram_8_i_88_n_0),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_rx_word_reg[10]_0 ),
        .I4(DIADI[2]),
        .I5(Q[33]),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hFF01FE00FF03FC00)) 
    memory_reg_bram_8_i_35
       (.I0(memory_reg_bram_8_i_88_n_0),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_rx_word_reg[9]_0 ),
        .I4(DIADI[1]),
        .I5(Q[33]),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hFF01FE00FF03FC00)) 
    memory_reg_bram_8_i_36
       (.I0(memory_reg_bram_8_i_88_n_0),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_rx_word_reg[8]_0 ),
        .I4(DIADI[0]),
        .I5(Q[33]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_37
       (.I0(s_prog_ram_data[7]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_38
       (.I0(s_prog_ram_data[6]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_39
       (.I0(s_prog_ram_data[5]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_4
       (.I0(s_prog_ram_addr[9]),
        .I1(D[9]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_40
       (.I0(s_prog_ram_data[4]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_41
       (.I0(\r_rx_word_reg[31]_0 [3]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_42
       (.I0(\r_rx_word_reg[31]_0 [2]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_43
       (.I0(\r_rx_word_reg[31]_0 [1]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_44
       (.I0(\r_rx_word_reg[31]_0 [0]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_8_i_45
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13] ),
        .O(WEA[3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_8_i_46
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13] ),
        .O(WEA[2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_8_i_47
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13] ),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_8_i_48
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\r_ram_addr_reg[13] ),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    memory_reg_bram_8_i_49
       (.I0(D[13]),
        .I1(s_prog_ram_addr[13]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[14]),
        .I4(s_prog_ram_addr[14]),
        .O(memory_reg_bram_8_i_49_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_5
       (.I0(s_prog_ram_addr[8]),
        .I1(D[8]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [8]));
  LUT6 #(
    .INIT(64'hE0F020F0E0002000)) 
    memory_reg_bram_8_i_50
       (.I0(\r_rx_word_reg[15]_0 ),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(DIADI[7]),
        .I5(memory_reg_bram_8_i_91_n_0),
        .O(memory_reg_bram_8_i_50_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_51
       (.I0(Q[7]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_51_n_0));
  LUT6 #(
    .INIT(64'hC0C0A0A0F000A0A0)) 
    memory_reg_bram_8_i_52
       (.I0(memory_reg_bram_8_i_71_n_0),
        .I1(DIADI[6]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[14]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_52_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_53
       (.I0(Q[6]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_53_n_0));
  LUT6 #(
    .INIT(64'hA0A0C0C0F000C0C0)) 
    memory_reg_bram_8_i_54
       (.I0(DIADI[5]),
        .I1(memory_reg_bram_8_i_75_n_0),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[13]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_54_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_55
       (.I0(Q[5]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_55_n_0));
  LUT6 #(
    .INIT(64'hC0C0A0A0F000A0A0)) 
    memory_reg_bram_8_i_56
       (.I0(memory_reg_bram_8_i_77_n_0),
        .I1(DIADI[4]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[12]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_56_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_57
       (.I0(Q[4]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_57_n_0));
  LUT6 #(
    .INIT(64'hC0C0A0A0F000A0A0)) 
    memory_reg_bram_8_i_58
       (.I0(memory_reg_bram_8_i_79_n_0),
        .I1(DIADI[3]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[11]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_58_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_59
       (.I0(Q[3]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_59_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_6
       (.I0(s_prog_ram_addr[7]),
        .I1(D[7]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0C0F000C0C0)) 
    memory_reg_bram_8_i_60
       (.I0(DIADI[2]),
        .I1(memory_reg_bram_8_i_81_n_0),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[10]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_60_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_61
       (.I0(Q[2]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_61_n_0));
  LUT6 #(
    .INIT(64'hC0C0A0A0F000A0A0)) 
    memory_reg_bram_8_i_62
       (.I0(memory_reg_bram_8_i_83_n_0),
        .I1(DIADI[1]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[9]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_62_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_63
       (.I0(Q[1]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_63_n_0));
  LUT6 #(
    .INIT(64'hC0C0A0A0F000A0A0)) 
    memory_reg_bram_8_i_64
       (.I0(memory_reg_bram_8_i_85_n_0),
        .I1(DIADI[0]),
        .I2(memory_reg_bram_8_i_90_n_0),
        .I3(\r_rx_word_reg[8]_0 ),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_64_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_65
       (.I0(Q[0]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[34]),
        .O(memory_reg_bram_8_i_65_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    memory_reg_bram_8_i_66
       (.I0(Q[34]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .O(memory_reg_bram_8_i_66_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_67
       (.I0(\r_ram_addr_reg[0]_14 ),
        .I1(Q[32]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [0]));
  LUT3 #(
    .INIT(8'hFE)) 
    memory_reg_bram_8_i_68
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[33]),
        .O(memory_reg_bram_8_i_68_n_0));
  LUT6 #(
    .INIT(64'hFFFFA3000000A000)) 
    memory_reg_bram_8_i_69
       (.I0(DIADI[7]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(memory_reg_bram_8_i_87_n_0),
        .I4(\execute_to_memory_reg[173] ),
        .I5(memory_reg_bram_8_i_91_n_0),
        .O(memory_reg_bram_8_i_69_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_7
       (.I0(s_prog_ram_addr[6]),
        .I1(D[6]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [6]));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    memory_reg_bram_8_i_70
       (.I0(DIADI[6]),
        .I1(memory_reg_bram_8_i_88_n_0),
        .I2(Q[22]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(s_prog_ram_data[22]),
        .I5(memory_reg_bram_8_i_92_n_0),
        .O(memory_reg_bram_8_i_70_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_71
       (.I0(s_prog_ram_data[22]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[22]),
        .O(memory_reg_bram_8_i_71_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_bram_8_i_72
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[34]),
        .O(\execute_to_memory_reg[173] ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    memory_reg_bram_8_i_73
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(D[0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[33]),
        .I4(Q[34]),
        .O(memory_reg_bram_8_i_73_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_74
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[5]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[21]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(s_prog_ram_data[21]),
        .O(memory_reg_bram_8_i_74_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_75
       (.I0(s_prog_ram_data[21]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[21]),
        .O(memory_reg_bram_8_i_75_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_76
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[4]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[20]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(s_prog_ram_data[20]),
        .O(memory_reg_bram_8_i_76_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_77
       (.I0(s_prog_ram_data[20]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[20]),
        .O(memory_reg_bram_8_i_77_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_78
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[3]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[19]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [11]),
        .O(memory_reg_bram_8_i_78_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_79
       (.I0(\r_rx_word_reg[31]_0 [11]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[19]),
        .O(memory_reg_bram_8_i_79_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_8
       (.I0(s_prog_ram_addr[5]),
        .I1(D[5]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [5]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_80
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[2]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[18]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [10]),
        .O(memory_reg_bram_8_i_80_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_81
       (.I0(\r_rx_word_reg[31]_0 [10]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[18]),
        .O(memory_reg_bram_8_i_81_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_82
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[1]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[17]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [9]),
        .O(memory_reg_bram_8_i_82_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_83
       (.I0(\r_rx_word_reg[31]_0 [9]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[17]),
        .O(memory_reg_bram_8_i_83_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    memory_reg_bram_8_i_84
       (.I0(memory_reg_bram_8_i_92_n_0),
        .I1(DIADI[0]),
        .I2(memory_reg_bram_8_i_88_n_0),
        .I3(Q[16]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(\r_rx_word_reg[31]_0 [8]),
        .O(memory_reg_bram_8_i_84_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_85
       (.I0(\r_rx_word_reg[31]_0 [8]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[16]),
        .O(memory_reg_bram_8_i_85_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_86
       (.I0(s_prog_ram_addr[0]),
        .I1(D[0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    memory_reg_bram_8_i_87
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .O(memory_reg_bram_8_i_87_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    memory_reg_bram_8_i_88
       (.I0(Q[34]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(\r_ram_addr_reg[15] [0]),
        .O(memory_reg_bram_8_i_88_n_0));
  LUT5 #(
    .INIT(32'hA2AAA0A0)) 
    memory_reg_bram_8_i_89
       (.I0(\r_ram_addr_reg[28] ),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[33]),
        .I4(Q[36]),
        .O(memory_reg_bram_8_i_89_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_bram_8_i_9
       (.I0(s_prog_ram_addr[4]),
        .I1(D[4]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [4]));
  LUT3 #(
    .INIT(8'h02)) 
    memory_reg_bram_8_i_90
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(memory_reg_bram_8_i_90_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_8_i_91
       (.I0(s_prog_ram_data[23]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[23]),
        .O(memory_reg_bram_8_i_91_n_0));
  LUT5 #(
    .INIT(32'h00000A02)) 
    memory_reg_bram_8_i_92
       (.I0(Q[33]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(Q[34]),
        .O(memory_reg_bram_8_i_92_n_0));
  LUT6 #(
    .INIT(64'h00000000000AC0CA)) 
    memory_reg_bram_9_i_1
       (.I0(D[11]),
        .I1(s_prog_ram_addr[11]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[12]),
        .I4(s_prog_ram_addr[12]),
        .I5(memory_reg_bram_8_i_49_n_0),
        .O(\execute_to_memory_reg[140] ));
  LUT6 #(
    .INIT(64'h33E0000000000000)) 
    memory_reg_bram_9_i_3
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(memory_reg_bram_8_i_87_n_0),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140] ),
        .O(\r_ram_addr_reg[0] [3]));
  LUT6 #(
    .INIT(64'hBE0C000000000000)) 
    memory_reg_bram_9_i_4
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(memory_reg_bram_8_i_68_n_0),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140] ),
        .O(\r_ram_addr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h0F32000000000000)) 
    memory_reg_bram_9_i_5
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(memory_reg_bram_8_i_87_n_0),
        .I3(\execute_to_memory_reg[173] ),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140] ),
        .O(\r_ram_addr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hEEEF000000000000)) 
    memory_reg_bram_9_i_6
       (.I0(Q[34]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(memory_reg_bram_8_i_89_n_0),
        .I5(\execute_to_memory_reg[140] ),
        .O(\r_ram_addr_reg[0] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_mux_sel_0_i_1
       (.I0(s_prog_ram_addr[11]),
        .I1(D[11]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [11]));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_mux_sel_0_i_2
       (.I0(r_state[1]),
        .I1(r_state[0]),
        .I2(r_state[2]),
        .I3(\r_cksum[31]_i_5_n_0 ),
        .O(\FSM_sequential_r_state_reg[1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_mux_sel_1_i_1
       (.I0(s_prog_ram_addr[12]),
        .I1(D[12]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_mux_sel_2_i_1
       (.I0(s_prog_ram_addr[13]),
        .I1(D[13]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    memory_reg_mux_sel_3_i_1
       (.I0(s_prog_ram_addr[14]),
        .I1(D[14]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\r_ram_addr_reg[15] [14]));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[64]_i_1 
       (.I0(\memory_to_writeback[64]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[64]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [0]),
        .O(\execute_to_memory_reg[173]_0 [0]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[64]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [0]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[0]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[64]_i_3 
       (.I0(\memory_to_writeback[80]_i_5_n_0 ),
        .I1(p_15_in[0]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[0]),
        .O(\memory_to_writeback[64]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[65]_i_1 
       (.I0(\memory_to_writeback[65]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[65]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [1]),
        .O(\execute_to_memory_reg[173]_0 [1]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[65]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [1]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[1]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[65]_i_3 
       (.I0(\memory_to_writeback[81]_i_5_n_0 ),
        .I1(p_15_in[1]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[1]),
        .O(\memory_to_writeback[65]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[66]_i_1 
       (.I0(\memory_to_writeback[66]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[66]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [2]),
        .O(\execute_to_memory_reg[173]_0 [2]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[66]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [2]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[2]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[66]_i_3 
       (.I0(\memory_to_writeback[82]_i_5_n_0 ),
        .I1(p_15_in[2]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[2]),
        .O(\memory_to_writeback[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[67]_i_1 
       (.I0(\memory_to_writeback[67]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[67]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [3]),
        .O(\execute_to_memory_reg[173]_0 [3]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[67]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [3]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[3]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[67]_i_3 
       (.I0(\memory_to_writeback[83]_i_5_n_0 ),
        .I1(p_15_in[3]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[3]),
        .O(\memory_to_writeback[67]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[68]_i_1 
       (.I0(\memory_to_writeback[68]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[68]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [4]),
        .O(\execute_to_memory_reg[173]_0 [4]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[68]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [4]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[4]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[68]_i_3 
       (.I0(\memory_to_writeback[84]_i_5_n_0 ),
        .I1(p_15_in[4]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[4]),
        .O(\memory_to_writeback[68]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[69]_i_1 
       (.I0(\memory_to_writeback[69]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[69]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [5]),
        .O(\execute_to_memory_reg[173]_0 [5]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[69]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [5]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[5]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[69]_i_3 
       (.I0(\memory_to_writeback[85]_i_5_n_0 ),
        .I1(p_15_in[5]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[5]),
        .O(\memory_to_writeback[69]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFFF55750000)) 
    \memory_to_writeback[70]_i_1 
       (.I0(\memory_to_writeback[70]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\r_ram_addr_reg[15] [1]),
        .I3(\memory_to_writeback[70]_i_3_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [6]),
        .O(\execute_to_memory_reg[173]_0 [6]));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \memory_to_writeback[70]_i_2 
       (.I0(\memory_to_writeback_reg[78]_0 [6]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_12_in[6]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback[71]_i_2_n_0 ),
        .O(\memory_to_writeback[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20AA2AAA)) 
    \memory_to_writeback[70]_i_3 
       (.I0(\memory_to_writeback[86]_i_5_n_0 ),
        .I1(p_15_in[6]),
        .I2(\execute_to_memory_reg[172] ),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(p_12_in[6]),
        .O(\memory_to_writeback[70]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FFFFFF200000)) 
    \memory_to_writeback[71]_i_1 
       (.I0(\memory_to_writeback[71]_i_2_n_0 ),
        .I1(\r_ram_addr_reg[15] [1]),
        .I2(\memory_to_writeback_reg[71] ),
        .I3(\memory_to_writeback[71]_i_4_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [7]),
        .O(\execute_to_memory_reg[173]_0 [7]));
  LUT4 #(
    .INIT(16'hFF1F)) 
    \memory_to_writeback[71]_i_2 
       (.I0(Q[35]),
        .I1(Q[33]),
        .I2(Q[34]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .O(\memory_to_writeback[71]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A0A8AA0800080)) 
    \memory_to_writeback[71]_i_4 
       (.I0(\memory_to_writeback[71]_i_6_n_0 ),
        .I1(p_12_in[7]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(\execute_to_memory_reg[172] ),
        .I4(p_15_in[7]),
        .I5(p_14_in[7]),
        .O(\memory_to_writeback[71]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \memory_to_writeback[71]_i_6 
       (.I0(D[0]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(\memory_to_writeback[71]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0030AAAAAAAA)) 
    \memory_to_writeback[72]_i_1 
       (.I0(\memory_to_writeback_reg[78] [8]),
        .I1(\memory_to_writeback[72]_i_2_n_0 ),
        .I2(\memory_to_writeback[78]_i_3_n_0 ),
        .I3(\memory_to_writeback[72]_i_3_n_0 ),
        .I4(\memory_to_writeback[78]_i_5_n_0 ),
        .I5(\r_ram_addr_reg[28] ),
        .O(\execute_to_memory_reg[173]_0 [8]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[72]_i_2 
       (.I0(p_14_in[0]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[0]),
        .O(\memory_to_writeback[72]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[72]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [0]),
        .O(\memory_to_writeback[72]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \memory_to_writeback[73]_i_1 
       (.I0(\memory_to_writeback[73]_i_2_n_0 ),
        .I1(\memory_to_writeback[78]_i_3_n_0 ),
        .I2(\memory_to_writeback[73]_i_3_n_0 ),
        .I3(\memory_to_writeback[78]_i_5_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [9]),
        .O(\execute_to_memory_reg[173]_0 [9]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[73]_i_2 
       (.I0(p_14_in[1]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[1]),
        .O(\memory_to_writeback[73]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[73]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [1]),
        .O(\memory_to_writeback[73]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \memory_to_writeback[74]_i_1 
       (.I0(\memory_to_writeback[74]_i_2_n_0 ),
        .I1(\memory_to_writeback[78]_i_3_n_0 ),
        .I2(\memory_to_writeback[74]_i_3_n_0 ),
        .I3(\memory_to_writeback[78]_i_5_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [10]),
        .O(\execute_to_memory_reg[173]_0 [10]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[74]_i_2 
       (.I0(p_14_in[2]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[2]),
        .O(\memory_to_writeback[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[74]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [2]),
        .O(\memory_to_writeback[74]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \memory_to_writeback[75]_i_1 
       (.I0(\memory_to_writeback[75]_i_2_n_0 ),
        .I1(\memory_to_writeback[78]_i_3_n_0 ),
        .I2(\memory_to_writeback[75]_i_3_n_0 ),
        .I3(\memory_to_writeback[78]_i_5_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [11]),
        .O(\execute_to_memory_reg[173]_0 [11]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[75]_i_2 
       (.I0(p_14_in[3]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[3]),
        .O(\memory_to_writeback[75]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[75]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [3]),
        .O(\memory_to_writeback[75]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \memory_to_writeback[76]_i_1 
       (.I0(\memory_to_writeback[76]_i_2_n_0 ),
        .I1(\memory_to_writeback[78]_i_3_n_0 ),
        .I2(\memory_to_writeback[76]_i_3_n_0 ),
        .I3(\memory_to_writeback[78]_i_5_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [12]),
        .O(\execute_to_memory_reg[173]_0 [12]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[76]_i_2 
       (.I0(p_14_in[4]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[4]),
        .O(\memory_to_writeback[76]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[76]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [4]),
        .O(\memory_to_writeback[76]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCACACACACACAFACA)) 
    \memory_to_writeback[77]_i_1 
       (.I0(\memory_to_writeback_reg[78] [13]),
        .I1(\memory_to_writeback[78]_i_5_n_0 ),
        .I2(\r_ram_addr_reg[28] ),
        .I3(\memory_to_writeback[78]_i_3_n_0 ),
        .I4(\memory_to_writeback[77]_i_2_n_0 ),
        .I5(\memory_to_writeback[77]_i_3_n_0 ),
        .O(\execute_to_memory_reg[173]_0 [13]));
  LUT6 #(
    .INIT(64'h0004404433344344)) 
    \memory_to_writeback[77]_i_2 
       (.I0(p_14_in[5]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(p_15_in[5]),
        .O(\memory_to_writeback[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D090D090D09FFFF)) 
    \memory_to_writeback[77]_i_3 
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\memory_to_writeback[78]_i_7_n_0 ),
        .I5(\memory_to_writeback_reg[78]_0 [5]),
        .O(\memory_to_writeback[77]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \memory_to_writeback[78]_i_1 
       (.I0(\memory_to_writeback[78]_i_2_n_0 ),
        .I1(\memory_to_writeback[78]_i_3_n_0 ),
        .I2(\memory_to_writeback[78]_i_4_n_0 ),
        .I3(\memory_to_writeback[78]_i_5_n_0 ),
        .I4(\r_ram_addr_reg[28] ),
        .I5(\memory_to_writeback_reg[78] [14]),
        .O(\execute_to_memory_reg[173]_0 [14]));
  LUT3 #(
    .INIT(8'hCD)) 
    \memory_to_writeback[78]_i_10 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .O(\memory_to_writeback[78]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \memory_to_writeback[78]_i_11 
       (.I0(s_prog_ram_addr[27]),
        .I1(D[27]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(IOBUS_addr[28]));
  LUT5 #(
    .INIT(32'h00053035)) 
    \memory_to_writeback[78]_i_12 
       (.I0(D[26]),
        .I1(s_prog_ram_addr[26]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[25]),
        .I4(s_prog_ram_addr[25]),
        .O(\memory_to_writeback[78]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \memory_to_writeback[78]_i_13 
       (.I0(D[23]),
        .I1(s_prog_ram_addr[23]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[24]),
        .I4(s_prog_ram_addr[24]),
        .O(\memory_to_writeback[78]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1111FF1F1111F11F)) 
    \memory_to_writeback[78]_i_2 
       (.I0(\memory_to_writeback[78]_i_7_n_0 ),
        .I1(\memory_to_writeback_reg[78]_0 [6]),
        .I2(Q[33]),
        .I3(Q[34]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(Q[35]),
        .O(\memory_to_writeback[78]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h040FF4FF050FF5FF)) 
    \memory_to_writeback[78]_i_3 
       (.I0(Q[34]),
        .I1(Q[35]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[78]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0505053030053030)) 
    \memory_to_writeback[78]_i_4 
       (.I0(p_15_in[6]),
        .I1(p_14_in[6]),
        .I2(\r_ram_addr_reg[15] [0]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(D[0]),
        .I5(s_prog_ram_addr[0]),
        .O(\memory_to_writeback[78]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5554445444444444)) 
    \memory_to_writeback[78]_i_5 
       (.I0(\execute_to_memory_reg[173] ),
        .I1(\memory_to_writeback[78]_i_9_n_0 ),
        .I2(\memory_to_writeback_reg[71] ),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\memory_to_writeback_reg[87] ),
        .I5(\memory_to_writeback[78]_i_10_n_0 ),
        .O(\memory_to_writeback[78]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \memory_to_writeback[78]_i_6 
       (.I0(IOBUS_addr[28]),
        .I1(\memory_to_writeback[78]_i_12_n_0 ),
        .I2(\memory_to_writeback[78]_i_13_n_0 ),
        .I3(\ioIn_buffer[15]_i_10_n_0 ),
        .I4(IOBUS_addr[31]),
        .O(\r_ram_addr_reg[28] ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \memory_to_writeback[78]_i_7 
       (.I0(D[0]),
        .I1(s_prog_ram_addr[0]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[32]),
        .I4(\r_ram_addr_reg[0]_14 ),
        .O(\memory_to_writeback[78]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \memory_to_writeback[78]_i_9 
       (.I0(\r_ram_addr_reg[15] [1]),
        .I1(\r_ram_addr_reg[15] [0]),
        .I2(p_15_in[7]),
        .I3(Q[33]),
        .I4(\FSM_sequential_r_state_reg[1] ),
        .I5(Q[35]),
        .O(\memory_to_writeback[78]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55555555555DD5DD)) 
    \memory_to_writeback[79]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback_reg[79] ),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[0]),
        .I4(s_prog_ram_addr[0]),
        .I5(\memory_to_writeback[79]_i_5_n_0 ),
        .O(\execute_to_memory_reg[129] ));
  LUT4 #(
    .INIT(16'h0F0D)) 
    \memory_to_writeback[79]_i_5 
       (.I0(Q[34]),
        .I1(Q[35]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[33]),
        .O(\memory_to_writeback[79]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \memory_to_writeback[79]_i_7 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .O(\execute_to_memory_reg[172] ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[80]_i_1 
       (.I0(\memory_to_writeback[80]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[80]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[80] ),
        .O(\execute_to_memory_reg[173]_0 [15]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[80]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[0]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[80]_i_5_n_0 ),
        .O(\memory_to_writeback[80]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[80]_i_3 
       (.I0(p_14_in[0]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[80]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[80]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[0]),
        .O(\memory_to_writeback[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[81]_i_1 
       (.I0(\memory_to_writeback[81]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[81]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[81] ),
        .O(\execute_to_memory_reg[173]_0 [16]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[81]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[1]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[81]_i_5_n_0 ),
        .O(\memory_to_writeback[81]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[81]_i_3 
       (.I0(p_14_in[1]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[81]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[81]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[1]),
        .O(\memory_to_writeback[81]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[82]_i_1 
       (.I0(\memory_to_writeback[82]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[82]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[82] ),
        .O(\execute_to_memory_reg[173]_0 [17]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[82]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[2]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[82]_i_5_n_0 ),
        .O(\memory_to_writeback[82]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[82]_i_3 
       (.I0(p_14_in[2]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[82]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[82]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[2]),
        .O(\memory_to_writeback[82]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[83]_i_1 
       (.I0(\memory_to_writeback[83]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[83]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[83] ),
        .O(\execute_to_memory_reg[173]_0 [18]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[83]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[3]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[83]_i_5_n_0 ),
        .O(\memory_to_writeback[83]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[83]_i_3 
       (.I0(p_14_in[3]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[83]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[83]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[3]),
        .O(\memory_to_writeback[83]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[84]_i_1 
       (.I0(\memory_to_writeback[84]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[84]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[84] ),
        .O(\execute_to_memory_reg[173]_0 [19]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[84]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[4]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[84]_i_5_n_0 ),
        .O(\memory_to_writeback[84]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[84]_i_3 
       (.I0(p_14_in[4]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[84]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[84]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[4]),
        .O(\memory_to_writeback[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[85]_i_1 
       (.I0(\memory_to_writeback[85]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[85]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[85] ),
        .O(\execute_to_memory_reg[173]_0 [20]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[85]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[5]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[85]_i_5_n_0 ),
        .O(\memory_to_writeback[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[85]_i_3 
       (.I0(p_14_in[5]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[85]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[85]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[5]),
        .O(\memory_to_writeback[85]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[86]_i_1 
       (.I0(\memory_to_writeback[86]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[86]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[87]_0 ),
        .I5(\memory_to_writeback_reg[86] ),
        .O(\execute_to_memory_reg[173]_0 [21]));
  LUT5 #(
    .INIT(32'hD555DDDD)) 
    \memory_to_writeback[86]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(p_15_in[6]),
        .I3(\r_ram_addr_reg[15] [0]),
        .I4(\memory_to_writeback[86]_i_5_n_0 ),
        .O(\memory_to_writeback[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \memory_to_writeback[86]_i_3 
       (.I0(p_14_in[6]),
        .I1(Q[33]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(Q[35]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[86]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE4FF)) 
    \memory_to_writeback[86]_i_5 
       (.I0(\FSM_sequential_r_state_reg[1] ),
        .I1(Q[32]),
        .I2(\r_ram_addr_reg[0]_14 ),
        .I3(p_14_in[6]),
        .O(\memory_to_writeback[86]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBABBBBB)) 
    \memory_to_writeback[87]_i_1 
       (.I0(\memory_to_writeback[87]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback_reg[95] ),
        .I3(\memory_to_writeback_reg[87]_0 ),
        .I4(\memory_to_writeback[87]_i_4_n_0 ),
        .I5(\memory_to_writeback_reg[87]_1 ),
        .O(\execute_to_memory_reg[173]_0 [22]));
  LUT3 #(
    .INIT(8'hD5)) 
    \memory_to_writeback[87]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(\memory_to_writeback[87]_i_6_n_0 ),
        .I2(\memory_to_writeback_reg[87] ),
        .O(\memory_to_writeback[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \memory_to_writeback[87]_i_4 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(\r_ram_addr_reg[15] [0]),
        .I5(p_14_in[7]),
        .O(\memory_to_writeback[87]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3300330533003300)) 
    \memory_to_writeback[87]_i_6 
       (.I0(D[0]),
        .I1(s_prog_ram_addr[0]),
        .I2(Q[33]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(Q[35]),
        .I5(Q[34]),
        .O(\memory_to_writeback[87]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[88]_i_1 
       (.I0(\memory_to_writeback[88]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[88]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[88] ),
        .O(\execute_to_memory_reg[173]_0 [23]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[88]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[0]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[88]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[0]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[88]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[89]_i_1 
       (.I0(\memory_to_writeback[89]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[89]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[89] ),
        .O(\execute_to_memory_reg[173]_0 [24]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[89]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[1]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[89]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[89]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[90]_i_1 
       (.I0(\memory_to_writeback[90]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[90]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[90] ),
        .O(\execute_to_memory_reg[173]_0 [25]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[90]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[2]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[90]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[90]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[2]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[90]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[91]_i_1 
       (.I0(\memory_to_writeback[91]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[91]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[91] ),
        .O(\execute_to_memory_reg[173]_0 [26]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[91]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[3]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[91]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[3]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[91]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[92]_i_1 
       (.I0(\memory_to_writeback[92]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[92]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[92] ),
        .O(\execute_to_memory_reg[173]_0 [27]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[92]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[4]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[92]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[92]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[4]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[92]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[93]_i_1 
       (.I0(\memory_to_writeback[93]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[93]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[93] ),
        .O(\execute_to_memory_reg[173]_0 [28]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[93]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[5]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[93]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[93]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[5]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[93]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[94]_i_1 
       (.I0(\memory_to_writeback[94]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[94]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[94] ),
        .O(\execute_to_memory_reg[173]_0 [29]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[94]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[6]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[94]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[94]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[6]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[94]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBBABB)) 
    \memory_to_writeback[95]_i_1 
       (.I0(\memory_to_writeback[95]_i_2_n_0 ),
        .I1(\execute_to_memory_reg[173] ),
        .I2(\memory_to_writeback[95]_i_3_n_0 ),
        .I3(\memory_to_writeback_reg[95] ),
        .I4(\memory_to_writeback_reg[95]_0 ),
        .I5(\memory_to_writeback_reg[95]_1 ),
        .O(\execute_to_memory_reg[173]_0 [30]));
  LUT3 #(
    .INIT(8'h5D)) 
    \memory_to_writeback[95]_i_2 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(p_15_in[7]),
        .I2(\memory_to_writeback[95]_i_8_n_0 ),
        .O(\memory_to_writeback[95]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \memory_to_writeback[95]_i_3 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(\r_ram_addr_reg[15] [1]),
        .I4(p_15_in[7]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3233)) 
    \memory_to_writeback[95]_i_8 
       (.I0(Q[33]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[35]),
        .I3(Q[34]),
        .I4(\r_ram_addr_reg[15] [1]),
        .I5(\r_ram_addr_reg[15] [0]),
        .O(\memory_to_writeback[95]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \num_bytes_recvd[0]_i_1 
       (.I0(rx_byte_ready),
        .I1(num_bytes_recvd),
        .I2(\num_bytes_recvd_reg_n_0_[0] ),
        .O(\num_bytes_recvd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \num_bytes_recvd[1]_i_1 
       (.I0(\num_bytes_recvd_reg_n_0_[0] ),
        .I1(rx_byte_ready),
        .I2(num_bytes_recvd),
        .I3(\num_bytes_recvd_reg_n_0_[1] ),
        .O(\num_bytes_recvd[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_bytes_recvd_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\num_bytes_recvd[0]_i_1_n_0 ),
        .Q(\num_bytes_recvd_reg_n_0_[0] ),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \num_bytes_recvd_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\num_bytes_recvd[1]_i_1_n_0 ),
        .Q(\num_bytes_recvd_reg_n_0_[1] ),
        .R(s_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[10]_i_1 
       (.I0(s_prog_ram_data[10]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[10]),
        .O(\r_rx_word_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[11]_i_1 
       (.I0(s_prog_ram_data[11]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[11]),
        .O(\r_rx_word_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[12]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [4]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[12]),
        .O(\r_rx_word_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[13]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [5]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[13]),
        .O(\r_rx_word_reg[13]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[14]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [6]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[14]),
        .O(\r_rx_word_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \r_LEDS[15]_i_1 
       (.I0(\r_LEDS[15]_i_3_n_0 ),
        .I1(\r_LEDS[15]_i_4_n_0 ),
        .I2(\r_LEDS[15]_i_5_n_0 ),
        .I3(\r_LEDS[15]_i_6_n_0 ),
        .I4(\r_LEDS[15]_i_7_n_0 ),
        .I5(\r_LEDS[15]_i_8_n_0 ),
        .O(\execute_to_memory_reg[224] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5FF353)) 
    \r_LEDS[15]_i_10 
       (.I0(s_prog_ram_addr[23]),
        .I1(D[23]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[22]),
        .I4(D[22]),
        .I5(\ioIn_buffer[15]_i_8_n_0 ),
        .O(\r_LEDS[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFEFE)) 
    \r_LEDS[15]_i_11 
       (.I0(\r_LEDS[15]_i_16_n_0 ),
        .I1(\ioIn_buffer[15]_i_9_n_0 ),
        .I2(\ioIn_buffer[15]_i_10_n_0 ),
        .I3(s_prog_ram_addr[30]),
        .I4(D[30]),
        .I5(\FSM_sequential_r_state_reg[1] ),
        .O(\r_LEDS[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \r_LEDS[15]_i_12 
       (.I0(s_prog_ram_addr[15]),
        .I1(D[15]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .O(IOBUS_addr[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \r_LEDS[15]_i_13 
       (.I0(s_prog_ram_addr[3]),
        .I1(D[3]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(s_prog_ram_addr[5]),
        .I4(D[5]),
        .I5(\r_ram_addr_reg[15] [6]),
        .O(\r_LEDS[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \r_LEDS[15]_i_14 
       (.I0(\r_ram_addr_reg[15] [5]),
        .I1(\r_ram_addr_reg[15] [6]),
        .I2(\r_ram_addr_reg[15] [4]),
        .I3(\r_ram_addr_reg[15] [2]),
        .I4(\r_ram_addr_reg[15] [3]),
        .I5(\r_ram_addr_reg[2] ),
        .O(\r_LEDS[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h330F110F33051105)) 
    \r_LEDS[15]_i_15 
       (.I0(\r_ram_addr_reg[15] [10]),
        .I1(s_prog_ram_addr[12]),
        .I2(D[12]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(s_prog_ram_addr[11]),
        .I5(D[11]),
        .O(\r_LEDS[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hCACFFAFF)) 
    \r_LEDS[15]_i_16 
       (.I0(D[19]),
        .I1(s_prog_ram_addr[19]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[18]),
        .I4(s_prog_ram_addr[18]),
        .O(\r_LEDS[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[15]_i_2 
       (.I0(\r_rx_word_reg[31]_0 [7]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[15]),
        .O(\r_rx_word_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \r_LEDS[15]_i_3 
       (.I0(\r_ram_addr_reg[28] ),
        .I1(Q[36]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(\r_LEDS[15]_i_9_n_0 ),
        .I4(\r_LEDS[15]_i_10_n_0 ),
        .I5(\r_LEDS[15]_i_11_n_0 ),
        .O(\r_LEDS[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000501)) 
    \r_LEDS[15]_i_4 
       (.I0(\ioIn_buffer[31]_i_6_n_0 ),
        .I1(\r_ram_addr_reg[15] [13]),
        .I2(IOBUS_addr[16]),
        .I3(\r_ram_addr_reg[15] [14]),
        .I4(\r_LEDS[15]_i_13_n_0 ),
        .O(\r_LEDS[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_LEDS[15]_i_5 
       (.I0(\r_ram_addr_reg[15] [14]),
        .I1(\r_ram_addr_reg[15] [9]),
        .I2(\r_ram_addr_reg[15] [8]),
        .I3(\r_ram_addr_reg[15] [11]),
        .I4(\r_ram_addr_reg[15] [12]),
        .O(\r_LEDS[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5044FF4450)) 
    \r_LEDS[15]_i_6 
       (.I0(\r_ram_addr_reg[15] [0]),
        .I1(s_prog_ram_addr[17]),
        .I2(D[17]),
        .I3(\FSM_sequential_r_state_reg[1] ),
        .I4(D[0]),
        .I5(s_prog_ram_addr[0]),
        .O(\r_LEDS[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \r_LEDS[15]_i_7 
       (.I0(D[16]),
        .I1(s_prog_ram_addr[16]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[15]),
        .I4(s_prog_ram_addr[15]),
        .O(\r_LEDS[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0A020000)) 
    \r_LEDS[15]_i_8 
       (.I0(\r_LEDS[15]_i_14_n_0 ),
        .I1(\r_ram_addr_reg[15] [7]),
        .I2(\r_ram_addr_reg[15] [9]),
        .I3(\r_ram_addr_reg[15] [8]),
        .I4(\r_LEDS[15]_i_15_n_0 ),
        .O(\r_LEDS[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \r_LEDS[15]_i_9 
       (.I0(D[21]),
        .I1(s_prog_ram_addr[21]),
        .I2(\FSM_sequential_r_state_reg[1] ),
        .I3(D[20]),
        .I4(s_prog_ram_addr[20]),
        .O(\r_LEDS[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[8]_i_1 
       (.I0(s_prog_ram_data[8]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[8]),
        .O(\r_rx_word_reg[8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \r_LEDS[9]_i_1 
       (.I0(s_prog_ram_data[9]),
        .I1(\FSM_sequential_r_state_reg[1] ),
        .I2(Q[9]),
        .O(\r_rx_word_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \r_SSEG[15]_i_1 
       (.I0(\r_LEDS[15]_i_3_n_0 ),
        .I1(\r_LEDS[15]_i_4_n_0 ),
        .I2(\r_LEDS[15]_i_5_n_0 ),
        .I3(\r_LEDS[15]_i_6_n_0 ),
        .I4(\r_LEDS[15]_i_7_n_0 ),
        .I5(\r_LEDS[15]_i_8_n_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[0]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [0]),
        .I1(\r_cksum_reg[31] [0]),
        .O(\r_rx_word_reg[31]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[10]_i_1 
       (.I0(s_prog_ram_data[10]),
        .I1(\r_cksum_reg[31] [10]),
        .O(\r_rx_word_reg[31]_1 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[11]_i_1 
       (.I0(s_prog_ram_data[11]),
        .I1(\r_cksum_reg[31] [11]),
        .O(\r_rx_word_reg[31]_1 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[12]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [4]),
        .I1(\r_cksum_reg[31] [12]),
        .O(\r_rx_word_reg[31]_1 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[13]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [5]),
        .I1(\r_cksum_reg[31] [13]),
        .O(\r_rx_word_reg[31]_1 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[14]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [6]),
        .I1(\r_cksum_reg[31] [14]),
        .O(\r_rx_word_reg[31]_1 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[15]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [7]),
        .I1(\r_cksum_reg[31] [15]),
        .O(\r_rx_word_reg[31]_1 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[16]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [8]),
        .I1(\r_cksum_reg[31] [16]),
        .O(\r_rx_word_reg[31]_1 [16]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[17]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [9]),
        .I1(\r_cksum_reg[31] [17]),
        .O(\r_rx_word_reg[31]_1 [17]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[18]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [10]),
        .I1(\r_cksum_reg[31] [18]),
        .O(\r_rx_word_reg[31]_1 [18]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[19]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [11]),
        .I1(\r_cksum_reg[31] [19]),
        .O(\r_rx_word_reg[31]_1 [19]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[1]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [1]),
        .I1(\r_cksum_reg[31] [1]),
        .O(\r_rx_word_reg[31]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[20]_i_1 
       (.I0(s_prog_ram_data[20]),
        .I1(\r_cksum_reg[31] [20]),
        .O(\r_rx_word_reg[31]_1 [20]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[21]_i_1 
       (.I0(s_prog_ram_data[21]),
        .I1(\r_cksum_reg[31] [21]),
        .O(\r_rx_word_reg[31]_1 [21]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[22]_i_1 
       (.I0(s_prog_ram_data[22]),
        .I1(\r_cksum_reg[31] [22]),
        .O(\r_rx_word_reg[31]_1 [22]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[23]_i_1 
       (.I0(s_prog_ram_data[23]),
        .I1(\r_cksum_reg[31] [23]),
        .O(\r_rx_word_reg[31]_1 [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[24]_i_1 
       (.I0(s_prog_ram_data[24]),
        .I1(\r_cksum_reg[31] [24]),
        .O(\r_rx_word_reg[31]_1 [24]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[25]_i_1 
       (.I0(s_prog_ram_data[25]),
        .I1(\r_cksum_reg[31] [25]),
        .O(\r_rx_word_reg[31]_1 [25]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[26]_i_1 
       (.I0(s_prog_ram_data[26]),
        .I1(\r_cksum_reg[31] [26]),
        .O(\r_rx_word_reg[31]_1 [26]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[27]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [12]),
        .I1(\r_cksum_reg[31] [27]),
        .O(\r_rx_word_reg[31]_1 [27]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[28]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [13]),
        .I1(\r_cksum_reg[31] [28]),
        .O(\r_rx_word_reg[31]_1 [28]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[29]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [14]),
        .I1(\r_cksum_reg[31] [29]),
        .O(\r_rx_word_reg[31]_1 [29]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[2]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [2]),
        .I1(\r_cksum_reg[31] [2]),
        .O(\r_rx_word_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[30]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [15]),
        .I1(\r_cksum_reg[31] [30]),
        .O(\r_rx_word_reg[31]_1 [30]));
  LUT3 #(
    .INIT(8'h08)) 
    \r_cksum[31]_i_1 
       (.I0(\r_cksum[31]_i_4_n_0 ),
        .I1(s_prog_ram_data[9]),
        .I2(s_prog_ram_data[8]),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_cksum[31]_i_10 
       (.I0(\r_rx_word_reg[31]_0 [11]),
        .I1(s_prog_ram_data[11]),
        .I2(\r_rx_word_reg[31]_0 [12]),
        .I3(\r_rx_word_reg[31]_0 [10]),
        .O(\r_cksum[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \r_cksum[31]_i_11 
       (.I0(s_prog_ram_data[22]),
        .I1(\r_rx_word_reg[31]_0 [6]),
        .I2(s_prog_ram_data[20]),
        .I3(\r_rx_word_reg[31]_0 [4]),
        .O(\r_cksum[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \r_cksum[31]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .O(\FSM_sequential_r_state_reg[1]_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[31]_i_3 
       (.I0(\r_rx_word_reg[31]_0 [16]),
        .I1(\r_cksum_reg[31] [31]),
        .O(\r_rx_word_reg[31]_1 [31]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \r_cksum[31]_i_4 
       (.I0(\FSM_onehot_state[3]_i_8_n_0 ),
        .I1(\r_cksum[31]_i_6_n_0 ),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(r_state[1]),
        .O(\r_cksum[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \r_cksum[31]_i_5 
       (.I0(\FSM_sequential_r_state_reg[0]_0 ),
        .I1(rx_ready),
        .O(\r_cksum[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_cksum[31]_i_6 
       (.I0(\r_cksum[31]_i_7_n_0 ),
        .I1(\r_cksum[31]_i_8_n_0 ),
        .I2(\r_cksum[31]_i_9_n_0 ),
        .I3(\r_cksum[31]_i_10_n_0 ),
        .I4(\r_cksum[31]_i_11_n_0 ),
        .O(\r_cksum[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \r_cksum[31]_i_7 
       (.I0(s_prog_ram_data[25]),
        .I1(\r_rx_word_reg[31]_0 [9]),
        .I2(\r_rx_word_reg[31]_0 [14]),
        .I3(s_prog_ram_data[21]),
        .I4(\r_rx_word_reg[31]_0 [16]),
        .I5(s_prog_ram_data[23]),
        .O(\r_cksum[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \r_cksum[31]_i_8 
       (.I0(s_prog_ram_data[26]),
        .I1(\r_rx_word_reg[31]_0 [13]),
        .I2(\r_rx_word_reg[31]_0 [15]),
        .I3(\r_rx_word_reg[31]_0 [7]),
        .O(\r_cksum[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \r_cksum[31]_i_9 
       (.I0(s_prog_ram_data[24]),
        .I1(\r_rx_word_reg[31]_0 [8]),
        .I2(\r_rx_word_reg[31]_0 [5]),
        .I3(s_prog_ram_data[10]),
        .O(\r_cksum[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[3]_i_1 
       (.I0(\r_rx_word_reg[31]_0 [3]),
        .I1(\r_cksum_reg[31] [3]),
        .O(\r_rx_word_reg[31]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[4]_i_1 
       (.I0(s_prog_ram_data[4]),
        .I1(\r_cksum_reg[31] [4]),
        .O(\r_rx_word_reg[31]_1 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[5]_i_1 
       (.I0(s_prog_ram_data[5]),
        .I1(\r_cksum_reg[31] [5]),
        .O(\r_rx_word_reg[31]_1 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[6]_i_1 
       (.I0(s_prog_ram_data[6]),
        .I1(\r_cksum_reg[31] [6]),
        .O(\r_rx_word_reg[31]_1 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[7]_i_1 
       (.I0(s_prog_ram_data[7]),
        .I1(\r_cksum_reg[31] [7]),
        .O(\r_rx_word_reg[31]_1 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[8]_i_1 
       (.I0(s_prog_ram_data[8]),
        .I1(\r_cksum_reg[31] [8]),
        .O(\r_rx_word_reg[31]_1 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_cksum[9]_i_1 
       (.I0(s_prog_ram_data[9]),
        .I1(\r_cksum_reg[31] [9]),
        .O(\r_rx_word_reg[31]_1 [9]));
  LUT4 #(
    .INIT(16'hAA2E)) 
    r_mcu_reset_i_1
       (.I0(s_prog_mcu_reset),
        .I1(\r_cksum[31]_i_4_n_0 ),
        .I2(s_prog_ram_data[8]),
        .I3(s_prog_ram_data[9]),
        .O(r_mcu_reset_reg));
  LUT3 #(
    .INIT(8'h02)) 
    \r_ram_addr[0]_i_1 
       (.I0(r_state[0]),
        .I1(\r_cksum[31]_i_5_n_0 ),
        .I2(r_state[2]),
        .O(\FSM_sequential_r_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[0]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [0]),
        .I5(\r_ram_addr_reg[0]_14 ),
        .O(\FSM_sequential_r_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[13]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [8]),
        .I5(s_prog_ram_addr[15]),
        .O(\r_ram_addr[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[13]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [7]),
        .I5(s_prog_ram_addr[14]),
        .O(\r_ram_addr[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[13]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [6]),
        .I5(s_prog_ram_addr[13]),
        .O(\r_ram_addr[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[13]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [5]),
        .I5(s_prog_ram_addr[12]),
        .O(\r_ram_addr[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[17]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[20]),
        .I5(s_prog_ram_addr[19]),
        .O(\r_ram_addr[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[17]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [11]),
        .I5(s_prog_ram_addr[18]),
        .O(\r_ram_addr[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[17]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [10]),
        .I5(s_prog_ram_addr[17]),
        .O(\r_ram_addr[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[17]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [9]),
        .I5(s_prog_ram_addr[16]),
        .O(\r_ram_addr[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[1]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [2]),
        .I5(s_prog_ram_addr[1]),
        .O(\r_ram_addr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[1]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[4]),
        .I5(s_prog_ram_addr[3]),
        .O(\r_ram_addr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[1]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [3]),
        .I5(s_prog_ram_addr[2]),
        .O(\r_ram_addr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF0000FFEF)) 
    \r_ram_addr[1]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_addr[1]),
        .I5(\r_rx_word_reg[31]_0 [2]),
        .O(\r_ram_addr[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[1]_i_6 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [1]),
        .I5(s_prog_ram_addr[0]),
        .O(\r_ram_addr[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[21]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[24]),
        .I5(s_prog_ram_addr[23]),
        .O(\r_ram_addr[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[21]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[23]),
        .I5(s_prog_ram_addr[22]),
        .O(\r_ram_addr[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[21]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[22]),
        .I5(s_prog_ram_addr[21]),
        .O(\r_ram_addr[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[21]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[21]),
        .I5(s_prog_ram_addr[20]),
        .O(\r_ram_addr[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[25]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [13]),
        .I5(s_prog_ram_addr[27]),
        .O(\r_ram_addr[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[25]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [12]),
        .I5(s_prog_ram_addr[26]),
        .O(\r_ram_addr[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[25]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[26]),
        .I5(s_prog_ram_addr[25]),
        .O(\r_ram_addr[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[25]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[25]),
        .I5(s_prog_ram_addr[24]),
        .O(\r_ram_addr[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[29]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [16]),
        .I5(s_prog_ram_addr[30]),
        .O(\r_ram_addr[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[29]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [15]),
        .I5(s_prog_ram_addr[29]),
        .O(\r_ram_addr[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[29]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [14]),
        .I5(s_prog_ram_addr[28]),
        .O(\r_ram_addr[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[5]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[8]),
        .I5(s_prog_ram_addr[7]),
        .O(\r_ram_addr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[5]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[7]),
        .I5(s_prog_ram_addr[6]),
        .O(\r_ram_addr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[5]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[6]),
        .I5(s_prog_ram_addr[5]),
        .O(\r_ram_addr[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[5]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[5]),
        .I5(s_prog_ram_addr[4]),
        .O(\r_ram_addr[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[9]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(\r_rx_word_reg[31]_0 [4]),
        .I5(s_prog_ram_addr[11]),
        .O(\r_ram_addr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[9]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[11]),
        .I5(s_prog_ram_addr[10]),
        .O(\r_ram_addr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[9]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[10]),
        .I5(s_prog_ram_addr[9]),
        .O(\r_ram_addr[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    \r_ram_addr[9]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[0]),
        .I3(r_state[2]),
        .I4(s_prog_ram_data[9]),
        .I5(s_prog_ram_addr[8]),
        .O(\r_ram_addr[9]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[13]_i_1 
       (.CI(\r_ram_addr_reg[9]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[13]_i_1_n_0 ,\NLW_r_ram_addr_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_16 ),
        .S({\r_ram_addr[13]_i_2_n_0 ,\r_ram_addr[13]_i_3_n_0 ,\r_ram_addr[13]_i_4_n_0 ,\r_ram_addr[13]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[17]_i_1 
       (.CI(\r_ram_addr_reg[13]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[17]_i_1_n_0 ,\NLW_r_ram_addr_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_17 ),
        .S({\r_ram_addr[17]_i_2_n_0 ,\r_ram_addr[17]_i_3_n_0 ,\r_ram_addr[17]_i_4_n_0 ,\r_ram_addr[17]_i_5_n_0 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \r_ram_addr_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\r_ram_addr_reg[1]_i_1_n_0 ,\NLW_r_ram_addr_reg[1]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\r_ram_addr[1]_i_2_n_0 ,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_13 ),
        .S({\r_ram_addr[1]_i_3_n_0 ,\r_ram_addr[1]_i_4_n_0 ,\r_ram_addr[1]_i_5_n_0 ,\r_ram_addr[1]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[21]_i_1 
       (.CI(\r_ram_addr_reg[17]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[21]_i_1_n_0 ,\NLW_r_ram_addr_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_18 ),
        .S({\r_ram_addr[21]_i_2_n_0 ,\r_ram_addr[21]_i_3_n_0 ,\r_ram_addr[21]_i_4_n_0 ,\r_ram_addr[21]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[25]_i_1 
       (.CI(\r_ram_addr_reg[21]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[25]_i_1_n_0 ,\NLW_r_ram_addr_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_19 ),
        .S({\r_ram_addr[25]_i_2_n_0 ,\r_ram_addr[25]_i_3_n_0 ,\r_ram_addr[25]_i_4_n_0 ,\r_ram_addr[25]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[29]_i_1 
       (.CI(\r_ram_addr_reg[25]_i_1_n_0 ),
        .CO(\NLW_r_ram_addr_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_ram_addr_reg[29]_i_1_O_UNCONNECTED [3],\FSM_sequential_r_state_reg[1]_20 }),
        .S({1'b0,\r_ram_addr[29]_i_2_n_0 ,\r_ram_addr[29]_i_3_n_0 ,\r_ram_addr[29]_i_4_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[5]_i_1 
       (.CI(\r_ram_addr_reg[1]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[5]_i_1_n_0 ,\NLW_r_ram_addr_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_14 ),
        .S({\r_ram_addr[5]_i_2_n_0 ,\r_ram_addr[5]_i_3_n_0 ,\r_ram_addr[5]_i_4_n_0 ,\r_ram_addr[5]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_ram_addr_reg[9]_i_1 
       (.CI(\r_ram_addr_reg[5]_i_1_n_0 ),
        .CO({\r_ram_addr_reg[9]_i_1_n_0 ,\NLW_r_ram_addr_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\FSM_sequential_r_state_reg[1]_15 ),
        .S({\r_ram_addr[9]_i_2_n_0 ,\r_ram_addr[9]_i_3_n_0 ,\r_ram_addr[9]_i_4_n_0 ,\r_ram_addr[9]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[0] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[0]),
        .Q(r_rx_bytes[0]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[10] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[2]),
        .Q(r_rx_bytes[10]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[11] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[3]),
        .Q(r_rx_bytes[11]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[12] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[4]),
        .Q(r_rx_bytes[12]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[13] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[5]),
        .Q(r_rx_bytes[13]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[14] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[6]),
        .Q(r_rx_bytes[14]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[15] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[7]),
        .Q(r_rx_bytes[15]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[16] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[8]),
        .Q(r_rx_bytes[16]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[17] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[9]),
        .Q(r_rx_bytes[17]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[18] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[10]),
        .Q(r_rx_bytes[18]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[19] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[11]),
        .Q(r_rx_bytes[19]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[1] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[1]),
        .Q(r_rx_bytes[1]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[20] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[12]),
        .Q(r_rx_bytes[20]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[21] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[13]),
        .Q(r_rx_bytes[21]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[22] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[14]),
        .Q(r_rx_bytes[22]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[23] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[15]),
        .Q(r_rx_bytes[23]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[2] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[2]),
        .Q(r_rx_bytes[2]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[3] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[3]),
        .Q(r_rx_bytes[3]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[4] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[4]),
        .Q(r_rx_bytes[4]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[5] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[5]),
        .Q(r_rx_bytes[5]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[6] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[6]),
        .Q(r_rx_bytes[6]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[7] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_Rx_Byte[7]),
        .Q(r_rx_bytes[7]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[8] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[0]),
        .Q(r_rx_bytes[8]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_bytes_reg[9] 
       (.C(sclk_BUFG),
        .CE(r_rx_bytes_0),
        .D(r_rx_bytes[1]),
        .Q(r_rx_bytes[9]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[0] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[0]),
        .Q(\r_rx_word_reg[31]_0 [0]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[10] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[2]),
        .Q(s_prog_ram_data[10]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[11] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[3]),
        .Q(s_prog_ram_data[11]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[12] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[4]),
        .Q(\r_rx_word_reg[31]_0 [4]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[13] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[5]),
        .Q(\r_rx_word_reg[31]_0 [5]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[14] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[6]),
        .Q(\r_rx_word_reg[31]_0 [6]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[15] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[7]),
        .Q(\r_rx_word_reg[31]_0 [7]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[16] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[8]),
        .Q(\r_rx_word_reg[31]_0 [8]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[17] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[9]),
        .Q(\r_rx_word_reg[31]_0 [9]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[18] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[10]),
        .Q(\r_rx_word_reg[31]_0 [10]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[19] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[11]),
        .Q(\r_rx_word_reg[31]_0 [11]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[1] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[1]),
        .Q(\r_rx_word_reg[31]_0 [1]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[20] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[12]),
        .Q(s_prog_ram_data[20]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[21] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[13]),
        .Q(s_prog_ram_data[21]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[22] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[14]),
        .Q(s_prog_ram_data[22]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[23] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[15]),
        .Q(s_prog_ram_data[23]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[24] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[16]),
        .Q(s_prog_ram_data[24]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[25] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[17]),
        .Q(s_prog_ram_data[25]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[26] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[18]),
        .Q(s_prog_ram_data[26]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[27] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[19]),
        .Q(\r_rx_word_reg[31]_0 [12]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[28] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[20]),
        .Q(\r_rx_word_reg[31]_0 [13]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[29] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[21]),
        .Q(\r_rx_word_reg[31]_0 [14]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[2] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[2]),
        .Q(\r_rx_word_reg[31]_0 [2]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[30] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[22]),
        .Q(\r_rx_word_reg[31]_0 [15]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[31] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[23]),
        .Q(\r_rx_word_reg[31]_0 [16]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[3] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[3]),
        .Q(\r_rx_word_reg[31]_0 [3]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[4] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[4]),
        .Q(s_prog_ram_data[4]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[5] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[5]),
        .Q(s_prog_ram_data[5]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[6] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[6]),
        .Q(s_prog_ram_data[6]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[7] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_Rx_Byte[7]),
        .Q(s_prog_ram_data[7]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[8] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[0]),
        .Q(s_prog_ram_data[8]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_rx_word_reg[9] 
       (.C(sclk_BUFG),
        .CE(r_rx_word),
        .D(r_rx_bytes[1]),
        .Q(s_prog_ram_data[9]),
        .R(s_reset));
  LUT5 #(
    .INIT(32'hCCCFEEEF)) 
    \r_timeout_counter[24]_i_1 
       (.I0(rx_ready),
        .I1(r_state[2]),
        .I2(r_state[0]),
        .I3(r_state[1]),
        .I4(\r_timeout_counter_reg[24] ),
        .O(FSM_sequential_state_reg_0));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[10]_i_2 
       (.I0(\r_cksum_reg[31] [10]),
        .I1(s_prog_ram_data[10]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[10] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[11]_i_2 
       (.I0(\r_cksum_reg[31] [11]),
        .I1(s_prog_ram_data[11]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[11] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[20]_i_2 
       (.I0(\r_cksum_reg[31] [20]),
        .I1(s_prog_ram_data[20]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[20] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[21]_i_2 
       (.I0(\r_cksum_reg[31] [21]),
        .I1(s_prog_ram_data[21]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[21] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[22]_i_2 
       (.I0(\r_cksum_reg[31] [22]),
        .I1(s_prog_ram_data[22]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[22] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[23]_i_2 
       (.I0(\r_cksum_reg[31] [23]),
        .I1(s_prog_ram_data[23]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[23] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[24]_i_2 
       (.I0(\r_cksum_reg[31] [24]),
        .I1(s_prog_ram_data[24]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[24] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[25]_i_2 
       (.I0(\r_cksum_reg[31] [25]),
        .I1(s_prog_ram_data[25]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[25] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[26]_i_2 
       (.I0(\r_cksum_reg[31] [26]),
        .I1(s_prog_ram_data[26]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[26] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[4]_i_1 
       (.I0(\r_cksum_reg[31] [4]),
        .I1(s_prog_ram_data[4]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[7] [0]));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[5]_i_1 
       (.I0(\r_cksum_reg[31] [5]),
        .I1(s_prog_ram_data[5]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[6]_i_1 
       (.I0(\r_cksum_reg[31] [6]),
        .I1(s_prog_ram_data[6]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[7] [2]));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[7]_i_1 
       (.I0(\r_cksum_reg[31] [7]),
        .I1(s_prog_ram_data[7]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[7] [3]));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[8]_i_2 
       (.I0(\r_cksum_reg[31] [8]),
        .I1(s_prog_ram_data[8]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[8] ));
  LUT6 #(
    .INIT(64'hCACCC0CC00000000)) 
    \r_tx_word[9]_i_2 
       (.I0(\r_cksum_reg[31] [9]),
        .I1(s_prog_ram_data[9]),
        .I2(r_state[1]),
        .I3(r_state[2]),
        .I4(r_state[0]),
        .I5(\r_tx_word_reg[7] ),
        .O(\r_cksum_reg[9] ));
  LUT3 #(
    .INIT(8'h02)) 
    \r_words_remain[0]_i_1 
       (.I0(r_state[1]),
        .I1(\r_cksum[31]_i_5_n_0 ),
        .I2(r_state[2]),
        .O(\FSM_sequential_r_state_reg[1]_4 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \r_words_remain[0]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .O(\r_words_remain[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[0]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [3]),
        .I5(r_words_remain_reg[3]),
        .O(\r_words_remain[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[0]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [2]),
        .I5(r_words_remain_reg[2]),
        .O(\r_words_remain[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[0]_i_6 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [1]),
        .I5(r_words_remain_reg[1]),
        .O(\r_words_remain[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[0]_i_7 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [0]),
        .I5(r_words_remain_reg[0]),
        .O(\r_words_remain[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[12]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [7]),
        .I5(r_words_remain_reg[15]),
        .O(\r_words_remain[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[12]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [6]),
        .I5(r_words_remain_reg[14]),
        .O(\r_words_remain[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[12]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [5]),
        .I5(r_words_remain_reg[13]),
        .O(\r_words_remain[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[12]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [4]),
        .I5(r_words_remain_reg[12]),
        .O(\r_words_remain[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[16]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [11]),
        .I5(r_words_remain_reg[19]),
        .O(\r_words_remain[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[16]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [10]),
        .I5(r_words_remain_reg[18]),
        .O(\r_words_remain[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[16]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [9]),
        .I5(r_words_remain_reg[17]),
        .O(\r_words_remain[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[16]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [8]),
        .I5(r_words_remain_reg[16]),
        .O(\r_words_remain[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[20]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[23]),
        .I5(r_words_remain_reg[23]),
        .O(\r_words_remain[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[20]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[22]),
        .I5(r_words_remain_reg[22]),
        .O(\r_words_remain[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[20]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[21]),
        .I5(r_words_remain_reg[21]),
        .O(\r_words_remain[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[20]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[20]),
        .I5(r_words_remain_reg[20]),
        .O(\r_words_remain[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[24]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [12]),
        .I5(r_words_remain_reg[27]),
        .O(\r_words_remain[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[24]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[26]),
        .I5(r_words_remain_reg[26]),
        .O(\r_words_remain[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[24]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[25]),
        .I5(r_words_remain_reg[25]),
        .O(\r_words_remain[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[24]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[24]),
        .I5(r_words_remain_reg[24]),
        .O(\r_words_remain[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[28]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [16]),
        .I5(r_words_remain_reg[31]),
        .O(\r_words_remain[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[28]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [15]),
        .I5(r_words_remain_reg[30]),
        .O(\r_words_remain[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[28]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [14]),
        .I5(r_words_remain_reg[29]),
        .O(\r_words_remain[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[28]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(\r_rx_word_reg[31]_0 [13]),
        .I5(r_words_remain_reg[28]),
        .O(\r_words_remain[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[4]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[7]),
        .I5(r_words_remain_reg[7]),
        .O(\r_words_remain[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[4]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[6]),
        .I5(r_words_remain_reg[6]),
        .O(\r_words_remain[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[4]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[5]),
        .I5(r_words_remain_reg[5]),
        .O(\r_words_remain[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[4]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[4]),
        .I5(r_words_remain_reg[4]),
        .O(\r_words_remain[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[8]_i_2 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[11]),
        .I5(r_words_remain_reg[11]),
        .O(\r_words_remain[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[8]_i_3 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[10]),
        .I5(r_words_remain_reg[10]),
        .O(\r_words_remain[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[8]_i_4 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[9]),
        .I5(r_words_remain_reg[9]),
        .O(\r_words_remain[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFB)) 
    \r_words_remain[8]_i_5 
       (.I0(\r_cksum[31]_i_5_n_0 ),
        .I1(r_state[1]),
        .I2(r_state[2]),
        .I3(r_state[0]),
        .I4(s_prog_ram_data[8]),
        .I5(r_words_remain_reg[8]),
        .O(\r_words_remain[8]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\r_words_remain_reg[0]_i_2_n_0 ,\NLW_r_words_remain_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(O),
        .S({\r_words_remain[0]_i_4_n_0 ,\r_words_remain[0]_i_5_n_0 ,\r_words_remain[0]_i_6_n_0 ,\r_words_remain[0]_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[12]_i_1 
       (.CI(\r_words_remain_reg[8]_i_1_n_0 ),
        .CO({\r_words_remain_reg[12]_i_1_n_0 ,\NLW_r_words_remain_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_8 ),
        .S({\r_words_remain[12]_i_2_n_0 ,\r_words_remain[12]_i_3_n_0 ,\r_words_remain[12]_i_4_n_0 ,\r_words_remain[12]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[16]_i_1 
       (.CI(\r_words_remain_reg[12]_i_1_n_0 ),
        .CO({\r_words_remain_reg[16]_i_1_n_0 ,\NLW_r_words_remain_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_9 ),
        .S({\r_words_remain[16]_i_2_n_0 ,\r_words_remain[16]_i_3_n_0 ,\r_words_remain[16]_i_4_n_0 ,\r_words_remain[16]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[20]_i_1 
       (.CI(\r_words_remain_reg[16]_i_1_n_0 ),
        .CO({\r_words_remain_reg[20]_i_1_n_0 ,\NLW_r_words_remain_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_10 ),
        .S({\r_words_remain[20]_i_2_n_0 ,\r_words_remain[20]_i_3_n_0 ,\r_words_remain[20]_i_4_n_0 ,\r_words_remain[20]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[24]_i_1 
       (.CI(\r_words_remain_reg[20]_i_1_n_0 ),
        .CO({\r_words_remain_reg[24]_i_1_n_0 ,\NLW_r_words_remain_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_11 ),
        .S({\r_words_remain[24]_i_2_n_0 ,\r_words_remain[24]_i_3_n_0 ,\r_words_remain[24]_i_4_n_0 ,\r_words_remain[24]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[28]_i_1 
       (.CI(\r_words_remain_reg[24]_i_1_n_0 ),
        .CO(\NLW_r_words_remain_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_12 ),
        .S({\r_words_remain[28]_i_2_n_0 ,\r_words_remain[28]_i_3_n_0 ,\r_words_remain[28]_i_4_n_0 ,\r_words_remain[28]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[4]_i_1 
       (.CI(\r_words_remain_reg[0]_i_2_n_0 ),
        .CO({\r_words_remain_reg[4]_i_1_n_0 ,\NLW_r_words_remain_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_6 ),
        .S({\r_words_remain[4]_i_2_n_0 ,\r_words_remain[4]_i_3_n_0 ,\r_words_remain[4]_i_4_n_0 ,\r_words_remain[4]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \r_words_remain_reg[8]_i_1 
       (.CI(\r_words_remain_reg[4]_i_1_n_0 ),
        .CO({\r_words_remain_reg[8]_i_1_n_0 ,\NLW_r_words_remain_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 ,\r_words_remain[0]_i_3_n_0 }),
        .O(\FSM_sequential_r_state_reg[1]_7 ),
        .S({\r_words_remain[8]_i_2_n_0 ,\r_words_remain[8]_i_3_n_0 ,\r_words_remain[8]_i_4_n_0 ,\r_words_remain[8]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timeout_counter[0]_i_10 
       (.I0(sel0[16]),
        .I1(sel0[22]),
        .I2(sel0[13]),
        .I3(sel0[21]),
        .I4(\timeout_counter[0]_i_12_n_0 ),
        .O(\timeout_counter[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \timeout_counter[0]_i_11 
       (.I0(sel0[5]),
        .I1(sel0[20]),
        .I2(sel0[14]),
        .I3(sel0[23]),
        .I4(\timeout_counter[0]_i_13_n_0 ),
        .O(\timeout_counter[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \timeout_counter[0]_i_12 
       (.I0(sel0[1]),
        .I1(sel0[18]),
        .I2(sel0[19]),
        .I3(sel0[4]),
        .O(\timeout_counter[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timeout_counter[0]_i_13 
       (.I0(sel0[6]),
        .I1(sel0[8]),
        .I2(sel0[3]),
        .I3(sel0[17]),
        .O(\timeout_counter[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \timeout_counter[0]_i_3 
       (.I0(sel0[9]),
        .I1(sel0[7]),
        .I2(sel0[10]),
        .O(\timeout_counter[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \timeout_counter[0]_i_4 
       (.I0(\timeout_counter[0]_i_10_n_0 ),
        .I1(\timeout_counter[0]_i_11_n_0 ),
        .I2(sel0[11]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(\timeout_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[0] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_8),
        .Q(sel0[0]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[10] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_14),
        .Q(sel0[10]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[11] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_13),
        .Q(sel0[11]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[12] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_20),
        .Q(sel0[12]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[13] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_19),
        .Q(sel0[13]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[14] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_18),
        .Q(sel0[14]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[15] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_17),
        .Q(sel0[15]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[16] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_24),
        .Q(sel0[16]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[17] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_23),
        .Q(sel0[17]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[18] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_22),
        .Q(sel0[18]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[19] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_21),
        .Q(sel0[19]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[1] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_7),
        .Q(sel0[1]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[20] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_28),
        .Q(sel0[20]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[21] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_27),
        .Q(sel0[21]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[22] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_26),
        .Q(sel0[22]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[23] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_25),
        .Q(sel0[23]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[2] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_6),
        .Q(sel0[2]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[3] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_5),
        .Q(sel0[3]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[4] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_12),
        .Q(sel0[4]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[5] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_11),
        .Q(sel0[5]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[6] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_10),
        .Q(sel0[6]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[7] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_9),
        .Q(sel0[7]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[8] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_16),
        .Q(sel0[8]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[9] 
       (.C(sclk_BUFG),
        .CE(uart_rx_n_1),
        .D(uart_rx_n_15),
        .Q(sel0[9]),
        .R(s_reset));
  uart_rx uart_rx
       (.D(r_Rx_Byte),
        .E(r_rx_word),
        .FSM_sequential_state_reg(uart_rx_n_1),
        .FSM_sequential_state_reg_0(uart_rx_n_29),
        .O({uart_rx_n_5,uart_rx_n_6,uart_rx_n_7,uart_rx_n_8}),
        .num_bytes_recvd(num_bytes_recvd),
        .r_Rx_DV_reg_0(r_rx_bytes_0),
        .\r_rx_word_reg[0] (\num_bytes_recvd_reg_n_0_[0] ),
        .\r_rx_word_reg[0]_0 (\num_bytes_recvd_reg_n_0_[1] ),
        .rx_byte_ready(rx_byte_ready),
        .rx_ready(rx_ready),
        .s_reset(s_reset),
        .sclk_BUFG(sclk_BUFG),
        .sel0(sel0),
        .srx(srx),
        .\timeout_counter_reg[11] ({uart_rx_n_13,uart_rx_n_14,uart_rx_n_15,uart_rx_n_16}),
        .\timeout_counter_reg[15] ({uart_rx_n_17,uart_rx_n_18,uart_rx_n_19,uart_rx_n_20}),
        .\timeout_counter_reg[19] ({uart_rx_n_21,uart_rx_n_22,uart_rx_n_23,uart_rx_n_24}),
        .\timeout_counter_reg[23] ({uart_rx_n_25,uart_rx_n_26,uart_rx_n_27,uart_rx_n_28}),
        .\timeout_counter_reg[23]_0 (\timeout_counter[0]_i_3_n_0 ),
        .\timeout_counter_reg[23]_1 (\timeout_counter[0]_i_4_n_0 ),
        .\timeout_counter_reg[7] ({uart_rx_n_9,uart_rx_n_10,uart_rx_n_11,uart_rx_n_12}));
endmodule

module uart_tx
   (stx,
    r_Tx_Active_reg_0,
    r_Tx_Active_reg_1,
    E,
    \sending_byte_num_reg[0] ,
    sclk_BUFG,
    \sending_byte_num_reg[1] ,
    Q,
    \r_tx_word_reg[0] ,
    \r_tx_word_reg[0]_0 ,
    \r_Tx_Data_reg[7]_0 );
  output stx;
  output r_Tx_Active_reg_0;
  output r_Tx_Active_reg_1;
  output [0:0]E;
  output [0:0]\sending_byte_num_reg[0] ;
  input sclk_BUFG;
  input \sending_byte_num_reg[1] ;
  input [2:0]Q;
  input \r_tx_word_reg[0] ;
  input \r_tx_word_reg[0]_0 ;
  input [7:0]\r_Tx_Data_reg[7]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_r_SM_Main[0]_i_2_n_0 ;
  wire \FSM_sequential_r_SM_Main[1]_i_1_n_0 ;
  wire \FSM_sequential_r_SM_Main[2]_i_2_n_0 ;
  wire \FSM_sequential_r_SM_Main[2]_i_3_n_0 ;
  wire [2:0]Q;
  wire o_Tx_Serial_i_1_n_0;
  wire o_Tx_Serial_i_2_n_0;
  wire o_Tx_Serial_i_3_n_0;
  wire o_Tx_Serial_i_4_n_0;
  wire r_Bit_Index;
  wire \r_Bit_Index[0]_i_1_n_0 ;
  wire \r_Bit_Index[1]_i_1_n_0 ;
  wire \r_Bit_Index[2]_i_1_n_0 ;
  wire \r_Bit_Index_reg_n_0_[0] ;
  wire \r_Bit_Index_reg_n_0_[1] ;
  wire \r_Bit_Index_reg_n_0_[2] ;
  wire [5:0]r_Clock_Count;
  wire r_Clock_Count0;
  wire \r_Clock_Count[5]_i_2__0_n_0 ;
  wire \r_Clock_Count[6]_i_1__0_n_0 ;
  wire \r_Clock_Count[7]_i_1__0_n_0 ;
  wire \r_Clock_Count[8]_i_2__0_n_0 ;
  wire \r_Clock_Count[8]_i_3__0_n_0 ;
  wire \r_Clock_Count[8]_i_4__0_n_0 ;
  wire [8:0]r_Clock_Count_reg;
  wire [2:0]r_SM_Main;
  wire [2:0]r_SM_Main__0;
  wire r_Tx_Active;
  wire r_Tx_Active_i_1_n_0;
  wire r_Tx_Active_reg_0;
  wire r_Tx_Active_reg_1;
  wire [7:0]r_Tx_Data;
  wire r_Tx_Data_0;
  wire [7:0]\r_Tx_Data_reg[7]_0 ;
  wire \r_tx_word_reg[0] ;
  wire \r_tx_word_reg[0]_0 ;
  wire sclk_BUFG;
  wire [0:0]\sending_byte_num_reg[0] ;
  wire \sending_byte_num_reg[1] ;
  wire stx;

  LUT5 #(
    .INIT(32'hFFFFAAFE)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\sending_byte_num_reg[1] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(r_Tx_Active),
        .I4(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000004FFF44)) 
    \FSM_sequential_r_SM_Main[0]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(Q[1]),
        .I2(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ),
        .I3(r_SM_Main[0]),
        .I4(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I5(r_SM_Main[2]),
        .O(r_SM_Main__0[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_r_SM_Main[0]_i_2 
       (.I0(\r_Bit_Index_reg_n_0_[2] ),
        .I1(\r_Bit_Index_reg_n_0_[1] ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(r_SM_Main[1]),
        .O(\FSM_sequential_r_SM_Main[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \FSM_sequential_r_SM_Main[1]_i_1 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[0]),
        .I2(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I3(r_SM_Main[1]),
        .O(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_sequential_r_SM_Main[2]_i_1 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[2]),
        .O(r_SM_Main__0[2]));
  LUT4 #(
    .INIT(16'hB000)) 
    \FSM_sequential_r_SM_Main[2]_i_2 
       (.I0(r_Clock_Count_reg[6]),
        .I1(\FSM_sequential_r_SM_Main[2]_i_3_n_0 ),
        .I2(r_Clock_Count_reg[8]),
        .I3(r_Clock_Count_reg[7]),
        .O(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h777777777777777F)) 
    \FSM_sequential_r_SM_Main[2]_i_3 
       (.I0(r_Clock_Count_reg[5]),
        .I1(r_Clock_Count_reg[4]),
        .I2(r_Clock_Count_reg[0]),
        .I3(r_Clock_Count_reg[1]),
        .I4(r_Clock_Count_reg[2]),
        .I5(r_Clock_Count_reg[3]),
        .O(\FSM_sequential_r_SM_Main[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(r_SM_Main__0[0]),
        .Q(r_SM_Main[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_r_SM_Main[1]_i_1_n_0 ),
        .Q(r_SM_Main[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "s_IDLE:000,s_TX_START_BIT:001,s_TX_DATA_BITS:010,s_CLEANUP:100,s_TX_STOP_BIT:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_SM_Main_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(r_SM_Main__0[2]),
        .Q(r_SM_Main[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    o_Tx_Serial_i_1
       (.I0(r_SM_Main[2]),
        .O(o_Tx_Serial_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFB800FF)) 
    o_Tx_Serial_i_2
       (.I0(o_Tx_Serial_i_3_n_0),
        .I1(\r_Bit_Index_reg_n_0_[2] ),
        .I2(o_Tx_Serial_i_4_n_0),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[1]),
        .O(o_Tx_Serial_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_Tx_Serial_i_3
       (.I0(r_Tx_Data[7]),
        .I1(r_Tx_Data[6]),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(r_Tx_Data[5]),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(r_Tx_Data[4]),
        .O(o_Tx_Serial_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_Tx_Serial_i_4
       (.I0(r_Tx_Data[3]),
        .I1(r_Tx_Data[2]),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(r_Tx_Data[1]),
        .I4(\r_Bit_Index_reg_n_0_[0] ),
        .I5(r_Tx_Data[0]),
        .O(o_Tx_Serial_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_Tx_Serial_reg
       (.C(sclk_BUFG),
        .CE(o_Tx_Serial_i_1_n_0),
        .D(o_Tx_Serial_i_2_n_0),
        .Q(stx),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAA6AAA0)) 
    \r_Bit_Index[0]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[0] ),
        .I1(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I2(r_SM_Main[2]),
        .I3(r_SM_Main[0]),
        .I4(r_SM_Main[1]),
        .O(\r_Bit_Index[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA6AAAAAAA00)) 
    \r_Bit_Index[1]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[1] ),
        .I1(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I2(\r_Bit_Index_reg_n_0_[0] ),
        .I3(r_SM_Main[2]),
        .I4(r_SM_Main[0]),
        .I5(r_SM_Main[1]),
        .O(\r_Bit_Index[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \r_Bit_Index[2]_i_1 
       (.I0(\r_Bit_Index_reg_n_0_[2] ),
        .I1(r_Bit_Index),
        .I2(\r_Bit_Index_reg_n_0_[1] ),
        .I3(\r_Bit_Index_reg_n_0_[0] ),
        .I4(r_Clock_Count0),
        .O(\r_Bit_Index[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \r_Bit_Index[2]_i_2 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .O(r_Bit_Index));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[0]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[1]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Bit_Index_reg[2] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(\r_Bit_Index[2]_i_1_n_0 ),
        .Q(\r_Bit_Index_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_Clock_Count[0]_i_1__0 
       (.I0(r_Clock_Count_reg[0]),
        .I1(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .O(r_Clock_Count[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_Clock_Count[1]_i_1__0 
       (.I0(r_Clock_Count_reg[1]),
        .I1(r_Clock_Count_reg[0]),
        .I2(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .O(r_Clock_Count[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_Clock_Count[2]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_Clock_Count_reg[0]),
        .I2(r_Clock_Count_reg[1]),
        .I3(r_Clock_Count_reg[2]),
        .O(r_Clock_Count[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \r_Clock_Count[3]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_Clock_Count_reg[1]),
        .I2(r_Clock_Count_reg[0]),
        .I3(r_Clock_Count_reg[2]),
        .I4(r_Clock_Count_reg[3]),
        .O(r_Clock_Count[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \r_Clock_Count[4]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_Clock_Count_reg[2]),
        .I2(r_Clock_Count_reg[0]),
        .I3(r_Clock_Count_reg[1]),
        .I4(r_Clock_Count_reg[3]),
        .I5(r_Clock_Count_reg[4]),
        .O(r_Clock_Count[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \r_Clock_Count[5]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_Clock_Count[5]_i_2__0_n_0 ),
        .I2(r_Clock_Count_reg[5]),
        .O(r_Clock_Count[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \r_Clock_Count[5]_i_2__0 
       (.I0(r_Clock_Count_reg[3]),
        .I1(r_Clock_Count_reg[1]),
        .I2(r_Clock_Count_reg[0]),
        .I3(r_Clock_Count_reg[2]),
        .I4(r_Clock_Count_reg[4]),
        .O(\r_Clock_Count[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \r_Clock_Count[6]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_Clock_Count[8]_i_4__0_n_0 ),
        .I2(r_Clock_Count_reg[6]),
        .O(\r_Clock_Count[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \r_Clock_Count[7]_i_1__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(r_Clock_Count_reg[6]),
        .I2(\r_Clock_Count[8]_i_4__0_n_0 ),
        .I3(r_Clock_Count_reg[7]),
        .O(\r_Clock_Count[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \r_Clock_Count[8]_i_1 
       (.I0(r_SM_Main[1]),
        .I1(r_SM_Main[0]),
        .I2(r_SM_Main[2]),
        .O(r_Clock_Count0));
  LUT3 #(
    .INIT(8'h54)) 
    \r_Clock_Count[8]_i_2__0 
       (.I0(r_SM_Main[2]),
        .I1(r_SM_Main[1]),
        .I2(r_SM_Main[0]),
        .O(\r_Clock_Count[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h55551000)) 
    \r_Clock_Count[8]_i_3__0 
       (.I0(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I1(\r_Clock_Count[8]_i_4__0_n_0 ),
        .I2(r_Clock_Count_reg[6]),
        .I3(r_Clock_Count_reg[7]),
        .I4(r_Clock_Count_reg[8]),
        .O(\r_Clock_Count[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \r_Clock_Count[8]_i_4__0 
       (.I0(r_Clock_Count_reg[4]),
        .I1(r_Clock_Count_reg[2]),
        .I2(r_Clock_Count_reg[0]),
        .I3(r_Clock_Count_reg[1]),
        .I4(r_Clock_Count_reg[3]),
        .I5(r_Clock_Count_reg[5]),
        .O(\r_Clock_Count[8]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[0] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[0]),
        .Q(r_Clock_Count_reg[0]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[1] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[1]),
        .Q(r_Clock_Count_reg[1]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[2] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[2]),
        .Q(r_Clock_Count_reg[2]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[3] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[3]),
        .Q(r_Clock_Count_reg[3]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[4] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[4]),
        .Q(r_Clock_Count_reg[4]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[5] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(r_Clock_Count[5]),
        .Q(r_Clock_Count_reg[5]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[6] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(\r_Clock_Count[6]_i_1__0_n_0 ),
        .Q(r_Clock_Count_reg[6]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[7] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(\r_Clock_Count[7]_i_1__0_n_0 ),
        .Q(r_Clock_Count_reg[7]),
        .R(r_Clock_Count0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Clock_Count_reg[8] 
       (.C(sclk_BUFG),
        .CE(\r_Clock_Count[8]_i_2__0_n_0 ),
        .D(\r_Clock_Count[8]_i_3__0_n_0 ),
        .Q(r_Clock_Count_reg[8]),
        .R(r_Clock_Count0));
  LUT6 #(
    .INIT(64'hCFFFFFFF00020002)) 
    r_Tx_Active_i_1
       (.I0(Q[1]),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[1]),
        .I3(r_SM_Main[0]),
        .I4(\FSM_sequential_r_SM_Main[2]_i_2_n_0 ),
        .I5(r_Tx_Active),
        .O(r_Tx_Active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_Tx_Active_reg
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(r_Tx_Active_i_1_n_0),
        .Q(r_Tx_Active),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \r_Tx_Data[7]_i_1 
       (.I0(Q[1]),
        .I1(r_SM_Main[2]),
        .I2(r_SM_Main[0]),
        .I3(r_SM_Main[1]),
        .O(r_Tx_Data_0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[0] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [0]),
        .Q(r_Tx_Data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[1] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [1]),
        .Q(r_Tx_Data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[2] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [2]),
        .Q(r_Tx_Data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[3] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [3]),
        .Q(r_Tx_Data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[4] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [4]),
        .Q(r_Tx_Data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[5] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [5]),
        .Q(r_Tx_Data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[6] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [6]),
        .Q(r_Tx_Data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_Tx_Data_reg[7] 
       (.C(sclk_BUFG),
        .CE(r_Tx_Data_0),
        .D(\r_Tx_Data_reg[7]_0 [7]),
        .Q(r_Tx_Data[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAABFAA)) 
    \r_tx_word[31]_i_1 
       (.I0(\sending_byte_num_reg[1] ),
        .I1(\r_tx_word_reg[0] ),
        .I2(\r_tx_word_reg[0]_0 ),
        .I3(Q[2]),
        .I4(r_Tx_Active),
        .O(\sending_byte_num_reg[0] ));
  LUT4 #(
    .INIT(16'h45B0)) 
    \sending_byte_num[0]_i_1 
       (.I0(\sending_byte_num_reg[1] ),
        .I1(r_Tx_Active),
        .I2(Q[2]),
        .I3(\r_tx_word_reg[0] ),
        .O(r_Tx_Active_reg_0));
  LUT5 #(
    .INIT(32'h45F5B000)) 
    \sending_byte_num[1]_i_1 
       (.I0(\sending_byte_num_reg[1] ),
        .I1(r_Tx_Active),
        .I2(Q[2]),
        .I3(\r_tx_word_reg[0] ),
        .I4(\r_tx_word_reg[0]_0 ),
        .O(r_Tx_Active_reg_1));
endmodule

module uart_tx_word
   (stx,
    \FSM_onehot_state_reg[0]_0 ,
    sclk_BUFG,
    \sending_byte_num_reg[1]_0 ,
    Q,
    r_state,
    \r_tx_word_reg[31]_0 ,
    \r_tx_word_reg[26]_0 ,
    \r_tx_word_reg[25]_0 ,
    \r_tx_word_reg[24]_0 ,
    \r_tx_word_reg[23]_0 ,
    \r_tx_word_reg[22]_0 ,
    \r_tx_word_reg[21]_0 ,
    \r_tx_word_reg[20]_0 ,
    \r_tx_word_reg[11]_0 ,
    \r_tx_word_reg[10]_0 ,
    \r_tx_word_reg[9]_0 ,
    \r_tx_word_reg[8]_0 ,
    s_reset,
    D);
  output stx;
  output [0:0]\FSM_onehot_state_reg[0]_0 ;
  input sclk_BUFG;
  input \sending_byte_num_reg[1]_0 ;
  input [16:0]Q;
  input [2:0]r_state;
  input [16:0]\r_tx_word_reg[31]_0 ;
  input \r_tx_word_reg[26]_0 ;
  input \r_tx_word_reg[25]_0 ;
  input \r_tx_word_reg[24]_0 ;
  input \r_tx_word_reg[23]_0 ;
  input \r_tx_word_reg[22]_0 ;
  input \r_tx_word_reg[21]_0 ;
  input \r_tx_word_reg[20]_0 ;
  input \r_tx_word_reg[11]_0 ;
  input \r_tx_word_reg[10]_0 ;
  input \r_tx_word_reg[9]_0 ;
  input \r_tx_word_reg[8]_0 ;
  input s_reset;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]\FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire [16:0]Q;
  wire [7:0]i_Tx_Byte;
  wire [31:8]in6;
  wire [2:0]r_state;
  wire r_tx_word;
  wire \r_tx_word[0]_i_1_n_0 ;
  wire \r_tx_word[10]_i_1_n_0 ;
  wire \r_tx_word[11]_i_1_n_0 ;
  wire \r_tx_word[12]_i_1_n_0 ;
  wire \r_tx_word[12]_i_2_n_0 ;
  wire \r_tx_word[13]_i_1_n_0 ;
  wire \r_tx_word[13]_i_2_n_0 ;
  wire \r_tx_word[14]_i_1_n_0 ;
  wire \r_tx_word[14]_i_2_n_0 ;
  wire \r_tx_word[15]_i_1_n_0 ;
  wire \r_tx_word[15]_i_2_n_0 ;
  wire \r_tx_word[16]_i_1_n_0 ;
  wire \r_tx_word[16]_i_2_n_0 ;
  wire \r_tx_word[17]_i_1_n_0 ;
  wire \r_tx_word[17]_i_2_n_0 ;
  wire \r_tx_word[18]_i_1_n_0 ;
  wire \r_tx_word[18]_i_2_n_0 ;
  wire \r_tx_word[19]_i_1_n_0 ;
  wire \r_tx_word[19]_i_2_n_0 ;
  wire \r_tx_word[1]_i_1_n_0 ;
  wire \r_tx_word[20]_i_1_n_0 ;
  wire \r_tx_word[21]_i_1_n_0 ;
  wire \r_tx_word[22]_i_1_n_0 ;
  wire \r_tx_word[23]_i_1_n_0 ;
  wire \r_tx_word[24]_i_1_n_0 ;
  wire \r_tx_word[25]_i_1_n_0 ;
  wire \r_tx_word[26]_i_1_n_0 ;
  wire \r_tx_word[27]_i_1_n_0 ;
  wire \r_tx_word[27]_i_2_n_0 ;
  wire \r_tx_word[28]_i_1_n_0 ;
  wire \r_tx_word[28]_i_2_n_0 ;
  wire \r_tx_word[29]_i_1_n_0 ;
  wire \r_tx_word[29]_i_2_n_0 ;
  wire \r_tx_word[2]_i_1_n_0 ;
  wire \r_tx_word[30]_i_1_n_0 ;
  wire \r_tx_word[30]_i_2_n_0 ;
  wire \r_tx_word[31]_i_2_n_0 ;
  wire \r_tx_word[31]_i_3_n_0 ;
  wire \r_tx_word[3]_i_1_n_0 ;
  wire \r_tx_word[8]_i_1_n_0 ;
  wire \r_tx_word[9]_i_1_n_0 ;
  wire \r_tx_word_reg[10]_0 ;
  wire \r_tx_word_reg[11]_0 ;
  wire \r_tx_word_reg[20]_0 ;
  wire \r_tx_word_reg[21]_0 ;
  wire \r_tx_word_reg[22]_0 ;
  wire \r_tx_word_reg[23]_0 ;
  wire \r_tx_word_reg[24]_0 ;
  wire \r_tx_word_reg[25]_0 ;
  wire \r_tx_word_reg[26]_0 ;
  wire [16:0]\r_tx_word_reg[31]_0 ;
  wire \r_tx_word_reg[8]_0 ;
  wire \r_tx_word_reg[9]_0 ;
  wire s_reset;
  wire sclk_BUFG;
  wire \sending_byte_num_reg[1]_0 ;
  wire \sending_byte_num_reg_n_0_[0] ;
  wire \sending_byte_num_reg_n_0_[1] ;
  wire [3:1]state;
  wire [2:0]state__0;
  wire stx;
  wire uart_tx_n_1;
  wire uart_tx_n_2;
  wire uart_tx_n_3;

  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(state[3]),
        .I1(\sending_byte_num_reg_n_0_[1] ),
        .I2(\sending_byte_num_reg_n_0_[0] ),
        .O(state__0[0]));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(state[1]),
        .I1(\sending_byte_num_reg_n_0_[0] ),
        .I2(\sending_byte_num_reg_n_0_[1] ),
        .I3(state[3]),
        .O(state__0[2]));
  (* FSM_ENCODED_STATES = "WAIT_START:0010,WAIT_TX_BYTE:1000,INIT_TX_BYTE:0100,IDLE:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(sclk_BUFG),
        .CE(uart_tx_n_3),
        .D(state__0[0]),
        .Q(\FSM_onehot_state_reg[0]_0 ),
        .S(s_reset));
  (* FSM_ENCODED_STATES = "WAIT_START:0010,WAIT_TX_BYTE:1000,INIT_TX_BYTE:0100,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(sclk_BUFG),
        .CE(uart_tx_n_3),
        .D(\FSM_onehot_state_reg[0]_0 ),
        .Q(state[1]),
        .R(s_reset));
  (* FSM_ENCODED_STATES = "WAIT_START:0010,WAIT_TX_BYTE:1000,INIT_TX_BYTE:0100,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(sclk_BUFG),
        .CE(uart_tx_n_3),
        .D(state__0[2]),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(s_reset));
  (* FSM_ENCODED_STATES = "WAIT_START:0010,WAIT_TX_BYTE:1000,INIT_TX_BYTE:0100,IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(sclk_BUFG),
        .CE(uart_tx_n_3),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(state[3]),
        .R(s_reset));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[0]_i_1 
       (.I0(r_state[0]),
        .I1(Q[0]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [0]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[10]_i_1 
       (.I0(\r_tx_word_reg[10]_0 ),
        .I1(state[3]),
        .I2(in6[10]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[11]_i_1 
       (.I0(\r_tx_word_reg[11]_0 ),
        .I1(state[3]),
        .I2(in6[11]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[12]_i_1 
       (.I0(\r_tx_word[12]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[12]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[12]_i_2 
       (.I0(r_state[0]),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [4]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[13]_i_1 
       (.I0(\r_tx_word[13]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[13]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[13]_i_2 
       (.I0(r_state[0]),
        .I1(Q[5]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [5]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[14]_i_1 
       (.I0(\r_tx_word[14]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[14]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[14]_i_2 
       (.I0(r_state[0]),
        .I1(Q[6]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [6]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[15]_i_1 
       (.I0(\r_tx_word[15]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[15]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[15]_i_2 
       (.I0(r_state[0]),
        .I1(Q[7]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [7]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[16]_i_1 
       (.I0(\r_tx_word[16]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[16]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[16]_i_2 
       (.I0(r_state[0]),
        .I1(Q[8]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [8]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[17]_i_1 
       (.I0(\r_tx_word[17]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[17]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[17]_i_2 
       (.I0(r_state[0]),
        .I1(Q[9]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [9]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[18]_i_1 
       (.I0(\r_tx_word[18]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[18]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[18]_i_2 
       (.I0(r_state[0]),
        .I1(Q[10]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [10]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[19]_i_1 
       (.I0(\r_tx_word[19]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[19]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[19]_i_2 
       (.I0(r_state[0]),
        .I1(Q[11]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [11]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[1]_i_1 
       (.I0(r_state[0]),
        .I1(Q[1]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [1]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[20]_i_1 
       (.I0(\r_tx_word_reg[20]_0 ),
        .I1(state[3]),
        .I2(in6[20]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[21]_i_1 
       (.I0(\r_tx_word_reg[21]_0 ),
        .I1(state[3]),
        .I2(in6[21]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[22]_i_1 
       (.I0(\r_tx_word_reg[22]_0 ),
        .I1(state[3]),
        .I2(in6[22]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[23]_i_1 
       (.I0(\r_tx_word_reg[23]_0 ),
        .I1(state[3]),
        .I2(in6[23]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[24]_i_1 
       (.I0(\r_tx_word_reg[24]_0 ),
        .I1(state[3]),
        .I2(in6[24]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[25]_i_1 
       (.I0(\r_tx_word_reg[25]_0 ),
        .I1(state[3]),
        .I2(in6[25]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[26]_i_1 
       (.I0(\r_tx_word_reg[26]_0 ),
        .I1(state[3]),
        .I2(in6[26]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[27]_i_1 
       (.I0(\r_tx_word[27]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[27]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBF3000008000000)) 
    \r_tx_word[27]_i_2 
       (.I0(Q[12]),
        .I1(r_state[2]),
        .I2(r_state[1]),
        .I3(r_state[0]),
        .I4(\FSM_onehot_state_reg[0]_0 ),
        .I5(\r_tx_word_reg[31]_0 [12]),
        .O(\r_tx_word[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[28]_i_1 
       (.I0(\r_tx_word[28]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[28]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[28]_i_2 
       (.I0(r_state[0]),
        .I1(Q[13]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [13]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[29]_i_1 
       (.I0(\r_tx_word[29]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[29]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[29]_i_2 
       (.I0(r_state[0]),
        .I1(Q[14]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [14]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[2]_i_1 
       (.I0(r_state[0]),
        .I1(Q[2]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [2]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[30]_i_1 
       (.I0(\r_tx_word[30]_i_2_n_0 ),
        .I1(state[3]),
        .I2(in6[30]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[30]_i_2 
       (.I0(r_state[0]),
        .I1(Q[15]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [15]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \r_tx_word[31]_i_2 
       (.I0(\r_tx_word[31]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(state[1]),
        .I3(state[3]),
        .I4(in6[31]),
        .O(\r_tx_word[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[31]_i_3 
       (.I0(r_state[0]),
        .I1(Q[16]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [16]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000D0D0F000)) 
    \r_tx_word[3]_i_1 
       (.I0(r_state[0]),
        .I1(Q[3]),
        .I2(\FSM_onehot_state_reg[0]_0 ),
        .I3(\r_tx_word_reg[31]_0 [3]),
        .I4(r_state[2]),
        .I5(r_state[1]),
        .O(\r_tx_word[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[8]_i_1 
       (.I0(\r_tx_word_reg[8]_0 ),
        .I1(state[3]),
        .I2(in6[8]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \r_tx_word[9]_i_1 
       (.I0(\r_tx_word_reg[9]_0 ),
        .I1(state[3]),
        .I2(in6[9]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(state[1]),
        .O(\r_tx_word[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[0] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[0]_i_1_n_0 ),
        .Q(in6[8]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[10] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[10]_i_1_n_0 ),
        .Q(in6[18]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[11] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[11]_i_1_n_0 ),
        .Q(in6[19]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[12] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[12]_i_1_n_0 ),
        .Q(in6[20]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[13] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[13]_i_1_n_0 ),
        .Q(in6[21]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[14] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[14]_i_1_n_0 ),
        .Q(in6[22]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[15] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[15]_i_1_n_0 ),
        .Q(in6[23]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[16] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[16]_i_1_n_0 ),
        .Q(in6[24]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[17] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[17]_i_1_n_0 ),
        .Q(in6[25]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[18] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[18]_i_1_n_0 ),
        .Q(in6[26]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[19] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[19]_i_1_n_0 ),
        .Q(in6[27]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[1] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[1]_i_1_n_0 ),
        .Q(in6[9]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[20] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[20]_i_1_n_0 ),
        .Q(in6[28]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[21] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[21]_i_1_n_0 ),
        .Q(in6[29]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[22] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[22]_i_1_n_0 ),
        .Q(in6[30]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[23] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[23]_i_1_n_0 ),
        .Q(in6[31]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[24] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[24]_i_1_n_0 ),
        .Q(i_Tx_Byte[0]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[25] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[25]_i_1_n_0 ),
        .Q(i_Tx_Byte[1]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[26] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[26]_i_1_n_0 ),
        .Q(i_Tx_Byte[2]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[27] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[27]_i_1_n_0 ),
        .Q(i_Tx_Byte[3]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[28] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[28]_i_1_n_0 ),
        .Q(i_Tx_Byte[4]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[29] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[29]_i_1_n_0 ),
        .Q(i_Tx_Byte[5]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[2] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[2]_i_1_n_0 ),
        .Q(in6[10]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[30] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[30]_i_1_n_0 ),
        .Q(i_Tx_Byte[6]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[31] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[31]_i_2_n_0 ),
        .Q(i_Tx_Byte[7]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[3] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[3]_i_1_n_0 ),
        .Q(in6[11]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[4] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(D[0]),
        .Q(in6[12]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[5] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(D[1]),
        .Q(in6[13]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[6] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(D[2]),
        .Q(in6[14]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[7] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(D[3]),
        .Q(in6[15]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[8] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[8]_i_1_n_0 ),
        .Q(in6[16]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \r_tx_word_reg[9] 
       (.C(sclk_BUFG),
        .CE(r_tx_word),
        .D(\r_tx_word[9]_i_1_n_0 ),
        .Q(in6[17]),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sending_byte_num_reg[0] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_tx_n_1),
        .Q(\sending_byte_num_reg_n_0_[0] ),
        .R(s_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sending_byte_num_reg[1] 
       (.C(sclk_BUFG),
        .CE(1'b1),
        .D(uart_tx_n_2),
        .Q(\sending_byte_num_reg_n_0_[1] ),
        .R(s_reset));
  uart_tx uart_tx
       (.E(uart_tx_n_3),
        .Q({state[3],\FSM_onehot_state_reg_n_0_[2] ,state[1]}),
        .r_Tx_Active_reg_0(uart_tx_n_1),
        .r_Tx_Active_reg_1(uart_tx_n_2),
        .\r_Tx_Data_reg[7]_0 (i_Tx_Byte),
        .\r_tx_word_reg[0] (\sending_byte_num_reg_n_0_[0] ),
        .\r_tx_word_reg[0]_0 (\sending_byte_num_reg_n_0_[1] ),
        .sclk_BUFG(sclk_BUFG),
        .\sending_byte_num_reg[0] (r_tx_word),
        .\sending_byte_num_reg[1] (\sending_byte_num_reg[1]_0 ),
        .stx(stx));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
