in_source: |
  ; hello world
          JMP     start
  hello:  BYTES   "Hello, world!"
  ptr0:   SHORT   hello
  ptr:    SHORT   hello
  i:      SHORT   0
  start:
  loop:
          LD      *ptr    b8
          OUT     0
          LD      ptr     b16
          INC
          ST      ptr     b16
          LD      i       b16
          CMP     *ptr0   b8
          JG      end
          INC
          ST      i       b16
          JMP     loop
  end:
          HLT

in_stdin: ''
out_log: |
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000000 0x00000000
  B: 0b00000000000000000000000000000000 0x00000000
  CF: 0 OF: 0 ZF: 1 NF: 0
  IQ:
   <- 0b10000000 <-
      0b00000000   
      0b00010111   
      0b00001101   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000000
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 0 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 0 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000000011 0x00000003
  CF: 0 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000000011
  DR:  0b00000011
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000000011 0x00000003
  CF: 0 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000000011
  DR:  0b10000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b10000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000000011 0x00000003
  CF: 0 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000000 0x00000000
  B: 0b00000000000000000000000000000000 0x00000000
  CF: 0 OF: 0 ZF: 1 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000000 0x00000000
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000000 0x00000000
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001001000 0x00000048
  B: 0b00000000000000000000000001001000 0x00000048
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000000100
  DR:  0b01001000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001001000 0x00000048
  B: 0b00000000000000000000000001001000 0x00000048
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000000100
  DR:  0b01001000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000000100 0x00000004
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000000100
  DR:  0b00000100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000000100 0x00000004
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000000100
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000000100 0x00000004
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000000100
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000000001 0x00000001
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000000100
  DR:  0b00000001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000001 0x00000001
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001100101 0x00000065
  B: 0b00000000000000000000000001100101 0x00000065
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000000101
  DR:  0b01100101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001100101 0x00000065
  B: 0b00000000000000000000000001100101 0x00000065
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000000101
  DR:  0b01100101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000000101 0x00000005
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000000101
  DR:  0b00000101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000000101 0x00000005
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000000101
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000000101 0x00000005
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000000101
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000000010 0x00000002
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000000101
  DR:  0b00000010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000010 0x00000002
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000000110
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000000110
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000000110 0x00000006
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000000110
  DR:  0b00000110
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000000110 0x00000006
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000000110
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000000110 0x00000006
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000000110
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000000011 0x00000003
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000000110
  DR:  0b00000011
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000011 0x00000003
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000000111
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000000111
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000000111 0x00000007
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000000111
  DR:  0b00000111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000000111 0x00000007
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000000111
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000000111 0x00000007
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000000111
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000000100 0x00000004
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000000111
  DR:  0b00000100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000100 0x00000004
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001101111 0x0000006f
  B: 0b00000000000000000000000001101111 0x0000006f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001000
  DR:  0b01101111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001101111 0x0000006f
  B: 0b00000000000000000000000001101111 0x0000006f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001000
  DR:  0b01101111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001000 0x00000008
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001000
  DR:  0b00001000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001000 0x00000008
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001000
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001000 0x00000008
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001000
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000000101 0x00000005
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001000
  DR:  0b00000101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000101 0x00000005
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000000101100 0x0000002c
  B: 0b00000000000000000000000000101100 0x0000002c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001001
  DR:  0b00101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000000101100 0x0000002c
  B: 0b00000000000000000000000000101100 0x0000002c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001001
  DR:  0b00101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001001 0x00000009
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001001
  DR:  0b00001001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001001 0x00000009
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001001
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001001 0x00000009
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001001
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000000110 0x00000006
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001001
  DR:  0b00000110
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000110 0x00000006
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000000100000 0x00000020
  B: 0b00000000000000000000000000100000 0x00000020
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001010
  DR:  0b00100000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000000100000 0x00000020
  B: 0b00000000000000000000000000100000 0x00000020
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001010
  DR:  0b00100000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001010 0x0000000a
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001010
  DR:  0b00001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001010 0x0000000a
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001010
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001010 0x0000000a
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001010
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000000111 0x00000007
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001010
  DR:  0b00000111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000000111 0x00000007
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001110111 0x00000077
  B: 0b00000000000000000000000001110111 0x00000077
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001011
  DR:  0b01110111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001110111 0x00000077
  B: 0b00000000000000000000000001110111 0x00000077
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001011
  DR:  0b01110111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001011 0x0000000b
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001011
  DR:  0b00001011
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001011 0x0000000b
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001011 0x0000000b
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001000 0x00000008
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001011
  DR:  0b00001000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001000 0x00000008
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001101111 0x0000006f
  B: 0b00000000000000000000000001101111 0x0000006f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001100
  DR:  0b01101111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001101111 0x0000006f
  B: 0b00000000000000000000000001101111 0x0000006f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001100
  DR:  0b01101111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001100 0x0000000c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001100
  DR:  0b00001100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001100 0x0000000c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001100
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001100 0x0000000c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001100
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001001 0x00000009
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001100
  DR:  0b00001001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001001 0x00000009
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001110010 0x00000072
  B: 0b00000000000000000000000001110010 0x00000072
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001101
  DR:  0b01110010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001110010 0x00000072
  B: 0b00000000000000000000000001110010 0x00000072
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001101
  DR:  0b01110010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001101
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001110 0x0000000e
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001101
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001110 0x0000000e
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001101
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001010 0x0000000a
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001101
  DR:  0b00001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001010 0x0000000a
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001110
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001101100 0x0000006c
  B: 0b00000000000000000000000001101100 0x0000006c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001110
  DR:  0b01101100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001110 0x0000000e
  B: 0b00000000000000000000000000001110 0x0000000e
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001110
  DR:  0b00001110
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001111 0x0000000f
  B: 0b00000000000000000000000000001110 0x0000000e
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001110
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001111 0x0000000f
  B: 0b00000000000000000000000000001110 0x0000000e
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001110
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001011 0x0000000b
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001110
  DR:  0b00001011
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001011 0x0000000b
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000001100100 0x00000064
  B: 0b00000000000000000000000001100100 0x00000064
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000001111
  DR:  0b01100100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000001100100 0x00000064
  B: 0b00000000000000000000000001100100 0x00000064
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000001111
  DR:  0b01100100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001111 0x0000000f
  B: 0b00000000000000000000000000001111 0x0000000f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000001111
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000010000 0x00000010
  B: 0b00000000000000000000000000001111 0x0000000f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000001111
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000010000 0x00000010
  B: 0b00000000000000000000000000001111 0x0000000f
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000001111
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001100 0x0000000c
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000001111
  DR:  0b00001100
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001100 0x0000000c
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 1
  IQ:
      0b00000000   
      0b00110100   
   <- 0b00010001   
      0b10000110 <-
  BIU:
  State: Wait
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b01001010 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000110000110 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00110100   
      0b00010001   
   <- 0b01001010   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101111
  FAR: 0b0000000000000011
  DR:  0b01001010
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000101111 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00010101   
   <- 0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000110011
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000000 -> 0b00000000, 0b00000000
  addr1: 0b1000000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000000 (JMP)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b00010111 <-
      0b00001111   
      0b10000000   
      0b00000000   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000010111
  FAR: 0b0000000000000011
  DR:  0b00001111
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010111 -> 0b00000000, 0b00000000
  addr1: 0b0001011100001111 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000001 (LD)
  ALU:
  A: 0b00000000000000000000000000100001 0x00000021
  B: 0b00000000000000000000000000100001 0x00000021
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010011   
   <- 0b11000000   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000011100
  FAR: 0b0000000000010000
  DR:  0b00100001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b11000000 -> 0b00000000, 0b00000000
  addr1: 0b1100000000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b11000000 (OUT)
  ALU:
  A: 0b00000000000000000000000000100001 0x00000021
  B: 0b00000000000000000000000000100001 0x00000021
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00000000 <-
      0b00000000   
   <- 0b01000010   
      0b00000000   
  BIU:
  State: Wait
  IP:  0b0000000000011111
  FAR: 0b0000000000010000
  DR:  0b00100001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000010000 0x00000010
  B: 0b00000000000000000000000000010000 0x00000010
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b00010001   
      0b01001010   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100010
  FAR: 0b0000000000010000
  DR:  0b00010000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00010001 -> 0b00000000, 0b00000000
  addr1: 0b0001000101001010 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b00010001 (INC)
  ALU:
  A: 0b00000000000000000000000000010001 0x00000011
  B: 0b00000000000000000000000000010000 0x00000010
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
      0b00010001   
   <- 0b01001010   
      0b00000000 <-
  BIU:
  State: Wait
  IP:  0b0000000000100010
  FAR: 0b0000000000010000
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 1 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01001010 -> 0b00000000, 0b00000000
  addr1: 0b0100101000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01001010 (ST)
  ALU:
  A: 0b00000000000000000000000000010001 0x00000011
  B: 0b00000000000000000000000000010000 0x00000010
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
      0b00010011   
   <- 0b01000010   
      0b00000000   
      0b00000000 <-
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000100110
  FAR: 0b0000000000010000
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 0 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01000010 -> 0b00000000, 0b00000000
  addr1: 0b0100001000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01000010 (LD)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 1 OF: 0 ZF: 0 NF: 0
  IQ:
   <- 0b01110001   
      0b00000000   
      0b00000000 <-
      0b00010101   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101001
  FAR: 0b0000000000010000
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b01110001 -> 0b00000000, 0b00000000
  addr1: 0b0111000100000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b01110001 (CMP)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 0 OF: 0 ZF: 1 NF: 0
  IQ:
      0b00000000   
      0b00000000 <-
      0b00010001   
   <- 0b10000110   
  BIU:
  State: ByteFetch/State1
  IP:  0b0000000000101100
  FAR: 0b0000000000000011
  DR:  0b00001101
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 1 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 1 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b10000110 -> 0b00000000, 0b00000000
  addr1: 0b1000011000000000 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: InstructionFetch
  CR: 0b10000110 (JG)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 0 OF: 0 ZF: 1 NF: 0
  IQ:
   <- 0b00000000 <-
      0b00110100   
      0b00010001   
      0b10000110   
  BIU:
  State: ByteFetch/State0
  IP:  0b0000000000110100
  FAR: 0b0000000000000011
  DR:  0b00010001
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 0 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 1 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 0 -> 0, 0
  biu is wait    : 0 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00000000 -> 0b00000000, 0b00000000
  addr1: 0b0000000000110100 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    bcomp:run           
  Units:
  EU:
  State: Hlt
  CR: 0b00001111 (HLT)
  ALU:
  A: 0b00000000000000000000000000001101 0x0000000d
  B: 0b00000000000000000000000000001101 0x0000000d
  CF: 0 OF: 0 ZF: 1 NF: 0
  IQ:
      0b00001111   
   <- 0b00110100 <-
      0b00010001   
      0b10000110   
  BIU:
  State: Wait
  IP:  0b0000000000110110
  FAR: 0b0000000000000011
  DR:  0b00000000
  DEBUG   bcomp:run           
  Wires:
  operand        : 0 -> 0, 0
  direct addr    : 0 -> 0, 0
  indirect addr  : 0 -> 0, 0
  bit depth0     : 0 -> 0, 0
  bit depth1     : 0 -> 0, 0
  jump           : 0 -> 0, 0
  drop           : 0 -> 0, 0
  skip           : 0 -> 0, 0
  skip addr      : 0 -> 0, 0
  read           : 1 -> 1, 1
  mem            : 1 -> 1, 1
  hlt            : 1 -> 0, 0
  run            : 0 -> 0, 0
  instr          : 0 -> 0, 0
  operand fetched: 0 -> 0, 0
  instr fetched  : 1 -> 0, 0
  biu is wait    : 1 -> 0, 0
  output enable  : 0 -> 0, 0
  instr ready    : 0 -> 0, 0
  addr ready     : 0 -> 0, 0
  writable       : 1 -> 1, 1
  DEN            : 0 -> 0, 0
  READY          : 0 -> 0, 0
  MEM            : 1 -> 1, 1
  READ           : 1 -> 1, 1
  Busses:
  data1: 0b00000000 -> 0b00000000, 0b00000000
  data2: 0b00000000 -> 0b00000000, 0b00000000
  instr: 0b00110100 -> 0b00000000, 0b00000000
  addr1: 0b0011010000010001 -> 0b0000000000000000, 0b0000000000000000
  DATA : 0b00000000 -> 0b00000000, 0b00000000
  ADDR : 0b0000000000000000 -> 0b0000000000000000, 0b0000000000000000
  INFO    machine:main          instr_counter: 152 ticks: 2983
out_stdout: |
  ============================================================
  > Hello, world!
out_code: !!binary |
  gAAXDUhlbGxvLCB3b3JsZCEAAwADAABBABPAAABCABMRSgATQgAVcQARhgA0EUoAFYAAFw8=
