sim_seconds                                 15.069893                       # Number of seconds simulated
sim_ticks                                15069893294000                       # Number of ticks simulated
final_tick                               18860620655500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 382087                       # Simulator instruction rate (inst/s)
host_op_rate                                   398192                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3245055306                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640536                       # Number of bytes of host memory used
host_seconds                                  4643.96                       # Real time elapsed on the host
sim_insts                                  1774393878                       # Number of instructions simulated
sim_ops                                    1849188274                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       337408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        49408                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data   1134793728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker        60160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        49664                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data   1110510592                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        62208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total       2245897472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        62208                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total       178432                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       886528                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        886528                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker         1318                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data      4432788                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          235                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data      4337932                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          243                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           8773037                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3463                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3463                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        22390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         3279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     75302041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         3992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         3296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     73690674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         1070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data          544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         4128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data          544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           149032075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         3279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         3296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         4128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst           68                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          11840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks         58828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total              58828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks         58828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        22390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         3279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     75302041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         3992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         3296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     73690674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         1070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data          544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         4128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data          544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          149090903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   8773037                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3463                       # Number of write requests accepted
system.mem_ctrls11.readBursts                70184296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  27704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM           2244248512                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ               1648960                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                 98048                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys            2245897472                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             886528                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                51530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts               24632                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           53                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         8554482                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         8765119                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         8903160                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         8850533                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         9040342                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         8609201                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         8892008                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         8517921                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             882                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             358                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             247                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             617                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                15069891358000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            70184296                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              27704                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               8615776                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               8622444                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               8637472                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               8643197                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               8648533                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               8653154                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               8664845                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               8672993                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                151924                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                144008                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10               128967                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11               123240                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12               117903                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13               113279                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14               101590                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                93441                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  122                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  122                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  122                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  122                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  123                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  123                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  124                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  124                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  128                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  130                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  129                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  127                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  127                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  127                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  124                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                   37                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      8841088                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.854114                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   252.179945                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    18.843427                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63        22216      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95        37737      0.43%      0.68% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127        14110      0.16%      0.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159          421      0.00%      0.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191        14111      0.16%      1.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223        37727      0.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255        20919      0.24%      1.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      8693847     98.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      8841088                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 538094.734375                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 12721.173376                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 704026.765354                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-65535           63     49.22%     49.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-131071            4      3.12%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::196608-262143            2      1.56%     53.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::262144-327679            2      1.56%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::327680-393215            1      0.78%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::393216-458751            2      1.56%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::458752-524287            3      2.34%     60.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::524288-589823            2      1.56%     61.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::589824-655359            2      1.56%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::655360-720895            2      1.56%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::720896-786431            2      1.56%     66.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::786432-851967            6      4.69%     71.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::851968-917503            1      0.78%     71.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::917504-983039            2      1.56%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::983040-1.04858e+06            6      4.69%     78.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.04858e+06-1.11411e+06            4      3.12%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.78%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.78%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.24518e+06-1.31072e+06            3      2.34%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.78%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.37626e+06-1.44179e+06            5      3.91%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.78%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.78%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.78%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.6384e+06-1.70394e+06            2      1.56%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.78%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.78%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.16269e+06-2.22822e+06            3      2.34%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.22822e+06-2.29376e+06            1      0.78%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.81805e+06-2.88358e+06            1      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3.08019e+06-3.14573e+06            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          128                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.937500                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.848245                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.906268                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              5      3.91%      3.91% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.78%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              1      0.78%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      1.56%      7.03% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24             83     64.84%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25             35     27.34%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          128                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               2062572229680                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          3251322613380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat             224424851200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29409.54                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46359.54                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     148.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  149.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    28.06                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               61292187                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  2555                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1717073.02                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 13086218191625                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  659520748021                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          1325218406.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          1358787225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2            1350832896                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          1332547372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0             893996544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          916642176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2             911276160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3             898940688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         8667441868.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         8885319705.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         8832763929.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         8714326732.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        7137331.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        7105812.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6761594.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        7220275.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      88666752173.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      88899806131.199997                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      88845223040.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      88720143736.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      874952901072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      874748467776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      874796347680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      874906066368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        1248066577932.479980                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        1248369259363.199951                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        1248296335837.439941                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        1248132375709.439941                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.599326                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.618387                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.613795                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.603469                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker        67328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst      1003776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data   1135441920                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       318720                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst       209408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data   1113261568                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data         8704                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        38144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        12288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total       2250376192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst      1003776                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst       209408                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total      1265408                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       544256                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        544256                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker          263                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst         3921                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data      4435320                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         1245                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          818                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data      4348678                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          149                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           8790532                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2126                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2126                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         4468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        66608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     75345054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        21149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        13896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     73873222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst          815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data          578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         2531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data          815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst          119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           149329272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        66608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        13896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst          815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         2531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst          119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          83969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         36115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              36115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         36115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         4468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        66608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     75345054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        21149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        13896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     73873222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst          815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data          578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         2531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data          815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst          119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          149365387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   8790532                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2126                       # Number of write requests accepted
system.mem_ctrls12.readBursts                70324256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  17008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM           2249477856                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                898336                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                129664                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys            2250376192                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             544256                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                28073                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts               12948                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         8599978                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         8898984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         8924274                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         8683531                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         8961232                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         8665224                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         8844683                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         8718277                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             247                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             192                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             426                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             200                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             914                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             306                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1263                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                15069895173000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            70324256                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              17008                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               8634357                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               8641779                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               8656967                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               8662694                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               8668088                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               8672879                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               8684640                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               8693000                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                153306                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                145210                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10               129980                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11               124223                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12               118829                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13               114038                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14               102276                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                93917                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   39                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      8864589                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.774599                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   252.063881                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    19.127809                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63        21925      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95        39524      0.45%      0.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127        15508      0.17%      0.87% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159          427      0.00%      0.87% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191        15478      0.17%      1.05% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223        39486      0.45%      1.49% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255        21204      0.24%      1.73% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      8711037     98.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      8864589                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          168                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 414649.803571                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 24071.292192                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 578708.937880                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-65535           68     40.48%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-131071            5      2.98%     43.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-196607           12      7.14%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-262143            6      3.57%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-327679            7      4.17%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::327680-393215            6      3.57%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::393216-458751            6      3.57%     65.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::458752-524287            5      2.98%     68.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::524288-589823           10      5.95%     74.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::589824-655359            6      3.57%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::655360-720895            6      3.57%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::720896-786431            3      1.79%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::786432-851967            5      2.98%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::851968-917503            2      1.19%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::983040-1.04858e+06            1      0.60%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.04858e+06-1.11411e+06            2      1.19%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.11411e+06-1.17965e+06            4      2.38%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.60%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.24518e+06-1.31072e+06            2      1.19%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.60%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.60%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.60%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.83501e+06-1.90054e+06            3      1.79%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.60%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2.42483e+06-2.49037e+06            1      0.60%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2.81805e+06-2.88358e+06            3      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          168                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          168                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.119048                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.100514                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.881001                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.60%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.60%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.19%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.60%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            125     74.40%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             38     22.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          168                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               2067760560379                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          3259280862229                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat             224947785600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29414.98                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46364.98                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     149.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  149.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    27.67                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               61432270                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3376                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  1713918.04                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 13084539091933                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  661199954706                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          1338877814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          1348468732.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          1349900899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          1344617366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0             903211224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1             909681288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2             910647432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3             907083144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         8757761126.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         8814805209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2           8821453056                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         8788400025.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6954024.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1             7236864                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        7362938.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        7468692.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      88759486212.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      88827276412.800003                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      88838898448.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      88803687496.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      874871555424.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      874812090336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      874801895568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      874832782368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        1248190976362.560059                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        1248272689379.520020                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        1248283288878.720215                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        1248237169629.120117                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.607160                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.612306                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.612973                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.610069                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       632064                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data   1142677760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst      1539584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data   1118006528                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        57856                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total       2262941952                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       632064                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst      1539584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      2251520                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks      2332416                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       2332416                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst         2469                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data      4463585                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst         6014                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data      4367213                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          226                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           8839617                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         9111                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             9111                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        41942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     75825206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       102163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     74188085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         1325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data          221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         3839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           150163104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        41942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       102163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         1325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         3839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst          136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         149405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        154773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             154773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        154773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        41942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     75825206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       102163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     74188085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         1325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data          221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         3839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          150317877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   8839617                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     9111                       # Number of write requests accepted
system.mem_ctrls09.readBursts                70716936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  72888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM           2261759552                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ               1182400                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1674272                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys            2262941952                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys            2332416                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                36950                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts               20550                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs           38                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         8663632                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         8942856                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         8791797                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         8833064                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         9020345                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         9019024                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         8664393                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         8744875                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             183                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2           10848                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             136                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           18118                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           22332                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                15069913210000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            70716936                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              72888                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               8680513                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               8687873                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               8702688                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               8708485                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               8713947                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               8718861                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               8731104                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               8739570                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                155601                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                146992                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10               132165                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11               126357                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12               120886                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13               115966                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14               103720                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                95250                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 2071                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 2073                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 2078                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 2081                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 2081                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 2089                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 2106                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 2136                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 2158                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 2175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 2174                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 2167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 2160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 2157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 2146                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 2137                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 2117                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                 1007                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      8918582                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.788531                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   252.056169                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    19.150988                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63        23278      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95        39664      0.44%      0.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127        14181      0.16%      0.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159          424      0.00%      0.87% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191        14161      0.16%      1.03% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223        39647      0.44%      1.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255        21041      0.24%      1.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      8766186     98.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      8918582                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         2174                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 32471.919503                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean 13851.680758                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev 33169.834764                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-32767          793     36.48%     36.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-65535         1380     63.48%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1.17965e+06-1.21242e+06            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         2174                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         2174                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.066697                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.996897                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.667663                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             40      1.84%      1.84% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17             11      0.51%      2.35% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18             31      1.43%      3.77% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19             26      1.20%      4.97% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              4      0.18%      5.15% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             11      0.51%      5.66% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22             13      0.60%      6.26% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23             20      0.92%      7.18% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24           1065     48.99%     56.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            953     43.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         2174                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               2082929455438                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          3280955218138                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat             226175955200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29469.86                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46419.86                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     150.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  150.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.50                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.26                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               61770119                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 43606                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1703059.83                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 13080089744269                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  665649595370                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          1346765011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          1349203564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          1379862086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          1338651619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0             908531952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1             910177008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2             930859344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3             903058632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         8809491225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         8820686284.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         9028757836.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         8715155404.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        6774865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11303608.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        6851174.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        23889116.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      88815418260.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      88835029525.440018                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      89049697781.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      88801563375.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      874822492224.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      874805289360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      874616983872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      874834645632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        1248262604075.520020                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        1248284819887.680176                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        1248566142631.679932                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        1248170094315.839844                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.611671                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.613070                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.630787                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.605845                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst      1784064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data   1133904384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst      1353984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data   1109935104                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst        60160                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        11776                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total       2247069184                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst      1784064                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst      1353984                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      3216384                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      2000128                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       2000128                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst         6969                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data      4429314                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst         5289                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data      4335684                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst          235                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           8777614                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         7813                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             7813                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       118386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     75243027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        89847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     73652486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         1036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         3992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data          781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           149109827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       118386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        89847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         1036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         3992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst          170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         213431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        132723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             132723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        132723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       118386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     75243027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        89847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     73652486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         1036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         3992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data          781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          149242551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   8777614                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     7813                       # Number of write requests accepted
system.mem_ctrls06.readBursts                70220912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  62504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM           2246033184                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ               1036000                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1277696                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys            2247069184                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            2000128                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                32375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts               22567                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         8814873                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         8989280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         8849660                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         8885052                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         8786977                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         8838393                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         8520005                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         8504297                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           13695                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1599                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             184                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             200                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             207                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           12894                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7           10933                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                15069893284000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            70220912                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              62504                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               8622294                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               8629175                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               8644038                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               8649792                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               8655072                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               8659688                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               8671280                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               8679381                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                152336                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                144279                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10               129399                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11               123643                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12               118342                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13               113710                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14               102113                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                93995                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1584                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1587                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1589                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1594                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1599                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1604                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1606                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1610                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1642                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1635                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1630                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1613                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1604                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1600                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                 1063                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      8856167                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.756606                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   252.011323                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    19.260195                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63        22953      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95        39838      0.45%      0.71% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127        14865      0.17%      0.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159          456      0.01%      0.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191        14884      0.17%      1.05% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223        39828      0.45%      1.50% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255        20715      0.23%      1.73% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      8702628     98.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      8856167                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1642                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean 41975.127893                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean 28701.686095                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev 16740.408181                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-2047          136      8.28%      8.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-4095           56      3.41%     11.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-6143            4      0.24%     11.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-8191            1      0.06%     12.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-12287            1      0.06%     12.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-20479            2      0.12%     12.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-22527            1      0.06%     12.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-24575            3      0.18%     12.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24576-26623           10      0.61%     13.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::26624-28671           10      0.61%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::28672-30719           20      1.22%     14.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::30720-32767           22      1.34%     16.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32768-34815           26      1.58%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::34816-36863           46      2.80%     20.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::36864-38911           41      2.50%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::38912-40959           53      3.23%     26.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40960-43007           59      3.59%     29.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::43008-45055           81      4.93%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::45056-47103           95      5.79%     40.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::47104-49151          182     11.08%     51.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::49152-51199          420     25.58%     77.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::51200-53247          304     18.51%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::53248-55295           48      2.92%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::55296-57343            6      0.37%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::59392-61439            1      0.06%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::75776-77823            1      0.06%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::79872-81919            1      0.06%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::90112-92159            3      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::94208-96255            2      0.12%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::98304-100351            4      0.24%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::100352-102399            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::102400-104447            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::116736-118783            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1642                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1642                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.316687                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.254322                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.573958                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             33      2.01%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              3      0.18%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18             12      0.73%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              6      0.37%      3.29% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             12      0.73%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21             12      0.73%      4.75% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22             14      0.85%      5.60% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              7      0.43%      6.03% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            517     31.49%     37.52% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25           1026     62.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1642                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               2064910980208                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          3254606682358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat             224603318400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29419.49                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46369.49                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     149.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  149.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.80                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               61338925                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 33373                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1715328.50                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 13084861670715                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  660877268931                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          1363928630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1            1356980688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          1348994908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          1306015401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0             920110584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1             915423480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2             910036248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          881042136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         8908979289.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         8873558054.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         8820366297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         8521586611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12212259.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        7043189.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6814679.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        16895278.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      88957501257.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      88888257529.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2       88832354976                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      88544808161.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      874697858016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      874758598128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      874807635456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      875059869504.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        1248413720573.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        1248352991606.399902                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        1248279333101.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        1247883347628.480225                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.621187                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.617363                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.612724                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.587786                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst       177920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data   1129734400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst      2286080                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data   1104903680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst        75776                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total       2237208320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst       177920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst      2286080                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst        75776                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      2562048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       929536                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        929536                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          695                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data      4413025                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst         8930                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data      4316030                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          296                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           8739095                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3631                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3631                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        11806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     74966317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       151698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     73318613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         1359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         5028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data          306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst          119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           148455485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        11806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       151698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         1359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         5028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst          119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         170011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks         61682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total              61682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks         61682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        11806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     74966317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       151698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     73318613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         1359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         5028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data          306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst          119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          148517167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   8739095                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3631                       # Number of write requests accepted
system.mem_ctrls02.readBursts                69912760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  29048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM           2235589376                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ               1618944                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                108096                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys            2237208320                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             929536                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                50592                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts               25678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         8887161                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         8808885                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         8611623                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         8528287                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         8871618                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         8830322                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         8740999                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         8583273                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             371                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             441                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             207                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             838                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             209                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                15069893781000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            69912760                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              29048                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               8583275                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               8590179                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               8604907                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               8610415                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               8615654                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               8620374                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               8632279                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               8640223                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                150642                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                142502                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10               127775                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11               122163                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12               116925                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13               112203                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14               100299                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                92353                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  138                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  139                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  139                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  139                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  141                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  141                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  141                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  141                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  140                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  139                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  136                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  136                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                   30                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      8807672                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   253.835233                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   252.156444                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    18.899383                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63        22148      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95        36960      0.42%      0.67% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127        15389      0.17%      0.85% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159          356      0.00%      0.85% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191        15289      0.17%      1.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223        36962      0.42%      1.44% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255        20874      0.24%      1.68% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      8659694     98.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      8807672                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 493410.496454                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean  6560.015175                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 959831.575347                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-131071           86     60.99%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::131072-262143           14      9.93%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::262144-393215            4      2.84%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::393216-524287            2      1.42%     75.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::524288-655359            2      1.42%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::655360-786431            2      1.42%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::786432-917503            4      2.84%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::917504-1.04858e+06            3      2.13%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.04858e+06-1.17965e+06            4      2.84%     85.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.17965e+06-1.31072e+06            1      0.71%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.31072e+06-1.44179e+06            2      1.42%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.57286e+06-1.70394e+06            1      0.71%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.70394e+06-1.83501e+06            1      0.71%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.83501e+06-1.96608e+06            3      2.13%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.96608e+06-2.09715e+06            3      2.13%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.62144e+06-2.75251e+06            1      0.71%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3.01466e+06-3.14573e+06            1      0.71%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3.14573e+06-3.2768e+06            2      1.42%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3.2768e+06-3.40787e+06            1      0.71%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3.40787e+06-3.53894e+06            1      0.71%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3.80109e+06-3.93216e+06            1      0.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4.1943e+06-4.32538e+06            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4.45645e+06-4.58752e+06            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          141                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.957447                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.916459                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.281028                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      1.42%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.71%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.71%      2.84% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.71%      3.55% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              3      2.13%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            104     73.76%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25             29     20.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          141                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               2056451073515                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          3240614821115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat             223558937600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29435.83                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46385.83                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     148.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  148.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.48                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    28.15                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               61055056                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  2818                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.62                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  1723706.52                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 13088687913121                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  657051499179                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          1354211913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1            1311690240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          1354795545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          1326625171.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          913555656.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1             884870400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          913949376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3             894945552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         8856543820.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         8579891673.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         8859280435.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3           8670347712                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        6814679.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        7024942.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        7193318.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        7112862.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      88865609578.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      88572783597.120010                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      88872504955.199997                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      88677826680.960007                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      874778464752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      875035329648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      874772416176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      874943186592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        1248328330936.320068                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        1247944721037.120117                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        1248333270342.719971                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        1248073175107.199951                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.615810                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.591651                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.616121                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.599741                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       664064                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        62976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data   1120424192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker       108544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        49408                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data   1096727808                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst        57600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total       2218116096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        62976                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total       186368                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       886272                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        886272                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker         2594                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data      4376657                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          424                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data      4284093                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          225                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           8664516                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3462                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3462                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        44066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         4179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     74348515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         7203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         3279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     72776083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst          951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data          272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         3822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data           51                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           147188573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         4179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         3279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst          951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         3822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          12367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks         58811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total              58811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks         58811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        44066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         4179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     74348515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         7203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         3279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     72776083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst          951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data          272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         3822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data           51                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          147247384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   8664516                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3462                       # Number of write requests accepted
system.mem_ctrls15.readBursts                69316128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  27696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM           2216753632                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ               1362464                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                 97856                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys            2218116096                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             886272                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                42577                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts               24638                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         8699482                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         8732191                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         8847344                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         8511857                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         9039710                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         8327223                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         8780776                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         8334968                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             321                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             978                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             271                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                15069906135000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            69316128                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              27696                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               8510678                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               8518008                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               8532383                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               8538092                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               8543118                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               8547645                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               8559207                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               8567025                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                148959                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                141121                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10               126746                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11               121037                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12               116012                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13               111486                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                99923                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                92105                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  123                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  124                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  125                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  128                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  127                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                   36                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      8734270                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.810735                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   252.112675                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    19.009392                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63        21634      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95        39325      0.45%      0.70% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127        13622      0.16%      0.85% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159          362      0.00%      0.86% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191        13622      0.16%      1.01% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223        39326      0.45%      1.46% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255        21087      0.24%      1.71% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      8585292     98.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      8734270                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 535783.047244                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean  8604.707213                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 972233.075788                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-131071           77     60.63%     60.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-262143           12      9.45%     70.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::262144-393215            1      0.79%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::393216-524287            4      3.15%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::524288-655359            2      1.57%     75.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::655360-786431            2      1.57%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::917504-1.04858e+06            2      1.57%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.04858e+06-1.17965e+06            4      3.15%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.17965e+06-1.31072e+06            2      1.57%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.31072e+06-1.44179e+06            4      3.15%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.44179e+06-1.57286e+06            1      0.79%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.57286e+06-1.70394e+06            2      1.57%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.96608e+06-2.09715e+06            2      1.57%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.09715e+06-2.22822e+06            1      0.79%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.3593e+06-2.49037e+06            1      0.79%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.62144e+06-2.75251e+06            2      1.57%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.75251e+06-2.88358e+06            1      0.79%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.88358e+06-3.01466e+06            2      1.57%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3.01466e+06-3.14573e+06            1      0.79%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3.2768e+06-3.40787e+06            1      0.79%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3.40787e+06-3.53894e+06            1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3.93216e+06-4.06323e+06            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4.45645e+06-4.58752e+06            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          127                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.078740                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.016668                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.606565                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              3      2.36%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.79%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.79%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24             88     69.29%     73.23% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25             33     25.98%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          127                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               2041257357908                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          3215444047358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat             221675363200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29466.62                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46416.62                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     147.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  147.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.47                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    26.92                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               60539789                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  2550                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1738572.26                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 13094178323688                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  651560615958                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          1334157350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1            1329075216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          1330451740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          1308961987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0             900026784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1             896598360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2             897526968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3             883029912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         8724575308.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         8688803635.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         8692981939.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         8564261222.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6980981.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        7013744.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        7316490.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6492856.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      88727268936.960007                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      88691176500.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      88701375049.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      88555780779.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      874899816192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      874931476224.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      874922530128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      875050244400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        1248145956090.239990                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        1248097274216.640137                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        1248105312852.479980                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        1247921901694.080078                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.604325                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.601259                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.601765                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.590214                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       547584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst      1355008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data   1133216256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       796672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       257536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data   1109392896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total       2245629952                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst      1355008                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       257536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total      1675776                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks      1199104                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1199104                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         2139                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst         5293                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data      4426626                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         3112                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst         1006                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data      4333566                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst          167                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           8771992                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         4684                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             4684                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        36336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        89915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     75197364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        52865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        17089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     73616506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         1172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         2837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst          187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           149014323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        89915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        17089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         1172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         2837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst          187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         111200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks         79570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total              79570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks         79570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        36336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        89915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     75197364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        52865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        17089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     73616506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         1172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         2837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst          187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          149093893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   8771992                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     4684                       # Number of write requests accepted
system.mem_ctrls08.readBursts                70175936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  37472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM           2244136576                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ               1493376                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                 97664                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys            2245629952                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys            1199104                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                46668                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts               34411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         8612390                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         8790348                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         8729827                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         8814121                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         8856825                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         8794427                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         8951758                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         8579572                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             343                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             844                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             689                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                15069893623000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            70175936                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              37472                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               8613485                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               8620739                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               8635768                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               8641566                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               8646814                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               8651570                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               8663721                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               8671777                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                153399                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                145343                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10               130316                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11               124516                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12               119228                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13               114472                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14               102323                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                94231                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  124                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  124                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  125                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  125                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  125                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  126                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  126                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  126                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  128                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  127                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  125                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  124                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  124                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  123                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  123                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  123                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                   39                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      8843230                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.779924                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   252.066789                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    19.122712                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63        21897      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95        40083      0.45%      0.70% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127        14605      0.17%      0.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159          415      0.00%      0.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191        14603      0.17%      1.04% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223        40083      0.45%      1.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255        21083      0.24%      1.73% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      8690461     98.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      8843230                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 541644.811024                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean 10244.279481                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 930086.000055                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-131071           69     54.33%     54.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-262143            9      7.09%     61.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::262144-393215            6      4.72%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::393216-524287            5      3.94%     70.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::524288-655359            8      6.30%     76.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::655360-786431            3      2.36%     78.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::786432-917503            2      1.57%     80.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.04858e+06-1.17965e+06            1      0.79%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.17965e+06-1.31072e+06            2      1.57%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.31072e+06-1.44179e+06            2      1.57%     84.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.44179e+06-1.57286e+06            2      1.57%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.57286e+06-1.70394e+06            1      0.79%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.70394e+06-1.83501e+06            1      0.79%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.83501e+06-1.96608e+06            3      2.36%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.96608e+06-2.09715e+06            3      2.36%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.09715e+06-2.22822e+06            2      1.57%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.22822e+06-2.3593e+06            2      1.57%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.3593e+06-2.49037e+06            2      1.57%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.79%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3.2768e+06-3.40787e+06            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5.89824e+06-6.02931e+06            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          127                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.031496                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.986225                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.362403                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              2      1.57%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              2      1.57%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.79%      4.72% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.79%      5.51% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24             82     64.57%     70.08% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25             38     29.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          127                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               2065733186759                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          3254424279359                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat             224413657600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29456.08                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46406.08                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     148.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  149.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.46                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               61286550                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  2540                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.98                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  1717038.85                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 13086171086133                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  659567853513                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          1332384076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          1342825948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          1351019779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          1342164902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0             898830528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1             905874648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2             911402232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3             905428704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         8708891942.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         8779182297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         8832029606.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         8775924518.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        6778183.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6854906.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        6655426.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        7861432.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      88712512156.800003                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      88788590576.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      88844798358.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      88789171484.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      874912760736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      874846025280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      874796720208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      874845515712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        1248125288160                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        1248222484194.239990                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        1248295756147.199951                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        1248219197289.600098                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.603023                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.609144                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.613758                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.608937                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst       877312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data   1147289344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       783872                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data   1123752192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        56832                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data         9984                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total       2272795136                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       877312                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       783872                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total      1736448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks      2045440                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       2045440                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst         3427                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data      4481599                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst         3062                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data      4389657                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          222                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           8878106                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         7990                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             7990                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        58216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     76131219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        52016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     74569353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         1104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         3771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data          663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst          119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data           51                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           150816936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        58216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        52016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         1104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         3771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst          119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         115226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        135730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             135730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        135730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        58216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     76131219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        52016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     74569353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         1104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         3771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data          663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst          119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data           51                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          150952666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   8878106                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     7990                       # Number of write requests accepted
system.mem_ctrls13.readBursts                71024848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  63920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM           2271766656                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ               1028480                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1370112                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys            2272795136                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys            2045440                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                32140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts               21087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         8914104                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         8731624                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         9057808                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         8705199                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         9014688                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         8617146                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         9035977                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         8916162                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             392                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             207                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1849                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             240                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           18652                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           20804                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                15069904031000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            71024848                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              63920                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               8718419                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               8725735                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               8741034                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               8746752                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               8752050                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               8756893                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               8769039                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               8777580                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                156799                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                148249                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10               132934                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11               127176                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12               121863                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13               117013                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14               104856                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                96307                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1670                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1673                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1675                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1678                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1679                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1692                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1731                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1748                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1758                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1774                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1773                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1769                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1763                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1760                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1750                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1736                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1728                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                 1058                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      8955958                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   253.812799                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   252.087511                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    19.062804                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63        24434      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95        36742      0.41%      0.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127        15406      0.17%      0.86% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159          488      0.01%      0.86% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191        15335      0.17%      1.03% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223        36729      0.41%      1.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255        22205      0.25%      1.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      8804619     98.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      8955958                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1773                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 39787.313593                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean 24515.680400                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev 23814.743705                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-16383          312     17.60%     17.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-32767           67      3.78%     21.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-49151          559     31.53%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::49152-65535          833     46.98%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::131072-147455            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::671744-688127            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1773                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1773                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.148900                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.074891                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.729229                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             27      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              8      0.45%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18             23      1.30%      3.27% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19             47      2.65%      5.92% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              3      0.17%      6.09% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             11      0.62%      6.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             16      0.90%      7.61% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              9      0.51%      8.12% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            634     35.76%     43.88% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            995     56.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1773                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               2086770442900                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          3290096843500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat             227176665600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29394.15                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46344.15                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     150.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  150.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.51                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    32.27                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               62043794                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 35772                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  1695897.05                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 13077383943321                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  668355231318                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          1350139190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          1359225705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          1351329436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          1376132284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0             910808184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          916937976.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2             911611128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3             928343208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         8830357286.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         8890571289.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         8824305484.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         8983262246.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6987202.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        7481963.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        14868541.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        15641579.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      88838930021.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      88905629324.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      88872250671.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      89044701845.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      874801867872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      874743359712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      874772639232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      874621366272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        1248292220293.439941                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        1248376336507.200195                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        1248300135030.719971                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        1248522577972.800049                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.613536                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.618833                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.614034                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.628043                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst      1273856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data   1141510400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst      1582080                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data   1118423808                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst        54016                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total       2262874624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst      1273856                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst      1582080                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      2933504                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       539392                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        539392                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         4976                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data      4459025                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst         6180                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data      4368843                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          211                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           8839354                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2107                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2107                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        84530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     75747743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       104983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     74215775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         1359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         3584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data          272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           150158636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        84530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       104983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         1359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         3584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst          204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         194660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         35793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              35793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         35793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        84530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     75747743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       104983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     74215775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         1359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         3584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data          272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          150194429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   8839354                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2107                       # Number of write requests accepted
system.mem_ctrls01.readBursts                70714832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  16856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM           2261400928                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ               1473696                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                 79040                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys            2262874624                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             539392                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                46053                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               14394                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         8953809                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         8935033                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         8476672                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         8793903                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         8974007                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         8936373                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         8706918                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         8892064                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             184                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             486                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             192                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                15069893847000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            70714832                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              16856                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               8679831                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               8686760                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               8701588                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               8707440                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               8712949                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               8717664                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               8729851                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               8737957                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                154816                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                146706                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10               131878                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11               126023                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12               120517                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13               115800                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14               103613                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                95382                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  100                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  100                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  102                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  104                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  104                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  103                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  101                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   14                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      8907972                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.871472                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   252.235277                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    18.712672                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63        20910      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95        38278      0.43%      0.66% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127        14799      0.17%      0.83% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159          428      0.00%      0.84% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191        14800      0.17%      1.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223        38277      0.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255        19828      0.22%      1.65% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      8760652     98.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      8907972                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 681738.504854                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean  9305.210035                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 1057421.131850                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-131071           57     55.34%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-262143            3      2.91%     58.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-393215            4      3.88%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::393216-524287            2      1.94%     64.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-655359            5      4.85%     68.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::655360-786431            2      1.94%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::917504-1.04858e+06            1      0.97%     71.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.04858e+06-1.17965e+06            2      1.94%     73.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.17965e+06-1.31072e+06            1      0.97%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.31072e+06-1.44179e+06            1      0.97%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.44179e+06-1.57286e+06            5      4.85%     80.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.57286e+06-1.70394e+06            5      4.85%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.70394e+06-1.83501e+06            3      2.91%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.83501e+06-1.96608e+06            1      0.97%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.96608e+06-2.09715e+06            1      0.97%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.09715e+06-2.22822e+06            1      0.97%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.22822e+06-2.3593e+06            2      1.94%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.3593e+06-2.49037e+06            1      0.97%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.49037e+06-2.62144e+06            1      0.97%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.97%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.67002e+06-3.80109e+06            1      0.97%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4.06323e+06-4.1943e+06            1      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4.32538e+06-4.45645e+06            1      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4.45645e+06-4.58752e+06            1      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          103                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.980583                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.928255                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.508022                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.97%      0.97% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.97%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.97%      2.91% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.97%      3.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.97%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24             83     80.58%     85.44% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             14     13.59%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          103                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               2077218871340                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          3275054675390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat             226140092800                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29393.73                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46343.73                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     150.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  150.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.50                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    28.49                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               61761218                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  2059                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.63                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  1704457.42                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 13081293896228                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  664445657572                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0            1368692640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          1322326252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          1370465308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          1346725094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0             923324400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1             892045488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2             924520248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3             908505024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         8951421772.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         8646144499.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         8963484940.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         8808010598.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6648791.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        7100006.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        7239767.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        7440906.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      88965001892.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      88645572524.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      88984358818.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      88821096500.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      874691278512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      874971479712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      874674298752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      874817511312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        1248459498544.320068                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        1248037799018.880127                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        1248477498371.520020                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        1248262419971.520020                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.624070                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.597513                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.625204                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.611659                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst       820480                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data   1130914304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst      1168384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data   1107602432                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        11776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total       2240593664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst       820480                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst      1168384                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total      2049792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks      1966848                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1966848                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst         3205                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data      4417634                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst         4564                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data      4326572                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          192                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           8752319                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         7683                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             7683                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        54445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     75044613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        77531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     73497696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst          696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data          272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data          781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           148680128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        54445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        77531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst          696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst           85                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         136019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        130515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             130515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        130515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        54445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     75044613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        77531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     73497696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst          696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data          272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data          781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          148810643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   8752319                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     7683                       # Number of write requests accepted
system.mem_ctrls10.readBursts                70018552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  61464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM           2239564480                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ               1029184                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1245984                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys            2240593664                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys            1966848                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                32162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts               22518                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         8805535                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         8514864                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         8820569                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         8547602                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         8786304                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         9282628                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         8456277                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         8772611                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           13323                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3           11208                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             184                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           13214                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                15069893495000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            70018552                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              61464                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               8597446                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               8604441                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               8618623                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               8624273                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               8629597                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               8634383                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               8646728                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               8654987                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                151953                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                143744                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10               129541                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11               123878                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12               118538                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13               113738                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14               101386                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                93118                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1535                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1536                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1537                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1542                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1547                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1551                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1557                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1573                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1582                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1604                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1602                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1597                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1591                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1581                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1576                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1568                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 1559                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                 1080                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      8831489                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   253.729633                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   251.960153                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    19.382674                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63        23289      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95        40331      0.46%      0.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127        14769      0.17%      0.89% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159          444      0.01%      0.89% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191        14767      0.17%      1.06% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223        40307      0.46%      1.52% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255        21040      0.24%      1.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      8676542     98.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      8831489                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1602                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 43403.898252                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean 32111.421767                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 22484.716852                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-16383          141      8.80%      8.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-32767           77      4.81%     13.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-49151          622     38.83%     52.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-65535          759     47.38%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::65536-81919            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::81920-98303            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::737280-753663            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1602                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1602                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.305243                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.237244                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.652461                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16             29      1.81%      1.81% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              4      0.25%      2.06% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18             20      1.25%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19             10      0.62%      3.93% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             17      1.06%      4.99% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              9      0.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              9      0.56%      6.12% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23             11      0.69%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            457     28.53%     35.33% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25           1035     64.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1602                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               2063582112006                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          3249851422506                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat             223956448000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29485.48                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46435.48                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     148.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  148.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    32.58                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               61161293                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 32545                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1720307.08                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 13086697066234                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  659042461505                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          1326963254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1            1330127568                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          1383121958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          1320707203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0             895173624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1             897308280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2             933058464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3             890953272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         8666183884.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         8692585075.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         9041385100.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3           8623213248                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11955548.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11502673.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6708510.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12358241.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      88693927329.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      88705007144.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      89067978475.199997                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      88654753828.800003                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      874929063216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      874919344080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      874600948176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      874963425936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        1248076397393.280029                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        1248109005358.080078                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        1248586331221.439941                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        1248018542265.600098                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.599944                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.601997                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.632058                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.596300                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst      2328320                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data   1153114112                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst      1620224                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data   1129644288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst        56320                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        23808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total       2286811136                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst      2328320                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst      1620224                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      4022528                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks      2397184                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       2397184                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst         9095                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data      4504352                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst         6329                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data      4412673                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst          220                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data           93                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           8932856                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         9364                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             9364                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       154501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     76517736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       107514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     74960338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         1019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data          289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         3737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data         1580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           151747003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       154501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       107514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         1019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         3737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         266925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        159071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             159071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        159071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       154501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     76517736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       107514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     74960338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         1019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data          289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         3737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data         1580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          151906074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   8932856                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     9364                       # Number of write requests accepted
system.mem_ctrls07.readBursts                71462848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  74912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM           2285636352                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ               1174784                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1798944                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys            2286811136                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys            2397184                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                36712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts               18686                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           42                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         8947048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         8790505                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         8843358                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         8976776                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         8881263                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         8765370                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         8942791                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         9279025                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           17333                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1633                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            9787                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             184                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           16874                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            9862                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                15069893009000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            71462848                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              74912                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               8771694                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               8778616                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               8793881                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               8799691                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               8805139                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               8809976                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               8822062                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               8830470                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                157767                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                149524                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10               134251                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11               128429                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12               122954                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13               118097                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14               105999                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                97580                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 2253                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 2256                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 2261                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 2267                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 2276                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 2279                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 2286                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 2300                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 2326                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 2341                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 2340                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 2328                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 2319                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 2304                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 2291                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 2284                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 2271                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  857                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      9011167                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   253.844513                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   252.138206                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    18.940484                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63        24293      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95        37153      0.41%      0.68% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127        14428      0.16%      0.84% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159          538      0.01%      0.85% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191        14437      0.16%      1.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223        37143      0.41%      1.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255        22125      0.25%      1.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      8861050     98.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      9011167                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         2340                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 29988.775641                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean 12598.143184                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 22397.452647                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1023          207      8.85%      8.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-2047          351     15.00%     23.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-3071          216      9.23%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-4095           72      3.08%     36.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-5119           14      0.60%     36.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5120-6143            2      0.09%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6144-7167            2      0.09%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7168-8191            3      0.13%     37.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-9215            3      0.13%     37.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::9216-10239            1      0.04%     37.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::10240-11263            1      0.04%     37.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::11264-12287            3      0.13%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-13311            1      0.04%     37.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::14336-15359            1      0.04%     37.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::18432-19455            1      0.04%     37.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::19456-20479            2      0.09%     37.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::22528-23551            1      0.04%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::23552-24575            2      0.09%     37.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-25599            8      0.34%     38.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::25600-26623            9      0.38%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::26624-27647           15      0.64%     39.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::27648-28671            5      0.21%     39.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-29695            5      0.21%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::29696-30719            8      0.34%     39.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::30720-31743           12      0.51%     40.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::31744-32767           13      0.56%     40.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-33791           19      0.81%     41.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::33792-34815           16      0.68%     42.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::34816-35839           18      0.77%     43.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::35840-36863           21      0.90%     44.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-37887           29      1.24%     45.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::37888-38911           24      1.03%     46.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::38912-39935           23      0.98%     47.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::39936-40959           17      0.73%     48.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-41983           36      1.54%     49.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::41984-43007           37      1.58%     51.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::43008-44031           40      1.71%     52.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::44032-45055           42      1.79%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-46079           41      1.75%     56.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::46080-47103           53      2.26%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::47104-48127           63      2.69%     61.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48128-49151           75      3.21%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-50175          172      7.35%     71.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::50176-51199          274     11.71%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::51200-52223          233      9.96%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::52224-53247          114      4.87%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-54271           30      1.28%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::54272-55295            5      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         2340                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         2340                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.024359                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.964443                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.545327                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             41      1.75%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              8      0.34%      2.09% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18             23      0.98%      3.08% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19             12      0.51%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             23      0.98%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21             21      0.90%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             11      0.47%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23             13      0.56%      6.50% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24           1359     58.08%     64.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            829     35.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         2340                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               2103526330036                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          3314199335236                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat             228563635200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29450.37                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46400.37                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     151.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  151.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.52                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.36                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               62424287                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 46899                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1685251.87                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 13073178978907                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  672559960739                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          1358790854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1            1364573952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          1350380505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          1396436025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0             916644624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1             920545920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          910970976.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3          942040176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         8877070924.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1           8918160576                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         8831765030.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3           9118566912                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        13927127.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11437977.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6774865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        17823006.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      88917884853.120010                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      88956111752.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      88843672987.199997                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      89190283530.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      874732609248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      874699076880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      874797707376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      874493663040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        1248370058167.679932                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        1248423037594.560059                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        1248294402277.439941                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        1248711943226.879883                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.618438                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.621774                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.613673                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.639969                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker       337408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst      1713408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data   1139929600                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker        59648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst       484352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data   1119203072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst        52224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        19712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total       2261822720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst      1713408                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      2264832                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      2412288                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       2412288                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker         1318                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst         6693                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data      4452850                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          233                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst         1892                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data      4371887                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          204                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           8835245                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         9423                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             9423                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        22390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       113697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     75642845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         3958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.itb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        32140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     74267485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst          883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data          408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         3465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data         1308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           150088834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       113697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        32140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst          883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         3465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst          102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         150289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        160073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             160073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        160073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        22390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       113697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     75642845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         3958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.itb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        32140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     74267485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst          883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data          408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         3465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data         1308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          150248908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   8835244                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     9423                       # Number of write requests accepted
system.mem_ctrls00.readBursts                70681952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  75384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM           2260661152                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ               1161312                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1827936                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys            2261822464                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            2412288                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                36291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts               18252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         9267640                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         8743571                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         8682731                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         8808448                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         8608429                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         8767834                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         8764808                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         9002200                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             408                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           10585                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           17663                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           17866                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             256                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            9825                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                15069890704000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            70681952                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              75384                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               8674229                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               8682129                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               8696114                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               8704749                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               8710414                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               8715348                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               8723904                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               8732091                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                157625                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                148444                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10               134450                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11               125805                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12               120127                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13               115183                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14               106618                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                98421                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 2297                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 2300                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 2304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 2308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 2310                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 2315                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 2321                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 2324                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 2353                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 2371                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 2370                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 2360                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 2353                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 2348                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 2336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 2325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 2317                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  923                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      8903645                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   254.108187                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   252.551034                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    17.873179                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63        25182      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95        27019      0.30%      0.59% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127        13611      0.15%      0.74% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159          521      0.01%      0.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191        13605      0.15%      0.90% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223        27019      0.30%      1.20% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255        22996      0.26%      1.46% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      8773692     98.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      8903645                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         2370                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 29297.159494                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean 11984.690783                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev 22287.420260                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-2047          600     25.32%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-4095          273     11.52%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-6143           27      1.14%     37.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-8191            4      0.17%     38.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-10239            1      0.04%     38.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-12287            1      0.04%     38.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-14335            2      0.08%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14336-16383            1      0.04%     38.35% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-20479            2      0.08%     38.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-24575            3      0.13%     38.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-26623           18      0.76%     39.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-28671           16      0.68%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::28672-30719           19      0.80%     40.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::30720-32767           34      1.43%     42.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32768-34815           32      1.35%     43.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::34816-36863           34      1.43%     45.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::36864-38911           56      2.36%     47.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::38912-40959           47      1.98%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40960-43007           79      3.33%     52.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::43008-45055           73      3.08%     55.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::45056-47103           99      4.18%     59.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::47104-49151          214      9.03%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::49152-51199          492     20.76%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::51200-53247          226      9.54%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::53248-55295           16      0.68%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::98304-100351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         2370                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         2370                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.102532                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.047958                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.468982                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             46      1.94%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.08%      2.03% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18             15      0.63%      2.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             14      0.59%      3.25% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              6      0.25%      3.50% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             16      0.68%      4.18% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22             14      0.59%      4.77% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23             12      0.51%      5.27% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1348     56.88%     62.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            897     37.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         2370                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               2079762570973                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          3277206524923                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat             226066115200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29439.35                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46389.35                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     150.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  150.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.50                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.32                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               61751524                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 47615                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1703839.24                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 13080969308138                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  664768856169                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0            1376518752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          1339531603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          1330769260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3            1359529920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0             928603920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1             903652272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2             897741168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3             917143200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         9014887065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         8755505740.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         8696023564.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3           8894545920                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        7478231.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        18645811.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        14599388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        11400652.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      89028592332.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      88787958505.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      88737427704.960007                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      88929181961.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      874635497424.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      874846579728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      874890904992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      874722699504.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        1248544708261.440186                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        1248205004197.439941                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        1248120596615.040039                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        1248387631694.400146                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.629437                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.608043                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.602727                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.619545                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst      1548032                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data   1130763264                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       176128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data   1106916352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst        83712                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data         8448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total       2239521024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst      1548032                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       176128                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst        83712                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      1831168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       527616                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        527616                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst         6047                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data      4417044                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          688                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data      4323892                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           8748129                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2061                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2061                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       102723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     75034590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        11687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     73452169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         1342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         5555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data          561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           148608950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       102723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        11687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         1342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         5555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst          204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         121512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         35011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              35011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         35011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       102723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     75034590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        11687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     73452169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         1342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         5555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data          561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          148643962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   8748129                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2061                       # Number of write requests accepted
system.mem_ctrls05.readBursts                69985032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  16488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM           2238471776                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ               1049248                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                108608                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys            2239521024                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             527616                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                32789                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts               13094                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           20                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         8994299                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         8794386                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         8800468                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         8449035                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         8853352                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         8797150                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         8748630                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         8514923                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             746                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             356                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             504                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             200                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             183                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             409                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             756                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                15069893675000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            69985032                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              16488                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               8593865                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               8600915                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               8615528                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               8621323                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               8626579                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               8631230                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               8643135                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               8651161                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                150997                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                143031                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10               128380                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11               122584                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12               117325                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13               112673                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14               100769                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                92744                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  139                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  141                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  140                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                   30                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      8821621                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.760662                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   252.035308                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    19.202574                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63        21747      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95        40889      0.46%      0.71% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127        14469      0.16%      0.87% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159          380      0.00%      0.88% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191        14470      0.16%      1.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223        40850      0.46%      1.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255        20793      0.24%      1.74% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      8668023     98.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      8821621                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 487448.255319                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 18661.636624                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 640979.866391                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-65535           58     41.13%     41.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-131071            4      2.84%     43.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-196607            3      2.13%     46.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-262143            7      4.96%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-327679            2      1.42%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::327680-393215            3      2.13%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::393216-458751            4      2.84%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::458752-524287            5      3.55%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::524288-589823           10      7.09%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::589824-655359            3      2.13%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::655360-720895            6      4.26%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::720896-786431            5      3.55%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::786432-851967            2      1.42%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::851968-917503            2      1.42%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::917504-983039            5      3.55%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::983040-1.04858e+06            3      2.13%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.04858e+06-1.11411e+06            2      1.42%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.71%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.17965e+06-1.24518e+06            2      1.42%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.24518e+06-1.31072e+06            2      1.42%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.44179e+06-1.50733e+06            2      1.42%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.71%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.71%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.71%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.96608e+06-2.03162e+06            2      1.42%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.03162e+06-2.09715e+06            1      0.71%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.71%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.3593e+06-2.42483e+06            1      0.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.75251e+06-2.81805e+06            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3.60448e+06-3.67002e+06            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          141                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.070922                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.040779                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.086576                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      1.42%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.71%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            109     77.30%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25             29     20.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          141                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               2058502685073                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          3244193203923                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat             223847177600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29427.26                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46377.26                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     148.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  148.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.49                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    28.04                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               61131186                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  2830                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  1722236.17                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 13087731244411                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  658007770735                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          1362038025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          1320580195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          1350979862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          1322078284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          918835176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1             890867592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2             911375304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3             891878208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         8901626572.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         8634406310.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         8834390822.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         8640059750.400002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6888499.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        7104983.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        6997155.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        7158481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      88918183514.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      88632767168.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      88846763244.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      88646442900.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      874732347264.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      874982712480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      874794996624.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      874970716224.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        1248393049588.800049                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        1248021569265.600098                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        1248298633549.440186                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        1248031464385.920166                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.619886                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.596491                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.613940                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.597114                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst       435200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data   1114039296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst      1161728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data   1090004480                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total       2205686528                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst       435200                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst      1161728                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total      1640960                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks      1637120                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1637120                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst         1700                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data      4351716                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst         4538                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data      4257830                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst          120                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           8615963                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         6395                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             6395                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        28879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     73924830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        77089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     72329940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst          798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           146363779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        28879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        77089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst          798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst           85                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         108890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        108635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             108635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        108635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        28879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     73924830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        77089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     72329940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst          798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          146472414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   8615963                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     6395                       # Number of write requests accepted
system.mem_ctrls14.readBursts                68927704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  51160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM           2204269120                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ               1417408                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                303648                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys            2205686528                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys            1637120                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                44294                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts               41663                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         8389888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         8184696                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         8426522                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         8363287                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         8802608                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         8965465                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         8713808                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         9037136                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            3205                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1786                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            3139                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             271                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                15069916145000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            68927704                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              51160                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               8463179                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               8470962                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               8485121                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               8490612                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               8495801                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               8500368                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               8512026                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               8519763                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                147471                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                139442                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10               125280                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11               119785                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12               114594                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13               110021                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                98362                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                90623                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  377                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  377                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  377                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  379                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  379                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  381                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  384                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  386                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  392                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  391                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  391                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  390                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  389                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  388                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  385                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  382                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  381                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      8684148                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   253.861722                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   252.224523                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    18.737935                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63        20117      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95        37850      0.44%      0.67% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127        14464      0.17%      0.83% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159          329      0.00%      0.84% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191        14464      0.17%      1.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223        37847      0.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255        19644      0.23%      1.67% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      8539433     98.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      8684148                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 174759.473146                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean 22534.553086                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 494513.123021                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-131071          329     84.14%     84.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::131072-262143           16      4.09%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::262144-393215            7      1.79%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::393216-524287            2      0.51%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::524288-655359            7      1.79%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::655360-786431            8      2.05%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::786432-917503            3      0.77%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::917504-1.04858e+06            1      0.26%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.04858e+06-1.17965e+06            3      0.77%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.17965e+06-1.31072e+06            1      0.26%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.31072e+06-1.44179e+06            1      0.26%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.44179e+06-1.57286e+06            2      0.51%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.57286e+06-1.70394e+06            2      0.51%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.70394e+06-1.83501e+06            1      0.26%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.96608e+06-2.09715e+06            2      0.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2.49037e+06-2.62144e+06            1      0.26%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3.01466e+06-3.14573e+06            2      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3.2768e+06-3.40787e+06            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4.45645e+06-4.58752e+06            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          391                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.268542                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.211508                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.513023                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              7      1.79%      1.79% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      0.51%      2.30% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              4      1.02%      3.32% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.51%      3.84% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              3      0.77%      4.60% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              5      1.28%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.26%      6.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            146     37.34%     43.48% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            221     56.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          391                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               2028742101363                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          3196315900863                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat             220426912000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29451.82                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46401.82                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     146.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  146.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.46                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.90                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               60200811                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  7940                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.61                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  1747772.03                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 13097765970883                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  647972968763                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          1268266809.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1            1285647552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          1360360310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          1357793539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          855576816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1             867301920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2             917703384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3             915971832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         8295841382.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1           8402813952                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         8892876595.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3           8882550144                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6973931.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        8536181.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        8285690.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3             6801408                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      88267893059.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      88392173451.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      88917151988.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      88896454367.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      875302777488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      875193759600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      874733252112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      874751407920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        1247550460023.360107                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        1247703363193.919922                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        1248382760616.959961                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        1248364109746.560059                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.566822                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.576451                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.619238                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.618063                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst      1278208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data   1128728832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       401152                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data   1104289792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst        80384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total       2234805504                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst      1278208                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       401152                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      1782528                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       881664                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        881664                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst         4993                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data      4409097                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst         1567                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data      4313632                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          314                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           8729709                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3444                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3444                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        84819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     74899590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        26619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     73277877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         1342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         5334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data           68                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           148296040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        84819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        26619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         1342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         5334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst          170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         118284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks         58505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total              58505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks         58505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        84819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     74899590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        26619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     73277877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         1342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         5334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data           68                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          148354545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   8729709                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3444                       # Number of write requests accepted
system.mem_ctrls03.readBursts                69837672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  27552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM           2233270208                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ               1535296                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                 95808                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys            2234805504                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             881664                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                47978                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts               24566                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         8958624                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         8745553                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         8551106                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         8648368                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         8530499                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         8691355                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         8722411                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         8941778                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             463                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             360                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             819                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             184                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                15069893756000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            69837672                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              27552                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               8573080                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               8580155                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               8594920                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               8600558                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               8605993                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               8610673                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               8622487                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               8630582                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                151600                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                143450                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10               128648                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11               123009                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12               117575                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13               112894                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14               101084                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                92986                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  121                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  122                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  123                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  123                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  125                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  124                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  122                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                   28                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      8800998                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.762814                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   252.052062                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    19.163267                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63        21251      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95        40136      0.46%      0.70% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127        15493      0.18%      0.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159          362      0.00%      0.88% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191        15491      0.18%      1.05% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223        40098      0.46%      1.51% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255        20141      0.23%      1.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      8648026     98.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      8800998                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 552144.048000                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean  9051.305615                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 955929.466701                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-131071           67     53.60%     53.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-262143            8      6.40%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::262144-393215            6      4.80%     64.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::393216-524287            6      4.80%     69.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::524288-655359            4      3.20%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::655360-786431            5      4.00%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::786432-917503            6      4.80%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::917504-1.04858e+06            2      1.60%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.31072e+06-1.44179e+06            3      2.40%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.44179e+06-1.57286e+06            1      0.80%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.57286e+06-1.70394e+06            3      2.40%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.70394e+06-1.83501e+06            4      3.20%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.96608e+06-2.09715e+06            3      2.40%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.3593e+06-2.49037e+06            1      0.80%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.75251e+06-2.88358e+06            1      0.80%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3.2768e+06-3.40787e+06            1      0.80%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3.53894e+06-3.67002e+06            1      0.80%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4.1943e+06-4.32538e+06            1      0.80%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4.32538e+06-4.45645e+06            1      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4.58752e+06-4.71859e+06            1      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          125                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.952000                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.904755                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.366984                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      1.60%      1.60% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              2      1.60%      3.20% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.80%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      1.60%      5.60% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24             92     73.60%     79.20% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25             26     20.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          125                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               2058372691422                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          3241308004722                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat             223327020800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29493.93                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46443.93                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     148.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  148.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.48                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    28.05                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               60989194                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  2496                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  1725595.99                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 13089293690043                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  656446014596                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          1355203180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1            1315981296                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          1318808131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3            1352937600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0             914224368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1             887765160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2             889672152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3             912696000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         8859683289.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         8607756019.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2           8620238016                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         8839236556.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        7073464.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        7043604.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        7076782.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        7111203.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      88873312184.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      88603286440.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      88622806596.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      88858785228.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      874771708080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      875008572768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      874991449824.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      874784451024.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        1248334335103.680176                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        1247983535824.320068                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        1248003182038.080078                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        1248308348149.440186                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.616188                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.594096                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.595333                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.614551                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        97280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data   1121591808                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        97024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data   1097598208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        64768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        12544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total       2219487232                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        97024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        64768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total       278784                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       878336                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        878336                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data      4381218                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          379                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data      4287493                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           8669872                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3431                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3431                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         6455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     74425995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         6438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     72833841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         1155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data          340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         4298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data          832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst          153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data           51                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           147279559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         6455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         6438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         1155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         4298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst          153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          18499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         58284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              58284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         58284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         6455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     74425995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         6438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     72833841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         1155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data          340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         4298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data          832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst          153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data           51                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          147337843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   8669872                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3431                       # Number of write requests accepted
system.mem_ctrls04.readBursts                69358976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  27448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM           2217806272                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ               1680960                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                 94432                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys            2219487232                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             878336                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                52530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts               24497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          236                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         8936486                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         8646602                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         8761505                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         8428602                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         8308235                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         8646863                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         8751995                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         8826158                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             441                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             370                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             643                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             241                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             208                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             568                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                15069892924000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            69358976                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              27448                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               8515238                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               8521619                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               8536196                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               8542020                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               8547306                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               8551866                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               8563535                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               8571814                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                149327                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                141527                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10               126952                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11               121124                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12               115836                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13               111233                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                99567                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                91286                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  119                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  120                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  122                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  123                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  122                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  122                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  122                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  122                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                   29                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      8739818                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.769667                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   252.035539                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    19.194057                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63        22725      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95        38363      0.44%      0.70% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127        15024      0.17%      0.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159          396      0.00%      0.88% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191        15067      0.17%      1.05% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223        38361      0.44%      1.49% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255        21267      0.24%      1.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      8588615     98.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      8739818                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          123                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 553632.439024                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean  8102.173053                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 942557.704623                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-131071           71     57.72%     57.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::131072-262143            7      5.69%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::262144-393215            4      3.25%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::393216-524287            1      0.81%     67.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::524288-655359            7      5.69%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::655360-786431            4      3.25%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::786432-917503            3      2.44%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::917504-1.04858e+06            2      1.63%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.04858e+06-1.17965e+06            2      1.63%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.17965e+06-1.31072e+06            2      1.63%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.44179e+06-1.57286e+06            1      0.81%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.57286e+06-1.70394e+06            1      0.81%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.70394e+06-1.83501e+06            4      3.25%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.83501e+06-1.96608e+06            2      1.63%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.09715e+06-2.22822e+06            1      0.81%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.22822e+06-2.3593e+06            2      1.63%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.3593e+06-2.49037e+06            3      2.44%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.62144e+06-2.75251e+06            1      0.81%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.88358e+06-3.01466e+06            2      1.63%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.81%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4.32538e+06-4.45645e+06            2      1.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          123                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          123                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.991870                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.945728                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.345886                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      1.63%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.81%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              1      0.81%      3.25% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.81%      4.07% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24             91     73.98%     78.05% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25             27     21.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          123                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               2039218687307                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          3213962947007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat             221780627200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29423.22                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46373.22                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     147.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  147.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.47                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    29.92                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               60567119                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  2460                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  1737503.34                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 13093791858211                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  1324154293200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  651947081435                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          1346092473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1            1316380464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2            1297341360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          1345949740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          908078256.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1             888034440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2             875190600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3             907981968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0           8798083008                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1           8602558848                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         8486768409.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         8797564339.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        6961075.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        7175485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        6858224.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        7090053.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      273553130536.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0       88806803472                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      88602431604.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      88474782101.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      88813337368.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      874830049056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      875009322624.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      875121295872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      874824317568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        1248249197877.120117                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        1247979034002.240234                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        1247815367104.320068                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        1248249371573.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.610826                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.593812                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.583505                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.610837                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq           140347136                       # Transaction distribution
system.membus.trans_dist::ReadResp          140347136                       # Transaction distribution
system.membus.trans_dist::WriteReq               2993                       # Transaction distribution
system.membus.trans_dist::WriteResp              2993                       # Transaction distribution
system.membus.trans_dist::Writeback             86188                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            193                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             463                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18252                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        20848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    280809392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    280830240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              280830240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        41696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave  35953700609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  35953742305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             35953742305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  70173568000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 2315612548000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      2993000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      1496500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback   1422102000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq      3317500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq        96500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp       231500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      9126000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    301141500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq       221487                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp     14770954                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           84                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           50                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          272                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           11                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           47                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         3780                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     52278500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp  85432958499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp       564500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        70929                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       116000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         5000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     25625000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                        221890                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                     14774795                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            52354429                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime        85459263999                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             6366                       # Total snoops (count)
system.membus.snoop_fanout::samples         140450972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               140450972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           140450972                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             6708000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               10424                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         71601312000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded           140444607                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       2315915417500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             15.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded          140368843                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq          140339704                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp         140339705                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            86188                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq             439                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp            463                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            18251                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           18251                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      4416514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      4421612                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      4369577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      4365439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      4334322                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      4375971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      4393329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      4471998                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      4391786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      4423319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      4376802                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      4384683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      4394519                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      4439533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      4308092                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      4333068                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     70200564                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      4423634                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      4417223                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      4372374                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      4362099                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      4334786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      4376292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      4385866                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      4471640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      4387156                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      4421464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      4377204                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      4389329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      4398321                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      4439078                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      4309761                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      4334681                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     70200909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      4418127                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      4419712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      4373160                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      4370615                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      4337416                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      4370032                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      4392273                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      4466243                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      4386476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      4420479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      4380329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      4387579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      4394550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      4443857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      4308109                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      4331874                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     70200832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      4421651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      4422270                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      4366710                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      4364717                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      4337123                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      4376064                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      4391609                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      4465279                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      4383254                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      4423159                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      4378022                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      4388052                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      4395810                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      4441766                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      4312359                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      4332877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     70200722                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             280803027                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    565618944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    566032384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    559425792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    558887424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    554885376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    560188416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    562599936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    572712704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    562297344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    566467584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    560480256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    561347072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    562566912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    568527872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    551649024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    554738176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   8988425216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    566524160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    565471488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    559778560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    558456576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    554954496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    560227328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    561632256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    572665088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    561699840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    566240256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    560520448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    561941248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    563051520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    568459264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    551850496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    554953472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   8988426497                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    565811456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    565789184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    559881216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    559550208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    555281920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    559430400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    562466560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    571978496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    561621760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    566114560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    560926976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    561713152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    562571008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    569057280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    551645696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    554585344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   8988425216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    566280448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    566120960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    559052288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    558792960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    555243776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    560202496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    562370560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    571852032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    561210112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    566451968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    560632832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    561782528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    562731008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    568796160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    552178432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    554725376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   8988423936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total            35953700865                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq 196459130400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 1383106844281                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    810160800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq       614600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        33600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       647737                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     24945400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    173567042                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq        41138                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         1515                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq     22840200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         6400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       608000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                        42669                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime           23454600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy        12456109600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            8844674                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy        12394224000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            8841462                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy        12267600000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            8742726                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy        12252746600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            8733157                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy        12169705400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            8673539                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy        12266113200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            8750210                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy        12361436200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            8785445                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy        12593296000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            8942262                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy        12323461600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            8776678                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy        12459880000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            8848766                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy       12324283600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           8760020                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy       12314018200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           8776553                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy       12326009400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           8792663                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy       12503162400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           8886112                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy       12120594800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           8622358                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy       12162243800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           8667981                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      345818490946                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          35089412                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      345821602476                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          35089757                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      345820871899                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          35089681                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      345820095239                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          35089570                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq    140339704                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp    140339704                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        86188                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq          439                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           24                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp          463                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        18251                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        18251                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     70200563                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     70200909                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     70200832                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     70200722                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    280803026                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   8988424960                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   8988426497                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   8988425216                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   8988423936                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total  35953700609                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq 112271763200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 561358816000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    344752000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq       351200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        19200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp       370400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     14600800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     73004000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp      3938337                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            5                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp         1526                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp  13130662800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        10700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      4003800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp               3939868                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime  13134677300                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  28158489600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     35111152                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  28157385700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     35111152                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  28157628000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     35111151                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  28157984000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     35111152                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 561432191200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          3.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded    140358419                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          509323979                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         509323979                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2993                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2993                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            87296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9714                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       151662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    188841374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side    328829618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       214224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    182653529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side    318046619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        10926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         5084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1018758956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19412736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  24171246884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side    657658420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     27420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  23380166848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side           84                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side    636092496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       446976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       175164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1398528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       573876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        29197                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            48894681317                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq 255047340242                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 6369356047050                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      3030425                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      1496500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2837126986                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq      4858497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       874999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      2549000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     14727804                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    602285314                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      1096126                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp      3764496                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          181                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         6316                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq            7                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           59                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           40                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1611613151                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp  43362645860                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      4922998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    134955000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq        98999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       187000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       917500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       276500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp         2500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1103180                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                     3764556                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1752053648                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime       43363565860                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           57742                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        509441572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             509441572    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          509441572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       257907959453                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          509451997                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        2468873238                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             75831                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      3071292175392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          94415073                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.succeeded                 6                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy      164736402423                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded         164415013                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        3488893454                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded            107112                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      2969940557985                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            19.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          91317205                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                25                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy      159343959275                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded         159023495                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         56752477                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1746                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy         23918495                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded              846                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             1000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                1                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy           130500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           130999                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        177578894                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             5463                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy         69809494                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             2495                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          7442999                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              229                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          3911998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              141                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples      1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0      1506988    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total      1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples      1506988                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0      1506988    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total      1506988                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0      1506988    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total      1506988                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0      1506988    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples      1506988                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0          1506988    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total      1506988                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples      1506988                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0         1506988    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total      1506988                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                 140358434                       # number of replacements
system.l2.tags.tagsinuse                  8191.933126                       # Cycle average of tags in use
system.l2.tags.total_refs                    35462759                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 140358434                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.252659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       33.345443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.403551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.000234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     3.322218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  4158.272401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.249339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker     0.000343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     2.727510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  3992.943270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.000023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     0.049295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data     0.009954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.188056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     0.021665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.000669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.042930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     0.356198                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.507602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.487420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001221                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997925                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4215452362                       # Number of tag accesses
system.l2.tags.data_accesses               4215452362                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker    164403754                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.itb.walker            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         7140                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data     17389201                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker    159013604                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        40100                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data     17064345                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          711                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          228                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1811                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          888                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst           99                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           36                       # number of ReadReq hits
system.l2.ReadReq_hits::total               357921942                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            87296                       # number of Writeback hits
system.l2.Writeback_hits::total                 87296                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         1544                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         1497                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3081                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data         1473                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1556                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   276                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker    164403754                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.itb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          7140                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data      17389244                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker    159013604                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         40100                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data      17064454                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           711                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           247                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1811                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           991                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst            99                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            38                       # number of demand (read+write) hits
system.l2.demand_hits::total                357922218                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker    164403754                       # number of overall hits
system.l2.overall_hits::system.cpu0.itb.walker            1                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         7140                       # number of overall hits
system.l2.overall_hits::system.cpu0.data     17389244                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker    159013604                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        40100                       # number of overall hits
system.l2.overall_hits::system.cpu1.data     17064454                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          711                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          247                       # number of overall hits
system.l2.overall_hits::system.cpu3.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1811                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          991                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst           99                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           38                       # number of overall hits
system.l2.overall_hits::total               357922218                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker        10851                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        68691                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data     76980991                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         9520                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        67012                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data     74208364                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1035                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data          223                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst         3652                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data          456                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          130                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           30                       # number of ReadReq misses
system.l2.ReadReq_misses::total             151350965                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                437                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         9073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         9097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18253                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker        10851                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        68691                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data     76990064                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         9520                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        67012                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data     74217461                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1035                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data          243                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst         3652                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data          510                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           39                       # number of demand (read+write) misses
system.l2.demand_misses::total              151369218                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker        10851                       # number of overall misses
system.l2.overall_misses::system.cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        68691                       # number of overall misses
system.l2.overall_misses::system.cpu0.data     76990064                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         9520                       # number of overall misses
system.l2.overall_misses::system.cpu1.itb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        67012                       # number of overall misses
system.l2.overall_misses::system.cpu1.data     74217461                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1035                       # number of overall misses
system.l2.overall_misses::system.cpu2.data          243                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst         3652                       # number of overall misses
system.l2.overall_misses::system.cpu5.data          510                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          130                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           39                       # number of overall misses
system.l2.overall_misses::total             151369218                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker   1401599495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.itb.walker       497500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   8731857000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 10020166367319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker   1213984996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.itb.walker       516500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   8168427000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 9662224860985                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    136087500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data     28480000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    479027500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data     56321000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     17014500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3740500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    19702629030795                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1466000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1793000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      1008000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1139000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    867192955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    911802499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      2521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      6893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1060000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1789469954                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker   1401599495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.itb.walker       497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   8731857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 10021033560274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker   1213984996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.itb.walker       516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   8168427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 9663136663484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    136087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data     31001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    479027500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data     63214500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     17014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     19704418500749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker   1401599495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.itb.walker       497500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   8731857000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 10021033560274                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker   1213984996                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.itb.walker       516500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   8168427000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 9663136663484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    136087500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data     31001000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    479027500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data     63214500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     17014500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4800500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    19704418500749                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker    164414605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.itb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        75831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data     94370192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker    159023124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst       107112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data     91272709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         5463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         1344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           509272907                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        87296                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             87296                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         1620                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data         1550                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          274                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3518                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         1478                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1580                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         9116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         9206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18529                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker    164414605                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.itb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        75831                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data     94379308                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker    159023124                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst       107112                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data     91281915                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1746                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          490                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         5463                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         1501                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          229                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           77                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            509291436                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker    164414605                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.itb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        75831                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data     94379308                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker    159023124                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst       107112                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data     91281915                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1746                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          490                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         5463                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         1501                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          229                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           77                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           509291436                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.itb.walker     0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.905843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.815734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.itb.walker     0.190476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.625626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.813040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.592784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.494457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.668497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.339286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.567686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.454545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.297190                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.046914                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.034194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.855072                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.890511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.124218                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.003383                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.517241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.015190                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.995283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.988160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.512821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.343949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.818182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985104                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.itb.walker     0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.905843                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.815752                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000060                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.itb.walker     0.190476                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.625626                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.813058                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.592784                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.495918                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.668497                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.339773                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.567686                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.506494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297215                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.itb.walker     0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.905843                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.815752                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000060                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.itb.walker     0.190476                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.625626                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.813058                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.592784                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.495918                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.668497                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.339773                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.567686                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.506494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297215                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 129167.772095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.itb.walker       124375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127117.919378                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130164.164389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 127519.432353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.itb.walker       129125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 121894.988957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130203.986992                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 131485.507246                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 127713.004484                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 131168.537788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 123510.964912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 130880.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 124683.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130178.416971                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   861.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  3322.033898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  6008.196721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4102.974828                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        32750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data        67200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 47458.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 95579.516698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 100231.120040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       126050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 127657.407407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 117777.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98037.032488                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 129167.772095                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.itb.walker       124375                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127117.919378                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130160.088713                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 127519.432353                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.itb.walker       129125                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 121894.988957                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130200.313151                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 131485.507246                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127576.131687                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 131168.537788                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data       123950                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 130880.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 123089.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130174.541172                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 129167.772095                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.itb.walker       124375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127117.919378                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130160.088713                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 127519.432353                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.itb.walker       129125                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 121894.988957                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130200.313151                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 131485.507246                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127576.131687                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 131168.537788                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data       123950                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 130880.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 123089.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130174.541172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                86188                       # number of writebacks
system.l2.writebacks::total                     86188                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker         3197                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst         8389                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data      6138214                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker         4249                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst        15369                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data      4841786                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total           11011261                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker         3197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst         8389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data      6138214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker         4249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst        15369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data      4841786                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            11011261                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker         3197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst         8389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data      6138214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker         4249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst        15369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data      4841786                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           11011261                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         7654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst        60302                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data     70842777                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         5271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst        51643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data     69366578                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst         1026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data          223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst         3604                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data          456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total        140339704                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          244                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           437                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         9073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         9097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18253                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         7654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst        60302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data     70851850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         5271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst        51643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data     69375675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst         1026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst         3604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data          510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         140357957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         7654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst        60302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data     70851850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         5271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst        51643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data     69375675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst         1026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst         3604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        140357957                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    918618995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.itb.walker       453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst   7203814500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 8456064390319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    616511496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.itb.walker       472500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst   6195630000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 8280859399985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    123992500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data     26027000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst    434950500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data     51305000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     15584500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3410500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 16752514788295                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data      4131000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data      2880000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data      3232000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     13356497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       270500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23869997                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       285999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       843000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1346499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    767389955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    811735499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      2301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      6299500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       961000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1588686954                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    918618995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.itb.walker       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst   7203814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 8456831780274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    616511496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.itb.walker       472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst   6195630000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 8281671135484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    123992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data     28328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst    434950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data     57604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     15584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 16754103475249                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    918618995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.itb.walker       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst   7203814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 8456831780274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    616511496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.itb.walker       472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst   6195630000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 8281671135484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    123992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data     28328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst    434950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data     57604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     15584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16754103475249                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     86536500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     65467000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       200000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        51000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    152854500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     30277000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     29744925                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       300000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        50500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     60472425                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data    116813500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     95211925                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       300000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       900000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       101500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    213326925                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.itb.walker     0.800000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.795216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.750690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.itb.walker     0.190476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.482140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.759993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.587629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.494457                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.659711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.339286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.567686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.454545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.275569                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.046914                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.034194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.855072                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.890511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.124218                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.003383                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.517241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.015190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.995283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.988160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.512821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.343949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.818182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985104                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.itb.walker     0.800000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.795216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.750714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.itb.walker     0.190476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.482140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.760016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.587629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.495918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.659711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.339773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.567686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.506494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.itb.walker     0.800000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.795216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.750714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.itb.walker     0.190476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.482140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.760016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.587629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.495918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.659711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.339773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.567686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.506494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275595                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 120018.159786                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.itb.walker       113375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119462.281516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119363.818704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 116962.909505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.itb.walker       118125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119970.373526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119378.231401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120850.389864                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 116713.004484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120685.488346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 112510.964912                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119880.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 113683.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119371.170886                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54355.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54339.622642                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54779.661017                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54739.741803                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54622.418764                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 57199.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        56200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 56104.125000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 84579.516698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 89231.120040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       115050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 116657.407407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 106777.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87037.032488                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 120018.159786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.itb.walker       113375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119462.281516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119359.364368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 116962.909505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.itb.walker       118125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119970.373526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119374.278311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120850.389864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116576.131687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120685.488346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data       112950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119880.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 112089.743590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119366.965959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 120018.159786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.itb.walker       113375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119462.281516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119359.364368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 116962.909505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.itb.walker       118125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119970.373526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119374.278311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120850.389864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116576.131687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120685.488346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data       112950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119880.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 112089.743590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119366.965959                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                     221890                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss            1492                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples     35089296                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271     35089296    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      35089296                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        21740                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        21740    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        21740                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples       1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     596079851.996167                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    126421429.727145                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07          132      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          255      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          171      0.01%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          974      0.06%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08       220918     14.66%     14.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08        47718      3.17%     17.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08         5403      0.36%     18.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08         5355      0.36%     18.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08        42540      2.82%     21.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08      1026423     68.11%     89.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08       156976     10.42%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08           43      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08           37      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08           37      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            6      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total         1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        596079835.785996      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                8982859520                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples      1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    369189.933828                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   3393828.867283                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07      1487087     98.68%     98.68% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07        18425      1.22%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07         1291      0.09%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07          104      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           38      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total        1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       369308.520732      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                5565440                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        35089295                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100109.979018                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98866.487960                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19157.163394                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535        16508      0.05%      0.05% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303     31191620     88.89%     88.94% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071      1499601      4.27%     93.21% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839      1451586      4.14%     97.35% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       614075      1.75%     99.10% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375       285494      0.81%     99.91% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143        26548      0.08%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911         3090      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679          765      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            8      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          35089295                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples            35089296                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           429472.680045                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          135165.243714                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows          35089295    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            100000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         167384000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              35089296                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             21740                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         692973871.757130                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        2242639720.031203                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           21740    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          134000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value     10260693000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               21740                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              35111036                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             429206.759778                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            134775.804254                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows            35111035    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value              100000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           167384000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                35111036                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.233849                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.423278                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0          1154580     76.62%     76.62% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1           352408     23.38%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total      1506988                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0         1506988    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.Lmon0.readTransHist::samples           1506988                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            23.284369                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            4.938378                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                    99      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                    75      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   216      0.01%      0.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   169      0.01%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   415      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                2290      0.15%      0.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13              219233     14.55%     14.76% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15               47613      3.16%     17.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                3584      0.24%     18.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                4313      0.29%     18.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                6811      0.45%     18.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23               38761      2.57%     21.47% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25              438467     29.10%     50.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27              740804     49.16%     99.73% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                4035      0.27%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                  24      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                  27      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                  31      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                  19      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total             1506988                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples          1506988                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.014421                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.132571                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                1487087     98.68%     98.68% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                  18425      1.22%     99.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   1291      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    104      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     38      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     19      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     11      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total            1506988                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     35089645                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271     35089645    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      35089645                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        21396                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.988082                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.933661                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     1.743307                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        21395    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        21396                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples       1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     596085746.668188                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    126421508.102270                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07          129      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          261      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          178      0.01%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          944      0.06%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08       221085     14.67%     14.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08        47549      3.16%     17.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08         5429      0.36%     18.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08         5310      0.35%     18.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08        42809      2.84%     21.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08      1026009     68.08%     89.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08       157161     10.43%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08           42      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08           43      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08           32      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total         1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        596085798.402867      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                8982949376                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples      1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    363380.199444                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   3353727.125871                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07      1487400     98.70%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07        18111      1.20%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07         1294      0.09%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07          109      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           36      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           20      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            8      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total        1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       363447.895293      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                5477121                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        35089646                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100109.937840                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98867.019444                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19150.314988                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535        16523      0.05%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303     31190365     88.89%     88.93% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071      1499027      4.27%     93.21% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839      1455064      4.15%     97.35% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       612990      1.75%     99.10% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375       285230      0.81%     99.91% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143        26764      0.08%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911         2983      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679          683      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           17      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          35089646                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples            35089645                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           429468.378777                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          135148.646480                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows          35089645    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            104000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         167156000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              35089645                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             21396                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         704332302.766872                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        2264068570.109165                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           21396    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          185000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value     10145734000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               21396                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              35111041                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             429206.680058                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            134758.558158                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows            35111041    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value              104000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           167156000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                35111041                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.233221                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.422882                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0          1155526     76.68%     76.68% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1           351462     23.32%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total      1506988                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0         1506988    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.Lmon1.readTransHist::samples           1506988                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            23.284599                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            4.938349                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                   101      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                    79      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   210      0.01%      0.03% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   178      0.01%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   404      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                2283      0.15%      0.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13              219172     14.54%     14.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15               47730      3.17%     17.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                3531      0.23%     18.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                4339      0.29%     18.45% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                6841      0.45%     18.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23               38690      2.57%     21.47% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25              437727     29.05%     50.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27              741568     49.21%     99.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                4030      0.27%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                  22      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                  33      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                  30      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                  17      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total             1506988                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples          1506988                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.014195                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.131005                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                1487400     98.70%     98.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                  18111      1.20%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   1294      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    109      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     36      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     20      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total            1506988                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     35089565                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271     35089565    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      35089565                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        21471                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        21471    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        21471                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples       1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     596084421.641048                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    126425055.295908                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07          130      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          249      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          180      0.01%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          969      0.06%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08       220795     14.65%     14.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08        47769      3.17%     17.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08         5511      0.37%     18.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08         5314      0.35%     18.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08        42712      2.83%     21.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08      1025508     68.05%     89.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08       157721     10.47%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           50      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08           43      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08           32      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total         1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        596084422.414358      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                8982928640                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples      1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    364654.264002                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   3370727.152099                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07      1487326     98.70%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07        18195      1.21%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07         1304      0.09%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           83      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           29      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           29      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            7      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total        1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       364738.879882      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                5496576                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        35089565                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100108.448452                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98865.610256                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19151.400008                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535        16426      0.05%      0.05% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303     31193111     88.90%     88.94% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071      1497639      4.27%     93.21% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839      1453366      4.14%     97.35% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       613372      1.75%     99.10% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375       285150      0.81%     99.91% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143        26717      0.08%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911         3051      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679          716      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447           17      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          35089565                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples            35089565                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           429469.397925                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          135139.374577                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows          35089565    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            105000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         167547000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              35089565                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             21471                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         701680139.117880                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        2258071981.005117                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           21471    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          146000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value     10289898000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               21471                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              35111036                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             429206.733604                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            134736.037421                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows            35111036    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value              105000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           167547000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                35111036                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.233212                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.422876                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0          1155540     76.68%     76.68% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1           351448     23.32%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total      1506988                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0         1506988    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.Lmon2.readTransHist::samples           1506988                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            23.284548                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            4.938351                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                   101      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                    80      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   196      0.01%      0.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   185      0.01%      0.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   411      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                2300      0.15%      0.22% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13              218958     14.53%     14.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15               47885      3.18%     17.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                3565      0.24%     18.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                4338      0.29%     18.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                6731      0.45%     18.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23               38831      2.58%     21.47% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25              437690     29.04%     50.52% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27              741482     49.20%     99.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                4129      0.27%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                  28      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                  29      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                  33      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                  13      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total             1506988                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples          1506988                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.014244                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.131669                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                1487326     98.70%     98.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                  18195      1.21%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   1304      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     83      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     29      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     29      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     12      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total            1506988                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     35089449                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271     35089449    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      35089449                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        21582                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        21582    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        21582                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples       1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     596082468.075393                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    126425685.535598                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07          134      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          250      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          169      0.01%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          989      0.07%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08       220850     14.66%     14.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08        47702      3.17%     17.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08         5465      0.36%     18.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08         5386      0.36%     18.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08        42748      2.84%     21.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08      1025592     68.06%     89.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08       157572     10.46%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08           53      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08           36      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08           35      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total         1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        596082451.862914      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                8982898944                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples      1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    366505.904493                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   3368654.945002                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07      1487211     98.69%     98.69% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07        18317      1.22%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07         1272      0.08%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07          111      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           37      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           20      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total        1506988                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       366624.493765      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                5524992                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        35089449                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100105.663095                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98863.850480                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19141.515305                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535        16489      0.05%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303     31192481     88.89%     88.94% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071      1499999      4.27%     93.22% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839      1451868      4.14%     97.35% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       613737      1.75%     99.10% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375       284521      0.81%     99.91% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143        26590      0.08%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911         3055      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679          693      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447           16      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          35089449                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples            35089449                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           429470.797874                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          135145.495577                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows          35089449    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value            115000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         167477000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              35089449                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             21582                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         698038511.027708                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        2243047651.559529                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           21582    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          146000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value     10035450000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               21582                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              35111031                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             429206.811358                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            134756.168025                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows            35111031    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value              113000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           167477000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                35111031                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.233609                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.423126                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0          1154942     76.64%     76.64% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1           352046     23.36%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total      1506988                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0         1506988    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.Lmon3.readTransHist::samples           1506988                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            23.284471                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            4.938409                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                   100      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                    75      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   207      0.01%      0.03% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   175      0.01%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   397      0.03%      0.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                2315      0.15%      0.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13              219069     14.54%     14.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15               47748      3.17%     17.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                3591      0.24%     18.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                4312      0.29%     18.45% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                6794      0.45%     18.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23               38892      2.58%     21.48% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25              438037     29.07%     50.55% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27              741124     49.18%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                4047      0.27%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                  26      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                  27      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                  31      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                  19      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total             1506988                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples          1506988                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.014317                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.131588                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                1487211     98.69%     98.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                  18317      1.22%     99.90% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   1272      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    111      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     37      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     20      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     13      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total            1506988                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples    140357956                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000002                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271    140357956    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total      140357956                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        86189                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.997041                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.983530                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      0.868589                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        86188    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         86189                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples        1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      2384332488.380796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     503968320.329426                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08          134      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          214      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          254      0.02%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          789      0.05%      0.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09       160136     10.63%     10.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09       108832      7.22%     17.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09         4928      0.33%     18.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09         6771      0.45%     18.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09        45573      3.02%     21.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09       858841     56.99%     78.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09       320402     21.26%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09           35      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09           34      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09           41      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            4      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total          1506988                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         2384332508.466135      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                35931636480                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples       1506988                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1463730.301767                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    8470349.267982                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07      1503296     99.76%     99.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08         3496      0.23%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           36      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           39      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           36      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           32      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           28      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           14      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            8      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total         1506988                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1464119.789673      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                22064129                       # Number of bytes written
system.Hmon.readLatencyHist::samples        140357955                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109366.593497                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108117.698400                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19798.433309                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        65935      0.05%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303        15359      0.01%      0.06% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071    129106494     91.98%     92.04% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      6088345      4.34%     96.38% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607      3554043      2.53%     98.91% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375       325040      0.23%     99.14% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143      1144420      0.82%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911        49461      0.04%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679         8718      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447          140      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total          140357955                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples            140357956                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            107367.574301                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           66485.971558                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000               2438484      1.74%      1.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000           1443212      1.03%      2.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000          2210759      1.58%      4.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000          9369841      6.68%     11.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000          2504041      1.78%     12.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000          3441410      2.45%     15.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000          3292514      2.35%     17.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000          2796184      1.99%     19.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000          2255990      1.61%     21.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000          4437498      3.16%     24.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000          4252006      3.03%     27.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000          2331019      1.66%     29.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000          2319186      1.65%     30.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000          4185222      2.98%     33.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000          2180896      1.55%     35.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000          2662054      1.90%     37.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000          2277384      1.62%     38.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000          5339604      3.80%     42.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000          1906779      1.36%     43.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000         4409960      3.14%     47.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           74303913     52.94%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          166582000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total              140357956                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              86189                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          174847060.460152                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         1094047256.207666                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             87      0.10%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             15      0.02%      0.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             16      0.02%      0.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             23      0.03%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             10      0.01%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             10      0.01%      0.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             17      0.02%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             16      0.02%      0.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              6      0.01%      0.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             10      0.01%      0.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             15      0.02%      0.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              7      0.01%      0.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              6      0.01%      0.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              5      0.01%      0.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             18      0.02%      0.30% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              9      0.01%      0.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            14      0.02%      0.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            85905     99.67%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       9587506000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                86189                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples              140444145                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              107301.684196                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             66470.484903                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 2439828      1.74%      1.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000             1444729      1.03%      2.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000            2212451      1.58%      4.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000            9379186      6.68%     11.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000            2514361      1.79%     12.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000            3445237      2.45%     15.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000            3294994      2.35%     17.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000            2805208      2.00%     19.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000            2258918      1.61%     21.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000            4440643      3.16%     24.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000            4259343      3.03%     27.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000            2334155      1.66%     29.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000            2321310      1.65%     30.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000            4187351      2.98%     33.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000            2218989      1.58%     35.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000            2662916      1.90%     37.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000            2278128      1.62%     38.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000            5340580      3.80%     42.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000            1907971      1.36%     43.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000           4413338      3.14%     47.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             74284509     52.89%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value            166582000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                140444145                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples      1506988                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.020147                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.711800                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0            366875     24.34%     24.34% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            742892     49.30%     73.64% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2            397206     26.36%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                15      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total       1506988                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples      1506988                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0          1506988    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total      1506988                       # Outstanding write transactions
system.Hmon.readTransHist::samples            1506988                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             93.137988                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            19.686447                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                    115      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    85      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  221      0.01%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  179      0.01%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                  498      0.03%      0.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 3396      0.23%      0.30% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55               258943     17.18%     17.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 7345      0.49%     17.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                 3591      0.24%     18.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                 4677      0.31%     18.52% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                 7852      0.52%     19.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                52047      3.45%     22.49% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103              671125     44.53%     67.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111             496685     32.96%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                131      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                 24      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                 27      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                 35      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                 11      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total              1506988                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples           1506988                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.057177                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.330873                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1               1490821     98.93%     98.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                 15327      1.02%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   644      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    36      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    26      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  25      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  24      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  32      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  22      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  15      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   8      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total             1506988                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   430455695                       # DTB read hits
system.cpu0.dtb.read_misses                  82212015                       # DTB read misses
system.cpu0.dtb.write_hits                   93362328                       # DTB write hits
system.cpu0.dtb.write_misses                     3063                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               512667710                       # DTB read accesses
system.cpu0.dtb.write_accesses               93365391                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        523818023                       # DTB hits
system.cpu0.dtb.misses                       82215078                       # DTB misses
system.cpu0.dtb.accesses                    606033101                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   694653431                       # ITB inst hits
system.cpu0.itb.inst_misses                         3                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               694653434                       # ITB inst accesses
system.cpu0.itb.hits                        694653431                       # DTB hits
system.cpu0.itb.misses                              3                       # DTB misses
system.cpu0.itb.accesses                    694653434                       # DTB accesses
system.cpu0.numCycles                     30139786405                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  694613985                       # Number of instructions committed
system.cpu0.committedOps                    695627629                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            610992196                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     282705                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     84658275                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   610992196                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads         1313408097                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         433090007                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          3378558975                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          254504068                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    523889460                       # number of memory refs
system.cpu0.num_load_insts                  430503016                       # Number of load instructions
system.cpu0.num_store_insts                  93386444                       # Number of store instructions
system.cpu0.num_idle_cycles               7872.009952                       # Number of idle cycles
system.cpu0.num_busy_cycles              30139778532.990047                       # Number of busy cycles
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.Branches                         84965426                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                171791352     24.69%     24.69% # Class of executed instruction
system.cpu0.op_class::IntMult                   38303      0.01%     24.70% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                70      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     24.70% # Class of executed instruction
system.cpu0.op_class::MemRead               430503016     61.88%     86.58% # Class of executed instruction
system.cpu0.op_class::MemWrite               93386444     13.42%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 695719185                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            75831                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          694758332                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            75831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9161.930240                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1389382693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1389382693                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    694577600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      694577600                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    694577600                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       694577600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    694577600                       # number of overall hits
system.cpu0.icache.overall_hits::total      694577600                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        75831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        75831                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        75831                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         75831                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        75831                       # number of overall misses
system.cpu0.icache.overall_misses::total        75831                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   9061730738                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9061730738                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   9061730738                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9061730738                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   9061730738                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9061730738                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    694653431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    694653431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    694653431                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    694653431                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    694653431                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    694653431                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000109                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000109                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 119499.027284                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 119499.027284                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 119499.027284                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 119499.027284                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 119499.027284                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 119499.027284                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        75831                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        75831                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        75831                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        75831                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        75831                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        75831                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   8901337262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8901337262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   8901337262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8901337262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   8901337262                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8901337262                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 117383.883399                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117383.883399                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 117383.883399                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117383.883399                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 117383.883399                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117383.883399                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1217                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements         94393068                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.996402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76358542                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         94393068                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             0.808942                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.996402                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1142029232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1142029232                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data    336042913                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      336042913                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     93335605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      93335605                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         6671                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         6671                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         7308                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7308                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         8801                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8801                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data    429378518                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       429378518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data    429385189                       # number of overall hits
system.cpu0.dcache.overall_hits::total      429385189                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data     94391154                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     94391154                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        16254                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        16254                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data         1701                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1701                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         1689                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1689                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data     94407408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      94407408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data     94409109                       # number of overall misses
system.cpu0.dcache.overall_misses::total     94409109                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 10507720547372                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10507720547372                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1027949730                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1027949730                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    166299890                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    166299890                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      1783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1783500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 10508748497102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10508748497102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 10508748497102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10508748497102                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data    430434067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    430434067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     93351859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     93351859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         8997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         8958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data    523785926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    523785926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data    523794298                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    523794298                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.219293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.219293                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000174                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.203177                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.203177                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.187729                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187729                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.017526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.180240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.180241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.180241                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 111321.030648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111321.030648                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 63242.877446                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63242.877446                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 98460.562463                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 98460.562463                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 11359.872611                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11359.872611                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 111312.753096                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111312.753096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 111310.747537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111310.747537                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        39536                       # number of writebacks
system.cpu0.dcache.writebacks::total            39536                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data         1649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data     94391154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     94391154                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        16254                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        16254                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data         1701                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1701                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data     94407408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     94407408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data     94409109                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     94409109                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 10312675973014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10312675973014                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    995265084                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    995265084                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data    164437110                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    164437110                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      1793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 10313671238098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10313671238098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 10313835675208                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10313835675208                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data    138265755                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    138265755                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     50058500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     50058500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    188324255                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    188324255                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.219293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.219293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.203177                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.203177                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.004446                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004446                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.017415                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017415                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.180240                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.180240                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.180241                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.180241                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 109254.686864                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109254.686864                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 61232.009598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61232.009598                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 96670.846561                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96670.846561                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 44837.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44837.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  9432.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9432.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 109246.418863                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109246.418863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 109246.192284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109246.192284                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            296024                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   415379877                       # DTB read hits
system.cpu1.dtb.read_misses                  79516119                       # DTB read misses
system.cpu1.dtb.write_hits                   89338131                       # DTB write hits
system.cpu1.dtb.write_misses                     2935                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    18                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               494895996                       # DTB read accesses
system.cpu1.dtb.write_accesses               89341066                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        504718008                       # DTB hits
system.cpu1.dtb.misses                       79519054                       # DTB misses
system.cpu1.dtb.accesses                    584237062                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   670335820                       # ITB inst hits
system.cpu1.itb.inst_misses                        13                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               670335833                       # ITB inst accesses
system.cpu1.itb.hits                        670335820                       # DTB hits
system.cpu1.itb.misses                             13                       # DTB misses
system.cpu1.itb.accesses                    670335833                       # DTB accesses
system.cpu1.numCycles                     29166182938                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  670296322                       # Number of instructions committed
system.cpu1.committedOps                    671422144                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            589496237                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu1.num_func_calls                     309808                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     81937448                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   589496237                       # number of integer instructions
system.cpu1.num_fp_insts                          145                       # number of float instructions
system.cpu1.num_int_register_reads         1266209113                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         418376872                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          3260762775                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          246428628                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    504798594                       # number of memory refs
system.cpu1.num_load_insts                  415434200                       # Number of load instructions
system.cpu1.num_store_insts                  89364394                       # Number of store instructions
system.cpu1.num_idle_cycles              1006679312.367737                       # Number of idle cycles
system.cpu1.num_busy_cycles              28159503625.632263                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.965485                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.034515                       # Percentage of idle cycles
system.cpu1.Branches                         82279570                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                166690586     24.82%     24.82% # Class of executed instruction
system.cpu1.op_class::IntMult                   37177      0.01%     24.83% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                81      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     24.83% # Class of executed instruction
system.cpu1.op_class::MemRead               415434200     61.86%     86.69% # Class of executed instruction
system.cpu1.op_class::MemWrite               89364394     13.31%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 671526439                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           107112                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          670040513                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6255.513042                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1340778752                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1340778752                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    670228708                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      670228708                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    670228708                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       670228708                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    670228708                       # number of overall hits
system.cpu1.icache.overall_hits::total      670228708                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst       107112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       107112                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst       107112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        107112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst       107112                       # number of overall misses
system.cpu1.icache.overall_misses::total       107112                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   8963517454                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8963517454                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   8963517454                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8963517454                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   8963517454                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8963517454                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    670335820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    670335820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    670335820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    670335820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    670335820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    670335820                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000160                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000160                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 83683.597113                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83683.597113                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 83683.597113                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83683.597113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 83683.597113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83683.597113                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst       107112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107112                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst       107112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst       107112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107112                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   8733786546                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8733786546                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   8733786546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8733786546                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   8733786546                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8733786546                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 81538.824277                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81538.824277                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 81538.824277                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81538.824277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 81538.824277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81538.824277                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1668                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements         91298650                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.598888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           73964899                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         91298650                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.810142                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.598888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.998433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998433                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1100732984                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1100732984                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data    324057105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      324057105                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     89306074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      89306074                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data        16243                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        16243                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         8445                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8445                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         9921                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9921                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data    413363179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       413363179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data    413379422                       # number of overall hits
system.cpu1.dcache.overall_hits::total      413379422                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data     91288875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     91288875                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        19126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19126                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         3016                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         3016                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         3062                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3062                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         1549                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1549                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data     91308001                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      91308001                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data     91311017                       # number of overall misses
system.cpu1.dcache.overall_misses::total     91311017                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 10135506876371                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10135506876371                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1171701804                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1171701804                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    270606999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    270606999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data     20924500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20924500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 10136678578175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10136678578175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 10136678578175                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10136678578175                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data    415345980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    415345980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     89325200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     89325200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data        19259                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        19259                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        11507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        11470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        11470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data    504671180                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    504671180                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data    504690439                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    504690439                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.219790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.219790                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.156602                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.156602                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.266099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.266099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.135048                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.135048                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.180926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.180925                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180925                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 111026.747524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111026.747524                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 61262.250549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61262.250549                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 88375.897779                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 88375.897779                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 13508.392511                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13508.392511                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 111016.323511                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111016.323511                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 111012.656646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111012.656646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        46789                       # number of writebacks
system.cpu1.dcache.writebacks::total            46789                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         3015                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3015                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data     91288875                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     91288875                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        19126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19126                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         3016                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3016                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         1548                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1548                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data     91308001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     91308001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data     91311017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     91311017                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 9947962081383                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9947962081383                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1133441820                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1133441820                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data    266015501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    266015501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      4559500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4559500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data     17828500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17828500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 9949095523203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 9949095523203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 9949361538704                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 9949361538704                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data    103161289                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    103161289                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     48985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     48985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    152146289                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    152146289                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.219790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.219790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.156602                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.156602                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.004084                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004084                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.134961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.134961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.180926                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.180926                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.180925                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.180925                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 108972.337334                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108972.337334                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 59261.833107                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59261.833107                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 88201.426061                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 88201.426061                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 97010.638298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 97010.638298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 11517.118863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11517.118863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 108961.924631                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108961.924631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 108961.238913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108961.238913                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            297118                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                       27952                       # DTB read hits
system.cpu2.dtb.read_misses                         2                       # DTB read misses
system.cpu2.dtb.write_hits                      24704                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                   27954                       # DTB read accesses
system.cpu2.dtb.write_accesses                  24704                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                            52656                       # DTB hits
system.cpu2.dtb.misses                              2                       # DTB misses
system.cpu2.dtb.accesses                        52658                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                      127057                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                  127058                       # ITB inst accesses
system.cpu2.itb.hits                           127057                       # DTB hits
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.accesses                       127058                       # DTB accesses
system.cpu2.numCycles                     30239745175                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     126459                       # Number of instructions committed
system.cpu2.committedOps                       140486                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               126710                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       5335                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        15498                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      126710                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads             229901                       # number of times the integer registers were read
system.cpu2.num_int_register_writes             85482                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads              515323                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes              52710                       # number of times the CC registers were written
system.cpu2.num_mem_refs                        55332                       # number of memory refs
system.cpu2.num_load_insts                      28517                       # Number of load instructions
system.cpu2.num_store_insts                     26815                       # Number of store instructions
system.cpu2.num_idle_cycles              30238895555.206608                       # Number of idle cycles
system.cpu2.num_busy_cycles              849619.793395                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000028                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.999972                       # Percentage of idle cycles
system.cpu2.Branches                            20969                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                    87681     61.14%     61.14% # Class of executed instruction
system.cpu2.op_class::IntMult                     384      0.27%     61.40% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     61.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                24      0.02%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::MemRead                   28517     19.88%     81.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                  26815     18.70%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    143421                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1746                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             121170                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1746                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            69.398625                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           255860                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          255860                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst       125311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125311                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst       125311                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst       125311                       # number of overall hits
system.cpu2.icache.overall_hits::total         125311                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1746                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1746                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1746                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1746                       # number of overall misses
system.cpu2.icache.overall_misses::total         1746                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    149970977                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    149970977                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    149970977                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    149970977                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    149970977                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    149970977                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst       127057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       127057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst       127057                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       127057                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst       127057                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       127057                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.013742                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013742                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.013742                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013742                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.013742                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013742                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 85894.030355                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85894.030355                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 85894.030355                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85894.030355                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 85894.030355                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85894.030355                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1746                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1746                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1746                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1746                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1746                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1746                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    146464023                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    146464023                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    146464023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    146464023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    146464023                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    146464023                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.013742                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013742                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.013742                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013742                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.013742                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013742                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 83885.465636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83885.465636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 83885.465636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83885.465636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 83885.465636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83885.465636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                68                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements              612                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          206.294936                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              31131                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.867647                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   206.294936                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.805840                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.805840                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           106016                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          106016                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data        26758                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          26758                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data        24304                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         24304                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          230                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          230                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data          238                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          238                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          248                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data        51062                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           51062                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data        51292                       # number of overall hits
system.cpu2.dcache.overall_hits::total          51292                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          652                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          137                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           32                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           32                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           10                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data          789                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           789                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data          821                       # number of overall misses
system.cpu2.dcache.overall_misses::total          821                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data     33709997                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     33709997                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      7348500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7348500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      1186999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1186999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       424000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       424000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data     41058497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     41058497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data     41058497                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     41058497                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data        27410                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        27410                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data        24441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        24441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          262                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          262                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data          270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data        51851                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        51851                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data        52113                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        52113                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.023787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023787                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.005605                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005605                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.122137                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.122137                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.118519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.118519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.038760                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.038760                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.015217                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015217                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.015754                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015754                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 51702.449387                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51702.449387                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 53638.686131                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53638.686131                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 37093.718750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37093.718750                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data        42400                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        42400                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 52038.652725                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52038.652725                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 50010.349574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 50010.349574                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu2.dcache.writebacks::total              194                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          652                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          652                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          137                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           32                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data          789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data          821                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data     32403003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     32403003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      7074500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7074500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1188001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1188001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       404000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       404000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data     39477503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     39477503                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data     40665504                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     40665504                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       322501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       322501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       480001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       480001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.023787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.005605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.122137                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.122137                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.038760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.038760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.015217                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015217                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.015754                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015754                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 49697.857362                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49697.857362                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 51638.686131                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51638.686131                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 37125.031250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 37125.031250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data        40400                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        40400                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 50034.858048                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50034.858048                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 49531.673569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49531.673569                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry                68                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                          65                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                         63                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                      65                       # DTB read accesses
system.cpu3.dtb.write_accesses                     63                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                              128                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                          128                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                         287                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu3.itb.hits                              287                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                          287                       # DTB accesses
system.cpu3.numCycles                     30299705760                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                        281                       # Number of instructions committed
system.cpu3.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                         32                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                         342                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu3.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu3.num_mem_refs                          134                       # number of memory refs
system.cpu3.num_load_insts                         68                       # Number of load instructions
system.cpu3.num_store_insts                        66                       # Number of store instructions
system.cpu3.num_idle_cycles              30299704822.049583                       # Number of idle cycles
system.cpu3.num_busy_cycles                937.950420                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu3.Branches                               58                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu3.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu3.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                       379                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst          287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst          287                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst          287                       # number of overall hits
system.cpu3.icache.overall_hits::total            287                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst          287                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst          287                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          149.041565                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   149.041565                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.582194                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.582194                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data           57                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data           60                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data          117                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data          119                       # number of overall hits
system.cpu3.dcache.overall_hits::total            119                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::total            5                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data        35000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total        35000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data        21500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data        56500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total        56500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data        56500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total        56500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data          122                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data          124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.065574                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.016393                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.040984                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.040323                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data         8750                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total         8750                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data        21500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data        11300                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total        11300                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data        11300                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total        11300                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data            4                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data            5                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data            5                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data        27000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total        27000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data        46500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total        46500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data        46500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total        46500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.040984                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.040323                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data         6750                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total         6750                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data        19500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data         9300                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total         9300                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data         9300                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total         9300                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                     30299706016                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              30299705050.906315                       # Number of idle cycles
system.cpu4.num_busy_cycles                965.093687                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          186.002651                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   186.002651                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.726573                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.726573                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           57                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          117                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          119                       # number of overall hits
system.cpu4.dcache.overall_hits::total            119                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            4                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            5                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            5                       # number of overall misses
system.cpu4.dcache.overall_misses::total            5                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        48499                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        48499                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data        21500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        69999                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        69999                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        69999                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        69999                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.065574                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.040984                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.040323                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 12124.750000                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 12124.750000                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data        21500                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 13999.800000                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 13999.800000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 13999.800000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13999.800000                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            4                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            5                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            5                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        39501                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        39501                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        59001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        59001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        59001                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        59001                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.040984                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.040323                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data  9875.250000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  9875.250000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data        19500                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 11800.200000                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 11800.200000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 11800.200000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 11800.200000                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       74429                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                      61558                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   74429                       # DTB read accesses
system.cpu5.dtb.write_accesses                  61558                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           135987                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                       135987                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      333188                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  333188                       # ITB inst accesses
system.cpu5.itb.hits                           333188                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                       333188                       # DTB accesses
system.cpu5.numCycles                     30259718270                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     330940                       # Number of instructions committed
system.cpu5.committedOps                       381943                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               349208                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      18199                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        39159                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      349208                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             627938                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            241871                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads             1407377                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes             143705                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       146185                       # number of memory refs
system.cpu5.num_load_insts                      76583                       # Number of load instructions
system.cpu5.num_store_insts                     69602                       # Number of store instructions
system.cpu5.num_idle_cycles              30257198897.589191                       # Number of idle cycles
system.cpu5.num_busy_cycles              2519372.410807                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000083                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999917                       # Percentage of idle cycles
system.cpu5.Branches                            57671                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   245689     62.50%     62.50% # Class of executed instruction
system.cpu5.op_class::IntMult                    1154      0.29%     62.79% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.79% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                90      0.02%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.81% # Class of executed instruction
system.cpu5.op_class::MemRead                   76583     19.48%     82.29% # Class of executed instruction
system.cpu5.op_class::MemWrite                  69602     17.71%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    393118                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             5463                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             316573                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             5463                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.948563                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           671839                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          671839                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       327725                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         327725                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       327725                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          327725                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       327725                       # number of overall hits
system.cpu5.icache.overall_hits::total         327725                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         5463                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         5463                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         5463                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          5463                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         5463                       # number of overall misses
system.cpu5.icache.overall_misses::total         5463                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    519198394                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    519198394                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    519198394                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    519198394                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    519198394                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    519198394                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       333188                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       333188                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       333188                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       333188                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       333188                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       333188                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.016396                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016396                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.016396                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016396                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.016396                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016396                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 95039.061688                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 95039.061688                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 95039.061688                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 95039.061688                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 95039.061688                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 95039.061688                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         5463                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         5463                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         5463                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         5463                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         5463                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         5463                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    508209606                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    508209606                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    508209606                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    508209606                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    508209606                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    508209606                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.016396                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.016396                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.016396                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.016396                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.016396                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.016396                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 93027.568369                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 93027.568369                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 93027.568369                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 93027.568369                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 93027.568369                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 93027.568369                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               232                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements             1943                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          221.867645                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              83844                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1943                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            43.151827                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   221.867645                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.866670                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.866670                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           274026                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          274026                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        70924                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          70924                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        60356                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         60356                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          678                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          678                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          709                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          709                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          722                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          722                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data       131280                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          131280                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data       131958                       # number of overall hits
system.cpu5.dcache.overall_hits::total         131958                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data         1882                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1882                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          435                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          435                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          103                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          103                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           30                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         2317                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2317                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         2420                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2420                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data     74137495                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     74137495                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     25627999                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25627999                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4475500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4475500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1246500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1246500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     99765494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     99765494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     99765494                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     99765494                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        72806                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        72806                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        60791                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        60791                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          781                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          781                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data       133597                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       133597                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data       134378                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       134378                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.025850                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025850                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.007156                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007156                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.131882                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.131882                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.126847                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.126847                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.039894                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.039894                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.017343                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017343                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.018009                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018009                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 39392.930393                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 39392.930393                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 58914.940230                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 58914.940230                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 43451.456311                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 43451.456311                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data        41550                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        41550                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 43058.046612                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 43058.046612                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 41225.410744                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 41225.410744                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          740                       # number of writebacks
system.cpu5.dcache.writebacks::total              740                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          103                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data         1882                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1882                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          435                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          435                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          103                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          103                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           30                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         2317                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2317                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         2420                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2420                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data     70368505                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     70368505                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     24757001                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     24757001                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      4475500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      4475500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1186500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1186500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     95125506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     95125506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     99601006                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     99601006                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       960000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       960000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       594500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       594500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1554500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1554500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.025850                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.025850                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.007156                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.007156                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.131882                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.131882                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.039894                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.039894                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.017343                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017343                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.018009                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.018009                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 37390.278959                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 37390.278959                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 56912.645977                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 56912.645977                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 43451.456311                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 43451.456311                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data        39550                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total        39550                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 41055.462236                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 41055.462236                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 41157.440496                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 41157.440496                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               234                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                     30299706204                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              30299705270.070793                       # Number of idle cycles
system.cpu6.num_busy_cycles                933.929210                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          180.284219                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   180.284219                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.704235                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.704235                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           58                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          118                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          120                       # number of overall hits
system.cpu6.dcache.overall_hits::total            120                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            3                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            4                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            4                       # number of overall misses
system.cpu6.dcache.overall_misses::total            4                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        21000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        21000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        15000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        15000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        36000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        36000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        36000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        36000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         7000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         7000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        15000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        15000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         9000                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         9000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         9000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            4                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        15000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        15000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        13000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        13000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        28000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        28000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        28000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        28000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         5000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         5000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        13000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        13000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         7000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         7000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         7000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         7000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2210                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       1978                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2212                       # DTB read accesses
system.cpu7.dtb.write_accesses                   1978                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             4188                       # DTB hits
system.cpu7.dtb.misses                              2                       # DTB misses
system.cpu7.dtb.accesses                         4190                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       10396                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   10396                       # ITB inst accesses
system.cpu7.itb.hits                            10396                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        10396                       # DTB accesses
system.cpu7.numCycles                     30139786594                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      10217                       # Number of instructions committed
system.cpu7.committedOps                        12148                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                11201                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        697                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1174                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       11201                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              20410                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              7703                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               44386                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               4801                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         4546                       # number of memory refs
system.cpu7.num_load_insts                       2296                       # Number of load instructions
system.cpu7.num_store_insts                      2250                       # Number of store instructions
system.cpu7.num_idle_cycles              30139691598.997978                       # Number of idle cycles
system.cpu7.num_busy_cycles              94995.002019                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu7.Branches                             1911                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     7953     63.41%     63.41% # Class of executed instruction
system.cpu7.op_class::IntMult                      38      0.30%     63.71% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.71% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.05%     63.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.76% # Class of executed instruction
system.cpu7.op_class::MemRead                    2296     18.31%     82.06% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2250     17.94%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     12543                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              229                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               8794                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              229                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            38.401747                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            21021                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           21021                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        10167                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          10167                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        10167                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           10167                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        10167                       # number of overall hits
system.cpu7.icache.overall_hits::total          10167                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          229                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          229                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          229                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           229                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          229                       # number of overall misses
system.cpu7.icache.overall_misses::total          229                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     19552999                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     19552999                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     19552999                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     19552999                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     19552999                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     19552999                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        10396                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        10396                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        10396                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        10396                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        10396                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        10396                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022028                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022028                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022028                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022028                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022028                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022028                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 85384.275109                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 85384.275109                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 85384.275109                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 85384.275109                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 85384.275109                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 85384.275109                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          229                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          229                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          229                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     19094001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     19094001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     19094001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     19094001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     19094001                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     19094001                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 83379.917031                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 83379.917031                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 83379.917031                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 83379.917031                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 83379.917031                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 83379.917031                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                39                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements               80                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          230.019253                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               2909                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               80                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            36.362500                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   230.019253                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.898513                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.898513                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8488                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8488                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         2027                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2027                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         1903                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1903                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           27                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           27                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           43                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           43                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         3930                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            3930                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         3957                       # number of overall hits
system.cpu7.dcache.overall_hits::total           3957                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          100                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          100                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           25                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            5                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          125                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          130                       # number of overall misses
system.cpu7.dcache.overall_misses::total          130                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      4685498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      4685498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1597000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1597000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       298500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       298500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data        80500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        80500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      6282498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      6282498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      6282498                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      6282498                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2127                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2127                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         1928                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1928                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         4055                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4055                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         4087                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4087                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.047015                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047015                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012967                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012967                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.156250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.156250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.122449                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.122449                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.104167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.104167                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030826                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030826                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031808                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031808                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 46854.980000                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 46854.980000                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data        63880                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        63880                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        49750                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        49750                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        16100                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        16100                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 50259.984000                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 50259.984000                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 48326.907692                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 48326.907692                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           37                       # number of writebacks
system.cpu7.dcache.writebacks::total               37                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            4                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          100                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           25                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          125                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          125                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          130                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      4484502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      4484502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1547000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1547000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data        70500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        70500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      6031502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6031502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      6315002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6315002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        75000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        75000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       148500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       148500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.047015                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.047015                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012967                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012967                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.156250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.156250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.040816                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.040816                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.104167                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.104167                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030826                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030826                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031808                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031808                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 44845.020000                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 44845.020000                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data        61880                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        61880                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        56700                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        56700                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         6500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        14100                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        14100                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 48252.016000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 48252.016000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 48576.938462                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 48576.938462                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                23                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -324189734.400000
system.mem_ctrls.total_actEnergy                       85916942092.800018
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -218699424.000000
system.mem_ctrls.total_preEnergy                       57959841888.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1428304051.200000
system.mem_ctrls.total_readEnergy                       561637471948.800049
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -431403356.160000
system.mem_ctrls.total_writeEnergy                       566288547.840000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -891919796183.039307
system.mem_ctrls.total_refreshEnergy                       17507400354324.494141
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -262306904512.319977
system.mem_ctrls.total_actBackEnergy                       5682648999870.722656
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -2876284456944.000000
system.mem_ctrls.total_preBackEnergy                       55989988422336.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       15.0699
system.cpu.totalNumCycles                       240844337362.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       182541588379.198151
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1200976578.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       273.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       167325721.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       846044816.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       182849703.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1365378766.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       2580497181.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       851802679.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       209.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       616840.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1200976578.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       273.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1365460770.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       17.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1365460753.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       190381.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       845882573.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       182764402.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       1190463382.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       161734136.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       185682674.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       35980.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       930796243
system.mem_ctrls.total_reads                       140357956.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       86188.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       141522414.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       980745322.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       271434.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       140339704.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
