Date Sun Nov GMT Server NCSA Content type text html Last modified Wed Oct GMT Content length Visualization the Cornell Theory Center Overview Gallery Scientific Images and AnimationVisualization StaffEducationStudent Animation final projects Introductory computer graphics lab lectureCS Topics computer graphics Fall and Student projects visualization Software VPLA Visual Programming Language for AnimationData Explorer Repository DocumentationRenderMan Other Visualization Software Used the CTC Software Evaluation Study August Hardware Media Virtual Reality the CTC CTC Graphics Facilities MPEG from Data Explorer MPEG optimization Slides Style suggestions for video IBM POWER Visualization System PVSURL http www cornell edu Visualization updated April MIME Version Server CERN Date Tuesday Jan GMT Content Type text html Content Length Last Modified Wednesday Jan GMT Boyer PhotoBoyer circa Date Wed Jan GMT Server Apache Content type text html Content length Last modified Mon Feb GMT PradhanName Dhiraj Pradhan Title COE Endowed Chair Computer ScienceEDUCATION Electrical Engineering University Iowa Electrical Engineering Brown University Electrical Engineering Annamalai University EXPERIENCE Educational COE Endowed Chair Professor Computer Science Texas University January present Professor Department Electrical and Computer Engineering University Massachusetts January January Associate Professor School Engineering Oakland University September December Research Associate Professor Stanford University June August Associate Professor Department Computer Science University Regina September July Industrial Staff Engineer IBM Systems Development Laboratory October August Consulting Consultant Mitre CDC IBM DEC and Data General present HONORS PROFESSIONAL ACTIVITIES Professional Activities Program Chair and IEEE International Line Testing Workshop Program Committee Member Fault Tolerant Computing Symposium and Computer Architecture Conference and VLSI Test Design Editor IEEE Transactions Computers present Editor IEEE Computer Society Press present Associate Editor Journal Circuits present Editor Journal Electronic Testing present Workshop Chair IEEE Workshop Fault tolerant Parallel and Distributed Systems General Chair IEEE Workshop Fault Tolerant Parallel and Distributed Systems Program Chair and IEEE VLSI Test Symposium and IEEE Distinguished Visitor Computer Society ACM Lecturer Advisory Committee IEEE Technical Committee Parallel Processing Conference Chair International Symposium Fault Tolerant Computing Awards IEEE Meritorious Computer Society Service Award Best Paper Award VLSI Design Conference Humboldt Distinguished Senior Scientist Award Germany Fellow IEEE RESEARCH INTERESTS AREAS EXPERTISE Fault Tolerant Computing VLSI Testing Computer Architecture Computer Aided Design RESEARCH SUPPORT NRC AFOSR multiple grants NSF multiple grants NSF ONR NSF NSF Texas Texas TEXT BOOKS Fault Tolerant Systems Design Prentice Hall Inc April Manufacturability The Art Process and Design Integration with Gyvez IEEE Press Fault Tolerant Computing Theory and Techniques Editor and Author Vol and Prentice Hall Inc May Second Edition appear SELECTED PUBLICATIONS Journals Issues Fault Tolerant Memory Management with Bowen IEEE Transactions Computers appear Line Detection Circuit Built Self Test for Achieving Zero Aliasing with Gupta IEEE Transactions Computers accepted Can Concurrent Checkers Help BIST with Gupta IEEE Transactions Computers appear Efficient Logic Verification Synthesis Environment with Kunz and Reddy IEEE Transactions Computer Aided Design accepted Scheme Reduce Test Application Time Circuits with Full Scan with Saxena IEEE Transactions Computer Aided Designs accepted The Effect Program Behavior Fault Observability with Bowen IEEE Transactions Computers accepted Processor Allocation Hypercube Multicomputers Fast and Efficient Strategies for Cubic and Non Cubic Allocation with Das Sharma IEEE Transactions Parallel and distributed Systems appear The Hierarchical Full Map Directory Scheme Protocol and Performance with Maa and Thiebault IEEE Transactions Computers appear Fault Tolerant Hybrid Memory Structure Memory Management Algorithm with Bowen IEEE Transactions Computers Vol March Static and Dynamic Location Management Distributed Mobile Environments with Krishna and Vaidya Computer Communication special issue Mobile Computing Survey Fault Injection Experimentation for Validating Computer System Dependability with Clark COMPUTER June Degradable Byzantine Agreement with Vaidya IEEE Transactions Computers Vol January Safe System Level Diagnosis with Vaidya IEEE Transactions Vol March Recursive Learning Precise Implication Procedure and its application Test Verification and Optimization with Kunz IEEE Transactions Computer Aided Design September Roll Forward Checkpointing Scheme Novel Fault Tolerant Architecture with Vaidya IEEE Transactions Computers Vol October Yield Optimization Redundant Multimegabit RAM Using the Center Satellite Model with Das Sharma and Meyer IEEE Transactions VLSI systems December Communication Structures Fault Tolerant Distributed Systems with Meyer NETWORKS vol The Hyper deBruijn Networks Scalable Versatile Architecture with Ganesan Transactions Parallel and Distributed Systems Vol September The Effect Memory Management Policies System Reliability with Bowen IEEE Transactions Reliability Vol September Processor and Memory Based Checkpoint and Rollback Recovery with Bowen COMPUTER February Modeling Live and Dead Lines Cache Memory Systems with Thiebault and Mendelson IEEE Transactions Computers Vol January New Algorithm for Rank Order Filtering and Sorting with Kar IEEE Transactions ASSP vol August Survey Checkpoint and Rollback Recovery Techniques with Bowen COMPUTER Vol February Accelerated Dynamic Learning for Test Pattern Generation Combinational Circuits with Kunz IEEE Transactions Computer Aided Design Vol May Fault Tolerant Design Strategies for High Reliability and Safety with Vaidya IEEE Transactions Computers Vol October CONFERENCES LOT Logic Optimization with Testability New Transformations using Recursive Learning with Chatterjee and Wolfgang Kunz ICCAD San Jose November Performance and Reliability Assessment Subsystems with Meyer and Vaidya International Workshop Evaluation Techniques for Dependable Systems October Enhanced Tool for Evaluating the Dependability Fault Tolerant Computing Systems International Workshop Evaluation Techniques for Dependable Systems October Routing Mobile Wireless Networks with Krishna Chatterjee and Vaidya USENIX Symposium Mobile and Location Independent Computing April Improving OBDD Based Verification Synthesis Environment with Reddy and Kunz Design automation Conference June Cluster based Approach for Routing Hoc Networks with Krishna Chatterjee and Vaidya USENIX Symposium Location Independent and Mobile Computing April Modified Tree Structure for Location Management Mobile Environments with Dolev IEEE Infocom Special Topics April Providing Seamless Communications Mobile Wireless Networks with Krishna Bakshi and Vaidya International Conference Mobile Computers and Networking Berkeley November Novel Verification Framework Combining Structural and OBDD Methods Synthesis Environment with Reddy and Kunz Design Automation Conference San Francisco June Design Methodology for Test Synthesis BIST with Chatterjee IEEE BIST DFT Workshop March Novel Pattern Generator for NearPerfect Fault Coverage with Chatterjee IEEE VLSI Test Symposium April ATPG based Transformations for Random Pattern Testable Logic Synthesis with Chatterjee and Kunz IEEE ACM Intl conference CAD November Functional Learning New Approach Learning Digital Circuits with Mukherjee and Jain IEEE VLSI Test Symposium April Location Management Distributed Mobile Environment with Krishna and Vaidya Proc Intl Conf Parallel and Distributed Information Systems September New Pseudo Random Test Pattern Generators for Stuck and Transition Faults with Chatterjee IEEE VLSI Test Symposium April Bit Serial Generalized Median Filters with Bar IEEE International Symposium for Computer Aided Systems Job Scheduling Mesh Multicomputers with Das Sharma International Conference Parallel Processing Vol Subcube Level Time Sharing Hypercube Multicomputers with Das Sharma and Holland International Conference Parallel Processing Vol GLFSR New Test Pattern Generator for BIST with Chatterjee International Test Conference Recovery Multicomputers with Finite Error Detection Latency with Krishna and Vaidya Proc Intl Conference Parallel Processing August Patents Easily Testable High Speed Architectures for Large RAMs Patent May Method Circuit Verification and Multi Level Circuit Optimization Based Structural Implications Patent June 