module wideexpr_00272(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s5);
  assign y1 = {5'sb00010};
  assign y2 = s3;
  assign y3 = s4;
  assign y4 = 1'sb0;
  assign y5 = &((s6)>>>(((3'sb000)<($unsigned((ctrl[1]?{1{6'b111110}}:3'b001))))&({((ctrl[1]?1'sb0:($signed(1'sb1))<<<(s3)))>>(~($signed((ctrl[0]?6'sb110010:s1)))),$signed((&(2'sb11))^($unsigned({4{5'sb10001}}))),(s1)+((($signed(3'sb110))>>(+(1'b0)))+($signed($signed(s0)))),(3'sb100)>>>((ctrl[2]?($signed(u2))-((s6)==(s6)):((ctrl[7]?s5:2'sb10))!=((3'sb101)>>(5'sb11111))))})));
  assign y6 = (ctrl[7]?{2{{$unsigned({s0,s3,s3,2'sb01}),{3{-(s4)}}}}}:$signed((ctrl[7]?s6:(ctrl[1]?(2'sb11)+(2'sb00):4'sb1010))));
  assign y7 = (+(+((ctrl[0]?(5'sb00100)>>(2'sb00):(6'sb001011)<<(2'b01)))))-((2'b10)<<($signed((ctrl[5]?(1'sb1)^(s0):$unsigned(s6)))));
endmodule
