INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:50:26 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 tehb2/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            muli1/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.564ns (15.947%)  route 2.973ns (84.053%))
  Logic Levels:           7  (LUT1=1 LUT2=1 LUT4=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=483, unset)          0.537     0.537    tehb2/fifo/clk
                         FDRE                                         r  tehb2/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  tehb2/fifo/Head_reg[0]/Q
                         net (fo=7, unplaced)         0.562     1.274    tehb2/fifo/Memory_reg_0_15_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     1.397 r  tehb2/fifo/Memory_reg_0_15_0_0/DP/O
                         net (fo=3, unplaced)         0.425     1.822    oehb2/fifo_out
                         LUT4 (Prop_lut4_I1_O)        0.051     1.873 f  oehb2/reg_value_i_4/O
                         net (fo=2, unplaced)         0.281     2.154    oehb2/reg_value_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.197 r  oehb2/data_reg[31]_i_3/O
                         net (fo=66, unplaced)        0.359     2.556    oehb2/reg_value_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.599 f  oehb2/full_reg_i_3__0/O
                         net (fo=1, unplaced)         0.270     2.869    mux1/tehb1/full_reg_reg_8
                         LUT2 (Prop_lut2_I1_O)        0.043     2.912 r  mux1/tehb1/full_reg_i_2__2/O
                         net (fo=7, unplaced)         0.305     3.217    muli1/oehb/q1_reg[16]
                         LUT4 (Prop_lut4_I3_O)        0.043     3.260 f  muli1/oehb/Head[1]_i_2/O
                         net (fo=7, unplaced)         0.305     3.565    muli1/oehb/validArray_reg[0]_0
                         LUT1 (Prop_lut1_I0_O)        0.043     3.608 r  muli1/oehb/q0_reg_i_1/O
                         net (fo=47, unplaced)        0.466     4.074    muli1/multiply_unit/oehb_ready
                         DSP48E1                                      r  muli1/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=483, unset)          0.510     6.510    muli1/multiply_unit/clk
                         DSP48E1                                      r  muli1/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     6.115    muli1/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  2.041    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2478.188 ; gain = 267.082 ; free physical = 188285 ; free virtual = 249640
