
ucore.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a0da01 	mov	sp, #4096	; 0x1000
   4:	eaffffff 	b	8 <init>

00000008 <init>:
   8:	e92d4800 	push	{fp, lr}
   c:	e28db004 	add	fp, sp, #4
  10:	e59f0004 	ldr	r0, [pc, #4]	; 1c <init+0x14>
  14:	eb00000a 	bl	44 <puts>
  18:	eafffffe 	b	18 <init+0x10>
  1c:	000000c4 	andeq	r0, r0, r4, asr #1

00000020 <putchar>:
  20:	e92d4800 	push	{fp, lr}
  24:	e28db004 	add	fp, sp, #4
  28:	e24dd008 	sub	sp, sp, #8
  2c:	e50b0008 	str	r0, [fp, #-8]
  30:	e51b0008 	ldr	r0, [fp, #-8]
  34:	eb000016 	bl	94 <uart_putchar>
  38:	e1a00003 	mov	r0, r3
  3c:	e24bd004 	sub	sp, fp, #4
  40:	e8bd8800 	pop	{fp, pc}

00000044 <puts>:
  44:	e92d4800 	push	{fp, lr}
  48:	e28db004 	add	fp, sp, #4
  4c:	e24dd008 	sub	sp, sp, #8
  50:	e50b0008 	str	r0, [fp, #-8]
  54:	ea000006 	b	74 <puts+0x30>
  58:	e51b3008 	ldr	r3, [fp, #-8]
  5c:	e5d33000 	ldrb	r3, [r3]
  60:	e51b2008 	ldr	r2, [fp, #-8]
  64:	e2822001 	add	r2, r2, #1
  68:	e50b2008 	str	r2, [fp, #-8]
  6c:	e1a00003 	mov	r0, r3
  70:	ebffffea 	bl	20 <putchar>
  74:	e51b3008 	ldr	r3, [fp, #-8]
  78:	e5d33000 	ldrb	r3, [r3]
  7c:	e3530000 	cmp	r3, #0
  80:	1afffff4 	bne	58 <puts+0x14>
  84:	e3a03000 	mov	r3, #0
  88:	e1a00003 	mov	r0, r3
  8c:	e24bd004 	sub	sp, fp, #4
  90:	e8bd8800 	pop	{fp, pc}

00000094 <uart_putchar>:
  94:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  98:	e28db000 	add	fp, sp, #0
  9c:	e24dd00c 	sub	sp, sp, #12
  a0:	e1a03000 	mov	r3, r0
  a4:	e54b3005 	strb	r3, [fp, #-5]
  a8:	e59f3010 	ldr	r3, [pc, #16]	; c0 <uart_putchar+0x2c>
  ac:	e55b2005 	ldrb	r2, [fp, #-5]
  b0:	e5832000 	str	r2, [r3]
  b4:	e28bd000 	add	sp, fp, #0
  b8:	e8bd0800 	pop	{fp}
  bc:	e12fff1e 	bx	lr
  c0:	ff012000 	undefined instruction 0xff012000

Disassembly of section .rodata:

000000c4 <.rodata>:
  c4:	6c6c6568 	cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60
  c8:	75202c6f 	strvc	r2, [r0, #-3183]!	; 0xc6f
  cc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
  d0:	0000000a 	andeq	r0, r0, sl

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003341 	andeq	r3, r0, r1, asr #6
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000029 	andeq	r0, r0, r9, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 	undefined instruction 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	09060053 	stmdbeq	r6, {r0, r1, r4, r6}
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0x20a
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	031b021a 	tsteq	fp, #-1610612735	; 0xa0000001

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <uart_putchar+0x10d0c90>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e382e 	teqcc	lr, lr, lsr #16
  10:	2941462d 	stmdbcs	r1, {r0, r2, r3, r5, r9, sl, lr}^
  14:	352e3420 	strcc	r3, [lr, #-1056]!	; 0x420
  18:	Address 0x00000018 is out of bounds.

