{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701823655381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701823655382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 19:47:35 2023 " "Processing started: Tue Dec  5 19:47:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701823655382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823655382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823655382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701823655763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701823655763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_synchronizer-convert_sync " "Found design unit 1: gray_synchronizer-convert_sync" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672439 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_synchronizer " "Found entity 1: gray_synchronizer" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-sync " "Found design unit 1: synchronizer-sync" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672440 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_stage_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_stage_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_stage_synchronizer-sync " "Found design unit 1: two_stage_synchronizer-sync" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672441 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_stage_synchronizer " "Found entity 1: two_stage_synchronizer" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file control_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_generic_pkg " "Found design unit 1: control_generic_pkg" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_generic_pkg-body " "Found design unit 2: control_generic_pkg-body" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_project3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads_project3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_project3-top_level " "Found design unit 1: ads_project3-top_level" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ads_project3 " "Found entity 1: ads_project3" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rt1 " "Found design unit 1: bin_to_gray-rt1" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672443 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rt1 " "Found design unit 1: gray_to_bin-rt1" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672443 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dual_port_ram_dual_clock-rtl " "Found design unit 1: true_dual_port_ram_dual_clock-rtl" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672444 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_dual_clock " "Found entity 1: true_dual_port_ram_dual_clock" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arch " "Found design unit 1: fsm-fsm_arch" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672444 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701823672444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823672444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ads_project3 " "Elaborating entity \"ads_project3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701823672580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "placeholder ads_project3.vhd(20) " "Verilog HDL or VHDL warning at ads_project3.vhd(20): object \"placeholder\" assigned a value but never read" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701823672582 "|ads_project3"}
{ "Warning" "WSGN_EMPTY_SHELL" "ads_project3 " "Entity \"ads_project3\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1701823672584 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1701823673480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701823673795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701823673795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_clock " "No output dependent on input pin \"base_clock\"" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701823674115 "|ads_project3|base_clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701823674115 "|ads_project3|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701823674115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701823674115 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701823674115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701823674115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701823674121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 19:47:54 2023 " "Processing ended: Tue Dec  5 19:47:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701823674121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701823674121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701823674121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701823674121 ""}
