<profile>

<section name = "Vivado HLS Report for 'softmax_latency'" level="0">
<item name = "Date">Tue Mar 23 18:08:28 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.962 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 45.000 ns, 45.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">0, -, 617, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_axi_mulocq_U569">myproject_axi_mulocq, i0 * i1</column>
<column name="myproject_axi_mulocq_U570">myproject_axi_mulocq, i0 * i1</column>
<column name="myproject_axi_mulocq_U571">myproject_axi_mulocq, i0 * i1</column>
<column name="myproject_axi_mulocq_U572">myproject_axi_mulocq, i0 * i1</column>
<column name="myproject_axi_mulocq_U573">myproject_axi_mulocq, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_table1_U">softmax_latency_emb6, 3, 0, 0, 0, 1024, 18, 1, 18432</column>
<column name="invert_table2_U">softmax_latency_incg, 1, 0, 0, 0, 1024, 18, 1, 18432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln703_1_fu_272_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln703_2_fu_276_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln703_fu_281_p2">+, 0, 0, 18, 18, 18</column>
<column name="exp_sum_V_fu_285_p2">+, 0, 0, 18, 18, 18</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_2_reg_467">18, 0, 18, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="exp_res_0_V_reg_455">18, 0, 18, 0</column>
<column name="exp_res_1_V_reg_461">18, 0, 18, 0</column>
<column name="exp_res_2_V_reg_437">18, 0, 18, 0</column>
<column name="exp_res_3_V_reg_443">18, 0, 18, 0</column>
<column name="exp_res_4_V_reg_449">18, 0, 18, 0</column>
<column name="inv_exp_sum_V_reg_482">18, 0, 18, 0</column>
<column name="mul_ln1118_1_reg_526">30, 0, 30, 0</column>
<column name="mul_ln1118_2_reg_531">30, 0, 30, 0</column>
<column name="mul_ln1118_3_reg_536">30, 0, 30, 0</column>
<column name="mul_ln1118_4_reg_541">30, 0, 30, 0</column>
<column name="mul_ln1118_reg_521">30, 0, 30, 0</column>
<column name="y_V_5_reg_472">10, 0, 10, 0</column>
<column name="exp_res_0_V_reg_455">64, 32, 18, 0</column>
<column name="exp_res_1_V_reg_461">64, 32, 18, 0</column>
<column name="exp_res_2_V_reg_437">64, 32, 18, 0</column>
<column name="exp_res_3_V_reg_443">64, 32, 18, 0</column>
<column name="exp_res_4_V_reg_449">64, 32, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax_latency, return value</column>
<column name="data_0_V">in, 16, ap_none, data_0_V, pointer</column>
<column name="data_1_V">in, 16, ap_none, data_1_V, pointer</column>
<column name="data_2_V">in, 16, ap_none, data_2_V, pointer</column>
<column name="data_3_V">in, 16, ap_none, data_3_V, pointer</column>
<column name="data_4_V">in, 16, ap_none, data_4_V, pointer</column>
<column name="res_0_V">out, 16, ap_vld, res_0_V, pointer</column>
<column name="res_0_V_ap_vld">out, 1, ap_vld, res_0_V, pointer</column>
<column name="res_1_V">out, 16, ap_vld, res_1_V, pointer</column>
<column name="res_1_V_ap_vld">out, 1, ap_vld, res_1_V, pointer</column>
<column name="res_2_V">out, 16, ap_vld, res_2_V, pointer</column>
<column name="res_2_V_ap_vld">out, 1, ap_vld, res_2_V, pointer</column>
<column name="res_3_V">out, 16, ap_vld, res_3_V, pointer</column>
<column name="res_3_V_ap_vld">out, 1, ap_vld, res_3_V, pointer</column>
<column name="res_4_V">out, 16, ap_vld, res_4_V, pointer</column>
<column name="res_4_V_ap_vld">out, 1, ap_vld, res_4_V, pointer</column>
</table>
</item>
</section>
</profile>
