

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>ScopeIO on Digilent Starter Spartan 3 &mdash; hdl4fpga  documentation</title>
  

  
  
  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="genindex.html"/>
        <link rel="search" title="Search" href="search.html"/>
    <link rel="top" title="hdl4fpga  documentation" href="index.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="index.html" class="icon icon-home"> hdl4fpga
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="scopeio.html">entity scopeio</a></li>
<li class="toctree-l1"><a class="reference internal" href="slides.html">Slides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">hdl4fpga</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html">Docs</a> &raquo;</li>
        
      <li>ScopeIO on Digilent Starter Spartan 3</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="scopeio-on-digilent-starter-spartan-3">
<h1>ScopeIO on Digilent Starter Spartan 3<a class="headerlink" href="#scopeio-on-digilent-starter-spartan-3" title="Permalink to this headline">Â¶</a></h1>
<div class="highlight-vhdl notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324</pre></div></td><td class="code"><div class="highlight"><pre><span></span>--                                                                            --
-- Author(s):                                                                 --
--   Miguel Angel Sagreras                                                    --
--                                                                            --
-- Copyright (C) 2015                                                         --
--    Miguel Angel Sagreras                                                   --
--                                                                            --
-- This source file may be used and distributed without restriction provided  --
-- that this copyright statement is not removed from the file and that any    --
-- derivative work contains  the original copyright notice and the associated --
-- disclaimer.                                                                --
--                                                                            --
-- This source file is free software; you can redistribute it and/or modify   --
-- it under the terms of the GNU General Public License as published by the   --
-- Free Software Foundation, either version 3 of the License, or (at your     --
-- option) any later version.                                                 --
--                                                                            --
-- This source is distributed in the hope that it will be useful, but WITHOUT --
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or      --
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for   --
-- more details at http://www.gnu.org/licenses/.                              --
--                                                                            --

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library hdl4fpga;
use hdl4fpga.std.all;

library unisim;
use unisim.vcomponents.all;

architecture beh of s3starter is

    constant inputs : natural := 1;

    signal sys_clk    : std_logic;
    signal vga_clk    : std_logic;

    constant sample_size : natural := 14;

    function sintab (
        constant base : integer;
        constant size : natural)
        return integer_vector is
        variable offset : natural;
        variable retval : integer_vector(0 to size-1);
    begin
        for i in 0 to size-1 loop
            offset := base + i;
            retval(i) := integer(127.0*sin(2.0*MATH_PI*real((offset))/64.0));
            retval(i) := 0;
            if i=0 then
                retval(i) := 127;
            end if;
            if i=400    then
                retval(i) := -63;
            end if;
            if i=735 then
                retval(i) := -63;
            end if;
        end loop;
        return retval;
    end;

    signal input_addr : unsigned(12-1 downto 0);
    signal input_ena  : std_logic := &#39;1&#39;;
    signal input_dv   : std_logic;
    signal sample     : std_logic_vector(sample_size-1 downto 0);
    
    constant baudrate      : natural := 115200;

    signal uart_sin   : std_logic;
    signal uart_rxc   : std_logic;
    signal uart_ena   : std_logic;
    signal uart_rxdv  : std_logic;
    signal uart_rxd   : std_logic_vector(8-1 downto 0);
    signal vga_rgb    : std_logic_vector(3-1 downto 0);

    signal clk_mouse  : std_logic;
    signal istreamdaisy_frm  : std_logic;
    signal istreamdaisy_irdy : std_logic;
    signal istreamdaisy_data : std_logic_vector(8-1 downto 0);

    signal mousedaisy_frm    : std_logic;
    signal mousedaisy_irdy   : std_logic;
    signal mousedaisy_data   : std_logic_vector(8-1 downto 0);

    signal si_clk    : std_logic;
    signal si_frm    : std_logic;
    signal si_irdy   : std_logic;
    signal si_data   : std_logic_vector(8-1 downto 0);
    signal so_data   : std_logic_vector(8-1 downto 0);

    signal display    : std_logic_vector(0 to 16-1);
    signal vga_blank  : std_logic;
    signal vga_lck    : std_logic;

    type display_param is record
        layout : natural;
        mul    : natural;
        div    : natural;
    end record;

    constant mode600p    : natural := 0;
    constant mode1080p   : natural := 1;
    constant mode600px16 : natural := 2;

    type displayparam_vector is array (natural range &lt;&gt;) of display_param;
    constant video_params : displayparam_vector(0 to 2) := (
        mode600p    =&gt; (layout =&gt; 1, mul =&gt; 4, div =&gt; 5),
        mode1080p   =&gt; (layout =&gt; 0, mul =&gt; 3, div =&gt; 1),
        mode600px16 =&gt; (layout =&gt; 6, mul =&gt; 4, div =&gt; 5));

    constant video_mode : natural := mode600px16;

begin

    clkin_ibufg : ibufg
    port map (
        I =&gt; xtal,
        O =&gt; sys_clk);

    videodcm_e : entity hdl4fpga.dfs
    generic map (
        dfs_frequency_mode =&gt; &quot;low&quot;,
        dcm_per =&gt; 20.0,
        dfs_mul =&gt; video_params(video_mode).mul,
        dfs_div =&gt; video_params(video_mode).div)
    port map(
        dcm_rst =&gt; button(0),
        dcm_clk =&gt; sys_clk,
        dfs_clk =&gt; vga_clk,
        dcm_lck =&gt; vga_lck);

    input_ena &lt;= &#39;1&#39;; --uart_ena;
    process (sys_clk)
    begin
        if rising_edge(sys_clk) then
            if input_ena=&#39;1&#39; then
                input_addr &lt;= input_addr + 1;
            end if;
        end if;
    end process;

    samples_e : entity hdl4fpga.rom
    generic map (
        latency =&gt; 2,
        bitrom =&gt; to_bitrom(sintab(base =&gt; 0, size =&gt; 2**input_addr&#39;length), sample_size))
    port map (
        clk  =&gt; sys_clk,
        addr =&gt; std_logic_vector(input_addr),
        data =&gt; sample);
    ena_e : entity hdl4fpga.align
    generic map (
        n =&gt; 1,
        d =&gt; (0 to 0 =&gt; 2))
    port map (
        clk =&gt; sys_clk,
        di(0) =&gt; input_ena,
        do(0) =&gt; input_dv);

    process (sys_clk)
        constant max_count : natural := (50*10**6+16*baudrate/2)/(16*baudrate);
        variable cntr      : unsigned(0 to unsigned_num_bits(max_count-1)-1) := (others =&gt; &#39;0&#39;);
    begin
        if rising_edge(sys_clk) then
            if cntr &gt;= max_count-1 then
                uart_ena &lt;= &#39;1&#39;;
                cntr := (others =&gt; &#39;0&#39;);
            else
                uart_ena &lt;= &#39;0&#39;;
                cntr := cntr + 1;
            end if;
        end if;
    end process;

    uart_sin &lt;= rs232_rxd;
    uart_rxc &lt;= sys_clk;
    uartrx_e : entity hdl4fpga.uart_rx
    generic map (
        baudrate =&gt; baudrate,
        clk_rate =&gt; 16*baudrate)
    port map (
        uart_sin  =&gt; uart_sin,
        uart_rxc  =&gt; uart_rxc,
        uart_ena  =&gt; uart_ena,
        uart_rxdv =&gt; uart_rxdv,
        uart_rxd  =&gt; uart_rxd);

    istreamdaisy_e : entity hdl4fpga.scopeio_istreamdaisy
    generic map (
        istream_esc =&gt; std_logic_vector(to_unsigned(character&#39;pos(&#39;\&#39;), 8)),
        istream_eos =&gt; std_logic_vector(to_unsigned(character&#39;pos(NUL), 8)))
    port map (
        stream_clk  =&gt; uart_rxc,
        stream_dv   =&gt; uart_rxdv,
        stream_data =&gt; uart_rxd,

        chaini_data =&gt; uart_rxd,

        chaino_frm  =&gt; istreamdaisy_frm,  
        chaino_irdy =&gt; istreamdaisy_irdy,
        chaino_data =&gt; istreamdaisy_data);

    -- From EMARD&#39;s ULX3S code
    ps2mouse_b : block
        constant C_tracesfg_gui: std_logic_vector(0 to inputs*vga_rgb&#39;length-1) := b&quot;111&quot;; --  RGB

        signal rst          : std_logic;
        signal clk_mouse    : std_logic;
        signal clkmouse_ena : std_logic;
    begin

        rst &lt;= not vga_lck;
        clk_mouse &lt;= sys_clk;
        process (sys_clk)
        begin
            if rising_edge(sys_clk) then
                clkmouse_ena &lt;= not clkmouse_ena;
            end if;
        end process;
    
        ps2mouse2daisy_e: entity hdl4fpga.scopeio_ps2mouse2daisy
        generic map(
            C_inputs    =&gt; inputs,
            C_tracesfg  =&gt; C_tracesfg_gui,
            vlayout_id  =&gt; video_params(video_mode).layout
        )
        port map (
            clk         =&gt; clk_mouse,
            clk_ena     =&gt; clkmouse_ena,
            ps2m_reset  =&gt; rst,
            ps2m_clk    =&gt; ps2_clk,
            ps2m_dat    =&gt; ps2_data,
            -- daisy input
            chaini_frm  =&gt; istreamdaisy_frm,
            chaini_irdy =&gt; istreamdaisy_irdy,
            chaini_data =&gt; istreamdaisy_data,
            -- daisy output
            chaino_frm  =&gt; mousedaisy_frm,
            chaino_irdy =&gt; mousedaisy_irdy,
            chaino_data =&gt; mousedaisy_data
        );

        si_frm  &lt;= mousedaisy_frm;
        si_irdy &lt;= mousedaisy_irdy;
        si_data &lt;= mousedaisy_data;
    end block;

    si_clk  &lt;= sys_clk;
    scopeio_e : entity hdl4fpga.scopeio
    generic map (
        test =&gt; true,
        axis_unit   =&gt; std_logic_vector(to_unsigned(25,5)),
        inputs           =&gt; inputs,
        vlayout_id       =&gt; video_params(video_mode).layout,
        default_tracesfg =&gt; b&quot;1_1_1&quot;,
        default_gridfg   =&gt; b&quot;1_0_0&quot;,
        default_gridbg   =&gt; b&quot;0_0_0&quot;,
        default_hzfg     =&gt; b&quot;1_1_1&quot;,
        default_hzbg     =&gt; b&quot;0_0_1&quot;,
        default_vtfg     =&gt; b&quot;1_1_1&quot;,
        default_vtbg     =&gt; b&quot;0_0_1&quot;,
        default_textbg   =&gt; b&quot;0_0_0&quot;,
        default_sgmntbg  =&gt; b&quot;1_1_1&quot;,
        default_bg       =&gt; b&quot;0_0_0&quot;)
    port map (
        si_clk      =&gt; si_clk,
        si_frm      =&gt; si_frm,
        si_irdy     =&gt; si_irdy,
        si_data     =&gt; si_data,
        so_data     =&gt; so_data,
        input_clk   =&gt; sys_clk,
        input_ena   =&gt; input_dv,
        input_data  =&gt; sample,
        video_clk   =&gt; vga_clk,
        video_pixel =&gt; vga_rgb,
        video_hsync =&gt; vga_hsync,
        video_vsync =&gt; vga_vsync,
        video_blank =&gt; vga_blank);

    led(7 downto 2) &lt;= (others =&gt; &#39;Z&#39;);

    led(1) &lt;= uart_rxdv;
    process(uart_rxc, button(0))
    begin
        if button(0)=&#39;1&#39; then
            led(0) &lt;= &#39;0&#39;;
        elsif rising_edge(uart_rxc) then
            if uart_rxdv=&#39;1&#39; then
                led(0) &lt;= &#39;1&#39;;
                display &lt;= std_logic_vector(resize(unsigned(uart_rxd), display&#39;length));
            end if;
        end if;
    end process;

    seg7_e : entity hdl4fpga.seg7
    generic map (
        refresh =&gt; 2*8)
    port map (
        clk  =&gt; uart_rxc,
        data =&gt; display,
        segment_a  =&gt; s3s_segment_a,
        segment_b  =&gt; s3s_segment_b,
        segment_c  =&gt; s3s_segment_c,
        segment_d  =&gt; s3s_segment_d,
        segment_e  =&gt; s3s_segment_e,
        segment_f  =&gt; s3s_segment_f,
        segment_g  =&gt; s3s_segment_g,
        segment_dp =&gt; s3s_segment_dp,
        display_turnon =&gt; s3s_anodes);

    vga_red   &lt;= vga_rgb(2);
    vga_green &lt;= vga_rgb(1);
    vga_blue  &lt;= vga_rgb(0);

    expansion_a2 &lt;= (others =&gt; &#39;Z&#39;);
    rs232_txd &lt;= &#39;Z&#39;;
    ps2_clk &lt;= &#39;Z&#39;;
    ps2_data &lt;= &#39;Z&#39;;
end;
</pre></div>
</td></tr></table></div>
</div>


           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018.

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>