# üîå CSE231L Digital Logic Design Lab

Welcome to the **CSE231L Digital Logic Design Lab** repository!  
This repository is dedicated to organizing and documenting all lab materials, resources, and updates related to the Digital Logic Design Lab course.  

[![License: CC BY‚ÄëNC 4.0](https://img.shields.io/badge/License‚ÄëCC%20BY‚ÄëNC%204.0-lightgrey.svg)](https://creativecommons.org/licenses/by-nc/4.0/)

---

## üìÅ Repository Contents

This repository is organized into the following folders:

- **lab-manuals/** ‚Äî Detailed lab manuals and experiment procedures.
- **pre-lab-materials/** ‚Äî Pre-lab reading materials and preparation guides.
- **lab-reports/** ‚Äî Lab report templates and sample submissions.
- **simulations/** ‚Äî Logisim simulation files and circuit designs.
- **quizzes-viva/** ‚Äî Quiz preparation materials and viva voce questions.
- **final-prep/** ‚Äî Materials for final lab examination.
- **resources/** ‚Äî Supplementary guides, datasheets, and reference materials.

---

## üìå Course Information

- **Course Code:** CSE231L  
- **Course Title:** Digital Logic Design Lab  
- **Section:** 10  
- **Course Faculty:** [Dr. Mohammad Monirujjaman Khan[KMM]](https://ece.northsouth.edu/people/monirujjaman-khan/)   
- **Lab Instructor:** [Samia Chowdhury](https://bd.linkedin.com/in/samia-chowdhury-5502581b2)   
- **Department:** Electrical and Computer Engineering  
- **Program:** Undergraduate Engineering  
- **Semester:** **Spring 2021**  
- **Required Software:** Logisim  

---

## üéØ Lab Description

This lab course provides hands-on experience with digital logic design principles and practices. Students will work with digital logic gates, combinational and sequential circuits, arithmetic units, and various digital components using simulation software and practical implementations. The lab complements the theoretical concepts covered in CSE231 Digital Logic Design course.

---

## üß© Lab Experiments Covered

1. **Lab 1:** Digital Logic Gates and Boolean Functions
   - Basic gate operations and truth table verification
   - Boolean function implementation and analysis

2. **Lab 2:** Universal Logic Gates
   - Implementation of all gates using NAND and NOR
   - Universal gate properties and applications

3. **Lab 3:** Combinational Logic Design (Canonical Form)
   - Sum-of-products and product-of-sums implementations
   - Canonical form circuit design and testing

4. **Lab 4:** Combinational Logic Design (K-Maps)
   - Karnaugh map simplification techniques
   - Optimized circuit design using K-maps

5. **Lab 5:** Binary Arithmetic
   - Binary addition, subtraction circuits
   - Arithmetic logic unit (ALU) components

6. **Lab 6:** Multiplexers and Decoders
   - MUX/DEMUX design and applications
   - Decoder implementations and code conversion

7. **Lab 7:** Flip-Flops and Registers
   - Sequential circuit elements
   - Register design and operation

8. **Lab 8:** Synchronous Sequential Circuits
   - State machine design and implementation
   - Clocked sequential circuits

---

## üéì Learning Outcomes

Upon successful completion of this lab course, students will be able to:

- **LO1:** Implement and test digital logic gates and Boolean functions
- **LO2:** Design circuits using universal logic gates
- **LO3:** Create combinational logic circuits in canonical forms
- **LO4:** Apply Karnaugh maps for logic optimization
- **LO5:** Design and analyze binary arithmetic circuits
- **LO6:** Implement multiplexers, decoders, and encoders
- **LO7:** Work with flip-flops and register circuits
- **LO8:** Design and test synchronous sequential circuits
- **LO9:** Use Logisim software for digital circuit simulation
- **LO10:** Prepare professional lab reports and documentation

---

## üìù Evaluation & Marks Distribution

| Component | Weight |
|-----------|--------|
| Attendance and Lab Performance | **20%** |
| Lab Report Submission | **20%** |
| Quiz | **10%** |
| Viva Voce | **5%** |
| Final Setup & Simulation Test | **20%** |
| Final Exam | **20%** |
| **Total** | **100%** |

**Grading Policy:** According to NSU Grading Policy

---

## üîß Lab Requirements

- **Software:** Logisim (required)
- **Materials:** Printed lab manuals for each session
- **Equipment:** Digital logic trainers (as available)
- **Documentation:** Lab report templates and cover pages
- **Tools:** Simulation software, circuit testing equipment

---

## üë©‚Äçüè´ Instructor Details

**Lab Instructor:**
- **Name:** [Samia Chowdhury](https://bd.linkedin.com/in/samia-chowdhury-5502581b2)  
- **Email:** samia.chowdhury01@northsouth.edu  
- **Mobile:** 01735503291  
- **Office Hours:** S: 11:20 AM - 2:30 PM   

**Course Faculty:**
- **Name:** [Dr. Mohammad Monirujjaman Khan[KMM]](https://ece.northsouth.edu/people/monirujjaman-khan/)    
- **Department:** Electrical and Computer Engineering  

---

## ‚ö†Ô∏è Important Lab Policies

### Attendance and Participation
- **Mandatory attendance** for all lab sessions
- **0% score** for missed labs in attendance, performance, and report categories
- **Active participation** expected during lab activities
- **Punctuality** required for all sessions

### Lab Conduct
- **No talking** during class except for academic discussions
- **Mobile phones strictly prohibited** during lab sessions
- **Focus on lab work** and avoid distractions
- **Professional behavior** expected at all times

### Lab Report Guidelines
- **No copied reports** ‚Äì negative marking for plagiarism
- **Printed lab manuals** required for each class
- **Typed cover pages** only ‚Äì handwritten covers rejected
- **Standard cover page format** as instructed in class
- **All submissions due** at beginning of class
- **No late submissions** accepted under any circumstances

### Preparation Requirements
- **Pre-lab preparation** expected before each session
- **Print all materials** well ahead of class time
- **Group work coordination** for efficient lab execution
- **Software familiarity** with Logisim required

### Assessment Rules
- **Regular quizzes** based on lab concepts
- **Viva voce** examinations during lab sessions
- **Final practical test** with setup and simulation
- **Comprehensive final exam** covering all labs

---

## üìã Lab Schedule

- **Total Labs:** 8 experimental sessions
- **Session Duration:** Typically 3 hours per lab
- **Weekly Schedule:** As per section timing
- **Report Deadlines:** Immediate submission after lab completion
- **Final Assessment:** End-of-semester practical examination

---

## üìú License

[![License: CC BY‚ÄëNC 4.0](https://img.shields.io/badge/License‚ÄëCC%20BY‚ÄëNC%204.0-lightgrey.svg)](https://creativecommons.org/licenses/by-nc/4.0/)

This repository and its contents are licensed under a  
[Creative Commons Attribution‚ÄëNonCommercial 4.0 International License](https://creativecommons.org/licenses/by-nc/4.0/).

¬© 2025 Mosroor Mofiz Arman. Commercial use requires prior written permission.  

For commercial use requests, please contact me via my [GitHub profile](https://github.com/mosroormofizarman).
