{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 16:31:18 2019 " "Info: Processing started: Tue Apr 09 16:31:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off evenodd -c evenodd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off evenodd -c evenodd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evenodd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file evenodd.v" { { "Info" "ISGN_ENTITY_NAME" "1 evenodd " "Info: Found entity 1: evenodd" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "evenodd " "Info: Elaborating entity \"evenodd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count evenodd.v(18) " "Warning (10235): Verilog HDL Always Construct warning at evenodd.v(18): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 evenodd.v(18) " "Warning (10230): Verilog HDL assignment warning at evenodd.v(18): truncated value with size 32 to match size of target (4)" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count evenodd.v(11) " "Warning (10240): Verilog HDL Always Construct warning at evenodd.v(11): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] evenodd.v(16) " "Info (10041): Inferred latch for \"count\[0\]\" at evenodd.v(16)" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] evenodd.v(16) " "Info (10041): Inferred latch for \"count\[1\]\" at evenodd.v(16)" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] evenodd.v(16) " "Info (10041): Inferred latch for \"count\[2\]\" at evenodd.v(16)" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] evenodd.v(16) " "Info (10041): Inferred latch for \"count\[3\]\" at evenodd.v(16)" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Warning: Latch count\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "c\[0\] GND " "Warning (13410): Pin \"c\[0\]\" is stuck at GND" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[3\] GND " "Warning (13410): Pin \"c\[3\]\" is stuck at GND" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[4\] GND " "Warning (13410): Pin \"c\[4\]\" is stuck at GND" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[5\] GND " "Warning (13410): Pin \"c\[5\]\" is stuck at GND" {  } { { "evenodd.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/evenodd/evenodd.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 16:31:18 2019 " "Info: Processing ended: Tue Apr 09 16:31:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
