<root><simulation><result_generated_time />2023-05-17 18:47:04<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [384, 1, 1], 'O': [6, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('C', 16), ('K', 2)], [('C', 8)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 8), ('OY', 3)]], [], []]<O />[[[('C', 16)], [('C', 8)]], [[('K', 2)], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 3), ('OX', 3), ('FX', 3)], [('FY', 3), ('C', 2), ('K', 18)], []]<I />[[('K', 3), ('K', 3), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2), ('K', 18)], [], []]<O />[[('K', 3), ('K', 3), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2)], [('K', 18)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [2.0, 162.0, 1.0, 1.0], 'O': [128.0, 18, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [216, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [216, 23328, 23328], 'O_partial': [216, 0, 0], 'O_final': [0, 23328, 23328]}<actual_mem_utilization_individual />{'W': [0.42, 0.18, 0.0], 'I': [0.84, 0.0, 0.0], 'O': [0.42, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.42, 0.18, 0.0], 'I': [0.84, 0.18, 0.0], 'O': [0.42, 0.18, 0.0]}<effective_mem_size_bit />{'W': [72, 1990656, 5971968], 'I': [432, 165888, 165888], 'O': [216, 1296, 23328], 'O_partial': [216, 0, 0], 'O_final': [0, 1296, 23328]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 384, 1, 1], 'O': [768, 6, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [384, 384, 1, 1], 'O': [6, 6, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2239488, 746496], [746496, 746496], [746496, 0]]<I />[[373248, 20736], [20736, 20736], [20736, 0]]<O />[[(49572, 52488), (2916, 0)], [(0, 2916), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(49572, 52488), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2916, 0)], [(0, 2916), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[279936, 93312], [11664, 11664], [2916, 0]]<I />[[46656, 2592], [324, 324], [81, 0]]<O />[[(6196, 6561), (364, 0)], [(0, 46), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([6196, 6561], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [364, 0]), ([0, 46], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />2239488</mac_count></basic_info><energy><total_energy />14805077.6<mem_energy_breakdown><W />[128.1, 2311.7, 3883.7]<I />[16.6, 64.2, 107.9]<O />[4.6, 9.0, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />111974.4<total />14798536.700000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2765<utilization_without_data_loading />0.5638<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.3686<mac_utilize_temporal_without_data_loading />0.7517</mac_array_utilization><latency><latency_cycle_with_data_loading />23733<latency_cycle_without_data_loading />11637<ideal_computing_cycle />8748<data_loading><load_cycle_total />12096<load_cycle_individual />{'W': [108, 11664, 0], 'I': [324, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 325}</data_loading><mem_stalling><mem_stall_cycle_total />2889<mem_stall_cycle_individual />{'W': [[-8747], [-8346, 2889], [-8748, -8748]], 'I': [[-8747], [-486, -8748], [-8748, -8748]], 'O': [[-8748], [-8694, -8694], [-8702, -8737]]}<mem_stall_cycle_shared />{'W': [[-8747], [-8346, 2889], [0, 0]], 'I': [[-8747], [-486, 2889], [0, 0]], 'O': [[-8748], [-8694, -8694], [-8702, -8737]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [216, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [216, 23328, 23328], 'O_partial': [216, 0, 0], 'O_final': [0, 23328, 23328]}<data_size_each_level_total />{'W': [55296, 5971968, 5971968], 'I': [165888, 165888, 165888], 'O': [1296, 23328, 23328]}<loop_cycles_each_level />{'W': [81, 8748, 8748], 'I': [8748, 8748, 8748], 'O': [486, 8748, 8748]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [18, 1, 1], 'O': [18, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]], 'I': [[8.0, 0.0], [19.0, 19.0], [19.0, 19.0]], 'O': [[8.0, 0.4], [2.7, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]], 'I': [[8.0, 0.9], [341.3, 19.0], [19.0, 19.0]], 'O': [[8.0, 8.0], [48.0, 2.7], [2.7, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 0]], 'I': [[8.0, 0.9], [341.3, 19.0], [19.0, 0]], 'O': [[8.0, 0.4], [2.7, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [1026.7, 704.3], [701.6, 2.7]], 'I': [[8.0, 0.9], [1026.7, 704.3], [701.6, 2.7]], 'O': [[8.0, 0.4], [1026.7, 704.3], [701.6, 2.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8748], [81, 81, 108], [8748, 8748, 1]], 'I': [[1, 1, 8748], [486, 8748, 1], [8748, 8748, 1]], 'O': [[1, 1, 8748], [486, 486, 18], [8748, 8748, 1]]}<trans_time_real />{'W': [[0, 1, 8748], [[3, 81, 108], [108, 81, 108]], [[11664, 8748, 1], [2916, 8748, 1]]], 'I': [[0, 1, 8748], [[7, 8748, 1], [324, 8748, 1]], [[324, 8748, 1], [81, 8748, 1]]], 'O': [[0, 1, 8748], [[3, 486, 18], [3, 486, 18]], [[46, 8748, 1], [11, 8748, 1]]]}<single_stall_cycle />{'W': [[-1], [-78, 27], [2916, -5832]], 'I': [[-1], [-479, -162], [-8424, -8667]], 'O': [[-1], [-483, -483], [-8702, -8737]]}<single_stall_count />{'W': [8747, 107, 0], 'I': [8747, 0, 0], 'O': [8748, 18, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [8667, 0], 'I': [0, 0], 'O': [54, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8748, -8748], [-8702, -8748]], 1: [[-81, -8748], [-8694, -8702]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.9<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>