$date
	Sun Sep 24 10:19:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! OUT_BAR $end
$var wire 1 " OUT $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % SEL $end
$scope module mux_uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % SEL $end
$var reg 1 " OUT $end
$var reg 1 ! OUT_BAR $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#10000
1$
0#
1%
#20000
0!
1"
0%
#30000
0$
1#
1%
#40000
