

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1'
================================================================
* Date:           Sat Dec 10 20:38:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  3.921 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    16387|  19.989 ns|  0.109 ms|    3|  16387|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_930_1  |        1|    16385|         9|          8|          8|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_val_V_8 = alloca i32 1"   --->   Operation 13 'alloca' 'pix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_val_V_9 = alloca i32 1"   --->   Operation 14 'alloca' 'pix_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pix_val_V_10 = alloca i32 1"   --->   Operation 15 'alloca' 'pix_val_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_val_V_11 = alloca i32 1"   --->   Operation 16 'alloca' 'pix_val_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp103_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103"   --->   Operation 17 'read' 'cmp103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub100_cast72_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub100_cast72"   --->   Operation 18 'read' 'sub100_cast72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp103_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_1"   --->   Operation 19 'read' 'cmp103_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp103_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_2"   --->   Operation 20 'read' 'cmp103_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp103_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_3"   --->   Operation 21 'read' 'cmp103_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp103_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_4"   --->   Operation 22 'read' 'cmp103_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp103_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_5"   --->   Operation 23 'read' 'cmp103_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp103_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_6"   --->   Operation 24 'read' 'cmp103_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%icmp_ln920_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln920"   --->   Operation 25 'read' 'icmp_ln920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln915_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln915_1"   --->   Operation 26 'read' 'trunc_ln915_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pix_val_V_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V"   --->   Operation 27 'read' 'pix_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pix_val_V_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_1"   --->   Operation 28 'read' 'pix_val_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pix_val_V_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_2"   --->   Operation 29 'read' 'pix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pix_val_V_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_3"   --->   Operation 30 'read' 'pix_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub100_cast72_cast = sext i11 %sub100_cast72_read"   --->   Operation 31 'sext' 'sub100_cast72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_3_read, i10 %pix_val_V_11"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_2_read, i10 %pix_val_V_10"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_1_read, i10 %pix_val_V_9"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_read, i10 %pix_val_V_8"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body99"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_3 = load i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 41 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.94ns)   --->   "%icmp_ln930 = icmp_eq  i11 %x_3, i11 %trunc_ln915_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 42 'icmp' 'icmp_ln930' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%x_4 = add i11 %x_3, i11 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 43 'add' 'x_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln930 = br i1 %icmp_ln930, void %for.body99.split, void %for.inc126.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 44 'br' 'br_ln930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i11 %x_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 45 'zext' 'zext_ln930' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.94ns)   --->   "%cmp101 = icmp_slt  i12 %zext_ln930, i12 %sub100_cast72_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 46 'icmp' 'cmp101' <Predicate = (!icmp_ln930)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln934 = or i1 %cmp101, i1 %cmp103_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 47 'or' 'or_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln930 = store i11 %x_4, i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 48 'store' 'store_ln930' <Predicate = (!icmp_ln930)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pix_val_V_74 = load i10 %pix_val_V_8"   --->   Operation 49 'load' 'pix_val_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pix_val_V_75 = load i10 %pix_val_V_9"   --->   Operation 50 'load' 'pix_val_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%pix_val_V_78 = load i10 %pix_val_V_10"   --->   Operation 51 'load' 'pix_val_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pix_val_V_79 = load i10 %pix_val_V_11"   --->   Operation 52 'load' 'pix_val_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln931 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:931]   --->   Operation 54 'specpipeline' 'specpipeline_ln931' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 55 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934, void %for.inc, void %if.then104" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 56 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (1.83ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'img_read' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pix_val_V_80 = trunc i120 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'trunc' 'pix_val_V_80' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pix_val_V_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'pix_val_V_16' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pix_val_V_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'pix_val_V_17' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pix_val_V_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'pix_val_V_19' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 62 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.28ns)   --->   "%or_ln934_1 = or i1 %cmp101, i1 %cmp103_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 63 'or' 'or_ln934_1' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_79, i10 %pix_val_V_11_out"   --->   Operation 190 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_78, i10 %pix_val_V_10_out"   --->   Operation 191 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_75, i10 %pix_val_V_9_out"   --->   Operation 192 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_74, i10 %pix_val_V_8_out"   --->   Operation 193 'store' 'store_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln930)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%pix_val_V_23 = phi i10 %pix_val_V_17, void %if.then104, i10 %pix_val_V_79, void %for.body99.split"   --->   Operation 64 'phi' 'pix_val_V_23' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%pix_val_V_22 = phi i10 %pix_val_V_16, void %if.then104, i10 %pix_val_V_78, void %for.body99.split"   --->   Operation 65 'phi' 'pix_val_V_22' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%pix_val_V_21 = phi i10 %pix_val_V_19, void %if.then104, i10 %pix_val_V_75, void %for.body99.split"   --->   Operation 66 'phi' 'pix_val_V_21' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_20 = phi i10 %pix_val_V_80, void %if.then104, i10 %pix_val_V_74, void %for.body99.split"   --->   Operation 67 'phi' 'pix_val_V_20' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_20, i32 2, i32 9"   --->   Operation 68 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_21, i32 2, i32 9"   --->   Operation 69 'partselect' 'trunc_ln414_1' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_22, i32 2, i32 9"   --->   Operation 70 'partselect' 'trunc_ln414_2' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_23, i32 2, i32 9"   --->   Operation 71 'partselect' 'trunc_ln414_3' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_1, void %for.inc.1, void %if.then104.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 72 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_3 : Operation 73 [1/1] (1.83ns)   --->   "%img_read_6 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'img_read_6' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%pix_val_V_86 = trunc i120 %img_read_6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'trunc' 'pix_val_V_86' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pix_val_V_28 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_6, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'partselect' 'pix_val_V_28' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%pix_val_V_29 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_6, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'partselect' 'pix_val_V_29' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%pix_val_V_87 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_6, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'partselect' 'pix_val_V_87' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 78 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_1)> <Delay = 0.42>
ST_3 : Operation 79 [1/1] (0.28ns)   --->   "%or_ln934_2 = or i1 %cmp101, i1 %cmp103_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 79 'or' 'or_ln934_2' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%pix_val_V_37 = phi i10 %pix_val_V_29, void %if.then104.1, i10 %pix_val_V_23, void %for.inc"   --->   Operation 80 'phi' 'pix_val_V_37' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%pix_val_V_36 = phi i10 %pix_val_V_28, void %if.then104.1, i10 %pix_val_V_22, void %for.inc"   --->   Operation 81 'phi' 'pix_val_V_36' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%pix_val_V_35 = phi i10 %pix_val_V_87, void %if.then104.1, i10 %pix_val_V_21, void %for.inc"   --->   Operation 82 'phi' 'pix_val_V_35' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%pix_val_V_34 = phi i10 %pix_val_V_86, void %if.then104.1, i10 %pix_val_V_20, void %for.inc"   --->   Operation 83 'phi' 'pix_val_V_34' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_34, i32 2, i32 9"   --->   Operation 84 'partselect' 'trunc_ln414_4' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_35, i32 2, i32 9"   --->   Operation 85 'partselect' 'trunc_ln414_5' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln414_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_36, i32 2, i32 9"   --->   Operation 86 'partselect' 'trunc_ln414_6' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln414_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_37, i32 2, i32 9"   --->   Operation 87 'partselect' 'trunc_ln414_7' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_2, void %for.inc.2, void %if.then104.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 88 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_4 : Operation 89 [1/1] (1.83ns)   --->   "%img_read_7 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'img_read_7' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%pix_val_V_92 = trunc i120 %img_read_7" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'trunc' 'pix_val_V_92' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%pix_val_V_98 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_7, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'partselect' 'pix_val_V_98' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%pix_val_V_30 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_7, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'partselect' 'pix_val_V_30' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%pix_val_V_31 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_7, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'partselect' 'pix_val_V_31' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 94 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_2)> <Delay = 0.42>
ST_4 : Operation 95 [1/1] (0.28ns)   --->   "%or_ln934_3 = or i1 %cmp101, i1 %cmp103_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 95 'or' 'or_ln934_3' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.28ns)   --->   "%or_ln934_4 = or i1 %cmp101, i1 %cmp103_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 96 'or' 'or_ln934_4' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.28ns)   --->   "%or_ln934_5 = or i1 %cmp101, i1 %cmp103_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 97 'or' 'or_ln934_5' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.28ns)   --->   "%or_ln934_6 = or i1 %cmp101, i1 %cmp103_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 98 'or' 'or_ln934_6' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln934_7 = or i1 %cmp101, i1 %icmp_ln920_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 99 'or' 'or_ln934_7' <Predicate = (!icmp_ln930)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%pix_val_V_49 = phi i10 %pix_val_V_30, void %if.then104.2, i10 %pix_val_V_37, void %for.inc.1"   --->   Operation 100 'phi' 'pix_val_V_49' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%pix_val_V_48 = phi i10 %pix_val_V_98, void %if.then104.2, i10 %pix_val_V_36, void %for.inc.1"   --->   Operation 101 'phi' 'pix_val_V_48' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%pix_val_V_47 = phi i10 %pix_val_V_31, void %if.then104.2, i10 %pix_val_V_35, void %for.inc.1"   --->   Operation 102 'phi' 'pix_val_V_47' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%pix_val_V_46 = phi i10 %pix_val_V_92, void %if.then104.2, i10 %pix_val_V_34, void %for.inc.1"   --->   Operation 103 'phi' 'pix_val_V_46' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln414_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_46, i32 2, i32 9"   --->   Operation 104 'partselect' 'trunc_ln414_8' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln414_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_47, i32 2, i32 9"   --->   Operation 105 'partselect' 'trunc_ln414_9' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln414_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_48, i32 2, i32 9"   --->   Operation 106 'partselect' 'trunc_ln414_s' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln414_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_49, i32 2, i32 9"   --->   Operation 107 'partselect' 'trunc_ln414_10' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_3, void %for.inc.3, void %if.then104.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 108 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (1.83ns)   --->   "%img_read_8 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'img_read_8' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%pix_val_V_104 = trunc i120 %img_read_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'trunc' 'pix_val_V_104' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%pix_val_V_105 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'partselect' 'pix_val_V_105' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%pix_val_V_32 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'partselect' 'pix_val_V_32' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%pix_val_V_33 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'partselect' 'pix_val_V_33' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 114 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%pix_val_V_61 = phi i10 %pix_val_V_32, void %if.then104.3, i10 %pix_val_V_49, void %for.inc.2"   --->   Operation 115 'phi' 'pix_val_V_61' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%pix_val_V_60 = phi i10 %pix_val_V_105, void %if.then104.3, i10 %pix_val_V_48, void %for.inc.2"   --->   Operation 116 'phi' 'pix_val_V_60' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%pix_val_V_59 = phi i10 %pix_val_V_33, void %if.then104.3, i10 %pix_val_V_47, void %for.inc.2"   --->   Operation 117 'phi' 'pix_val_V_59' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%pix_val_V_58 = phi i10 %pix_val_V_104, void %if.then104.3, i10 %pix_val_V_46, void %for.inc.2"   --->   Operation 118 'phi' 'pix_val_V_58' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln414_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_58, i32 2, i32 9"   --->   Operation 119 'partselect' 'trunc_ln414_11' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln414_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_59, i32 2, i32 9"   --->   Operation 120 'partselect' 'trunc_ln414_12' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln414_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_60, i32 2, i32 9"   --->   Operation 121 'partselect' 'trunc_ln414_13' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln414_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_61, i32 2, i32 9"   --->   Operation 122 'partselect' 'trunc_ln414_14' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_4, void %for.inc.4, void %if.then104.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 123 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_6 : Operation 124 [1/1] (1.83ns)   --->   "%img_read_9 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'read' 'img_read_9' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%pix_val_V_106 = trunc i120 %img_read_9" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'trunc' 'pix_val_V_106' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%pix_val_V_107 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'partselect' 'pix_val_V_107' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%pix_val_V_38 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'partselect' 'pix_val_V_38' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%pix_val_V_39 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'partselect' 'pix_val_V_39' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 129 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%pix_val_V_73 = phi i10 %pix_val_V_38, void %if.then104.4, i10 %pix_val_V_61, void %for.inc.3"   --->   Operation 130 'phi' 'pix_val_V_73' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%pix_val_V_72 = phi i10 %pix_val_V_107, void %if.then104.4, i10 %pix_val_V_60, void %for.inc.3"   --->   Operation 131 'phi' 'pix_val_V_72' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%pix_val_V_71 = phi i10 %pix_val_V_39, void %if.then104.4, i10 %pix_val_V_59, void %for.inc.3"   --->   Operation 132 'phi' 'pix_val_V_71' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%pix_val_V_70 = phi i10 %pix_val_V_106, void %if.then104.4, i10 %pix_val_V_58, void %for.inc.3"   --->   Operation 133 'phi' 'pix_val_V_70' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln414_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_70, i32 2, i32 9"   --->   Operation 134 'partselect' 'trunc_ln414_15' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln414_16 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_71, i32 2, i32 9"   --->   Operation 135 'partselect' 'trunc_ln414_16' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln414_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_72, i32 2, i32 9"   --->   Operation 136 'partselect' 'trunc_ln414_17' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln414_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_73, i32 2, i32 9"   --->   Operation 137 'partselect' 'trunc_ln414_18' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_5, void %for.inc.5, void %if.then104.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 138 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_7 : Operation 139 [1/1] (1.83ns)   --->   "%img_read_10 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'img_read_10' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%pix_val_V_108 = trunc i120 %img_read_10" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'trunc' 'pix_val_V_108' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%pix_val_V_109 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'partselect' 'pix_val_V_109' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%pix_val_V_40 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'partselect' 'pix_val_V_40' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%pix_val_V_41 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'partselect' 'pix_val_V_41' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 144 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%pix_val_V_85 = phi i10 %pix_val_V_40, void %if.then104.5, i10 %pix_val_V_73, void %for.inc.4"   --->   Operation 145 'phi' 'pix_val_V_85' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%pix_val_V_84 = phi i10 %pix_val_V_109, void %if.then104.5, i10 %pix_val_V_72, void %for.inc.4"   --->   Operation 146 'phi' 'pix_val_V_84' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%pix_val_V_83 = phi i10 %pix_val_V_41, void %if.then104.5, i10 %pix_val_V_71, void %for.inc.4"   --->   Operation 147 'phi' 'pix_val_V_83' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%pix_val_V_82 = phi i10 %pix_val_V_108, void %if.then104.5, i10 %pix_val_V_70, void %for.inc.4"   --->   Operation 148 'phi' 'pix_val_V_82' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln414_19 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_82, i32 2, i32 9"   --->   Operation 149 'partselect' 'trunc_ln414_19' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln414_20 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_83, i32 2, i32 9"   --->   Operation 150 'partselect' 'trunc_ln414_20' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln414_21 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_84, i32 2, i32 9"   --->   Operation 151 'partselect' 'trunc_ln414_21' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln414_22 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_85, i32 2, i32 9"   --->   Operation 152 'partselect' 'trunc_ln414_22' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_6, void %for.inc.6, void %if.then104.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 153 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_8 : Operation 154 [1/1] (1.83ns)   --->   "%img_read_11 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'read' 'img_read_11' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%pix_val_V_110 = trunc i120 %img_read_11" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'trunc' 'pix_val_V_110' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%pix_val_V_111 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'partselect' 'pix_val_V_111' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%pix_val_V_42 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 157 'partselect' 'pix_val_V_42' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%pix_val_V_43 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'partselect' 'pix_val_V_43' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 159 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_6)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 3.92>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%pix_val_V_97 = phi i10 %pix_val_V_42, void %if.then104.6, i10 %pix_val_V_85, void %for.inc.5"   --->   Operation 160 'phi' 'pix_val_V_97' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%pix_val_V_96 = phi i10 %pix_val_V_111, void %if.then104.6, i10 %pix_val_V_84, void %for.inc.5"   --->   Operation 161 'phi' 'pix_val_V_96' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%pix_val_V_95 = phi i10 %pix_val_V_43, void %if.then104.6, i10 %pix_val_V_83, void %for.inc.5"   --->   Operation 162 'phi' 'pix_val_V_95' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%pix_val_V_94 = phi i10 %pix_val_V_110, void %if.then104.6, i10 %pix_val_V_82, void %for.inc.5"   --->   Operation 163 'phi' 'pix_val_V_94' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln414_23 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_94, i32 2, i32 9"   --->   Operation 164 'partselect' 'trunc_ln414_23' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln414_24 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_95, i32 2, i32 9"   --->   Operation 165 'partselect' 'trunc_ln414_24' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln414_25 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_96, i32 2, i32 9"   --->   Operation 166 'partselect' 'trunc_ln414_25' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln414_26 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_97, i32 2, i32 9"   --->   Operation 167 'partselect' 'trunc_ln414_26' <Predicate = (!icmp_ln930)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.42ns)   --->   "%br_ln934 = br i1 %or_ln934_7, void %for.inc.7, void %if.then104.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934]   --->   Operation 168 'br' 'br_ln934' <Predicate = (!icmp_ln930)> <Delay = 0.42>
ST_9 : Operation 169 [1/1] (1.83ns)   --->   "%img_read_12 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'read' 'img_read_12' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%pix_val_V_112 = trunc i120 %img_read_12" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'trunc' 'pix_val_V_112' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%pix_val_V_113 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'partselect' 'pix_val_V_113' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%pix_val_V_44 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'partselect' 'pix_val_V_44' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%pix_val_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'partselect' 'pix_val_V_45' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.42ns)   --->   "%br_ln935 = br void %for.inc.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:935]   --->   Operation 174 'br' 'br_ln935' <Predicate = (!icmp_ln930 & or_ln934_7)> <Delay = 0.42>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%pix_val_V_103 = phi i10 %pix_val_V_44, void %if.then104.7, i10 %pix_val_V_97, void %for.inc.6"   --->   Operation 175 'phi' 'pix_val_V_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%pix_val_V_102 = phi i10 %pix_val_V_113, void %if.then104.7, i10 %pix_val_V_96, void %for.inc.6"   --->   Operation 176 'phi' 'pix_val_V_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%pix_val_V_101 = phi i10 %pix_val_V_45, void %if.then104.7, i10 %pix_val_V_95, void %for.inc.6"   --->   Operation 177 'phi' 'pix_val_V_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%pix_val_V_100 = phi i10 %pix_val_V_112, void %if.then104.7, i10 %pix_val_V_94, void %for.inc.6"   --->   Operation 178 'phi' 'pix_val_V_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln414_27 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_100, i32 2, i32 9"   --->   Operation 179 'partselect' 'trunc_ln414_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln414_28 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_101, i32 2, i32 9"   --->   Operation 180 'partselect' 'trunc_ln414_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln414_29 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_102, i32 2, i32 9"   --->   Operation 181 'partselect' 'trunc_ln414_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln414_30 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_val_V_103, i32 2, i32 9"   --->   Operation 182 'partselect' 'trunc_ln414_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln414_30, i8 %trunc_ln414_29, i8 %trunc_ln414_28, i8 %trunc_ln414_27, i8 %trunc_ln414_26, i8 %trunc_ln414_25, i8 %trunc_ln414_24, i8 %trunc_ln414_23, i8 %trunc_ln414_22, i8 %trunc_ln414_21, i8 %trunc_ln414_20, i8 %trunc_ln414_19, i8 %trunc_ln414_18, i8 %trunc_ln414_17, i8 %trunc_ln414_16, i8 %trunc_ln414_15, i8 %trunc_ln414_14, i8 %trunc_ln414_13, i8 %trunc_ln414_12, i8 %trunc_ln414_11, i8 %trunc_ln414_10, i8 %trunc_ln414_s, i8 %trunc_ln414_9, i8 %trunc_ln414_8, i8 %trunc_ln414_7, i8 %trunc_ln414_6, i8 %trunc_ln414_5, i8 %trunc_ln414_4, i8 %trunc_ln414_3, i8 %trunc_ln414_2, i8 %trunc_ln414_1, i8 %trunc_ln4"   --->   Operation 183 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (1.65ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes1, i256 %p_Result_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = true> <Delay = 1.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 264> <FIFO>
ST_9 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %pix_val_V_103, i10 %pix_val_V_11" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 185 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %pix_val_V_102, i10 %pix_val_V_10" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 186 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %pix_val_V_101, i10 %pix_val_V_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 187 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln930 = store i10 %pix_val_V_100, i10 %pix_val_V_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 188 'store' 'store_ln930' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln930 = br void %for.body99" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930]   --->   Operation 189 'br' 'br_ln930' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('x') [21]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930) on local variable 'x' [51]  (0 ns)
	'icmp' operation ('cmp101', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:930) [64]  (0.944 ns)
	'or' operation ('or_ln934', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:934) [65]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_6', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [86]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_7', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [104]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_8', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [122]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [140]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_10', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [158]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_11', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [176]  (1.84 ns)

 <State 9>: 3.92ns
The critical path consists of the following:
	fifo read operation ('img_read_12', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [194]  (1.84 ns)
	multiplexor before 'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [203]  (0.427 ns)
	'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [203]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes1' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [210]  (1.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
