

================================================================
== Vivado HLS Report for 'deserializeSignature'
================================================================
* Date:           Thu May  7 17:59:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    40040| 10.000 ns | 0.400 ms |    1|  40040|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                                |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |            Loop Name           |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1                        |      438|      438|          2|          -|          -|      219|    no    |
        |- deserializeSignature_label0   |      110|      110|          2|          -|          -|       55|    no    |
        |- Loop 3                        |        2|      439|          2|          -|          -| 1 ~ 219 |    no    |
        |- deserializeSignature_label1   |       64|       64|          2|          -|          -|       32|    no    |
        |- deserializeSignature_label7   |    36135|    38982| 165 ~ 178 |          -|          -|      219|    no    |
        | + deserializeSignature_label2  |       32|       32|          2|          1|          1|       32|    yes   |
        | + deserializeSignature_label3  |       75|       75|          2|          1|          1|       75|    yes   |
        | + deserializeSignature_label4  |       32|       32|          2|          -|          -|       16|    no    |
        | + deserializeSignature_label6  |       16|       16|          2|          1|          1|       16|    yes   |
        | + deserializeSignature_label5  |       12|       12|          3|          -|          -|        4|    no    |
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
  Pipeline-2 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 28 2 
2 --> 3 4 
3 --> 2 
4 --> 28 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 28 
9 --> 10 11 
10 --> 9 
11 --> 12 28 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 20 21 
20 --> 19 
21 --> 23 22 
22 --> 21 
23 --> 27 24 
24 --> 25 27 
25 --> 26 
26 --> 24 
27 --> 11 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%params_transform_rea_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %params_transform_rea)"   --->   Operation 29 'read' 'params_transform_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%params_UnruhGWithout_1 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %params_UnruhGWithout)"   --->   Operation 30 'read' 'params_UnruhGWithout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sigBytesLen_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigBytesLen)"   --->   Operation 31 'read' 'sigBytesLen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)"   --->   Operation 32 'read' 'sigBytes_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sigBytesLen_cast1 = zext i32 %sigBytesLen_read to i64"   --->   Operation 33 'zext' 'sigBytesLen_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.11ns)   --->   "%icmp_ln1969 = icmp ult i32 %sigBytesLen_read, 55" [picnic_impl.c:1969]   --->   Operation 34 'icmp' 'icmp_ln1969' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1969, label %.loopexit, label %.preheader7.preheader" [picnic_impl.c:1969]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %sigBytes_offset_read to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 36 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1969)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 37 'br' <Predicate = (!icmp_ln1969)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%inputShareSize = phi i64 [ %inputShareSize_2, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 38 'phi' 'inputShareSize' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ %i_10, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 39 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%icmp_ln1940 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 40 'icmp' 'icmp_ln1940' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.71ns)   --->   "%i_10 = add i8 %round_assign, 1" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 42 'add' 'i_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1940, label %computeInputShareSize.exit_ifconv, label %1" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 44 'trunc' 'trunc_ln386' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 46 'zext' 'zext_ln54' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.86ns)   --->   "%add_ln54 = add i17 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 47 'add' 'add_ln54' <Predicate = (!icmp_ln1940)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i17 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 48 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sigBytes_addr_10 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 49 'getelementptr' 'sigBytes_addr_10' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 50 'load' 'sigBytes_load_10' <Predicate = (!icmp_ln1940)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_2 : Operation 51 [1/1] (2.99ns)   --->   "%bytesExpected = add i64 30528, %inputShareSize" [picnic_impl.c:1974]   --->   Operation 51 'add' 'bytesExpected' <Predicate = (icmp_ln1940)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1978_1 = zext i7 %params_UnruhGWithout_1 to i16" [picnic_impl.c:1978]   --->   Operation 52 'zext' 'zext_ln1978_1' <Predicate = (icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.54ns)   --->   "%mul_ln1978 = mul i16 219, %zext_ln1978_1" [picnic_impl.c:1978]   --->   Operation 53 'mul' 'mul_ln1978' <Predicate = (icmp_ln1940)> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 55 'load' 'sigBytes_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %shl_ln, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 56 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_15 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 57 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sigBytes_load_10, %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 58 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln386_3 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 59 'trunc' 'trunc_ln386_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%xor_ln54_2 = xor i3 %shl_ln, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 60 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%zext_ln54_16 = zext i3 %xor_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 61 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_8 = lshr i8 %sigBytes_load_10, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 62 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = trunc i8 %lshr_ln54_8 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 63 'trunc' 'trunc_ln54_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_3, i1 %trunc_ln54_9)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 64 'bitconcatenate' 'challenge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln1942 = icmp eq i2 %challenge, 1" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 65 'icmp' 'icmp_ln1942' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%icmp_ln1942_1 = icmp eq i2 %challenge, -2" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 66 'icmp' 'icmp_ln1942_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node inputShareSize_2)   --->   "%or_ln1942 = or i1 %icmp_ln1942, %icmp_ln1942_1" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 67 'or' 'or_ln1942' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.99ns)   --->   "%inputShareSize_1 = add i64 16, %inputShareSize" [picnic_impl.c:1943->picnic_impl.c:1973]   --->   Operation 68 'add' 'inputShareSize_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.83ns) (out node of the LUT)   --->   "%inputShareSize_2 = select i1 %or_ln1942, i64 %inputShareSize_1, i64 %inputShareSize" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 69 'select' 'inputShareSize_2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.68>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1980)   --->   "%trunc_ln1977 = trunc i2 %params_transform_rea_1 to i1" [picnic_impl.c:1977]   --->   Operation 71 'trunc' 'trunc_ln1977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1978 = zext i16 %mul_ln1978 to i64" [picnic_impl.c:1978]   --->   Operation 72 'zext' 'zext_ln1978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.99ns)   --->   "%bytesExpected_1 = add i64 %bytesExpected, %zext_ln1978" [picnic_impl.c:1978]   --->   Operation 73 'add' 'bytesExpected_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1980)   --->   "%bytesExpected_2 = select i1 %trunc_ln1977, i64 %bytesExpected_1, i64 %bytesExpected" [picnic_impl.c:1977]   --->   Operation 74 'select' 'bytesExpected_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.34ns) (out node of the LUT)   --->   "%icmp_ln1980 = icmp ugt i64 %bytesExpected_2, %sigBytesLen_cast1" [picnic_impl.c:1980]   --->   Operation 75 'icmp' 'icmp_ln1980' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1980, label %.loopexit, label %.preheader23.preheader" [picnic_impl.c:1980]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 77 [1/1] (1.35ns)   --->   "br label %.preheader23"   --->   Operation 77 'br' <Predicate = (!icmp_ln1980)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 4.63>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%loop_0 = phi i6 [ %loop, %2 ], [ 0, %.preheader23.preheader ]"   --->   Operation 78 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 79 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.22ns)   --->   "%icmp_ln2040 = icmp eq i6 %loop_0, -9" [picnic_impl.c:2040]   --->   Operation 80 'icmp' 'icmp_ln2040' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.60ns)   --->   "%loop = add i6 %loop_0, 1" [picnic_impl.c:2040]   --->   Operation 81 'add' 'loop' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2040, label %.preheader32.preheader, label %2" [picnic_impl.c:2040]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln2041_1 = zext i6 %loop_0 to i17" [picnic_impl.c:2041]   --->   Operation 83 'zext' 'zext_ln2041_1' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.86ns)   --->   "%add_ln2041 = add i17 %zext_ln2041_1, %trunc_ln54" [picnic_impl.c:2041]   --->   Operation 84 'add' 'add_ln2041' <Predicate = (!icmp_ln2040)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln2041_2 = zext i17 %add_ln2041 to i64" [picnic_impl.c:2041]   --->   Operation 85 'zext' 'zext_ln2041_2' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2041_2" [picnic_impl.c:2041]   --->   Operation 86 'getelementptr' 'sigBytes_addr' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2041]   --->   Operation 87 'load' 'sigBytes_load' <Predicate = (!icmp_ln2040)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 88 [1/1] (1.35ns)   --->   "br label %.preheader32" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 88 'br' <Predicate = (icmp_ln2040)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 4.52>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str927) nounwind" [picnic_impl.c:2041]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln2041 = zext i6 %loop_0 to i64" [picnic_impl.c:2041]   --->   Operation 90 'zext' 'zext_ln2041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2041]   --->   Operation 91 'load' 'sigBytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_6 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln2041" [picnic_impl.c:2041]   --->   Operation 92 'getelementptr' 'sig_0_challengeBits_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load, i8* %sig_0_challengeBits_6, align 1" [picnic_impl.c:2041]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader23" [picnic_impl.c:2040]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.75>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%round_assign_1 = phi i8 [ %i_11, %3 ], [ 0, %.preheader32.preheader ]"   --->   Operation 95 'phi' 'round_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.24ns)   --->   "%icmp_ln1951 = icmp ult i8 %round_assign_1, -37" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 96 'icmp' 'icmp_ln1951' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 219, i64 110)"   --->   Operation 97 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.71ns)   --->   "%i_11 = add i8 %round_assign_1, 1" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 98 'add' 'i_11' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1951, label %3, label %.preheader22.preheader" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln386_4 = trunc i8 %round_assign_1 to i2" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 100 'trunc' 'trunc_ln386_4' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_1, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 101 'partselect' 'trunc_ln54_6' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i6 %trunc_ln54_6 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 102 'zext' 'zext_ln54_12' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_7 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 103 'getelementptr' 'sig_0_challengeBits_7' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 104 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 104 'load' 'sig_0_challengeBits_8' <Predicate = (icmp_ln1951)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_7 : Operation 105 [1/1] (1.35ns)   --->   "br label %.preheader22" [picnic_impl.c:2049]   --->   Operation 105 'br' <Predicate = (!icmp_ln1951)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.17>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_4, i1 false)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 106 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 107 'load' 'sig_0_challengeBits_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_3 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 108 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_17 = zext i3 %xor_ln54_3 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 109 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_9 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 110 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln386_5 = trunc i8 %lshr_ln54_9 to i1" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 111 'trunc' 'trunc_ln386_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_4 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 112 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_18 = zext i3 %xor_ln54_4 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 113 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_10 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 114 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln54_10 = trunc i8 %lshr_ln54_10 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 115 'trunc' 'trunc_ln54_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%challenge_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_5, i1 %trunc_ln54_10)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 116 'bitconcatenate' 'challenge_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1953 = icmp eq i2 %challenge_1, -1" [picnic_impl.c:1953->picnic_impl.c:2044]   --->   Operation 117 'icmp' 'icmp_ln1953' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1953, label %.loopexit.loopexit12, label %.preheader32" [picnic_impl.c:1953->picnic_impl.c:2044]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 119 'br' <Predicate = (icmp_ln1953)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 6.29>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%loop_1 = phi i6 [ %loop_28, %4 ], [ 0, %.preheader22.preheader ]"   --->   Operation 120 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.22ns)   --->   "%icmp_ln2049 = icmp eq i6 %loop_1, -32" [picnic_impl.c:2049]   --->   Operation 121 'icmp' 'icmp_ln2049' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 122 'speclooptripcount' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.60ns)   --->   "%loop_28 = add i6 %loop_1, 1" [picnic_impl.c:2049]   --->   Operation 123 'add' 'loop_28' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2049, label %.preheader31.preheader, label %4" [picnic_impl.c:2049]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln2050_1 = zext i6 %loop_1 to i7" [picnic_impl.c:2050]   --->   Operation 125 'zext' 'zext_ln2050_1' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.66ns)   --->   "%add_ln2050 = add i7 %zext_ln2050_1, 55" [picnic_impl.c:2050]   --->   Operation 126 'add' 'add_ln2050' <Predicate = (!icmp_ln2049)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln2050_2 = zext i7 %add_ln2050 to i17" [picnic_impl.c:2050]   --->   Operation 127 'zext' 'zext_ln2050_2' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.86ns)   --->   "%add_ln2050_1 = add i17 %zext_ln2050_2, %trunc_ln54" [picnic_impl.c:2050]   --->   Operation 128 'add' 'add_ln2050_1' <Predicate = (!icmp_ln2049)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln2050_3 = zext i17 %add_ln2050_1 to i64" [picnic_impl.c:2050]   --->   Operation 129 'zext' 'zext_ln2050_3' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2050_3" [picnic_impl.c:2050]   --->   Operation 130 'getelementptr' 'sigBytes_addr_1' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2050]   --->   Operation 131 'load' 'sigBytes_load_1' <Predicate = (!icmp_ln2049)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_9 : Operation 132 [1/1] (1.35ns)   --->   "br label %.preheader31" [picnic_impl.c:2053]   --->   Operation 132 'br' <Predicate = (icmp_ln2049)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1129) nounwind" [picnic_impl.c:2050]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln2050 = zext i6 %loop_1 to i64" [picnic_impl.c:2050]   --->   Operation 134 'zext' 'zext_ln2050' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2050]   --->   Operation 135 'load' 'sigBytes_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln2050" [picnic_impl.c:2050]   --->   Operation 136 'getelementptr' 'sig_0_salt_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load_1, i8* %sig_0_salt_addr, align 1" [picnic_impl.c:2050]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader22" [picnic_impl.c:2049]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%p_01_rec = phi i16 [ %add_ln2089, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]" [picnic_impl.c:2089]   --->   Operation 139 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%round_assign_2 = phi i8 [ %i, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]"   --->   Operation 140 'phi' 'round_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ %add_ln2053, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]" [picnic_impl.c:2053]   --->   Operation 141 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln2053 = add i15 %phi_mul, 75" [picnic_impl.c:2053]   --->   Operation 142 'add' 'add_ln2053' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (1.24ns)   --->   "%icmp_ln2053 = icmp eq i8 %round_assign_2, -37" [picnic_impl.c:2053]   --->   Operation 143 'icmp' 'icmp_ln2053' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 144 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.71ns)   --->   "%i = add i8 %round_assign_2, 1" [picnic_impl.c:2053]   --->   Operation 145 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2053, label %.loopexit.loopexit, label %deserializeSignature_label7_begin" [picnic_impl.c:2053]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_2, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 147 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i6 %trunc_ln54_8 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 148 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_9 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 149 'getelementptr' 'sig_0_challengeBits_9' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 150 'load' 'sig_0_challengeBits_10' <Predicate = (!icmp_ln2053)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_11 : Operation 151 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 151 'br' <Predicate = (icmp_ln2053)> <Delay = 1.35>

State 12 <SV = 7> <Delay = 4.17>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln2053 = zext i16 %p_01_rec to i17" [picnic_impl.c:2053]   --->   Operation 152 'zext' 'zext_ln2053' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_21 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign_2, i4 0)" [picnic_impl.c:2077]   --->   Operation 153 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln2059 = zext i12 %tmp_21 to i13" [picnic_impl.c:2059]   --->   Operation 154 'zext' 'zext_ln2059' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign_2, i5 0)" [picnic_impl.c:2059]   --->   Operation 155 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln2053_1 = zext i13 %tmp_22 to i14" [picnic_impl.c:2053]   --->   Operation 156 'zext' 'zext_ln2053_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str12) nounwind" [picnic_impl.c:2053]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str12)" [picnic_impl.c:2053]   --->   Operation 158 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln386_6 = trunc i8 %round_assign_2 to i2" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 159 'trunc' 'trunc_ln386_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%bitNumber_assign_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_6, i1 false)" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 160 'bitconcatenate' 'bitNumber_assign_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 161 'load' 'sig_0_challengeBits_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%xor_ln54_5 = xor i3 %bitNumber_assign_3, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 162 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%zext_ln54_19 = zext i3 %xor_ln54_5 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 163 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_11 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 164 'lshr' 'lshr_ln54_11' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln386_7 = trunc i8 %lshr_ln54_11 to i1" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 165 'trunc' 'trunc_ln386_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%xor_ln54_6 = xor i3 %bitNumber_assign_3, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 166 'xor' 'xor_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%zext_ln54_20 = zext i3 %xor_ln54_6 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 167 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_12 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 168 'lshr' 'lshr_ln54_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln54_11 = trunc i8 %lshr_ln54_12 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 169 'trunc' 'trunc_ln54_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%challenge_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_7, i1 %trunc_ln54_11)" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 170 'bitconcatenate' 'challenge_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i2 %challenge_2 to i3" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 171 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.86ns)   --->   "%add_ln2059 = add i17 %trunc_ln54, %zext_ln2053" [picnic_impl.c:2059]   --->   Operation 172 'add' 'add_ln2059' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:2058]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 8> <Delay = 6.29>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%loop_2 = phi i6 [ 0, %deserializeSignature_label7_begin ], [ %loop_29, %deserializeSignature_label2 ]"   --->   Operation 174 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.22ns)   --->   "%icmp_ln2058 = icmp eq i6 %loop_2, -32" [picnic_impl.c:2058]   --->   Operation 175 'icmp' 'icmp_ln2058' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 176 'speclooptripcount' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.60ns)   --->   "%loop_29 = add i6 %loop_2, 1" [picnic_impl.c:2058]   --->   Operation 177 'add' 'loop_29' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2058, label %.preheader30.preheader, label %deserializeSignature_label2" [picnic_impl.c:2058]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln2059_1 = zext i6 %loop_2 to i7" [picnic_impl.c:2059]   --->   Operation 179 'zext' 'zext_ln2059_1' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.66ns)   --->   "%add_ln2059_2 = add i7 %zext_ln2059_1, -41" [picnic_impl.c:2059]   --->   Operation 180 'add' 'add_ln2059_2' <Predicate = (!icmp_ln2058)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln2059_2 = zext i7 %add_ln2059_2 to i17" [picnic_impl.c:2059]   --->   Operation 181 'zext' 'zext_ln2059_2' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.86ns)   --->   "%add_ln2059_1 = add i17 %add_ln2059, %zext_ln2059_2" [picnic_impl.c:2059]   --->   Operation 182 'add' 'add_ln2059_1' <Predicate = (!icmp_ln2058)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln2059_3 = zext i17 %add_ln2059_1 to i64" [picnic_impl.c:2059]   --->   Operation 183 'zext' 'zext_ln2059_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2059_3" [picnic_impl.c:2059]   --->   Operation 184 'getelementptr' 'sigBytes_addr_2' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 185 [2/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2059]   --->   Operation 185 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 14 <SV = 9> <Delay = 5.54>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str13) nounwind" [picnic_impl.c:2059]   --->   Operation 186 'specloopname' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str13)" [picnic_impl.c:2059]   --->   Operation 187 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2059]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln2059_4 = zext i6 %loop_2 to i14" [picnic_impl.c:2059]   --->   Operation 189 'zext' 'zext_ln2059_4' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.79ns)   --->   "%add_ln2059_3 = add i14 %zext_ln2053_1, %zext_ln2059_4" [picnic_impl.c:2059]   --->   Operation 190 'add' 'add_ln2059_3' <Predicate = (!icmp_ln2058)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln2059_5 = zext i14 %add_ln2059_3 to i64" [picnic_impl.c:2059]   --->   Operation 191 'zext' 'zext_ln2059_5' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%sig_0_proofs_view3C_3 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln2059_5" [picnic_impl.c:2059]   --->   Operation 192 'getelementptr' 'sig_0_proofs_view3C_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 193 [1/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2059]   --->   Operation 193 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 194 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_2, i8* %sig_0_proofs_view3C_3, align 1" [picnic_impl.c:2059]   --->   Operation 194 'store' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str13, i32 %tmp_3)" [picnic_impl.c:2059]   --->   Operation 195 'specregionend' 'empty_267' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:2058]   --->   Operation 196 'br' <Predicate = (!icmp_ln2058)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.35>
ST_15 : Operation 197 [1/1] (1.35ns)   --->   "br label %.preheader30" [picnic_impl.c:2071]   --->   Operation 197 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 10> <Delay = 6.35>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%loop_3 = phi i7 [ %loop_30, %deserializeSignature_label3 ], [ 0, %.preheader30.preheader ]"   --->   Operation 198 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.23ns)   --->   "%icmp_ln2071 = icmp eq i7 %loop_3, -53" [picnic_impl.c:2071]   --->   Operation 199 'icmp' 'icmp_ln2071' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 200 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (1.66ns)   --->   "%loop_30 = add i7 %loop_3, 1" [picnic_impl.c:2071]   --->   Operation 201 'add' 'loop_30' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2071, label %.preheader9.preheader, label %deserializeSignature_label3" [picnic_impl.c:2071]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln2072 = zext i7 %loop_3 to i15" [picnic_impl.c:2072]   --->   Operation 203 'zext' 'zext_ln2072' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln2072 = add i15 %phi_mul, %zext_ln2072" [picnic_impl.c:2072]   --->   Operation 204 'add' 'add_ln2072' <Predicate = (!icmp_ln2071)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln2072_1 = zext i7 %loop_3 to i8" [picnic_impl.c:2072]   --->   Operation 205 'zext' 'zext_ln2072_1' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (1.71ns)   --->   "%add_ln2072_1 = add i8 %zext_ln2072_1, 119" [picnic_impl.c:2072]   --->   Operation 206 'add' 'add_ln2072_1' <Predicate = (!icmp_ln2071)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln2072_2 = zext i8 %add_ln2072_1 to i17" [picnic_impl.c:2072]   --->   Operation 207 'zext' 'zext_ln2072_2' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.86ns)   --->   "%add_ln2072_2 = add i17 %add_ln2059, %zext_ln2072_2" [picnic_impl.c:2072]   --->   Operation 208 'add' 'add_ln2072_2' <Predicate = (!icmp_ln2071)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln2072_3 = zext i17 %add_ln2072_2 to i64" [picnic_impl.c:2072]   --->   Operation 209 'zext' 'zext_ln2072_3' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2072_3" [picnic_impl.c:2072]   --->   Operation 210 'getelementptr' 'sigBytes_addr_3' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 211 [2/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2072]   --->   Operation 211 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 17 <SV = 11> <Delay = 5.54>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str14) nounwind" [picnic_impl.c:2072]   --->   Operation 212 'specloopname' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str14)" [picnic_impl.c:2072]   --->   Operation 213 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2072]   --->   Operation 214 'specpipeline' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln2072_4 = zext i15 %add_ln2072 to i64" [picnic_impl.c:2072]   --->   Operation 215 'zext' 'zext_ln2072_4' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%sig_0_proofs_commun_1 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln2072_4" [picnic_impl.c:2072]   --->   Operation 216 'getelementptr' 'sig_0_proofs_commun_1' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 217 [1/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2072]   --->   Operation 217 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_17 : Operation 218 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_3, i8* %sig_0_proofs_commun_1, align 1" [picnic_impl.c:2072]   --->   Operation 218 'store' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str14, i32 %tmp_4)" [picnic_impl.c:2072]   --->   Operation 219 'specregionend' 'empty_269' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader30" [picnic_impl.c:2071]   --->   Operation 220 'br' <Predicate = (!icmp_ln2071)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.35>
ST_18 : Operation 221 [1/1] (1.35ns)   --->   "br label %.preheader9" [picnic_impl.c:2076]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.35>

State 19 <SV = 12> <Delay = 6.29>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_31, %6 ], [ 0, %.preheader9.preheader ]"   --->   Operation 222 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (1.21ns)   --->   "%icmp_ln2076 = icmp eq i5 %loop_4, -16" [picnic_impl.c:2076]   --->   Operation 223 'icmp' 'icmp_ln2076' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 224 'speclooptripcount' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (1.54ns)   --->   "%loop_31 = add i5 %loop_4, 1" [picnic_impl.c:2076]   --->   Operation 225 'add' 'loop_31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2076, label %.preheader8.preheader, label %6" [picnic_impl.c:2076]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln2077_1 = zext i5 %loop_4 to i7" [picnic_impl.c:2077]   --->   Operation 227 'zext' 'zext_ln2077_1' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.66ns)   --->   "%add_ln2077_1 = add i7 %zext_ln2077_1, -62" [picnic_impl.c:2077]   --->   Operation 228 'add' 'add_ln2077_1' <Predicate = (!icmp_ln2076)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln2077 = sext i7 %add_ln2077_1 to i8" [picnic_impl.c:2077]   --->   Operation 229 'sext' 'sext_ln2077' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln2077_2 = zext i8 %sext_ln2077 to i17" [picnic_impl.c:2077]   --->   Operation 230 'zext' 'zext_ln2077_2' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (1.86ns)   --->   "%add_ln2077_2 = add i17 %add_ln2059, %zext_ln2077_2" [picnic_impl.c:2077]   --->   Operation 231 'add' 'add_ln2077_2' <Predicate = (!icmp_ln2076)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln2077_3 = zext i17 %add_ln2077_2 to i64" [picnic_impl.c:2077]   --->   Operation 232 'zext' 'zext_ln2077_3' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2077_3" [picnic_impl.c:2077]   --->   Operation 233 'getelementptr' 'sigBytes_addr_4' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 234 [2/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2077]   --->   Operation 234 'load' 'sigBytes_load_4' <Predicate = (!icmp_ln2076)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_19 : Operation 235 [1/1] (1.35ns)   --->   "br label %.preheader8" [picnic_impl.c:2081]   --->   Operation 235 'br' <Predicate = (icmp_ln2076)> <Delay = 1.35>

State 20 <SV = 13> <Delay = 5.54>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str15) nounwind" [picnic_impl.c:2077]   --->   Operation 236 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln2077 = zext i5 %loop_4 to i13" [picnic_impl.c:2077]   --->   Operation 237 'zext' 'zext_ln2077' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (1.77ns)   --->   "%add_ln2077 = add i13 %zext_ln2059, %zext_ln2077" [picnic_impl.c:2077]   --->   Operation 238 'add' 'add_ln2077' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln2077_4 = zext i13 %add_ln2077 to i64" [picnic_impl.c:2077]   --->   Operation 239 'zext' 'zext_ln2077_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln2077_4" [picnic_impl.c:2077]   --->   Operation 240 'getelementptr' 'sig_0_proofs_seed1_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2077]   --->   Operation 241 'load' 'sigBytes_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 242 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_4, i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:2077]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader9" [picnic_impl.c:2076]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 6.29>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_32, %deserializeSignature_label6 ], [ 0, %.preheader8.preheader ]"   --->   Operation 244 'phi' 'loop_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (1.21ns)   --->   "%icmp_ln2081 = icmp eq i5 %loop_5, -16" [picnic_impl.c:2081]   --->   Operation 245 'icmp' 'icmp_ln2081' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 246 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (1.54ns)   --->   "%loop_32 = add i5 %loop_5, 1" [picnic_impl.c:2081]   --->   Operation 247 'add' 'loop_32' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2081, label %7, label %deserializeSignature_label6" [picnic_impl.c:2081]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln2082_1 = zext i5 %loop_5 to i7" [picnic_impl.c:2082]   --->   Operation 249 'zext' 'zext_ln2082_1' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (1.66ns)   --->   "%add_ln2082_1 = add i7 %zext_ln2082_1, -46" [picnic_impl.c:2082]   --->   Operation 250 'add' 'add_ln2082_1' <Predicate = (!icmp_ln2081)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln2082 = sext i7 %add_ln2082_1 to i8" [picnic_impl.c:2082]   --->   Operation 251 'sext' 'sext_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln2082_2 = zext i8 %sext_ln2082 to i17" [picnic_impl.c:2082]   --->   Operation 252 'zext' 'zext_ln2082_2' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (1.86ns)   --->   "%add_ln2082_2 = add i17 %add_ln2059, %zext_ln2082_2" [picnic_impl.c:2082]   --->   Operation 253 'add' 'add_ln2082_2' <Predicate = (!icmp_ln2081)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln2082_3 = zext i17 %add_ln2082_2 to i64" [picnic_impl.c:2082]   --->   Operation 254 'zext' 'zext_ln2082_3' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2082_3" [picnic_impl.c:2082]   --->   Operation 255 'getelementptr' 'sigBytes_addr_5' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 256 [2/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2082]   --->   Operation 256 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 22 <SV = 14> <Delay = 5.54>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str16) nounwind" [picnic_impl.c:2082]   --->   Operation 257 'specloopname' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str16)" [picnic_impl.c:2082]   --->   Operation 258 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2082]   --->   Operation 259 'specpipeline' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln2082 = zext i5 %loop_5 to i13" [picnic_impl.c:2082]   --->   Operation 260 'zext' 'zext_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (1.77ns)   --->   "%add_ln2082 = add i13 %zext_ln2059, %zext_ln2082" [picnic_impl.c:2082]   --->   Operation 261 'add' 'add_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln2082_4 = zext i13 %add_ln2082 to i64" [picnic_impl.c:2082]   --->   Operation 262 'zext' 'zext_ln2082_4' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln2082_4" [picnic_impl.c:2082]   --->   Operation 263 'getelementptr' 'sig_0_proofs_seed2_s' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 264 [1/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2082]   --->   Operation 264 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 265 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_5, i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:2082]   --->   Operation 265 'store' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str16, i32 %tmp_5)" [picnic_impl.c:2082]   --->   Operation 266 'specregionend' 'empty_272' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "br label %.preheader8" [picnic_impl.c:2081]   --->   Operation 267 'br' <Predicate = (!icmp_ln2081)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.34>
ST_23 : Operation 268 [1/1] (1.20ns)   --->   "%add_ln2085 = add i3 %zext_ln386, -1" [picnic_impl.c:2085]   --->   Operation 268 'add' 'add_ln2085' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln2085, i32 1, i32 2)" [picnic_impl.c:2085]   --->   Operation 269 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.79ns)   --->   "%icmp_ln2085 = icmp eq i2 %tmp, 0" [picnic_impl.c:2085]   --->   Operation 270 'icmp' 'icmp_ln2085' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (1.35ns)   --->   "br i1 %icmp_ln2085, label %.preheader.preheader, label %deserializeSignature_label7_end" [picnic_impl.c:2085]   --->   Operation 271 'br' <Predicate = true> <Delay = 1.35>
ST_23 : Operation 272 [1/1] (1.84ns)   --->   "%add_ln2088 = add i16 %p_01_rec, 226" [picnic_impl.c:2088]   --->   Operation 272 'add' 'add_ln2088' <Predicate = (icmp_ln2085)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:2087]   --->   Operation 273 'br' <Predicate = (icmp_ln2085)> <Delay = 1.35>

State 24 <SV = 15> <Delay = 6.47>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%loop_6 = phi i5 [ %loop_33, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 274 'phi' 'loop_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)" [picnic_impl.c:2087]   --->   Operation 275 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 276 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %deserializeSignature_label7_end.loopexit, label %8" [picnic_impl.c:2087]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln2088 = zext i5 %loop_6 to i16" [picnic_impl.c:2088]   --->   Operation 278 'zext' 'zext_ln2088' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (1.84ns)   --->   "%add_ln2088_1 = add i16 %zext_ln2088, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 279 'add' 'add_ln2088_1' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln2088_1 = zext i16 %add_ln2088_1 to i17" [picnic_impl.c:2088]   --->   Operation 280 'zext' 'zext_ln2088_1' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (1.86ns)   --->   "%add_ln2088_2 = add i17 %trunc_ln54, %zext_ln2088_1" [picnic_impl.c:2088]   --->   Operation 281 'add' 'add_ln2088_2' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln2088_2 = zext i17 %add_ln2088_2 to i64" [picnic_impl.c:2088]   --->   Operation 282 'zext' 'zext_ln2088_2' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_2" [picnic_impl.c:2088]   --->   Operation 283 'getelementptr' 'sigBytes_addr_6' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 284 [2/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2088]   --->   Operation 284 'load' 'sigBytes_load_6' <Predicate = (!tmp_47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln2087 = trunc i5 %loop_6 to i4" [picnic_impl.c:2087]   --->   Operation 285 'trunc' 'trunc_ln2087' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_3)   --->   "%or_ln2088 = or i4 %trunc_ln2087, 1" [picnic_impl.c:2088]   --->   Operation 286 'or' 'or_ln2088' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_3)   --->   "%zext_ln2088_3 = zext i4 %or_ln2088 to i16" [picnic_impl.c:2088]   --->   Operation 287 'zext' 'zext_ln2088_3' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_3 = add i16 %zext_ln2088_3, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 288 'add' 'add_ln2088_3' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln2088_4 = zext i16 %add_ln2088_3 to i17" [picnic_impl.c:2088]   --->   Operation 289 'zext' 'zext_ln2088_4' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (1.86ns)   --->   "%add_ln2088_4 = add i17 %trunc_ln54, %zext_ln2088_4" [picnic_impl.c:2088]   --->   Operation 290 'add' 'add_ln2088_4' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln2088_5 = zext i17 %add_ln2088_4 to i64" [picnic_impl.c:2088]   --->   Operation 291 'zext' 'zext_ln2088_5' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_5" [picnic_impl.c:2088]   --->   Operation 292 'getelementptr' 'sigBytes_addr_7' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 293 [2/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2088]   --->   Operation 293 'load' 'sigBytes_load_7' <Predicate = (!tmp_47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_24 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_5)   --->   "%or_ln2088_1 = or i4 %trunc_ln2087, 2" [picnic_impl.c:2088]   --->   Operation 294 'or' 'or_ln2088_1' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_5)   --->   "%zext_ln2088_6 = zext i4 %or_ln2088_1 to i16" [picnic_impl.c:2088]   --->   Operation 295 'zext' 'zext_ln2088_6' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_5 = add i16 %zext_ln2088_6, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 296 'add' 'add_ln2088_5' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln2088_7 = zext i16 %add_ln2088_5 to i17" [picnic_impl.c:2088]   --->   Operation 297 'zext' 'zext_ln2088_7' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (1.86ns)   --->   "%add_ln2088_6 = add i17 %trunc_ln54, %zext_ln2088_7" [picnic_impl.c:2088]   --->   Operation 298 'add' 'add_ln2088_6' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_7)   --->   "%or_ln2088_2 = or i4 %trunc_ln2087, 3" [picnic_impl.c:2088]   --->   Operation 299 'or' 'or_ln2088_2' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_7)   --->   "%zext_ln2088_9 = zext i4 %or_ln2088_2 to i16" [picnic_impl.c:2088]   --->   Operation 300 'zext' 'zext_ln2088_9' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_7 = add i16 %zext_ln2088_9, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 301 'add' 'add_ln2088_7' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln2088_10 = zext i16 %add_ln2088_7 to i17" [picnic_impl.c:2088]   --->   Operation 302 'zext' 'zext_ln2088_10' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (1.86ns)   --->   "%add_ln2088_8 = add i17 %trunc_ln54, %zext_ln2088_10" [picnic_impl.c:2088]   --->   Operation 303 'add' 'add_ln2088_8' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln2088_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)" [picnic_impl.c:2088]   --->   Operation 304 'partselect' 'trunc_ln2088_4' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.54ns)   --->   "%loop_33 = add i5 4, %loop_6" [picnic_impl.c:2087]   --->   Operation 305 'add' 'loop_33' <Predicate = (!tmp_47)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (1.35ns)   --->   "br label %deserializeSignature_label7_end"   --->   Operation 306 'br' <Predicate = (tmp_47)> <Delay = 1.35>

State 25 <SV = 16> <Delay = 2.77>
ST_25 : Operation 307 [1/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2088]   --->   Operation 307 'load' 'sigBytes_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 308 [1/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2088]   --->   Operation 308 'load' 'sigBytes_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln2088_8 = zext i17 %add_ln2088_6 to i64" [picnic_impl.c:2088]   --->   Operation 309 'zext' 'zext_ln2088_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_8" [picnic_impl.c:2088]   --->   Operation 310 'getelementptr' 'sigBytes_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [2/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2088]   --->   Operation 311 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln2088_11 = zext i17 %add_ln2088_8 to i64" [picnic_impl.c:2088]   --->   Operation 312 'zext' 'zext_ln2088_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_11" [picnic_impl.c:2088]   --->   Operation 313 'getelementptr' 'sigBytes_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [2/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2088]   --->   Operation 314 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 26 <SV = 17> <Delay = 5.54>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str17) nounwind" [picnic_impl.c:2088]   --->   Operation 315 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2088]   --->   Operation 316 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 317 [1/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2088]   --->   Operation 317 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln2088_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sigBytes_load_9, i8 %sigBytes_load_8, i8 %sigBytes_load_7, i8 %sigBytes_load_6)" [picnic_impl.c:2088]   --->   Operation 318 'bitconcatenate' 'or_ln2088_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign_2, i2 %trunc_ln2088_4)" [picnic_impl.c:2088]   --->   Operation 319 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln2088_12 = zext i10 %tmp_23 to i64" [picnic_impl.c:2088]   --->   Operation 320 'zext' 'zext_ln2088_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%sig_0_proofs_inputS_1 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln2088_12" [picnic_impl.c:2088]   --->   Operation 321 'getelementptr' 'sig_0_proofs_inputS_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (2.77ns)   --->   "store i32 %or_ln2088_5, i32* %sig_0_proofs_inputS_1, align 4" [picnic_impl.c:2088]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:2087]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 16> <Delay = 1.84>
ST_27 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln2089)   --->   "%p_sum5_pn = phi i8 [ -117, %7 ], [ -101, %deserializeSignature_label7_end.loopexit ]"   --->   Operation 324 'phi' 'p_sum5_pn' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln2089)   --->   "%zext_ln2089 = zext i8 %p_sum5_pn to i16" [picnic_impl.c:2089]   --->   Operation 325 'zext' 'zext_ln2089' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2089 = add i16 %zext_ln2089, %p_01_rec" [picnic_impl.c:2089]   --->   Operation 326 'add' 'add_ln2089' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str12, i32 %tmp_s)" [picnic_impl.c:2092]   --->   Operation 327 'specregionend' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader31" [picnic_impl.c:2053]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 7> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %0 ], [ true, %computeInputShareSize.exit_ifconv ], [ false, %.loopexit.loopexit ], [ true, %.loopexit.loopexit12 ]"   --->   Operation 329 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "ret i1 %p_0" [picnic_impl.c:2095]   --->   Operation 330 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	wire read on port 'sigBytesLen' [15]  (0 ns)
	'icmp' operation ('icmp_ln1969', picnic_impl.c:1969) [18]  (2.11 ns)
	multiplexor before 'phi' operation ('p_0') [336]  (1.35 ns)

 <State 2>: 4.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:1940->picnic_impl.c:1973) [25]  (0 ns)
	'add' operation ('add_ln54', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973) [35]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973) [37]  (0 ns)
	'load' operation ('sigBytes_load_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973) on array 'sigBytes' [38]  (2.77 ns)

 <State 3>: 6.82ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973) on array 'sigBytes' [38]  (2.77 ns)
	'lshr' operation ('lshr_ln54_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973) [45]  (2.42 ns)
	'icmp' operation ('icmp_ln1942_1', picnic_impl.c:1942->picnic_impl.c:1973) [49]  (0.794 ns)
	'or' operation ('or_ln1942', picnic_impl.c:1942->picnic_impl.c:1973) [50]  (0 ns)
	'select' operation ('inputShareSize', picnic_impl.c:1942->picnic_impl.c:1973) [52]  (0.831 ns)

 <State 4>: 6.69ns
The critical path consists of the following:
	'add' operation ('bytesExpected', picnic_impl.c:1978) [60]  (3 ns)
	'select' operation ('bytesExpected', picnic_impl.c:1977) [61]  (0 ns)
	'icmp' operation ('icmp_ln1980', picnic_impl.c:1980) [62]  (2.34 ns)
	multiplexor before 'phi' operation ('p_0') [336]  (1.35 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2040) [67]  (0 ns)
	'add' operation ('add_ln2041', picnic_impl.c:2041) [76]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr', picnic_impl.c:2041) [78]  (0 ns)
	'load' operation ('sigBytes_load', picnic_impl.c:2041) on array 'sigBytes' [79]  (2.77 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'load' operation ('sigBytes_load', picnic_impl.c:2041) on array 'sigBytes' [79]  (2.77 ns)
	'store' operation ('store_ln2041', picnic_impl.c:2041) of variable 'sigBytes_load', picnic_impl.c:2041 on array 'sig_0_challengeBits' [81]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:1951->picnic_impl.c:2044) [86]  (0 ns)
	'getelementptr' operation ('sig_0_challengeBits_7', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044) [96]  (0 ns)
	'load' operation ('sig_0_challengeBits_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044) on array 'sig_0_challengeBits' [97]  (1.75 ns)

 <State 8>: 4.18ns
The critical path consists of the following:
	'load' operation ('sig_0_challengeBits_8', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044) on array 'sig_0_challengeBits' [97]  (1.75 ns)
	'lshr' operation ('lshr_ln54_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044) [104]  (0 ns)
	'icmp' operation ('icmp_ln1953', picnic_impl.c:1953->picnic_impl.c:2044) [107]  (2.42 ns)

 <State 9>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2049) [114]  (0 ns)
	'add' operation ('add_ln2050', picnic_impl.c:2050) [123]  (1.66 ns)
	'add' operation ('add_ln2050_1', picnic_impl.c:2050) [125]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_1', picnic_impl.c:2050) [127]  (0 ns)
	'load' operation ('sigBytes_load_1', picnic_impl.c:2050) on array 'sigBytes' [128]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_1', picnic_impl.c:2050) on array 'sigBytes' [128]  (2.77 ns)
	'store' operation ('store_ln2050', picnic_impl.c:2050) of variable 'sigBytes_load_1', picnic_impl.c:2050 on array 'sig_0_salt' [130]  (1.75 ns)

 <State 11>: 1.82ns
The critical path consists of the following:
	'phi' operation ('phi_mul', picnic_impl.c:2053) with incoming values : ('add_ln2053', picnic_impl.c:2053) [137]  (0 ns)
	'add' operation ('add_ln2053', picnic_impl.c:2053) [138]  (1.82 ns)

 <State 12>: 4.18ns
The critical path consists of the following:
	'load' operation ('sig_0_challengeBits_10', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055) on array 'sig_0_challengeBits' [156]  (1.75 ns)
	'lshr' operation ('lshr_ln54_11', picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055) [159]  (2.42 ns)

 <State 13>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2058) [170]  (0 ns)
	'add' operation ('add_ln2059_2', picnic_impl.c:2059) [184]  (1.66 ns)
	'add' operation ('add_ln2059_1', picnic_impl.c:2059) [186]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_2', picnic_impl.c:2059) [188]  (0 ns)
	'load' operation ('sigBytes_load_2', picnic_impl.c:2059) on array 'sigBytes' [189]  (2.77 ns)

 <State 14>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_2', picnic_impl.c:2059) on array 'sigBytes' [189]  (2.77 ns)
	'store' operation ('store_ln2059', picnic_impl.c:2059) of variable 'sigBytes_load_2', picnic_impl.c:2059 on array 'sig_0_proofs_view3C' [190]  (2.77 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2071) [196]  (1.35 ns)

 <State 16>: 6.35ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2071) [196]  (0 ns)
	'add' operation ('add_ln2072_1', picnic_impl.c:2072) [210]  (1.72 ns)
	'add' operation ('add_ln2072_2', picnic_impl.c:2072) [212]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_3', picnic_impl.c:2072) [214]  (0 ns)
	'load' operation ('sigBytes_load_3', picnic_impl.c:2072) on array 'sigBytes' [215]  (2.77 ns)

 <State 17>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_3', picnic_impl.c:2072) on array 'sigBytes' [215]  (2.77 ns)
	'store' operation ('store_ln2072', picnic_impl.c:2072) of variable 'sigBytes_load_3', picnic_impl.c:2072 on array 'sig_0_proofs_commun' [216]  (2.77 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2076) [222]  (1.35 ns)

 <State 19>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2076) [222]  (0 ns)
	'add' operation ('add_ln2077_1', picnic_impl.c:2077) [234]  (1.66 ns)
	'add' operation ('add_ln2077_2', picnic_impl.c:2077) [237]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_4', picnic_impl.c:2077) [239]  (0 ns)
	'load' operation ('sigBytes_load_4', picnic_impl.c:2077) on array 'sigBytes' [240]  (2.77 ns)

 <State 20>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_4', picnic_impl.c:2077) on array 'sigBytes' [240]  (2.77 ns)
	'store' operation ('store_ln2077', picnic_impl.c:2077) of variable 'sigBytes_load_4', picnic_impl.c:2077 on array 'sig_0_proofs_seed1' [241]  (2.77 ns)

 <State 21>: 6.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2081) [246]  (0 ns)
	'add' operation ('add_ln2082_1', picnic_impl.c:2082) [260]  (1.66 ns)
	'add' operation ('add_ln2082_2', picnic_impl.c:2082) [263]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_5', picnic_impl.c:2082) [265]  (0 ns)
	'load' operation ('sigBytes_load_5', picnic_impl.c:2082) on array 'sigBytes' [266]  (2.77 ns)

 <State 22>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_5', picnic_impl.c:2082) on array 'sigBytes' [266]  (2.77 ns)
	'store' operation ('store_ln2082', picnic_impl.c:2082) of variable 'sigBytes_load_5', picnic_impl.c:2082 on array 'sig_0_proofs_seed2' [267]  (2.77 ns)

 <State 23>: 3.35ns
The critical path consists of the following:
	'add' operation ('add_ln2085', picnic_impl.c:2085) [271]  (1.2 ns)
	'icmp' operation ('icmp_ln2085', picnic_impl.c:2085) [273]  (0.794 ns)
	multiplexor before 'phi' operation ('p_sum5_pn') [328]  (1.35 ns)

 <State 24>: 6.47ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:2087) [279]  (0 ns)
	'add' operation ('add_ln2088_1', picnic_impl.c:2088) [286]  (1.84 ns)
	'add' operation ('add_ln2088_2', picnic_impl.c:2088) [288]  (1.86 ns)
	'getelementptr' operation ('sigBytes_addr_6', picnic_impl.c:2088) [290]  (0 ns)
	'load' operation ('sigBytes_load_6', picnic_impl.c:2088) on array 'sigBytes' [291]  (2.77 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_6', picnic_impl.c:2088) on array 'sigBytes' [291]  (2.77 ns)

 <State 26>: 5.54ns
The critical path consists of the following:
	'load' operation ('sigBytes_load_8', picnic_impl.c:2088) on array 'sigBytes' [308]  (2.77 ns)
	'store' operation ('store_ln2088', picnic_impl.c:2088) of variable 'or_ln2088_5', picnic_impl.c:2088 on array 'sig_0_proofs_inputS' [322]  (2.77 ns)

 <State 27>: 1.84ns
The critical path consists of the following:
	'phi' operation ('p_sum5_pn') [328]  (0 ns)
	'add' operation ('add_ln2089', picnic_impl.c:2089) [330]  (1.84 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
